#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00180000;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_HardFault          = 3;
const IVT_INT_MemManage          = 4;
const IVT_INT_BusFault           = 5;
const IVT_INT_UsageFault         = 6;
const IVT_INT_RESERVED1          = 7;
const IVT_INT_RESERVED2          = 8;
const IVT_INT_RESERVED3          = 9;
const IVT_INT_RESERVED4          = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_DebugMon           = 12;
const IVT_INT_RESERVED5          = 13;
const IVT_INT_PendSV             = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_WWDG               = 16;
const IVT_INT_PVD                = 17;
const IVT_INT_TAMP_STAMP         = 18;
const IVT_INT_RTC_WKUP           = 19;
const IVT_INT_FLASH              = 20;
const IVT_INT_RCC                = 21;
const IVT_INT_EXTI0              = 22;
const IVT_INT_EXTI1              = 23;
const IVT_INT_EXTI2              = 24;
const IVT_INT_EXTI3              = 25;
const IVT_INT_EXTI4              = 26;
const IVT_INT_DMA1_Stream0       = 27;
const IVT_INT_DMA1_Stream1       = 28;
const IVT_INT_DMA1_Stream2       = 29;
const IVT_INT_DMA1_Stream3       = 30;
const IVT_INT_DMA1_Stream4       = 31;
const IVT_INT_DMA1_Stream5       = 32;
const IVT_INT_DMA1_Stream6       = 33;
const IVT_INT_ADC                = 34;
const IVT_INT_CAN1_TX            = 35;
const IVT_INT_CAN1_RX0           = 36;
const IVT_INT_CAN1_RX1           = 37;
const IVT_INT_CAN1_SCE           = 38;
const IVT_INT_EXTI9_5            = 39;
const IVT_INT_TIM1_BRK_TIM9      = 40;
const IVT_INT_TIM1_UP_TIM10      = 41;
const IVT_INT_TIM1_TRG_COM_TIM11 = 42;
const IVT_INT_TIM1_CC            = 43;
const IVT_INT_TIM2               = 44;
const IVT_INT_TIM3               = 45;
const IVT_INT_TIM4               = 46;
const IVT_INT_I2C1_EVT           = 47;
const IVT_INT_I2C1_ERR           = 48;
const IVT_INT_I2C2_EVT           = 49;
const IVT_INT_I2C2_ERR           = 50;
const IVT_INT_SPI1               = 51;
const IVT_INT_SPI2               = 52;
const IVT_INT_USART1             = 53;
const IVT_INT_USART2             = 54;
const IVT_INT_USART3             = 55;
const IVT_INT_EXTI15_10          = 56;
const IVT_INT_EXTI17_RTC_ALARM   = 57;
const IVT_INT_EXTI18_OTG_FS_WKUP = 58;
const IVT_INT_TIM8_BRK_TIM12     = 59;
const IVT_INT_TIM8_UP_TIM13      = 60;
const IVT_INT_TIM8_TRG_COM_TIM14 = 61;
const IVT_INT_TIM8_CC            = 62;
const IVT_INT_DMA1_Stream7       = 63;
const IVT_INT_FSMC               = 64;
const IVT_INT_SDIO               = 65;
const IVT_INT_TIM5               = 66;
const IVT_INT_SPI3               = 67;
const IVT_INT_UART4              = 68;
const IVT_INT_UART5              = 69;
const IVT_INT_TIM6_GLB_IT_DAC1_DAC2 = 70;
const IVT_INT_TIM7               = 71;
const IVT_INT_DMA2_Stream0       = 72;
const IVT_INT_DMA2_Stream1       = 73;
const IVT_INT_DMA2_Stream2       = 74;
const IVT_INT_DMA2_Stream3       = 75;
const IVT_INT_DMA2_Stream4       = 76;
const IVT_INT_DFSDM1_FLT0        = 77;
const IVT_INT_DFSDM1_FLT1        = 78;
const IVT_INT_CAN2_TX            = 79;
const IVT_INT_CAN2_RX0           = 80;
const IVT_INT_CAN2_RX1           = 81;
const IVT_INT_CAN2_SCE           = 82;
const IVT_INT_OTG_FS             = 83;
const IVT_INT_DMA2_Stream5       = 84;
const IVT_INT_DMA2_Stream6       = 85;
const IVT_INT_DMA2_Stream7       = 86;
const IVT_INT_USART6             = 87;
const IVT_INT_I2C3_EV            = 88;
const IVT_INT_I2C3_ER            = 89;
const IVT_INT_CAN3_TX            = 90;
const IVT_INT_CAN3_RX0           = 91;
const IVT_INT_CAN3_RX1           = 92;
const IVT_INT_CAN3_SCE           = 93;
const IVT_INT_RESERVED6          = 94;
const IVT_INT_CRYPTO             = 95;
const IVT_INT_RNG                = 96;
const IVT_INT_FPU                = 97;
const IVT_INT_UART7              = 98;
const IVT_INT_UART8              = 99;
const IVT_INT_SPI4               = 100;
const IVT_INT_SPI5               = 101;
const IVT_INT_RESERVED7          = 102;
const IVT_INT_SAI1               = 103;
const IVT_INT_UART9              = 104;
const IVT_INT_UART10             = 105;
const IVT_INT_RESERVED8          = 106;
const IVT_INT_RESERVED9          = 107;
const IVT_INT_QUAD_SPI           = 108;
const IVT_INT_RESERVED10         = 109;
const IVT_INT_RESERVED11         = 110;
const IVT_INT_I2CFMP1_EVT        = 111;
const IVT_INT_I2CFMP1_ERR        = 112;
const IVT_INT_EXTI23_LPTIM1      = 113;
const IVT_INT_DFSDM2_FLT0        = 114;
const IVT_INT_DFSDM2_FLT1        = 115;
const IVT_INT_DFSDM2_FLT2        = 116;
const IVT_INT_DFSDM2_FLT3        = 117;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr unsigned long   volatile ADC1_SR              absolute 0x40012000;
    const register unsigned short int OVR = 5;
    sbit  OVR_bit at ADC1_SR.B5;
    const register unsigned short int STRT = 4;
    sbit  STRT_bit at ADC1_SR.B4;
    const register unsigned short int JSTRT = 3;
    sbit  JSTRT_bit at ADC1_SR.B3;
    const register unsigned short int JEOC = 2;
    sbit  JEOC_bit at ADC1_SR.B2;
    const register unsigned short int EOC = 1;
    sbit  EOC_bit at ADC1_SR.B1;
    const register unsigned short int AWD = 0;
    sbit  AWD_bit at ADC1_SR.B0;

sfr unsigned long   volatile ADC1_CR1             absolute 0x40012004;
    const register unsigned short int OVRIE = 26;
    sbit  OVRIE_bit at ADC1_CR1.B26;
    const register unsigned short int RES0 = 24;
    sbit  RES0_bit at ADC1_CR1.B24;
    const register unsigned short int RES1 = 25;
    sbit  RES1_bit at ADC1_CR1.B25;
    const register unsigned short int AWDEN = 23;
    sbit  AWDEN_bit at ADC1_CR1.B23;
    const register unsigned short int JAWDEN = 22;
    sbit  JAWDEN_bit at ADC1_CR1.B22;
    const register unsigned short int DISCNUM0 = 13;
    sbit  DISCNUM0_bit at ADC1_CR1.B13;
    const register unsigned short int DISCNUM1 = 14;
    sbit  DISCNUM1_bit at ADC1_CR1.B14;
    const register unsigned short int DISCNUM2 = 15;
    sbit  DISCNUM2_bit at ADC1_CR1.B15;
    const register unsigned short int JDISCEN = 12;
    sbit  JDISCEN_bit at ADC1_CR1.B12;
    const register unsigned short int DISCEN = 11;
    sbit  DISCEN_bit at ADC1_CR1.B11;
    const register unsigned short int JAUTO = 10;
    sbit  JAUTO_bit at ADC1_CR1.B10;
    const register unsigned short int AWDSGL = 9;
    sbit  AWDSGL_bit at ADC1_CR1.B9;
    const register unsigned short int SCAN = 8;
    sbit  SCAN_bit at ADC1_CR1.B8;
    const register unsigned short int JEOCIE = 7;
    sbit  JEOCIE_bit at ADC1_CR1.B7;
    const register unsigned short int AWDIE = 6;
    sbit  AWDIE_bit at ADC1_CR1.B6;
    const register unsigned short int EOCIE = 5;
    sbit  EOCIE_bit at ADC1_CR1.B5;
    const register unsigned short int AWDCH0 = 0;
    sbit  AWDCH0_bit at ADC1_CR1.B0;
    const register unsigned short int AWDCH1 = 1;
    sbit  AWDCH1_bit at ADC1_CR1.B1;
    const register unsigned short int AWDCH2 = 2;
    sbit  AWDCH2_bit at ADC1_CR1.B2;
    const register unsigned short int AWDCH3 = 3;
    sbit  AWDCH3_bit at ADC1_CR1.B3;
    const register unsigned short int AWDCH4 = 4;
    sbit  AWDCH4_bit at ADC1_CR1.B4;

sfr unsigned long   volatile ADC1_CR2             absolute 0x40012008;
    const register unsigned short int SWSTART = 30;
    sbit  SWSTART_bit at ADC1_CR2.B30;
    const register unsigned short int EXTEN0 = 28;
    sbit  EXTEN0_bit at ADC1_CR2.B28;
    const register unsigned short int EXTEN1 = 29;
    sbit  EXTEN1_bit at ADC1_CR2.B29;
    const register unsigned short int EXTSEL0 = 24;
    sbit  EXTSEL0_bit at ADC1_CR2.B24;
    const register unsigned short int EXTSEL1 = 25;
    sbit  EXTSEL1_bit at ADC1_CR2.B25;
    const register unsigned short int EXTSEL2 = 26;
    sbit  EXTSEL2_bit at ADC1_CR2.B26;
    const register unsigned short int EXTSEL3 = 27;
    sbit  EXTSEL3_bit at ADC1_CR2.B27;
    const register unsigned short int JSWSTART = 22;
    sbit  JSWSTART_bit at ADC1_CR2.B22;
    const register unsigned short int JEXTEN0 = 20;
    sbit  JEXTEN0_bit at ADC1_CR2.B20;
    const register unsigned short int JEXTEN1 = 21;
    sbit  JEXTEN1_bit at ADC1_CR2.B21;
    const register unsigned short int JEXTSEL0 = 16;
    sbit  JEXTSEL0_bit at ADC1_CR2.B16;
    const register unsigned short int JEXTSEL1 = 17;
    sbit  JEXTSEL1_bit at ADC1_CR2.B17;
    const register unsigned short int JEXTSEL2 = 18;
    sbit  JEXTSEL2_bit at ADC1_CR2.B18;
    const register unsigned short int JEXTSEL3 = 19;
    sbit  JEXTSEL3_bit at ADC1_CR2.B19;
    const register unsigned short int ALIGN = 11;
    sbit  ALIGN_bit at ADC1_CR2.B11;
    const register unsigned short int EOCS = 10;
    sbit  EOCS_bit at ADC1_CR2.B10;
    const register unsigned short int DDS = 9;
    sbit  DDS_bit at ADC1_CR2.B9;
    const register unsigned short int DMA_ = 8;
    sbit  DMA_bit at ADC1_CR2.B8;
    const register unsigned short int CONT = 1;
    sbit  CONT_bit at ADC1_CR2.B1;
    const register unsigned short int ADON = 0;
    sbit  ADON_bit at ADC1_CR2.B0;

sfr unsigned long   volatile ADC1_SMPR1           absolute 0x4001200C;
    const register unsigned short int SMPx_x0 = 0;
    sbit  SMPx_x0_bit at ADC1_SMPR1.B0;
    const register unsigned short int SMPx_x1 = 1;
    sbit  SMPx_x1_bit at ADC1_SMPR1.B1;
    const register unsigned short int SMPx_x2 = 2;
    sbit  SMPx_x2_bit at ADC1_SMPR1.B2;
    const register unsigned short int SMPx_x3 = 3;
    sbit  SMPx_x3_bit at ADC1_SMPR1.B3;
    const register unsigned short int SMPx_x4 = 4;
    sbit  SMPx_x4_bit at ADC1_SMPR1.B4;
    const register unsigned short int SMPx_x5 = 5;
    sbit  SMPx_x5_bit at ADC1_SMPR1.B5;
    const register unsigned short int SMPx_x6 = 6;
    sbit  SMPx_x6_bit at ADC1_SMPR1.B6;
    const register unsigned short int SMPx_x7 = 7;
    sbit  SMPx_x7_bit at ADC1_SMPR1.B7;
    const register unsigned short int SMPx_x8 = 8;
    sbit  SMPx_x8_bit at ADC1_SMPR1.B8;
    const register unsigned short int SMPx_x9 = 9;
    sbit  SMPx_x9_bit at ADC1_SMPR1.B9;
    const register unsigned short int SMPx_x10 = 10;
    sbit  SMPx_x10_bit at ADC1_SMPR1.B10;
    const register unsigned short int SMPx_x11 = 11;
    sbit  SMPx_x11_bit at ADC1_SMPR1.B11;
    const register unsigned short int SMPx_x12 = 12;
    sbit  SMPx_x12_bit at ADC1_SMPR1.B12;
    const register unsigned short int SMPx_x13 = 13;
    sbit  SMPx_x13_bit at ADC1_SMPR1.B13;
    const register unsigned short int SMPx_x14 = 14;
    sbit  SMPx_x14_bit at ADC1_SMPR1.B14;
    const register unsigned short int SMPx_x15 = 15;
    sbit  SMPx_x15_bit at ADC1_SMPR1.B15;
    const register unsigned short int SMPx_x16 = 16;
    sbit  SMPx_x16_bit at ADC1_SMPR1.B16;
    const register unsigned short int SMPx_x17 = 17;
    sbit  SMPx_x17_bit at ADC1_SMPR1.B17;
    const register unsigned short int SMPx_x18 = 18;
    sbit  SMPx_x18_bit at ADC1_SMPR1.B18;
    const register unsigned short int SMPx_x19 = 19;
    sbit  SMPx_x19_bit at ADC1_SMPR1.B19;
    const register unsigned short int SMPx_x20 = 20;
    sbit  SMPx_x20_bit at ADC1_SMPR1.B20;
    const register unsigned short int SMPx_x21 = 21;
    sbit  SMPx_x21_bit at ADC1_SMPR1.B21;
    const register unsigned short int SMPx_x22 = 22;
    sbit  SMPx_x22_bit at ADC1_SMPR1.B22;
    const register unsigned short int SMPx_x23 = 23;
    sbit  SMPx_x23_bit at ADC1_SMPR1.B23;
    const register unsigned short int SMPx_x24 = 24;
    sbit  SMPx_x24_bit at ADC1_SMPR1.B24;
    const register unsigned short int SMPx_x25 = 25;
    sbit  SMPx_x25_bit at ADC1_SMPR1.B25;
    const register unsigned short int SMPx_x26 = 26;
    sbit  SMPx_x26_bit at ADC1_SMPR1.B26;
    const register unsigned short int SMPx_x27 = 27;
    sbit  SMPx_x27_bit at ADC1_SMPR1.B27;
    const register unsigned short int SMPx_x28 = 28;
    sbit  SMPx_x28_bit at ADC1_SMPR1.B28;
    const register unsigned short int SMPx_x29 = 29;
    sbit  SMPx_x29_bit at ADC1_SMPR1.B29;
    const register unsigned short int SMPx_x30 = 30;
    sbit  SMPx_x30_bit at ADC1_SMPR1.B30;
    const register unsigned short int SMPx_x31 = 31;
    sbit  SMPx_x31_bit at ADC1_SMPR1.B31;

sfr unsigned long   volatile ADC1_SMPR2           absolute 0x40012010;
    sbit  SMPx_x0_ADC1_SMPR2_bit at ADC1_SMPR2.B0;
    sbit  SMPx_x1_ADC1_SMPR2_bit at ADC1_SMPR2.B1;
    sbit  SMPx_x2_ADC1_SMPR2_bit at ADC1_SMPR2.B2;
    sbit  SMPx_x3_ADC1_SMPR2_bit at ADC1_SMPR2.B3;
    sbit  SMPx_x4_ADC1_SMPR2_bit at ADC1_SMPR2.B4;
    sbit  SMPx_x5_ADC1_SMPR2_bit at ADC1_SMPR2.B5;
    sbit  SMPx_x6_ADC1_SMPR2_bit at ADC1_SMPR2.B6;
    sbit  SMPx_x7_ADC1_SMPR2_bit at ADC1_SMPR2.B7;
    sbit  SMPx_x8_ADC1_SMPR2_bit at ADC1_SMPR2.B8;
    sbit  SMPx_x9_ADC1_SMPR2_bit at ADC1_SMPR2.B9;
    sbit  SMPx_x10_ADC1_SMPR2_bit at ADC1_SMPR2.B10;
    sbit  SMPx_x11_ADC1_SMPR2_bit at ADC1_SMPR2.B11;
    sbit  SMPx_x12_ADC1_SMPR2_bit at ADC1_SMPR2.B12;
    sbit  SMPx_x13_ADC1_SMPR2_bit at ADC1_SMPR2.B13;
    sbit  SMPx_x14_ADC1_SMPR2_bit at ADC1_SMPR2.B14;
    sbit  SMPx_x15_ADC1_SMPR2_bit at ADC1_SMPR2.B15;
    sbit  SMPx_x16_ADC1_SMPR2_bit at ADC1_SMPR2.B16;
    sbit  SMPx_x17_ADC1_SMPR2_bit at ADC1_SMPR2.B17;
    sbit  SMPx_x18_ADC1_SMPR2_bit at ADC1_SMPR2.B18;
    sbit  SMPx_x19_ADC1_SMPR2_bit at ADC1_SMPR2.B19;
    sbit  SMPx_x20_ADC1_SMPR2_bit at ADC1_SMPR2.B20;
    sbit  SMPx_x21_ADC1_SMPR2_bit at ADC1_SMPR2.B21;
    sbit  SMPx_x22_ADC1_SMPR2_bit at ADC1_SMPR2.B22;
    sbit  SMPx_x23_ADC1_SMPR2_bit at ADC1_SMPR2.B23;
    sbit  SMPx_x24_ADC1_SMPR2_bit at ADC1_SMPR2.B24;
    sbit  SMPx_x25_ADC1_SMPR2_bit at ADC1_SMPR2.B25;
    sbit  SMPx_x26_ADC1_SMPR2_bit at ADC1_SMPR2.B26;
    sbit  SMPx_x27_ADC1_SMPR2_bit at ADC1_SMPR2.B27;
    sbit  SMPx_x28_ADC1_SMPR2_bit at ADC1_SMPR2.B28;
    sbit  SMPx_x29_ADC1_SMPR2_bit at ADC1_SMPR2.B29;
    sbit  SMPx_x30_ADC1_SMPR2_bit at ADC1_SMPR2.B30;
    sbit  SMPx_x31_ADC1_SMPR2_bit at ADC1_SMPR2.B31;

sfr unsigned long   volatile ADC1_JOFR1           absolute 0x40012014;
    const register unsigned short int JOFFSET10 = 0;
    sbit  JOFFSET10_bit at ADC1_JOFR1.B0;
    const register unsigned short int JOFFSET11 = 1;
    sbit  JOFFSET11_bit at ADC1_JOFR1.B1;
    const register unsigned short int JOFFSET12 = 2;
    sbit  JOFFSET12_bit at ADC1_JOFR1.B2;
    const register unsigned short int JOFFSET13 = 3;
    sbit  JOFFSET13_bit at ADC1_JOFR1.B3;
    const register unsigned short int JOFFSET14 = 4;
    sbit  JOFFSET14_bit at ADC1_JOFR1.B4;
    const register unsigned short int JOFFSET15 = 5;
    sbit  JOFFSET15_bit at ADC1_JOFR1.B5;
    const register unsigned short int JOFFSET16 = 6;
    sbit  JOFFSET16_bit at ADC1_JOFR1.B6;
    const register unsigned short int JOFFSET17 = 7;
    sbit  JOFFSET17_bit at ADC1_JOFR1.B7;
    const register unsigned short int JOFFSET18 = 8;
    sbit  JOFFSET18_bit at ADC1_JOFR1.B8;
    const register unsigned short int JOFFSET19 = 9;
    sbit  JOFFSET19_bit at ADC1_JOFR1.B9;
    const register unsigned short int JOFFSET110 = 10;
    sbit  JOFFSET110_bit at ADC1_JOFR1.B10;
    const register unsigned short int JOFFSET111 = 11;
    sbit  JOFFSET111_bit at ADC1_JOFR1.B11;

sfr unsigned long   volatile ADC1_JOFR2           absolute 0x40012018;
    const register unsigned short int JOFFSET20 = 0;
    sbit  JOFFSET20_bit at ADC1_JOFR2.B0;
    const register unsigned short int JOFFSET21 = 1;
    sbit  JOFFSET21_bit at ADC1_JOFR2.B1;
    const register unsigned short int JOFFSET22 = 2;
    sbit  JOFFSET22_bit at ADC1_JOFR2.B2;
    const register unsigned short int JOFFSET23 = 3;
    sbit  JOFFSET23_bit at ADC1_JOFR2.B3;
    const register unsigned short int JOFFSET24 = 4;
    sbit  JOFFSET24_bit at ADC1_JOFR2.B4;
    const register unsigned short int JOFFSET25 = 5;
    sbit  JOFFSET25_bit at ADC1_JOFR2.B5;
    const register unsigned short int JOFFSET26 = 6;
    sbit  JOFFSET26_bit at ADC1_JOFR2.B6;
    const register unsigned short int JOFFSET27 = 7;
    sbit  JOFFSET27_bit at ADC1_JOFR2.B7;
    const register unsigned short int JOFFSET28 = 8;
    sbit  JOFFSET28_bit at ADC1_JOFR2.B8;
    const register unsigned short int JOFFSET29 = 9;
    sbit  JOFFSET29_bit at ADC1_JOFR2.B9;
    const register unsigned short int JOFFSET210 = 10;
    sbit  JOFFSET210_bit at ADC1_JOFR2.B10;
    const register unsigned short int JOFFSET211 = 11;
    sbit  JOFFSET211_bit at ADC1_JOFR2.B11;

sfr unsigned long   volatile ADC1_JOFR3           absolute 0x4001201C;
    const register unsigned short int JOFFSET30 = 0;
    sbit  JOFFSET30_bit at ADC1_JOFR3.B0;
    const register unsigned short int JOFFSET31 = 1;
    sbit  JOFFSET31_bit at ADC1_JOFR3.B1;
    const register unsigned short int JOFFSET32 = 2;
    sbit  JOFFSET32_bit at ADC1_JOFR3.B2;
    const register unsigned short int JOFFSET33 = 3;
    sbit  JOFFSET33_bit at ADC1_JOFR3.B3;
    const register unsigned short int JOFFSET34 = 4;
    sbit  JOFFSET34_bit at ADC1_JOFR3.B4;
    const register unsigned short int JOFFSET35 = 5;
    sbit  JOFFSET35_bit at ADC1_JOFR3.B5;
    const register unsigned short int JOFFSET36 = 6;
    sbit  JOFFSET36_bit at ADC1_JOFR3.B6;
    const register unsigned short int JOFFSET37 = 7;
    sbit  JOFFSET37_bit at ADC1_JOFR3.B7;
    const register unsigned short int JOFFSET38 = 8;
    sbit  JOFFSET38_bit at ADC1_JOFR3.B8;
    const register unsigned short int JOFFSET39 = 9;
    sbit  JOFFSET39_bit at ADC1_JOFR3.B9;
    const register unsigned short int JOFFSET310 = 10;
    sbit  JOFFSET310_bit at ADC1_JOFR3.B10;
    const register unsigned short int JOFFSET311 = 11;
    sbit  JOFFSET311_bit at ADC1_JOFR3.B11;

sfr unsigned long   volatile ADC1_JOFR4           absolute 0x40012020;
    const register unsigned short int JOFFSET40 = 0;
    sbit  JOFFSET40_bit at ADC1_JOFR4.B0;
    const register unsigned short int JOFFSET41 = 1;
    sbit  JOFFSET41_bit at ADC1_JOFR4.B1;
    const register unsigned short int JOFFSET42 = 2;
    sbit  JOFFSET42_bit at ADC1_JOFR4.B2;
    const register unsigned short int JOFFSET43 = 3;
    sbit  JOFFSET43_bit at ADC1_JOFR4.B3;
    const register unsigned short int JOFFSET44 = 4;
    sbit  JOFFSET44_bit at ADC1_JOFR4.B4;
    const register unsigned short int JOFFSET45 = 5;
    sbit  JOFFSET45_bit at ADC1_JOFR4.B5;
    const register unsigned short int JOFFSET46 = 6;
    sbit  JOFFSET46_bit at ADC1_JOFR4.B6;
    const register unsigned short int JOFFSET47 = 7;
    sbit  JOFFSET47_bit at ADC1_JOFR4.B7;
    const register unsigned short int JOFFSET48 = 8;
    sbit  JOFFSET48_bit at ADC1_JOFR4.B8;
    const register unsigned short int JOFFSET49 = 9;
    sbit  JOFFSET49_bit at ADC1_JOFR4.B9;
    const register unsigned short int JOFFSET410 = 10;
    sbit  JOFFSET410_bit at ADC1_JOFR4.B10;
    const register unsigned short int JOFFSET411 = 11;
    sbit  JOFFSET411_bit at ADC1_JOFR4.B11;

sfr unsigned long   volatile ADC1_HTR             absolute 0x40012024;
    const register unsigned short int HT0 = 0;
    sbit  HT0_bit at ADC1_HTR.B0;
    const register unsigned short int HT1 = 1;
    sbit  HT1_bit at ADC1_HTR.B1;
    const register unsigned short int HT2 = 2;
    sbit  HT2_bit at ADC1_HTR.B2;
    const register unsigned short int HT3 = 3;
    sbit  HT3_bit at ADC1_HTR.B3;
    const register unsigned short int HT4 = 4;
    sbit  HT4_bit at ADC1_HTR.B4;
    const register unsigned short int HT5 = 5;
    sbit  HT5_bit at ADC1_HTR.B5;
    const register unsigned short int HT6 = 6;
    sbit  HT6_bit at ADC1_HTR.B6;
    const register unsigned short int HT7 = 7;
    sbit  HT7_bit at ADC1_HTR.B7;
    const register unsigned short int HT8 = 8;
    sbit  HT8_bit at ADC1_HTR.B8;
    const register unsigned short int HT9 = 9;
    sbit  HT9_bit at ADC1_HTR.B9;
    const register unsigned short int HT10 = 10;
    sbit  HT10_bit at ADC1_HTR.B10;
    const register unsigned short int HT11 = 11;
    sbit  HT11_bit at ADC1_HTR.B11;

sfr unsigned long   volatile ADC1_LTR             absolute 0x40012028;
    const register unsigned short int LT0 = 0;
    sbit  LT0_bit at ADC1_LTR.B0;
    const register unsigned short int LT1 = 1;
    sbit  LT1_bit at ADC1_LTR.B1;
    const register unsigned short int LT2 = 2;
    sbit  LT2_bit at ADC1_LTR.B2;
    const register unsigned short int LT3 = 3;
    sbit  LT3_bit at ADC1_LTR.B3;
    const register unsigned short int LT4 = 4;
    sbit  LT4_bit at ADC1_LTR.B4;
    const register unsigned short int LT5 = 5;
    sbit  LT5_bit at ADC1_LTR.B5;
    const register unsigned short int LT6 = 6;
    sbit  LT6_bit at ADC1_LTR.B6;
    const register unsigned short int LT7 = 7;
    sbit  LT7_bit at ADC1_LTR.B7;
    const register unsigned short int LT8 = 8;
    sbit  LT8_bit at ADC1_LTR.B8;
    const register unsigned short int LT9 = 9;
    sbit  LT9_bit at ADC1_LTR.B9;
    const register unsigned short int LT10 = 10;
    sbit  LT10_bit at ADC1_LTR.B10;
    const register unsigned short int LT11 = 11;
    sbit  LT11_bit at ADC1_LTR.B11;

sfr unsigned long   volatile ADC1_SQR1            absolute 0x4001202C;
    const register unsigned short int L0 = 20;
    sbit  L0_bit at ADC1_SQR1.B20;
    const register unsigned short int L1 = 21;
    sbit  L1_bit at ADC1_SQR1.B21;
    const register unsigned short int L2 = 22;
    sbit  L2_bit at ADC1_SQR1.B22;
    const register unsigned short int L3 = 23;
    sbit  L3_bit at ADC1_SQR1.B23;
    const register unsigned short int SQ160 = 15;
    sbit  SQ160_bit at ADC1_SQR1.B15;
    const register unsigned short int SQ161 = 16;
    sbit  SQ161_bit at ADC1_SQR1.B16;
    const register unsigned short int SQ162 = 17;
    sbit  SQ162_bit at ADC1_SQR1.B17;
    const register unsigned short int SQ163 = 18;
    sbit  SQ163_bit at ADC1_SQR1.B18;
    const register unsigned short int SQ164 = 19;
    sbit  SQ164_bit at ADC1_SQR1.B19;
    const register unsigned short int SQ150 = 10;
    sbit  SQ150_bit at ADC1_SQR1.B10;
    const register unsigned short int SQ151 = 11;
    sbit  SQ151_bit at ADC1_SQR1.B11;
    const register unsigned short int SQ152 = 12;
    sbit  SQ152_bit at ADC1_SQR1.B12;
    const register unsigned short int SQ153 = 13;
    sbit  SQ153_bit at ADC1_SQR1.B13;
    const register unsigned short int SQ154 = 14;
    sbit  SQ154_bit at ADC1_SQR1.B14;
    const register unsigned short int SQ140 = 5;
    sbit  SQ140_bit at ADC1_SQR1.B5;
    const register unsigned short int SQ141 = 6;
    sbit  SQ141_bit at ADC1_SQR1.B6;
    const register unsigned short int SQ142 = 7;
    sbit  SQ142_bit at ADC1_SQR1.B7;
    const register unsigned short int SQ143 = 8;
    sbit  SQ143_bit at ADC1_SQR1.B8;
    const register unsigned short int SQ144 = 9;
    sbit  SQ144_bit at ADC1_SQR1.B9;
    const register unsigned short int SQ130 = 0;
    sbit  SQ130_bit at ADC1_SQR1.B0;
    const register unsigned short int SQ131 = 1;
    sbit  SQ131_bit at ADC1_SQR1.B1;
    const register unsigned short int SQ132 = 2;
    sbit  SQ132_bit at ADC1_SQR1.B2;
    const register unsigned short int SQ133 = 3;
    sbit  SQ133_bit at ADC1_SQR1.B3;
    const register unsigned short int SQ134 = 4;
    sbit  SQ134_bit at ADC1_SQR1.B4;

sfr unsigned long   volatile ADC1_SQR2            absolute 0x40012030;
    const register unsigned short int SQ120 = 25;
    sbit  SQ120_bit at ADC1_SQR2.B25;
    const register unsigned short int SQ121 = 26;
    sbit  SQ121_bit at ADC1_SQR2.B26;
    const register unsigned short int SQ122 = 27;
    sbit  SQ122_bit at ADC1_SQR2.B27;
    const register unsigned short int SQ123 = 28;
    sbit  SQ123_bit at ADC1_SQR2.B28;
    const register unsigned short int SQ124 = 29;
    sbit  SQ124_bit at ADC1_SQR2.B29;
    const register unsigned short int SQ110 = 20;
    sbit  SQ110_bit at ADC1_SQR2.B20;
    const register unsigned short int SQ111 = 21;
    sbit  SQ111_bit at ADC1_SQR2.B21;
    const register unsigned short int SQ112 = 22;
    sbit  SQ112_bit at ADC1_SQR2.B22;
    const register unsigned short int SQ113 = 23;
    sbit  SQ113_bit at ADC1_SQR2.B23;
    const register unsigned short int SQ114 = 24;
    sbit  SQ114_bit at ADC1_SQR2.B24;
    const register unsigned short int SQ100 = 15;
    sbit  SQ100_bit at ADC1_SQR2.B15;
    const register unsigned short int SQ101 = 16;
    sbit  SQ101_bit at ADC1_SQR2.B16;
    const register unsigned short int SQ102 = 17;
    sbit  SQ102_bit at ADC1_SQR2.B17;
    const register unsigned short int SQ103 = 18;
    sbit  SQ103_bit at ADC1_SQR2.B18;
    const register unsigned short int SQ104 = 19;
    sbit  SQ104_bit at ADC1_SQR2.B19;
    const register unsigned short int SQ90 = 10;
    sbit  SQ90_bit at ADC1_SQR2.B10;
    const register unsigned short int SQ91 = 11;
    sbit  SQ91_bit at ADC1_SQR2.B11;
    const register unsigned short int SQ92 = 12;
    sbit  SQ92_bit at ADC1_SQR2.B12;
    const register unsigned short int SQ93 = 13;
    sbit  SQ93_bit at ADC1_SQR2.B13;
    const register unsigned short int SQ94 = 14;
    sbit  SQ94_bit at ADC1_SQR2.B14;
    const register unsigned short int SQ80 = 5;
    sbit  SQ80_bit at ADC1_SQR2.B5;
    const register unsigned short int SQ81 = 6;
    sbit  SQ81_bit at ADC1_SQR2.B6;
    const register unsigned short int SQ82 = 7;
    sbit  SQ82_bit at ADC1_SQR2.B7;
    const register unsigned short int SQ83 = 8;
    sbit  SQ83_bit at ADC1_SQR2.B8;
    const register unsigned short int SQ84 = 9;
    sbit  SQ84_bit at ADC1_SQR2.B9;
    const register unsigned short int SQ70 = 0;
    sbit  SQ70_bit at ADC1_SQR2.B0;
    const register unsigned short int SQ71 = 1;
    sbit  SQ71_bit at ADC1_SQR2.B1;
    const register unsigned short int SQ72 = 2;
    sbit  SQ72_bit at ADC1_SQR2.B2;
    const register unsigned short int SQ73 = 3;
    sbit  SQ73_bit at ADC1_SQR2.B3;
    const register unsigned short int SQ74 = 4;
    sbit  SQ74_bit at ADC1_SQR2.B4;

sfr unsigned long   volatile ADC1_SQR3            absolute 0x40012034;
    const register unsigned short int SQ60 = 25;
    sbit  SQ60_bit at ADC1_SQR3.B25;
    const register unsigned short int SQ61 = 26;
    sbit  SQ61_bit at ADC1_SQR3.B26;
    const register unsigned short int SQ62 = 27;
    sbit  SQ62_bit at ADC1_SQR3.B27;
    const register unsigned short int SQ63 = 28;
    sbit  SQ63_bit at ADC1_SQR3.B28;
    const register unsigned short int SQ64 = 29;
    sbit  SQ64_bit at ADC1_SQR3.B29;
    const register unsigned short int SQ50 = 20;
    sbit  SQ50_bit at ADC1_SQR3.B20;
    const register unsigned short int SQ51 = 21;
    sbit  SQ51_bit at ADC1_SQR3.B21;
    const register unsigned short int SQ52 = 22;
    sbit  SQ52_bit at ADC1_SQR3.B22;
    const register unsigned short int SQ53 = 23;
    sbit  SQ53_bit at ADC1_SQR3.B23;
    const register unsigned short int SQ54 = 24;
    sbit  SQ54_bit at ADC1_SQR3.B24;
    const register unsigned short int SQ40 = 15;
    sbit  SQ40_bit at ADC1_SQR3.B15;
    const register unsigned short int SQ41 = 16;
    sbit  SQ41_bit at ADC1_SQR3.B16;
    const register unsigned short int SQ42 = 17;
    sbit  SQ42_bit at ADC1_SQR3.B17;
    const register unsigned short int SQ43 = 18;
    sbit  SQ43_bit at ADC1_SQR3.B18;
    const register unsigned short int SQ44 = 19;
    sbit  SQ44_bit at ADC1_SQR3.B19;
    const register unsigned short int SQ30 = 10;
    sbit  SQ30_bit at ADC1_SQR3.B10;
    const register unsigned short int SQ31 = 11;
    sbit  SQ31_bit at ADC1_SQR3.B11;
    const register unsigned short int SQ32 = 12;
    sbit  SQ32_bit at ADC1_SQR3.B12;
    const register unsigned short int SQ33 = 13;
    sbit  SQ33_bit at ADC1_SQR3.B13;
    const register unsigned short int SQ34 = 14;
    sbit  SQ34_bit at ADC1_SQR3.B14;
    const register unsigned short int SQ20 = 5;
    sbit  SQ20_bit at ADC1_SQR3.B5;
    const register unsigned short int SQ21 = 6;
    sbit  SQ21_bit at ADC1_SQR3.B6;
    const register unsigned short int SQ22 = 7;
    sbit  SQ22_bit at ADC1_SQR3.B7;
    const register unsigned short int SQ23 = 8;
    sbit  SQ23_bit at ADC1_SQR3.B8;
    const register unsigned short int SQ24 = 9;
    sbit  SQ24_bit at ADC1_SQR3.B9;
    const register unsigned short int SQ10 = 0;
    sbit  SQ10_bit at ADC1_SQR3.B0;
    const register unsigned short int SQ11 = 1;
    sbit  SQ11_bit at ADC1_SQR3.B1;
    const register unsigned short int SQ12 = 2;
    sbit  SQ12_bit at ADC1_SQR3.B2;
    const register unsigned short int SQ13 = 3;
    sbit  SQ13_bit at ADC1_SQR3.B3;
    const register unsigned short int SQ14 = 4;
    sbit  SQ14_bit at ADC1_SQR3.B4;

sfr unsigned long   volatile ADC1_JSQR            absolute 0x40012038;
    const register unsigned short int JL0 = 20;
    sbit  JL0_bit at ADC1_JSQR.B20;
    const register unsigned short int JL1 = 21;
    sbit  JL1_bit at ADC1_JSQR.B21;
    const register unsigned short int JSQ40 = 15;
    sbit  JSQ40_bit at ADC1_JSQR.B15;
    const register unsigned short int JSQ41 = 16;
    sbit  JSQ41_bit at ADC1_JSQR.B16;
    const register unsigned short int JSQ42 = 17;
    sbit  JSQ42_bit at ADC1_JSQR.B17;
    const register unsigned short int JSQ43 = 18;
    sbit  JSQ43_bit at ADC1_JSQR.B18;
    const register unsigned short int JSQ44 = 19;
    sbit  JSQ44_bit at ADC1_JSQR.B19;
    const register unsigned short int JSQ30 = 10;
    sbit  JSQ30_bit at ADC1_JSQR.B10;
    const register unsigned short int JSQ31 = 11;
    sbit  JSQ31_bit at ADC1_JSQR.B11;
    const register unsigned short int JSQ32 = 12;
    sbit  JSQ32_bit at ADC1_JSQR.B12;
    const register unsigned short int JSQ33 = 13;
    sbit  JSQ33_bit at ADC1_JSQR.B13;
    const register unsigned short int JSQ34 = 14;
    sbit  JSQ34_bit at ADC1_JSQR.B14;
    const register unsigned short int JSQ20 = 5;
    sbit  JSQ20_bit at ADC1_JSQR.B5;
    const register unsigned short int JSQ21 = 6;
    sbit  JSQ21_bit at ADC1_JSQR.B6;
    const register unsigned short int JSQ22 = 7;
    sbit  JSQ22_bit at ADC1_JSQR.B7;
    const register unsigned short int JSQ23 = 8;
    sbit  JSQ23_bit at ADC1_JSQR.B8;
    const register unsigned short int JSQ24 = 9;
    sbit  JSQ24_bit at ADC1_JSQR.B9;
    const register unsigned short int JSQ10 = 0;
    sbit  JSQ10_bit at ADC1_JSQR.B0;
    const register unsigned short int JSQ11 = 1;
    sbit  JSQ11_bit at ADC1_JSQR.B1;
    const register unsigned short int JSQ12 = 2;
    sbit  JSQ12_bit at ADC1_JSQR.B2;
    const register unsigned short int JSQ13 = 3;
    sbit  JSQ13_bit at ADC1_JSQR.B3;
    const register unsigned short int JSQ14 = 4;
    sbit  JSQ14_bit at ADC1_JSQR.B4;

sfr unsigned long   volatile ADC1_JDR1            absolute 0x4001203C;
    const register unsigned short int JDATA0 = 0;
    sbit  JDATA0_bit at ADC1_JDR1.B0;
    const register unsigned short int JDATA1 = 1;
    sbit  JDATA1_bit at ADC1_JDR1.B1;
    const register unsigned short int JDATA2 = 2;
    sbit  JDATA2_bit at ADC1_JDR1.B2;
    const register unsigned short int JDATA3 = 3;
    sbit  JDATA3_bit at ADC1_JDR1.B3;
    const register unsigned short int JDATA4 = 4;
    sbit  JDATA4_bit at ADC1_JDR1.B4;
    const register unsigned short int JDATA5 = 5;
    sbit  JDATA5_bit at ADC1_JDR1.B5;
    const register unsigned short int JDATA6 = 6;
    sbit  JDATA6_bit at ADC1_JDR1.B6;
    const register unsigned short int JDATA7 = 7;
    sbit  JDATA7_bit at ADC1_JDR1.B7;
    const register unsigned short int JDATA8 = 8;
    sbit  JDATA8_bit at ADC1_JDR1.B8;
    const register unsigned short int JDATA9 = 9;
    sbit  JDATA9_bit at ADC1_JDR1.B9;
    const register unsigned short int JDATA10 = 10;
    sbit  JDATA10_bit at ADC1_JDR1.B10;
    const register unsigned short int JDATA11 = 11;
    sbit  JDATA11_bit at ADC1_JDR1.B11;
    const register unsigned short int JDATA12 = 12;
    sbit  JDATA12_bit at ADC1_JDR1.B12;
    const register unsigned short int JDATA13 = 13;
    sbit  JDATA13_bit at ADC1_JDR1.B13;
    const register unsigned short int JDATA14 = 14;
    sbit  JDATA14_bit at ADC1_JDR1.B14;
    const register unsigned short int JDATA15 = 15;
    sbit  JDATA15_bit at ADC1_JDR1.B15;

sfr unsigned long   volatile ADC1_JDR2            absolute 0x40012040;
    sbit  JDATA0_ADC1_JDR2_bit at ADC1_JDR2.B0;
    sbit  JDATA1_ADC1_JDR2_bit at ADC1_JDR2.B1;
    sbit  JDATA2_ADC1_JDR2_bit at ADC1_JDR2.B2;
    sbit  JDATA3_ADC1_JDR2_bit at ADC1_JDR2.B3;
    sbit  JDATA4_ADC1_JDR2_bit at ADC1_JDR2.B4;
    sbit  JDATA5_ADC1_JDR2_bit at ADC1_JDR2.B5;
    sbit  JDATA6_ADC1_JDR2_bit at ADC1_JDR2.B6;
    sbit  JDATA7_ADC1_JDR2_bit at ADC1_JDR2.B7;
    sbit  JDATA8_ADC1_JDR2_bit at ADC1_JDR2.B8;
    sbit  JDATA9_ADC1_JDR2_bit at ADC1_JDR2.B9;
    sbit  JDATA10_ADC1_JDR2_bit at ADC1_JDR2.B10;
    sbit  JDATA11_ADC1_JDR2_bit at ADC1_JDR2.B11;
    sbit  JDATA12_ADC1_JDR2_bit at ADC1_JDR2.B12;
    sbit  JDATA13_ADC1_JDR2_bit at ADC1_JDR2.B13;
    sbit  JDATA14_ADC1_JDR2_bit at ADC1_JDR2.B14;
    sbit  JDATA15_ADC1_JDR2_bit at ADC1_JDR2.B15;

sfr unsigned long   volatile ADC1_JDR3            absolute 0x40012044;
    sbit  JDATA0_ADC1_JDR3_bit at ADC1_JDR3.B0;
    sbit  JDATA1_ADC1_JDR3_bit at ADC1_JDR3.B1;
    sbit  JDATA2_ADC1_JDR3_bit at ADC1_JDR3.B2;
    sbit  JDATA3_ADC1_JDR3_bit at ADC1_JDR3.B3;
    sbit  JDATA4_ADC1_JDR3_bit at ADC1_JDR3.B4;
    sbit  JDATA5_ADC1_JDR3_bit at ADC1_JDR3.B5;
    sbit  JDATA6_ADC1_JDR3_bit at ADC1_JDR3.B6;
    sbit  JDATA7_ADC1_JDR3_bit at ADC1_JDR3.B7;
    sbit  JDATA8_ADC1_JDR3_bit at ADC1_JDR3.B8;
    sbit  JDATA9_ADC1_JDR3_bit at ADC1_JDR3.B9;
    sbit  JDATA10_ADC1_JDR3_bit at ADC1_JDR3.B10;
    sbit  JDATA11_ADC1_JDR3_bit at ADC1_JDR3.B11;
    sbit  JDATA12_ADC1_JDR3_bit at ADC1_JDR3.B12;
    sbit  JDATA13_ADC1_JDR3_bit at ADC1_JDR3.B13;
    sbit  JDATA14_ADC1_JDR3_bit at ADC1_JDR3.B14;
    sbit  JDATA15_ADC1_JDR3_bit at ADC1_JDR3.B15;

sfr unsigned long   volatile ADC1_JDR4            absolute 0x40012048;
    sbit  JDATA0_ADC1_JDR4_bit at ADC1_JDR4.B0;
    sbit  JDATA1_ADC1_JDR4_bit at ADC1_JDR4.B1;
    sbit  JDATA2_ADC1_JDR4_bit at ADC1_JDR4.B2;
    sbit  JDATA3_ADC1_JDR4_bit at ADC1_JDR4.B3;
    sbit  JDATA4_ADC1_JDR4_bit at ADC1_JDR4.B4;
    sbit  JDATA5_ADC1_JDR4_bit at ADC1_JDR4.B5;
    sbit  JDATA6_ADC1_JDR4_bit at ADC1_JDR4.B6;
    sbit  JDATA7_ADC1_JDR4_bit at ADC1_JDR4.B7;
    sbit  JDATA8_ADC1_JDR4_bit at ADC1_JDR4.B8;
    sbit  JDATA9_ADC1_JDR4_bit at ADC1_JDR4.B9;
    sbit  JDATA10_ADC1_JDR4_bit at ADC1_JDR4.B10;
    sbit  JDATA11_ADC1_JDR4_bit at ADC1_JDR4.B11;
    sbit  JDATA12_ADC1_JDR4_bit at ADC1_JDR4.B12;
    sbit  JDATA13_ADC1_JDR4_bit at ADC1_JDR4.B13;
    sbit  JDATA14_ADC1_JDR4_bit at ADC1_JDR4.B14;
    sbit  JDATA15_ADC1_JDR4_bit at ADC1_JDR4.B15;

sfr unsigned long   volatile ADC1_DR              absolute 0x4001204C;
    const register unsigned short int DATA0 = 0;
    sbit  DATA0_bit at ADC1_DR.B0;
    const register unsigned short int DATA1 = 1;
    sbit  DATA1_bit at ADC1_DR.B1;
    const register unsigned short int DATA2 = 2;
    sbit  DATA2_bit at ADC1_DR.B2;
    const register unsigned short int DATA3 = 3;
    sbit  DATA3_bit at ADC1_DR.B3;
    const register unsigned short int DATA4 = 4;
    sbit  DATA4_bit at ADC1_DR.B4;
    const register unsigned short int DATA5 = 5;
    sbit  DATA5_bit at ADC1_DR.B5;
    const register unsigned short int DATA6 = 6;
    sbit  DATA6_bit at ADC1_DR.B6;
    const register unsigned short int DATA7 = 7;
    sbit  DATA7_bit at ADC1_DR.B7;
    const register unsigned short int DATA8 = 8;
    sbit  DATA8_bit at ADC1_DR.B8;
    const register unsigned short int DATA9 = 9;
    sbit  DATA9_bit at ADC1_DR.B9;
    const register unsigned short int DATA10 = 10;
    sbit  DATA10_bit at ADC1_DR.B10;
    const register unsigned short int DATA11 = 11;
    sbit  DATA11_bit at ADC1_DR.B11;
    const register unsigned short int DATA12 = 12;
    sbit  DATA12_bit at ADC1_DR.B12;
    const register unsigned short int DATA13 = 13;
    sbit  DATA13_bit at ADC1_DR.B13;
    const register unsigned short int DATA14 = 14;
    sbit  DATA14_bit at ADC1_DR.B14;
    const register unsigned short int DATA15 = 15;
    sbit  DATA15_bit at ADC1_DR.B15;

sfr unsigned long   volatile CRC_DR               absolute 0x40023000;
    const register unsigned short int DR0 = 0;
    sbit  DR0_bit at CRC_DR.B0;
    const register unsigned short int DR1 = 1;
    sbit  DR1_bit at CRC_DR.B1;
    const register unsigned short int DR2 = 2;
    sbit  DR2_bit at CRC_DR.B2;
    const register unsigned short int DR3 = 3;
    sbit  DR3_bit at CRC_DR.B3;
    const register unsigned short int DR4 = 4;
    sbit  DR4_bit at CRC_DR.B4;
    const register unsigned short int DR5 = 5;
    sbit  DR5_bit at CRC_DR.B5;
    const register unsigned short int DR6 = 6;
    sbit  DR6_bit at CRC_DR.B6;
    const register unsigned short int DR7 = 7;
    sbit  DR7_bit at CRC_DR.B7;
    const register unsigned short int DR8 = 8;
    sbit  DR8_bit at CRC_DR.B8;
    const register unsigned short int DR9 = 9;
    sbit  DR9_bit at CRC_DR.B9;
    const register unsigned short int DR10 = 10;
    sbit  DR10_bit at CRC_DR.B10;
    const register unsigned short int DR11 = 11;
    sbit  DR11_bit at CRC_DR.B11;
    const register unsigned short int DR12 = 12;
    sbit  DR12_bit at CRC_DR.B12;
    const register unsigned short int DR13 = 13;
    sbit  DR13_bit at CRC_DR.B13;
    const register unsigned short int DR14 = 14;
    sbit  DR14_bit at CRC_DR.B14;
    const register unsigned short int DR15 = 15;
    sbit  DR15_bit at CRC_DR.B15;
    const register unsigned short int DR16 = 16;
    sbit  DR16_bit at CRC_DR.B16;
    const register unsigned short int DR17 = 17;
    sbit  DR17_bit at CRC_DR.B17;
    const register unsigned short int DR18 = 18;
    sbit  DR18_bit at CRC_DR.B18;
    const register unsigned short int DR19 = 19;
    sbit  DR19_bit at CRC_DR.B19;
    const register unsigned short int DR20 = 20;
    sbit  DR20_bit at CRC_DR.B20;
    const register unsigned short int DR21 = 21;
    sbit  DR21_bit at CRC_DR.B21;
    const register unsigned short int DR22 = 22;
    sbit  DR22_bit at CRC_DR.B22;
    const register unsigned short int DR23 = 23;
    sbit  DR23_bit at CRC_DR.B23;
    const register unsigned short int DR24 = 24;
    sbit  DR24_bit at CRC_DR.B24;
    const register unsigned short int DR25 = 25;
    sbit  DR25_bit at CRC_DR.B25;
    const register unsigned short int DR26 = 26;
    sbit  DR26_bit at CRC_DR.B26;
    const register unsigned short int DR27 = 27;
    sbit  DR27_bit at CRC_DR.B27;
    const register unsigned short int DR28 = 28;
    sbit  DR28_bit at CRC_DR.B28;
    const register unsigned short int DR29 = 29;
    sbit  DR29_bit at CRC_DR.B29;
    const register unsigned short int DR30 = 30;
    sbit  DR30_bit at CRC_DR.B30;
    const register unsigned short int DR31 = 31;
    sbit  DR31_bit at CRC_DR.B31;

sfr unsigned long   volatile CRC_IDR              absolute 0x40023004;
    const register unsigned short int IDR0 = 0;
    sbit  IDR0_bit at CRC_IDR.B0;
    const register unsigned short int IDR1 = 1;
    sbit  IDR1_bit at CRC_IDR.B1;
    const register unsigned short int IDR2 = 2;
    sbit  IDR2_bit at CRC_IDR.B2;
    const register unsigned short int IDR3 = 3;
    sbit  IDR3_bit at CRC_IDR.B3;
    const register unsigned short int IDR4 = 4;
    sbit  IDR4_bit at CRC_IDR.B4;
    const register unsigned short int IDR5 = 5;
    sbit  IDR5_bit at CRC_IDR.B5;
    const register unsigned short int IDR6 = 6;
    sbit  IDR6_bit at CRC_IDR.B6;
    const register unsigned short int IDR7 = 7;
    sbit  IDR7_bit at CRC_IDR.B7;

sfr unsigned long   volatile CRC_CR               absolute 0x40023008;
    const register unsigned short int CR = 0;
    sbit  CR_bit at CRC_CR.B0;

sfr far unsigned long   volatile DBG_DBGMCU_IDCODE    absolute 0xE0042000;
    const register unsigned short int DEV_ID0 = 0;
    sbit  DEV_ID0_bit at DBG_DBGMCU_IDCODE.B0;
    const register unsigned short int DEV_ID1 = 1;
    sbit  DEV_ID1_bit at DBG_DBGMCU_IDCODE.B1;
    const register unsigned short int DEV_ID2 = 2;
    sbit  DEV_ID2_bit at DBG_DBGMCU_IDCODE.B2;
    const register unsigned short int DEV_ID3 = 3;
    sbit  DEV_ID3_bit at DBG_DBGMCU_IDCODE.B3;
    const register unsigned short int DEV_ID4 = 4;
    sbit  DEV_ID4_bit at DBG_DBGMCU_IDCODE.B4;
    const register unsigned short int DEV_ID5 = 5;
    sbit  DEV_ID5_bit at DBG_DBGMCU_IDCODE.B5;
    const register unsigned short int DEV_ID6 = 6;
    sbit  DEV_ID6_bit at DBG_DBGMCU_IDCODE.B6;
    const register unsigned short int DEV_ID7 = 7;
    sbit  DEV_ID7_bit at DBG_DBGMCU_IDCODE.B7;
    const register unsigned short int DEV_ID8 = 8;
    sbit  DEV_ID8_bit at DBG_DBGMCU_IDCODE.B8;
    const register unsigned short int DEV_ID9 = 9;
    sbit  DEV_ID9_bit at DBG_DBGMCU_IDCODE.B9;
    const register unsigned short int DEV_ID10 = 10;
    sbit  DEV_ID10_bit at DBG_DBGMCU_IDCODE.B10;
    const register unsigned short int DEV_ID11 = 11;
    sbit  DEV_ID11_bit at DBG_DBGMCU_IDCODE.B11;
    const register unsigned short int REV_ID0 = 16;
    sbit  REV_ID0_bit at DBG_DBGMCU_IDCODE.B16;
    const register unsigned short int REV_ID1 = 17;
    sbit  REV_ID1_bit at DBG_DBGMCU_IDCODE.B17;
    const register unsigned short int REV_ID2 = 18;
    sbit  REV_ID2_bit at DBG_DBGMCU_IDCODE.B18;
    const register unsigned short int REV_ID3 = 19;
    sbit  REV_ID3_bit at DBG_DBGMCU_IDCODE.B19;
    const register unsigned short int REV_ID4 = 20;
    sbit  REV_ID4_bit at DBG_DBGMCU_IDCODE.B20;
    const register unsigned short int REV_ID5 = 21;
    sbit  REV_ID5_bit at DBG_DBGMCU_IDCODE.B21;
    const register unsigned short int REV_ID6 = 22;
    sbit  REV_ID6_bit at DBG_DBGMCU_IDCODE.B22;
    const register unsigned short int REV_ID7 = 23;
    sbit  REV_ID7_bit at DBG_DBGMCU_IDCODE.B23;
    const register unsigned short int REV_ID8 = 24;
    sbit  REV_ID8_bit at DBG_DBGMCU_IDCODE.B24;
    const register unsigned short int REV_ID9 = 25;
    sbit  REV_ID9_bit at DBG_DBGMCU_IDCODE.B25;
    const register unsigned short int REV_ID10 = 26;
    sbit  REV_ID10_bit at DBG_DBGMCU_IDCODE.B26;
    const register unsigned short int REV_ID11 = 27;
    sbit  REV_ID11_bit at DBG_DBGMCU_IDCODE.B27;
    const register unsigned short int REV_ID12 = 28;
    sbit  REV_ID12_bit at DBG_DBGMCU_IDCODE.B28;
    const register unsigned short int REV_ID13 = 29;
    sbit  REV_ID13_bit at DBG_DBGMCU_IDCODE.B29;
    const register unsigned short int REV_ID14 = 30;
    sbit  REV_ID14_bit at DBG_DBGMCU_IDCODE.B30;
    const register unsigned short int REV_ID15 = 31;
    sbit  REV_ID15_bit at DBG_DBGMCU_IDCODE.B31;

sfr far unsigned long   volatile DBG_DBGMCU_CR        absolute 0xE0042004;
    const register unsigned short int DBG_SLEEP = 0;
    sbit  DBG_SLEEP_bit at DBG_DBGMCU_CR.B0;
    const register unsigned short int DBG_STOP = 1;
    sbit  DBG_STOP_bit at DBG_DBGMCU_CR.B1;
    const register unsigned short int DBG_STANDBY = 2;
    sbit  DBG_STANDBY_bit at DBG_DBGMCU_CR.B2;
    const register unsigned short int TRACE_IOEN = 5;
    sbit  TRACE_IOEN_bit at DBG_DBGMCU_CR.B5;
    const register unsigned short int TRACE_MODE0 = 6;
    sbit  TRACE_MODE0_bit at DBG_DBGMCU_CR.B6;
    const register unsigned short int TRACE_MODE1 = 7;
    sbit  TRACE_MODE1_bit at DBG_DBGMCU_CR.B7;

sfr far unsigned long   volatile DBG_DBGMCU_APB1_FZ   absolute 0xE0042008;
    const register unsigned short int DBG_TIM2_STOP = 0;
    sbit  DBG_TIM2_STOP_bit at DBG_DBGMCU_APB1_FZ.B0;
    const register unsigned short int DBG_TIM3_STOP = 1;
    sbit  DBG_TIM3_STOP_bit at DBG_DBGMCU_APB1_FZ.B1;
    const register unsigned short int DBG_TIM4_STOP = 2;
    sbit  DBG_TIM4_STOP_bit at DBG_DBGMCU_APB1_FZ.B2;
    const register unsigned short int DBG_TIM5_STOP = 3;
    sbit  DBG_TIM5_STOP_bit at DBG_DBGMCU_APB1_FZ.B3;
    const register unsigned short int DBG_RTC_Stop = 10;
    sbit  DBG_RTC_Stop_bit at DBG_DBGMCU_APB1_FZ.B10;
    const register unsigned short int DBG_WWDG_STOP = 11;
    sbit  DBG_WWDG_STOP_bit at DBG_DBGMCU_APB1_FZ.B11;
    const register unsigned short int DBG_IWDEG_STOP = 12;
    sbit  DBG_IWDEG_STOP_bit at DBG_DBGMCU_APB1_FZ.B12;
    const register unsigned short int DBG_I2C1_SMBUS_TIMEOUT = 21;
    sbit  DBG_I2C1_SMBUS_TIMEOUT_bit at DBG_DBGMCU_APB1_FZ.B21;
    const register unsigned short int DBG_I2C2_SMBUS_TIMEOUT = 22;
    sbit  DBG_I2C2_SMBUS_TIMEOUT_bit at DBG_DBGMCU_APB1_FZ.B22;
    const register unsigned short int DBG_I2C3SMBUS_TIMEOUT = 23;
    sbit  DBG_I2C3SMBUS_TIMEOUT_bit at DBG_DBGMCU_APB1_FZ.B23;

sfr far unsigned long   volatile DBG_DBGMCU_APB2_FZ   absolute 0xE004200C;
    const register unsigned short int DBG_TIM1_STOP = 0;
    sbit  DBG_TIM1_STOP_bit at DBG_DBGMCU_APB2_FZ.B0;
    const register unsigned short int DBG_TIM9_STOP = 16;
    sbit  DBG_TIM9_STOP_bit at DBG_DBGMCU_APB2_FZ.B16;
    const register unsigned short int DBG_TIM10_STOP = 17;
    sbit  DBG_TIM10_STOP_bit at DBG_DBGMCU_APB2_FZ.B17;
    const register unsigned short int DBG_TIM11_STOP = 18;
    sbit  DBG_TIM11_STOP_bit at DBG_DBGMCU_APB2_FZ.B18;

sfr unsigned long   volatile EXTI_IMR             absolute 0x40013C00;
    const register unsigned short int MR0 = 0;
    sbit  MR0_bit at EXTI_IMR.B0;
    const register unsigned short int MR1 = 1;
    sbit  MR1_bit at EXTI_IMR.B1;
    const register unsigned short int MR2 = 2;
    sbit  MR2_bit at EXTI_IMR.B2;
    const register unsigned short int MR3 = 3;
    sbit  MR3_bit at EXTI_IMR.B3;
    const register unsigned short int MR4 = 4;
    sbit  MR4_bit at EXTI_IMR.B4;
    const register unsigned short int MR5 = 5;
    sbit  MR5_bit at EXTI_IMR.B5;
    const register unsigned short int MR6 = 6;
    sbit  MR6_bit at EXTI_IMR.B6;
    const register unsigned short int MR7 = 7;
    sbit  MR7_bit at EXTI_IMR.B7;
    const register unsigned short int MR8 = 8;
    sbit  MR8_bit at EXTI_IMR.B8;
    const register unsigned short int MR9 = 9;
    sbit  MR9_bit at EXTI_IMR.B9;
    const register unsigned short int MR10 = 10;
    sbit  MR10_bit at EXTI_IMR.B10;
    const register unsigned short int MR11 = 11;
    sbit  MR11_bit at EXTI_IMR.B11;
    const register unsigned short int MR12 = 12;
    sbit  MR12_bit at EXTI_IMR.B12;
    const register unsigned short int MR13 = 13;
    sbit  MR13_bit at EXTI_IMR.B13;
    const register unsigned short int MR14 = 14;
    sbit  MR14_bit at EXTI_IMR.B14;
    const register unsigned short int MR15 = 15;
    sbit  MR15_bit at EXTI_IMR.B15;
    const register unsigned short int MR16 = 16;
    sbit  MR16_bit at EXTI_IMR.B16;
    const register unsigned short int MR17 = 17;
    sbit  MR17_bit at EXTI_IMR.B17;
    const register unsigned short int MR18 = 18;
    sbit  MR18_bit at EXTI_IMR.B18;
    const register unsigned short int MR19 = 19;
    sbit  MR19_bit at EXTI_IMR.B19;
    const register unsigned short int MR20 = 20;
    sbit  MR20_bit at EXTI_IMR.B20;
    const register unsigned short int MR21 = 21;
    sbit  MR21_bit at EXTI_IMR.B21;
    const register unsigned short int MR22 = 22;
    sbit  MR22_bit at EXTI_IMR.B22;

sfr unsigned long   volatile EXTI_EMR             absolute 0x40013C04;
    sbit  MR0_EXTI_EMR_bit at EXTI_EMR.B0;
    sbit  MR1_EXTI_EMR_bit at EXTI_EMR.B1;
    sbit  MR2_EXTI_EMR_bit at EXTI_EMR.B2;
    sbit  MR3_EXTI_EMR_bit at EXTI_EMR.B3;
    sbit  MR4_EXTI_EMR_bit at EXTI_EMR.B4;
    sbit  MR5_EXTI_EMR_bit at EXTI_EMR.B5;
    sbit  MR6_EXTI_EMR_bit at EXTI_EMR.B6;
    sbit  MR7_EXTI_EMR_bit at EXTI_EMR.B7;
    sbit  MR8_EXTI_EMR_bit at EXTI_EMR.B8;
    sbit  MR9_EXTI_EMR_bit at EXTI_EMR.B9;
    sbit  MR10_EXTI_EMR_bit at EXTI_EMR.B10;
    sbit  MR11_EXTI_EMR_bit at EXTI_EMR.B11;
    sbit  MR12_EXTI_EMR_bit at EXTI_EMR.B12;
    sbit  MR13_EXTI_EMR_bit at EXTI_EMR.B13;
    sbit  MR14_EXTI_EMR_bit at EXTI_EMR.B14;
    sbit  MR15_EXTI_EMR_bit at EXTI_EMR.B15;
    sbit  MR16_EXTI_EMR_bit at EXTI_EMR.B16;
    sbit  MR17_EXTI_EMR_bit at EXTI_EMR.B17;
    sbit  MR18_EXTI_EMR_bit at EXTI_EMR.B18;
    sbit  MR19_EXTI_EMR_bit at EXTI_EMR.B19;
    sbit  MR20_EXTI_EMR_bit at EXTI_EMR.B20;
    sbit  MR21_EXTI_EMR_bit at EXTI_EMR.B21;
    sbit  MR22_EXTI_EMR_bit at EXTI_EMR.B22;

sfr unsigned long   volatile EXTI_RTSR            absolute 0x40013C08;
    const register unsigned short int TR0 = 0;
    sbit  TR0_bit at EXTI_RTSR.B0;
    const register unsigned short int TR1 = 1;
    sbit  TR1_bit at EXTI_RTSR.B1;
    const register unsigned short int TR2 = 2;
    sbit  TR2_bit at EXTI_RTSR.B2;
    const register unsigned short int TR3 = 3;
    sbit  TR3_bit at EXTI_RTSR.B3;
    const register unsigned short int TR4 = 4;
    sbit  TR4_bit at EXTI_RTSR.B4;
    const register unsigned short int TR5 = 5;
    sbit  TR5_bit at EXTI_RTSR.B5;
    const register unsigned short int TR6 = 6;
    sbit  TR6_bit at EXTI_RTSR.B6;
    const register unsigned short int TR7 = 7;
    sbit  TR7_bit at EXTI_RTSR.B7;
    const register unsigned short int TR8 = 8;
    sbit  TR8_bit at EXTI_RTSR.B8;
    const register unsigned short int TR9 = 9;
    sbit  TR9_bit at EXTI_RTSR.B9;
    const register unsigned short int TR10 = 10;
    sbit  TR10_bit at EXTI_RTSR.B10;
    const register unsigned short int TR11 = 11;
    sbit  TR11_bit at EXTI_RTSR.B11;
    const register unsigned short int TR12 = 12;
    sbit  TR12_bit at EXTI_RTSR.B12;
    const register unsigned short int TR13 = 13;
    sbit  TR13_bit at EXTI_RTSR.B13;
    const register unsigned short int TR14 = 14;
    sbit  TR14_bit at EXTI_RTSR.B14;
    const register unsigned short int TR15 = 15;
    sbit  TR15_bit at EXTI_RTSR.B15;
    const register unsigned short int TR16 = 16;
    sbit  TR16_bit at EXTI_RTSR.B16;
    const register unsigned short int TR17 = 17;
    sbit  TR17_bit at EXTI_RTSR.B17;
    const register unsigned short int TR18 = 18;
    sbit  TR18_bit at EXTI_RTSR.B18;
    const register unsigned short int TR19 = 19;
    sbit  TR19_bit at EXTI_RTSR.B19;
    const register unsigned short int TR20 = 20;
    sbit  TR20_bit at EXTI_RTSR.B20;
    const register unsigned short int TR21 = 21;
    sbit  TR21_bit at EXTI_RTSR.B21;
    const register unsigned short int TR22 = 22;
    sbit  TR22_bit at EXTI_RTSR.B22;

sfr unsigned long   volatile EXTI_FTSR            absolute 0x40013C0C;
    sbit  TR0_EXTI_FTSR_bit at EXTI_FTSR.B0;
    sbit  TR1_EXTI_FTSR_bit at EXTI_FTSR.B1;
    sbit  TR2_EXTI_FTSR_bit at EXTI_FTSR.B2;
    sbit  TR3_EXTI_FTSR_bit at EXTI_FTSR.B3;
    sbit  TR4_EXTI_FTSR_bit at EXTI_FTSR.B4;
    sbit  TR5_EXTI_FTSR_bit at EXTI_FTSR.B5;
    sbit  TR6_EXTI_FTSR_bit at EXTI_FTSR.B6;
    sbit  TR7_EXTI_FTSR_bit at EXTI_FTSR.B7;
    sbit  TR8_EXTI_FTSR_bit at EXTI_FTSR.B8;
    sbit  TR9_EXTI_FTSR_bit at EXTI_FTSR.B9;
    sbit  TR10_EXTI_FTSR_bit at EXTI_FTSR.B10;
    sbit  TR11_EXTI_FTSR_bit at EXTI_FTSR.B11;
    sbit  TR12_EXTI_FTSR_bit at EXTI_FTSR.B12;
    sbit  TR13_EXTI_FTSR_bit at EXTI_FTSR.B13;
    sbit  TR14_EXTI_FTSR_bit at EXTI_FTSR.B14;
    sbit  TR15_EXTI_FTSR_bit at EXTI_FTSR.B15;
    sbit  TR16_EXTI_FTSR_bit at EXTI_FTSR.B16;
    sbit  TR17_EXTI_FTSR_bit at EXTI_FTSR.B17;
    sbit  TR18_EXTI_FTSR_bit at EXTI_FTSR.B18;
    sbit  TR19_EXTI_FTSR_bit at EXTI_FTSR.B19;
    sbit  TR20_EXTI_FTSR_bit at EXTI_FTSR.B20;
    sbit  TR21_EXTI_FTSR_bit at EXTI_FTSR.B21;
    sbit  TR22_EXTI_FTSR_bit at EXTI_FTSR.B22;

sfr unsigned long   volatile EXTI_SWIER           absolute 0x40013C10;
    const register unsigned short int SWIER0 = 0;
    sbit  SWIER0_bit at EXTI_SWIER.B0;
    const register unsigned short int SWIER1 = 1;
    sbit  SWIER1_bit at EXTI_SWIER.B1;
    const register unsigned short int SWIER2 = 2;
    sbit  SWIER2_bit at EXTI_SWIER.B2;
    const register unsigned short int SWIER3 = 3;
    sbit  SWIER3_bit at EXTI_SWIER.B3;
    const register unsigned short int SWIER4 = 4;
    sbit  SWIER4_bit at EXTI_SWIER.B4;
    const register unsigned short int SWIER5 = 5;
    sbit  SWIER5_bit at EXTI_SWIER.B5;
    const register unsigned short int SWIER6 = 6;
    sbit  SWIER6_bit at EXTI_SWIER.B6;
    const register unsigned short int SWIER7 = 7;
    sbit  SWIER7_bit at EXTI_SWIER.B7;
    const register unsigned short int SWIER8 = 8;
    sbit  SWIER8_bit at EXTI_SWIER.B8;
    const register unsigned short int SWIER9 = 9;
    sbit  SWIER9_bit at EXTI_SWIER.B9;
    const register unsigned short int SWIER10 = 10;
    sbit  SWIER10_bit at EXTI_SWIER.B10;
    const register unsigned short int SWIER11 = 11;
    sbit  SWIER11_bit at EXTI_SWIER.B11;
    const register unsigned short int SWIER12 = 12;
    sbit  SWIER12_bit at EXTI_SWIER.B12;
    const register unsigned short int SWIER13 = 13;
    sbit  SWIER13_bit at EXTI_SWIER.B13;
    const register unsigned short int SWIER14 = 14;
    sbit  SWIER14_bit at EXTI_SWIER.B14;
    const register unsigned short int SWIER15 = 15;
    sbit  SWIER15_bit at EXTI_SWIER.B15;
    const register unsigned short int SWIER16 = 16;
    sbit  SWIER16_bit at EXTI_SWIER.B16;
    const register unsigned short int SWIER17 = 17;
    sbit  SWIER17_bit at EXTI_SWIER.B17;
    const register unsigned short int SWIER18 = 18;
    sbit  SWIER18_bit at EXTI_SWIER.B18;
    const register unsigned short int SWIER19 = 19;
    sbit  SWIER19_bit at EXTI_SWIER.B19;
    const register unsigned short int SWIER20 = 20;
    sbit  SWIER20_bit at EXTI_SWIER.B20;
    const register unsigned short int SWIER21 = 21;
    sbit  SWIER21_bit at EXTI_SWIER.B21;
    const register unsigned short int SWIER22 = 22;
    sbit  SWIER22_bit at EXTI_SWIER.B22;

sfr unsigned long   volatile EXTI_PR              absolute 0x40013C14;
    const register unsigned short int PR0 = 0;
    sbit  PR0_bit at EXTI_PR.B0;
    const register unsigned short int PR1 = 1;
    sbit  PR1_bit at EXTI_PR.B1;
    const register unsigned short int PR2 = 2;
    sbit  PR2_bit at EXTI_PR.B2;
    const register unsigned short int PR3 = 3;
    sbit  PR3_bit at EXTI_PR.B3;
    const register unsigned short int PR4 = 4;
    sbit  PR4_bit at EXTI_PR.B4;
    const register unsigned short int PR5 = 5;
    sbit  PR5_bit at EXTI_PR.B5;
    const register unsigned short int PR6 = 6;
    sbit  PR6_bit at EXTI_PR.B6;
    const register unsigned short int PR7 = 7;
    sbit  PR7_bit at EXTI_PR.B7;
    const register unsigned short int PR8 = 8;
    sbit  PR8_bit at EXTI_PR.B8;
    const register unsigned short int PR9 = 9;
    sbit  PR9_bit at EXTI_PR.B9;
    const register unsigned short int PR10 = 10;
    sbit  PR10_bit at EXTI_PR.B10;
    const register unsigned short int PR11 = 11;
    sbit  PR11_bit at EXTI_PR.B11;
    const register unsigned short int PR12 = 12;
    sbit  PR12_bit at EXTI_PR.B12;
    const register unsigned short int PR13 = 13;
    sbit  PR13_bit at EXTI_PR.B13;
    const register unsigned short int PR14 = 14;
    sbit  PR14_bit at EXTI_PR.B14;
    const register unsigned short int PR15 = 15;
    sbit  PR15_bit at EXTI_PR.B15;
    const register unsigned short int PR16 = 16;
    sbit  PR16_bit at EXTI_PR.B16;
    const register unsigned short int PR17 = 17;
    sbit  PR17_bit at EXTI_PR.B17;
    const register unsigned short int PR18 = 18;
    sbit  PR18_bit at EXTI_PR.B18;
    const register unsigned short int PR19 = 19;
    sbit  PR19_bit at EXTI_PR.B19;
    const register unsigned short int PR20 = 20;
    sbit  PR20_bit at EXTI_PR.B20;
    const register unsigned short int PR21 = 21;
    sbit  PR21_bit at EXTI_PR.B21;
    const register unsigned short int PR22 = 22;
    sbit  PR22_bit at EXTI_PR.B22;

sfr unsigned long   volatile FLASH_ACR            absolute 0x40023C00;
    const register unsigned short int LATENCY0 = 0;
    sbit  LATENCY0_bit at FLASH_ACR.B0;
    const register unsigned short int LATENCY1 = 1;
    sbit  LATENCY1_bit at FLASH_ACR.B1;
    const register unsigned short int LATENCY2 = 2;
    sbit  LATENCY2_bit at FLASH_ACR.B2;
    const register unsigned short int PRFTEN = 8;
    sbit  PRFTEN_bit at FLASH_ACR.B8;
    const register unsigned short int ICEN = 9;
    sbit  ICEN_bit at FLASH_ACR.B9;
    const register unsigned short int DCEN = 10;
    sbit  DCEN_bit at FLASH_ACR.B10;
    const register unsigned short int ICRST = 11;
    sbit  ICRST_bit at FLASH_ACR.B11;
    const register unsigned short int DCRST = 12;
    sbit  DCRST_bit at FLASH_ACR.B12;

sfr unsigned long   volatile FLASH_KEYR           absolute 0x40023C04;
    const register unsigned short int KEY0 = 0;
    sbit  KEY0_bit at FLASH_KEYR.B0;
    const register unsigned short int KEY1 = 1;
    sbit  KEY1_bit at FLASH_KEYR.B1;
    const register unsigned short int KEY2 = 2;
    sbit  KEY2_bit at FLASH_KEYR.B2;
    const register unsigned short int KEY3 = 3;
    sbit  KEY3_bit at FLASH_KEYR.B3;
    const register unsigned short int KEY4 = 4;
    sbit  KEY4_bit at FLASH_KEYR.B4;
    const register unsigned short int KEY5 = 5;
    sbit  KEY5_bit at FLASH_KEYR.B5;
    const register unsigned short int KEY6 = 6;
    sbit  KEY6_bit at FLASH_KEYR.B6;
    const register unsigned short int KEY7 = 7;
    sbit  KEY7_bit at FLASH_KEYR.B7;
    const register unsigned short int KEY8 = 8;
    sbit  KEY8_bit at FLASH_KEYR.B8;
    const register unsigned short int KEY9 = 9;
    sbit  KEY9_bit at FLASH_KEYR.B9;
    const register unsigned short int KEY10 = 10;
    sbit  KEY10_bit at FLASH_KEYR.B10;
    const register unsigned short int KEY11 = 11;
    sbit  KEY11_bit at FLASH_KEYR.B11;
    const register unsigned short int KEY12 = 12;
    sbit  KEY12_bit at FLASH_KEYR.B12;
    const register unsigned short int KEY13 = 13;
    sbit  KEY13_bit at FLASH_KEYR.B13;
    const register unsigned short int KEY14 = 14;
    sbit  KEY14_bit at FLASH_KEYR.B14;
    const register unsigned short int KEY15 = 15;
    sbit  KEY15_bit at FLASH_KEYR.B15;
    const register unsigned short int KEY16 = 16;
    sbit  KEY16_bit at FLASH_KEYR.B16;
    const register unsigned short int KEY17 = 17;
    sbit  KEY17_bit at FLASH_KEYR.B17;
    const register unsigned short int KEY18 = 18;
    sbit  KEY18_bit at FLASH_KEYR.B18;
    const register unsigned short int KEY19 = 19;
    sbit  KEY19_bit at FLASH_KEYR.B19;
    const register unsigned short int KEY20 = 20;
    sbit  KEY20_bit at FLASH_KEYR.B20;
    const register unsigned short int KEY21 = 21;
    sbit  KEY21_bit at FLASH_KEYR.B21;
    const register unsigned short int KEY22 = 22;
    sbit  KEY22_bit at FLASH_KEYR.B22;
    const register unsigned short int KEY23 = 23;
    sbit  KEY23_bit at FLASH_KEYR.B23;
    const register unsigned short int KEY24 = 24;
    sbit  KEY24_bit at FLASH_KEYR.B24;
    const register unsigned short int KEY25 = 25;
    sbit  KEY25_bit at FLASH_KEYR.B25;
    const register unsigned short int KEY26 = 26;
    sbit  KEY26_bit at FLASH_KEYR.B26;
    const register unsigned short int KEY27 = 27;
    sbit  KEY27_bit at FLASH_KEYR.B27;
    const register unsigned short int KEY28 = 28;
    sbit  KEY28_bit at FLASH_KEYR.B28;
    const register unsigned short int KEY29 = 29;
    sbit  KEY29_bit at FLASH_KEYR.B29;
    const register unsigned short int KEY30 = 30;
    sbit  KEY30_bit at FLASH_KEYR.B30;
    const register unsigned short int KEY31 = 31;
    sbit  KEY31_bit at FLASH_KEYR.B31;

sfr unsigned long   volatile FLASH_OPTKEYR        absolute 0x40023C08;
    const register unsigned short int OPTKEY0 = 0;
    sbit  OPTKEY0_bit at FLASH_OPTKEYR.B0;
    const register unsigned short int OPTKEY1 = 1;
    sbit  OPTKEY1_bit at FLASH_OPTKEYR.B1;
    const register unsigned short int OPTKEY2 = 2;
    sbit  OPTKEY2_bit at FLASH_OPTKEYR.B2;
    const register unsigned short int OPTKEY3 = 3;
    sbit  OPTKEY3_bit at FLASH_OPTKEYR.B3;
    const register unsigned short int OPTKEY4 = 4;
    sbit  OPTKEY4_bit at FLASH_OPTKEYR.B4;
    const register unsigned short int OPTKEY5 = 5;
    sbit  OPTKEY5_bit at FLASH_OPTKEYR.B5;
    const register unsigned short int OPTKEY6 = 6;
    sbit  OPTKEY6_bit at FLASH_OPTKEYR.B6;
    const register unsigned short int OPTKEY7 = 7;
    sbit  OPTKEY7_bit at FLASH_OPTKEYR.B7;
    const register unsigned short int OPTKEY8 = 8;
    sbit  OPTKEY8_bit at FLASH_OPTKEYR.B8;
    const register unsigned short int OPTKEY9 = 9;
    sbit  OPTKEY9_bit at FLASH_OPTKEYR.B9;
    const register unsigned short int OPTKEY10 = 10;
    sbit  OPTKEY10_bit at FLASH_OPTKEYR.B10;
    const register unsigned short int OPTKEY11 = 11;
    sbit  OPTKEY11_bit at FLASH_OPTKEYR.B11;
    const register unsigned short int OPTKEY12 = 12;
    sbit  OPTKEY12_bit at FLASH_OPTKEYR.B12;
    const register unsigned short int OPTKEY13 = 13;
    sbit  OPTKEY13_bit at FLASH_OPTKEYR.B13;
    const register unsigned short int OPTKEY14 = 14;
    sbit  OPTKEY14_bit at FLASH_OPTKEYR.B14;
    const register unsigned short int OPTKEY15 = 15;
    sbit  OPTKEY15_bit at FLASH_OPTKEYR.B15;
    const register unsigned short int OPTKEY16 = 16;
    sbit  OPTKEY16_bit at FLASH_OPTKEYR.B16;
    const register unsigned short int OPTKEY17 = 17;
    sbit  OPTKEY17_bit at FLASH_OPTKEYR.B17;
    const register unsigned short int OPTKEY18 = 18;
    sbit  OPTKEY18_bit at FLASH_OPTKEYR.B18;
    const register unsigned short int OPTKEY19 = 19;
    sbit  OPTKEY19_bit at FLASH_OPTKEYR.B19;
    const register unsigned short int OPTKEY20 = 20;
    sbit  OPTKEY20_bit at FLASH_OPTKEYR.B20;
    const register unsigned short int OPTKEY21 = 21;
    sbit  OPTKEY21_bit at FLASH_OPTKEYR.B21;
    const register unsigned short int OPTKEY22 = 22;
    sbit  OPTKEY22_bit at FLASH_OPTKEYR.B22;
    const register unsigned short int OPTKEY23 = 23;
    sbit  OPTKEY23_bit at FLASH_OPTKEYR.B23;
    const register unsigned short int OPTKEY24 = 24;
    sbit  OPTKEY24_bit at FLASH_OPTKEYR.B24;
    const register unsigned short int OPTKEY25 = 25;
    sbit  OPTKEY25_bit at FLASH_OPTKEYR.B25;
    const register unsigned short int OPTKEY26 = 26;
    sbit  OPTKEY26_bit at FLASH_OPTKEYR.B26;
    const register unsigned short int OPTKEY27 = 27;
    sbit  OPTKEY27_bit at FLASH_OPTKEYR.B27;
    const register unsigned short int OPTKEY28 = 28;
    sbit  OPTKEY28_bit at FLASH_OPTKEYR.B28;
    const register unsigned short int OPTKEY29 = 29;
    sbit  OPTKEY29_bit at FLASH_OPTKEYR.B29;
    const register unsigned short int OPTKEY30 = 30;
    sbit  OPTKEY30_bit at FLASH_OPTKEYR.B30;
    const register unsigned short int OPTKEY31 = 31;
    sbit  OPTKEY31_bit at FLASH_OPTKEYR.B31;

sfr unsigned long   volatile FLASH_SR             absolute 0x40023C0C;
    const register unsigned short int EOP = 0;
    sbit  EOP_bit at FLASH_SR.B0;
    const register unsigned short int OPERR = 1;
    sbit  OPERR_bit at FLASH_SR.B1;
    const register unsigned short int WRPERR = 4;
    sbit  WRPERR_bit at FLASH_SR.B4;
    const register unsigned short int PGAERR = 5;
    sbit  PGAERR_bit at FLASH_SR.B5;
    const register unsigned short int PGPERR = 6;
    sbit  PGPERR_bit at FLASH_SR.B6;
    const register unsigned short int PGSERR = 7;
    sbit  PGSERR_bit at FLASH_SR.B7;
    const register unsigned short int BSY = 16;
    sbit  BSY_bit at FLASH_SR.B16;

sfr unsigned long   volatile FLASH_CR             absolute 0x40023C10;
    const register unsigned short int PG = 0;
    sbit  PG_bit at FLASH_CR.B0;
    const register unsigned short int SER = 1;
    sbit  SER_bit at FLASH_CR.B1;
    const register unsigned short int MER = 2;
    sbit  MER_bit at FLASH_CR.B2;
    const register unsigned short int SNB0 = 3;
    sbit  SNB0_bit at FLASH_CR.B3;
    const register unsigned short int SNB1 = 4;
    sbit  SNB1_bit at FLASH_CR.B4;
    const register unsigned short int SNB2 = 5;
    sbit  SNB2_bit at FLASH_CR.B5;
    const register unsigned short int SNB3 = 6;
    sbit  SNB3_bit at FLASH_CR.B6;
    const register unsigned short int PSIZE0 = 8;
    sbit  PSIZE0_bit at FLASH_CR.B8;
    const register unsigned short int PSIZE1 = 9;
    sbit  PSIZE1_bit at FLASH_CR.B9;
    sbit  STRT_FLASH_CR_bit at FLASH_CR.B16;
    const register unsigned short int EOPIE = 24;
    sbit  EOPIE_bit at FLASH_CR.B24;
    const register unsigned short int ERRIE = 25;
    sbit  ERRIE_bit at FLASH_CR.B25;
    const register unsigned short int LOCK_ = 31;
    sbit  LOCK_bit at FLASH_CR.B31;

sfr unsigned long   volatile FLASH_OPTCR          absolute 0x40023C14;
    const register unsigned short int OPTLOCK = 0;
    sbit  OPTLOCK_bit at FLASH_OPTCR.B0;
    const register unsigned short int OPTSTRT = 1;
    sbit  OPTSTRT_bit at FLASH_OPTCR.B1;
    const register unsigned short int BOR_LEV0 = 2;
    sbit  BOR_LEV0_bit at FLASH_OPTCR.B2;
    const register unsigned short int BOR_LEV1 = 3;
    sbit  BOR_LEV1_bit at FLASH_OPTCR.B3;
    const register unsigned short int WDG_SW = 5;
    sbit  WDG_SW_bit at FLASH_OPTCR.B5;
    const register unsigned short int nRST_STOP = 6;
    sbit  nRST_STOP_bit at FLASH_OPTCR.B6;
    const register unsigned short int nRST_STDBY = 7;
    sbit  nRST_STDBY_bit at FLASH_OPTCR.B7;
    const register unsigned short int RDP0 = 8;
    sbit  RDP0_bit at FLASH_OPTCR.B8;
    const register unsigned short int RDP1 = 9;
    sbit  RDP1_bit at FLASH_OPTCR.B9;
    const register unsigned short int RDP2 = 10;
    sbit  RDP2_bit at FLASH_OPTCR.B10;
    const register unsigned short int RDP3 = 11;
    sbit  RDP3_bit at FLASH_OPTCR.B11;
    const register unsigned short int RDP4 = 12;
    sbit  RDP4_bit at FLASH_OPTCR.B12;
    const register unsigned short int RDP5 = 13;
    sbit  RDP5_bit at FLASH_OPTCR.B13;
    const register unsigned short int RDP6 = 14;
    sbit  RDP6_bit at FLASH_OPTCR.B14;
    const register unsigned short int RDP7 = 15;
    sbit  RDP7_bit at FLASH_OPTCR.B15;
    const register unsigned short int nWRP0 = 16;
    sbit  nWRP0_bit at FLASH_OPTCR.B16;
    const register unsigned short int nWRP1 = 17;
    sbit  nWRP1_bit at FLASH_OPTCR.B17;
    const register unsigned short int nWRP2 = 18;
    sbit  nWRP2_bit at FLASH_OPTCR.B18;
    const register unsigned short int nWRP3 = 19;
    sbit  nWRP3_bit at FLASH_OPTCR.B19;
    const register unsigned short int nWRP4 = 20;
    sbit  nWRP4_bit at FLASH_OPTCR.B20;
    const register unsigned short int nWRP5 = 21;
    sbit  nWRP5_bit at FLASH_OPTCR.B21;
    const register unsigned short int nWRP6 = 22;
    sbit  nWRP6_bit at FLASH_OPTCR.B22;
    const register unsigned short int nWRP7 = 23;
    sbit  nWRP7_bit at FLASH_OPTCR.B23;
    const register unsigned short int nWRP8 = 24;
    sbit  nWRP8_bit at FLASH_OPTCR.B24;
    const register unsigned short int nWRP9 = 25;
    sbit  nWRP9_bit at FLASH_OPTCR.B25;
    const register unsigned short int nWRP10 = 26;
    sbit  nWRP10_bit at FLASH_OPTCR.B26;
    const register unsigned short int nWRP11 = 27;
    sbit  nWRP11_bit at FLASH_OPTCR.B27;

sfr unsigned long   volatile IWDG_KR              absolute 0x40003000;
    sbit  KEY0_IWDG_KR_bit at IWDG_KR.B0;
    sbit  KEY1_IWDG_KR_bit at IWDG_KR.B1;
    sbit  KEY2_IWDG_KR_bit at IWDG_KR.B2;
    sbit  KEY3_IWDG_KR_bit at IWDG_KR.B3;
    sbit  KEY4_IWDG_KR_bit at IWDG_KR.B4;
    sbit  KEY5_IWDG_KR_bit at IWDG_KR.B5;
    sbit  KEY6_IWDG_KR_bit at IWDG_KR.B6;
    sbit  KEY7_IWDG_KR_bit at IWDG_KR.B7;
    sbit  KEY8_IWDG_KR_bit at IWDG_KR.B8;
    sbit  KEY9_IWDG_KR_bit at IWDG_KR.B9;
    sbit  KEY10_IWDG_KR_bit at IWDG_KR.B10;
    sbit  KEY11_IWDG_KR_bit at IWDG_KR.B11;
    sbit  KEY12_IWDG_KR_bit at IWDG_KR.B12;
    sbit  KEY13_IWDG_KR_bit at IWDG_KR.B13;
    sbit  KEY14_IWDG_KR_bit at IWDG_KR.B14;
    sbit  KEY15_IWDG_KR_bit at IWDG_KR.B15;

sfr unsigned long   volatile IWDG_PR              absolute 0x40003004;
    sbit  PR0_IWDG_PR_bit at IWDG_PR.B0;
    sbit  PR1_IWDG_PR_bit at IWDG_PR.B1;
    sbit  PR2_IWDG_PR_bit at IWDG_PR.B2;

sfr unsigned long   volatile IWDG_RLR             absolute 0x40003008;
    const register unsigned short int RL0 = 0;
    sbit  RL0_bit at IWDG_RLR.B0;
    const register unsigned short int RL1 = 1;
    sbit  RL1_bit at IWDG_RLR.B1;
    const register unsigned short int RL2 = 2;
    sbit  RL2_bit at IWDG_RLR.B2;
    const register unsigned short int RL3 = 3;
    sbit  RL3_bit at IWDG_RLR.B3;
    const register unsigned short int RL4 = 4;
    sbit  RL4_bit at IWDG_RLR.B4;
    const register unsigned short int RL5 = 5;
    sbit  RL5_bit at IWDG_RLR.B5;
    const register unsigned short int RL6 = 6;
    sbit  RL6_bit at IWDG_RLR.B6;
    const register unsigned short int RL7 = 7;
    sbit  RL7_bit at IWDG_RLR.B7;
    const register unsigned short int RL8 = 8;
    sbit  RL8_bit at IWDG_RLR.B8;
    const register unsigned short int RL9 = 9;
    sbit  RL9_bit at IWDG_RLR.B9;
    const register unsigned short int RL10 = 10;
    sbit  RL10_bit at IWDG_RLR.B10;
    const register unsigned short int RL11 = 11;
    sbit  RL11_bit at IWDG_RLR.B11;

sfr unsigned long   volatile IWDG_SR              absolute 0x4000300C;
    const register unsigned short int RVU = 1;
    sbit  RVU_bit at IWDG_SR.B1;
    const register unsigned short int PVU = 0;
    sbit  PVU_bit at IWDG_SR.B0;

sfr unsigned long   volatile PWR_CR               absolute 0x40007000;
    const register unsigned short int VOS0 = 14;
    sbit  VOS0_bit at PWR_CR.B14;
    const register unsigned short int VOS1 = 15;
    sbit  VOS1_bit at PWR_CR.B15;
    const register unsigned short int ADCDC1 = 13;
    sbit  ADCDC1_bit at PWR_CR.B13;
    const register unsigned short int FPDS = 9;
    sbit  FPDS_bit at PWR_CR.B9;
    const register unsigned short int DBP = 8;
    sbit  DBP_bit at PWR_CR.B8;
    const register unsigned short int PLS0 = 5;
    sbit  PLS0_bit at PWR_CR.B5;
    const register unsigned short int PLS1 = 6;
    sbit  PLS1_bit at PWR_CR.B6;
    const register unsigned short int PLS2 = 7;
    sbit  PLS2_bit at PWR_CR.B7;
    const register unsigned short int PVDE = 4;
    sbit  PVDE_bit at PWR_CR.B4;
    const register unsigned short int CSBF = 3;
    sbit  CSBF_bit at PWR_CR.B3;
    const register unsigned short int CWUF = 2;
    sbit  CWUF_bit at PWR_CR.B2;
    const register unsigned short int PDDS = 1;
    sbit  PDDS_bit at PWR_CR.B1;
    const register unsigned short int LPDS = 0;
    sbit  LPDS_bit at PWR_CR.B0;

sfr unsigned long   volatile PWR_CSR              absolute 0x40007004;
    const register unsigned short int WUF = 0;
    sbit  WUF_bit at PWR_CSR.B0;
    const register unsigned short int SBF = 1;
    sbit  SBF_bit at PWR_CSR.B1;
    const register unsigned short int PVDO = 2;
    sbit  PVDO_bit at PWR_CSR.B2;
    const register unsigned short int BRR = 3;
    sbit  BRR_bit at PWR_CSR.B3;
    const register unsigned short int EWUP = 8;
    sbit  EWUP_bit at PWR_CSR.B8;
    const register unsigned short int BRE = 9;
    sbit  BRE_bit at PWR_CSR.B9;
    const register unsigned short int VOSRDY = 14;
    sbit  VOSRDY_bit at PWR_CSR.B14;

sfr unsigned long   volatile RCC_CR               absolute 0x40023800;
    const register unsigned short int HSION = 0;
    sbit  HSION_bit at RCC_CR.B0;
    const register unsigned short int HSIRDY = 1;
    sbit  HSIRDY_bit at RCC_CR.B1;
    const register unsigned short int HSITRIM0 = 3;
    sbit  HSITRIM0_bit at RCC_CR.B3;
    const register unsigned short int HSITRIM1 = 4;
    sbit  HSITRIM1_bit at RCC_CR.B4;
    const register unsigned short int HSITRIM2 = 5;
    sbit  HSITRIM2_bit at RCC_CR.B5;
    const register unsigned short int HSITRIM3 = 6;
    sbit  HSITRIM3_bit at RCC_CR.B6;
    const register unsigned short int HSITRIM4 = 7;
    sbit  HSITRIM4_bit at RCC_CR.B7;
    const register unsigned short int HSICAL0 = 8;
    sbit  HSICAL0_bit at RCC_CR.B8;
    const register unsigned short int HSICAL1 = 9;
    sbit  HSICAL1_bit at RCC_CR.B9;
    const register unsigned short int HSICAL2 = 10;
    sbit  HSICAL2_bit at RCC_CR.B10;
    const register unsigned short int HSICAL3 = 11;
    sbit  HSICAL3_bit at RCC_CR.B11;
    const register unsigned short int HSICAL4 = 12;
    sbit  HSICAL4_bit at RCC_CR.B12;
    const register unsigned short int HSICAL5 = 13;
    sbit  HSICAL5_bit at RCC_CR.B13;
    const register unsigned short int HSICAL6 = 14;
    sbit  HSICAL6_bit at RCC_CR.B14;
    const register unsigned short int HSICAL7 = 15;
    sbit  HSICAL7_bit at RCC_CR.B15;
    const register unsigned short int HSEON = 16;
    sbit  HSEON_bit at RCC_CR.B16;
    const register unsigned short int HSERDY = 17;
    sbit  HSERDY_bit at RCC_CR.B17;
    const register unsigned short int HSEBYP = 18;
    sbit  HSEBYP_bit at RCC_CR.B18;
    const register unsigned short int CSSON = 19;
    sbit  CSSON_bit at RCC_CR.B19;
    const register unsigned short int PLLON = 24;
    sbit  PLLON_bit at RCC_CR.B24;
    const register unsigned short int PLLRDY = 25;
    sbit  PLLRDY_bit at RCC_CR.B25;
    const register unsigned short int PLLI2SON = 26;
    sbit  PLLI2SON_bit at RCC_CR.B26;
    const register unsigned short int PLLI2SRDY = 27;
    sbit  PLLI2SRDY_bit at RCC_CR.B27;

sfr unsigned long   volatile RCC_PLLCFGR          absolute 0x40023804;
    const register unsigned short int PLLQ3 = 27;
    sbit  PLLQ3_bit at RCC_PLLCFGR.B27;
    const register unsigned short int PLLQ2 = 26;
    sbit  PLLQ2_bit at RCC_PLLCFGR.B26;
    const register unsigned short int PLLQ1 = 25;
    sbit  PLLQ1_bit at RCC_PLLCFGR.B25;
    const register unsigned short int PLLQ0 = 24;
    sbit  PLLQ0_bit at RCC_PLLCFGR.B24;
    const register unsigned short int PLLSRC = 22;
    sbit  PLLSRC_bit at RCC_PLLCFGR.B22;
    const register unsigned short int PLLP1 = 17;
    sbit  PLLP1_bit at RCC_PLLCFGR.B17;
    const register unsigned short int PLLP0 = 16;
    sbit  PLLP0_bit at RCC_PLLCFGR.B16;
    const register unsigned short int PLLN8 = 14;
    sbit  PLLN8_bit at RCC_PLLCFGR.B14;
    const register unsigned short int PLLN7 = 13;
    sbit  PLLN7_bit at RCC_PLLCFGR.B13;
    const register unsigned short int PLLN6 = 12;
    sbit  PLLN6_bit at RCC_PLLCFGR.B12;
    const register unsigned short int PLLN5 = 11;
    sbit  PLLN5_bit at RCC_PLLCFGR.B11;
    const register unsigned short int PLLN4 = 10;
    sbit  PLLN4_bit at RCC_PLLCFGR.B10;
    const register unsigned short int PLLN3 = 9;
    sbit  PLLN3_bit at RCC_PLLCFGR.B9;
    const register unsigned short int PLLN2 = 8;
    sbit  PLLN2_bit at RCC_PLLCFGR.B8;
    const register unsigned short int PLLN1 = 7;
    sbit  PLLN1_bit at RCC_PLLCFGR.B7;
    const register unsigned short int PLLN0 = 6;
    sbit  PLLN0_bit at RCC_PLLCFGR.B6;
    const register unsigned short int PLLM5 = 5;
    sbit  PLLM5_bit at RCC_PLLCFGR.B5;
    const register unsigned short int PLLM4 = 4;
    sbit  PLLM4_bit at RCC_PLLCFGR.B4;
    const register unsigned short int PLLM3 = 3;
    sbit  PLLM3_bit at RCC_PLLCFGR.B3;
    const register unsigned short int PLLM2 = 2;
    sbit  PLLM2_bit at RCC_PLLCFGR.B2;
    const register unsigned short int PLLM1 = 1;
    sbit  PLLM1_bit at RCC_PLLCFGR.B1;
    const register unsigned short int PLLM0 = 0;
    sbit  PLLM0_bit at RCC_PLLCFGR.B0;
    const register unsigned short int PLLR0 = 28;
    sbit  PLLR0_bit at RCC_PLLCFGR.B28;
    const register unsigned short int PLLR1 = 29;
    sbit  PLLR1_bit at RCC_PLLCFGR.B29;
    const register unsigned short int PLLR2 = 30;
    sbit  PLLR2_bit at RCC_PLLCFGR.B30;

sfr unsigned long   volatile RCC_CFGR             absolute 0x40023808;
    const register unsigned short int MCO20 = 30;
    sbit  MCO20_bit at RCC_CFGR.B30;
    const register unsigned short int MCO21 = 31;
    sbit  MCO21_bit at RCC_CFGR.B31;
    const register unsigned short int MCO2PRE0 = 27;
    sbit  MCO2PRE0_bit at RCC_CFGR.B27;
    const register unsigned short int MCO2PRE1 = 28;
    sbit  MCO2PRE1_bit at RCC_CFGR.B28;
    const register unsigned short int MCO2PRE2 = 29;
    sbit  MCO2PRE2_bit at RCC_CFGR.B29;
    const register unsigned short int MCO1PRE0 = 24;
    sbit  MCO1PRE0_bit at RCC_CFGR.B24;
    const register unsigned short int MCO1PRE1 = 25;
    sbit  MCO1PRE1_bit at RCC_CFGR.B25;
    const register unsigned short int MCO1PRE2 = 26;
    sbit  MCO1PRE2_bit at RCC_CFGR.B26;
    const register unsigned short int MCO10 = 21;
    sbit  MCO10_bit at RCC_CFGR.B21;
    const register unsigned short int MCO11 = 22;
    sbit  MCO11_bit at RCC_CFGR.B22;
    const register unsigned short int RTCPRE0 = 16;
    sbit  RTCPRE0_bit at RCC_CFGR.B16;
    const register unsigned short int RTCPRE1 = 17;
    sbit  RTCPRE1_bit at RCC_CFGR.B17;
    const register unsigned short int RTCPRE2 = 18;
    sbit  RTCPRE2_bit at RCC_CFGR.B18;
    const register unsigned short int RTCPRE3 = 19;
    sbit  RTCPRE3_bit at RCC_CFGR.B19;
    const register unsigned short int RTCPRE4 = 20;
    sbit  RTCPRE4_bit at RCC_CFGR.B20;
    const register unsigned short int PPRE20 = 13;
    sbit  PPRE20_bit at RCC_CFGR.B13;
    const register unsigned short int PPRE21 = 14;
    sbit  PPRE21_bit at RCC_CFGR.B14;
    const register unsigned short int PPRE22 = 15;
    sbit  PPRE22_bit at RCC_CFGR.B15;
    const register unsigned short int PPRE10 = 10;
    sbit  PPRE10_bit at RCC_CFGR.B10;
    const register unsigned short int PPRE11 = 11;
    sbit  PPRE11_bit at RCC_CFGR.B11;
    const register unsigned short int PPRE12 = 12;
    sbit  PPRE12_bit at RCC_CFGR.B12;
    const register unsigned short int HPRE0 = 4;
    sbit  HPRE0_bit at RCC_CFGR.B4;
    const register unsigned short int HPRE1 = 5;
    sbit  HPRE1_bit at RCC_CFGR.B5;
    const register unsigned short int HPRE2 = 6;
    sbit  HPRE2_bit at RCC_CFGR.B6;
    const register unsigned short int HPRE3 = 7;
    sbit  HPRE3_bit at RCC_CFGR.B7;
    const register unsigned short int SWS1 = 3;
    sbit  SWS1_bit at RCC_CFGR.B3;
    const register unsigned short int SWS0 = 2;
    sbit  SWS0_bit at RCC_CFGR.B2;
    const register unsigned short int SW1 = 1;
    sbit  SW1_bit at RCC_CFGR.B1;
    const register unsigned short int SW0 = 0;
    sbit  SW0_bit at RCC_CFGR.B0;

sfr unsigned long   volatile RCC_CIR              absolute 0x4002380C;
    const register unsigned short int CSSC = 23;
    sbit  CSSC_bit at RCC_CIR.B23;
    const register unsigned short int PLLI2SRDYC = 21;
    sbit  PLLI2SRDYC_bit at RCC_CIR.B21;
    const register unsigned short int PLLRDYC = 20;
    sbit  PLLRDYC_bit at RCC_CIR.B20;
    const register unsigned short int HSERDYC = 19;
    sbit  HSERDYC_bit at RCC_CIR.B19;
    const register unsigned short int HSIRDYC = 18;
    sbit  HSIRDYC_bit at RCC_CIR.B18;
    const register unsigned short int LSERDYC = 17;
    sbit  LSERDYC_bit at RCC_CIR.B17;
    const register unsigned short int LSIRDYC = 16;
    sbit  LSIRDYC_bit at RCC_CIR.B16;
    const register unsigned short int PLLI2SRDYIE = 13;
    sbit  PLLI2SRDYIE_bit at RCC_CIR.B13;
    const register unsigned short int PLLRDYIE = 12;
    sbit  PLLRDYIE_bit at RCC_CIR.B12;
    const register unsigned short int HSERDYIE = 11;
    sbit  HSERDYIE_bit at RCC_CIR.B11;
    const register unsigned short int HSIRDYIE = 10;
    sbit  HSIRDYIE_bit at RCC_CIR.B10;
    const register unsigned short int LSERDYIE = 9;
    sbit  LSERDYIE_bit at RCC_CIR.B9;
    const register unsigned short int LSIRDYIE = 8;
    sbit  LSIRDYIE_bit at RCC_CIR.B8;
    const register unsigned short int CSSF = 7;
    sbit  CSSF_bit at RCC_CIR.B7;
    const register unsigned short int PLLI2SRDYF = 5;
    sbit  PLLI2SRDYF_bit at RCC_CIR.B5;
    const register unsigned short int PLLRDYF = 4;
    sbit  PLLRDYF_bit at RCC_CIR.B4;
    const register unsigned short int HSERDYF = 3;
    sbit  HSERDYF_bit at RCC_CIR.B3;
    const register unsigned short int HSIRDYF = 2;
    sbit  HSIRDYF_bit at RCC_CIR.B2;
    const register unsigned short int LSERDYF = 1;
    sbit  LSERDYF_bit at RCC_CIR.B1;
    const register unsigned short int LSIRDYF = 0;
    sbit  LSIRDYF_bit at RCC_CIR.B0;

sfr unsigned long   volatile RCC_AHB1RSTR         absolute 0x40023810;
    const register unsigned short int GPIOARST = 0;
    sbit  GPIOARST_bit at RCC_AHB1RSTR.B0;
    const register unsigned short int GPIOBRST = 1;
    sbit  GPIOBRST_bit at RCC_AHB1RSTR.B1;
    const register unsigned short int GPIOCRST = 2;
    sbit  GPIOCRST_bit at RCC_AHB1RSTR.B2;
    const register unsigned short int GPIODRST = 3;
    sbit  GPIODRST_bit at RCC_AHB1RSTR.B3;
    const register unsigned short int GPIOERST = 4;
    sbit  GPIOERST_bit at RCC_AHB1RSTR.B4;
    const register unsigned short int GPIOFRST = 5;
    sbit  GPIOFRST_bit at RCC_AHB1RSTR.B5;
    const register unsigned short int GPIOGRST = 6;
    sbit  GPIOGRST_bit at RCC_AHB1RSTR.B6;
    const register unsigned short int GPIOHRST = 7;
    sbit  GPIOHRST_bit at RCC_AHB1RSTR.B7;
    const register unsigned short int CRCRST = 12;
    sbit  CRCRST_bit at RCC_AHB1RSTR.B12;
    const register unsigned short int DMA1RST = 21;
    sbit  DMA1RST_bit at RCC_AHB1RSTR.B21;
    const register unsigned short int DMA2RST = 22;
    sbit  DMA2RST_bit at RCC_AHB1RSTR.B22;

sfr unsigned long   volatile RCC_AHB2RSTR         absolute 0x40023814;
    const register unsigned short int OTGFSRST = 7;
    sbit  OTGFSRST_bit at RCC_AHB2RSTR.B7;
    const register unsigned short int RNGRST = 6;
    sbit  RNGRST_bit at RCC_AHB2RSTR.B6;
    const register unsigned short int CRYPRST = 4;
    sbit  CRYPRST_bit at RCC_AHB2RSTR.B4;

sfr unsigned long   volatile RCC_APB1RSTR         absolute 0x40023820;
    const register unsigned short int TIM2RST = 0;
    sbit  TIM2RST_bit at RCC_APB1RSTR.B0;
    const register unsigned short int TIM3RST = 1;
    sbit  TIM3RST_bit at RCC_APB1RSTR.B1;
    const register unsigned short int TIM4RST = 2;
    sbit  TIM4RST_bit at RCC_APB1RSTR.B2;
    const register unsigned short int TIM5RST = 3;
    sbit  TIM5RST_bit at RCC_APB1RSTR.B3;
    const register unsigned short int TIM6RST = 4;
    sbit  TIM6RST_bit at RCC_APB1RSTR.B4;
    const register unsigned short int TIM7RST = 5;
    sbit  TIM7RST_bit at RCC_APB1RSTR.B5;
    const register unsigned short int TIM12RST = 6;
    sbit  TIM12RST_bit at RCC_APB1RSTR.B6;
    const register unsigned short int TIM13RST = 7;
    sbit  TIM13RST_bit at RCC_APB1RSTR.B7;
    const register unsigned short int TIM14RST = 8;
    sbit  TIM14RST_bit at RCC_APB1RSTR.B8;
    const register unsigned short int WWDGRST = 11;
    sbit  WWDGRST_bit at RCC_APB1RSTR.B11;
    const register unsigned short int SPI2RST = 14;
    sbit  SPI2RST_bit at RCC_APB1RSTR.B14;
    const register unsigned short int SPI3RST = 15;
    sbit  SPI3RST_bit at RCC_APB1RSTR.B15;
    const register unsigned short int UART2RST = 17;
    sbit  UART2RST_bit at RCC_APB1RSTR.B17;
    const register unsigned short int USART3RST = 18;
    sbit  USART3RST_bit at RCC_APB1RSTR.B18;
    const register unsigned short int I2C1RST = 21;
    sbit  I2C1RST_bit at RCC_APB1RSTR.B21;
    const register unsigned short int I2C2RST = 22;
    sbit  I2C2RST_bit at RCC_APB1RSTR.B22;
    const register unsigned short int I2C3RST = 23;
    sbit  I2C3RST_bit at RCC_APB1RSTR.B23;
    const register unsigned short int I2C4RST = 24;
    sbit  I2C4RST_bit at RCC_APB1RSTR.B24;
    const register unsigned short int CAN1RST = 25;
    sbit  CAN1RST_bit at RCC_APB1RSTR.B25;
    const register unsigned short int CAN2RST = 26;
    sbit  CAN2RST_bit at RCC_APB1RSTR.B26;
    const register unsigned short int PWRRST = 28;
    sbit  PWRRST_bit at RCC_APB1RSTR.B28;
    const register unsigned short int LPTIMER1RST = 9;
    sbit  LPTIMER1RST_bit at RCC_APB1RSTR.B9;
    const register unsigned short int USART4RST = 19;
    sbit  USART4RST_bit at RCC_APB1RSTR.B19;
    const register unsigned short int USART5RST = 20;
    sbit  USART5RST_bit at RCC_APB1RSTR.B20;
    const register unsigned short int CAN3RST = 27;
    sbit  CAN3RST_bit at RCC_APB1RSTR.B27;
    const register unsigned short int DACRST = 29;
    sbit  DACRST_bit at RCC_APB1RSTR.B29;
    const register unsigned short int UART7RST = 30;
    sbit  UART7RST_bit at RCC_APB1RSTR.B30;
    const register unsigned short int UART8RST = 31;
    sbit  UART8RST_bit at RCC_APB1RSTR.B31;

sfr unsigned long   volatile RCC_APB2RSTR         absolute 0x40023824;
    const register unsigned short int TIM1RST = 0;
    sbit  TIM1RST_bit at RCC_APB2RSTR.B0;
    const register unsigned short int TIM8RST = 1;
    sbit  TIM8RST_bit at RCC_APB2RSTR.B1;
    const register unsigned short int USART1RST = 4;
    sbit  USART1RST_bit at RCC_APB2RSTR.B4;
    const register unsigned short int USART6RST = 5;
    sbit  USART6RST_bit at RCC_APB2RSTR.B5;
    const register unsigned short int UART9RST = 6;
    sbit  UART9RST_bit at RCC_APB2RSTR.B6;
    const register unsigned short int UART10RST = 7;
    sbit  UART10RST_bit at RCC_APB2RSTR.B7;
    const register unsigned short int ADCRST = 8;
    sbit  ADCRST_bit at RCC_APB2RSTR.B8;
    const register unsigned short int SDIORST = 11;
    sbit  SDIORST_bit at RCC_APB2RSTR.B11;
    const register unsigned short int SPI1RST = 12;
    sbit  SPI1RST_bit at RCC_APB2RSTR.B12;
    const register unsigned short int SYSCFGRST = 14;
    sbit  SYSCFGRST_bit at RCC_APB2RSTR.B14;
    const register unsigned short int TIM9RST = 16;
    sbit  TIM9RST_bit at RCC_APB2RSTR.B16;
    const register unsigned short int TIM10RST = 17;
    sbit  TIM10RST_bit at RCC_APB2RSTR.B17;
    const register unsigned short int TIM11RST = 18;
    sbit  TIM11RST_bit at RCC_APB2RSTR.B18;
    const register unsigned short int DFSDMRST = 24;
    sbit  DFSDMRST_bit at RCC_APB2RSTR.B24;
    const register unsigned short int USART9RST = 6;
    sbit  USART9RST_bit at RCC_APB2RSTR.B6;
    const register unsigned short int SART10RST = 7;
    sbit  SART10RST_bit at RCC_APB2RSTR.B7;
    const register unsigned short int SPI4RST = 13;
    sbit  SPI4RST_bit at RCC_APB2RSTR.B13;
    const register unsigned short int SPI5RST = 20;
    sbit  SPI5RST_bit at RCC_APB2RSTR.B20;
    const register unsigned short int SAI1RST = 22;
    sbit  SAI1RST_bit at RCC_APB2RSTR.B22;
    const register unsigned short int DFSDM2RST = 25;
    sbit  DFSDM2RST_bit at RCC_APB2RSTR.B25;

sfr unsigned long   volatile RCC_AHB1ENR          absolute 0x40023830;
    const register unsigned short int GPIOAEN = 0;
    sbit  GPIOAEN_bit at RCC_AHB1ENR.B0;
    const register unsigned short int GPIOBEN = 1;
    sbit  GPIOBEN_bit at RCC_AHB1ENR.B1;
    const register unsigned short int GPIOCEN = 2;
    sbit  GPIOCEN_bit at RCC_AHB1ENR.B2;
    const register unsigned short int GPIODEN = 3;
    sbit  GPIODEN_bit at RCC_AHB1ENR.B3;
    const register unsigned short int GPIOEEN = 4;
    sbit  GPIOEEN_bit at RCC_AHB1ENR.B4;
    const register unsigned short int GPIOFEN = 5;
    sbit  GPIOFEN_bit at RCC_AHB1ENR.B5;
    const register unsigned short int GPIOGEN = 6;
    sbit  GPIOGEN_bit at RCC_AHB1ENR.B6;
    const register unsigned short int GPIOHEN = 7;
    sbit  GPIOHEN_bit at RCC_AHB1ENR.B7;
    const register unsigned short int CRCEN = 12;
    sbit  CRCEN_bit at RCC_AHB1ENR.B12;
    const register unsigned short int DMA1EN = 21;
    sbit  DMA1EN_bit at RCC_AHB1ENR.B21;
    const register unsigned short int DMA2EN = 22;
    sbit  DMA2EN_bit at RCC_AHB1ENR.B22;

sfr unsigned long   volatile RCC_AHB2ENR          absolute 0x40023834;
    const register unsigned short int OTGFSEN = 7;
    sbit  OTGFSEN_bit at RCC_AHB2ENR.B7;
    const register unsigned short int RNGEN = 6;
    sbit  RNGEN_bit at RCC_AHB2ENR.B6;
    const register unsigned short int CRYPEN = 4;
    sbit  CRYPEN_bit at RCC_AHB2ENR.B4;

sfr unsigned long   volatile RCC_APB1ENR          absolute 0x40023840;
    const register unsigned short int TIM2EN = 0;
    sbit  TIM2EN_bit at RCC_APB1ENR.B0;
    const register unsigned short int TIM3EN = 1;
    sbit  TIM3EN_bit at RCC_APB1ENR.B1;
    const register unsigned short int TIM4EN = 2;
    sbit  TIM4EN_bit at RCC_APB1ENR.B2;
    const register unsigned short int TIM5EN = 3;
    sbit  TIM5EN_bit at RCC_APB1ENR.B3;
    const register unsigned short int TIM6EN = 4;
    sbit  TIM6EN_bit at RCC_APB1ENR.B4;
    const register unsigned short int TIM7EN = 5;
    sbit  TIM7EN_bit at RCC_APB1ENR.B5;
    const register unsigned short int TIM12EN = 6;
    sbit  TIM12EN_bit at RCC_APB1ENR.B6;
    const register unsigned short int TIM13EN = 7;
    sbit  TIM13EN_bit at RCC_APB1ENR.B7;
    const register unsigned short int TIM14EN = 8;
    sbit  TIM14EN_bit at RCC_APB1ENR.B8;
    const register unsigned short int WWDGEN = 11;
    sbit  WWDGEN_bit at RCC_APB1ENR.B11;
    const register unsigned short int SPI2EN = 14;
    sbit  SPI2EN_bit at RCC_APB1ENR.B14;
    const register unsigned short int SPI3EN = 15;
    sbit  SPI3EN_bit at RCC_APB1ENR.B15;
    const register unsigned short int USART2EN = 17;
    sbit  USART2EN_bit at RCC_APB1ENR.B17;
    const register unsigned short int USART3EN = 18;
    sbit  USART3EN_bit at RCC_APB1ENR.B18;
    const register unsigned short int I2C1EN = 21;
    sbit  I2C1EN_bit at RCC_APB1ENR.B21;
    const register unsigned short int I2C2EN = 22;
    sbit  I2C2EN_bit at RCC_APB1ENR.B22;
    const register unsigned short int I2C3EN = 23;
    sbit  I2C3EN_bit at RCC_APB1ENR.B23;
    const register unsigned short int I2C4EN = 24;
    sbit  I2C4EN_bit at RCC_APB1ENR.B24;
    const register unsigned short int CAN1EN = 25;
    sbit  CAN1EN_bit at RCC_APB1ENR.B25;
    const register unsigned short int CAN2EN = 26;
    sbit  CAN2EN_bit at RCC_APB1ENR.B26;
    const register unsigned short int PWREN = 28;
    sbit  PWREN_bit at RCC_APB1ENR.B28;
    const register unsigned short int LPTIMER1EN = 9;
    sbit  LPTIMER1EN_bit at RCC_APB1ENR.B9;
    const register unsigned short int RTCAPB = 10;
    sbit  RTCAPB_bit at RCC_APB1ENR.B10;
    const register unsigned short int UART4EN = 19;
    sbit  UART4EN_bit at RCC_APB1ENR.B19;
    const register unsigned short int UART5EN = 20;
    sbit  UART5EN_bit at RCC_APB1ENR.B20;
    const register unsigned short int CAN3EN = 27;
    sbit  CAN3EN_bit at RCC_APB1ENR.B27;
    const register unsigned short int DACEN = 29;
    sbit  DACEN_bit at RCC_APB1ENR.B29;
    const register unsigned short int UART7EN = 30;
    sbit  UART7EN_bit at RCC_APB1ENR.B30;
    const register unsigned short int UART8EN = 31;
    sbit  UART8EN_bit at RCC_APB1ENR.B31;

sfr unsigned long   volatile RCC_APB2ENR          absolute 0x40023844;
    const register unsigned short int TIM1EN = 0;
    sbit  TIM1EN_bit at RCC_APB2ENR.B0;
    const register unsigned short int TIM8EN = 1;
    sbit  TIM8EN_bit at RCC_APB2ENR.B1;
    const register unsigned short int USART1EN = 4;
    sbit  USART1EN_bit at RCC_APB2ENR.B4;
    const register unsigned short int USART6EN = 5;
    sbit  USART6EN_bit at RCC_APB2ENR.B5;
    const register unsigned short int UART9EN = 6;
    sbit  UART9EN_bit at RCC_APB2ENR.B6;
    const register unsigned short int UART10EN = 7;
    sbit  UART10EN_bit at RCC_APB2ENR.B7;
    const register unsigned short int ADC1EN = 8;
    sbit  ADC1EN_bit at RCC_APB2ENR.B8;
    const register unsigned short int SDIOEN = 11;
    sbit  SDIOEN_bit at RCC_APB2ENR.B11;
    const register unsigned short int SPI1EN = 12;
    sbit  SPI1EN_bit at RCC_APB2ENR.B12;
    const register unsigned short int SPI4EN = 13;
    sbit  SPI4EN_bit at RCC_APB2ENR.B13;
    const register unsigned short int SYSCFGEN = 14;
    sbit  SYSCFGEN_bit at RCC_APB2ENR.B14;
    const register unsigned short int TIM9EN = 16;
    sbit  TIM9EN_bit at RCC_APB2ENR.B16;
    const register unsigned short int TIM10EN = 17;
    sbit  TIM10EN_bit at RCC_APB2ENR.B17;
    const register unsigned short int TIM11EN = 18;
    sbit  TIM11EN_bit at RCC_APB2ENR.B18;
    const register unsigned short int DFSDMEN = 24;
    sbit  DFSDMEN_bit at RCC_APB2ENR.B24;
    const register unsigned short int SPI5EN = 20;
    sbit  SPI5EN_bit at RCC_APB2ENR.B20;
    const register unsigned short int SAI1EN = 22;
    sbit  SAI1EN_bit at RCC_APB2ENR.B22;
    const register unsigned short int DFSDM2EN = 25;
    sbit  DFSDM2EN_bit at RCC_APB2ENR.B25;

sfr unsigned long   volatile RCC_AHB1LPENR        absolute 0x40023850;
    const register unsigned short int GPIOALPEN = 0;
    sbit  GPIOALPEN_bit at RCC_AHB1LPENR.B0;
    const register unsigned short int GPIOBLPEN = 1;
    sbit  GPIOBLPEN_bit at RCC_AHB1LPENR.B1;
    const register unsigned short int GPIOCLPEN = 2;
    sbit  GPIOCLPEN_bit at RCC_AHB1LPENR.B2;
    const register unsigned short int GPIODLPEN = 3;
    sbit  GPIODLPEN_bit at RCC_AHB1LPENR.B3;
    const register unsigned short int GPIOELPEN = 4;
    sbit  GPIOELPEN_bit at RCC_AHB1LPENR.B4;
    const register unsigned short int GPIOFLPEN = 5;
    sbit  GPIOFLPEN_bit at RCC_AHB1LPENR.B5;
    const register unsigned short int GPIOGLPEN = 6;
    sbit  GPIOGLPEN_bit at RCC_AHB1LPENR.B6;
    const register unsigned short int GPIOHLPEN = 7;
    sbit  GPIOHLPEN_bit at RCC_AHB1LPENR.B7;
    const register unsigned short int CRCLPEN = 12;
    sbit  CRCLPEN_bit at RCC_AHB1LPENR.B12;
    const register unsigned short int FLITFLPEN = 15;
    sbit  FLITFLPEN_bit at RCC_AHB1LPENR.B15;
    const register unsigned short int SRAM1LPEN = 16;
    sbit  SRAM1LPEN_bit at RCC_AHB1LPENR.B16;
    const register unsigned short int DMA1LPEN = 21;
    sbit  DMA1LPEN_bit at RCC_AHB1LPENR.B21;
    const register unsigned short int DMA2LPEN = 22;
    sbit  DMA2LPEN_bit at RCC_AHB1LPENR.B22;
    const register unsigned short int SRAM2LPEN = 17;
    sbit  SRAM2LPEN_bit at RCC_AHB1LPENR.B17;

sfr unsigned long   volatile RCC_AHB2LPENR        absolute 0x40023854;
    const register unsigned short int OTGFSLPEN = 7;
    sbit  OTGFSLPEN_bit at RCC_AHB2LPENR.B7;
    const register unsigned short int RNGLPEN = 6;
    sbit  RNGLPEN_bit at RCC_AHB2LPENR.B6;
    const register unsigned short int FSMCLPEN = 0;
    sbit  FSMCLPEN_bit at RCC_AHB2LPENR.B0;
    const register unsigned short int QSPILPEN = 1;
    sbit  QSPILPEN_bit at RCC_AHB2LPENR.B1;

sfr unsigned long   volatile RCC_APB1LPENR        absolute 0x40023860;
    const register unsigned short int TIM2LPEN = 0;
    sbit  TIM2LPEN_bit at RCC_APB1LPENR.B0;
    const register unsigned short int TIM3LPEN = 1;
    sbit  TIM3LPEN_bit at RCC_APB1LPENR.B1;
    const register unsigned short int TIM4LPEN = 2;
    sbit  TIM4LPEN_bit at RCC_APB1LPENR.B2;
    const register unsigned short int TIM5LPEN = 3;
    sbit  TIM5LPEN_bit at RCC_APB1LPENR.B3;
    const register unsigned short int TIM6LPEN = 4;
    sbit  TIM6LPEN_bit at RCC_APB1LPENR.B4;
    const register unsigned short int TIM7LPEN = 5;
    sbit  TIM7LPEN_bit at RCC_APB1LPENR.B5;
    const register unsigned short int TIM12LPEN = 6;
    sbit  TIM12LPEN_bit at RCC_APB1LPENR.B6;
    const register unsigned short int TIM13LPEN = 7;
    sbit  TIM13LPEN_bit at RCC_APB1LPENR.B7;
    const register unsigned short int TIM14LPEN = 8;
    sbit  TIM14LPEN_bit at RCC_APB1LPENR.B8;
    const register unsigned short int WWDGLPEN = 11;
    sbit  WWDGLPEN_bit at RCC_APB1LPENR.B11;
    const register unsigned short int SPI2LPEN = 14;
    sbit  SPI2LPEN_bit at RCC_APB1LPENR.B14;
    const register unsigned short int SPI3LPEN = 15;
    sbit  SPI3LPEN_bit at RCC_APB1LPENR.B15;
    const register unsigned short int USART2LPEN = 17;
    sbit  USART2LPEN_bit at RCC_APB1LPENR.B17;
    const register unsigned short int USART3LPEN = 18;
    sbit  USART3LPEN_bit at RCC_APB1LPENR.B18;
    const register unsigned short int I2C1LPEN = 21;
    sbit  I2C1LPEN_bit at RCC_APB1LPENR.B21;
    const register unsigned short int I2C2LPEN = 22;
    sbit  I2C2LPEN_bit at RCC_APB1LPENR.B22;
    const register unsigned short int I2C3LPEN = 23;
    sbit  I2C3LPEN_bit at RCC_APB1LPENR.B23;
    const register unsigned short int I2C4LPEN = 24;
    sbit  I2C4LPEN_bit at RCC_APB1LPENR.B24;
    const register unsigned short int CAN1LPEN = 25;
    sbit  CAN1LPEN_bit at RCC_APB1LPENR.B25;
    const register unsigned short int CAN2LPEN = 26;
    sbit  CAN2LPEN_bit at RCC_APB1LPENR.B26;
    const register unsigned short int PWRLPEN = 28;
    sbit  PWRLPEN_bit at RCC_APB1LPENR.B28;
    const register unsigned short int LPTIMER1LPEN = 9;
    sbit  LPTIMER1LPEN_bit at RCC_APB1LPENR.B9;
    const register unsigned short int RTCAPBEN = 10;
    sbit  RTCAPBEN_bit at RCC_APB1LPENR.B10;
    const register unsigned short int USART4LPEN = 19;
    sbit  USART4LPEN_bit at RCC_APB1LPENR.B19;
    const register unsigned short int USART5LPEN = 20;
    sbit  USART5LPEN_bit at RCC_APB1LPENR.B20;
    const register unsigned short int CAN3LPEN = 27;
    sbit  CAN3LPEN_bit at RCC_APB1LPENR.B27;
    const register unsigned short int DACLPEN = 29;
    sbit  DACLPEN_bit at RCC_APB1LPENR.B29;
    const register unsigned short int UART7LPEN = 30;
    sbit  UART7LPEN_bit at RCC_APB1LPENR.B30;
    const register unsigned short int UART8LPEN = 31;
    sbit  UART8LPEN_bit at RCC_APB1LPENR.B31;

sfr unsigned long   volatile RCC_APB2LPENR        absolute 0x40023864;
    const register unsigned short int TIM1LPEN = 0;
    sbit  TIM1LPEN_bit at RCC_APB2LPENR.B0;
    const register unsigned short int TIM8LPEN = 1;
    sbit  TIM8LPEN_bit at RCC_APB2LPENR.B1;
    const register unsigned short int USART1LPEN = 4;
    sbit  USART1LPEN_bit at RCC_APB2LPENR.B4;
    const register unsigned short int USART6LPEN = 5;
    sbit  USART6LPEN_bit at RCC_APB2LPENR.B5;
    const register unsigned short int UART9LPEN = 6;
    sbit  UART9LPEN_bit at RCC_APB2LPENR.B6;
    const register unsigned short int UART10LPEN = 7;
    sbit  UART10LPEN_bit at RCC_APB2LPENR.B7;
    const register unsigned short int ADC1LPEN = 8;
    sbit  ADC1LPEN_bit at RCC_APB2LPENR.B8;
    const register unsigned short int SDIOLPEN = 11;
    sbit  SDIOLPEN_bit at RCC_APB2LPENR.B11;
    const register unsigned short int SPI1LPEN = 12;
    sbit  SPI1LPEN_bit at RCC_APB2LPENR.B12;
    const register unsigned short int SPI4LPEN = 13;
    sbit  SPI4LPEN_bit at RCC_APB2LPENR.B13;
    const register unsigned short int SYSCFGLPEN = 14;
    sbit  SYSCFGLPEN_bit at RCC_APB2LPENR.B14;
    const register unsigned short int TIM9LPEN = 16;
    sbit  TIM9LPEN_bit at RCC_APB2LPENR.B16;
    const register unsigned short int TIM10LPEN = 17;
    sbit  TIM10LPEN_bit at RCC_APB2LPENR.B17;
    const register unsigned short int TIM11LPEN = 18;
    sbit  TIM11LPEN_bit at RCC_APB2LPENR.B18;
    const register unsigned short int DFSDMLPEN = 24;
    sbit  DFSDMLPEN_bit at RCC_APB2LPENR.B24;
    const register unsigned short int USART9LPEN = 6;
    sbit  USART9LPEN_bit at RCC_APB2LPENR.B6;
    const register unsigned short int USART10LPEN = 7;
    sbit  USART10LPEN_bit at RCC_APB2LPENR.B7;
    const register unsigned short int EXTITEN = 15;
    sbit  EXTITEN_bit at RCC_APB2LPENR.B15;
    const register unsigned short int SPI5LPEN = 20;
    sbit  SPI5LPEN_bit at RCC_APB2LPENR.B20;
    const register unsigned short int SAI1LPEN = 22;
    sbit  SAI1LPEN_bit at RCC_APB2LPENR.B22;
    const register unsigned short int DFSDM2LPEN = 25;
    sbit  DFSDM2LPEN_bit at RCC_APB2LPENR.B25;

sfr unsigned long   volatile RCC_BDCR             absolute 0x40023870;
    const register unsigned short int BDRST = 16;
    sbit  BDRST_bit at RCC_BDCR.B16;
    const register unsigned short int RTCEN = 15;
    sbit  RTCEN_bit at RCC_BDCR.B15;
    const register unsigned short int RTCSEL1 = 9;
    sbit  RTCSEL1_bit at RCC_BDCR.B9;
    const register unsigned short int RTCSEL0 = 8;
    sbit  RTCSEL0_bit at RCC_BDCR.B8;
    const register unsigned short int LSEBYP = 2;
    sbit  LSEBYP_bit at RCC_BDCR.B2;
    const register unsigned short int LSERDY = 1;
    sbit  LSERDY_bit at RCC_BDCR.B1;
    const register unsigned short int LSEON = 0;
    sbit  LSEON_bit at RCC_BDCR.B0;
    const register unsigned short int LSEMOD = 3;
    sbit  LSEMOD_bit at RCC_BDCR.B3;

sfr unsigned long   volatile RCC_CSR              absolute 0x40023874;
    const register unsigned short int LPWRRSTF = 31;
    sbit  LPWRRSTF_bit at RCC_CSR.B31;
    const register unsigned short int WWDGRSTF = 30;
    sbit  WWDGRSTF_bit at RCC_CSR.B30;
    const register unsigned short int WDGRSTF = 29;
    sbit  WDGRSTF_bit at RCC_CSR.B29;
    const register unsigned short int SFTRSTF = 28;
    sbit  SFTRSTF_bit at RCC_CSR.B28;
    const register unsigned short int PORRSTF = 27;
    sbit  PORRSTF_bit at RCC_CSR.B27;
    const register unsigned short int PADRSTF = 26;
    sbit  PADRSTF_bit at RCC_CSR.B26;
    const register unsigned short int BORRSTF = 25;
    sbit  BORRSTF_bit at RCC_CSR.B25;
    const register unsigned short int RMVF = 24;
    sbit  RMVF_bit at RCC_CSR.B24;
    const register unsigned short int LSIRDY = 1;
    sbit  LSIRDY_bit at RCC_CSR.B1;
    const register unsigned short int LSION = 0;
    sbit  LSION_bit at RCC_CSR.B0;

sfr unsigned long   volatile RCC_SSCGR            absolute 0x40023880;
    const register unsigned short int SSCGEN = 31;
    sbit  SSCGEN_bit at RCC_SSCGR.B31;
    const register unsigned short int SPREADSEL = 30;
    sbit  SPREADSEL_bit at RCC_SSCGR.B30;
    const register unsigned short int INCSTEP0 = 13;
    sbit  INCSTEP0_bit at RCC_SSCGR.B13;
    const register unsigned short int INCSTEP1 = 14;
    sbit  INCSTEP1_bit at RCC_SSCGR.B14;
    const register unsigned short int INCSTEP2 = 15;
    sbit  INCSTEP2_bit at RCC_SSCGR.B15;
    const register unsigned short int INCSTEP3 = 16;
    sbit  INCSTEP3_bit at RCC_SSCGR.B16;
    const register unsigned short int INCSTEP4 = 17;
    sbit  INCSTEP4_bit at RCC_SSCGR.B17;
    const register unsigned short int INCSTEP5 = 18;
    sbit  INCSTEP5_bit at RCC_SSCGR.B18;
    const register unsigned short int INCSTEP6 = 19;
    sbit  INCSTEP6_bit at RCC_SSCGR.B19;
    const register unsigned short int INCSTEP7 = 20;
    sbit  INCSTEP7_bit at RCC_SSCGR.B20;
    const register unsigned short int INCSTEP8 = 21;
    sbit  INCSTEP8_bit at RCC_SSCGR.B21;
    const register unsigned short int INCSTEP9 = 22;
    sbit  INCSTEP9_bit at RCC_SSCGR.B22;
    const register unsigned short int INCSTEP10 = 23;
    sbit  INCSTEP10_bit at RCC_SSCGR.B23;
    const register unsigned short int INCSTEP11 = 24;
    sbit  INCSTEP11_bit at RCC_SSCGR.B24;
    const register unsigned short int INCSTEP12 = 25;
    sbit  INCSTEP12_bit at RCC_SSCGR.B25;
    const register unsigned short int INCSTEP13 = 26;
    sbit  INCSTEP13_bit at RCC_SSCGR.B26;
    const register unsigned short int INCSTEP14 = 27;
    sbit  INCSTEP14_bit at RCC_SSCGR.B27;
    const register unsigned short int MODPER0 = 0;
    sbit  MODPER0_bit at RCC_SSCGR.B0;
    const register unsigned short int MODPER1 = 1;
    sbit  MODPER1_bit at RCC_SSCGR.B1;
    const register unsigned short int MODPER2 = 2;
    sbit  MODPER2_bit at RCC_SSCGR.B2;
    const register unsigned short int MODPER3 = 3;
    sbit  MODPER3_bit at RCC_SSCGR.B3;
    const register unsigned short int MODPER4 = 4;
    sbit  MODPER4_bit at RCC_SSCGR.B4;
    const register unsigned short int MODPER5 = 5;
    sbit  MODPER5_bit at RCC_SSCGR.B5;
    const register unsigned short int MODPER6 = 6;
    sbit  MODPER6_bit at RCC_SSCGR.B6;
    const register unsigned short int MODPER7 = 7;
    sbit  MODPER7_bit at RCC_SSCGR.B7;
    const register unsigned short int MODPER8 = 8;
    sbit  MODPER8_bit at RCC_SSCGR.B8;
    const register unsigned short int MODPER9 = 9;
    sbit  MODPER9_bit at RCC_SSCGR.B9;
    const register unsigned short int MODPER10 = 10;
    sbit  MODPER10_bit at RCC_SSCGR.B10;
    const register unsigned short int MODPER11 = 11;
    sbit  MODPER11_bit at RCC_SSCGR.B11;
    const register unsigned short int MODPER12 = 12;
    sbit  MODPER12_bit at RCC_SSCGR.B12;

sfr unsigned long   volatile RCC_PLLI2SCFGR       absolute 0x40023884;
    const register unsigned short int PLLI2SR0 = 28;
    sbit  PLLI2SR0_bit at RCC_PLLI2SCFGR.B28;
    const register unsigned short int PLLI2SR1 = 29;
    sbit  PLLI2SR1_bit at RCC_PLLI2SCFGR.B29;
    const register unsigned short int PLLI2SR2 = 30;
    sbit  PLLI2SR2_bit at RCC_PLLI2SCFGR.B30;
    const register unsigned short int PLLI2SN0 = 6;
    sbit  PLLI2SN0_bit at RCC_PLLI2SCFGR.B6;
    const register unsigned short int PLLI2SN1 = 7;
    sbit  PLLI2SN1_bit at RCC_PLLI2SCFGR.B7;
    const register unsigned short int PLLI2SN2 = 8;
    sbit  PLLI2SN2_bit at RCC_PLLI2SCFGR.B8;
    const register unsigned short int PLLI2SN3 = 9;
    sbit  PLLI2SN3_bit at RCC_PLLI2SCFGR.B9;
    const register unsigned short int PLLI2SN4 = 10;
    sbit  PLLI2SN4_bit at RCC_PLLI2SCFGR.B10;
    const register unsigned short int PLLI2SN5 = 11;
    sbit  PLLI2SN5_bit at RCC_PLLI2SCFGR.B11;
    const register unsigned short int PLLI2SN6 = 12;
    sbit  PLLI2SN6_bit at RCC_PLLI2SCFGR.B12;
    const register unsigned short int PLLI2SN7 = 13;
    sbit  PLLI2SN7_bit at RCC_PLLI2SCFGR.B13;
    const register unsigned short int PLLI2SN8 = 14;
    sbit  PLLI2SN8_bit at RCC_PLLI2SCFGR.B14;
    const register unsigned short int PLLI2SM0 = 0;
    sbit  PLLI2SM0_bit at RCC_PLLI2SCFGR.B0;
    const register unsigned short int PLLI2SM1 = 1;
    sbit  PLLI2SM1_bit at RCC_PLLI2SCFGR.B1;
    const register unsigned short int PLLI2SM2 = 2;
    sbit  PLLI2SM2_bit at RCC_PLLI2SCFGR.B2;
    const register unsigned short int PLLI2SM3 = 3;
    sbit  PLLI2SM3_bit at RCC_PLLI2SCFGR.B3;
    const register unsigned short int PLLI2SM4 = 4;
    sbit  PLLI2SM4_bit at RCC_PLLI2SCFGR.B4;
    const register unsigned short int PLLI2SM5 = 5;
    sbit  PLLI2SM5_bit at RCC_PLLI2SCFGR.B5;
    const register unsigned short int PLLI2SSRC = 22;
    sbit  PLLI2SSRC_bit at RCC_PLLI2SCFGR.B22;
    const register unsigned short int PLLI2SQ0 = 24;
    sbit  PLLI2SQ0_bit at RCC_PLLI2SCFGR.B24;
    const register unsigned short int PLLI2SQ1 = 25;
    sbit  PLLI2SQ1_bit at RCC_PLLI2SCFGR.B25;
    const register unsigned short int PLLI2SQ2 = 26;
    sbit  PLLI2SQ2_bit at RCC_PLLI2SCFGR.B26;
    const register unsigned short int PLLI2SQ3 = 27;
    sbit  PLLI2SQ3_bit at RCC_PLLI2SCFGR.B27;

sfr unsigned long   volatile RCC_AHB3RSTR         absolute 0x40023818;
    const register unsigned short int FSMCRST = 0;
    sbit  FSMCRST_bit at RCC_AHB3RSTR.B0;
    const register unsigned short int QSPIRST = 1;
    sbit  QSPIRST_bit at RCC_AHB3RSTR.B1;

sfr unsigned long   volatile RCC_AHB3ENR          absolute 0x40023838;
    const register unsigned short int FSMCEN = 0;
    sbit  FSMCEN_bit at RCC_AHB3ENR.B0;
    const register unsigned short int QSPIEN = 1;
    sbit  QSPIEN_bit at RCC_AHB3ENR.B1;

sfr unsigned long   volatile RCC_AHB3LPENR        absolute 0x40023858;
    sbit  FSMCLPEN_RCC_AHB3LPENR_bit at RCC_AHB3LPENR.B0;
    sbit  QSPILPEN_RCC_AHB3LPENR_bit at RCC_AHB3LPENR.B1;

sfr unsigned long   volatile RCC_DCKCFGR          absolute 0x4002388C;
    const register unsigned short int CKDFSDM1ASEL = 15;
    sbit  CKDFSDM1ASEL_bit at RCC_DCKCFGR.B15;
    const register unsigned short int TIMPRE = 24;
    sbit  TIMPRE_bit at RCC_DCKCFGR.B24;
    const register unsigned short int I2S1SRC0 = 25;
    sbit  I2S1SRC0_bit at RCC_DCKCFGR.B25;
    const register unsigned short int I2S1SRC1 = 26;
    sbit  I2S1SRC1_bit at RCC_DCKCFGR.B26;
    const register unsigned short int I2S2SRC0 = 27;
    sbit  I2S2SRC0_bit at RCC_DCKCFGR.B27;
    const register unsigned short int I2S2SRC1 = 28;
    sbit  I2S2SRC1_bit at RCC_DCKCFGR.B28;
    const register unsigned short int LPTIMER1SEL0 = 30;
    sbit  LPTIMER1SEL0_bit at RCC_DCKCFGR.B30;
    const register unsigned short int LPTIMER1SEL1 = 31;
    sbit  LPTIMER1SEL1_bit at RCC_DCKCFGR.B31;

sfr unsigned long   volatile RCC_CKGATENR         absolute 0x40023890;
    const register unsigned short int AHB2APB1_CKEN = 0;
    sbit  AHB2APB1_CKEN_bit at RCC_CKGATENR.B0;
    const register unsigned short int AHB2APB2_CKEN = 1;
    sbit  AHB2APB2_CKEN_bit at RCC_CKGATENR.B1;
    const register unsigned short int CM4DBG_CKEN = 2;
    sbit  CM4DBG_CKEN_bit at RCC_CKGATENR.B2;
    const register unsigned short int SPARE_CKEN = 3;
    sbit  SPARE_CKEN_bit at RCC_CKGATENR.B3;
    const register unsigned short int SRAM_CKEN = 4;
    sbit  SRAM_CKEN_bit at RCC_CKGATENR.B4;
    const register unsigned short int FLITF_CKEN = 5;
    sbit  FLITF_CKEN_bit at RCC_CKGATENR.B5;
    const register unsigned short int RCC_CKEN = 6;
    sbit  RCC_CKEN_bit at RCC_CKGATENR.B6;
    const register unsigned short int EVTCL_CKEN = 7;
    sbit  EVTCL_CKEN_bit at RCC_CKGATENR.B7;

sfr unsigned long   volatile RCC_DCKCFGR2         absolute 0x40023894;
    const register unsigned short int CKSDIOSEL = 28;
    sbit  CKSDIOSEL_bit at RCC_DCKCFGR2.B28;
    const register unsigned short int CK48MSEL = 27;
    sbit  CK48MSEL_bit at RCC_DCKCFGR2.B27;
    const register unsigned short int I2CFMP1SEL = 22;
    sbit  I2CFMP1SEL_bit at RCC_DCKCFGR2.B22;

sfr unsigned long   volatile RTC_TR               absolute 0x40002800;
    const register unsigned short int PM = 22;
    sbit  PM_bit at RTC_TR.B22;
    sbit  HT0_RTC_TR_bit at RTC_TR.B20;
    sbit  HT1_RTC_TR_bit at RTC_TR.B21;
    const register unsigned short int HU0 = 16;
    sbit  HU0_bit at RTC_TR.B16;
    const register unsigned short int HU1 = 17;
    sbit  HU1_bit at RTC_TR.B17;
    const register unsigned short int HU2 = 18;
    sbit  HU2_bit at RTC_TR.B18;
    const register unsigned short int HU3 = 19;
    sbit  HU3_bit at RTC_TR.B19;
    const register unsigned short int MNT0 = 12;
    sbit  MNT0_bit at RTC_TR.B12;
    const register unsigned short int MNT1 = 13;
    sbit  MNT1_bit at RTC_TR.B13;
    const register unsigned short int MNT2 = 14;
    sbit  MNT2_bit at RTC_TR.B14;
    const register unsigned short int MNU0 = 8;
    sbit  MNU0_bit at RTC_TR.B8;
    const register unsigned short int MNU1 = 9;
    sbit  MNU1_bit at RTC_TR.B9;
    const register unsigned short int MNU2 = 10;
    sbit  MNU2_bit at RTC_TR.B10;
    const register unsigned short int MNU3 = 11;
    sbit  MNU3_bit at RTC_TR.B11;
    const register unsigned short int ST0 = 4;
    sbit  ST0_bit at RTC_TR.B4;
    const register unsigned short int ST1 = 5;
    sbit  ST1_bit at RTC_TR.B5;
    const register unsigned short int ST2 = 6;
    sbit  ST2_bit at RTC_TR.B6;
    const register unsigned short int SU0 = 0;
    sbit  SU0_bit at RTC_TR.B0;
    const register unsigned short int SU1 = 1;
    sbit  SU1_bit at RTC_TR.B1;
    const register unsigned short int SU2 = 2;
    sbit  SU2_bit at RTC_TR.B2;
    const register unsigned short int SU3 = 3;
    sbit  SU3_bit at RTC_TR.B3;

sfr unsigned long   volatile RTC_DR               absolute 0x40002804;
    const register unsigned short int YT0 = 20;
    sbit  YT0_bit at RTC_DR.B20;
    const register unsigned short int YT1 = 21;
    sbit  YT1_bit at RTC_DR.B21;
    const register unsigned short int YT2 = 22;
    sbit  YT2_bit at RTC_DR.B22;
    const register unsigned short int YT3 = 23;
    sbit  YT3_bit at RTC_DR.B23;
    const register unsigned short int YU0 = 16;
    sbit  YU0_bit at RTC_DR.B16;
    const register unsigned short int YU1 = 17;
    sbit  YU1_bit at RTC_DR.B17;
    const register unsigned short int YU2 = 18;
    sbit  YU2_bit at RTC_DR.B18;
    const register unsigned short int YU3 = 19;
    sbit  YU3_bit at RTC_DR.B19;
    const register unsigned short int WDU0 = 13;
    sbit  WDU0_bit at RTC_DR.B13;
    const register unsigned short int WDU1 = 14;
    sbit  WDU1_bit at RTC_DR.B14;
    const register unsigned short int WDU2 = 15;
    sbit  WDU2_bit at RTC_DR.B15;
    const register unsigned short int MT = 12;
    sbit  MT_bit at RTC_DR.B12;
    const register unsigned short int MU0 = 8;
    sbit  MU0_bit at RTC_DR.B8;
    const register unsigned short int MU1 = 9;
    sbit  MU1_bit at RTC_DR.B9;
    const register unsigned short int MU2 = 10;
    sbit  MU2_bit at RTC_DR.B10;
    const register unsigned short int MU3 = 11;
    sbit  MU3_bit at RTC_DR.B11;
    const register unsigned short int DT0 = 4;
    sbit  DT0_bit at RTC_DR.B4;
    const register unsigned short int DT1 = 5;
    sbit  DT1_bit at RTC_DR.B5;
    const register unsigned short int DU0 = 0;
    sbit  DU0_bit at RTC_DR.B0;
    const register unsigned short int DU1 = 1;
    sbit  DU1_bit at RTC_DR.B1;
    const register unsigned short int DU2 = 2;
    sbit  DU2_bit at RTC_DR.B2;
    const register unsigned short int DU3 = 3;
    sbit  DU3_bit at RTC_DR.B3;

sfr unsigned long   volatile RTC_CR               absolute 0x40002808;
    const register unsigned short int COE = 23;
    sbit  COE_bit at RTC_CR.B23;
    const register unsigned short int OSEL0 = 21;
    sbit  OSEL0_bit at RTC_CR.B21;
    const register unsigned short int OSEL1 = 22;
    sbit  OSEL1_bit at RTC_CR.B22;
    const register unsigned short int POL = 20;
    sbit  POL_bit at RTC_CR.B20;
    const register unsigned short int COSEL = 19;
    sbit  COSEL_bit at RTC_CR.B19;
    const register unsigned short int BKP = 18;
    sbit  BKP_bit at RTC_CR.B18;
    const register unsigned short int SUB1H = 17;
    sbit  SUB1H_bit at RTC_CR.B17;
    const register unsigned short int ADD1H = 16;
    sbit  ADD1H_bit at RTC_CR.B16;
    const register unsigned short int TSIE = 15;
    sbit  TSIE_bit at RTC_CR.B15;
    const register unsigned short int WUTIE = 14;
    sbit  WUTIE_bit at RTC_CR.B14;
    const register unsigned short int ALRBIE = 13;
    sbit  ALRBIE_bit at RTC_CR.B13;
    const register unsigned short int ALRAIE = 12;
    sbit  ALRAIE_bit at RTC_CR.B12;
    const register unsigned short int TSE = 11;
    sbit  TSE_bit at RTC_CR.B11;
    const register unsigned short int WUTE = 10;
    sbit  WUTE_bit at RTC_CR.B10;
    const register unsigned short int ALRBE = 9;
    sbit  ALRBE_bit at RTC_CR.B9;
    const register unsigned short int ALRAE = 8;
    sbit  ALRAE_bit at RTC_CR.B8;
    const register unsigned short int DCE = 7;
    sbit  DCE_bit at RTC_CR.B7;
    const register unsigned short int FMT = 6;
    sbit  FMT_bit at RTC_CR.B6;
    const register unsigned short int BYPSHAD = 5;
    sbit  BYPSHAD_bit at RTC_CR.B5;
    const register unsigned short int REFCKON = 4;
    sbit  REFCKON_bit at RTC_CR.B4;
    const register unsigned short int TSEDGE = 3;
    sbit  TSEDGE_bit at RTC_CR.B3;
    const register unsigned short int WCKSEL0 = 0;
    sbit  WCKSEL0_bit at RTC_CR.B0;
    const register unsigned short int WCKSEL1 = 1;
    sbit  WCKSEL1_bit at RTC_CR.B1;
    const register unsigned short int WCKSEL2 = 2;
    sbit  WCKSEL2_bit at RTC_CR.B2;

sfr unsigned long   volatile RTC_ISR              absolute 0x4000280C;
    const register unsigned short int ALRAWF = 0;
    sbit  ALRAWF_bit at RTC_ISR.B0;
    const register unsigned short int ALRBWF = 1;
    sbit  ALRBWF_bit at RTC_ISR.B1;
    const register unsigned short int WUTWF = 2;
    sbit  WUTWF_bit at RTC_ISR.B2;
    const register unsigned short int SHPF = 3;
    sbit  SHPF_bit at RTC_ISR.B3;
    const register unsigned short int INITS = 4;
    sbit  INITS_bit at RTC_ISR.B4;
    const register unsigned short int RSF = 5;
    sbit  RSF_bit at RTC_ISR.B5;
    const register unsigned short int INITF = 6;
    sbit  INITF_bit at RTC_ISR.B6;
    const register unsigned short int INIT = 7;
    sbit  INIT_bit at RTC_ISR.B7;
    const register unsigned short int ALRAF = 8;
    sbit  ALRAF_bit at RTC_ISR.B8;
    const register unsigned short int ALRBF = 9;
    sbit  ALRBF_bit at RTC_ISR.B9;
    const register unsigned short int WUTF = 10;
    sbit  WUTF_bit at RTC_ISR.B10;
    const register unsigned short int TSF = 11;
    sbit  TSF_bit at RTC_ISR.B11;
    const register unsigned short int TSOVF = 12;
    sbit  TSOVF_bit at RTC_ISR.B12;
    const register unsigned short int TAMP1F = 13;
    sbit  TAMP1F_bit at RTC_ISR.B13;
    const register unsigned short int TAMP2F = 14;
    sbit  TAMP2F_bit at RTC_ISR.B14;
    const register unsigned short int RECALPF = 16;
    sbit  RECALPF_bit at RTC_ISR.B16;

sfr unsigned long   volatile RTC_PRER             absolute 0x40002810;
    const register unsigned short int PREDIV_A0 = 16;
    sbit  PREDIV_A0_bit at RTC_PRER.B16;
    const register unsigned short int PREDIV_A1 = 17;
    sbit  PREDIV_A1_bit at RTC_PRER.B17;
    const register unsigned short int PREDIV_A2 = 18;
    sbit  PREDIV_A2_bit at RTC_PRER.B18;
    const register unsigned short int PREDIV_A3 = 19;
    sbit  PREDIV_A3_bit at RTC_PRER.B19;
    const register unsigned short int PREDIV_A4 = 20;
    sbit  PREDIV_A4_bit at RTC_PRER.B20;
    const register unsigned short int PREDIV_A5 = 21;
    sbit  PREDIV_A5_bit at RTC_PRER.B21;
    const register unsigned short int PREDIV_A6 = 22;
    sbit  PREDIV_A6_bit at RTC_PRER.B22;
    const register unsigned short int PREDIV_S0 = 0;
    sbit  PREDIV_S0_bit at RTC_PRER.B0;
    const register unsigned short int PREDIV_S1 = 1;
    sbit  PREDIV_S1_bit at RTC_PRER.B1;
    const register unsigned short int PREDIV_S2 = 2;
    sbit  PREDIV_S2_bit at RTC_PRER.B2;
    const register unsigned short int PREDIV_S3 = 3;
    sbit  PREDIV_S3_bit at RTC_PRER.B3;
    const register unsigned short int PREDIV_S4 = 4;
    sbit  PREDIV_S4_bit at RTC_PRER.B4;
    const register unsigned short int PREDIV_S5 = 5;
    sbit  PREDIV_S5_bit at RTC_PRER.B5;
    const register unsigned short int PREDIV_S6 = 6;
    sbit  PREDIV_S6_bit at RTC_PRER.B6;
    const register unsigned short int PREDIV_S7 = 7;
    sbit  PREDIV_S7_bit at RTC_PRER.B7;
    const register unsigned short int PREDIV_S8 = 8;
    sbit  PREDIV_S8_bit at RTC_PRER.B8;
    const register unsigned short int PREDIV_S9 = 9;
    sbit  PREDIV_S9_bit at RTC_PRER.B9;
    const register unsigned short int PREDIV_S10 = 10;
    sbit  PREDIV_S10_bit at RTC_PRER.B10;
    const register unsigned short int PREDIV_S11 = 11;
    sbit  PREDIV_S11_bit at RTC_PRER.B11;
    const register unsigned short int PREDIV_S12 = 12;
    sbit  PREDIV_S12_bit at RTC_PRER.B12;
    const register unsigned short int PREDIV_S13 = 13;
    sbit  PREDIV_S13_bit at RTC_PRER.B13;
    const register unsigned short int PREDIV_S14 = 14;
    sbit  PREDIV_S14_bit at RTC_PRER.B14;

sfr unsigned long   volatile RTC_WUTR             absolute 0x40002814;
    const register unsigned short int WUT0 = 0;
    sbit  WUT0_bit at RTC_WUTR.B0;
    const register unsigned short int WUT1 = 1;
    sbit  WUT1_bit at RTC_WUTR.B1;
    const register unsigned short int WUT2 = 2;
    sbit  WUT2_bit at RTC_WUTR.B2;
    const register unsigned short int WUT3 = 3;
    sbit  WUT3_bit at RTC_WUTR.B3;
    const register unsigned short int WUT4 = 4;
    sbit  WUT4_bit at RTC_WUTR.B4;
    const register unsigned short int WUT5 = 5;
    sbit  WUT5_bit at RTC_WUTR.B5;
    const register unsigned short int WUT6 = 6;
    sbit  WUT6_bit at RTC_WUTR.B6;
    const register unsigned short int WUT7 = 7;
    sbit  WUT7_bit at RTC_WUTR.B7;
    const register unsigned short int WUT8 = 8;
    sbit  WUT8_bit at RTC_WUTR.B8;
    const register unsigned short int WUT9 = 9;
    sbit  WUT9_bit at RTC_WUTR.B9;
    const register unsigned short int WUT10 = 10;
    sbit  WUT10_bit at RTC_WUTR.B10;
    const register unsigned short int WUT11 = 11;
    sbit  WUT11_bit at RTC_WUTR.B11;
    const register unsigned short int WUT12 = 12;
    sbit  WUT12_bit at RTC_WUTR.B12;
    const register unsigned short int WUT13 = 13;
    sbit  WUT13_bit at RTC_WUTR.B13;
    const register unsigned short int WUT14 = 14;
    sbit  WUT14_bit at RTC_WUTR.B14;
    const register unsigned short int WUT15 = 15;
    sbit  WUT15_bit at RTC_WUTR.B15;

sfr unsigned long   volatile RTC_CALIBR           absolute 0x40002818;
    const register unsigned short int DCS = 7;
    sbit  DCS_bit at RTC_CALIBR.B7;
    const register unsigned short int DC0 = 0;
    sbit  DC0_bit at RTC_CALIBR.B0;
    const register unsigned short int DC1 = 1;
    sbit  DC1_bit at RTC_CALIBR.B1;
    const register unsigned short int DC2 = 2;
    sbit  DC2_bit at RTC_CALIBR.B2;
    const register unsigned short int DC3 = 3;
    sbit  DC3_bit at RTC_CALIBR.B3;
    const register unsigned short int DC4 = 4;
    sbit  DC4_bit at RTC_CALIBR.B4;

sfr unsigned long   volatile RTC_ALRMAR           absolute 0x4000281C;
    const register unsigned short int MSK4 = 31;
    sbit  MSK4_bit at RTC_ALRMAR.B31;
    const register unsigned short int WDSEL = 30;
    sbit  WDSEL_bit at RTC_ALRMAR.B30;
    sbit  DT0_RTC_ALRMAR_bit at RTC_ALRMAR.B28;
    sbit  DT1_RTC_ALRMAR_bit at RTC_ALRMAR.B29;
    sbit  DU0_RTC_ALRMAR_bit at RTC_ALRMAR.B24;
    sbit  DU1_RTC_ALRMAR_bit at RTC_ALRMAR.B25;
    sbit  DU2_RTC_ALRMAR_bit at RTC_ALRMAR.B26;
    sbit  DU3_RTC_ALRMAR_bit at RTC_ALRMAR.B27;
    const register unsigned short int MSK3 = 23;
    sbit  MSK3_bit at RTC_ALRMAR.B23;
    sbit  PM_RTC_ALRMAR_bit at RTC_ALRMAR.B22;
    sbit  HT0_RTC_ALRMAR_bit at RTC_ALRMAR.B20;
    sbit  HT1_RTC_ALRMAR_bit at RTC_ALRMAR.B21;
    sbit  HU0_RTC_ALRMAR_bit at RTC_ALRMAR.B16;
    sbit  HU1_RTC_ALRMAR_bit at RTC_ALRMAR.B17;
    sbit  HU2_RTC_ALRMAR_bit at RTC_ALRMAR.B18;
    sbit  HU3_RTC_ALRMAR_bit at RTC_ALRMAR.B19;
    const register unsigned short int MSK2 = 15;
    sbit  MSK2_bit at RTC_ALRMAR.B15;
    sbit  MNT0_RTC_ALRMAR_bit at RTC_ALRMAR.B12;
    sbit  MNT1_RTC_ALRMAR_bit at RTC_ALRMAR.B13;
    sbit  MNT2_RTC_ALRMAR_bit at RTC_ALRMAR.B14;
    sbit  MNU0_RTC_ALRMAR_bit at RTC_ALRMAR.B8;
    sbit  MNU1_RTC_ALRMAR_bit at RTC_ALRMAR.B9;
    sbit  MNU2_RTC_ALRMAR_bit at RTC_ALRMAR.B10;
    sbit  MNU3_RTC_ALRMAR_bit at RTC_ALRMAR.B11;
    const register unsigned short int MSK1 = 7;
    sbit  MSK1_bit at RTC_ALRMAR.B7;
    sbit  ST0_RTC_ALRMAR_bit at RTC_ALRMAR.B4;
    sbit  ST1_RTC_ALRMAR_bit at RTC_ALRMAR.B5;
    sbit  ST2_RTC_ALRMAR_bit at RTC_ALRMAR.B6;
    sbit  SU0_RTC_ALRMAR_bit at RTC_ALRMAR.B0;
    sbit  SU1_RTC_ALRMAR_bit at RTC_ALRMAR.B1;
    sbit  SU2_RTC_ALRMAR_bit at RTC_ALRMAR.B2;
    sbit  SU3_RTC_ALRMAR_bit at RTC_ALRMAR.B3;

sfr unsigned long   volatile RTC_ALRMBR           absolute 0x40002820;
    sbit  MSK4_RTC_ALRMBR_bit at RTC_ALRMBR.B31;
    sbit  WDSEL_RTC_ALRMBR_bit at RTC_ALRMBR.B30;
    sbit  DT0_RTC_ALRMBR_bit at RTC_ALRMBR.B28;
    sbit  DT1_RTC_ALRMBR_bit at RTC_ALRMBR.B29;
    sbit  DU0_RTC_ALRMBR_bit at RTC_ALRMBR.B24;
    sbit  DU1_RTC_ALRMBR_bit at RTC_ALRMBR.B25;
    sbit  DU2_RTC_ALRMBR_bit at RTC_ALRMBR.B26;
    sbit  DU3_RTC_ALRMBR_bit at RTC_ALRMBR.B27;
    sbit  MSK3_RTC_ALRMBR_bit at RTC_ALRMBR.B23;
    sbit  PM_RTC_ALRMBR_bit at RTC_ALRMBR.B22;
    sbit  HT0_RTC_ALRMBR_bit at RTC_ALRMBR.B20;
    sbit  HT1_RTC_ALRMBR_bit at RTC_ALRMBR.B21;
    sbit  HU0_RTC_ALRMBR_bit at RTC_ALRMBR.B16;
    sbit  HU1_RTC_ALRMBR_bit at RTC_ALRMBR.B17;
    sbit  HU2_RTC_ALRMBR_bit at RTC_ALRMBR.B18;
    sbit  HU3_RTC_ALRMBR_bit at RTC_ALRMBR.B19;
    sbit  MSK2_RTC_ALRMBR_bit at RTC_ALRMBR.B15;
    sbit  MNT0_RTC_ALRMBR_bit at RTC_ALRMBR.B12;
    sbit  MNT1_RTC_ALRMBR_bit at RTC_ALRMBR.B13;
    sbit  MNT2_RTC_ALRMBR_bit at RTC_ALRMBR.B14;
    sbit  MNU0_RTC_ALRMBR_bit at RTC_ALRMBR.B8;
    sbit  MNU1_RTC_ALRMBR_bit at RTC_ALRMBR.B9;
    sbit  MNU2_RTC_ALRMBR_bit at RTC_ALRMBR.B10;
    sbit  MNU3_RTC_ALRMBR_bit at RTC_ALRMBR.B11;
    sbit  MSK1_RTC_ALRMBR_bit at RTC_ALRMBR.B7;
    sbit  ST0_RTC_ALRMBR_bit at RTC_ALRMBR.B4;
    sbit  ST1_RTC_ALRMBR_bit at RTC_ALRMBR.B5;
    sbit  ST2_RTC_ALRMBR_bit at RTC_ALRMBR.B6;
    sbit  SU0_RTC_ALRMBR_bit at RTC_ALRMBR.B0;
    sbit  SU1_RTC_ALRMBR_bit at RTC_ALRMBR.B1;
    sbit  SU2_RTC_ALRMBR_bit at RTC_ALRMBR.B2;
    sbit  SU3_RTC_ALRMBR_bit at RTC_ALRMBR.B3;

sfr unsigned long   volatile RTC_WPR              absolute 0x40002824;
    sbit  KEY0_RTC_WPR_bit at RTC_WPR.B0;
    sbit  KEY1_RTC_WPR_bit at RTC_WPR.B1;
    sbit  KEY2_RTC_WPR_bit at RTC_WPR.B2;
    sbit  KEY3_RTC_WPR_bit at RTC_WPR.B3;
    sbit  KEY4_RTC_WPR_bit at RTC_WPR.B4;
    sbit  KEY5_RTC_WPR_bit at RTC_WPR.B5;
    sbit  KEY6_RTC_WPR_bit at RTC_WPR.B6;
    sbit  KEY7_RTC_WPR_bit at RTC_WPR.B7;

sfr unsigned long   volatile RTC_SSR              absolute 0x40002828;
    const register unsigned short int SS0 = 0;
    sbit  SS0_bit at RTC_SSR.B0;
    const register unsigned short int SS1 = 1;
    sbit  SS1_bit at RTC_SSR.B1;
    const register unsigned short int SS2 = 2;
    sbit  SS2_bit at RTC_SSR.B2;
    const register unsigned short int SS3 = 3;
    sbit  SS3_bit at RTC_SSR.B3;
    const register unsigned short int SS4 = 4;
    sbit  SS4_bit at RTC_SSR.B4;
    const register unsigned short int SS5 = 5;
    sbit  SS5_bit at RTC_SSR.B5;
    const register unsigned short int SS6 = 6;
    sbit  SS6_bit at RTC_SSR.B6;
    const register unsigned short int SS7 = 7;
    sbit  SS7_bit at RTC_SSR.B7;
    const register unsigned short int SS8 = 8;
    sbit  SS8_bit at RTC_SSR.B8;
    const register unsigned short int SS9 = 9;
    sbit  SS9_bit at RTC_SSR.B9;
    const register unsigned short int SS10 = 10;
    sbit  SS10_bit at RTC_SSR.B10;
    const register unsigned short int SS11 = 11;
    sbit  SS11_bit at RTC_SSR.B11;
    const register unsigned short int SS12 = 12;
    sbit  SS12_bit at RTC_SSR.B12;
    const register unsigned short int SS13 = 13;
    sbit  SS13_bit at RTC_SSR.B13;
    const register unsigned short int SS14 = 14;
    sbit  SS14_bit at RTC_SSR.B14;
    const register unsigned short int SS15 = 15;
    sbit  SS15_bit at RTC_SSR.B15;

sfr unsigned long   volatile RTC_SHIFTR           absolute 0x4000282C;
    const register unsigned short int ADD1S = 31;
    sbit  ADD1S_bit at RTC_SHIFTR.B31;
    const register unsigned short int SUBFS0 = 0;
    sbit  SUBFS0_bit at RTC_SHIFTR.B0;
    const register unsigned short int SUBFS1 = 1;
    sbit  SUBFS1_bit at RTC_SHIFTR.B1;
    const register unsigned short int SUBFS2 = 2;
    sbit  SUBFS2_bit at RTC_SHIFTR.B2;
    const register unsigned short int SUBFS3 = 3;
    sbit  SUBFS3_bit at RTC_SHIFTR.B3;
    const register unsigned short int SUBFS4 = 4;
    sbit  SUBFS4_bit at RTC_SHIFTR.B4;
    const register unsigned short int SUBFS5 = 5;
    sbit  SUBFS5_bit at RTC_SHIFTR.B5;
    const register unsigned short int SUBFS6 = 6;
    sbit  SUBFS6_bit at RTC_SHIFTR.B6;
    const register unsigned short int SUBFS7 = 7;
    sbit  SUBFS7_bit at RTC_SHIFTR.B7;
    const register unsigned short int SUBFS8 = 8;
    sbit  SUBFS8_bit at RTC_SHIFTR.B8;
    const register unsigned short int SUBFS9 = 9;
    sbit  SUBFS9_bit at RTC_SHIFTR.B9;
    const register unsigned short int SUBFS10 = 10;
    sbit  SUBFS10_bit at RTC_SHIFTR.B10;
    const register unsigned short int SUBFS11 = 11;
    sbit  SUBFS11_bit at RTC_SHIFTR.B11;
    const register unsigned short int SUBFS12 = 12;
    sbit  SUBFS12_bit at RTC_SHIFTR.B12;
    const register unsigned short int SUBFS13 = 13;
    sbit  SUBFS13_bit at RTC_SHIFTR.B13;
    const register unsigned short int SUBFS14 = 14;
    sbit  SUBFS14_bit at RTC_SHIFTR.B14;

sfr unsigned long   volatile RTC_TSTR             absolute 0x40002830;
    sbit  PM_RTC_TSTR_bit at RTC_TSTR.B22;
    sbit  HT0_RTC_TSTR_bit at RTC_TSTR.B20;
    sbit  HT1_RTC_TSTR_bit at RTC_TSTR.B21;
    sbit  HU0_RTC_TSTR_bit at RTC_TSTR.B16;
    sbit  HU1_RTC_TSTR_bit at RTC_TSTR.B17;
    sbit  HU2_RTC_TSTR_bit at RTC_TSTR.B18;
    sbit  HU3_RTC_TSTR_bit at RTC_TSTR.B19;
    sbit  MNT0_RTC_TSTR_bit at RTC_TSTR.B12;
    sbit  MNT1_RTC_TSTR_bit at RTC_TSTR.B13;
    sbit  MNT2_RTC_TSTR_bit at RTC_TSTR.B14;
    sbit  MNU0_RTC_TSTR_bit at RTC_TSTR.B8;
    sbit  MNU1_RTC_TSTR_bit at RTC_TSTR.B9;
    sbit  MNU2_RTC_TSTR_bit at RTC_TSTR.B10;
    sbit  MNU3_RTC_TSTR_bit at RTC_TSTR.B11;
    sbit  ST0_RTC_TSTR_bit at RTC_TSTR.B4;
    sbit  ST1_RTC_TSTR_bit at RTC_TSTR.B5;
    sbit  ST2_RTC_TSTR_bit at RTC_TSTR.B6;
    sbit  SU0_RTC_TSTR_bit at RTC_TSTR.B0;
    sbit  SU1_RTC_TSTR_bit at RTC_TSTR.B1;
    sbit  SU2_RTC_TSTR_bit at RTC_TSTR.B2;
    sbit  SU3_RTC_TSTR_bit at RTC_TSTR.B3;

sfr unsigned long   volatile RTC_TSDR             absolute 0x40002834;
    sbit  WDU0_RTC_TSDR_bit at RTC_TSDR.B13;
    sbit  WDU1_RTC_TSDR_bit at RTC_TSDR.B14;
    sbit  WDU2_RTC_TSDR_bit at RTC_TSDR.B15;
    sbit  MT_RTC_TSDR_bit at RTC_TSDR.B12;
    sbit  MU0_RTC_TSDR_bit at RTC_TSDR.B8;
    sbit  MU1_RTC_TSDR_bit at RTC_TSDR.B9;
    sbit  MU2_RTC_TSDR_bit at RTC_TSDR.B10;
    sbit  MU3_RTC_TSDR_bit at RTC_TSDR.B11;
    sbit  DT0_RTC_TSDR_bit at RTC_TSDR.B4;
    sbit  DT1_RTC_TSDR_bit at RTC_TSDR.B5;
    sbit  DU0_RTC_TSDR_bit at RTC_TSDR.B0;
    sbit  DU1_RTC_TSDR_bit at RTC_TSDR.B1;
    sbit  DU2_RTC_TSDR_bit at RTC_TSDR.B2;
    sbit  DU3_RTC_TSDR_bit at RTC_TSDR.B3;

sfr unsigned long   volatile RTC_TSSSR            absolute 0x40002838;
    sbit  SS0_RTC_TSSSR_bit at RTC_TSSSR.B0;
    sbit  SS1_RTC_TSSSR_bit at RTC_TSSSR.B1;
    sbit  SS2_RTC_TSSSR_bit at RTC_TSSSR.B2;
    sbit  SS3_RTC_TSSSR_bit at RTC_TSSSR.B3;
    sbit  SS4_RTC_TSSSR_bit at RTC_TSSSR.B4;
    sbit  SS5_RTC_TSSSR_bit at RTC_TSSSR.B5;
    sbit  SS6_RTC_TSSSR_bit at RTC_TSSSR.B6;
    sbit  SS7_RTC_TSSSR_bit at RTC_TSSSR.B7;
    sbit  SS8_RTC_TSSSR_bit at RTC_TSSSR.B8;
    sbit  SS9_RTC_TSSSR_bit at RTC_TSSSR.B9;
    sbit  SS10_RTC_TSSSR_bit at RTC_TSSSR.B10;
    sbit  SS11_RTC_TSSSR_bit at RTC_TSSSR.B11;
    sbit  SS12_RTC_TSSSR_bit at RTC_TSSSR.B12;
    sbit  SS13_RTC_TSSSR_bit at RTC_TSSSR.B13;
    sbit  SS14_RTC_TSSSR_bit at RTC_TSSSR.B14;
    sbit  SS15_RTC_TSSSR_bit at RTC_TSSSR.B15;

sfr unsigned long   volatile RTC_CALR             absolute 0x4000283C;
    const register unsigned short int CALP = 15;
    sbit  CALP_bit at RTC_CALR.B15;
    const register unsigned short int CALW8 = 14;
    sbit  CALW8_bit at RTC_CALR.B14;
    const register unsigned short int CALW16 = 13;
    sbit  CALW16_bit at RTC_CALR.B13;
    const register unsigned short int CALM0 = 0;
    sbit  CALM0_bit at RTC_CALR.B0;
    const register unsigned short int CALM1 = 1;
    sbit  CALM1_bit at RTC_CALR.B1;
    const register unsigned short int CALM2 = 2;
    sbit  CALM2_bit at RTC_CALR.B2;
    const register unsigned short int CALM3 = 3;
    sbit  CALM3_bit at RTC_CALR.B3;
    const register unsigned short int CALM4 = 4;
    sbit  CALM4_bit at RTC_CALR.B4;
    const register unsigned short int CALM5 = 5;
    sbit  CALM5_bit at RTC_CALR.B5;
    const register unsigned short int CALM6 = 6;
    sbit  CALM6_bit at RTC_CALR.B6;
    const register unsigned short int CALM7 = 7;
    sbit  CALM7_bit at RTC_CALR.B7;
    const register unsigned short int CALM8 = 8;
    sbit  CALM8_bit at RTC_CALR.B8;

sfr unsigned long   volatile RTC_TAFCR            absolute 0x40002840;
    const register unsigned short int ALARMOUTTYPE = 18;
    sbit  ALARMOUTTYPE_bit at RTC_TAFCR.B18;
    const register unsigned short int TSINSEL = 17;
    sbit  TSINSEL_bit at RTC_TAFCR.B17;
    const register unsigned short int TAMP1INSEL = 16;
    sbit  TAMP1INSEL_bit at RTC_TAFCR.B16;
    const register unsigned short int TAMPPUDIS = 15;
    sbit  TAMPPUDIS_bit at RTC_TAFCR.B15;
    const register unsigned short int TAMPPRCH0 = 13;
    sbit  TAMPPRCH0_bit at RTC_TAFCR.B13;
    const register unsigned short int TAMPPRCH1 = 14;
    sbit  TAMPPRCH1_bit at RTC_TAFCR.B14;
    const register unsigned short int TAMPFLT0 = 11;
    sbit  TAMPFLT0_bit at RTC_TAFCR.B11;
    const register unsigned short int TAMPFLT1 = 12;
    sbit  TAMPFLT1_bit at RTC_TAFCR.B12;
    const register unsigned short int TAMPFREQ0 = 8;
    sbit  TAMPFREQ0_bit at RTC_TAFCR.B8;
    const register unsigned short int TAMPFREQ1 = 9;
    sbit  TAMPFREQ1_bit at RTC_TAFCR.B9;
    const register unsigned short int TAMPFREQ2 = 10;
    sbit  TAMPFREQ2_bit at RTC_TAFCR.B10;
    const register unsigned short int TAMPTS = 7;
    sbit  TAMPTS_bit at RTC_TAFCR.B7;
    const register unsigned short int TAMP2TRG = 4;
    sbit  TAMP2TRG_bit at RTC_TAFCR.B4;
    const register unsigned short int TAMP2E = 3;
    sbit  TAMP2E_bit at RTC_TAFCR.B3;
    const register unsigned short int TAMPIE = 2;
    sbit  TAMPIE_bit at RTC_TAFCR.B2;
    const register unsigned short int TAMP1TRG = 1;
    sbit  TAMP1TRG_bit at RTC_TAFCR.B1;
    const register unsigned short int TAMP1E = 0;
    sbit  TAMP1E_bit at RTC_TAFCR.B0;

sfr unsigned long   volatile RTC_ALRMASSR         absolute 0x40002844;
    const register unsigned short int MASKSS0 = 24;
    sbit  MASKSS0_bit at RTC_ALRMASSR.B24;
    const register unsigned short int MASKSS1 = 25;
    sbit  MASKSS1_bit at RTC_ALRMASSR.B25;
    const register unsigned short int MASKSS2 = 26;
    sbit  MASKSS2_bit at RTC_ALRMASSR.B26;
    const register unsigned short int MASKSS3 = 27;
    sbit  MASKSS3_bit at RTC_ALRMASSR.B27;
    sbit  SS0_RTC_ALRMASSR_bit at RTC_ALRMASSR.B0;
    sbit  SS1_RTC_ALRMASSR_bit at RTC_ALRMASSR.B1;
    sbit  SS2_RTC_ALRMASSR_bit at RTC_ALRMASSR.B2;
    sbit  SS3_RTC_ALRMASSR_bit at RTC_ALRMASSR.B3;
    sbit  SS4_RTC_ALRMASSR_bit at RTC_ALRMASSR.B4;
    sbit  SS5_RTC_ALRMASSR_bit at RTC_ALRMASSR.B5;
    sbit  SS6_RTC_ALRMASSR_bit at RTC_ALRMASSR.B6;
    sbit  SS7_RTC_ALRMASSR_bit at RTC_ALRMASSR.B7;
    sbit  SS8_RTC_ALRMASSR_bit at RTC_ALRMASSR.B8;
    sbit  SS9_RTC_ALRMASSR_bit at RTC_ALRMASSR.B9;
    sbit  SS10_RTC_ALRMASSR_bit at RTC_ALRMASSR.B10;
    sbit  SS11_RTC_ALRMASSR_bit at RTC_ALRMASSR.B11;
    sbit  SS12_RTC_ALRMASSR_bit at RTC_ALRMASSR.B12;
    sbit  SS13_RTC_ALRMASSR_bit at RTC_ALRMASSR.B13;
    sbit  SS14_RTC_ALRMASSR_bit at RTC_ALRMASSR.B14;

sfr unsigned long   volatile RTC_ALRMBSSR         absolute 0x40002848;
    sbit  MASKSS0_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B24;
    sbit  MASKSS1_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B25;
    sbit  MASKSS2_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B26;
    sbit  MASKSS3_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B27;
    sbit  SS0_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B0;
    sbit  SS1_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B1;
    sbit  SS2_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B2;
    sbit  SS3_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B3;
    sbit  SS4_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B4;
    sbit  SS5_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B5;
    sbit  SS6_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B6;
    sbit  SS7_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B7;
    sbit  SS8_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B8;
    sbit  SS9_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B9;
    sbit  SS10_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B10;
    sbit  SS11_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B11;
    sbit  SS12_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B12;
    sbit  SS13_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B13;
    sbit  SS14_RTC_ALRMBSSR_bit at RTC_ALRMBSSR.B14;

sfr unsigned long   volatile RTC_BKP0R            absolute 0x40002850;
    const register unsigned short int BKP0 = 0;
    sbit  BKP0_bit at RTC_BKP0R.B0;
    const register unsigned short int BKP1 = 1;
    sbit  BKP1_bit at RTC_BKP0R.B1;
    const register unsigned short int BKP2 = 2;
    sbit  BKP2_bit at RTC_BKP0R.B2;
    const register unsigned short int BKP3 = 3;
    sbit  BKP3_bit at RTC_BKP0R.B3;
    const register unsigned short int BKP4 = 4;
    sbit  BKP4_bit at RTC_BKP0R.B4;
    const register unsigned short int BKP5 = 5;
    sbit  BKP5_bit at RTC_BKP0R.B5;
    const register unsigned short int BKP6 = 6;
    sbit  BKP6_bit at RTC_BKP0R.B6;
    const register unsigned short int BKP7 = 7;
    sbit  BKP7_bit at RTC_BKP0R.B7;
    const register unsigned short int BKP8 = 8;
    sbit  BKP8_bit at RTC_BKP0R.B8;
    const register unsigned short int BKP9 = 9;
    sbit  BKP9_bit at RTC_BKP0R.B9;
    const register unsigned short int BKP10 = 10;
    sbit  BKP10_bit at RTC_BKP0R.B10;
    const register unsigned short int BKP11 = 11;
    sbit  BKP11_bit at RTC_BKP0R.B11;
    const register unsigned short int BKP12 = 12;
    sbit  BKP12_bit at RTC_BKP0R.B12;
    const register unsigned short int BKP13 = 13;
    sbit  BKP13_bit at RTC_BKP0R.B13;
    const register unsigned short int BKP14 = 14;
    sbit  BKP14_bit at RTC_BKP0R.B14;
    const register unsigned short int BKP15 = 15;
    sbit  BKP15_bit at RTC_BKP0R.B15;
    const register unsigned short int BKP16 = 16;
    sbit  BKP16_bit at RTC_BKP0R.B16;
    const register unsigned short int BKP17 = 17;
    sbit  BKP17_bit at RTC_BKP0R.B17;
    const register unsigned short int BKP18 = 18;
    sbit  BKP18_bit at RTC_BKP0R.B18;
    const register unsigned short int BKP19 = 19;
    sbit  BKP19_bit at RTC_BKP0R.B19;
    const register unsigned short int BKP20 = 20;
    sbit  BKP20_bit at RTC_BKP0R.B20;
    const register unsigned short int BKP21 = 21;
    sbit  BKP21_bit at RTC_BKP0R.B21;
    const register unsigned short int BKP22 = 22;
    sbit  BKP22_bit at RTC_BKP0R.B22;
    const register unsigned short int BKP23 = 23;
    sbit  BKP23_bit at RTC_BKP0R.B23;
    const register unsigned short int BKP24 = 24;
    sbit  BKP24_bit at RTC_BKP0R.B24;
    const register unsigned short int BKP25 = 25;
    sbit  BKP25_bit at RTC_BKP0R.B25;
    const register unsigned short int BKP26 = 26;
    sbit  BKP26_bit at RTC_BKP0R.B26;
    const register unsigned short int BKP27 = 27;
    sbit  BKP27_bit at RTC_BKP0R.B27;
    const register unsigned short int BKP28 = 28;
    sbit  BKP28_bit at RTC_BKP0R.B28;
    const register unsigned short int BKP29 = 29;
    sbit  BKP29_bit at RTC_BKP0R.B29;
    const register unsigned short int BKP30 = 30;
    sbit  BKP30_bit at RTC_BKP0R.B30;
    const register unsigned short int BKP31 = 31;
    sbit  BKP31_bit at RTC_BKP0R.B31;

sfr unsigned long   volatile RTC_BKP1R            absolute 0x40002854;
    sbit  BKP0_RTC_BKP1R_bit at RTC_BKP1R.B0;
    sbit  BKP1_RTC_BKP1R_bit at RTC_BKP1R.B1;
    sbit  BKP2_RTC_BKP1R_bit at RTC_BKP1R.B2;
    sbit  BKP3_RTC_BKP1R_bit at RTC_BKP1R.B3;
    sbit  BKP4_RTC_BKP1R_bit at RTC_BKP1R.B4;
    sbit  BKP5_RTC_BKP1R_bit at RTC_BKP1R.B5;
    sbit  BKP6_RTC_BKP1R_bit at RTC_BKP1R.B6;
    sbit  BKP7_RTC_BKP1R_bit at RTC_BKP1R.B7;
    sbit  BKP8_RTC_BKP1R_bit at RTC_BKP1R.B8;
    sbit  BKP9_RTC_BKP1R_bit at RTC_BKP1R.B9;
    sbit  BKP10_RTC_BKP1R_bit at RTC_BKP1R.B10;
    sbit  BKP11_RTC_BKP1R_bit at RTC_BKP1R.B11;
    sbit  BKP12_RTC_BKP1R_bit at RTC_BKP1R.B12;
    sbit  BKP13_RTC_BKP1R_bit at RTC_BKP1R.B13;
    sbit  BKP14_RTC_BKP1R_bit at RTC_BKP1R.B14;
    sbit  BKP15_RTC_BKP1R_bit at RTC_BKP1R.B15;
    sbit  BKP16_RTC_BKP1R_bit at RTC_BKP1R.B16;
    sbit  BKP17_RTC_BKP1R_bit at RTC_BKP1R.B17;
    sbit  BKP18_RTC_BKP1R_bit at RTC_BKP1R.B18;
    sbit  BKP19_RTC_BKP1R_bit at RTC_BKP1R.B19;
    sbit  BKP20_RTC_BKP1R_bit at RTC_BKP1R.B20;
    sbit  BKP21_RTC_BKP1R_bit at RTC_BKP1R.B21;
    sbit  BKP22_RTC_BKP1R_bit at RTC_BKP1R.B22;
    sbit  BKP23_RTC_BKP1R_bit at RTC_BKP1R.B23;
    sbit  BKP24_RTC_BKP1R_bit at RTC_BKP1R.B24;
    sbit  BKP25_RTC_BKP1R_bit at RTC_BKP1R.B25;
    sbit  BKP26_RTC_BKP1R_bit at RTC_BKP1R.B26;
    sbit  BKP27_RTC_BKP1R_bit at RTC_BKP1R.B27;
    sbit  BKP28_RTC_BKP1R_bit at RTC_BKP1R.B28;
    sbit  BKP29_RTC_BKP1R_bit at RTC_BKP1R.B29;
    sbit  BKP30_RTC_BKP1R_bit at RTC_BKP1R.B30;
    sbit  BKP31_RTC_BKP1R_bit at RTC_BKP1R.B31;

sfr unsigned long   volatile RTC_BKP2R            absolute 0x40002858;
    sbit  BKP0_RTC_BKP2R_bit at RTC_BKP2R.B0;
    sbit  BKP1_RTC_BKP2R_bit at RTC_BKP2R.B1;
    sbit  BKP2_RTC_BKP2R_bit at RTC_BKP2R.B2;
    sbit  BKP3_RTC_BKP2R_bit at RTC_BKP2R.B3;
    sbit  BKP4_RTC_BKP2R_bit at RTC_BKP2R.B4;
    sbit  BKP5_RTC_BKP2R_bit at RTC_BKP2R.B5;
    sbit  BKP6_RTC_BKP2R_bit at RTC_BKP2R.B6;
    sbit  BKP7_RTC_BKP2R_bit at RTC_BKP2R.B7;
    sbit  BKP8_RTC_BKP2R_bit at RTC_BKP2R.B8;
    sbit  BKP9_RTC_BKP2R_bit at RTC_BKP2R.B9;
    sbit  BKP10_RTC_BKP2R_bit at RTC_BKP2R.B10;
    sbit  BKP11_RTC_BKP2R_bit at RTC_BKP2R.B11;
    sbit  BKP12_RTC_BKP2R_bit at RTC_BKP2R.B12;
    sbit  BKP13_RTC_BKP2R_bit at RTC_BKP2R.B13;
    sbit  BKP14_RTC_BKP2R_bit at RTC_BKP2R.B14;
    sbit  BKP15_RTC_BKP2R_bit at RTC_BKP2R.B15;
    sbit  BKP16_RTC_BKP2R_bit at RTC_BKP2R.B16;
    sbit  BKP17_RTC_BKP2R_bit at RTC_BKP2R.B17;
    sbit  BKP18_RTC_BKP2R_bit at RTC_BKP2R.B18;
    sbit  BKP19_RTC_BKP2R_bit at RTC_BKP2R.B19;
    sbit  BKP20_RTC_BKP2R_bit at RTC_BKP2R.B20;
    sbit  BKP21_RTC_BKP2R_bit at RTC_BKP2R.B21;
    sbit  BKP22_RTC_BKP2R_bit at RTC_BKP2R.B22;
    sbit  BKP23_RTC_BKP2R_bit at RTC_BKP2R.B23;
    sbit  BKP24_RTC_BKP2R_bit at RTC_BKP2R.B24;
    sbit  BKP25_RTC_BKP2R_bit at RTC_BKP2R.B25;
    sbit  BKP26_RTC_BKP2R_bit at RTC_BKP2R.B26;
    sbit  BKP27_RTC_BKP2R_bit at RTC_BKP2R.B27;
    sbit  BKP28_RTC_BKP2R_bit at RTC_BKP2R.B28;
    sbit  BKP29_RTC_BKP2R_bit at RTC_BKP2R.B29;
    sbit  BKP30_RTC_BKP2R_bit at RTC_BKP2R.B30;
    sbit  BKP31_RTC_BKP2R_bit at RTC_BKP2R.B31;

sfr unsigned long   volatile RTC_BKP3R            absolute 0x4000285C;
    sbit  BKP0_RTC_BKP3R_bit at RTC_BKP3R.B0;
    sbit  BKP1_RTC_BKP3R_bit at RTC_BKP3R.B1;
    sbit  BKP2_RTC_BKP3R_bit at RTC_BKP3R.B2;
    sbit  BKP3_RTC_BKP3R_bit at RTC_BKP3R.B3;
    sbit  BKP4_RTC_BKP3R_bit at RTC_BKP3R.B4;
    sbit  BKP5_RTC_BKP3R_bit at RTC_BKP3R.B5;
    sbit  BKP6_RTC_BKP3R_bit at RTC_BKP3R.B6;
    sbit  BKP7_RTC_BKP3R_bit at RTC_BKP3R.B7;
    sbit  BKP8_RTC_BKP3R_bit at RTC_BKP3R.B8;
    sbit  BKP9_RTC_BKP3R_bit at RTC_BKP3R.B9;
    sbit  BKP10_RTC_BKP3R_bit at RTC_BKP3R.B10;
    sbit  BKP11_RTC_BKP3R_bit at RTC_BKP3R.B11;
    sbit  BKP12_RTC_BKP3R_bit at RTC_BKP3R.B12;
    sbit  BKP13_RTC_BKP3R_bit at RTC_BKP3R.B13;
    sbit  BKP14_RTC_BKP3R_bit at RTC_BKP3R.B14;
    sbit  BKP15_RTC_BKP3R_bit at RTC_BKP3R.B15;
    sbit  BKP16_RTC_BKP3R_bit at RTC_BKP3R.B16;
    sbit  BKP17_RTC_BKP3R_bit at RTC_BKP3R.B17;
    sbit  BKP18_RTC_BKP3R_bit at RTC_BKP3R.B18;
    sbit  BKP19_RTC_BKP3R_bit at RTC_BKP3R.B19;
    sbit  BKP20_RTC_BKP3R_bit at RTC_BKP3R.B20;
    sbit  BKP21_RTC_BKP3R_bit at RTC_BKP3R.B21;
    sbit  BKP22_RTC_BKP3R_bit at RTC_BKP3R.B22;
    sbit  BKP23_RTC_BKP3R_bit at RTC_BKP3R.B23;
    sbit  BKP24_RTC_BKP3R_bit at RTC_BKP3R.B24;
    sbit  BKP25_RTC_BKP3R_bit at RTC_BKP3R.B25;
    sbit  BKP26_RTC_BKP3R_bit at RTC_BKP3R.B26;
    sbit  BKP27_RTC_BKP3R_bit at RTC_BKP3R.B27;
    sbit  BKP28_RTC_BKP3R_bit at RTC_BKP3R.B28;
    sbit  BKP29_RTC_BKP3R_bit at RTC_BKP3R.B29;
    sbit  BKP30_RTC_BKP3R_bit at RTC_BKP3R.B30;
    sbit  BKP31_RTC_BKP3R_bit at RTC_BKP3R.B31;

sfr unsigned long   volatile RTC_BKP4R            absolute 0x40002860;
    sbit  BKP0_RTC_BKP4R_bit at RTC_BKP4R.B0;
    sbit  BKP1_RTC_BKP4R_bit at RTC_BKP4R.B1;
    sbit  BKP2_RTC_BKP4R_bit at RTC_BKP4R.B2;
    sbit  BKP3_RTC_BKP4R_bit at RTC_BKP4R.B3;
    sbit  BKP4_RTC_BKP4R_bit at RTC_BKP4R.B4;
    sbit  BKP5_RTC_BKP4R_bit at RTC_BKP4R.B5;
    sbit  BKP6_RTC_BKP4R_bit at RTC_BKP4R.B6;
    sbit  BKP7_RTC_BKP4R_bit at RTC_BKP4R.B7;
    sbit  BKP8_RTC_BKP4R_bit at RTC_BKP4R.B8;
    sbit  BKP9_RTC_BKP4R_bit at RTC_BKP4R.B9;
    sbit  BKP10_RTC_BKP4R_bit at RTC_BKP4R.B10;
    sbit  BKP11_RTC_BKP4R_bit at RTC_BKP4R.B11;
    sbit  BKP12_RTC_BKP4R_bit at RTC_BKP4R.B12;
    sbit  BKP13_RTC_BKP4R_bit at RTC_BKP4R.B13;
    sbit  BKP14_RTC_BKP4R_bit at RTC_BKP4R.B14;
    sbit  BKP15_RTC_BKP4R_bit at RTC_BKP4R.B15;
    sbit  BKP16_RTC_BKP4R_bit at RTC_BKP4R.B16;
    sbit  BKP17_RTC_BKP4R_bit at RTC_BKP4R.B17;
    sbit  BKP18_RTC_BKP4R_bit at RTC_BKP4R.B18;
    sbit  BKP19_RTC_BKP4R_bit at RTC_BKP4R.B19;
    sbit  BKP20_RTC_BKP4R_bit at RTC_BKP4R.B20;
    sbit  BKP21_RTC_BKP4R_bit at RTC_BKP4R.B21;
    sbit  BKP22_RTC_BKP4R_bit at RTC_BKP4R.B22;
    sbit  BKP23_RTC_BKP4R_bit at RTC_BKP4R.B23;
    sbit  BKP24_RTC_BKP4R_bit at RTC_BKP4R.B24;
    sbit  BKP25_RTC_BKP4R_bit at RTC_BKP4R.B25;
    sbit  BKP26_RTC_BKP4R_bit at RTC_BKP4R.B26;
    sbit  BKP27_RTC_BKP4R_bit at RTC_BKP4R.B27;
    sbit  BKP28_RTC_BKP4R_bit at RTC_BKP4R.B28;
    sbit  BKP29_RTC_BKP4R_bit at RTC_BKP4R.B29;
    sbit  BKP30_RTC_BKP4R_bit at RTC_BKP4R.B30;
    sbit  BKP31_RTC_BKP4R_bit at RTC_BKP4R.B31;

sfr unsigned long   volatile RTC_BKP5R            absolute 0x40002864;
    sbit  BKP0_RTC_BKP5R_bit at RTC_BKP5R.B0;
    sbit  BKP1_RTC_BKP5R_bit at RTC_BKP5R.B1;
    sbit  BKP2_RTC_BKP5R_bit at RTC_BKP5R.B2;
    sbit  BKP3_RTC_BKP5R_bit at RTC_BKP5R.B3;
    sbit  BKP4_RTC_BKP5R_bit at RTC_BKP5R.B4;
    sbit  BKP5_RTC_BKP5R_bit at RTC_BKP5R.B5;
    sbit  BKP6_RTC_BKP5R_bit at RTC_BKP5R.B6;
    sbit  BKP7_RTC_BKP5R_bit at RTC_BKP5R.B7;
    sbit  BKP8_RTC_BKP5R_bit at RTC_BKP5R.B8;
    sbit  BKP9_RTC_BKP5R_bit at RTC_BKP5R.B9;
    sbit  BKP10_RTC_BKP5R_bit at RTC_BKP5R.B10;
    sbit  BKP11_RTC_BKP5R_bit at RTC_BKP5R.B11;
    sbit  BKP12_RTC_BKP5R_bit at RTC_BKP5R.B12;
    sbit  BKP13_RTC_BKP5R_bit at RTC_BKP5R.B13;
    sbit  BKP14_RTC_BKP5R_bit at RTC_BKP5R.B14;
    sbit  BKP15_RTC_BKP5R_bit at RTC_BKP5R.B15;
    sbit  BKP16_RTC_BKP5R_bit at RTC_BKP5R.B16;
    sbit  BKP17_RTC_BKP5R_bit at RTC_BKP5R.B17;
    sbit  BKP18_RTC_BKP5R_bit at RTC_BKP5R.B18;
    sbit  BKP19_RTC_BKP5R_bit at RTC_BKP5R.B19;
    sbit  BKP20_RTC_BKP5R_bit at RTC_BKP5R.B20;
    sbit  BKP21_RTC_BKP5R_bit at RTC_BKP5R.B21;
    sbit  BKP22_RTC_BKP5R_bit at RTC_BKP5R.B22;
    sbit  BKP23_RTC_BKP5R_bit at RTC_BKP5R.B23;
    sbit  BKP24_RTC_BKP5R_bit at RTC_BKP5R.B24;
    sbit  BKP25_RTC_BKP5R_bit at RTC_BKP5R.B25;
    sbit  BKP26_RTC_BKP5R_bit at RTC_BKP5R.B26;
    sbit  BKP27_RTC_BKP5R_bit at RTC_BKP5R.B27;
    sbit  BKP28_RTC_BKP5R_bit at RTC_BKP5R.B28;
    sbit  BKP29_RTC_BKP5R_bit at RTC_BKP5R.B29;
    sbit  BKP30_RTC_BKP5R_bit at RTC_BKP5R.B30;
    sbit  BKP31_RTC_BKP5R_bit at RTC_BKP5R.B31;

sfr unsigned long   volatile RTC_BKP6R            absolute 0x40002868;
    sbit  BKP0_RTC_BKP6R_bit at RTC_BKP6R.B0;
    sbit  BKP1_RTC_BKP6R_bit at RTC_BKP6R.B1;
    sbit  BKP2_RTC_BKP6R_bit at RTC_BKP6R.B2;
    sbit  BKP3_RTC_BKP6R_bit at RTC_BKP6R.B3;
    sbit  BKP4_RTC_BKP6R_bit at RTC_BKP6R.B4;
    sbit  BKP5_RTC_BKP6R_bit at RTC_BKP6R.B5;
    sbit  BKP6_RTC_BKP6R_bit at RTC_BKP6R.B6;
    sbit  BKP7_RTC_BKP6R_bit at RTC_BKP6R.B7;
    sbit  BKP8_RTC_BKP6R_bit at RTC_BKP6R.B8;
    sbit  BKP9_RTC_BKP6R_bit at RTC_BKP6R.B9;
    sbit  BKP10_RTC_BKP6R_bit at RTC_BKP6R.B10;
    sbit  BKP11_RTC_BKP6R_bit at RTC_BKP6R.B11;
    sbit  BKP12_RTC_BKP6R_bit at RTC_BKP6R.B12;
    sbit  BKP13_RTC_BKP6R_bit at RTC_BKP6R.B13;
    sbit  BKP14_RTC_BKP6R_bit at RTC_BKP6R.B14;
    sbit  BKP15_RTC_BKP6R_bit at RTC_BKP6R.B15;
    sbit  BKP16_RTC_BKP6R_bit at RTC_BKP6R.B16;
    sbit  BKP17_RTC_BKP6R_bit at RTC_BKP6R.B17;
    sbit  BKP18_RTC_BKP6R_bit at RTC_BKP6R.B18;
    sbit  BKP19_RTC_BKP6R_bit at RTC_BKP6R.B19;
    sbit  BKP20_RTC_BKP6R_bit at RTC_BKP6R.B20;
    sbit  BKP21_RTC_BKP6R_bit at RTC_BKP6R.B21;
    sbit  BKP22_RTC_BKP6R_bit at RTC_BKP6R.B22;
    sbit  BKP23_RTC_BKP6R_bit at RTC_BKP6R.B23;
    sbit  BKP24_RTC_BKP6R_bit at RTC_BKP6R.B24;
    sbit  BKP25_RTC_BKP6R_bit at RTC_BKP6R.B25;
    sbit  BKP26_RTC_BKP6R_bit at RTC_BKP6R.B26;
    sbit  BKP27_RTC_BKP6R_bit at RTC_BKP6R.B27;
    sbit  BKP28_RTC_BKP6R_bit at RTC_BKP6R.B28;
    sbit  BKP29_RTC_BKP6R_bit at RTC_BKP6R.B29;
    sbit  BKP30_RTC_BKP6R_bit at RTC_BKP6R.B30;
    sbit  BKP31_RTC_BKP6R_bit at RTC_BKP6R.B31;

sfr unsigned long   volatile RTC_BKP7R            absolute 0x4000286C;
    sbit  BKP0_RTC_BKP7R_bit at RTC_BKP7R.B0;
    sbit  BKP1_RTC_BKP7R_bit at RTC_BKP7R.B1;
    sbit  BKP2_RTC_BKP7R_bit at RTC_BKP7R.B2;
    sbit  BKP3_RTC_BKP7R_bit at RTC_BKP7R.B3;
    sbit  BKP4_RTC_BKP7R_bit at RTC_BKP7R.B4;
    sbit  BKP5_RTC_BKP7R_bit at RTC_BKP7R.B5;
    sbit  BKP6_RTC_BKP7R_bit at RTC_BKP7R.B6;
    sbit  BKP7_RTC_BKP7R_bit at RTC_BKP7R.B7;
    sbit  BKP8_RTC_BKP7R_bit at RTC_BKP7R.B8;
    sbit  BKP9_RTC_BKP7R_bit at RTC_BKP7R.B9;
    sbit  BKP10_RTC_BKP7R_bit at RTC_BKP7R.B10;
    sbit  BKP11_RTC_BKP7R_bit at RTC_BKP7R.B11;
    sbit  BKP12_RTC_BKP7R_bit at RTC_BKP7R.B12;
    sbit  BKP13_RTC_BKP7R_bit at RTC_BKP7R.B13;
    sbit  BKP14_RTC_BKP7R_bit at RTC_BKP7R.B14;
    sbit  BKP15_RTC_BKP7R_bit at RTC_BKP7R.B15;
    sbit  BKP16_RTC_BKP7R_bit at RTC_BKP7R.B16;
    sbit  BKP17_RTC_BKP7R_bit at RTC_BKP7R.B17;
    sbit  BKP18_RTC_BKP7R_bit at RTC_BKP7R.B18;
    sbit  BKP19_RTC_BKP7R_bit at RTC_BKP7R.B19;
    sbit  BKP20_RTC_BKP7R_bit at RTC_BKP7R.B20;
    sbit  BKP21_RTC_BKP7R_bit at RTC_BKP7R.B21;
    sbit  BKP22_RTC_BKP7R_bit at RTC_BKP7R.B22;
    sbit  BKP23_RTC_BKP7R_bit at RTC_BKP7R.B23;
    sbit  BKP24_RTC_BKP7R_bit at RTC_BKP7R.B24;
    sbit  BKP25_RTC_BKP7R_bit at RTC_BKP7R.B25;
    sbit  BKP26_RTC_BKP7R_bit at RTC_BKP7R.B26;
    sbit  BKP27_RTC_BKP7R_bit at RTC_BKP7R.B27;
    sbit  BKP28_RTC_BKP7R_bit at RTC_BKP7R.B28;
    sbit  BKP29_RTC_BKP7R_bit at RTC_BKP7R.B29;
    sbit  BKP30_RTC_BKP7R_bit at RTC_BKP7R.B30;
    sbit  BKP31_RTC_BKP7R_bit at RTC_BKP7R.B31;

sfr unsigned long   volatile RTC_BKP8R            absolute 0x40002870;
    sbit  BKP0_RTC_BKP8R_bit at RTC_BKP8R.B0;
    sbit  BKP1_RTC_BKP8R_bit at RTC_BKP8R.B1;
    sbit  BKP2_RTC_BKP8R_bit at RTC_BKP8R.B2;
    sbit  BKP3_RTC_BKP8R_bit at RTC_BKP8R.B3;
    sbit  BKP4_RTC_BKP8R_bit at RTC_BKP8R.B4;
    sbit  BKP5_RTC_BKP8R_bit at RTC_BKP8R.B5;
    sbit  BKP6_RTC_BKP8R_bit at RTC_BKP8R.B6;
    sbit  BKP7_RTC_BKP8R_bit at RTC_BKP8R.B7;
    sbit  BKP8_RTC_BKP8R_bit at RTC_BKP8R.B8;
    sbit  BKP9_RTC_BKP8R_bit at RTC_BKP8R.B9;
    sbit  BKP10_RTC_BKP8R_bit at RTC_BKP8R.B10;
    sbit  BKP11_RTC_BKP8R_bit at RTC_BKP8R.B11;
    sbit  BKP12_RTC_BKP8R_bit at RTC_BKP8R.B12;
    sbit  BKP13_RTC_BKP8R_bit at RTC_BKP8R.B13;
    sbit  BKP14_RTC_BKP8R_bit at RTC_BKP8R.B14;
    sbit  BKP15_RTC_BKP8R_bit at RTC_BKP8R.B15;
    sbit  BKP16_RTC_BKP8R_bit at RTC_BKP8R.B16;
    sbit  BKP17_RTC_BKP8R_bit at RTC_BKP8R.B17;
    sbit  BKP18_RTC_BKP8R_bit at RTC_BKP8R.B18;
    sbit  BKP19_RTC_BKP8R_bit at RTC_BKP8R.B19;
    sbit  BKP20_RTC_BKP8R_bit at RTC_BKP8R.B20;
    sbit  BKP21_RTC_BKP8R_bit at RTC_BKP8R.B21;
    sbit  BKP22_RTC_BKP8R_bit at RTC_BKP8R.B22;
    sbit  BKP23_RTC_BKP8R_bit at RTC_BKP8R.B23;
    sbit  BKP24_RTC_BKP8R_bit at RTC_BKP8R.B24;
    sbit  BKP25_RTC_BKP8R_bit at RTC_BKP8R.B25;
    sbit  BKP26_RTC_BKP8R_bit at RTC_BKP8R.B26;
    sbit  BKP27_RTC_BKP8R_bit at RTC_BKP8R.B27;
    sbit  BKP28_RTC_BKP8R_bit at RTC_BKP8R.B28;
    sbit  BKP29_RTC_BKP8R_bit at RTC_BKP8R.B29;
    sbit  BKP30_RTC_BKP8R_bit at RTC_BKP8R.B30;
    sbit  BKP31_RTC_BKP8R_bit at RTC_BKP8R.B31;

sfr unsigned long   volatile RTC_BKP9R            absolute 0x40002874;
    sbit  BKP0_RTC_BKP9R_bit at RTC_BKP9R.B0;
    sbit  BKP1_RTC_BKP9R_bit at RTC_BKP9R.B1;
    sbit  BKP2_RTC_BKP9R_bit at RTC_BKP9R.B2;
    sbit  BKP3_RTC_BKP9R_bit at RTC_BKP9R.B3;
    sbit  BKP4_RTC_BKP9R_bit at RTC_BKP9R.B4;
    sbit  BKP5_RTC_BKP9R_bit at RTC_BKP9R.B5;
    sbit  BKP6_RTC_BKP9R_bit at RTC_BKP9R.B6;
    sbit  BKP7_RTC_BKP9R_bit at RTC_BKP9R.B7;
    sbit  BKP8_RTC_BKP9R_bit at RTC_BKP9R.B8;
    sbit  BKP9_RTC_BKP9R_bit at RTC_BKP9R.B9;
    sbit  BKP10_RTC_BKP9R_bit at RTC_BKP9R.B10;
    sbit  BKP11_RTC_BKP9R_bit at RTC_BKP9R.B11;
    sbit  BKP12_RTC_BKP9R_bit at RTC_BKP9R.B12;
    sbit  BKP13_RTC_BKP9R_bit at RTC_BKP9R.B13;
    sbit  BKP14_RTC_BKP9R_bit at RTC_BKP9R.B14;
    sbit  BKP15_RTC_BKP9R_bit at RTC_BKP9R.B15;
    sbit  BKP16_RTC_BKP9R_bit at RTC_BKP9R.B16;
    sbit  BKP17_RTC_BKP9R_bit at RTC_BKP9R.B17;
    sbit  BKP18_RTC_BKP9R_bit at RTC_BKP9R.B18;
    sbit  BKP19_RTC_BKP9R_bit at RTC_BKP9R.B19;
    sbit  BKP20_RTC_BKP9R_bit at RTC_BKP9R.B20;
    sbit  BKP21_RTC_BKP9R_bit at RTC_BKP9R.B21;
    sbit  BKP22_RTC_BKP9R_bit at RTC_BKP9R.B22;
    sbit  BKP23_RTC_BKP9R_bit at RTC_BKP9R.B23;
    sbit  BKP24_RTC_BKP9R_bit at RTC_BKP9R.B24;
    sbit  BKP25_RTC_BKP9R_bit at RTC_BKP9R.B25;
    sbit  BKP26_RTC_BKP9R_bit at RTC_BKP9R.B26;
    sbit  BKP27_RTC_BKP9R_bit at RTC_BKP9R.B27;
    sbit  BKP28_RTC_BKP9R_bit at RTC_BKP9R.B28;
    sbit  BKP29_RTC_BKP9R_bit at RTC_BKP9R.B29;
    sbit  BKP30_RTC_BKP9R_bit at RTC_BKP9R.B30;
    sbit  BKP31_RTC_BKP9R_bit at RTC_BKP9R.B31;

sfr unsigned long   volatile RTC_BKP10R           absolute 0x40002878;
    sbit  BKP0_RTC_BKP10R_bit at RTC_BKP10R.B0;
    sbit  BKP1_RTC_BKP10R_bit at RTC_BKP10R.B1;
    sbit  BKP2_RTC_BKP10R_bit at RTC_BKP10R.B2;
    sbit  BKP3_RTC_BKP10R_bit at RTC_BKP10R.B3;
    sbit  BKP4_RTC_BKP10R_bit at RTC_BKP10R.B4;
    sbit  BKP5_RTC_BKP10R_bit at RTC_BKP10R.B5;
    sbit  BKP6_RTC_BKP10R_bit at RTC_BKP10R.B6;
    sbit  BKP7_RTC_BKP10R_bit at RTC_BKP10R.B7;
    sbit  BKP8_RTC_BKP10R_bit at RTC_BKP10R.B8;
    sbit  BKP9_RTC_BKP10R_bit at RTC_BKP10R.B9;
    sbit  BKP10_RTC_BKP10R_bit at RTC_BKP10R.B10;
    sbit  BKP11_RTC_BKP10R_bit at RTC_BKP10R.B11;
    sbit  BKP12_RTC_BKP10R_bit at RTC_BKP10R.B12;
    sbit  BKP13_RTC_BKP10R_bit at RTC_BKP10R.B13;
    sbit  BKP14_RTC_BKP10R_bit at RTC_BKP10R.B14;
    sbit  BKP15_RTC_BKP10R_bit at RTC_BKP10R.B15;
    sbit  BKP16_RTC_BKP10R_bit at RTC_BKP10R.B16;
    sbit  BKP17_RTC_BKP10R_bit at RTC_BKP10R.B17;
    sbit  BKP18_RTC_BKP10R_bit at RTC_BKP10R.B18;
    sbit  BKP19_RTC_BKP10R_bit at RTC_BKP10R.B19;
    sbit  BKP20_RTC_BKP10R_bit at RTC_BKP10R.B20;
    sbit  BKP21_RTC_BKP10R_bit at RTC_BKP10R.B21;
    sbit  BKP22_RTC_BKP10R_bit at RTC_BKP10R.B22;
    sbit  BKP23_RTC_BKP10R_bit at RTC_BKP10R.B23;
    sbit  BKP24_RTC_BKP10R_bit at RTC_BKP10R.B24;
    sbit  BKP25_RTC_BKP10R_bit at RTC_BKP10R.B25;
    sbit  BKP26_RTC_BKP10R_bit at RTC_BKP10R.B26;
    sbit  BKP27_RTC_BKP10R_bit at RTC_BKP10R.B27;
    sbit  BKP28_RTC_BKP10R_bit at RTC_BKP10R.B28;
    sbit  BKP29_RTC_BKP10R_bit at RTC_BKP10R.B29;
    sbit  BKP30_RTC_BKP10R_bit at RTC_BKP10R.B30;
    sbit  BKP31_RTC_BKP10R_bit at RTC_BKP10R.B31;

sfr unsigned long   volatile RTC_BKP11R           absolute 0x4000287C;
    sbit  BKP0_RTC_BKP11R_bit at RTC_BKP11R.B0;
    sbit  BKP1_RTC_BKP11R_bit at RTC_BKP11R.B1;
    sbit  BKP2_RTC_BKP11R_bit at RTC_BKP11R.B2;
    sbit  BKP3_RTC_BKP11R_bit at RTC_BKP11R.B3;
    sbit  BKP4_RTC_BKP11R_bit at RTC_BKP11R.B4;
    sbit  BKP5_RTC_BKP11R_bit at RTC_BKP11R.B5;
    sbit  BKP6_RTC_BKP11R_bit at RTC_BKP11R.B6;
    sbit  BKP7_RTC_BKP11R_bit at RTC_BKP11R.B7;
    sbit  BKP8_RTC_BKP11R_bit at RTC_BKP11R.B8;
    sbit  BKP9_RTC_BKP11R_bit at RTC_BKP11R.B9;
    sbit  BKP10_RTC_BKP11R_bit at RTC_BKP11R.B10;
    sbit  BKP11_RTC_BKP11R_bit at RTC_BKP11R.B11;
    sbit  BKP12_RTC_BKP11R_bit at RTC_BKP11R.B12;
    sbit  BKP13_RTC_BKP11R_bit at RTC_BKP11R.B13;
    sbit  BKP14_RTC_BKP11R_bit at RTC_BKP11R.B14;
    sbit  BKP15_RTC_BKP11R_bit at RTC_BKP11R.B15;
    sbit  BKP16_RTC_BKP11R_bit at RTC_BKP11R.B16;
    sbit  BKP17_RTC_BKP11R_bit at RTC_BKP11R.B17;
    sbit  BKP18_RTC_BKP11R_bit at RTC_BKP11R.B18;
    sbit  BKP19_RTC_BKP11R_bit at RTC_BKP11R.B19;
    sbit  BKP20_RTC_BKP11R_bit at RTC_BKP11R.B20;
    sbit  BKP21_RTC_BKP11R_bit at RTC_BKP11R.B21;
    sbit  BKP22_RTC_BKP11R_bit at RTC_BKP11R.B22;
    sbit  BKP23_RTC_BKP11R_bit at RTC_BKP11R.B23;
    sbit  BKP24_RTC_BKP11R_bit at RTC_BKP11R.B24;
    sbit  BKP25_RTC_BKP11R_bit at RTC_BKP11R.B25;
    sbit  BKP26_RTC_BKP11R_bit at RTC_BKP11R.B26;
    sbit  BKP27_RTC_BKP11R_bit at RTC_BKP11R.B27;
    sbit  BKP28_RTC_BKP11R_bit at RTC_BKP11R.B28;
    sbit  BKP29_RTC_BKP11R_bit at RTC_BKP11R.B29;
    sbit  BKP30_RTC_BKP11R_bit at RTC_BKP11R.B30;
    sbit  BKP31_RTC_BKP11R_bit at RTC_BKP11R.B31;

sfr unsigned long   volatile RTC_BKP12R           absolute 0x40002880;
    sbit  BKP0_RTC_BKP12R_bit at RTC_BKP12R.B0;
    sbit  BKP1_RTC_BKP12R_bit at RTC_BKP12R.B1;
    sbit  BKP2_RTC_BKP12R_bit at RTC_BKP12R.B2;
    sbit  BKP3_RTC_BKP12R_bit at RTC_BKP12R.B3;
    sbit  BKP4_RTC_BKP12R_bit at RTC_BKP12R.B4;
    sbit  BKP5_RTC_BKP12R_bit at RTC_BKP12R.B5;
    sbit  BKP6_RTC_BKP12R_bit at RTC_BKP12R.B6;
    sbit  BKP7_RTC_BKP12R_bit at RTC_BKP12R.B7;
    sbit  BKP8_RTC_BKP12R_bit at RTC_BKP12R.B8;
    sbit  BKP9_RTC_BKP12R_bit at RTC_BKP12R.B9;
    sbit  BKP10_RTC_BKP12R_bit at RTC_BKP12R.B10;
    sbit  BKP11_RTC_BKP12R_bit at RTC_BKP12R.B11;
    sbit  BKP12_RTC_BKP12R_bit at RTC_BKP12R.B12;
    sbit  BKP13_RTC_BKP12R_bit at RTC_BKP12R.B13;
    sbit  BKP14_RTC_BKP12R_bit at RTC_BKP12R.B14;
    sbit  BKP15_RTC_BKP12R_bit at RTC_BKP12R.B15;
    sbit  BKP16_RTC_BKP12R_bit at RTC_BKP12R.B16;
    sbit  BKP17_RTC_BKP12R_bit at RTC_BKP12R.B17;
    sbit  BKP18_RTC_BKP12R_bit at RTC_BKP12R.B18;
    sbit  BKP19_RTC_BKP12R_bit at RTC_BKP12R.B19;
    sbit  BKP20_RTC_BKP12R_bit at RTC_BKP12R.B20;
    sbit  BKP21_RTC_BKP12R_bit at RTC_BKP12R.B21;
    sbit  BKP22_RTC_BKP12R_bit at RTC_BKP12R.B22;
    sbit  BKP23_RTC_BKP12R_bit at RTC_BKP12R.B23;
    sbit  BKP24_RTC_BKP12R_bit at RTC_BKP12R.B24;
    sbit  BKP25_RTC_BKP12R_bit at RTC_BKP12R.B25;
    sbit  BKP26_RTC_BKP12R_bit at RTC_BKP12R.B26;
    sbit  BKP27_RTC_BKP12R_bit at RTC_BKP12R.B27;
    sbit  BKP28_RTC_BKP12R_bit at RTC_BKP12R.B28;
    sbit  BKP29_RTC_BKP12R_bit at RTC_BKP12R.B29;
    sbit  BKP30_RTC_BKP12R_bit at RTC_BKP12R.B30;
    sbit  BKP31_RTC_BKP12R_bit at RTC_BKP12R.B31;

sfr unsigned long   volatile RTC_BKP13R           absolute 0x40002884;
    sbit  BKP0_RTC_BKP13R_bit at RTC_BKP13R.B0;
    sbit  BKP1_RTC_BKP13R_bit at RTC_BKP13R.B1;
    sbit  BKP2_RTC_BKP13R_bit at RTC_BKP13R.B2;
    sbit  BKP3_RTC_BKP13R_bit at RTC_BKP13R.B3;
    sbit  BKP4_RTC_BKP13R_bit at RTC_BKP13R.B4;
    sbit  BKP5_RTC_BKP13R_bit at RTC_BKP13R.B5;
    sbit  BKP6_RTC_BKP13R_bit at RTC_BKP13R.B6;
    sbit  BKP7_RTC_BKP13R_bit at RTC_BKP13R.B7;
    sbit  BKP8_RTC_BKP13R_bit at RTC_BKP13R.B8;
    sbit  BKP9_RTC_BKP13R_bit at RTC_BKP13R.B9;
    sbit  BKP10_RTC_BKP13R_bit at RTC_BKP13R.B10;
    sbit  BKP11_RTC_BKP13R_bit at RTC_BKP13R.B11;
    sbit  BKP12_RTC_BKP13R_bit at RTC_BKP13R.B12;
    sbit  BKP13_RTC_BKP13R_bit at RTC_BKP13R.B13;
    sbit  BKP14_RTC_BKP13R_bit at RTC_BKP13R.B14;
    sbit  BKP15_RTC_BKP13R_bit at RTC_BKP13R.B15;
    sbit  BKP16_RTC_BKP13R_bit at RTC_BKP13R.B16;
    sbit  BKP17_RTC_BKP13R_bit at RTC_BKP13R.B17;
    sbit  BKP18_RTC_BKP13R_bit at RTC_BKP13R.B18;
    sbit  BKP19_RTC_BKP13R_bit at RTC_BKP13R.B19;
    sbit  BKP20_RTC_BKP13R_bit at RTC_BKP13R.B20;
    sbit  BKP21_RTC_BKP13R_bit at RTC_BKP13R.B21;
    sbit  BKP22_RTC_BKP13R_bit at RTC_BKP13R.B22;
    sbit  BKP23_RTC_BKP13R_bit at RTC_BKP13R.B23;
    sbit  BKP24_RTC_BKP13R_bit at RTC_BKP13R.B24;
    sbit  BKP25_RTC_BKP13R_bit at RTC_BKP13R.B25;
    sbit  BKP26_RTC_BKP13R_bit at RTC_BKP13R.B26;
    sbit  BKP27_RTC_BKP13R_bit at RTC_BKP13R.B27;
    sbit  BKP28_RTC_BKP13R_bit at RTC_BKP13R.B28;
    sbit  BKP29_RTC_BKP13R_bit at RTC_BKP13R.B29;
    sbit  BKP30_RTC_BKP13R_bit at RTC_BKP13R.B30;
    sbit  BKP31_RTC_BKP13R_bit at RTC_BKP13R.B31;

sfr unsigned long   volatile RTC_BKP14R           absolute 0x40002888;
    sbit  BKP0_RTC_BKP14R_bit at RTC_BKP14R.B0;
    sbit  BKP1_RTC_BKP14R_bit at RTC_BKP14R.B1;
    sbit  BKP2_RTC_BKP14R_bit at RTC_BKP14R.B2;
    sbit  BKP3_RTC_BKP14R_bit at RTC_BKP14R.B3;
    sbit  BKP4_RTC_BKP14R_bit at RTC_BKP14R.B4;
    sbit  BKP5_RTC_BKP14R_bit at RTC_BKP14R.B5;
    sbit  BKP6_RTC_BKP14R_bit at RTC_BKP14R.B6;
    sbit  BKP7_RTC_BKP14R_bit at RTC_BKP14R.B7;
    sbit  BKP8_RTC_BKP14R_bit at RTC_BKP14R.B8;
    sbit  BKP9_RTC_BKP14R_bit at RTC_BKP14R.B9;
    sbit  BKP10_RTC_BKP14R_bit at RTC_BKP14R.B10;
    sbit  BKP11_RTC_BKP14R_bit at RTC_BKP14R.B11;
    sbit  BKP12_RTC_BKP14R_bit at RTC_BKP14R.B12;
    sbit  BKP13_RTC_BKP14R_bit at RTC_BKP14R.B13;
    sbit  BKP14_RTC_BKP14R_bit at RTC_BKP14R.B14;
    sbit  BKP15_RTC_BKP14R_bit at RTC_BKP14R.B15;
    sbit  BKP16_RTC_BKP14R_bit at RTC_BKP14R.B16;
    sbit  BKP17_RTC_BKP14R_bit at RTC_BKP14R.B17;
    sbit  BKP18_RTC_BKP14R_bit at RTC_BKP14R.B18;
    sbit  BKP19_RTC_BKP14R_bit at RTC_BKP14R.B19;
    sbit  BKP20_RTC_BKP14R_bit at RTC_BKP14R.B20;
    sbit  BKP21_RTC_BKP14R_bit at RTC_BKP14R.B21;
    sbit  BKP22_RTC_BKP14R_bit at RTC_BKP14R.B22;
    sbit  BKP23_RTC_BKP14R_bit at RTC_BKP14R.B23;
    sbit  BKP24_RTC_BKP14R_bit at RTC_BKP14R.B24;
    sbit  BKP25_RTC_BKP14R_bit at RTC_BKP14R.B25;
    sbit  BKP26_RTC_BKP14R_bit at RTC_BKP14R.B26;
    sbit  BKP27_RTC_BKP14R_bit at RTC_BKP14R.B27;
    sbit  BKP28_RTC_BKP14R_bit at RTC_BKP14R.B28;
    sbit  BKP29_RTC_BKP14R_bit at RTC_BKP14R.B29;
    sbit  BKP30_RTC_BKP14R_bit at RTC_BKP14R.B30;
    sbit  BKP31_RTC_BKP14R_bit at RTC_BKP14R.B31;

sfr unsigned long   volatile RTC_BKP15R           absolute 0x4000288C;
    sbit  BKP0_RTC_BKP15R_bit at RTC_BKP15R.B0;
    sbit  BKP1_RTC_BKP15R_bit at RTC_BKP15R.B1;
    sbit  BKP2_RTC_BKP15R_bit at RTC_BKP15R.B2;
    sbit  BKP3_RTC_BKP15R_bit at RTC_BKP15R.B3;
    sbit  BKP4_RTC_BKP15R_bit at RTC_BKP15R.B4;
    sbit  BKP5_RTC_BKP15R_bit at RTC_BKP15R.B5;
    sbit  BKP6_RTC_BKP15R_bit at RTC_BKP15R.B6;
    sbit  BKP7_RTC_BKP15R_bit at RTC_BKP15R.B7;
    sbit  BKP8_RTC_BKP15R_bit at RTC_BKP15R.B8;
    sbit  BKP9_RTC_BKP15R_bit at RTC_BKP15R.B9;
    sbit  BKP10_RTC_BKP15R_bit at RTC_BKP15R.B10;
    sbit  BKP11_RTC_BKP15R_bit at RTC_BKP15R.B11;
    sbit  BKP12_RTC_BKP15R_bit at RTC_BKP15R.B12;
    sbit  BKP13_RTC_BKP15R_bit at RTC_BKP15R.B13;
    sbit  BKP14_RTC_BKP15R_bit at RTC_BKP15R.B14;
    sbit  BKP15_RTC_BKP15R_bit at RTC_BKP15R.B15;
    sbit  BKP16_RTC_BKP15R_bit at RTC_BKP15R.B16;
    sbit  BKP17_RTC_BKP15R_bit at RTC_BKP15R.B17;
    sbit  BKP18_RTC_BKP15R_bit at RTC_BKP15R.B18;
    sbit  BKP19_RTC_BKP15R_bit at RTC_BKP15R.B19;
    sbit  BKP20_RTC_BKP15R_bit at RTC_BKP15R.B20;
    sbit  BKP21_RTC_BKP15R_bit at RTC_BKP15R.B21;
    sbit  BKP22_RTC_BKP15R_bit at RTC_BKP15R.B22;
    sbit  BKP23_RTC_BKP15R_bit at RTC_BKP15R.B23;
    sbit  BKP24_RTC_BKP15R_bit at RTC_BKP15R.B24;
    sbit  BKP25_RTC_BKP15R_bit at RTC_BKP15R.B25;
    sbit  BKP26_RTC_BKP15R_bit at RTC_BKP15R.B26;
    sbit  BKP27_RTC_BKP15R_bit at RTC_BKP15R.B27;
    sbit  BKP28_RTC_BKP15R_bit at RTC_BKP15R.B28;
    sbit  BKP29_RTC_BKP15R_bit at RTC_BKP15R.B29;
    sbit  BKP30_RTC_BKP15R_bit at RTC_BKP15R.B30;
    sbit  BKP31_RTC_BKP15R_bit at RTC_BKP15R.B31;

sfr unsigned long   volatile RTC_BKP16R           absolute 0x40002890;
    sbit  BKP0_RTC_BKP16R_bit at RTC_BKP16R.B0;
    sbit  BKP1_RTC_BKP16R_bit at RTC_BKP16R.B1;
    sbit  BKP2_RTC_BKP16R_bit at RTC_BKP16R.B2;
    sbit  BKP3_RTC_BKP16R_bit at RTC_BKP16R.B3;
    sbit  BKP4_RTC_BKP16R_bit at RTC_BKP16R.B4;
    sbit  BKP5_RTC_BKP16R_bit at RTC_BKP16R.B5;
    sbit  BKP6_RTC_BKP16R_bit at RTC_BKP16R.B6;
    sbit  BKP7_RTC_BKP16R_bit at RTC_BKP16R.B7;
    sbit  BKP8_RTC_BKP16R_bit at RTC_BKP16R.B8;
    sbit  BKP9_RTC_BKP16R_bit at RTC_BKP16R.B9;
    sbit  BKP10_RTC_BKP16R_bit at RTC_BKP16R.B10;
    sbit  BKP11_RTC_BKP16R_bit at RTC_BKP16R.B11;
    sbit  BKP12_RTC_BKP16R_bit at RTC_BKP16R.B12;
    sbit  BKP13_RTC_BKP16R_bit at RTC_BKP16R.B13;
    sbit  BKP14_RTC_BKP16R_bit at RTC_BKP16R.B14;
    sbit  BKP15_RTC_BKP16R_bit at RTC_BKP16R.B15;
    sbit  BKP16_RTC_BKP16R_bit at RTC_BKP16R.B16;
    sbit  BKP17_RTC_BKP16R_bit at RTC_BKP16R.B17;
    sbit  BKP18_RTC_BKP16R_bit at RTC_BKP16R.B18;
    sbit  BKP19_RTC_BKP16R_bit at RTC_BKP16R.B19;
    sbit  BKP20_RTC_BKP16R_bit at RTC_BKP16R.B20;
    sbit  BKP21_RTC_BKP16R_bit at RTC_BKP16R.B21;
    sbit  BKP22_RTC_BKP16R_bit at RTC_BKP16R.B22;
    sbit  BKP23_RTC_BKP16R_bit at RTC_BKP16R.B23;
    sbit  BKP24_RTC_BKP16R_bit at RTC_BKP16R.B24;
    sbit  BKP25_RTC_BKP16R_bit at RTC_BKP16R.B25;
    sbit  BKP26_RTC_BKP16R_bit at RTC_BKP16R.B26;
    sbit  BKP27_RTC_BKP16R_bit at RTC_BKP16R.B27;
    sbit  BKP28_RTC_BKP16R_bit at RTC_BKP16R.B28;
    sbit  BKP29_RTC_BKP16R_bit at RTC_BKP16R.B29;
    sbit  BKP30_RTC_BKP16R_bit at RTC_BKP16R.B30;
    sbit  BKP31_RTC_BKP16R_bit at RTC_BKP16R.B31;

sfr unsigned long   volatile RTC_BKP17R           absolute 0x40002894;
    sbit  BKP0_RTC_BKP17R_bit at RTC_BKP17R.B0;
    sbit  BKP1_RTC_BKP17R_bit at RTC_BKP17R.B1;
    sbit  BKP2_RTC_BKP17R_bit at RTC_BKP17R.B2;
    sbit  BKP3_RTC_BKP17R_bit at RTC_BKP17R.B3;
    sbit  BKP4_RTC_BKP17R_bit at RTC_BKP17R.B4;
    sbit  BKP5_RTC_BKP17R_bit at RTC_BKP17R.B5;
    sbit  BKP6_RTC_BKP17R_bit at RTC_BKP17R.B6;
    sbit  BKP7_RTC_BKP17R_bit at RTC_BKP17R.B7;
    sbit  BKP8_RTC_BKP17R_bit at RTC_BKP17R.B8;
    sbit  BKP9_RTC_BKP17R_bit at RTC_BKP17R.B9;
    sbit  BKP10_RTC_BKP17R_bit at RTC_BKP17R.B10;
    sbit  BKP11_RTC_BKP17R_bit at RTC_BKP17R.B11;
    sbit  BKP12_RTC_BKP17R_bit at RTC_BKP17R.B12;
    sbit  BKP13_RTC_BKP17R_bit at RTC_BKP17R.B13;
    sbit  BKP14_RTC_BKP17R_bit at RTC_BKP17R.B14;
    sbit  BKP15_RTC_BKP17R_bit at RTC_BKP17R.B15;
    sbit  BKP16_RTC_BKP17R_bit at RTC_BKP17R.B16;
    sbit  BKP17_RTC_BKP17R_bit at RTC_BKP17R.B17;
    sbit  BKP18_RTC_BKP17R_bit at RTC_BKP17R.B18;
    sbit  BKP19_RTC_BKP17R_bit at RTC_BKP17R.B19;
    sbit  BKP20_RTC_BKP17R_bit at RTC_BKP17R.B20;
    sbit  BKP21_RTC_BKP17R_bit at RTC_BKP17R.B21;
    sbit  BKP22_RTC_BKP17R_bit at RTC_BKP17R.B22;
    sbit  BKP23_RTC_BKP17R_bit at RTC_BKP17R.B23;
    sbit  BKP24_RTC_BKP17R_bit at RTC_BKP17R.B24;
    sbit  BKP25_RTC_BKP17R_bit at RTC_BKP17R.B25;
    sbit  BKP26_RTC_BKP17R_bit at RTC_BKP17R.B26;
    sbit  BKP27_RTC_BKP17R_bit at RTC_BKP17R.B27;
    sbit  BKP28_RTC_BKP17R_bit at RTC_BKP17R.B28;
    sbit  BKP29_RTC_BKP17R_bit at RTC_BKP17R.B29;
    sbit  BKP30_RTC_BKP17R_bit at RTC_BKP17R.B30;
    sbit  BKP31_RTC_BKP17R_bit at RTC_BKP17R.B31;

sfr unsigned long   volatile RTC_BKP18R           absolute 0x40002898;
    sbit  BKP0_RTC_BKP18R_bit at RTC_BKP18R.B0;
    sbit  BKP1_RTC_BKP18R_bit at RTC_BKP18R.B1;
    sbit  BKP2_RTC_BKP18R_bit at RTC_BKP18R.B2;
    sbit  BKP3_RTC_BKP18R_bit at RTC_BKP18R.B3;
    sbit  BKP4_RTC_BKP18R_bit at RTC_BKP18R.B4;
    sbit  BKP5_RTC_BKP18R_bit at RTC_BKP18R.B5;
    sbit  BKP6_RTC_BKP18R_bit at RTC_BKP18R.B6;
    sbit  BKP7_RTC_BKP18R_bit at RTC_BKP18R.B7;
    sbit  BKP8_RTC_BKP18R_bit at RTC_BKP18R.B8;
    sbit  BKP9_RTC_BKP18R_bit at RTC_BKP18R.B9;
    sbit  BKP10_RTC_BKP18R_bit at RTC_BKP18R.B10;
    sbit  BKP11_RTC_BKP18R_bit at RTC_BKP18R.B11;
    sbit  BKP12_RTC_BKP18R_bit at RTC_BKP18R.B12;
    sbit  BKP13_RTC_BKP18R_bit at RTC_BKP18R.B13;
    sbit  BKP14_RTC_BKP18R_bit at RTC_BKP18R.B14;
    sbit  BKP15_RTC_BKP18R_bit at RTC_BKP18R.B15;
    sbit  BKP16_RTC_BKP18R_bit at RTC_BKP18R.B16;
    sbit  BKP17_RTC_BKP18R_bit at RTC_BKP18R.B17;
    sbit  BKP18_RTC_BKP18R_bit at RTC_BKP18R.B18;
    sbit  BKP19_RTC_BKP18R_bit at RTC_BKP18R.B19;
    sbit  BKP20_RTC_BKP18R_bit at RTC_BKP18R.B20;
    sbit  BKP21_RTC_BKP18R_bit at RTC_BKP18R.B21;
    sbit  BKP22_RTC_BKP18R_bit at RTC_BKP18R.B22;
    sbit  BKP23_RTC_BKP18R_bit at RTC_BKP18R.B23;
    sbit  BKP24_RTC_BKP18R_bit at RTC_BKP18R.B24;
    sbit  BKP25_RTC_BKP18R_bit at RTC_BKP18R.B25;
    sbit  BKP26_RTC_BKP18R_bit at RTC_BKP18R.B26;
    sbit  BKP27_RTC_BKP18R_bit at RTC_BKP18R.B27;
    sbit  BKP28_RTC_BKP18R_bit at RTC_BKP18R.B28;
    sbit  BKP29_RTC_BKP18R_bit at RTC_BKP18R.B29;
    sbit  BKP30_RTC_BKP18R_bit at RTC_BKP18R.B30;
    sbit  BKP31_RTC_BKP18R_bit at RTC_BKP18R.B31;

sfr unsigned long   volatile RTC_BKP19R           absolute 0x4000289C;
    sbit  BKP0_RTC_BKP19R_bit at RTC_BKP19R.B0;
    sbit  BKP1_RTC_BKP19R_bit at RTC_BKP19R.B1;
    sbit  BKP2_RTC_BKP19R_bit at RTC_BKP19R.B2;
    sbit  BKP3_RTC_BKP19R_bit at RTC_BKP19R.B3;
    sbit  BKP4_RTC_BKP19R_bit at RTC_BKP19R.B4;
    sbit  BKP5_RTC_BKP19R_bit at RTC_BKP19R.B5;
    sbit  BKP6_RTC_BKP19R_bit at RTC_BKP19R.B6;
    sbit  BKP7_RTC_BKP19R_bit at RTC_BKP19R.B7;
    sbit  BKP8_RTC_BKP19R_bit at RTC_BKP19R.B8;
    sbit  BKP9_RTC_BKP19R_bit at RTC_BKP19R.B9;
    sbit  BKP10_RTC_BKP19R_bit at RTC_BKP19R.B10;
    sbit  BKP11_RTC_BKP19R_bit at RTC_BKP19R.B11;
    sbit  BKP12_RTC_BKP19R_bit at RTC_BKP19R.B12;
    sbit  BKP13_RTC_BKP19R_bit at RTC_BKP19R.B13;
    sbit  BKP14_RTC_BKP19R_bit at RTC_BKP19R.B14;
    sbit  BKP15_RTC_BKP19R_bit at RTC_BKP19R.B15;
    sbit  BKP16_RTC_BKP19R_bit at RTC_BKP19R.B16;
    sbit  BKP17_RTC_BKP19R_bit at RTC_BKP19R.B17;
    sbit  BKP18_RTC_BKP19R_bit at RTC_BKP19R.B18;
    sbit  BKP19_RTC_BKP19R_bit at RTC_BKP19R.B19;
    sbit  BKP20_RTC_BKP19R_bit at RTC_BKP19R.B20;
    sbit  BKP21_RTC_BKP19R_bit at RTC_BKP19R.B21;
    sbit  BKP22_RTC_BKP19R_bit at RTC_BKP19R.B22;
    sbit  BKP23_RTC_BKP19R_bit at RTC_BKP19R.B23;
    sbit  BKP24_RTC_BKP19R_bit at RTC_BKP19R.B24;
    sbit  BKP25_RTC_BKP19R_bit at RTC_BKP19R.B25;
    sbit  BKP26_RTC_BKP19R_bit at RTC_BKP19R.B26;
    sbit  BKP27_RTC_BKP19R_bit at RTC_BKP19R.B27;
    sbit  BKP28_RTC_BKP19R_bit at RTC_BKP19R.B28;
    sbit  BKP29_RTC_BKP19R_bit at RTC_BKP19R.B29;
    sbit  BKP30_RTC_BKP19R_bit at RTC_BKP19R.B30;
    sbit  BKP31_RTC_BKP19R_bit at RTC_BKP19R.B31;

sfr unsigned long   volatile SDIO_POWER           absolute 0x40012C00;
    const register unsigned short int PWRCTRL0 = 0;
    sbit  PWRCTRL0_bit at SDIO_POWER.B0;
    const register unsigned short int PWRCTRL1 = 1;
    sbit  PWRCTRL1_bit at SDIO_POWER.B1;

sfr unsigned long   volatile SDIO_CLKCR           absolute 0x40012C04;
    const register unsigned short int HWFC_EN = 14;
    sbit  HWFC_EN_bit at SDIO_CLKCR.B14;
    const register unsigned short int NEGEDGE = 13;
    sbit  NEGEDGE_bit at SDIO_CLKCR.B13;
    const register unsigned short int WIDBUS0 = 11;
    sbit  WIDBUS0_bit at SDIO_CLKCR.B11;
    const register unsigned short int WIDBUS1 = 12;
    sbit  WIDBUS1_bit at SDIO_CLKCR.B12;
    const register unsigned short int BYPASS = 10;
    sbit  BYPASS_bit at SDIO_CLKCR.B10;
    const register unsigned short int PWRSAV = 9;
    sbit  PWRSAV_bit at SDIO_CLKCR.B9;
    const register unsigned short int CLKEN = 8;
    sbit  CLKEN_bit at SDIO_CLKCR.B8;
    const register unsigned short int CLKDIV0 = 0;
    sbit  CLKDIV0_bit at SDIO_CLKCR.B0;
    const register unsigned short int CLKDIV1 = 1;
    sbit  CLKDIV1_bit at SDIO_CLKCR.B1;
    const register unsigned short int CLKDIV2 = 2;
    sbit  CLKDIV2_bit at SDIO_CLKCR.B2;
    const register unsigned short int CLKDIV3 = 3;
    sbit  CLKDIV3_bit at SDIO_CLKCR.B3;
    const register unsigned short int CLKDIV4 = 4;
    sbit  CLKDIV4_bit at SDIO_CLKCR.B4;
    const register unsigned short int CLKDIV5 = 5;
    sbit  CLKDIV5_bit at SDIO_CLKCR.B5;
    const register unsigned short int CLKDIV6 = 6;
    sbit  CLKDIV6_bit at SDIO_CLKCR.B6;
    const register unsigned short int CLKDIV7 = 7;
    sbit  CLKDIV7_bit at SDIO_CLKCR.B7;

sfr unsigned long   volatile SDIO_ARG             absolute 0x40012C08;
    const register unsigned short int CMDARG0 = 0;
    sbit  CMDARG0_bit at SDIO_ARG.B0;
    const register unsigned short int CMDARG1 = 1;
    sbit  CMDARG1_bit at SDIO_ARG.B1;
    const register unsigned short int CMDARG2 = 2;
    sbit  CMDARG2_bit at SDIO_ARG.B2;
    const register unsigned short int CMDARG3 = 3;
    sbit  CMDARG3_bit at SDIO_ARG.B3;
    const register unsigned short int CMDARG4 = 4;
    sbit  CMDARG4_bit at SDIO_ARG.B4;
    const register unsigned short int CMDARG5 = 5;
    sbit  CMDARG5_bit at SDIO_ARG.B5;
    const register unsigned short int CMDARG6 = 6;
    sbit  CMDARG6_bit at SDIO_ARG.B6;
    const register unsigned short int CMDARG7 = 7;
    sbit  CMDARG7_bit at SDIO_ARG.B7;
    const register unsigned short int CMDARG8 = 8;
    sbit  CMDARG8_bit at SDIO_ARG.B8;
    const register unsigned short int CMDARG9 = 9;
    sbit  CMDARG9_bit at SDIO_ARG.B9;
    const register unsigned short int CMDARG10 = 10;
    sbit  CMDARG10_bit at SDIO_ARG.B10;
    const register unsigned short int CMDARG11 = 11;
    sbit  CMDARG11_bit at SDIO_ARG.B11;
    const register unsigned short int CMDARG12 = 12;
    sbit  CMDARG12_bit at SDIO_ARG.B12;
    const register unsigned short int CMDARG13 = 13;
    sbit  CMDARG13_bit at SDIO_ARG.B13;
    const register unsigned short int CMDARG14 = 14;
    sbit  CMDARG14_bit at SDIO_ARG.B14;
    const register unsigned short int CMDARG15 = 15;
    sbit  CMDARG15_bit at SDIO_ARG.B15;
    const register unsigned short int CMDARG16 = 16;
    sbit  CMDARG16_bit at SDIO_ARG.B16;
    const register unsigned short int CMDARG17 = 17;
    sbit  CMDARG17_bit at SDIO_ARG.B17;
    const register unsigned short int CMDARG18 = 18;
    sbit  CMDARG18_bit at SDIO_ARG.B18;
    const register unsigned short int CMDARG19 = 19;
    sbit  CMDARG19_bit at SDIO_ARG.B19;
    const register unsigned short int CMDARG20 = 20;
    sbit  CMDARG20_bit at SDIO_ARG.B20;
    const register unsigned short int CMDARG21 = 21;
    sbit  CMDARG21_bit at SDIO_ARG.B21;
    const register unsigned short int CMDARG22 = 22;
    sbit  CMDARG22_bit at SDIO_ARG.B22;
    const register unsigned short int CMDARG23 = 23;
    sbit  CMDARG23_bit at SDIO_ARG.B23;
    const register unsigned short int CMDARG24 = 24;
    sbit  CMDARG24_bit at SDIO_ARG.B24;
    const register unsigned short int CMDARG25 = 25;
    sbit  CMDARG25_bit at SDIO_ARG.B25;
    const register unsigned short int CMDARG26 = 26;
    sbit  CMDARG26_bit at SDIO_ARG.B26;
    const register unsigned short int CMDARG27 = 27;
    sbit  CMDARG27_bit at SDIO_ARG.B27;
    const register unsigned short int CMDARG28 = 28;
    sbit  CMDARG28_bit at SDIO_ARG.B28;
    const register unsigned short int CMDARG29 = 29;
    sbit  CMDARG29_bit at SDIO_ARG.B29;
    const register unsigned short int CMDARG30 = 30;
    sbit  CMDARG30_bit at SDIO_ARG.B30;
    const register unsigned short int CMDARG31 = 31;
    sbit  CMDARG31_bit at SDIO_ARG.B31;

sfr unsigned long   volatile SDIO_CMD             absolute 0x40012C0C;
    const register unsigned short int CE_ATACMD = 14;
    sbit  CE_ATACMD_bit at SDIO_CMD.B14;
    const register unsigned short int nIEN = 13;
    sbit  nIEN_bit at SDIO_CMD.B13;
    const register unsigned short int ENCMDcompl = 12;
    sbit  ENCMDcompl_bit at SDIO_CMD.B12;
    const register unsigned short int SDIOSuspend = 11;
    sbit  SDIOSuspend_bit at SDIO_CMD.B11;
    const register unsigned short int CPSMEN = 10;
    sbit  CPSMEN_bit at SDIO_CMD.B10;
    const register unsigned short int WAITPEND = 9;
    sbit  WAITPEND_bit at SDIO_CMD.B9;
    const register unsigned short int WAITINT = 8;
    sbit  WAITINT_bit at SDIO_CMD.B8;
    const register unsigned short int WAITRESP0 = 6;
    sbit  WAITRESP0_bit at SDIO_CMD.B6;
    const register unsigned short int WAITRESP1 = 7;
    sbit  WAITRESP1_bit at SDIO_CMD.B7;
    const register unsigned short int CMDINDEX0 = 0;
    sbit  CMDINDEX0_bit at SDIO_CMD.B0;
    const register unsigned short int CMDINDEX1 = 1;
    sbit  CMDINDEX1_bit at SDIO_CMD.B1;
    const register unsigned short int CMDINDEX2 = 2;
    sbit  CMDINDEX2_bit at SDIO_CMD.B2;
    const register unsigned short int CMDINDEX3 = 3;
    sbit  CMDINDEX3_bit at SDIO_CMD.B3;
    const register unsigned short int CMDINDEX4 = 4;
    sbit  CMDINDEX4_bit at SDIO_CMD.B4;
    const register unsigned short int CMDINDEX5 = 5;
    sbit  CMDINDEX5_bit at SDIO_CMD.B5;

sfr unsigned long   volatile SDIO_RESPCMD         absolute 0x40012C10;
    const register unsigned short int RESPCMD0 = 0;
    sbit  RESPCMD0_bit at SDIO_RESPCMD.B0;
    const register unsigned short int RESPCMD1 = 1;
    sbit  RESPCMD1_bit at SDIO_RESPCMD.B1;
    const register unsigned short int RESPCMD2 = 2;
    sbit  RESPCMD2_bit at SDIO_RESPCMD.B2;
    const register unsigned short int RESPCMD3 = 3;
    sbit  RESPCMD3_bit at SDIO_RESPCMD.B3;
    const register unsigned short int RESPCMD4 = 4;
    sbit  RESPCMD4_bit at SDIO_RESPCMD.B4;
    const register unsigned short int RESPCMD5 = 5;
    sbit  RESPCMD5_bit at SDIO_RESPCMD.B5;

sfr unsigned long   volatile SDIO_RESP1           absolute 0x40012C14;
    const register unsigned short int CARDSTATUS10 = 0;
    sbit  CARDSTATUS10_bit at SDIO_RESP1.B0;
    const register unsigned short int CARDSTATUS11 = 1;
    sbit  CARDSTATUS11_bit at SDIO_RESP1.B1;
    const register unsigned short int CARDSTATUS12 = 2;
    sbit  CARDSTATUS12_bit at SDIO_RESP1.B2;
    const register unsigned short int CARDSTATUS13 = 3;
    sbit  CARDSTATUS13_bit at SDIO_RESP1.B3;
    const register unsigned short int CARDSTATUS14 = 4;
    sbit  CARDSTATUS14_bit at SDIO_RESP1.B4;
    const register unsigned short int CARDSTATUS15 = 5;
    sbit  CARDSTATUS15_bit at SDIO_RESP1.B5;
    const register unsigned short int CARDSTATUS16 = 6;
    sbit  CARDSTATUS16_bit at SDIO_RESP1.B6;
    const register unsigned short int CARDSTATUS17 = 7;
    sbit  CARDSTATUS17_bit at SDIO_RESP1.B7;
    const register unsigned short int CARDSTATUS18 = 8;
    sbit  CARDSTATUS18_bit at SDIO_RESP1.B8;
    const register unsigned short int CARDSTATUS19 = 9;
    sbit  CARDSTATUS19_bit at SDIO_RESP1.B9;
    const register unsigned short int CARDSTATUS110 = 10;
    sbit  CARDSTATUS110_bit at SDIO_RESP1.B10;
    const register unsigned short int CARDSTATUS111 = 11;
    sbit  CARDSTATUS111_bit at SDIO_RESP1.B11;
    const register unsigned short int CARDSTATUS112 = 12;
    sbit  CARDSTATUS112_bit at SDIO_RESP1.B12;
    const register unsigned short int CARDSTATUS113 = 13;
    sbit  CARDSTATUS113_bit at SDIO_RESP1.B13;
    const register unsigned short int CARDSTATUS114 = 14;
    sbit  CARDSTATUS114_bit at SDIO_RESP1.B14;
    const register unsigned short int CARDSTATUS115 = 15;
    sbit  CARDSTATUS115_bit at SDIO_RESP1.B15;
    const register unsigned short int CARDSTATUS116 = 16;
    sbit  CARDSTATUS116_bit at SDIO_RESP1.B16;
    const register unsigned short int CARDSTATUS117 = 17;
    sbit  CARDSTATUS117_bit at SDIO_RESP1.B17;
    const register unsigned short int CARDSTATUS118 = 18;
    sbit  CARDSTATUS118_bit at SDIO_RESP1.B18;
    const register unsigned short int CARDSTATUS119 = 19;
    sbit  CARDSTATUS119_bit at SDIO_RESP1.B19;
    const register unsigned short int CARDSTATUS120 = 20;
    sbit  CARDSTATUS120_bit at SDIO_RESP1.B20;
    const register unsigned short int CARDSTATUS121 = 21;
    sbit  CARDSTATUS121_bit at SDIO_RESP1.B21;
    const register unsigned short int CARDSTATUS122 = 22;
    sbit  CARDSTATUS122_bit at SDIO_RESP1.B22;
    const register unsigned short int CARDSTATUS123 = 23;
    sbit  CARDSTATUS123_bit at SDIO_RESP1.B23;
    const register unsigned short int CARDSTATUS124 = 24;
    sbit  CARDSTATUS124_bit at SDIO_RESP1.B24;
    const register unsigned short int CARDSTATUS125 = 25;
    sbit  CARDSTATUS125_bit at SDIO_RESP1.B25;
    const register unsigned short int CARDSTATUS126 = 26;
    sbit  CARDSTATUS126_bit at SDIO_RESP1.B26;
    const register unsigned short int CARDSTATUS127 = 27;
    sbit  CARDSTATUS127_bit at SDIO_RESP1.B27;
    const register unsigned short int CARDSTATUS128 = 28;
    sbit  CARDSTATUS128_bit at SDIO_RESP1.B28;
    const register unsigned short int CARDSTATUS129 = 29;
    sbit  CARDSTATUS129_bit at SDIO_RESP1.B29;
    const register unsigned short int CARDSTATUS130 = 30;
    sbit  CARDSTATUS130_bit at SDIO_RESP1.B30;
    const register unsigned short int CARDSTATUS131 = 31;
    sbit  CARDSTATUS131_bit at SDIO_RESP1.B31;

sfr unsigned long   volatile SDIO_RESP2           absolute 0x40012C18;
    const register unsigned short int CARDSTATUS20 = 0;
    sbit  CARDSTATUS20_bit at SDIO_RESP2.B0;
    const register unsigned short int CARDSTATUS21 = 1;
    sbit  CARDSTATUS21_bit at SDIO_RESP2.B1;
    const register unsigned short int CARDSTATUS22 = 2;
    sbit  CARDSTATUS22_bit at SDIO_RESP2.B2;
    const register unsigned short int CARDSTATUS23 = 3;
    sbit  CARDSTATUS23_bit at SDIO_RESP2.B3;
    const register unsigned short int CARDSTATUS24 = 4;
    sbit  CARDSTATUS24_bit at SDIO_RESP2.B4;
    const register unsigned short int CARDSTATUS25 = 5;
    sbit  CARDSTATUS25_bit at SDIO_RESP2.B5;
    const register unsigned short int CARDSTATUS26 = 6;
    sbit  CARDSTATUS26_bit at SDIO_RESP2.B6;
    const register unsigned short int CARDSTATUS27 = 7;
    sbit  CARDSTATUS27_bit at SDIO_RESP2.B7;
    const register unsigned short int CARDSTATUS28 = 8;
    sbit  CARDSTATUS28_bit at SDIO_RESP2.B8;
    const register unsigned short int CARDSTATUS29 = 9;
    sbit  CARDSTATUS29_bit at SDIO_RESP2.B9;
    const register unsigned short int CARDSTATUS210 = 10;
    sbit  CARDSTATUS210_bit at SDIO_RESP2.B10;
    const register unsigned short int CARDSTATUS211 = 11;
    sbit  CARDSTATUS211_bit at SDIO_RESP2.B11;
    const register unsigned short int CARDSTATUS212 = 12;
    sbit  CARDSTATUS212_bit at SDIO_RESP2.B12;
    const register unsigned short int CARDSTATUS213 = 13;
    sbit  CARDSTATUS213_bit at SDIO_RESP2.B13;
    const register unsigned short int CARDSTATUS214 = 14;
    sbit  CARDSTATUS214_bit at SDIO_RESP2.B14;
    const register unsigned short int CARDSTATUS215 = 15;
    sbit  CARDSTATUS215_bit at SDIO_RESP2.B15;
    const register unsigned short int CARDSTATUS216 = 16;
    sbit  CARDSTATUS216_bit at SDIO_RESP2.B16;
    const register unsigned short int CARDSTATUS217 = 17;
    sbit  CARDSTATUS217_bit at SDIO_RESP2.B17;
    const register unsigned short int CARDSTATUS218 = 18;
    sbit  CARDSTATUS218_bit at SDIO_RESP2.B18;
    const register unsigned short int CARDSTATUS219 = 19;
    sbit  CARDSTATUS219_bit at SDIO_RESP2.B19;
    const register unsigned short int CARDSTATUS220 = 20;
    sbit  CARDSTATUS220_bit at SDIO_RESP2.B20;
    const register unsigned short int CARDSTATUS221 = 21;
    sbit  CARDSTATUS221_bit at SDIO_RESP2.B21;
    const register unsigned short int CARDSTATUS222 = 22;
    sbit  CARDSTATUS222_bit at SDIO_RESP2.B22;
    const register unsigned short int CARDSTATUS223 = 23;
    sbit  CARDSTATUS223_bit at SDIO_RESP2.B23;
    const register unsigned short int CARDSTATUS224 = 24;
    sbit  CARDSTATUS224_bit at SDIO_RESP2.B24;
    const register unsigned short int CARDSTATUS225 = 25;
    sbit  CARDSTATUS225_bit at SDIO_RESP2.B25;
    const register unsigned short int CARDSTATUS226 = 26;
    sbit  CARDSTATUS226_bit at SDIO_RESP2.B26;
    const register unsigned short int CARDSTATUS227 = 27;
    sbit  CARDSTATUS227_bit at SDIO_RESP2.B27;
    const register unsigned short int CARDSTATUS228 = 28;
    sbit  CARDSTATUS228_bit at SDIO_RESP2.B28;
    const register unsigned short int CARDSTATUS229 = 29;
    sbit  CARDSTATUS229_bit at SDIO_RESP2.B29;
    const register unsigned short int CARDSTATUS230 = 30;
    sbit  CARDSTATUS230_bit at SDIO_RESP2.B30;
    const register unsigned short int CARDSTATUS231 = 31;
    sbit  CARDSTATUS231_bit at SDIO_RESP2.B31;

sfr unsigned long   volatile SDIO_RESP3           absolute 0x40012C1C;
    const register unsigned short int CARDSTATUS30 = 0;
    sbit  CARDSTATUS30_bit at SDIO_RESP3.B0;
    const register unsigned short int CARDSTATUS31 = 1;
    sbit  CARDSTATUS31_bit at SDIO_RESP3.B1;
    const register unsigned short int CARDSTATUS32 = 2;
    sbit  CARDSTATUS32_bit at SDIO_RESP3.B2;
    const register unsigned short int CARDSTATUS33 = 3;
    sbit  CARDSTATUS33_bit at SDIO_RESP3.B3;
    const register unsigned short int CARDSTATUS34 = 4;
    sbit  CARDSTATUS34_bit at SDIO_RESP3.B4;
    const register unsigned short int CARDSTATUS35 = 5;
    sbit  CARDSTATUS35_bit at SDIO_RESP3.B5;
    const register unsigned short int CARDSTATUS36 = 6;
    sbit  CARDSTATUS36_bit at SDIO_RESP3.B6;
    const register unsigned short int CARDSTATUS37 = 7;
    sbit  CARDSTATUS37_bit at SDIO_RESP3.B7;
    const register unsigned short int CARDSTATUS38 = 8;
    sbit  CARDSTATUS38_bit at SDIO_RESP3.B8;
    const register unsigned short int CARDSTATUS39 = 9;
    sbit  CARDSTATUS39_bit at SDIO_RESP3.B9;
    const register unsigned short int CARDSTATUS310 = 10;
    sbit  CARDSTATUS310_bit at SDIO_RESP3.B10;
    const register unsigned short int CARDSTATUS311 = 11;
    sbit  CARDSTATUS311_bit at SDIO_RESP3.B11;
    const register unsigned short int CARDSTATUS312 = 12;
    sbit  CARDSTATUS312_bit at SDIO_RESP3.B12;
    const register unsigned short int CARDSTATUS313 = 13;
    sbit  CARDSTATUS313_bit at SDIO_RESP3.B13;
    const register unsigned short int CARDSTATUS314 = 14;
    sbit  CARDSTATUS314_bit at SDIO_RESP3.B14;
    const register unsigned short int CARDSTATUS315 = 15;
    sbit  CARDSTATUS315_bit at SDIO_RESP3.B15;
    const register unsigned short int CARDSTATUS316 = 16;
    sbit  CARDSTATUS316_bit at SDIO_RESP3.B16;
    const register unsigned short int CARDSTATUS317 = 17;
    sbit  CARDSTATUS317_bit at SDIO_RESP3.B17;
    const register unsigned short int CARDSTATUS318 = 18;
    sbit  CARDSTATUS318_bit at SDIO_RESP3.B18;
    const register unsigned short int CARDSTATUS319 = 19;
    sbit  CARDSTATUS319_bit at SDIO_RESP3.B19;
    const register unsigned short int CARDSTATUS320 = 20;
    sbit  CARDSTATUS320_bit at SDIO_RESP3.B20;
    const register unsigned short int CARDSTATUS321 = 21;
    sbit  CARDSTATUS321_bit at SDIO_RESP3.B21;
    const register unsigned short int CARDSTATUS322 = 22;
    sbit  CARDSTATUS322_bit at SDIO_RESP3.B22;
    const register unsigned short int CARDSTATUS323 = 23;
    sbit  CARDSTATUS323_bit at SDIO_RESP3.B23;
    const register unsigned short int CARDSTATUS324 = 24;
    sbit  CARDSTATUS324_bit at SDIO_RESP3.B24;
    const register unsigned short int CARDSTATUS325 = 25;
    sbit  CARDSTATUS325_bit at SDIO_RESP3.B25;
    const register unsigned short int CARDSTATUS326 = 26;
    sbit  CARDSTATUS326_bit at SDIO_RESP3.B26;
    const register unsigned short int CARDSTATUS327 = 27;
    sbit  CARDSTATUS327_bit at SDIO_RESP3.B27;
    const register unsigned short int CARDSTATUS328 = 28;
    sbit  CARDSTATUS328_bit at SDIO_RESP3.B28;
    const register unsigned short int CARDSTATUS329 = 29;
    sbit  CARDSTATUS329_bit at SDIO_RESP3.B29;
    const register unsigned short int CARDSTATUS330 = 30;
    sbit  CARDSTATUS330_bit at SDIO_RESP3.B30;
    const register unsigned short int CARDSTATUS331 = 31;
    sbit  CARDSTATUS331_bit at SDIO_RESP3.B31;

sfr unsigned long   volatile SDIO_RESP4           absolute 0x40012C20;
    const register unsigned short int CARDSTATUS40 = 0;
    sbit  CARDSTATUS40_bit at SDIO_RESP4.B0;
    const register unsigned short int CARDSTATUS41 = 1;
    sbit  CARDSTATUS41_bit at SDIO_RESP4.B1;
    const register unsigned short int CARDSTATUS42 = 2;
    sbit  CARDSTATUS42_bit at SDIO_RESP4.B2;
    const register unsigned short int CARDSTATUS43 = 3;
    sbit  CARDSTATUS43_bit at SDIO_RESP4.B3;
    const register unsigned short int CARDSTATUS44 = 4;
    sbit  CARDSTATUS44_bit at SDIO_RESP4.B4;
    const register unsigned short int CARDSTATUS45 = 5;
    sbit  CARDSTATUS45_bit at SDIO_RESP4.B5;
    const register unsigned short int CARDSTATUS46 = 6;
    sbit  CARDSTATUS46_bit at SDIO_RESP4.B6;
    const register unsigned short int CARDSTATUS47 = 7;
    sbit  CARDSTATUS47_bit at SDIO_RESP4.B7;
    const register unsigned short int CARDSTATUS48 = 8;
    sbit  CARDSTATUS48_bit at SDIO_RESP4.B8;
    const register unsigned short int CARDSTATUS49 = 9;
    sbit  CARDSTATUS49_bit at SDIO_RESP4.B9;
    const register unsigned short int CARDSTATUS410 = 10;
    sbit  CARDSTATUS410_bit at SDIO_RESP4.B10;
    const register unsigned short int CARDSTATUS411 = 11;
    sbit  CARDSTATUS411_bit at SDIO_RESP4.B11;
    const register unsigned short int CARDSTATUS412 = 12;
    sbit  CARDSTATUS412_bit at SDIO_RESP4.B12;
    const register unsigned short int CARDSTATUS413 = 13;
    sbit  CARDSTATUS413_bit at SDIO_RESP4.B13;
    const register unsigned short int CARDSTATUS414 = 14;
    sbit  CARDSTATUS414_bit at SDIO_RESP4.B14;
    const register unsigned short int CARDSTATUS415 = 15;
    sbit  CARDSTATUS415_bit at SDIO_RESP4.B15;
    const register unsigned short int CARDSTATUS416 = 16;
    sbit  CARDSTATUS416_bit at SDIO_RESP4.B16;
    const register unsigned short int CARDSTATUS417 = 17;
    sbit  CARDSTATUS417_bit at SDIO_RESP4.B17;
    const register unsigned short int CARDSTATUS418 = 18;
    sbit  CARDSTATUS418_bit at SDIO_RESP4.B18;
    const register unsigned short int CARDSTATUS419 = 19;
    sbit  CARDSTATUS419_bit at SDIO_RESP4.B19;
    const register unsigned short int CARDSTATUS420 = 20;
    sbit  CARDSTATUS420_bit at SDIO_RESP4.B20;
    const register unsigned short int CARDSTATUS421 = 21;
    sbit  CARDSTATUS421_bit at SDIO_RESP4.B21;
    const register unsigned short int CARDSTATUS422 = 22;
    sbit  CARDSTATUS422_bit at SDIO_RESP4.B22;
    const register unsigned short int CARDSTATUS423 = 23;
    sbit  CARDSTATUS423_bit at SDIO_RESP4.B23;
    const register unsigned short int CARDSTATUS424 = 24;
    sbit  CARDSTATUS424_bit at SDIO_RESP4.B24;
    const register unsigned short int CARDSTATUS425 = 25;
    sbit  CARDSTATUS425_bit at SDIO_RESP4.B25;
    const register unsigned short int CARDSTATUS426 = 26;
    sbit  CARDSTATUS426_bit at SDIO_RESP4.B26;
    const register unsigned short int CARDSTATUS427 = 27;
    sbit  CARDSTATUS427_bit at SDIO_RESP4.B27;
    const register unsigned short int CARDSTATUS428 = 28;
    sbit  CARDSTATUS428_bit at SDIO_RESP4.B28;
    const register unsigned short int CARDSTATUS429 = 29;
    sbit  CARDSTATUS429_bit at SDIO_RESP4.B29;
    const register unsigned short int CARDSTATUS430 = 30;
    sbit  CARDSTATUS430_bit at SDIO_RESP4.B30;
    const register unsigned short int CARDSTATUS431 = 31;
    sbit  CARDSTATUS431_bit at SDIO_RESP4.B31;

sfr unsigned long   volatile SDIO_DTIMER          absolute 0x40012C24;
    const register unsigned short int DATATIME0 = 0;
    sbit  DATATIME0_bit at SDIO_DTIMER.B0;
    const register unsigned short int DATATIME1 = 1;
    sbit  DATATIME1_bit at SDIO_DTIMER.B1;
    const register unsigned short int DATATIME2 = 2;
    sbit  DATATIME2_bit at SDIO_DTIMER.B2;
    const register unsigned short int DATATIME3 = 3;
    sbit  DATATIME3_bit at SDIO_DTIMER.B3;
    const register unsigned short int DATATIME4 = 4;
    sbit  DATATIME4_bit at SDIO_DTIMER.B4;
    const register unsigned short int DATATIME5 = 5;
    sbit  DATATIME5_bit at SDIO_DTIMER.B5;
    const register unsigned short int DATATIME6 = 6;
    sbit  DATATIME6_bit at SDIO_DTIMER.B6;
    const register unsigned short int DATATIME7 = 7;
    sbit  DATATIME7_bit at SDIO_DTIMER.B7;
    const register unsigned short int DATATIME8 = 8;
    sbit  DATATIME8_bit at SDIO_DTIMER.B8;
    const register unsigned short int DATATIME9 = 9;
    sbit  DATATIME9_bit at SDIO_DTIMER.B9;
    const register unsigned short int DATATIME10 = 10;
    sbit  DATATIME10_bit at SDIO_DTIMER.B10;
    const register unsigned short int DATATIME11 = 11;
    sbit  DATATIME11_bit at SDIO_DTIMER.B11;
    const register unsigned short int DATATIME12 = 12;
    sbit  DATATIME12_bit at SDIO_DTIMER.B12;
    const register unsigned short int DATATIME13 = 13;
    sbit  DATATIME13_bit at SDIO_DTIMER.B13;
    const register unsigned short int DATATIME14 = 14;
    sbit  DATATIME14_bit at SDIO_DTIMER.B14;
    const register unsigned short int DATATIME15 = 15;
    sbit  DATATIME15_bit at SDIO_DTIMER.B15;
    const register unsigned short int DATATIME16 = 16;
    sbit  DATATIME16_bit at SDIO_DTIMER.B16;
    const register unsigned short int DATATIME17 = 17;
    sbit  DATATIME17_bit at SDIO_DTIMER.B17;
    const register unsigned short int DATATIME18 = 18;
    sbit  DATATIME18_bit at SDIO_DTIMER.B18;
    const register unsigned short int DATATIME19 = 19;
    sbit  DATATIME19_bit at SDIO_DTIMER.B19;
    const register unsigned short int DATATIME20 = 20;
    sbit  DATATIME20_bit at SDIO_DTIMER.B20;
    const register unsigned short int DATATIME21 = 21;
    sbit  DATATIME21_bit at SDIO_DTIMER.B21;
    const register unsigned short int DATATIME22 = 22;
    sbit  DATATIME22_bit at SDIO_DTIMER.B22;
    const register unsigned short int DATATIME23 = 23;
    sbit  DATATIME23_bit at SDIO_DTIMER.B23;
    const register unsigned short int DATATIME24 = 24;
    sbit  DATATIME24_bit at SDIO_DTIMER.B24;
    const register unsigned short int DATATIME25 = 25;
    sbit  DATATIME25_bit at SDIO_DTIMER.B25;
    const register unsigned short int DATATIME26 = 26;
    sbit  DATATIME26_bit at SDIO_DTIMER.B26;
    const register unsigned short int DATATIME27 = 27;
    sbit  DATATIME27_bit at SDIO_DTIMER.B27;
    const register unsigned short int DATATIME28 = 28;
    sbit  DATATIME28_bit at SDIO_DTIMER.B28;
    const register unsigned short int DATATIME29 = 29;
    sbit  DATATIME29_bit at SDIO_DTIMER.B29;
    const register unsigned short int DATATIME30 = 30;
    sbit  DATATIME30_bit at SDIO_DTIMER.B30;
    const register unsigned short int DATATIME31 = 31;
    sbit  DATATIME31_bit at SDIO_DTIMER.B31;

sfr unsigned long   volatile SDIO_DLEN            absolute 0x40012C28;
    const register unsigned short int DATALENGTH0 = 0;
    sbit  DATALENGTH0_bit at SDIO_DLEN.B0;
    const register unsigned short int DATALENGTH1 = 1;
    sbit  DATALENGTH1_bit at SDIO_DLEN.B1;
    const register unsigned short int DATALENGTH2 = 2;
    sbit  DATALENGTH2_bit at SDIO_DLEN.B2;
    const register unsigned short int DATALENGTH3 = 3;
    sbit  DATALENGTH3_bit at SDIO_DLEN.B3;
    const register unsigned short int DATALENGTH4 = 4;
    sbit  DATALENGTH4_bit at SDIO_DLEN.B4;
    const register unsigned short int DATALENGTH5 = 5;
    sbit  DATALENGTH5_bit at SDIO_DLEN.B5;
    const register unsigned short int DATALENGTH6 = 6;
    sbit  DATALENGTH6_bit at SDIO_DLEN.B6;
    const register unsigned short int DATALENGTH7 = 7;
    sbit  DATALENGTH7_bit at SDIO_DLEN.B7;
    const register unsigned short int DATALENGTH8 = 8;
    sbit  DATALENGTH8_bit at SDIO_DLEN.B8;
    const register unsigned short int DATALENGTH9 = 9;
    sbit  DATALENGTH9_bit at SDIO_DLEN.B9;
    const register unsigned short int DATALENGTH10 = 10;
    sbit  DATALENGTH10_bit at SDIO_DLEN.B10;
    const register unsigned short int DATALENGTH11 = 11;
    sbit  DATALENGTH11_bit at SDIO_DLEN.B11;
    const register unsigned short int DATALENGTH12 = 12;
    sbit  DATALENGTH12_bit at SDIO_DLEN.B12;
    const register unsigned short int DATALENGTH13 = 13;
    sbit  DATALENGTH13_bit at SDIO_DLEN.B13;
    const register unsigned short int DATALENGTH14 = 14;
    sbit  DATALENGTH14_bit at SDIO_DLEN.B14;
    const register unsigned short int DATALENGTH15 = 15;
    sbit  DATALENGTH15_bit at SDIO_DLEN.B15;
    const register unsigned short int DATALENGTH16 = 16;
    sbit  DATALENGTH16_bit at SDIO_DLEN.B16;
    const register unsigned short int DATALENGTH17 = 17;
    sbit  DATALENGTH17_bit at SDIO_DLEN.B17;
    const register unsigned short int DATALENGTH18 = 18;
    sbit  DATALENGTH18_bit at SDIO_DLEN.B18;
    const register unsigned short int DATALENGTH19 = 19;
    sbit  DATALENGTH19_bit at SDIO_DLEN.B19;
    const register unsigned short int DATALENGTH20 = 20;
    sbit  DATALENGTH20_bit at SDIO_DLEN.B20;
    const register unsigned short int DATALENGTH21 = 21;
    sbit  DATALENGTH21_bit at SDIO_DLEN.B21;
    const register unsigned short int DATALENGTH22 = 22;
    sbit  DATALENGTH22_bit at SDIO_DLEN.B22;
    const register unsigned short int DATALENGTH23 = 23;
    sbit  DATALENGTH23_bit at SDIO_DLEN.B23;
    const register unsigned short int DATALENGTH24 = 24;
    sbit  DATALENGTH24_bit at SDIO_DLEN.B24;

sfr unsigned long   volatile SDIO_DCTRL           absolute 0x40012C2C;
    sbit  SDIOEN_SDIO_DCTRL_bit at SDIO_DCTRL.B11;
    const register unsigned short int RWMOD = 10;
    sbit  RWMOD_bit at SDIO_DCTRL.B10;
    const register unsigned short int RWSTOP = 9;
    sbit  RWSTOP_bit at SDIO_DCTRL.B9;
    const register unsigned short int RWSTART = 8;
    sbit  RWSTART_bit at SDIO_DCTRL.B8;
    const register unsigned short int DBLOCKSIZE0 = 4;
    sbit  DBLOCKSIZE0_bit at SDIO_DCTRL.B4;
    const register unsigned short int DBLOCKSIZE1 = 5;
    sbit  DBLOCKSIZE1_bit at SDIO_DCTRL.B5;
    const register unsigned short int DBLOCKSIZE2 = 6;
    sbit  DBLOCKSIZE2_bit at SDIO_DCTRL.B6;
    const register unsigned short int DBLOCKSIZE3 = 7;
    sbit  DBLOCKSIZE3_bit at SDIO_DCTRL.B7;
    const register unsigned short int DMAEN = 3;
    sbit  DMAEN_bit at SDIO_DCTRL.B3;
    const register unsigned short int DTMODE = 2;
    sbit  DTMODE_bit at SDIO_DCTRL.B2;
    const register unsigned short int DTDIR = 1;
    sbit  DTDIR_bit at SDIO_DCTRL.B1;
    const register unsigned short int DTEN = 0;
    sbit  DTEN_bit at SDIO_DCTRL.B0;

sfr unsigned long   volatile SDIO_DCOUNT          absolute 0x40012C30;
    const register unsigned short int DATACOUNT0 = 0;
    sbit  DATACOUNT0_bit at SDIO_DCOUNT.B0;
    const register unsigned short int DATACOUNT1 = 1;
    sbit  DATACOUNT1_bit at SDIO_DCOUNT.B1;
    const register unsigned short int DATACOUNT2 = 2;
    sbit  DATACOUNT2_bit at SDIO_DCOUNT.B2;
    const register unsigned short int DATACOUNT3 = 3;
    sbit  DATACOUNT3_bit at SDIO_DCOUNT.B3;
    const register unsigned short int DATACOUNT4 = 4;
    sbit  DATACOUNT4_bit at SDIO_DCOUNT.B4;
    const register unsigned short int DATACOUNT5 = 5;
    sbit  DATACOUNT5_bit at SDIO_DCOUNT.B5;
    const register unsigned short int DATACOUNT6 = 6;
    sbit  DATACOUNT6_bit at SDIO_DCOUNT.B6;
    const register unsigned short int DATACOUNT7 = 7;
    sbit  DATACOUNT7_bit at SDIO_DCOUNT.B7;
    const register unsigned short int DATACOUNT8 = 8;
    sbit  DATACOUNT8_bit at SDIO_DCOUNT.B8;
    const register unsigned short int DATACOUNT9 = 9;
    sbit  DATACOUNT9_bit at SDIO_DCOUNT.B9;
    const register unsigned short int DATACOUNT10 = 10;
    sbit  DATACOUNT10_bit at SDIO_DCOUNT.B10;
    const register unsigned short int DATACOUNT11 = 11;
    sbit  DATACOUNT11_bit at SDIO_DCOUNT.B11;
    const register unsigned short int DATACOUNT12 = 12;
    sbit  DATACOUNT12_bit at SDIO_DCOUNT.B12;
    const register unsigned short int DATACOUNT13 = 13;
    sbit  DATACOUNT13_bit at SDIO_DCOUNT.B13;
    const register unsigned short int DATACOUNT14 = 14;
    sbit  DATACOUNT14_bit at SDIO_DCOUNT.B14;
    const register unsigned short int DATACOUNT15 = 15;
    sbit  DATACOUNT15_bit at SDIO_DCOUNT.B15;
    const register unsigned short int DATACOUNT16 = 16;
    sbit  DATACOUNT16_bit at SDIO_DCOUNT.B16;
    const register unsigned short int DATACOUNT17 = 17;
    sbit  DATACOUNT17_bit at SDIO_DCOUNT.B17;
    const register unsigned short int DATACOUNT18 = 18;
    sbit  DATACOUNT18_bit at SDIO_DCOUNT.B18;
    const register unsigned short int DATACOUNT19 = 19;
    sbit  DATACOUNT19_bit at SDIO_DCOUNT.B19;
    const register unsigned short int DATACOUNT20 = 20;
    sbit  DATACOUNT20_bit at SDIO_DCOUNT.B20;
    const register unsigned short int DATACOUNT21 = 21;
    sbit  DATACOUNT21_bit at SDIO_DCOUNT.B21;
    const register unsigned short int DATACOUNT22 = 22;
    sbit  DATACOUNT22_bit at SDIO_DCOUNT.B22;
    const register unsigned short int DATACOUNT23 = 23;
    sbit  DATACOUNT23_bit at SDIO_DCOUNT.B23;
    const register unsigned short int DATACOUNT24 = 24;
    sbit  DATACOUNT24_bit at SDIO_DCOUNT.B24;

sfr unsigned long   volatile SDIO_STA             absolute 0x40012C34;
    const register unsigned short int CEATAEND = 23;
    sbit  CEATAEND_bit at SDIO_STA.B23;
    const register unsigned short int SDIOIT = 22;
    sbit  SDIOIT_bit at SDIO_STA.B22;
    const register unsigned short int RXDAVL = 21;
    sbit  RXDAVL_bit at SDIO_STA.B21;
    const register unsigned short int TXDAVL = 20;
    sbit  TXDAVL_bit at SDIO_STA.B20;
    const register unsigned short int RXFIFOE = 19;
    sbit  RXFIFOE_bit at SDIO_STA.B19;
    const register unsigned short int TXFIFOE = 18;
    sbit  TXFIFOE_bit at SDIO_STA.B18;
    const register unsigned short int RXFIFOF = 17;
    sbit  RXFIFOF_bit at SDIO_STA.B17;
    const register unsigned short int TXFIFOF = 16;
    sbit  TXFIFOF_bit at SDIO_STA.B16;
    const register unsigned short int RXFIFOHF = 15;
    sbit  RXFIFOHF_bit at SDIO_STA.B15;
    const register unsigned short int TXFIFOHE = 14;
    sbit  TXFIFOHE_bit at SDIO_STA.B14;
    const register unsigned short int RXACT = 13;
    sbit  RXACT_bit at SDIO_STA.B13;
    const register unsigned short int TXACT = 12;
    sbit  TXACT_bit at SDIO_STA.B12;
    const register unsigned short int CMDACT = 11;
    sbit  CMDACT_bit at SDIO_STA.B11;
    const register unsigned short int DBCKEND = 10;
    sbit  DBCKEND_bit at SDIO_STA.B10;
    const register unsigned short int STBITERR = 9;
    sbit  STBITERR_bit at SDIO_STA.B9;
    const register unsigned short int DATAEND = 8;
    sbit  DATAEND_bit at SDIO_STA.B8;
    const register unsigned short int CMDSENT = 7;
    sbit  CMDSENT_bit at SDIO_STA.B7;
    const register unsigned short int CMDREND = 6;
    sbit  CMDREND_bit at SDIO_STA.B6;
    const register unsigned short int RXOVERR = 5;
    sbit  RXOVERR_bit at SDIO_STA.B5;
    const register unsigned short int TXUNDERR = 4;
    sbit  TXUNDERR_bit at SDIO_STA.B4;
    const register unsigned short int DTIMEOUT = 3;
    sbit  DTIMEOUT_bit at SDIO_STA.B3;
    const register unsigned short int CTIMEOUT = 2;
    sbit  CTIMEOUT_bit at SDIO_STA.B2;
    const register unsigned short int DCRCFAIL = 1;
    sbit  DCRCFAIL_bit at SDIO_STA.B1;
    const register unsigned short int CCRCFAIL = 0;
    sbit  CCRCFAIL_bit at SDIO_STA.B0;

sfr unsigned long   volatile SDIO_ICR             absolute 0x40012C38;
    const register unsigned short int CEATAENDC = 23;
    sbit  CEATAENDC_bit at SDIO_ICR.B23;
    const register unsigned short int SDIOITC = 22;
    sbit  SDIOITC_bit at SDIO_ICR.B22;
    const register unsigned short int DBCKENDC = 10;
    sbit  DBCKENDC_bit at SDIO_ICR.B10;
    const register unsigned short int STBITERRC = 9;
    sbit  STBITERRC_bit at SDIO_ICR.B9;
    const register unsigned short int DATAENDC = 8;
    sbit  DATAENDC_bit at SDIO_ICR.B8;
    const register unsigned short int CMDSENTC = 7;
    sbit  CMDSENTC_bit at SDIO_ICR.B7;
    const register unsigned short int CMDRENDC = 6;
    sbit  CMDRENDC_bit at SDIO_ICR.B6;
    const register unsigned short int RXOVERRC = 5;
    sbit  RXOVERRC_bit at SDIO_ICR.B5;
    const register unsigned short int TXUNDERRC = 4;
    sbit  TXUNDERRC_bit at SDIO_ICR.B4;
    const register unsigned short int DTIMEOUTC = 3;
    sbit  DTIMEOUTC_bit at SDIO_ICR.B3;
    const register unsigned short int CTIMEOUTC = 2;
    sbit  CTIMEOUTC_bit at SDIO_ICR.B2;
    const register unsigned short int DCRCFAILC = 1;
    sbit  DCRCFAILC_bit at SDIO_ICR.B1;
    const register unsigned short int CCRCFAILC = 0;
    sbit  CCRCFAILC_bit at SDIO_ICR.B0;

sfr unsigned long   volatile SDIO_MASK            absolute 0x40012C3C;
    const register unsigned short int CEATAENDIE = 23;
    sbit  CEATAENDIE_bit at SDIO_MASK.B23;
    const register unsigned short int SDIOITIE = 22;
    sbit  SDIOITIE_bit at SDIO_MASK.B22;
    const register unsigned short int RXDAVLIE = 21;
    sbit  RXDAVLIE_bit at SDIO_MASK.B21;
    const register unsigned short int TXDAVLIE = 20;
    sbit  TXDAVLIE_bit at SDIO_MASK.B20;
    const register unsigned short int RXFIFOEIE = 19;
    sbit  RXFIFOEIE_bit at SDIO_MASK.B19;
    const register unsigned short int TXFIFOEIE = 18;
    sbit  TXFIFOEIE_bit at SDIO_MASK.B18;
    const register unsigned short int RXFIFOFIE = 17;
    sbit  RXFIFOFIE_bit at SDIO_MASK.B17;
    const register unsigned short int TXFIFOFIE = 16;
    sbit  TXFIFOFIE_bit at SDIO_MASK.B16;
    const register unsigned short int RXFIFOHFIE = 15;
    sbit  RXFIFOHFIE_bit at SDIO_MASK.B15;
    const register unsigned short int TXFIFOHEIE = 14;
    sbit  TXFIFOHEIE_bit at SDIO_MASK.B14;
    const register unsigned short int RXACTIE = 13;
    sbit  RXACTIE_bit at SDIO_MASK.B13;
    const register unsigned short int TXACTIE = 12;
    sbit  TXACTIE_bit at SDIO_MASK.B12;
    const register unsigned short int CMDACTIE = 11;
    sbit  CMDACTIE_bit at SDIO_MASK.B11;
    const register unsigned short int DBCKENDIE = 10;
    sbit  DBCKENDIE_bit at SDIO_MASK.B10;
    const register unsigned short int STBITERRIE = 9;
    sbit  STBITERRIE_bit at SDIO_MASK.B9;
    const register unsigned short int DATAENDIE = 8;
    sbit  DATAENDIE_bit at SDIO_MASK.B8;
    const register unsigned short int CMDSENTIE = 7;
    sbit  CMDSENTIE_bit at SDIO_MASK.B7;
    const register unsigned short int CMDRENDIE = 6;
    sbit  CMDRENDIE_bit at SDIO_MASK.B6;
    const register unsigned short int RXOVERRIE = 5;
    sbit  RXOVERRIE_bit at SDIO_MASK.B5;
    const register unsigned short int TXUNDERRIE = 4;
    sbit  TXUNDERRIE_bit at SDIO_MASK.B4;
    const register unsigned short int DTIMEOUTIE = 3;
    sbit  DTIMEOUTIE_bit at SDIO_MASK.B3;
    const register unsigned short int CTIMEOUTIE = 2;
    sbit  CTIMEOUTIE_bit at SDIO_MASK.B2;
    const register unsigned short int DCRCFAILIE = 1;
    sbit  DCRCFAILIE_bit at SDIO_MASK.B1;
    const register unsigned short int CCRCFAILIE = 0;
    sbit  CCRCFAILIE_bit at SDIO_MASK.B0;

sfr unsigned long   volatile SDIO_FIFOCNT         absolute 0x40012C48;
    const register unsigned short int FIFOCOUNT0 = 0;
    sbit  FIFOCOUNT0_bit at SDIO_FIFOCNT.B0;
    const register unsigned short int FIFOCOUNT1 = 1;
    sbit  FIFOCOUNT1_bit at SDIO_FIFOCNT.B1;
    const register unsigned short int FIFOCOUNT2 = 2;
    sbit  FIFOCOUNT2_bit at SDIO_FIFOCNT.B2;
    const register unsigned short int FIFOCOUNT3 = 3;
    sbit  FIFOCOUNT3_bit at SDIO_FIFOCNT.B3;
    const register unsigned short int FIFOCOUNT4 = 4;
    sbit  FIFOCOUNT4_bit at SDIO_FIFOCNT.B4;
    const register unsigned short int FIFOCOUNT5 = 5;
    sbit  FIFOCOUNT5_bit at SDIO_FIFOCNT.B5;
    const register unsigned short int FIFOCOUNT6 = 6;
    sbit  FIFOCOUNT6_bit at SDIO_FIFOCNT.B6;
    const register unsigned short int FIFOCOUNT7 = 7;
    sbit  FIFOCOUNT7_bit at SDIO_FIFOCNT.B7;
    const register unsigned short int FIFOCOUNT8 = 8;
    sbit  FIFOCOUNT8_bit at SDIO_FIFOCNT.B8;
    const register unsigned short int FIFOCOUNT9 = 9;
    sbit  FIFOCOUNT9_bit at SDIO_FIFOCNT.B9;
    const register unsigned short int FIFOCOUNT10 = 10;
    sbit  FIFOCOUNT10_bit at SDIO_FIFOCNT.B10;
    const register unsigned short int FIFOCOUNT11 = 11;
    sbit  FIFOCOUNT11_bit at SDIO_FIFOCNT.B11;
    const register unsigned short int FIFOCOUNT12 = 12;
    sbit  FIFOCOUNT12_bit at SDIO_FIFOCNT.B12;
    const register unsigned short int FIFOCOUNT13 = 13;
    sbit  FIFOCOUNT13_bit at SDIO_FIFOCNT.B13;
    const register unsigned short int FIFOCOUNT14 = 14;
    sbit  FIFOCOUNT14_bit at SDIO_FIFOCNT.B14;
    const register unsigned short int FIFOCOUNT15 = 15;
    sbit  FIFOCOUNT15_bit at SDIO_FIFOCNT.B15;
    const register unsigned short int FIFOCOUNT16 = 16;
    sbit  FIFOCOUNT16_bit at SDIO_FIFOCNT.B16;
    const register unsigned short int FIFOCOUNT17 = 17;
    sbit  FIFOCOUNT17_bit at SDIO_FIFOCNT.B17;
    const register unsigned short int FIFOCOUNT18 = 18;
    sbit  FIFOCOUNT18_bit at SDIO_FIFOCNT.B18;
    const register unsigned short int FIFOCOUNT19 = 19;
    sbit  FIFOCOUNT19_bit at SDIO_FIFOCNT.B19;
    const register unsigned short int FIFOCOUNT20 = 20;
    sbit  FIFOCOUNT20_bit at SDIO_FIFOCNT.B20;
    const register unsigned short int FIFOCOUNT21 = 21;
    sbit  FIFOCOUNT21_bit at SDIO_FIFOCNT.B21;
    const register unsigned short int FIFOCOUNT22 = 22;
    sbit  FIFOCOUNT22_bit at SDIO_FIFOCNT.B22;
    const register unsigned short int FIFOCOUNT23 = 23;
    sbit  FIFOCOUNT23_bit at SDIO_FIFOCNT.B23;

sfr unsigned long   volatile SDIO_FIFO            absolute 0x40012C80;
    const register unsigned short int FIFOData0 = 0;
    sbit  FIFOData0_bit at SDIO_FIFO.B0;
    const register unsigned short int FIFOData1 = 1;
    sbit  FIFOData1_bit at SDIO_FIFO.B1;
    const register unsigned short int FIFOData2 = 2;
    sbit  FIFOData2_bit at SDIO_FIFO.B2;
    const register unsigned short int FIFOData3 = 3;
    sbit  FIFOData3_bit at SDIO_FIFO.B3;
    const register unsigned short int FIFOData4 = 4;
    sbit  FIFOData4_bit at SDIO_FIFO.B4;
    const register unsigned short int FIFOData5 = 5;
    sbit  FIFOData5_bit at SDIO_FIFO.B5;
    const register unsigned short int FIFOData6 = 6;
    sbit  FIFOData6_bit at SDIO_FIFO.B6;
    const register unsigned short int FIFOData7 = 7;
    sbit  FIFOData7_bit at SDIO_FIFO.B7;
    const register unsigned short int FIFOData8 = 8;
    sbit  FIFOData8_bit at SDIO_FIFO.B8;
    const register unsigned short int FIFOData9 = 9;
    sbit  FIFOData9_bit at SDIO_FIFO.B9;
    const register unsigned short int FIFOData10 = 10;
    sbit  FIFOData10_bit at SDIO_FIFO.B10;
    const register unsigned short int FIFOData11 = 11;
    sbit  FIFOData11_bit at SDIO_FIFO.B11;
    const register unsigned short int FIFOData12 = 12;
    sbit  FIFOData12_bit at SDIO_FIFO.B12;
    const register unsigned short int FIFOData13 = 13;
    sbit  FIFOData13_bit at SDIO_FIFO.B13;
    const register unsigned short int FIFOData14 = 14;
    sbit  FIFOData14_bit at SDIO_FIFO.B14;
    const register unsigned short int FIFOData15 = 15;
    sbit  FIFOData15_bit at SDIO_FIFO.B15;
    const register unsigned short int FIFOData16 = 16;
    sbit  FIFOData16_bit at SDIO_FIFO.B16;
    const register unsigned short int FIFOData17 = 17;
    sbit  FIFOData17_bit at SDIO_FIFO.B17;
    const register unsigned short int FIFOData18 = 18;
    sbit  FIFOData18_bit at SDIO_FIFO.B18;
    const register unsigned short int FIFOData19 = 19;
    sbit  FIFOData19_bit at SDIO_FIFO.B19;
    const register unsigned short int FIFOData20 = 20;
    sbit  FIFOData20_bit at SDIO_FIFO.B20;
    const register unsigned short int FIFOData21 = 21;
    sbit  FIFOData21_bit at SDIO_FIFO.B21;
    const register unsigned short int FIFOData22 = 22;
    sbit  FIFOData22_bit at SDIO_FIFO.B22;
    const register unsigned short int FIFOData23 = 23;
    sbit  FIFOData23_bit at SDIO_FIFO.B23;
    const register unsigned short int FIFOData24 = 24;
    sbit  FIFOData24_bit at SDIO_FIFO.B24;
    const register unsigned short int FIFOData25 = 25;
    sbit  FIFOData25_bit at SDIO_FIFO.B25;
    const register unsigned short int FIFOData26 = 26;
    sbit  FIFOData26_bit at SDIO_FIFO.B26;
    const register unsigned short int FIFOData27 = 27;
    sbit  FIFOData27_bit at SDIO_FIFO.B27;
    const register unsigned short int FIFOData28 = 28;
    sbit  FIFOData28_bit at SDIO_FIFO.B28;
    const register unsigned short int FIFOData29 = 29;
    sbit  FIFOData29_bit at SDIO_FIFO.B29;
    const register unsigned short int FIFOData30 = 30;
    sbit  FIFOData30_bit at SDIO_FIFO.B30;
    const register unsigned short int FIFOData31 = 31;
    sbit  FIFOData31_bit at SDIO_FIFO.B31;

sfr unsigned long   volatile SYSCFG_MEMRM         absolute 0x40013800;
    const register unsigned short int MEM_MODE0 = 0;
    sbit  MEM_MODE0_bit at SYSCFG_MEMRM.B0;
    const register unsigned short int MEM_MODE1 = 1;
    sbit  MEM_MODE1_bit at SYSCFG_MEMRM.B1;

sfr unsigned long   volatile SYSCFG_PMC           absolute 0x40013804;
    const register unsigned short int ADC1DC2 = 16;
    sbit  ADC1DC2_bit at SYSCFG_PMC.B16;

sfr unsigned long   volatile SYSCFG_EXTICR1       absolute 0x40013808;
    const register unsigned short int EXTI30 = 12;
    sbit  EXTI30_bit at SYSCFG_EXTICR1.B12;
    const register unsigned short int EXTI31 = 13;
    sbit  EXTI31_bit at SYSCFG_EXTICR1.B13;
    const register unsigned short int EXTI32 = 14;
    sbit  EXTI32_bit at SYSCFG_EXTICR1.B14;
    const register unsigned short int EXTI33 = 15;
    sbit  EXTI33_bit at SYSCFG_EXTICR1.B15;
    const register unsigned short int EXTI20 = 8;
    sbit  EXTI20_bit at SYSCFG_EXTICR1.B8;
    const register unsigned short int EXTI21 = 9;
    sbit  EXTI21_bit at SYSCFG_EXTICR1.B9;
    const register unsigned short int EXTI22 = 10;
    sbit  EXTI22_bit at SYSCFG_EXTICR1.B10;
    const register unsigned short int EXTI23 = 11;
    sbit  EXTI23_bit at SYSCFG_EXTICR1.B11;
    const register unsigned short int EXTI10 = 4;
    sbit  EXTI10_bit at SYSCFG_EXTICR1.B4;
    const register unsigned short int EXTI11 = 5;
    sbit  EXTI11_bit at SYSCFG_EXTICR1.B5;
    const register unsigned short int EXTI12 = 6;
    sbit  EXTI12_bit at SYSCFG_EXTICR1.B6;
    const register unsigned short int EXTI13 = 7;
    sbit  EXTI13_bit at SYSCFG_EXTICR1.B7;
    const register unsigned short int EXTI00 = 0;
    sbit  EXTI00_bit at SYSCFG_EXTICR1.B0;
    const register unsigned short int EXTI01 = 1;
    sbit  EXTI01_bit at SYSCFG_EXTICR1.B1;
    const register unsigned short int EXTI02 = 2;
    sbit  EXTI02_bit at SYSCFG_EXTICR1.B2;
    const register unsigned short int EXTI03 = 3;
    sbit  EXTI03_bit at SYSCFG_EXTICR1.B3;

sfr unsigned long   volatile SYSCFG_EXTICR2       absolute 0x4001380C;
    const register unsigned short int EXTI70 = 12;
    sbit  EXTI70_bit at SYSCFG_EXTICR2.B12;
    const register unsigned short int EXTI71 = 13;
    sbit  EXTI71_bit at SYSCFG_EXTICR2.B13;
    const register unsigned short int EXTI72 = 14;
    sbit  EXTI72_bit at SYSCFG_EXTICR2.B14;
    const register unsigned short int EXTI73 = 15;
    sbit  EXTI73_bit at SYSCFG_EXTICR2.B15;
    const register unsigned short int EXTI60 = 8;
    sbit  EXTI60_bit at SYSCFG_EXTICR2.B8;
    const register unsigned short int EXTI61 = 9;
    sbit  EXTI61_bit at SYSCFG_EXTICR2.B9;
    const register unsigned short int EXTI62 = 10;
    sbit  EXTI62_bit at SYSCFG_EXTICR2.B10;
    const register unsigned short int EXTI63 = 11;
    sbit  EXTI63_bit at SYSCFG_EXTICR2.B11;
    const register unsigned short int EXTI50 = 4;
    sbit  EXTI50_bit at SYSCFG_EXTICR2.B4;
    const register unsigned short int EXTI51 = 5;
    sbit  EXTI51_bit at SYSCFG_EXTICR2.B5;
    const register unsigned short int EXTI52 = 6;
    sbit  EXTI52_bit at SYSCFG_EXTICR2.B6;
    const register unsigned short int EXTI53 = 7;
    sbit  EXTI53_bit at SYSCFG_EXTICR2.B7;
    const register unsigned short int EXTI40 = 0;
    sbit  EXTI40_bit at SYSCFG_EXTICR2.B0;
    const register unsigned short int EXTI41 = 1;
    sbit  EXTI41_bit at SYSCFG_EXTICR2.B1;
    const register unsigned short int EXTI42 = 2;
    sbit  EXTI42_bit at SYSCFG_EXTICR2.B2;
    const register unsigned short int EXTI43 = 3;
    sbit  EXTI43_bit at SYSCFG_EXTICR2.B3;

sfr unsigned long   volatile SYSCFG_EXTICR3       absolute 0x40013810;
    const register unsigned short int EXTI110 = 12;
    sbit  EXTI110_bit at SYSCFG_EXTICR3.B12;
    const register unsigned short int EXTI111 = 13;
    sbit  EXTI111_bit at SYSCFG_EXTICR3.B13;
    const register unsigned short int EXTI112 = 14;
    sbit  EXTI112_bit at SYSCFG_EXTICR3.B14;
    const register unsigned short int EXTI113 = 15;
    sbit  EXTI113_bit at SYSCFG_EXTICR3.B15;
    const register unsigned short int EXTI100 = 8;
    sbit  EXTI100_bit at SYSCFG_EXTICR3.B8;
    const register unsigned short int EXTI101 = 9;
    sbit  EXTI101_bit at SYSCFG_EXTICR3.B9;
    const register unsigned short int EXTI102 = 10;
    sbit  EXTI102_bit at SYSCFG_EXTICR3.B10;
    const register unsigned short int EXTI103 = 11;
    sbit  EXTI103_bit at SYSCFG_EXTICR3.B11;
    const register unsigned short int EXTI90 = 4;
    sbit  EXTI90_bit at SYSCFG_EXTICR3.B4;
    const register unsigned short int EXTI91 = 5;
    sbit  EXTI91_bit at SYSCFG_EXTICR3.B5;
    const register unsigned short int EXTI92 = 6;
    sbit  EXTI92_bit at SYSCFG_EXTICR3.B6;
    const register unsigned short int EXTI93 = 7;
    sbit  EXTI93_bit at SYSCFG_EXTICR3.B7;
    const register unsigned short int EXTI80 = 0;
    sbit  EXTI80_bit at SYSCFG_EXTICR3.B0;
    const register unsigned short int EXTI81 = 1;
    sbit  EXTI81_bit at SYSCFG_EXTICR3.B1;
    const register unsigned short int EXTI82 = 2;
    sbit  EXTI82_bit at SYSCFG_EXTICR3.B2;
    const register unsigned short int EXTI83 = 3;
    sbit  EXTI83_bit at SYSCFG_EXTICR3.B3;

sfr unsigned long   volatile SYSCFG_EXTICR4       absolute 0x40013814;
    const register unsigned short int EXTI150 = 12;
    sbit  EXTI150_bit at SYSCFG_EXTICR4.B12;
    const register unsigned short int EXTI151 = 13;
    sbit  EXTI151_bit at SYSCFG_EXTICR4.B13;
    const register unsigned short int EXTI152 = 14;
    sbit  EXTI152_bit at SYSCFG_EXTICR4.B14;
    const register unsigned short int EXTI153 = 15;
    sbit  EXTI153_bit at SYSCFG_EXTICR4.B15;
    const register unsigned short int EXTI140 = 8;
    sbit  EXTI140_bit at SYSCFG_EXTICR4.B8;
    const register unsigned short int EXTI141 = 9;
    sbit  EXTI141_bit at SYSCFG_EXTICR4.B9;
    const register unsigned short int EXTI142 = 10;
    sbit  EXTI142_bit at SYSCFG_EXTICR4.B10;
    const register unsigned short int EXTI143 = 11;
    sbit  EXTI143_bit at SYSCFG_EXTICR4.B11;
    const register unsigned short int EXTI130 = 4;
    sbit  EXTI130_bit at SYSCFG_EXTICR4.B4;
    const register unsigned short int EXTI131 = 5;
    sbit  EXTI131_bit at SYSCFG_EXTICR4.B5;
    const register unsigned short int EXTI132 = 6;
    sbit  EXTI132_bit at SYSCFG_EXTICR4.B6;
    const register unsigned short int EXTI133 = 7;
    sbit  EXTI133_bit at SYSCFG_EXTICR4.B7;
    const register unsigned short int EXTI120 = 0;
    sbit  EXTI120_bit at SYSCFG_EXTICR4.B0;
    const register unsigned short int EXTI121 = 1;
    sbit  EXTI121_bit at SYSCFG_EXTICR4.B1;
    const register unsigned short int EXTI122 = 2;
    sbit  EXTI122_bit at SYSCFG_EXTICR4.B2;
    const register unsigned short int EXTI123 = 3;
    sbit  EXTI123_bit at SYSCFG_EXTICR4.B3;

sfr unsigned long   volatile SYSCFG_CMPCR         absolute 0x40013820;
    const register unsigned short int READY = 8;
    sbit  READY_bit at SYSCFG_CMPCR.B8;
    const register unsigned short int CMP_PD = 0;
    sbit  CMP_PD_bit at SYSCFG_CMPCR.B0;

sfr unsigned long   volatile SYSCFG_I2C_BUFOUT    absolute 0x4001382C;
    const register unsigned short int I2C4SCL = 0;
    sbit  I2C4SCL_bit at SYSCFG_I2C_BUFOUT.B0;
    const register unsigned short int I2C4SDA = 1;
    sbit  I2C4SDA_bit at SYSCFG_I2C_BUFOUT.B1;

sfr unsigned long   volatile TIM1_CR1             absolute 0x40010000;
    const register unsigned short int CKD0 = 8;
    sbit  CKD0_bit at TIM1_CR1.B8;
    const register unsigned short int CKD1 = 9;
    sbit  CKD1_bit at TIM1_CR1.B9;
    const register unsigned short int ARPE = 7;
    sbit  ARPE_bit at TIM1_CR1.B7;
    const register unsigned short int CMS0 = 5;
    sbit  CMS0_bit at TIM1_CR1.B5;
    const register unsigned short int CMS1 = 6;
    sbit  CMS1_bit at TIM1_CR1.B6;
    const register unsigned short int DIR_ = 4;
    sbit  DIR_bit at TIM1_CR1.B4;
    const register unsigned short int OPM = 3;
    sbit  OPM_bit at TIM1_CR1.B3;
    const register unsigned short int URS = 2;
    sbit  URS_bit at TIM1_CR1.B2;
    const register unsigned short int UDIS = 1;
    sbit  UDIS_bit at TIM1_CR1.B1;
    const register unsigned short int CEN = 0;
    sbit  CEN_bit at TIM1_CR1.B0;

sfr unsigned long   volatile TIM1_CR2             absolute 0x40010004;
    const register unsigned short int OIS4 = 14;
    sbit  OIS4_bit at TIM1_CR2.B14;
    const register unsigned short int OIS3N = 13;
    sbit  OIS3N_bit at TIM1_CR2.B13;
    const register unsigned short int OIS3 = 12;
    sbit  OIS3_bit at TIM1_CR2.B12;
    const register unsigned short int OIS2N = 11;
    sbit  OIS2N_bit at TIM1_CR2.B11;
    const register unsigned short int OIS2 = 10;
    sbit  OIS2_bit at TIM1_CR2.B10;
    const register unsigned short int OIS1N = 9;
    sbit  OIS1N_bit at TIM1_CR2.B9;
    const register unsigned short int OIS1 = 8;
    sbit  OIS1_bit at TIM1_CR2.B8;
    const register unsigned short int TI1S = 7;
    sbit  TI1S_bit at TIM1_CR2.B7;
    const register unsigned short int MMS0 = 4;
    sbit  MMS0_bit at TIM1_CR2.B4;
    const register unsigned short int MMS1 = 5;
    sbit  MMS1_bit at TIM1_CR2.B5;
    const register unsigned short int MMS2 = 6;
    sbit  MMS2_bit at TIM1_CR2.B6;
    const register unsigned short int CCDS = 3;
    sbit  CCDS_bit at TIM1_CR2.B3;
    const register unsigned short int CCUS = 2;
    sbit  CCUS_bit at TIM1_CR2.B2;
    const register unsigned short int CCPC = 0;
    sbit  CCPC_bit at TIM1_CR2.B0;

sfr unsigned long   volatile TIM1_SMCR            absolute 0x40010008;
    const register unsigned short int ETP = 15;
    sbit  ETP_bit at TIM1_SMCR.B15;
    const register unsigned short int ECE = 14;
    sbit  ECE_bit at TIM1_SMCR.B14;
    const register unsigned short int ETPS0 = 12;
    sbit  ETPS0_bit at TIM1_SMCR.B12;
    const register unsigned short int ETPS1 = 13;
    sbit  ETPS1_bit at TIM1_SMCR.B13;
    const register unsigned short int ETF0 = 8;
    sbit  ETF0_bit at TIM1_SMCR.B8;
    const register unsigned short int ETF1 = 9;
    sbit  ETF1_bit at TIM1_SMCR.B9;
    const register unsigned short int ETF2 = 10;
    sbit  ETF2_bit at TIM1_SMCR.B10;
    const register unsigned short int ETF3 = 11;
    sbit  ETF3_bit at TIM1_SMCR.B11;
    const register unsigned short int MSM = 7;
    sbit  MSM_bit at TIM1_SMCR.B7;
    const register unsigned short int TS0 = 4;
    sbit  TS0_bit at TIM1_SMCR.B4;
    const register unsigned short int TS1 = 5;
    sbit  TS1_bit at TIM1_SMCR.B5;
    const register unsigned short int TS2 = 6;
    sbit  TS2_bit at TIM1_SMCR.B6;
    const register unsigned short int SMS0 = 0;
    sbit  SMS0_bit at TIM1_SMCR.B0;
    const register unsigned short int SMS1 = 1;
    sbit  SMS1_bit at TIM1_SMCR.B1;
    const register unsigned short int SMS2 = 2;
    sbit  SMS2_bit at TIM1_SMCR.B2;

sfr unsigned long   volatile TIM1_DIER            absolute 0x4001000C;
    const register unsigned short int TDE = 14;
    sbit  TDE_bit at TIM1_DIER.B14;
    const register unsigned short int COMDE = 13;
    sbit  COMDE_bit at TIM1_DIER.B13;
    const register unsigned short int CC4DE = 12;
    sbit  CC4DE_bit at TIM1_DIER.B12;
    const register unsigned short int CC3DE = 11;
    sbit  CC3DE_bit at TIM1_DIER.B11;
    const register unsigned short int CC2DE = 10;
    sbit  CC2DE_bit at TIM1_DIER.B10;
    const register unsigned short int CC1DE = 9;
    sbit  CC1DE_bit at TIM1_DIER.B9;
    const register unsigned short int UDE = 8;
    sbit  UDE_bit at TIM1_DIER.B8;
    const register unsigned short int BIE = 7;
    sbit  BIE_bit at TIM1_DIER.B7;
    const register unsigned short int TIE = 6;
    sbit  TIE_bit at TIM1_DIER.B6;
    const register unsigned short int COMIE = 5;
    sbit  COMIE_bit at TIM1_DIER.B5;
    const register unsigned short int CC4IE = 4;
    sbit  CC4IE_bit at TIM1_DIER.B4;
    const register unsigned short int CC3IE = 3;
    sbit  CC3IE_bit at TIM1_DIER.B3;
    const register unsigned short int CC2IE = 2;
    sbit  CC2IE_bit at TIM1_DIER.B2;
    const register unsigned short int CC1IE = 1;
    sbit  CC1IE_bit at TIM1_DIER.B1;
    const register unsigned short int UIE = 0;
    sbit  UIE_bit at TIM1_DIER.B0;

sfr unsigned long   volatile TIM1_SR              absolute 0x40010010;
    const register unsigned short int CC4OF = 12;
    sbit  CC4OF_bit at TIM1_SR.B12;
    const register unsigned short int CC3OF = 11;
    sbit  CC3OF_bit at TIM1_SR.B11;
    const register unsigned short int CC2OF = 10;
    sbit  CC2OF_bit at TIM1_SR.B10;
    const register unsigned short int CC1OF = 9;
    sbit  CC1OF_bit at TIM1_SR.B9;
    const register unsigned short int BIF = 7;
    sbit  BIF_bit at TIM1_SR.B7;
    const register unsigned short int TIF = 6;
    sbit  TIF_bit at TIM1_SR.B6;
    const register unsigned short int COMIF = 5;
    sbit  COMIF_bit at TIM1_SR.B5;
    const register unsigned short int CC4IF = 4;
    sbit  CC4IF_bit at TIM1_SR.B4;
    const register unsigned short int CC3IF = 3;
    sbit  CC3IF_bit at TIM1_SR.B3;
    const register unsigned short int CC2IF = 2;
    sbit  CC2IF_bit at TIM1_SR.B2;
    const register unsigned short int CC1IF = 1;
    sbit  CC1IF_bit at TIM1_SR.B1;
    const register unsigned short int UIF = 0;
    sbit  UIF_bit at TIM1_SR.B0;

sfr unsigned long   volatile TIM1_EGR             absolute 0x40010014;
    const register unsigned short int BG = 7;
    sbit  BG_bit at TIM1_EGR.B7;
    const register unsigned short int TG = 6;
    sbit  TG_bit at TIM1_EGR.B6;
    const register unsigned short int COMG = 5;
    sbit  COMG_bit at TIM1_EGR.B5;
    const register unsigned short int CC4G = 4;
    sbit  CC4G_bit at TIM1_EGR.B4;
    const register unsigned short int CC3G = 3;
    sbit  CC3G_bit at TIM1_EGR.B3;
    const register unsigned short int CC2G = 2;
    sbit  CC2G_bit at TIM1_EGR.B2;
    const register unsigned short int CC1G = 1;
    sbit  CC1G_bit at TIM1_EGR.B1;
    const register unsigned short int UG = 0;
    sbit  UG_bit at TIM1_EGR.B0;

sfr unsigned long   volatile TIM1_CCMR1_Output    absolute 0x40010018;
    const register unsigned short int OC2CE = 15;
    sbit  OC2CE_bit at TIM1_CCMR1_Output.B15;
    const register unsigned short int OC2M0 = 12;
    sbit  OC2M0_bit at TIM1_CCMR1_Output.B12;
    const register unsigned short int OC2M1 = 13;
    sbit  OC2M1_bit at TIM1_CCMR1_Output.B13;
    const register unsigned short int OC2M2 = 14;
    sbit  OC2M2_bit at TIM1_CCMR1_Output.B14;
    const register unsigned short int OC2PE = 11;
    sbit  OC2PE_bit at TIM1_CCMR1_Output.B11;
    const register unsigned short int OC2FE = 10;
    sbit  OC2FE_bit at TIM1_CCMR1_Output.B10;
    const register unsigned short int CC2S0 = 8;
    sbit  CC2S0_bit at TIM1_CCMR1_Output.B8;
    const register unsigned short int CC2S1 = 9;
    sbit  CC2S1_bit at TIM1_CCMR1_Output.B9;
    const register unsigned short int OC1CE = 7;
    sbit  OC1CE_bit at TIM1_CCMR1_Output.B7;
    const register unsigned short int OC1M0 = 4;
    sbit  OC1M0_bit at TIM1_CCMR1_Output.B4;
    const register unsigned short int OC1M1 = 5;
    sbit  OC1M1_bit at TIM1_CCMR1_Output.B5;
    const register unsigned short int OC1M2 = 6;
    sbit  OC1M2_bit at TIM1_CCMR1_Output.B6;
    const register unsigned short int OC1PE = 3;
    sbit  OC1PE_bit at TIM1_CCMR1_Output.B3;
    const register unsigned short int OC1FE = 2;
    sbit  OC1FE_bit at TIM1_CCMR1_Output.B2;
    const register unsigned short int CC1S0 = 0;
    sbit  CC1S0_bit at TIM1_CCMR1_Output.B0;
    const register unsigned short int CC1S1 = 1;
    sbit  CC1S1_bit at TIM1_CCMR1_Output.B1;

sfr unsigned long   volatile TIM1_CCMR1_Input     absolute 0x40010018;
    const register unsigned short int IC2F0 = 12;
    sbit  IC2F0_bit at TIM1_CCMR1_Input.B12;
    const register unsigned short int IC2F1 = 13;
    sbit  IC2F1_bit at TIM1_CCMR1_Input.B13;
    const register unsigned short int IC2F2 = 14;
    sbit  IC2F2_bit at TIM1_CCMR1_Input.B14;
    const register unsigned short int IC2F3 = 15;
    sbit  IC2F3_bit at TIM1_CCMR1_Input.B15;
    const register unsigned short int IC2PCS0 = 10;
    sbit  IC2PCS0_bit at TIM1_CCMR1_Input.B10;
    const register unsigned short int IC2PCS1 = 11;
    sbit  IC2PCS1_bit at TIM1_CCMR1_Input.B11;
    sbit  CC2S0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B8;
    sbit  CC2S1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B9;
    const register unsigned short int IC1F0 = 4;
    sbit  IC1F0_bit at TIM1_CCMR1_Input.B4;
    const register unsigned short int IC1F1 = 5;
    sbit  IC1F1_bit at TIM1_CCMR1_Input.B5;
    const register unsigned short int IC1F2 = 6;
    sbit  IC1F2_bit at TIM1_CCMR1_Input.B6;
    const register unsigned short int IC1F3 = 7;
    sbit  IC1F3_bit at TIM1_CCMR1_Input.B7;
    const register unsigned short int ICPCS0 = 2;
    sbit  ICPCS0_bit at TIM1_CCMR1_Input.B2;
    const register unsigned short int ICPCS1 = 3;
    sbit  ICPCS1_bit at TIM1_CCMR1_Input.B3;
    sbit  CC1S0_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B0;
    sbit  CC1S1_TIM1_CCMR1_Input_bit at TIM1_CCMR1_Input.B1;

sfr unsigned long   volatile TIM1_CCMR2_Output    absolute 0x4001001C;
    const register unsigned short int OC4CE = 15;
    sbit  OC4CE_bit at TIM1_CCMR2_Output.B15;
    const register unsigned short int OC4M0 = 12;
    sbit  OC4M0_bit at TIM1_CCMR2_Output.B12;
    const register unsigned short int OC4M1 = 13;
    sbit  OC4M1_bit at TIM1_CCMR2_Output.B13;
    const register unsigned short int OC4M2 = 14;
    sbit  OC4M2_bit at TIM1_CCMR2_Output.B14;
    const register unsigned short int OC4PE = 11;
    sbit  OC4PE_bit at TIM1_CCMR2_Output.B11;
    const register unsigned short int OC4FE = 10;
    sbit  OC4FE_bit at TIM1_CCMR2_Output.B10;
    const register unsigned short int CC4S0 = 8;
    sbit  CC4S0_bit at TIM1_CCMR2_Output.B8;
    const register unsigned short int CC4S1 = 9;
    sbit  CC4S1_bit at TIM1_CCMR2_Output.B9;
    const register unsigned short int OC3CE = 7;
    sbit  OC3CE_bit at TIM1_CCMR2_Output.B7;
    const register unsigned short int OC3M0 = 4;
    sbit  OC3M0_bit at TIM1_CCMR2_Output.B4;
    const register unsigned short int OC3M1 = 5;
    sbit  OC3M1_bit at TIM1_CCMR2_Output.B5;
    const register unsigned short int OC3M2 = 6;
    sbit  OC3M2_bit at TIM1_CCMR2_Output.B6;
    const register unsigned short int OC3PE = 3;
    sbit  OC3PE_bit at TIM1_CCMR2_Output.B3;
    const register unsigned short int OC3FE = 2;
    sbit  OC3FE_bit at TIM1_CCMR2_Output.B2;
    const register unsigned short int CC3S0 = 0;
    sbit  CC3S0_bit at TIM1_CCMR2_Output.B0;
    const register unsigned short int CC3S1 = 1;
    sbit  CC3S1_bit at TIM1_CCMR2_Output.B1;

sfr unsigned long   volatile TIM1_CCMR2_Input     absolute 0x4001001C;
    const register unsigned short int IC4F0 = 12;
    sbit  IC4F0_bit at TIM1_CCMR2_Input.B12;
    const register unsigned short int IC4F1 = 13;
    sbit  IC4F1_bit at TIM1_CCMR2_Input.B13;
    const register unsigned short int IC4F2 = 14;
    sbit  IC4F2_bit at TIM1_CCMR2_Input.B14;
    const register unsigned short int IC4F3 = 15;
    sbit  IC4F3_bit at TIM1_CCMR2_Input.B15;
    const register unsigned short int IC4PSC0 = 10;
    sbit  IC4PSC0_bit at TIM1_CCMR2_Input.B10;
    const register unsigned short int IC4PSC1 = 11;
    sbit  IC4PSC1_bit at TIM1_CCMR2_Input.B11;
    sbit  CC4S0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B8;
    sbit  CC4S1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B9;
    const register unsigned short int IC3F0 = 4;
    sbit  IC3F0_bit at TIM1_CCMR2_Input.B4;
    const register unsigned short int IC3F1 = 5;
    sbit  IC3F1_bit at TIM1_CCMR2_Input.B5;
    const register unsigned short int IC3F2 = 6;
    sbit  IC3F2_bit at TIM1_CCMR2_Input.B6;
    const register unsigned short int IC3F3 = 7;
    sbit  IC3F3_bit at TIM1_CCMR2_Input.B7;
    const register unsigned short int IC3PSC0 = 2;
    sbit  IC3PSC0_bit at TIM1_CCMR2_Input.B2;
    const register unsigned short int IC3PSC1 = 3;
    sbit  IC3PSC1_bit at TIM1_CCMR2_Input.B3;
    sbit  CC3S0_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B0;
    sbit  CC3S1_TIM1_CCMR2_Input_bit at TIM1_CCMR2_Input.B1;

sfr unsigned long   volatile TIM1_CCER            absolute 0x40010020;
    const register unsigned short int CC4P = 13;
    sbit  CC4P_bit at TIM1_CCER.B13;
    const register unsigned short int CC4E = 12;
    sbit  CC4E_bit at TIM1_CCER.B12;
    const register unsigned short int CC3NP = 11;
    sbit  CC3NP_bit at TIM1_CCER.B11;
    const register unsigned short int CC3NE = 10;
    sbit  CC3NE_bit at TIM1_CCER.B10;
    const register unsigned short int CC3P = 9;
    sbit  CC3P_bit at TIM1_CCER.B9;
    const register unsigned short int CC3E = 8;
    sbit  CC3E_bit at TIM1_CCER.B8;
    const register unsigned short int CC2NP = 7;
    sbit  CC2NP_bit at TIM1_CCER.B7;
    const register unsigned short int CC2NE = 6;
    sbit  CC2NE_bit at TIM1_CCER.B6;
    const register unsigned short int CC2P = 5;
    sbit  CC2P_bit at TIM1_CCER.B5;
    const register unsigned short int CC2E = 4;
    sbit  CC2E_bit at TIM1_CCER.B4;
    const register unsigned short int CC1NP = 3;
    sbit  CC1NP_bit at TIM1_CCER.B3;
    const register unsigned short int CC1NE = 2;
    sbit  CC1NE_bit at TIM1_CCER.B2;
    const register unsigned short int CC1P = 1;
    sbit  CC1P_bit at TIM1_CCER.B1;
    const register unsigned short int CC1E = 0;
    sbit  CC1E_bit at TIM1_CCER.B0;

sfr unsigned long   volatile TIM1_CNT             absolute 0x40010024;
    const register unsigned short int CNT0 = 0;
    sbit  CNT0_bit at TIM1_CNT.B0;
    const register unsigned short int CNT1 = 1;
    sbit  CNT1_bit at TIM1_CNT.B1;
    const register unsigned short int CNT2 = 2;
    sbit  CNT2_bit at TIM1_CNT.B2;
    const register unsigned short int CNT3 = 3;
    sbit  CNT3_bit at TIM1_CNT.B3;
    const register unsigned short int CNT4 = 4;
    sbit  CNT4_bit at TIM1_CNT.B4;
    const register unsigned short int CNT5 = 5;
    sbit  CNT5_bit at TIM1_CNT.B5;
    const register unsigned short int CNT6 = 6;
    sbit  CNT6_bit at TIM1_CNT.B6;
    const register unsigned short int CNT7 = 7;
    sbit  CNT7_bit at TIM1_CNT.B7;
    const register unsigned short int CNT8 = 8;
    sbit  CNT8_bit at TIM1_CNT.B8;
    const register unsigned short int CNT9 = 9;
    sbit  CNT9_bit at TIM1_CNT.B9;
    const register unsigned short int CNT10 = 10;
    sbit  CNT10_bit at TIM1_CNT.B10;
    const register unsigned short int CNT11 = 11;
    sbit  CNT11_bit at TIM1_CNT.B11;
    const register unsigned short int CNT12 = 12;
    sbit  CNT12_bit at TIM1_CNT.B12;
    const register unsigned short int CNT13 = 13;
    sbit  CNT13_bit at TIM1_CNT.B13;
    const register unsigned short int CNT14 = 14;
    sbit  CNT14_bit at TIM1_CNT.B14;
    const register unsigned short int CNT15 = 15;
    sbit  CNT15_bit at TIM1_CNT.B15;

sfr unsigned long   volatile TIM1_PSC             absolute 0x40010028;
    const register unsigned short int PSC0 = 0;
    sbit  PSC0_bit at TIM1_PSC.B0;
    const register unsigned short int PSC1 = 1;
    sbit  PSC1_bit at TIM1_PSC.B1;
    const register unsigned short int PSC2 = 2;
    sbit  PSC2_bit at TIM1_PSC.B2;
    const register unsigned short int PSC3 = 3;
    sbit  PSC3_bit at TIM1_PSC.B3;
    const register unsigned short int PSC4 = 4;
    sbit  PSC4_bit at TIM1_PSC.B4;
    const register unsigned short int PSC5 = 5;
    sbit  PSC5_bit at TIM1_PSC.B5;
    const register unsigned short int PSC6 = 6;
    sbit  PSC6_bit at TIM1_PSC.B6;
    const register unsigned short int PSC7 = 7;
    sbit  PSC7_bit at TIM1_PSC.B7;
    const register unsigned short int PSC8 = 8;
    sbit  PSC8_bit at TIM1_PSC.B8;
    const register unsigned short int PSC9 = 9;
    sbit  PSC9_bit at TIM1_PSC.B9;
    const register unsigned short int PSC10 = 10;
    sbit  PSC10_bit at TIM1_PSC.B10;
    const register unsigned short int PSC11 = 11;
    sbit  PSC11_bit at TIM1_PSC.B11;
    const register unsigned short int PSC12 = 12;
    sbit  PSC12_bit at TIM1_PSC.B12;
    const register unsigned short int PSC13 = 13;
    sbit  PSC13_bit at TIM1_PSC.B13;
    const register unsigned short int PSC14 = 14;
    sbit  PSC14_bit at TIM1_PSC.B14;
    const register unsigned short int PSC15 = 15;
    sbit  PSC15_bit at TIM1_PSC.B15;

sfr unsigned long   volatile TIM1_ARR             absolute 0x4001002C;
    const register unsigned short int ARR0 = 0;
    sbit  ARR0_bit at TIM1_ARR.B0;
    const register unsigned short int ARR1 = 1;
    sbit  ARR1_bit at TIM1_ARR.B1;
    const register unsigned short int ARR2 = 2;
    sbit  ARR2_bit at TIM1_ARR.B2;
    const register unsigned short int ARR3 = 3;
    sbit  ARR3_bit at TIM1_ARR.B3;
    const register unsigned short int ARR4 = 4;
    sbit  ARR4_bit at TIM1_ARR.B4;
    const register unsigned short int ARR5 = 5;
    sbit  ARR5_bit at TIM1_ARR.B5;
    const register unsigned short int ARR6 = 6;
    sbit  ARR6_bit at TIM1_ARR.B6;
    const register unsigned short int ARR7 = 7;
    sbit  ARR7_bit at TIM1_ARR.B7;
    const register unsigned short int ARR8 = 8;
    sbit  ARR8_bit at TIM1_ARR.B8;
    const register unsigned short int ARR9 = 9;
    sbit  ARR9_bit at TIM1_ARR.B9;
    const register unsigned short int ARR10 = 10;
    sbit  ARR10_bit at TIM1_ARR.B10;
    const register unsigned short int ARR11 = 11;
    sbit  ARR11_bit at TIM1_ARR.B11;
    const register unsigned short int ARR12 = 12;
    sbit  ARR12_bit at TIM1_ARR.B12;
    const register unsigned short int ARR13 = 13;
    sbit  ARR13_bit at TIM1_ARR.B13;
    const register unsigned short int ARR14 = 14;
    sbit  ARR14_bit at TIM1_ARR.B14;
    const register unsigned short int ARR15 = 15;
    sbit  ARR15_bit at TIM1_ARR.B15;

sfr unsigned long   volatile TIM1_CCR1            absolute 0x40010034;
    const register unsigned short int CCR10 = 0;
    sbit  CCR10_bit at TIM1_CCR1.B0;
    const register unsigned short int CCR11 = 1;
    sbit  CCR11_bit at TIM1_CCR1.B1;
    const register unsigned short int CCR12 = 2;
    sbit  CCR12_bit at TIM1_CCR1.B2;
    const register unsigned short int CCR13 = 3;
    sbit  CCR13_bit at TIM1_CCR1.B3;
    const register unsigned short int CCR14 = 4;
    sbit  CCR14_bit at TIM1_CCR1.B4;
    const register unsigned short int CCR15 = 5;
    sbit  CCR15_bit at TIM1_CCR1.B5;
    const register unsigned short int CCR16 = 6;
    sbit  CCR16_bit at TIM1_CCR1.B6;
    const register unsigned short int CCR17 = 7;
    sbit  CCR17_bit at TIM1_CCR1.B7;
    const register unsigned short int CCR18 = 8;
    sbit  CCR18_bit at TIM1_CCR1.B8;
    const register unsigned short int CCR19 = 9;
    sbit  CCR19_bit at TIM1_CCR1.B9;
    const register unsigned short int CCR110 = 10;
    sbit  CCR110_bit at TIM1_CCR1.B10;
    const register unsigned short int CCR111 = 11;
    sbit  CCR111_bit at TIM1_CCR1.B11;
    const register unsigned short int CCR112 = 12;
    sbit  CCR112_bit at TIM1_CCR1.B12;
    const register unsigned short int CCR113 = 13;
    sbit  CCR113_bit at TIM1_CCR1.B13;
    const register unsigned short int CCR114 = 14;
    sbit  CCR114_bit at TIM1_CCR1.B14;
    const register unsigned short int CCR115 = 15;
    sbit  CCR115_bit at TIM1_CCR1.B15;

sfr unsigned long   volatile TIM1_CCR2            absolute 0x40010038;
    const register unsigned short int CCR20 = 0;
    sbit  CCR20_bit at TIM1_CCR2.B0;
    const register unsigned short int CCR21 = 1;
    sbit  CCR21_bit at TIM1_CCR2.B1;
    const register unsigned short int CCR22 = 2;
    sbit  CCR22_bit at TIM1_CCR2.B2;
    const register unsigned short int CCR23 = 3;
    sbit  CCR23_bit at TIM1_CCR2.B3;
    const register unsigned short int CCR24 = 4;
    sbit  CCR24_bit at TIM1_CCR2.B4;
    const register unsigned short int CCR25 = 5;
    sbit  CCR25_bit at TIM1_CCR2.B5;
    const register unsigned short int CCR26 = 6;
    sbit  CCR26_bit at TIM1_CCR2.B6;
    const register unsigned short int CCR27 = 7;
    sbit  CCR27_bit at TIM1_CCR2.B7;
    const register unsigned short int CCR28 = 8;
    sbit  CCR28_bit at TIM1_CCR2.B8;
    const register unsigned short int CCR29 = 9;
    sbit  CCR29_bit at TIM1_CCR2.B9;
    const register unsigned short int CCR210 = 10;
    sbit  CCR210_bit at TIM1_CCR2.B10;
    const register unsigned short int CCR211 = 11;
    sbit  CCR211_bit at TIM1_CCR2.B11;
    const register unsigned short int CCR212 = 12;
    sbit  CCR212_bit at TIM1_CCR2.B12;
    const register unsigned short int CCR213 = 13;
    sbit  CCR213_bit at TIM1_CCR2.B13;
    const register unsigned short int CCR214 = 14;
    sbit  CCR214_bit at TIM1_CCR2.B14;
    const register unsigned short int CCR215 = 15;
    sbit  CCR215_bit at TIM1_CCR2.B15;

sfr unsigned long   volatile TIM1_CCR3            absolute 0x4001003C;
    const register unsigned short int CCR30 = 0;
    sbit  CCR30_bit at TIM1_CCR3.B0;
    const register unsigned short int CCR31 = 1;
    sbit  CCR31_bit at TIM1_CCR3.B1;
    const register unsigned short int CCR32 = 2;
    sbit  CCR32_bit at TIM1_CCR3.B2;
    const register unsigned short int CCR33 = 3;
    sbit  CCR33_bit at TIM1_CCR3.B3;
    const register unsigned short int CCR34 = 4;
    sbit  CCR34_bit at TIM1_CCR3.B4;
    const register unsigned short int CCR35 = 5;
    sbit  CCR35_bit at TIM1_CCR3.B5;
    const register unsigned short int CCR36 = 6;
    sbit  CCR36_bit at TIM1_CCR3.B6;
    const register unsigned short int CCR37 = 7;
    sbit  CCR37_bit at TIM1_CCR3.B7;
    const register unsigned short int CCR38 = 8;
    sbit  CCR38_bit at TIM1_CCR3.B8;
    const register unsigned short int CCR39 = 9;
    sbit  CCR39_bit at TIM1_CCR3.B9;
    const register unsigned short int CCR310 = 10;
    sbit  CCR310_bit at TIM1_CCR3.B10;
    const register unsigned short int CCR311 = 11;
    sbit  CCR311_bit at TIM1_CCR3.B11;
    const register unsigned short int CCR312 = 12;
    sbit  CCR312_bit at TIM1_CCR3.B12;
    const register unsigned short int CCR313 = 13;
    sbit  CCR313_bit at TIM1_CCR3.B13;
    const register unsigned short int CCR314 = 14;
    sbit  CCR314_bit at TIM1_CCR3.B14;
    const register unsigned short int CCR315 = 15;
    sbit  CCR315_bit at TIM1_CCR3.B15;

sfr unsigned long   volatile TIM1_CCR4            absolute 0x40010040;
    const register unsigned short int CCR40 = 0;
    sbit  CCR40_bit at TIM1_CCR4.B0;
    const register unsigned short int CCR41 = 1;
    sbit  CCR41_bit at TIM1_CCR4.B1;
    const register unsigned short int CCR42 = 2;
    sbit  CCR42_bit at TIM1_CCR4.B2;
    const register unsigned short int CCR43 = 3;
    sbit  CCR43_bit at TIM1_CCR4.B3;
    const register unsigned short int CCR44 = 4;
    sbit  CCR44_bit at TIM1_CCR4.B4;
    const register unsigned short int CCR45 = 5;
    sbit  CCR45_bit at TIM1_CCR4.B5;
    const register unsigned short int CCR46 = 6;
    sbit  CCR46_bit at TIM1_CCR4.B6;
    const register unsigned short int CCR47 = 7;
    sbit  CCR47_bit at TIM1_CCR4.B7;
    const register unsigned short int CCR48 = 8;
    sbit  CCR48_bit at TIM1_CCR4.B8;
    const register unsigned short int CCR49 = 9;
    sbit  CCR49_bit at TIM1_CCR4.B9;
    const register unsigned short int CCR410 = 10;
    sbit  CCR410_bit at TIM1_CCR4.B10;
    const register unsigned short int CCR411 = 11;
    sbit  CCR411_bit at TIM1_CCR4.B11;
    const register unsigned short int CCR412 = 12;
    sbit  CCR412_bit at TIM1_CCR4.B12;
    const register unsigned short int CCR413 = 13;
    sbit  CCR413_bit at TIM1_CCR4.B13;
    const register unsigned short int CCR414 = 14;
    sbit  CCR414_bit at TIM1_CCR4.B14;
    const register unsigned short int CCR415 = 15;
    sbit  CCR415_bit at TIM1_CCR4.B15;

sfr unsigned long   volatile TIM1_DCR             absolute 0x40010048;
    const register unsigned short int DBL0 = 8;
    sbit  DBL0_bit at TIM1_DCR.B8;
    const register unsigned short int DBL1 = 9;
    sbit  DBL1_bit at TIM1_DCR.B9;
    const register unsigned short int DBL2 = 10;
    sbit  DBL2_bit at TIM1_DCR.B10;
    const register unsigned short int DBL3 = 11;
    sbit  DBL3_bit at TIM1_DCR.B11;
    const register unsigned short int DBL4 = 12;
    sbit  DBL4_bit at TIM1_DCR.B12;
    const register unsigned short int DBA0 = 0;
    sbit  DBA0_bit at TIM1_DCR.B0;
    const register unsigned short int DBA1 = 1;
    sbit  DBA1_bit at TIM1_DCR.B1;
    const register unsigned short int DBA2 = 2;
    sbit  DBA2_bit at TIM1_DCR.B2;
    const register unsigned short int DBA3 = 3;
    sbit  DBA3_bit at TIM1_DCR.B3;
    const register unsigned short int DBA4 = 4;
    sbit  DBA4_bit at TIM1_DCR.B4;

sfr unsigned long   volatile TIM1_DMAR            absolute 0x4001004C;
    const register unsigned short int DMAB0 = 0;
    sbit  DMAB0_bit at TIM1_DMAR.B0;
    const register unsigned short int DMAB1 = 1;
    sbit  DMAB1_bit at TIM1_DMAR.B1;
    const register unsigned short int DMAB2 = 2;
    sbit  DMAB2_bit at TIM1_DMAR.B2;
    const register unsigned short int DMAB3 = 3;
    sbit  DMAB3_bit at TIM1_DMAR.B3;
    const register unsigned short int DMAB4 = 4;
    sbit  DMAB4_bit at TIM1_DMAR.B4;
    const register unsigned short int DMAB5 = 5;
    sbit  DMAB5_bit at TIM1_DMAR.B5;
    const register unsigned short int DMAB6 = 6;
    sbit  DMAB6_bit at TIM1_DMAR.B6;
    const register unsigned short int DMAB7 = 7;
    sbit  DMAB7_bit at TIM1_DMAR.B7;
    const register unsigned short int DMAB8 = 8;
    sbit  DMAB8_bit at TIM1_DMAR.B8;
    const register unsigned short int DMAB9 = 9;
    sbit  DMAB9_bit at TIM1_DMAR.B9;
    const register unsigned short int DMAB10 = 10;
    sbit  DMAB10_bit at TIM1_DMAR.B10;
    const register unsigned short int DMAB11 = 11;
    sbit  DMAB11_bit at TIM1_DMAR.B11;
    const register unsigned short int DMAB12 = 12;
    sbit  DMAB12_bit at TIM1_DMAR.B12;
    const register unsigned short int DMAB13 = 13;
    sbit  DMAB13_bit at TIM1_DMAR.B13;
    const register unsigned short int DMAB14 = 14;
    sbit  DMAB14_bit at TIM1_DMAR.B14;
    const register unsigned short int DMAB15 = 15;
    sbit  DMAB15_bit at TIM1_DMAR.B15;

sfr unsigned long   volatile TIM1_RCR             absolute 0x40010030;
    const register unsigned short int REP0 = 0;
    sbit  REP0_bit at TIM1_RCR.B0;
    const register unsigned short int REP1 = 1;
    sbit  REP1_bit at TIM1_RCR.B1;
    const register unsigned short int REP2 = 2;
    sbit  REP2_bit at TIM1_RCR.B2;
    const register unsigned short int REP3 = 3;
    sbit  REP3_bit at TIM1_RCR.B3;
    const register unsigned short int REP4 = 4;
    sbit  REP4_bit at TIM1_RCR.B4;
    const register unsigned short int REP5 = 5;
    sbit  REP5_bit at TIM1_RCR.B5;
    const register unsigned short int REP6 = 6;
    sbit  REP6_bit at TIM1_RCR.B6;
    const register unsigned short int REP7 = 7;
    sbit  REP7_bit at TIM1_RCR.B7;

sfr unsigned long   volatile TIM1_BDTR            absolute 0x40010044;
    const register unsigned short int MOE = 15;
    sbit  MOE_bit at TIM1_BDTR.B15;
    const register unsigned short int AOE = 14;
    sbit  AOE_bit at TIM1_BDTR.B14;
    sbit  BKP_TIM1_BDTR_bit at TIM1_BDTR.B13;
    const register unsigned short int BKE = 12;
    sbit  BKE_bit at TIM1_BDTR.B12;
    const register unsigned short int OSSR = 11;
    sbit  OSSR_bit at TIM1_BDTR.B11;
    const register unsigned short int OSSI = 10;
    sbit  OSSI_bit at TIM1_BDTR.B10;
    const register unsigned short int LOCK0 = 8;
    sbit  LOCK0_bit at TIM1_BDTR.B8;
    const register unsigned short int LOCK1 = 9;
    sbit  LOCK1_bit at TIM1_BDTR.B9;
    const register unsigned short int DTG0 = 0;
    sbit  DTG0_bit at TIM1_BDTR.B0;
    const register unsigned short int DTG1 = 1;
    sbit  DTG1_bit at TIM1_BDTR.B1;
    const register unsigned short int DTG2 = 2;
    sbit  DTG2_bit at TIM1_BDTR.B2;
    const register unsigned short int DTG3 = 3;
    sbit  DTG3_bit at TIM1_BDTR.B3;
    const register unsigned short int DTG4 = 4;
    sbit  DTG4_bit at TIM1_BDTR.B4;
    const register unsigned short int DTG5 = 5;
    sbit  DTG5_bit at TIM1_BDTR.B5;
    const register unsigned short int DTG6 = 6;
    sbit  DTG6_bit at TIM1_BDTR.B6;
    const register unsigned short int DTG7 = 7;
    sbit  DTG7_bit at TIM1_BDTR.B7;

sfr unsigned long   volatile TIM8_CR1             absolute 0x40010400;
    sbit  CKD0_TIM8_CR1_bit at TIM8_CR1.B8;
    sbit  CKD1_TIM8_CR1_bit at TIM8_CR1.B9;
    sbit  ARPE_TIM8_CR1_bit at TIM8_CR1.B7;
    sbit  CMS0_TIM8_CR1_bit at TIM8_CR1.B5;
    sbit  CMS1_TIM8_CR1_bit at TIM8_CR1.B6;
    sbit  DIR_TIM8_CR1_bit at TIM8_CR1.B4;
    sbit  OPM_TIM8_CR1_bit at TIM8_CR1.B3;
    sbit  URS_TIM8_CR1_bit at TIM8_CR1.B2;
    sbit  UDIS_TIM8_CR1_bit at TIM8_CR1.B1;
    sbit  CEN_TIM8_CR1_bit at TIM8_CR1.B0;

sfr unsigned long   volatile TIM8_CR2             absolute 0x40010404;
    sbit  OIS4_TIM8_CR2_bit at TIM8_CR2.B14;
    sbit  OIS3N_TIM8_CR2_bit at TIM8_CR2.B13;
    sbit  OIS3_TIM8_CR2_bit at TIM8_CR2.B12;
    sbit  OIS2N_TIM8_CR2_bit at TIM8_CR2.B11;
    sbit  OIS2_TIM8_CR2_bit at TIM8_CR2.B10;
    sbit  OIS1N_TIM8_CR2_bit at TIM8_CR2.B9;
    sbit  OIS1_TIM8_CR2_bit at TIM8_CR2.B8;
    sbit  TI1S_TIM8_CR2_bit at TIM8_CR2.B7;
    sbit  MMS0_TIM8_CR2_bit at TIM8_CR2.B4;
    sbit  MMS1_TIM8_CR2_bit at TIM8_CR2.B5;
    sbit  MMS2_TIM8_CR2_bit at TIM8_CR2.B6;
    sbit  CCDS_TIM8_CR2_bit at TIM8_CR2.B3;
    sbit  CCUS_TIM8_CR2_bit at TIM8_CR2.B2;
    sbit  CCPC_TIM8_CR2_bit at TIM8_CR2.B0;

sfr unsigned long   volatile TIM8_SMCR            absolute 0x40010408;
    sbit  ETP_TIM8_SMCR_bit at TIM8_SMCR.B15;
    sbit  ECE_TIM8_SMCR_bit at TIM8_SMCR.B14;
    sbit  ETPS0_TIM8_SMCR_bit at TIM8_SMCR.B12;
    sbit  ETPS1_TIM8_SMCR_bit at TIM8_SMCR.B13;
    sbit  ETF0_TIM8_SMCR_bit at TIM8_SMCR.B8;
    sbit  ETF1_TIM8_SMCR_bit at TIM8_SMCR.B9;
    sbit  ETF2_TIM8_SMCR_bit at TIM8_SMCR.B10;
    sbit  ETF3_TIM8_SMCR_bit at TIM8_SMCR.B11;
    sbit  MSM_TIM8_SMCR_bit at TIM8_SMCR.B7;
    sbit  TS0_TIM8_SMCR_bit at TIM8_SMCR.B4;
    sbit  TS1_TIM8_SMCR_bit at TIM8_SMCR.B5;
    sbit  TS2_TIM8_SMCR_bit at TIM8_SMCR.B6;
    sbit  SMS0_TIM8_SMCR_bit at TIM8_SMCR.B0;
    sbit  SMS1_TIM8_SMCR_bit at TIM8_SMCR.B1;
    sbit  SMS2_TIM8_SMCR_bit at TIM8_SMCR.B2;

sfr unsigned long   volatile TIM8_DIER            absolute 0x4001040C;
    sbit  TDE_TIM8_DIER_bit at TIM8_DIER.B14;
    sbit  COMDE_TIM8_DIER_bit at TIM8_DIER.B13;
    sbit  CC4DE_TIM8_DIER_bit at TIM8_DIER.B12;
    sbit  CC3DE_TIM8_DIER_bit at TIM8_DIER.B11;
    sbit  CC2DE_TIM8_DIER_bit at TIM8_DIER.B10;
    sbit  CC1DE_TIM8_DIER_bit at TIM8_DIER.B9;
    sbit  UDE_TIM8_DIER_bit at TIM8_DIER.B8;
    sbit  BIE_TIM8_DIER_bit at TIM8_DIER.B7;
    sbit  TIE_TIM8_DIER_bit at TIM8_DIER.B6;
    sbit  COMIE_TIM8_DIER_bit at TIM8_DIER.B5;
    sbit  CC4IE_TIM8_DIER_bit at TIM8_DIER.B4;
    sbit  CC3IE_TIM8_DIER_bit at TIM8_DIER.B3;
    sbit  CC2IE_TIM8_DIER_bit at TIM8_DIER.B2;
    sbit  CC1IE_TIM8_DIER_bit at TIM8_DIER.B1;
    sbit  UIE_TIM8_DIER_bit at TIM8_DIER.B0;

sfr unsigned long   volatile TIM8_SR              absolute 0x40010410;
    sbit  CC4OF_TIM8_SR_bit at TIM8_SR.B12;
    sbit  CC3OF_TIM8_SR_bit at TIM8_SR.B11;
    sbit  CC2OF_TIM8_SR_bit at TIM8_SR.B10;
    sbit  CC1OF_TIM8_SR_bit at TIM8_SR.B9;
    sbit  BIF_TIM8_SR_bit at TIM8_SR.B7;
    sbit  TIF_TIM8_SR_bit at TIM8_SR.B6;
    sbit  COMIF_TIM8_SR_bit at TIM8_SR.B5;
    sbit  CC4IF_TIM8_SR_bit at TIM8_SR.B4;
    sbit  CC3IF_TIM8_SR_bit at TIM8_SR.B3;
    sbit  CC2IF_TIM8_SR_bit at TIM8_SR.B2;
    sbit  CC1IF_TIM8_SR_bit at TIM8_SR.B1;
    sbit  UIF_TIM8_SR_bit at TIM8_SR.B0;

sfr unsigned long   volatile TIM8_EGR             absolute 0x40010414;
    sbit  BG_TIM8_EGR_bit at TIM8_EGR.B7;
    sbit  TG_TIM8_EGR_bit at TIM8_EGR.B6;
    sbit  COMG_TIM8_EGR_bit at TIM8_EGR.B5;
    sbit  CC4G_TIM8_EGR_bit at TIM8_EGR.B4;
    sbit  CC3G_TIM8_EGR_bit at TIM8_EGR.B3;
    sbit  CC2G_TIM8_EGR_bit at TIM8_EGR.B2;
    sbit  CC1G_TIM8_EGR_bit at TIM8_EGR.B1;
    sbit  UG_TIM8_EGR_bit at TIM8_EGR.B0;

sfr unsigned long   volatile TIM8_CCMR1_Output    absolute 0x40010418;
    sbit  OC2CE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B15;
    sbit  OC2M0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B12;
    sbit  OC2M1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B13;
    sbit  OC2M2_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B14;
    sbit  OC2PE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B11;
    sbit  OC2FE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B10;
    sbit  CC2S0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B8;
    sbit  CC2S1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B9;
    sbit  OC1CE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B7;
    sbit  OC1M0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B4;
    sbit  OC1M1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B5;
    sbit  OC1M2_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B6;
    sbit  OC1PE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B3;
    sbit  OC1FE_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B2;
    sbit  CC1S0_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B0;
    sbit  CC1S1_TIM8_CCMR1_Output_bit at TIM8_CCMR1_Output.B1;

sfr unsigned long   volatile TIM8_CCMR1_Input     absolute 0x40010418;
    sbit  IC2F0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B12;
    sbit  IC2F1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B13;
    sbit  IC2F2_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B14;
    sbit  IC2F3_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B11;
    sbit  CC2S0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B8;
    sbit  CC2S1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B9;
    sbit  IC1F0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B4;
    sbit  IC1F1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B5;
    sbit  IC1F2_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B6;
    sbit  IC1F3_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B7;
    sbit  ICPCS0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B2;
    sbit  ICPCS1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B3;
    sbit  CC1S0_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B0;
    sbit  CC1S1_TIM8_CCMR1_Input_bit at TIM8_CCMR1_Input.B1;

sfr unsigned long   volatile TIM8_CCMR2_Output    absolute 0x4001041C;
    sbit  OC4CE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B15;
    sbit  OC4M0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B12;
    sbit  OC4M1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B13;
    sbit  OC4M2_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B14;
    sbit  OC4PE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B11;
    sbit  OC4FE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B10;
    sbit  CC4S0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B8;
    sbit  CC4S1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B9;
    sbit  OC3CE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B7;
    sbit  OC3M0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B4;
    sbit  OC3M1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B5;
    sbit  OC3M2_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B6;
    sbit  OC3PE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B3;
    sbit  OC3FE_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B2;
    sbit  CC3S0_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B0;
    sbit  CC3S1_TIM8_CCMR2_Output_bit at TIM8_CCMR2_Output.B1;

sfr unsigned long   volatile TIM8_CCMR2_Input     absolute 0x4001041C;
    sbit  IC4F0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B12;
    sbit  IC4F1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B13;
    sbit  IC4F2_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B14;
    sbit  IC4F3_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B11;
    sbit  CC4S0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B8;
    sbit  CC4S1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B9;
    sbit  IC3F0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B4;
    sbit  IC3F1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B5;
    sbit  IC3F2_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B6;
    sbit  IC3F3_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B3;
    sbit  CC3S0_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B0;
    sbit  CC3S1_TIM8_CCMR2_Input_bit at TIM8_CCMR2_Input.B1;

sfr unsigned long   volatile TIM8_CCER            absolute 0x40010420;
    sbit  CC4P_TIM8_CCER_bit at TIM8_CCER.B13;
    sbit  CC4E_TIM8_CCER_bit at TIM8_CCER.B12;
    sbit  CC3NP_TIM8_CCER_bit at TIM8_CCER.B11;
    sbit  CC3NE_TIM8_CCER_bit at TIM8_CCER.B10;
    sbit  CC3P_TIM8_CCER_bit at TIM8_CCER.B9;
    sbit  CC3E_TIM8_CCER_bit at TIM8_CCER.B8;
    sbit  CC2NP_TIM8_CCER_bit at TIM8_CCER.B7;
    sbit  CC2NE_TIM8_CCER_bit at TIM8_CCER.B6;
    sbit  CC2P_TIM8_CCER_bit at TIM8_CCER.B5;
    sbit  CC2E_TIM8_CCER_bit at TIM8_CCER.B4;
    sbit  CC1NP_TIM8_CCER_bit at TIM8_CCER.B3;
    sbit  CC1NE_TIM8_CCER_bit at TIM8_CCER.B2;
    sbit  CC1P_TIM8_CCER_bit at TIM8_CCER.B1;
    sbit  CC1E_TIM8_CCER_bit at TIM8_CCER.B0;

sfr unsigned long   volatile TIM8_CNT             absolute 0x40010424;
    sbit  CNT0_TIM8_CNT_bit at TIM8_CNT.B0;
    sbit  CNT1_TIM8_CNT_bit at TIM8_CNT.B1;
    sbit  CNT2_TIM8_CNT_bit at TIM8_CNT.B2;
    sbit  CNT3_TIM8_CNT_bit at TIM8_CNT.B3;
    sbit  CNT4_TIM8_CNT_bit at TIM8_CNT.B4;
    sbit  CNT5_TIM8_CNT_bit at TIM8_CNT.B5;
    sbit  CNT6_TIM8_CNT_bit at TIM8_CNT.B6;
    sbit  CNT7_TIM8_CNT_bit at TIM8_CNT.B7;
    sbit  CNT8_TIM8_CNT_bit at TIM8_CNT.B8;
    sbit  CNT9_TIM8_CNT_bit at TIM8_CNT.B9;
    sbit  CNT10_TIM8_CNT_bit at TIM8_CNT.B10;
    sbit  CNT11_TIM8_CNT_bit at TIM8_CNT.B11;
    sbit  CNT12_TIM8_CNT_bit at TIM8_CNT.B12;
    sbit  CNT13_TIM8_CNT_bit at TIM8_CNT.B13;
    sbit  CNT14_TIM8_CNT_bit at TIM8_CNT.B14;
    sbit  CNT15_TIM8_CNT_bit at TIM8_CNT.B15;

sfr unsigned long   volatile TIM8_PSC             absolute 0x40010428;
    sbit  PSC0_TIM8_PSC_bit at TIM8_PSC.B0;
    sbit  PSC1_TIM8_PSC_bit at TIM8_PSC.B1;
    sbit  PSC2_TIM8_PSC_bit at TIM8_PSC.B2;
    sbit  PSC3_TIM8_PSC_bit at TIM8_PSC.B3;
    sbit  PSC4_TIM8_PSC_bit at TIM8_PSC.B4;
    sbit  PSC5_TIM8_PSC_bit at TIM8_PSC.B5;
    sbit  PSC6_TIM8_PSC_bit at TIM8_PSC.B6;
    sbit  PSC7_TIM8_PSC_bit at TIM8_PSC.B7;
    sbit  PSC8_TIM8_PSC_bit at TIM8_PSC.B8;
    sbit  PSC9_TIM8_PSC_bit at TIM8_PSC.B9;
    sbit  PSC10_TIM8_PSC_bit at TIM8_PSC.B10;
    sbit  PSC11_TIM8_PSC_bit at TIM8_PSC.B11;
    sbit  PSC12_TIM8_PSC_bit at TIM8_PSC.B12;
    sbit  PSC13_TIM8_PSC_bit at TIM8_PSC.B13;
    sbit  PSC14_TIM8_PSC_bit at TIM8_PSC.B14;
    sbit  PSC15_TIM8_PSC_bit at TIM8_PSC.B15;

sfr unsigned long   volatile TIM8_ARR             absolute 0x4001042C;
    sbit  ARR0_TIM8_ARR_bit at TIM8_ARR.B0;
    sbit  ARR1_TIM8_ARR_bit at TIM8_ARR.B1;
    sbit  ARR2_TIM8_ARR_bit at TIM8_ARR.B2;
    sbit  ARR3_TIM8_ARR_bit at TIM8_ARR.B3;
    sbit  ARR4_TIM8_ARR_bit at TIM8_ARR.B4;
    sbit  ARR5_TIM8_ARR_bit at TIM8_ARR.B5;
    sbit  ARR6_TIM8_ARR_bit at TIM8_ARR.B6;
    sbit  ARR7_TIM8_ARR_bit at TIM8_ARR.B7;
    sbit  ARR8_TIM8_ARR_bit at TIM8_ARR.B8;
    sbit  ARR9_TIM8_ARR_bit at TIM8_ARR.B9;
    sbit  ARR10_TIM8_ARR_bit at TIM8_ARR.B10;
    sbit  ARR11_TIM8_ARR_bit at TIM8_ARR.B11;
    sbit  ARR12_TIM8_ARR_bit at TIM8_ARR.B12;
    sbit  ARR13_TIM8_ARR_bit at TIM8_ARR.B13;
    sbit  ARR14_TIM8_ARR_bit at TIM8_ARR.B14;
    sbit  ARR15_TIM8_ARR_bit at TIM8_ARR.B15;

sfr unsigned long   volatile TIM8_CCR1            absolute 0x40010434;
    sbit  CCR10_TIM8_CCR1_bit at TIM8_CCR1.B0;
    sbit  CCR11_TIM8_CCR1_bit at TIM8_CCR1.B1;
    sbit  CCR12_TIM8_CCR1_bit at TIM8_CCR1.B2;
    sbit  CCR13_TIM8_CCR1_bit at TIM8_CCR1.B3;
    sbit  CCR14_TIM8_CCR1_bit at TIM8_CCR1.B4;
    sbit  CCR15_TIM8_CCR1_bit at TIM8_CCR1.B5;
    sbit  CCR16_TIM8_CCR1_bit at TIM8_CCR1.B6;
    sbit  CCR17_TIM8_CCR1_bit at TIM8_CCR1.B7;
    sbit  CCR18_TIM8_CCR1_bit at TIM8_CCR1.B8;
    sbit  CCR19_TIM8_CCR1_bit at TIM8_CCR1.B9;
    sbit  CCR110_TIM8_CCR1_bit at TIM8_CCR1.B10;
    sbit  CCR111_TIM8_CCR1_bit at TIM8_CCR1.B11;
    sbit  CCR112_TIM8_CCR1_bit at TIM8_CCR1.B12;
    sbit  CCR113_TIM8_CCR1_bit at TIM8_CCR1.B13;
    sbit  CCR114_TIM8_CCR1_bit at TIM8_CCR1.B14;
    sbit  CCR115_TIM8_CCR1_bit at TIM8_CCR1.B15;

sfr unsigned long   volatile TIM8_CCR2            absolute 0x40010438;
    sbit  CCR20_TIM8_CCR2_bit at TIM8_CCR2.B0;
    sbit  CCR21_TIM8_CCR2_bit at TIM8_CCR2.B1;
    sbit  CCR22_TIM8_CCR2_bit at TIM8_CCR2.B2;
    sbit  CCR23_TIM8_CCR2_bit at TIM8_CCR2.B3;
    sbit  CCR24_TIM8_CCR2_bit at TIM8_CCR2.B4;
    sbit  CCR25_TIM8_CCR2_bit at TIM8_CCR2.B5;
    sbit  CCR26_TIM8_CCR2_bit at TIM8_CCR2.B6;
    sbit  CCR27_TIM8_CCR2_bit at TIM8_CCR2.B7;
    sbit  CCR28_TIM8_CCR2_bit at TIM8_CCR2.B8;
    sbit  CCR29_TIM8_CCR2_bit at TIM8_CCR2.B9;
    sbit  CCR210_TIM8_CCR2_bit at TIM8_CCR2.B10;
    sbit  CCR211_TIM8_CCR2_bit at TIM8_CCR2.B11;
    sbit  CCR212_TIM8_CCR2_bit at TIM8_CCR2.B12;
    sbit  CCR213_TIM8_CCR2_bit at TIM8_CCR2.B13;
    sbit  CCR214_TIM8_CCR2_bit at TIM8_CCR2.B14;
    sbit  CCR215_TIM8_CCR2_bit at TIM8_CCR2.B15;

sfr unsigned long   volatile TIM8_CCR3            absolute 0x4001043C;
    sbit  CCR30_TIM8_CCR3_bit at TIM8_CCR3.B0;
    sbit  CCR31_TIM8_CCR3_bit at TIM8_CCR3.B1;
    sbit  CCR32_TIM8_CCR3_bit at TIM8_CCR3.B2;
    sbit  CCR33_TIM8_CCR3_bit at TIM8_CCR3.B3;
    sbit  CCR34_TIM8_CCR3_bit at TIM8_CCR3.B4;
    sbit  CCR35_TIM8_CCR3_bit at TIM8_CCR3.B5;
    sbit  CCR36_TIM8_CCR3_bit at TIM8_CCR3.B6;
    sbit  CCR37_TIM8_CCR3_bit at TIM8_CCR3.B7;
    sbit  CCR38_TIM8_CCR3_bit at TIM8_CCR3.B8;
    sbit  CCR39_TIM8_CCR3_bit at TIM8_CCR3.B9;
    sbit  CCR310_TIM8_CCR3_bit at TIM8_CCR3.B10;
    sbit  CCR311_TIM8_CCR3_bit at TIM8_CCR3.B11;
    sbit  CCR312_TIM8_CCR3_bit at TIM8_CCR3.B12;
    sbit  CCR313_TIM8_CCR3_bit at TIM8_CCR3.B13;
    sbit  CCR314_TIM8_CCR3_bit at TIM8_CCR3.B14;
    sbit  CCR315_TIM8_CCR3_bit at TIM8_CCR3.B15;

sfr unsigned long   volatile TIM8_CCR4            absolute 0x40010440;
    sbit  CCR40_TIM8_CCR4_bit at TIM8_CCR4.B0;
    sbit  CCR41_TIM8_CCR4_bit at TIM8_CCR4.B1;
    sbit  CCR42_TIM8_CCR4_bit at TIM8_CCR4.B2;
    sbit  CCR43_TIM8_CCR4_bit at TIM8_CCR4.B3;
    sbit  CCR44_TIM8_CCR4_bit at TIM8_CCR4.B4;
    sbit  CCR45_TIM8_CCR4_bit at TIM8_CCR4.B5;
    sbit  CCR46_TIM8_CCR4_bit at TIM8_CCR4.B6;
    sbit  CCR47_TIM8_CCR4_bit at TIM8_CCR4.B7;
    sbit  CCR48_TIM8_CCR4_bit at TIM8_CCR4.B8;
    sbit  CCR49_TIM8_CCR4_bit at TIM8_CCR4.B9;
    sbit  CCR410_TIM8_CCR4_bit at TIM8_CCR4.B10;
    sbit  CCR411_TIM8_CCR4_bit at TIM8_CCR4.B11;
    sbit  CCR412_TIM8_CCR4_bit at TIM8_CCR4.B12;
    sbit  CCR413_TIM8_CCR4_bit at TIM8_CCR4.B13;
    sbit  CCR414_TIM8_CCR4_bit at TIM8_CCR4.B14;
    sbit  CCR415_TIM8_CCR4_bit at TIM8_CCR4.B15;

sfr unsigned long   volatile TIM8_DCR             absolute 0x40010448;
    sbit  DBL0_TIM8_DCR_bit at TIM8_DCR.B8;
    sbit  DBL1_TIM8_DCR_bit at TIM8_DCR.B9;
    sbit  DBL2_TIM8_DCR_bit at TIM8_DCR.B10;
    sbit  DBL3_TIM8_DCR_bit at TIM8_DCR.B11;
    sbit  DBL4_TIM8_DCR_bit at TIM8_DCR.B12;
    sbit  DBA0_TIM8_DCR_bit at TIM8_DCR.B0;
    sbit  DBA1_TIM8_DCR_bit at TIM8_DCR.B1;
    sbit  DBA2_TIM8_DCR_bit at TIM8_DCR.B2;
    sbit  DBA3_TIM8_DCR_bit at TIM8_DCR.B3;
    sbit  DBA4_TIM8_DCR_bit at TIM8_DCR.B4;

sfr unsigned long   volatile TIM8_DMAR            absolute 0x4001044C;
    sbit  DMAB0_TIM8_DMAR_bit at TIM8_DMAR.B0;
    sbit  DMAB1_TIM8_DMAR_bit at TIM8_DMAR.B1;
    sbit  DMAB2_TIM8_DMAR_bit at TIM8_DMAR.B2;
    sbit  DMAB3_TIM8_DMAR_bit at TIM8_DMAR.B3;
    sbit  DMAB4_TIM8_DMAR_bit at TIM8_DMAR.B4;
    sbit  DMAB5_TIM8_DMAR_bit at TIM8_DMAR.B5;
    sbit  DMAB6_TIM8_DMAR_bit at TIM8_DMAR.B6;
    sbit  DMAB7_TIM8_DMAR_bit at TIM8_DMAR.B7;
    sbit  DMAB8_TIM8_DMAR_bit at TIM8_DMAR.B8;
    sbit  DMAB9_TIM8_DMAR_bit at TIM8_DMAR.B9;
    sbit  DMAB10_TIM8_DMAR_bit at TIM8_DMAR.B10;
    sbit  DMAB11_TIM8_DMAR_bit at TIM8_DMAR.B11;
    sbit  DMAB12_TIM8_DMAR_bit at TIM8_DMAR.B12;
    sbit  DMAB13_TIM8_DMAR_bit at TIM8_DMAR.B13;
    sbit  DMAB14_TIM8_DMAR_bit at TIM8_DMAR.B14;
    sbit  DMAB15_TIM8_DMAR_bit at TIM8_DMAR.B15;

sfr unsigned long   volatile TIM8_RCR             absolute 0x40010430;
    sbit  REP0_TIM8_RCR_bit at TIM8_RCR.B0;
    sbit  REP1_TIM8_RCR_bit at TIM8_RCR.B1;
    sbit  REP2_TIM8_RCR_bit at TIM8_RCR.B2;
    sbit  REP3_TIM8_RCR_bit at TIM8_RCR.B3;
    sbit  REP4_TIM8_RCR_bit at TIM8_RCR.B4;
    sbit  REP5_TIM8_RCR_bit at TIM8_RCR.B5;
    sbit  REP6_TIM8_RCR_bit at TIM8_RCR.B6;
    sbit  REP7_TIM8_RCR_bit at TIM8_RCR.B7;

sfr unsigned long   volatile TIM8_BDTR            absolute 0x40010444;
    sbit  MOE_TIM8_BDTR_bit at TIM8_BDTR.B15;
    sbit  AOE_TIM8_BDTR_bit at TIM8_BDTR.B14;
    sbit  BKP_TIM8_BDTR_bit at TIM8_BDTR.B13;
    sbit  BKE_TIM8_BDTR_bit at TIM8_BDTR.B12;
    sbit  OSSR_TIM8_BDTR_bit at TIM8_BDTR.B11;
    sbit  OSSI_TIM8_BDTR_bit at TIM8_BDTR.B10;
    sbit  LOCK0_TIM8_BDTR_bit at TIM8_BDTR.B8;
    sbit  LOCK1_TIM8_BDTR_bit at TIM8_BDTR.B9;
    sbit  DTG0_TIM8_BDTR_bit at TIM8_BDTR.B0;
    sbit  DTG1_TIM8_BDTR_bit at TIM8_BDTR.B1;
    sbit  DTG2_TIM8_BDTR_bit at TIM8_BDTR.B2;
    sbit  DTG3_TIM8_BDTR_bit at TIM8_BDTR.B3;
    sbit  DTG4_TIM8_BDTR_bit at TIM8_BDTR.B4;
    sbit  DTG5_TIM8_BDTR_bit at TIM8_BDTR.B5;
    sbit  DTG6_TIM8_BDTR_bit at TIM8_BDTR.B6;
    sbit  DTG7_TIM8_BDTR_bit at TIM8_BDTR.B7;

sfr unsigned long   volatile TIM10_CR1            absolute 0x40014400;
    sbit  CKD0_TIM10_CR1_bit at TIM10_CR1.B8;
    sbit  CKD1_TIM10_CR1_bit at TIM10_CR1.B9;
    sbit  ARPE_TIM10_CR1_bit at TIM10_CR1.B7;
    sbit  URS_TIM10_CR1_bit at TIM10_CR1.B2;
    sbit  UDIS_TIM10_CR1_bit at TIM10_CR1.B1;
    sbit  CEN_TIM10_CR1_bit at TIM10_CR1.B0;

sfr unsigned long   volatile TIM10_DIER           absolute 0x4001440C;
    sbit  CC1IE_TIM10_DIER_bit at TIM10_DIER.B1;
    sbit  UIE_TIM10_DIER_bit at TIM10_DIER.B0;

sfr unsigned long   volatile TIM10_SR             absolute 0x40014410;
    sbit  CC1OF_TIM10_SR_bit at TIM10_SR.B9;
    sbit  CC1IF_TIM10_SR_bit at TIM10_SR.B1;
    sbit  UIF_TIM10_SR_bit at TIM10_SR.B0;

sfr unsigned long   volatile TIM10_EGR            absolute 0x40014414;
    sbit  CC1G_TIM10_EGR_bit at TIM10_EGR.B1;
    sbit  UG_TIM10_EGR_bit at TIM10_EGR.B0;

sfr unsigned long   volatile TIM10_CCMR1_Output   absolute 0x40014418;
    sbit  OC1M0_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B4;
    sbit  OC1M1_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B5;
    sbit  OC1M2_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B6;
    sbit  OC1PE_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B3;
    sbit  OC1FE_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B2;
    sbit  CC1S0_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B0;
    sbit  CC1S1_TIM10_CCMR1_Output_bit at TIM10_CCMR1_Output.B1;

sfr unsigned long   volatile TIM10_CCMR1_Input    absolute 0x40014418;
    sbit  IC1F0_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B4;
    sbit  IC1F1_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B5;
    sbit  IC1F2_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B6;
    sbit  IC1F3_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B7;
    sbit  ICPCS0_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B2;
    sbit  ICPCS1_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B3;
    sbit  CC1S0_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B0;
    sbit  CC1S1_TIM10_CCMR1_Input_bit at TIM10_CCMR1_Input.B1;

sfr unsigned long   volatile TIM10_CCER           absolute 0x40014420;
    sbit  CC1NP_TIM10_CCER_bit at TIM10_CCER.B3;
    sbit  CC1P_TIM10_CCER_bit at TIM10_CCER.B1;
    sbit  CC1E_TIM10_CCER_bit at TIM10_CCER.B0;

sfr unsigned long   volatile TIM10_CNT            absolute 0x40014424;
    sbit  CNT0_TIM10_CNT_bit at TIM10_CNT.B0;
    sbit  CNT1_TIM10_CNT_bit at TIM10_CNT.B1;
    sbit  CNT2_TIM10_CNT_bit at TIM10_CNT.B2;
    sbit  CNT3_TIM10_CNT_bit at TIM10_CNT.B3;
    sbit  CNT4_TIM10_CNT_bit at TIM10_CNT.B4;
    sbit  CNT5_TIM10_CNT_bit at TIM10_CNT.B5;
    sbit  CNT6_TIM10_CNT_bit at TIM10_CNT.B6;
    sbit  CNT7_TIM10_CNT_bit at TIM10_CNT.B7;
    sbit  CNT8_TIM10_CNT_bit at TIM10_CNT.B8;
    sbit  CNT9_TIM10_CNT_bit at TIM10_CNT.B9;
    sbit  CNT10_TIM10_CNT_bit at TIM10_CNT.B10;
    sbit  CNT11_TIM10_CNT_bit at TIM10_CNT.B11;
    sbit  CNT12_TIM10_CNT_bit at TIM10_CNT.B12;
    sbit  CNT13_TIM10_CNT_bit at TIM10_CNT.B13;
    sbit  CNT14_TIM10_CNT_bit at TIM10_CNT.B14;
    sbit  CNT15_TIM10_CNT_bit at TIM10_CNT.B15;

sfr unsigned long   volatile TIM10_PSC            absolute 0x40014428;
    sbit  PSC0_TIM10_PSC_bit at TIM10_PSC.B0;
    sbit  PSC1_TIM10_PSC_bit at TIM10_PSC.B1;
    sbit  PSC2_TIM10_PSC_bit at TIM10_PSC.B2;
    sbit  PSC3_TIM10_PSC_bit at TIM10_PSC.B3;
    sbit  PSC4_TIM10_PSC_bit at TIM10_PSC.B4;
    sbit  PSC5_TIM10_PSC_bit at TIM10_PSC.B5;
    sbit  PSC6_TIM10_PSC_bit at TIM10_PSC.B6;
    sbit  PSC7_TIM10_PSC_bit at TIM10_PSC.B7;
    sbit  PSC8_TIM10_PSC_bit at TIM10_PSC.B8;
    sbit  PSC9_TIM10_PSC_bit at TIM10_PSC.B9;
    sbit  PSC10_TIM10_PSC_bit at TIM10_PSC.B10;
    sbit  PSC11_TIM10_PSC_bit at TIM10_PSC.B11;
    sbit  PSC12_TIM10_PSC_bit at TIM10_PSC.B12;
    sbit  PSC13_TIM10_PSC_bit at TIM10_PSC.B13;
    sbit  PSC14_TIM10_PSC_bit at TIM10_PSC.B14;
    sbit  PSC15_TIM10_PSC_bit at TIM10_PSC.B15;

sfr unsigned long   volatile TIM10_ARR            absolute 0x4001442C;
    sbit  ARR0_TIM10_ARR_bit at TIM10_ARR.B0;
    sbit  ARR1_TIM10_ARR_bit at TIM10_ARR.B1;
    sbit  ARR2_TIM10_ARR_bit at TIM10_ARR.B2;
    sbit  ARR3_TIM10_ARR_bit at TIM10_ARR.B3;
    sbit  ARR4_TIM10_ARR_bit at TIM10_ARR.B4;
    sbit  ARR5_TIM10_ARR_bit at TIM10_ARR.B5;
    sbit  ARR6_TIM10_ARR_bit at TIM10_ARR.B6;
    sbit  ARR7_TIM10_ARR_bit at TIM10_ARR.B7;
    sbit  ARR8_TIM10_ARR_bit at TIM10_ARR.B8;
    sbit  ARR9_TIM10_ARR_bit at TIM10_ARR.B9;
    sbit  ARR10_TIM10_ARR_bit at TIM10_ARR.B10;
    sbit  ARR11_TIM10_ARR_bit at TIM10_ARR.B11;
    sbit  ARR12_TIM10_ARR_bit at TIM10_ARR.B12;
    sbit  ARR13_TIM10_ARR_bit at TIM10_ARR.B13;
    sbit  ARR14_TIM10_ARR_bit at TIM10_ARR.B14;
    sbit  ARR15_TIM10_ARR_bit at TIM10_ARR.B15;

sfr unsigned long   volatile TIM10_CCR1           absolute 0x40014434;
    sbit  CCR10_TIM10_CCR1_bit at TIM10_CCR1.B0;
    sbit  CCR11_TIM10_CCR1_bit at TIM10_CCR1.B1;
    sbit  CCR12_TIM10_CCR1_bit at TIM10_CCR1.B2;
    sbit  CCR13_TIM10_CCR1_bit at TIM10_CCR1.B3;
    sbit  CCR14_TIM10_CCR1_bit at TIM10_CCR1.B4;
    sbit  CCR15_TIM10_CCR1_bit at TIM10_CCR1.B5;
    sbit  CCR16_TIM10_CCR1_bit at TIM10_CCR1.B6;
    sbit  CCR17_TIM10_CCR1_bit at TIM10_CCR1.B7;
    sbit  CCR18_TIM10_CCR1_bit at TIM10_CCR1.B8;
    sbit  CCR19_TIM10_CCR1_bit at TIM10_CCR1.B9;
    sbit  CCR110_TIM10_CCR1_bit at TIM10_CCR1.B10;
    sbit  CCR111_TIM10_CCR1_bit at TIM10_CCR1.B11;
    sbit  CCR112_TIM10_CCR1_bit at TIM10_CCR1.B12;
    sbit  CCR113_TIM10_CCR1_bit at TIM10_CCR1.B13;
    sbit  CCR114_TIM10_CCR1_bit at TIM10_CCR1.B14;
    sbit  CCR115_TIM10_CCR1_bit at TIM10_CCR1.B15;

sfr unsigned long   volatile TIM11_CR1            absolute 0x40014800;
    sbit  CKD0_TIM11_CR1_bit at TIM11_CR1.B8;
    sbit  CKD1_TIM11_CR1_bit at TIM11_CR1.B9;
    sbit  ARPE_TIM11_CR1_bit at TIM11_CR1.B7;
    sbit  URS_TIM11_CR1_bit at TIM11_CR1.B2;
    sbit  UDIS_TIM11_CR1_bit at TIM11_CR1.B1;
    sbit  CEN_TIM11_CR1_bit at TIM11_CR1.B0;

sfr unsigned long   volatile TIM11_DIER           absolute 0x4001480C;
    sbit  CC1IE_TIM11_DIER_bit at TIM11_DIER.B1;
    sbit  UIE_TIM11_DIER_bit at TIM11_DIER.B0;

sfr unsigned long   volatile TIM11_SR             absolute 0x40014810;
    sbit  CC1OF_TIM11_SR_bit at TIM11_SR.B9;
    sbit  CC1IF_TIM11_SR_bit at TIM11_SR.B1;
    sbit  UIF_TIM11_SR_bit at TIM11_SR.B0;

sfr unsigned long   volatile TIM11_EGR            absolute 0x40014814;
    sbit  CC1G_TIM11_EGR_bit at TIM11_EGR.B1;
    sbit  UG_TIM11_EGR_bit at TIM11_EGR.B0;

sfr unsigned long   volatile TIM11_CCMR1_Output   absolute 0x40014818;
    sbit  OC1M0_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B4;
    sbit  OC1M1_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B5;
    sbit  OC1M2_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B6;
    sbit  OC1PE_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B3;
    sbit  OC1FE_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B2;
    sbit  CC1S0_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B0;
    sbit  CC1S1_TIM11_CCMR1_Output_bit at TIM11_CCMR1_Output.B1;

sfr unsigned long   volatile TIM11_CCMR1_Input    absolute 0x40014818;
    sbit  IC1F0_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B4;
    sbit  IC1F1_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B5;
    sbit  IC1F2_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B6;
    sbit  IC1F3_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B7;
    sbit  ICPCS0_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B2;
    sbit  ICPCS1_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B3;
    sbit  CC1S0_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B0;
    sbit  CC1S1_TIM11_CCMR1_Input_bit at TIM11_CCMR1_Input.B1;

sfr unsigned long   volatile TIM11_CCER           absolute 0x40014820;
    sbit  CC1NP_TIM11_CCER_bit at TIM11_CCER.B3;
    sbit  CC1P_TIM11_CCER_bit at TIM11_CCER.B1;
    sbit  CC1E_TIM11_CCER_bit at TIM11_CCER.B0;

sfr unsigned long   volatile TIM11_CNT            absolute 0x40014824;
    sbit  CNT0_TIM11_CNT_bit at TIM11_CNT.B0;
    sbit  CNT1_TIM11_CNT_bit at TIM11_CNT.B1;
    sbit  CNT2_TIM11_CNT_bit at TIM11_CNT.B2;
    sbit  CNT3_TIM11_CNT_bit at TIM11_CNT.B3;
    sbit  CNT4_TIM11_CNT_bit at TIM11_CNT.B4;
    sbit  CNT5_TIM11_CNT_bit at TIM11_CNT.B5;
    sbit  CNT6_TIM11_CNT_bit at TIM11_CNT.B6;
    sbit  CNT7_TIM11_CNT_bit at TIM11_CNT.B7;
    sbit  CNT8_TIM11_CNT_bit at TIM11_CNT.B8;
    sbit  CNT9_TIM11_CNT_bit at TIM11_CNT.B9;
    sbit  CNT10_TIM11_CNT_bit at TIM11_CNT.B10;
    sbit  CNT11_TIM11_CNT_bit at TIM11_CNT.B11;
    sbit  CNT12_TIM11_CNT_bit at TIM11_CNT.B12;
    sbit  CNT13_TIM11_CNT_bit at TIM11_CNT.B13;
    sbit  CNT14_TIM11_CNT_bit at TIM11_CNT.B14;
    sbit  CNT15_TIM11_CNT_bit at TIM11_CNT.B15;

sfr unsigned long   volatile TIM11_PSC            absolute 0x40014828;
    sbit  PSC0_TIM11_PSC_bit at TIM11_PSC.B0;
    sbit  PSC1_TIM11_PSC_bit at TIM11_PSC.B1;
    sbit  PSC2_TIM11_PSC_bit at TIM11_PSC.B2;
    sbit  PSC3_TIM11_PSC_bit at TIM11_PSC.B3;
    sbit  PSC4_TIM11_PSC_bit at TIM11_PSC.B4;
    sbit  PSC5_TIM11_PSC_bit at TIM11_PSC.B5;
    sbit  PSC6_TIM11_PSC_bit at TIM11_PSC.B6;
    sbit  PSC7_TIM11_PSC_bit at TIM11_PSC.B7;
    sbit  PSC8_TIM11_PSC_bit at TIM11_PSC.B8;
    sbit  PSC9_TIM11_PSC_bit at TIM11_PSC.B9;
    sbit  PSC10_TIM11_PSC_bit at TIM11_PSC.B10;
    sbit  PSC11_TIM11_PSC_bit at TIM11_PSC.B11;
    sbit  PSC12_TIM11_PSC_bit at TIM11_PSC.B12;
    sbit  PSC13_TIM11_PSC_bit at TIM11_PSC.B13;
    sbit  PSC14_TIM11_PSC_bit at TIM11_PSC.B14;
    sbit  PSC15_TIM11_PSC_bit at TIM11_PSC.B15;

sfr unsigned long   volatile TIM11_ARR            absolute 0x4001482C;
    sbit  ARR0_TIM11_ARR_bit at TIM11_ARR.B0;
    sbit  ARR1_TIM11_ARR_bit at TIM11_ARR.B1;
    sbit  ARR2_TIM11_ARR_bit at TIM11_ARR.B2;
    sbit  ARR3_TIM11_ARR_bit at TIM11_ARR.B3;
    sbit  ARR4_TIM11_ARR_bit at TIM11_ARR.B4;
    sbit  ARR5_TIM11_ARR_bit at TIM11_ARR.B5;
    sbit  ARR6_TIM11_ARR_bit at TIM11_ARR.B6;
    sbit  ARR7_TIM11_ARR_bit at TIM11_ARR.B7;
    sbit  ARR8_TIM11_ARR_bit at TIM11_ARR.B8;
    sbit  ARR9_TIM11_ARR_bit at TIM11_ARR.B9;
    sbit  ARR10_TIM11_ARR_bit at TIM11_ARR.B10;
    sbit  ARR11_TIM11_ARR_bit at TIM11_ARR.B11;
    sbit  ARR12_TIM11_ARR_bit at TIM11_ARR.B12;
    sbit  ARR13_TIM11_ARR_bit at TIM11_ARR.B13;
    sbit  ARR14_TIM11_ARR_bit at TIM11_ARR.B14;
    sbit  ARR15_TIM11_ARR_bit at TIM11_ARR.B15;

sfr unsigned long   volatile TIM11_CCR1           absolute 0x40014834;
    sbit  CCR10_TIM11_CCR1_bit at TIM11_CCR1.B0;
    sbit  CCR11_TIM11_CCR1_bit at TIM11_CCR1.B1;
    sbit  CCR12_TIM11_CCR1_bit at TIM11_CCR1.B2;
    sbit  CCR13_TIM11_CCR1_bit at TIM11_CCR1.B3;
    sbit  CCR14_TIM11_CCR1_bit at TIM11_CCR1.B4;
    sbit  CCR15_TIM11_CCR1_bit at TIM11_CCR1.B5;
    sbit  CCR16_TIM11_CCR1_bit at TIM11_CCR1.B6;
    sbit  CCR17_TIM11_CCR1_bit at TIM11_CCR1.B7;
    sbit  CCR18_TIM11_CCR1_bit at TIM11_CCR1.B8;
    sbit  CCR19_TIM11_CCR1_bit at TIM11_CCR1.B9;
    sbit  CCR110_TIM11_CCR1_bit at TIM11_CCR1.B10;
    sbit  CCR111_TIM11_CCR1_bit at TIM11_CCR1.B11;
    sbit  CCR112_TIM11_CCR1_bit at TIM11_CCR1.B12;
    sbit  CCR113_TIM11_CCR1_bit at TIM11_CCR1.B13;
    sbit  CCR114_TIM11_CCR1_bit at TIM11_CCR1.B14;
    sbit  CCR115_TIM11_CCR1_bit at TIM11_CCR1.B15;

sfr unsigned long   volatile TIM11_OR             absolute 0x40014850;
    const register unsigned short int RMP0 = 0;
    sbit  RMP0_bit at TIM11_OR.B0;
    const register unsigned short int RMP1 = 1;
    sbit  RMP1_bit at TIM11_OR.B1;

sfr unsigned long   volatile TIM2_CR1             absolute 0x40000000;
    sbit  CKD0_TIM2_CR1_bit at TIM2_CR1.B8;
    sbit  CKD1_TIM2_CR1_bit at TIM2_CR1.B9;
    sbit  ARPE_TIM2_CR1_bit at TIM2_CR1.B7;
    sbit  CMS0_TIM2_CR1_bit at TIM2_CR1.B5;
    sbit  CMS1_TIM2_CR1_bit at TIM2_CR1.B6;
    sbit  DIR_TIM2_CR1_bit at TIM2_CR1.B4;
    sbit  OPM_TIM2_CR1_bit at TIM2_CR1.B3;
    sbit  URS_TIM2_CR1_bit at TIM2_CR1.B2;
    sbit  UDIS_TIM2_CR1_bit at TIM2_CR1.B1;
    sbit  CEN_TIM2_CR1_bit at TIM2_CR1.B0;

sfr unsigned long   volatile TIM2_CR2             absolute 0x40000004;
    sbit  TI1S_TIM2_CR2_bit at TIM2_CR2.B7;
    sbit  MMS0_TIM2_CR2_bit at TIM2_CR2.B4;
    sbit  MMS1_TIM2_CR2_bit at TIM2_CR2.B5;
    sbit  MMS2_TIM2_CR2_bit at TIM2_CR2.B6;
    sbit  CCDS_TIM2_CR2_bit at TIM2_CR2.B3;

sfr unsigned long   volatile TIM2_SMCR            absolute 0x40000008;
    sbit  ETP_TIM2_SMCR_bit at TIM2_SMCR.B15;
    sbit  ECE_TIM2_SMCR_bit at TIM2_SMCR.B14;
    sbit  ETPS0_TIM2_SMCR_bit at TIM2_SMCR.B12;
    sbit  ETPS1_TIM2_SMCR_bit at TIM2_SMCR.B13;
    sbit  ETF0_TIM2_SMCR_bit at TIM2_SMCR.B8;
    sbit  ETF1_TIM2_SMCR_bit at TIM2_SMCR.B9;
    sbit  ETF2_TIM2_SMCR_bit at TIM2_SMCR.B10;
    sbit  ETF3_TIM2_SMCR_bit at TIM2_SMCR.B11;
    sbit  MSM_TIM2_SMCR_bit at TIM2_SMCR.B7;
    sbit  TS0_TIM2_SMCR_bit at TIM2_SMCR.B4;
    sbit  TS1_TIM2_SMCR_bit at TIM2_SMCR.B5;
    sbit  TS2_TIM2_SMCR_bit at TIM2_SMCR.B6;
    sbit  SMS0_TIM2_SMCR_bit at TIM2_SMCR.B0;
    sbit  SMS1_TIM2_SMCR_bit at TIM2_SMCR.B1;
    sbit  SMS2_TIM2_SMCR_bit at TIM2_SMCR.B2;

sfr unsigned long   volatile TIM2_DIER            absolute 0x4000000C;
    sbit  TDE_TIM2_DIER_bit at TIM2_DIER.B14;
    sbit  CC4DE_TIM2_DIER_bit at TIM2_DIER.B12;
    sbit  CC3DE_TIM2_DIER_bit at TIM2_DIER.B11;
    sbit  CC2DE_TIM2_DIER_bit at TIM2_DIER.B10;
    sbit  CC1DE_TIM2_DIER_bit at TIM2_DIER.B9;
    sbit  UDE_TIM2_DIER_bit at TIM2_DIER.B8;
    sbit  TIE_TIM2_DIER_bit at TIM2_DIER.B6;
    sbit  CC4IE_TIM2_DIER_bit at TIM2_DIER.B4;
    sbit  CC3IE_TIM2_DIER_bit at TIM2_DIER.B3;
    sbit  CC2IE_TIM2_DIER_bit at TIM2_DIER.B2;
    sbit  CC1IE_TIM2_DIER_bit at TIM2_DIER.B1;
    sbit  UIE_TIM2_DIER_bit at TIM2_DIER.B0;

sfr unsigned long   volatile TIM2_SR              absolute 0x40000010;
    sbit  CC4OF_TIM2_SR_bit at TIM2_SR.B12;
    sbit  CC3OF_TIM2_SR_bit at TIM2_SR.B11;
    sbit  CC2OF_TIM2_SR_bit at TIM2_SR.B10;
    sbit  CC1OF_TIM2_SR_bit at TIM2_SR.B9;
    sbit  TIF_TIM2_SR_bit at TIM2_SR.B6;
    sbit  CC4IF_TIM2_SR_bit at TIM2_SR.B4;
    sbit  CC3IF_TIM2_SR_bit at TIM2_SR.B3;
    sbit  CC2IF_TIM2_SR_bit at TIM2_SR.B2;
    sbit  CC1IF_TIM2_SR_bit at TIM2_SR.B1;
    sbit  UIF_TIM2_SR_bit at TIM2_SR.B0;

sfr unsigned long   volatile TIM2_EGR             absolute 0x40000014;
    sbit  TG_TIM2_EGR_bit at TIM2_EGR.B6;
    sbit  CC4G_TIM2_EGR_bit at TIM2_EGR.B4;
    sbit  CC3G_TIM2_EGR_bit at TIM2_EGR.B3;
    sbit  CC2G_TIM2_EGR_bit at TIM2_EGR.B2;
    sbit  CC1G_TIM2_EGR_bit at TIM2_EGR.B1;
    sbit  UG_TIM2_EGR_bit at TIM2_EGR.B0;

sfr unsigned long   volatile TIM2_CCMR1_Output    absolute 0x40000018;
    sbit  OC2CE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B15;
    sbit  OC2M0_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B12;
    sbit  OC2M1_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B13;
    sbit  OC2M2_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B14;
    sbit  OC2PE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B11;
    sbit  OC2FE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B10;
    sbit  CC2S0_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B8;
    sbit  CC2S1_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B9;
    sbit  OC1CE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B7;
    sbit  OC1M0_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B4;
    sbit  OC1M1_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B5;
    sbit  OC1M2_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B6;
    sbit  OC1PE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B3;
    sbit  OC1FE_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B2;
    sbit  CC1S0_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B0;
    sbit  CC1S1_TIM2_CCMR1_Output_bit at TIM2_CCMR1_Output.B1;

sfr unsigned long   volatile TIM2_CCMR1_Input     absolute 0x40000018;
    sbit  IC2F0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B12;
    sbit  IC2F1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B13;
    sbit  IC2F2_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B14;
    sbit  IC2F3_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B11;
    sbit  CC2S0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B8;
    sbit  CC2S1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B9;
    sbit  IC1F0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B4;
    sbit  IC1F1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B5;
    sbit  IC1F2_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B6;
    sbit  IC1F3_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B7;
    sbit  ICPCS0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B2;
    sbit  ICPCS1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B3;
    sbit  CC1S0_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B0;
    sbit  CC1S1_TIM2_CCMR1_Input_bit at TIM2_CCMR1_Input.B1;

sfr unsigned long   volatile TIM2_CCMR2_Output    absolute 0x4000001C;
    const register unsigned short int O24CE = 15;
    sbit  O24CE_bit at TIM2_CCMR2_Output.B15;
    sbit  OC4M0_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B12;
    sbit  OC4M1_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B13;
    sbit  OC4M2_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B14;
    sbit  OC4PE_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B11;
    sbit  OC4FE_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B10;
    sbit  CC4S0_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B8;
    sbit  CC4S1_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B9;
    sbit  OC3CE_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B7;
    sbit  OC3M0_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B4;
    sbit  OC3M1_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B5;
    sbit  OC3M2_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B6;
    sbit  OC3PE_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B3;
    sbit  OC3FE_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B2;
    sbit  CC3S0_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B0;
    sbit  CC3S1_TIM2_CCMR2_Output_bit at TIM2_CCMR2_Output.B1;

sfr unsigned long   volatile TIM2_CCMR2_Input     absolute 0x4000001C;
    sbit  IC4F0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B12;
    sbit  IC4F1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B13;
    sbit  IC4F2_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B14;
    sbit  IC4F3_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B11;
    sbit  CC4S0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B8;
    sbit  CC4S1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B9;
    sbit  IC3F0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B4;
    sbit  IC3F1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B5;
    sbit  IC3F2_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B6;
    sbit  IC3F3_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B3;
    sbit  CC3S0_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B0;
    sbit  CC3S1_TIM2_CCMR2_Input_bit at TIM2_CCMR2_Input.B1;

sfr unsigned long   volatile TIM2_CCER            absolute 0x40000020;
    const register unsigned short int CC4NP = 15;
    sbit  CC4NP_bit at TIM2_CCER.B15;
    sbit  CC4P_TIM2_CCER_bit at TIM2_CCER.B13;
    sbit  CC4E_TIM2_CCER_bit at TIM2_CCER.B12;
    sbit  CC3NP_TIM2_CCER_bit at TIM2_CCER.B11;
    sbit  CC3P_TIM2_CCER_bit at TIM2_CCER.B9;
    sbit  CC3E_TIM2_CCER_bit at TIM2_CCER.B8;
    sbit  CC2NP_TIM2_CCER_bit at TIM2_CCER.B7;
    sbit  CC2P_TIM2_CCER_bit at TIM2_CCER.B5;
    sbit  CC2E_TIM2_CCER_bit at TIM2_CCER.B4;
    sbit  CC1NP_TIM2_CCER_bit at TIM2_CCER.B3;
    sbit  CC1P_TIM2_CCER_bit at TIM2_CCER.B1;
    sbit  CC1E_TIM2_CCER_bit at TIM2_CCER.B0;

sfr unsigned long   volatile TIM2_CNT             absolute 0x40000024;
    const register unsigned short int CNT_H0 = 16;
    sbit  CNT_H0_bit at TIM2_CNT.B16;
    const register unsigned short int CNT_H1 = 17;
    sbit  CNT_H1_bit at TIM2_CNT.B17;
    const register unsigned short int CNT_H2 = 18;
    sbit  CNT_H2_bit at TIM2_CNT.B18;
    const register unsigned short int CNT_H3 = 19;
    sbit  CNT_H3_bit at TIM2_CNT.B19;
    const register unsigned short int CNT_H4 = 20;
    sbit  CNT_H4_bit at TIM2_CNT.B20;
    const register unsigned short int CNT_H5 = 21;
    sbit  CNT_H5_bit at TIM2_CNT.B21;
    const register unsigned short int CNT_H6 = 22;
    sbit  CNT_H6_bit at TIM2_CNT.B22;
    const register unsigned short int CNT_H7 = 23;
    sbit  CNT_H7_bit at TIM2_CNT.B23;
    const register unsigned short int CNT_H8 = 24;
    sbit  CNT_H8_bit at TIM2_CNT.B24;
    const register unsigned short int CNT_H9 = 25;
    sbit  CNT_H9_bit at TIM2_CNT.B25;
    const register unsigned short int CNT_H10 = 26;
    sbit  CNT_H10_bit at TIM2_CNT.B26;
    const register unsigned short int CNT_H11 = 27;
    sbit  CNT_H11_bit at TIM2_CNT.B27;
    const register unsigned short int CNT_H12 = 28;
    sbit  CNT_H12_bit at TIM2_CNT.B28;
    const register unsigned short int CNT_H13 = 29;
    sbit  CNT_H13_bit at TIM2_CNT.B29;
    const register unsigned short int CNT_H14 = 30;
    sbit  CNT_H14_bit at TIM2_CNT.B30;
    const register unsigned short int CNT_H15 = 31;
    sbit  CNT_H15_bit at TIM2_CNT.B31;
    const register unsigned short int CNT_L0 = 0;
    sbit  CNT_L0_bit at TIM2_CNT.B0;
    const register unsigned short int CNT_L1 = 1;
    sbit  CNT_L1_bit at TIM2_CNT.B1;
    const register unsigned short int CNT_L2 = 2;
    sbit  CNT_L2_bit at TIM2_CNT.B2;
    const register unsigned short int CNT_L3 = 3;
    sbit  CNT_L3_bit at TIM2_CNT.B3;
    const register unsigned short int CNT_L4 = 4;
    sbit  CNT_L4_bit at TIM2_CNT.B4;
    const register unsigned short int CNT_L5 = 5;
    sbit  CNT_L5_bit at TIM2_CNT.B5;
    const register unsigned short int CNT_L6 = 6;
    sbit  CNT_L6_bit at TIM2_CNT.B6;
    const register unsigned short int CNT_L7 = 7;
    sbit  CNT_L7_bit at TIM2_CNT.B7;
    const register unsigned short int CNT_L8 = 8;
    sbit  CNT_L8_bit at TIM2_CNT.B8;
    const register unsigned short int CNT_L9 = 9;
    sbit  CNT_L9_bit at TIM2_CNT.B9;
    const register unsigned short int CNT_L10 = 10;
    sbit  CNT_L10_bit at TIM2_CNT.B10;
    const register unsigned short int CNT_L11 = 11;
    sbit  CNT_L11_bit at TIM2_CNT.B11;
    const register unsigned short int CNT_L12 = 12;
    sbit  CNT_L12_bit at TIM2_CNT.B12;
    const register unsigned short int CNT_L13 = 13;
    sbit  CNT_L13_bit at TIM2_CNT.B13;
    const register unsigned short int CNT_L14 = 14;
    sbit  CNT_L14_bit at TIM2_CNT.B14;
    const register unsigned short int CNT_L15 = 15;
    sbit  CNT_L15_bit at TIM2_CNT.B15;

sfr unsigned long   volatile TIM2_PSC             absolute 0x40000028;
    sbit  PSC0_TIM2_PSC_bit at TIM2_PSC.B0;
    sbit  PSC1_TIM2_PSC_bit at TIM2_PSC.B1;
    sbit  PSC2_TIM2_PSC_bit at TIM2_PSC.B2;
    sbit  PSC3_TIM2_PSC_bit at TIM2_PSC.B3;
    sbit  PSC4_TIM2_PSC_bit at TIM2_PSC.B4;
    sbit  PSC5_TIM2_PSC_bit at TIM2_PSC.B5;
    sbit  PSC6_TIM2_PSC_bit at TIM2_PSC.B6;
    sbit  PSC7_TIM2_PSC_bit at TIM2_PSC.B7;
    sbit  PSC8_TIM2_PSC_bit at TIM2_PSC.B8;
    sbit  PSC9_TIM2_PSC_bit at TIM2_PSC.B9;
    sbit  PSC10_TIM2_PSC_bit at TIM2_PSC.B10;
    sbit  PSC11_TIM2_PSC_bit at TIM2_PSC.B11;
    sbit  PSC12_TIM2_PSC_bit at TIM2_PSC.B12;
    sbit  PSC13_TIM2_PSC_bit at TIM2_PSC.B13;
    sbit  PSC14_TIM2_PSC_bit at TIM2_PSC.B14;
    sbit  PSC15_TIM2_PSC_bit at TIM2_PSC.B15;

sfr unsigned long   volatile TIM2_ARR             absolute 0x4000002C;
    const register unsigned short int ARR_H0 = 16;
    sbit  ARR_H0_bit at TIM2_ARR.B16;
    const register unsigned short int ARR_H1 = 17;
    sbit  ARR_H1_bit at TIM2_ARR.B17;
    const register unsigned short int ARR_H2 = 18;
    sbit  ARR_H2_bit at TIM2_ARR.B18;
    const register unsigned short int ARR_H3 = 19;
    sbit  ARR_H3_bit at TIM2_ARR.B19;
    const register unsigned short int ARR_H4 = 20;
    sbit  ARR_H4_bit at TIM2_ARR.B20;
    const register unsigned short int ARR_H5 = 21;
    sbit  ARR_H5_bit at TIM2_ARR.B21;
    const register unsigned short int ARR_H6 = 22;
    sbit  ARR_H6_bit at TIM2_ARR.B22;
    const register unsigned short int ARR_H7 = 23;
    sbit  ARR_H7_bit at TIM2_ARR.B23;
    const register unsigned short int ARR_H8 = 24;
    sbit  ARR_H8_bit at TIM2_ARR.B24;
    const register unsigned short int ARR_H9 = 25;
    sbit  ARR_H9_bit at TIM2_ARR.B25;
    const register unsigned short int ARR_H10 = 26;
    sbit  ARR_H10_bit at TIM2_ARR.B26;
    const register unsigned short int ARR_H11 = 27;
    sbit  ARR_H11_bit at TIM2_ARR.B27;
    const register unsigned short int ARR_H12 = 28;
    sbit  ARR_H12_bit at TIM2_ARR.B28;
    const register unsigned short int ARR_H13 = 29;
    sbit  ARR_H13_bit at TIM2_ARR.B29;
    const register unsigned short int ARR_H14 = 30;
    sbit  ARR_H14_bit at TIM2_ARR.B30;
    const register unsigned short int ARR_H15 = 31;
    sbit  ARR_H15_bit at TIM2_ARR.B31;
    const register unsigned short int ARR_L0 = 0;
    sbit  ARR_L0_bit at TIM2_ARR.B0;
    const register unsigned short int ARR_L1 = 1;
    sbit  ARR_L1_bit at TIM2_ARR.B1;
    const register unsigned short int ARR_L2 = 2;
    sbit  ARR_L2_bit at TIM2_ARR.B2;
    const register unsigned short int ARR_L3 = 3;
    sbit  ARR_L3_bit at TIM2_ARR.B3;
    const register unsigned short int ARR_L4 = 4;
    sbit  ARR_L4_bit at TIM2_ARR.B4;
    const register unsigned short int ARR_L5 = 5;
    sbit  ARR_L5_bit at TIM2_ARR.B5;
    const register unsigned short int ARR_L6 = 6;
    sbit  ARR_L6_bit at TIM2_ARR.B6;
    const register unsigned short int ARR_L7 = 7;
    sbit  ARR_L7_bit at TIM2_ARR.B7;
    const register unsigned short int ARR_L8 = 8;
    sbit  ARR_L8_bit at TIM2_ARR.B8;
    const register unsigned short int ARR_L9 = 9;
    sbit  ARR_L9_bit at TIM2_ARR.B9;
    const register unsigned short int ARR_L10 = 10;
    sbit  ARR_L10_bit at TIM2_ARR.B10;
    const register unsigned short int ARR_L11 = 11;
    sbit  ARR_L11_bit at TIM2_ARR.B11;
    const register unsigned short int ARR_L12 = 12;
    sbit  ARR_L12_bit at TIM2_ARR.B12;
    const register unsigned short int ARR_L13 = 13;
    sbit  ARR_L13_bit at TIM2_ARR.B13;
    const register unsigned short int ARR_L14 = 14;
    sbit  ARR_L14_bit at TIM2_ARR.B14;
    const register unsigned short int ARR_L15 = 15;
    sbit  ARR_L15_bit at TIM2_ARR.B15;

sfr unsigned long   volatile TIM2_CCR1            absolute 0x40000034;
    const register unsigned short int CCR1_H0 = 16;
    sbit  CCR1_H0_bit at TIM2_CCR1.B16;
    const register unsigned short int CCR1_H1 = 17;
    sbit  CCR1_H1_bit at TIM2_CCR1.B17;
    const register unsigned short int CCR1_H2 = 18;
    sbit  CCR1_H2_bit at TIM2_CCR1.B18;
    const register unsigned short int CCR1_H3 = 19;
    sbit  CCR1_H3_bit at TIM2_CCR1.B19;
    const register unsigned short int CCR1_H4 = 20;
    sbit  CCR1_H4_bit at TIM2_CCR1.B20;
    const register unsigned short int CCR1_H5 = 21;
    sbit  CCR1_H5_bit at TIM2_CCR1.B21;
    const register unsigned short int CCR1_H6 = 22;
    sbit  CCR1_H6_bit at TIM2_CCR1.B22;
    const register unsigned short int CCR1_H7 = 23;
    sbit  CCR1_H7_bit at TIM2_CCR1.B23;
    const register unsigned short int CCR1_H8 = 24;
    sbit  CCR1_H8_bit at TIM2_CCR1.B24;
    const register unsigned short int CCR1_H9 = 25;
    sbit  CCR1_H9_bit at TIM2_CCR1.B25;
    const register unsigned short int CCR1_H10 = 26;
    sbit  CCR1_H10_bit at TIM2_CCR1.B26;
    const register unsigned short int CCR1_H11 = 27;
    sbit  CCR1_H11_bit at TIM2_CCR1.B27;
    const register unsigned short int CCR1_H12 = 28;
    sbit  CCR1_H12_bit at TIM2_CCR1.B28;
    const register unsigned short int CCR1_H13 = 29;
    sbit  CCR1_H13_bit at TIM2_CCR1.B29;
    const register unsigned short int CCR1_H14 = 30;
    sbit  CCR1_H14_bit at TIM2_CCR1.B30;
    const register unsigned short int CCR1_H15 = 31;
    sbit  CCR1_H15_bit at TIM2_CCR1.B31;
    const register unsigned short int CCR1_L0 = 0;
    sbit  CCR1_L0_bit at TIM2_CCR1.B0;
    const register unsigned short int CCR1_L1 = 1;
    sbit  CCR1_L1_bit at TIM2_CCR1.B1;
    const register unsigned short int CCR1_L2 = 2;
    sbit  CCR1_L2_bit at TIM2_CCR1.B2;
    const register unsigned short int CCR1_L3 = 3;
    sbit  CCR1_L3_bit at TIM2_CCR1.B3;
    const register unsigned short int CCR1_L4 = 4;
    sbit  CCR1_L4_bit at TIM2_CCR1.B4;
    const register unsigned short int CCR1_L5 = 5;
    sbit  CCR1_L5_bit at TIM2_CCR1.B5;
    const register unsigned short int CCR1_L6 = 6;
    sbit  CCR1_L6_bit at TIM2_CCR1.B6;
    const register unsigned short int CCR1_L7 = 7;
    sbit  CCR1_L7_bit at TIM2_CCR1.B7;
    const register unsigned short int CCR1_L8 = 8;
    sbit  CCR1_L8_bit at TIM2_CCR1.B8;
    const register unsigned short int CCR1_L9 = 9;
    sbit  CCR1_L9_bit at TIM2_CCR1.B9;
    const register unsigned short int CCR1_L10 = 10;
    sbit  CCR1_L10_bit at TIM2_CCR1.B10;
    const register unsigned short int CCR1_L11 = 11;
    sbit  CCR1_L11_bit at TIM2_CCR1.B11;
    const register unsigned short int CCR1_L12 = 12;
    sbit  CCR1_L12_bit at TIM2_CCR1.B12;
    const register unsigned short int CCR1_L13 = 13;
    sbit  CCR1_L13_bit at TIM2_CCR1.B13;
    const register unsigned short int CCR1_L14 = 14;
    sbit  CCR1_L14_bit at TIM2_CCR1.B14;
    const register unsigned short int CCR1_L15 = 15;
    sbit  CCR1_L15_bit at TIM2_CCR1.B15;

sfr unsigned long   volatile TIM2_CCR2            absolute 0x40000038;
    const register unsigned short int CCR2_H0 = 16;
    sbit  CCR2_H0_bit at TIM2_CCR2.B16;
    const register unsigned short int CCR2_H1 = 17;
    sbit  CCR2_H1_bit at TIM2_CCR2.B17;
    const register unsigned short int CCR2_H2 = 18;
    sbit  CCR2_H2_bit at TIM2_CCR2.B18;
    const register unsigned short int CCR2_H3 = 19;
    sbit  CCR2_H3_bit at TIM2_CCR2.B19;
    const register unsigned short int CCR2_H4 = 20;
    sbit  CCR2_H4_bit at TIM2_CCR2.B20;
    const register unsigned short int CCR2_H5 = 21;
    sbit  CCR2_H5_bit at TIM2_CCR2.B21;
    const register unsigned short int CCR2_H6 = 22;
    sbit  CCR2_H6_bit at TIM2_CCR2.B22;
    const register unsigned short int CCR2_H7 = 23;
    sbit  CCR2_H7_bit at TIM2_CCR2.B23;
    const register unsigned short int CCR2_H8 = 24;
    sbit  CCR2_H8_bit at TIM2_CCR2.B24;
    const register unsigned short int CCR2_H9 = 25;
    sbit  CCR2_H9_bit at TIM2_CCR2.B25;
    const register unsigned short int CCR2_H10 = 26;
    sbit  CCR2_H10_bit at TIM2_CCR2.B26;
    const register unsigned short int CCR2_H11 = 27;
    sbit  CCR2_H11_bit at TIM2_CCR2.B27;
    const register unsigned short int CCR2_H12 = 28;
    sbit  CCR2_H12_bit at TIM2_CCR2.B28;
    const register unsigned short int CCR2_H13 = 29;
    sbit  CCR2_H13_bit at TIM2_CCR2.B29;
    const register unsigned short int CCR2_H14 = 30;
    sbit  CCR2_H14_bit at TIM2_CCR2.B30;
    const register unsigned short int CCR2_H15 = 31;
    sbit  CCR2_H15_bit at TIM2_CCR2.B31;
    const register unsigned short int CCR2_L0 = 0;
    sbit  CCR2_L0_bit at TIM2_CCR2.B0;
    const register unsigned short int CCR2_L1 = 1;
    sbit  CCR2_L1_bit at TIM2_CCR2.B1;
    const register unsigned short int CCR2_L2 = 2;
    sbit  CCR2_L2_bit at TIM2_CCR2.B2;
    const register unsigned short int CCR2_L3 = 3;
    sbit  CCR2_L3_bit at TIM2_CCR2.B3;
    const register unsigned short int CCR2_L4 = 4;
    sbit  CCR2_L4_bit at TIM2_CCR2.B4;
    const register unsigned short int CCR2_L5 = 5;
    sbit  CCR2_L5_bit at TIM2_CCR2.B5;
    const register unsigned short int CCR2_L6 = 6;
    sbit  CCR2_L6_bit at TIM2_CCR2.B6;
    const register unsigned short int CCR2_L7 = 7;
    sbit  CCR2_L7_bit at TIM2_CCR2.B7;
    const register unsigned short int CCR2_L8 = 8;
    sbit  CCR2_L8_bit at TIM2_CCR2.B8;
    const register unsigned short int CCR2_L9 = 9;
    sbit  CCR2_L9_bit at TIM2_CCR2.B9;
    const register unsigned short int CCR2_L10 = 10;
    sbit  CCR2_L10_bit at TIM2_CCR2.B10;
    const register unsigned short int CCR2_L11 = 11;
    sbit  CCR2_L11_bit at TIM2_CCR2.B11;
    const register unsigned short int CCR2_L12 = 12;
    sbit  CCR2_L12_bit at TIM2_CCR2.B12;
    const register unsigned short int CCR2_L13 = 13;
    sbit  CCR2_L13_bit at TIM2_CCR2.B13;
    const register unsigned short int CCR2_L14 = 14;
    sbit  CCR2_L14_bit at TIM2_CCR2.B14;
    const register unsigned short int CCR2_L15 = 15;
    sbit  CCR2_L15_bit at TIM2_CCR2.B15;

sfr unsigned long   volatile TIM2_CCR3            absolute 0x4000003C;
    const register unsigned short int CCR3_H0 = 16;
    sbit  CCR3_H0_bit at TIM2_CCR3.B16;
    const register unsigned short int CCR3_H1 = 17;
    sbit  CCR3_H1_bit at TIM2_CCR3.B17;
    const register unsigned short int CCR3_H2 = 18;
    sbit  CCR3_H2_bit at TIM2_CCR3.B18;
    const register unsigned short int CCR3_H3 = 19;
    sbit  CCR3_H3_bit at TIM2_CCR3.B19;
    const register unsigned short int CCR3_H4 = 20;
    sbit  CCR3_H4_bit at TIM2_CCR3.B20;
    const register unsigned short int CCR3_H5 = 21;
    sbit  CCR3_H5_bit at TIM2_CCR3.B21;
    const register unsigned short int CCR3_H6 = 22;
    sbit  CCR3_H6_bit at TIM2_CCR3.B22;
    const register unsigned short int CCR3_H7 = 23;
    sbit  CCR3_H7_bit at TIM2_CCR3.B23;
    const register unsigned short int CCR3_H8 = 24;
    sbit  CCR3_H8_bit at TIM2_CCR3.B24;
    const register unsigned short int CCR3_H9 = 25;
    sbit  CCR3_H9_bit at TIM2_CCR3.B25;
    const register unsigned short int CCR3_H10 = 26;
    sbit  CCR3_H10_bit at TIM2_CCR3.B26;
    const register unsigned short int CCR3_H11 = 27;
    sbit  CCR3_H11_bit at TIM2_CCR3.B27;
    const register unsigned short int CCR3_H12 = 28;
    sbit  CCR3_H12_bit at TIM2_CCR3.B28;
    const register unsigned short int CCR3_H13 = 29;
    sbit  CCR3_H13_bit at TIM2_CCR3.B29;
    const register unsigned short int CCR3_H14 = 30;
    sbit  CCR3_H14_bit at TIM2_CCR3.B30;
    const register unsigned short int CCR3_H15 = 31;
    sbit  CCR3_H15_bit at TIM2_CCR3.B31;
    const register unsigned short int CCR3_L0 = 0;
    sbit  CCR3_L0_bit at TIM2_CCR3.B0;
    const register unsigned short int CCR3_L1 = 1;
    sbit  CCR3_L1_bit at TIM2_CCR3.B1;
    const register unsigned short int CCR3_L2 = 2;
    sbit  CCR3_L2_bit at TIM2_CCR3.B2;
    const register unsigned short int CCR3_L3 = 3;
    sbit  CCR3_L3_bit at TIM2_CCR3.B3;
    const register unsigned short int CCR3_L4 = 4;
    sbit  CCR3_L4_bit at TIM2_CCR3.B4;
    const register unsigned short int CCR3_L5 = 5;
    sbit  CCR3_L5_bit at TIM2_CCR3.B5;
    const register unsigned short int CCR3_L6 = 6;
    sbit  CCR3_L6_bit at TIM2_CCR3.B6;
    const register unsigned short int CCR3_L7 = 7;
    sbit  CCR3_L7_bit at TIM2_CCR3.B7;
    const register unsigned short int CCR3_L8 = 8;
    sbit  CCR3_L8_bit at TIM2_CCR3.B8;
    const register unsigned short int CCR3_L9 = 9;
    sbit  CCR3_L9_bit at TIM2_CCR3.B9;
    const register unsigned short int CCR3_L10 = 10;
    sbit  CCR3_L10_bit at TIM2_CCR3.B10;
    const register unsigned short int CCR3_L11 = 11;
    sbit  CCR3_L11_bit at TIM2_CCR3.B11;
    const register unsigned short int CCR3_L12 = 12;
    sbit  CCR3_L12_bit at TIM2_CCR3.B12;
    const register unsigned short int CCR3_L13 = 13;
    sbit  CCR3_L13_bit at TIM2_CCR3.B13;
    const register unsigned short int CCR3_L14 = 14;
    sbit  CCR3_L14_bit at TIM2_CCR3.B14;
    const register unsigned short int CCR3_L15 = 15;
    sbit  CCR3_L15_bit at TIM2_CCR3.B15;

sfr unsigned long   volatile TIM2_CCR4            absolute 0x40000040;
    const register unsigned short int CCR4_H0 = 16;
    sbit  CCR4_H0_bit at TIM2_CCR4.B16;
    const register unsigned short int CCR4_H1 = 17;
    sbit  CCR4_H1_bit at TIM2_CCR4.B17;
    const register unsigned short int CCR4_H2 = 18;
    sbit  CCR4_H2_bit at TIM2_CCR4.B18;
    const register unsigned short int CCR4_H3 = 19;
    sbit  CCR4_H3_bit at TIM2_CCR4.B19;
    const register unsigned short int CCR4_H4 = 20;
    sbit  CCR4_H4_bit at TIM2_CCR4.B20;
    const register unsigned short int CCR4_H5 = 21;
    sbit  CCR4_H5_bit at TIM2_CCR4.B21;
    const register unsigned short int CCR4_H6 = 22;
    sbit  CCR4_H6_bit at TIM2_CCR4.B22;
    const register unsigned short int CCR4_H7 = 23;
    sbit  CCR4_H7_bit at TIM2_CCR4.B23;
    const register unsigned short int CCR4_H8 = 24;
    sbit  CCR4_H8_bit at TIM2_CCR4.B24;
    const register unsigned short int CCR4_H9 = 25;
    sbit  CCR4_H9_bit at TIM2_CCR4.B25;
    const register unsigned short int CCR4_H10 = 26;
    sbit  CCR4_H10_bit at TIM2_CCR4.B26;
    const register unsigned short int CCR4_H11 = 27;
    sbit  CCR4_H11_bit at TIM2_CCR4.B27;
    const register unsigned short int CCR4_H12 = 28;
    sbit  CCR4_H12_bit at TIM2_CCR4.B28;
    const register unsigned short int CCR4_H13 = 29;
    sbit  CCR4_H13_bit at TIM2_CCR4.B29;
    const register unsigned short int CCR4_H14 = 30;
    sbit  CCR4_H14_bit at TIM2_CCR4.B30;
    const register unsigned short int CCR4_H15 = 31;
    sbit  CCR4_H15_bit at TIM2_CCR4.B31;
    const register unsigned short int CCR4_L0 = 0;
    sbit  CCR4_L0_bit at TIM2_CCR4.B0;
    const register unsigned short int CCR4_L1 = 1;
    sbit  CCR4_L1_bit at TIM2_CCR4.B1;
    const register unsigned short int CCR4_L2 = 2;
    sbit  CCR4_L2_bit at TIM2_CCR4.B2;
    const register unsigned short int CCR4_L3 = 3;
    sbit  CCR4_L3_bit at TIM2_CCR4.B3;
    const register unsigned short int CCR4_L4 = 4;
    sbit  CCR4_L4_bit at TIM2_CCR4.B4;
    const register unsigned short int CCR4_L5 = 5;
    sbit  CCR4_L5_bit at TIM2_CCR4.B5;
    const register unsigned short int CCR4_L6 = 6;
    sbit  CCR4_L6_bit at TIM2_CCR4.B6;
    const register unsigned short int CCR4_L7 = 7;
    sbit  CCR4_L7_bit at TIM2_CCR4.B7;
    const register unsigned short int CCR4_L8 = 8;
    sbit  CCR4_L8_bit at TIM2_CCR4.B8;
    const register unsigned short int CCR4_L9 = 9;
    sbit  CCR4_L9_bit at TIM2_CCR4.B9;
    const register unsigned short int CCR4_L10 = 10;
    sbit  CCR4_L10_bit at TIM2_CCR4.B10;
    const register unsigned short int CCR4_L11 = 11;
    sbit  CCR4_L11_bit at TIM2_CCR4.B11;
    const register unsigned short int CCR4_L12 = 12;
    sbit  CCR4_L12_bit at TIM2_CCR4.B12;
    const register unsigned short int CCR4_L13 = 13;
    sbit  CCR4_L13_bit at TIM2_CCR4.B13;
    const register unsigned short int CCR4_L14 = 14;
    sbit  CCR4_L14_bit at TIM2_CCR4.B14;
    const register unsigned short int CCR4_L15 = 15;
    sbit  CCR4_L15_bit at TIM2_CCR4.B15;

sfr unsigned long   volatile TIM2_DCR             absolute 0x40000048;
    sbit  DBL0_TIM2_DCR_bit at TIM2_DCR.B8;
    sbit  DBL1_TIM2_DCR_bit at TIM2_DCR.B9;
    sbit  DBL2_TIM2_DCR_bit at TIM2_DCR.B10;
    sbit  DBL3_TIM2_DCR_bit at TIM2_DCR.B11;
    sbit  DBL4_TIM2_DCR_bit at TIM2_DCR.B12;
    sbit  DBA0_TIM2_DCR_bit at TIM2_DCR.B0;
    sbit  DBA1_TIM2_DCR_bit at TIM2_DCR.B1;
    sbit  DBA2_TIM2_DCR_bit at TIM2_DCR.B2;
    sbit  DBA3_TIM2_DCR_bit at TIM2_DCR.B3;
    sbit  DBA4_TIM2_DCR_bit at TIM2_DCR.B4;

sfr unsigned long   volatile TIM2_DMAR            absolute 0x4000004C;
    sbit  DMAB0_TIM2_DMAR_bit at TIM2_DMAR.B0;
    sbit  DMAB1_TIM2_DMAR_bit at TIM2_DMAR.B1;
    sbit  DMAB2_TIM2_DMAR_bit at TIM2_DMAR.B2;
    sbit  DMAB3_TIM2_DMAR_bit at TIM2_DMAR.B3;
    sbit  DMAB4_TIM2_DMAR_bit at TIM2_DMAR.B4;
    sbit  DMAB5_TIM2_DMAR_bit at TIM2_DMAR.B5;
    sbit  DMAB6_TIM2_DMAR_bit at TIM2_DMAR.B6;
    sbit  DMAB7_TIM2_DMAR_bit at TIM2_DMAR.B7;
    sbit  DMAB8_TIM2_DMAR_bit at TIM2_DMAR.B8;
    sbit  DMAB9_TIM2_DMAR_bit at TIM2_DMAR.B9;
    sbit  DMAB10_TIM2_DMAR_bit at TIM2_DMAR.B10;
    sbit  DMAB11_TIM2_DMAR_bit at TIM2_DMAR.B11;
    sbit  DMAB12_TIM2_DMAR_bit at TIM2_DMAR.B12;
    sbit  DMAB13_TIM2_DMAR_bit at TIM2_DMAR.B13;
    sbit  DMAB14_TIM2_DMAR_bit at TIM2_DMAR.B14;
    sbit  DMAB15_TIM2_DMAR_bit at TIM2_DMAR.B15;

sfr unsigned long   volatile TIM2_OR              absolute 0x40000050;
    const register unsigned short int ITR1_RMP0 = 10;
    sbit  ITR1_RMP0_bit at TIM2_OR.B10;
    const register unsigned short int ITR1_RMP1 = 11;
    sbit  ITR1_RMP1_bit at TIM2_OR.B11;

sfr unsigned long   volatile TIM3_CR1             absolute 0x40000400;
    sbit  CKD0_TIM3_CR1_bit at TIM3_CR1.B8;
    sbit  CKD1_TIM3_CR1_bit at TIM3_CR1.B9;
    sbit  ARPE_TIM3_CR1_bit at TIM3_CR1.B7;
    sbit  CMS0_TIM3_CR1_bit at TIM3_CR1.B5;
    sbit  CMS1_TIM3_CR1_bit at TIM3_CR1.B6;
    sbit  DIR_TIM3_CR1_bit at TIM3_CR1.B4;
    sbit  OPM_TIM3_CR1_bit at TIM3_CR1.B3;
    sbit  URS_TIM3_CR1_bit at TIM3_CR1.B2;
    sbit  UDIS_TIM3_CR1_bit at TIM3_CR1.B1;
    sbit  CEN_TIM3_CR1_bit at TIM3_CR1.B0;

sfr unsigned long   volatile TIM3_CR2             absolute 0x40000404;
    sbit  TI1S_TIM3_CR2_bit at TIM3_CR2.B7;
    sbit  MMS0_TIM3_CR2_bit at TIM3_CR2.B4;
    sbit  MMS1_TIM3_CR2_bit at TIM3_CR2.B5;
    sbit  MMS2_TIM3_CR2_bit at TIM3_CR2.B6;
    sbit  CCDS_TIM3_CR2_bit at TIM3_CR2.B3;

sfr unsigned long   volatile TIM3_SMCR            absolute 0x40000408;
    sbit  ETP_TIM3_SMCR_bit at TIM3_SMCR.B15;
    sbit  ECE_TIM3_SMCR_bit at TIM3_SMCR.B14;
    sbit  ETPS0_TIM3_SMCR_bit at TIM3_SMCR.B12;
    sbit  ETPS1_TIM3_SMCR_bit at TIM3_SMCR.B13;
    sbit  ETF0_TIM3_SMCR_bit at TIM3_SMCR.B8;
    sbit  ETF1_TIM3_SMCR_bit at TIM3_SMCR.B9;
    sbit  ETF2_TIM3_SMCR_bit at TIM3_SMCR.B10;
    sbit  ETF3_TIM3_SMCR_bit at TIM3_SMCR.B11;
    sbit  MSM_TIM3_SMCR_bit at TIM3_SMCR.B7;
    sbit  TS0_TIM3_SMCR_bit at TIM3_SMCR.B4;
    sbit  TS1_TIM3_SMCR_bit at TIM3_SMCR.B5;
    sbit  TS2_TIM3_SMCR_bit at TIM3_SMCR.B6;
    sbit  SMS0_TIM3_SMCR_bit at TIM3_SMCR.B0;
    sbit  SMS1_TIM3_SMCR_bit at TIM3_SMCR.B1;
    sbit  SMS2_TIM3_SMCR_bit at TIM3_SMCR.B2;

sfr unsigned long   volatile TIM3_DIER            absolute 0x4000040C;
    sbit  TDE_TIM3_DIER_bit at TIM3_DIER.B14;
    sbit  CC4DE_TIM3_DIER_bit at TIM3_DIER.B12;
    sbit  CC3DE_TIM3_DIER_bit at TIM3_DIER.B11;
    sbit  CC2DE_TIM3_DIER_bit at TIM3_DIER.B10;
    sbit  CC1DE_TIM3_DIER_bit at TIM3_DIER.B9;
    sbit  UDE_TIM3_DIER_bit at TIM3_DIER.B8;
    sbit  TIE_TIM3_DIER_bit at TIM3_DIER.B6;
    sbit  CC4IE_TIM3_DIER_bit at TIM3_DIER.B4;
    sbit  CC3IE_TIM3_DIER_bit at TIM3_DIER.B3;
    sbit  CC2IE_TIM3_DIER_bit at TIM3_DIER.B2;
    sbit  CC1IE_TIM3_DIER_bit at TIM3_DIER.B1;
    sbit  UIE_TIM3_DIER_bit at TIM3_DIER.B0;

sfr unsigned long   volatile TIM3_SR              absolute 0x40000410;
    sbit  CC4OF_TIM3_SR_bit at TIM3_SR.B12;
    sbit  CC3OF_TIM3_SR_bit at TIM3_SR.B11;
    sbit  CC2OF_TIM3_SR_bit at TIM3_SR.B10;
    sbit  CC1OF_TIM3_SR_bit at TIM3_SR.B9;
    sbit  TIF_TIM3_SR_bit at TIM3_SR.B6;
    sbit  CC4IF_TIM3_SR_bit at TIM3_SR.B4;
    sbit  CC3IF_TIM3_SR_bit at TIM3_SR.B3;
    sbit  CC2IF_TIM3_SR_bit at TIM3_SR.B2;
    sbit  CC1IF_TIM3_SR_bit at TIM3_SR.B1;
    sbit  UIF_TIM3_SR_bit at TIM3_SR.B0;

sfr unsigned long   volatile TIM3_EGR             absolute 0x40000414;
    sbit  TG_TIM3_EGR_bit at TIM3_EGR.B6;
    sbit  CC4G_TIM3_EGR_bit at TIM3_EGR.B4;
    sbit  CC3G_TIM3_EGR_bit at TIM3_EGR.B3;
    sbit  CC2G_TIM3_EGR_bit at TIM3_EGR.B2;
    sbit  CC1G_TIM3_EGR_bit at TIM3_EGR.B1;
    sbit  UG_TIM3_EGR_bit at TIM3_EGR.B0;

sfr unsigned long   volatile TIM3_CCMR1_Output    absolute 0x40000418;
    sbit  OC2CE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B15;
    sbit  OC2M0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B12;
    sbit  OC2M1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B13;
    sbit  OC2M2_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B14;
    sbit  OC2PE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B11;
    sbit  OC2FE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B10;
    sbit  CC2S0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B8;
    sbit  CC2S1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B9;
    sbit  OC1CE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B7;
    sbit  OC1M0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B4;
    sbit  OC1M1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B5;
    sbit  OC1M2_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B6;
    sbit  OC1PE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B3;
    sbit  OC1FE_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B2;
    sbit  CC1S0_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B0;
    sbit  CC1S1_TIM3_CCMR1_Output_bit at TIM3_CCMR1_Output.B1;

sfr unsigned long   volatile TIM3_CCMR1_Input     absolute 0x40000418;
    sbit  IC2F0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B12;
    sbit  IC2F1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B13;
    sbit  IC2F2_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B14;
    sbit  IC2F3_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B11;
    sbit  CC2S0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B8;
    sbit  CC2S1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B9;
    sbit  IC1F0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B4;
    sbit  IC1F1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B5;
    sbit  IC1F2_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B6;
    sbit  IC1F3_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B7;
    sbit  ICPCS0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B2;
    sbit  ICPCS1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B3;
    sbit  CC1S0_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B0;
    sbit  CC1S1_TIM3_CCMR1_Input_bit at TIM3_CCMR1_Input.B1;

sfr unsigned long   volatile TIM3_CCMR2_Output    absolute 0x4000041C;
    sbit  O24CE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B15;
    sbit  OC4M0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B12;
    sbit  OC4M1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B13;
    sbit  OC4M2_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B14;
    sbit  OC4PE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B11;
    sbit  OC4FE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B10;
    sbit  CC4S0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B8;
    sbit  CC4S1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B9;
    sbit  OC3CE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B7;
    sbit  OC3M0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B4;
    sbit  OC3M1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B5;
    sbit  OC3M2_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B6;
    sbit  OC3PE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B3;
    sbit  OC3FE_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B2;
    sbit  CC3S0_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B0;
    sbit  CC3S1_TIM3_CCMR2_Output_bit at TIM3_CCMR2_Output.B1;

sfr unsigned long   volatile TIM3_CCMR2_Input     absolute 0x4000041C;
    sbit  IC4F0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B12;
    sbit  IC4F1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B13;
    sbit  IC4F2_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B14;
    sbit  IC4F3_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B11;
    sbit  CC4S0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B8;
    sbit  CC4S1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B9;
    sbit  IC3F0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B4;
    sbit  IC3F1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B5;
    sbit  IC3F2_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B6;
    sbit  IC3F3_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B3;
    sbit  CC3S0_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B0;
    sbit  CC3S1_TIM3_CCMR2_Input_bit at TIM3_CCMR2_Input.B1;

sfr unsigned long   volatile TIM3_CCER            absolute 0x40000420;
    sbit  CC4NP_TIM3_CCER_bit at TIM3_CCER.B15;
    sbit  CC4P_TIM3_CCER_bit at TIM3_CCER.B13;
    sbit  CC4E_TIM3_CCER_bit at TIM3_CCER.B12;
    sbit  CC3NP_TIM3_CCER_bit at TIM3_CCER.B11;
    sbit  CC3P_TIM3_CCER_bit at TIM3_CCER.B9;
    sbit  CC3E_TIM3_CCER_bit at TIM3_CCER.B8;
    sbit  CC2NP_TIM3_CCER_bit at TIM3_CCER.B7;
    sbit  CC2P_TIM3_CCER_bit at TIM3_CCER.B5;
    sbit  CC2E_TIM3_CCER_bit at TIM3_CCER.B4;
    sbit  CC1NP_TIM3_CCER_bit at TIM3_CCER.B3;
    sbit  CC1P_TIM3_CCER_bit at TIM3_CCER.B1;
    sbit  CC1E_TIM3_CCER_bit at TIM3_CCER.B0;

sfr unsigned long   volatile TIM3_CNT             absolute 0x40000424;
    sbit  CNT_H0_TIM3_CNT_bit at TIM3_CNT.B16;
    sbit  CNT_H1_TIM3_CNT_bit at TIM3_CNT.B17;
    sbit  CNT_H2_TIM3_CNT_bit at TIM3_CNT.B18;
    sbit  CNT_H3_TIM3_CNT_bit at TIM3_CNT.B19;
    sbit  CNT_H4_TIM3_CNT_bit at TIM3_CNT.B20;
    sbit  CNT_H5_TIM3_CNT_bit at TIM3_CNT.B21;
    sbit  CNT_H6_TIM3_CNT_bit at TIM3_CNT.B22;
    sbit  CNT_H7_TIM3_CNT_bit at TIM3_CNT.B23;
    sbit  CNT_H8_TIM3_CNT_bit at TIM3_CNT.B24;
    sbit  CNT_H9_TIM3_CNT_bit at TIM3_CNT.B25;
    sbit  CNT_H10_TIM3_CNT_bit at TIM3_CNT.B26;
    sbit  CNT_H11_TIM3_CNT_bit at TIM3_CNT.B27;
    sbit  CNT_H12_TIM3_CNT_bit at TIM3_CNT.B28;
    sbit  CNT_H13_TIM3_CNT_bit at TIM3_CNT.B29;
    sbit  CNT_H14_TIM3_CNT_bit at TIM3_CNT.B30;
    sbit  CNT_H15_TIM3_CNT_bit at TIM3_CNT.B31;
    sbit  CNT_L0_TIM3_CNT_bit at TIM3_CNT.B0;
    sbit  CNT_L1_TIM3_CNT_bit at TIM3_CNT.B1;
    sbit  CNT_L2_TIM3_CNT_bit at TIM3_CNT.B2;
    sbit  CNT_L3_TIM3_CNT_bit at TIM3_CNT.B3;
    sbit  CNT_L4_TIM3_CNT_bit at TIM3_CNT.B4;
    sbit  CNT_L5_TIM3_CNT_bit at TIM3_CNT.B5;
    sbit  CNT_L6_TIM3_CNT_bit at TIM3_CNT.B6;
    sbit  CNT_L7_TIM3_CNT_bit at TIM3_CNT.B7;
    sbit  CNT_L8_TIM3_CNT_bit at TIM3_CNT.B8;
    sbit  CNT_L9_TIM3_CNT_bit at TIM3_CNT.B9;
    sbit  CNT_L10_TIM3_CNT_bit at TIM3_CNT.B10;
    sbit  CNT_L11_TIM3_CNT_bit at TIM3_CNT.B11;
    sbit  CNT_L12_TIM3_CNT_bit at TIM3_CNT.B12;
    sbit  CNT_L13_TIM3_CNT_bit at TIM3_CNT.B13;
    sbit  CNT_L14_TIM3_CNT_bit at TIM3_CNT.B14;
    sbit  CNT_L15_TIM3_CNT_bit at TIM3_CNT.B15;

sfr unsigned long   volatile TIM3_PSC             absolute 0x40000428;
    sbit  PSC0_TIM3_PSC_bit at TIM3_PSC.B0;
    sbit  PSC1_TIM3_PSC_bit at TIM3_PSC.B1;
    sbit  PSC2_TIM3_PSC_bit at TIM3_PSC.B2;
    sbit  PSC3_TIM3_PSC_bit at TIM3_PSC.B3;
    sbit  PSC4_TIM3_PSC_bit at TIM3_PSC.B4;
    sbit  PSC5_TIM3_PSC_bit at TIM3_PSC.B5;
    sbit  PSC6_TIM3_PSC_bit at TIM3_PSC.B6;
    sbit  PSC7_TIM3_PSC_bit at TIM3_PSC.B7;
    sbit  PSC8_TIM3_PSC_bit at TIM3_PSC.B8;
    sbit  PSC9_TIM3_PSC_bit at TIM3_PSC.B9;
    sbit  PSC10_TIM3_PSC_bit at TIM3_PSC.B10;
    sbit  PSC11_TIM3_PSC_bit at TIM3_PSC.B11;
    sbit  PSC12_TIM3_PSC_bit at TIM3_PSC.B12;
    sbit  PSC13_TIM3_PSC_bit at TIM3_PSC.B13;
    sbit  PSC14_TIM3_PSC_bit at TIM3_PSC.B14;
    sbit  PSC15_TIM3_PSC_bit at TIM3_PSC.B15;

sfr unsigned long   volatile TIM3_ARR             absolute 0x4000042C;
    sbit  ARR_H0_TIM3_ARR_bit at TIM3_ARR.B16;
    sbit  ARR_H1_TIM3_ARR_bit at TIM3_ARR.B17;
    sbit  ARR_H2_TIM3_ARR_bit at TIM3_ARR.B18;
    sbit  ARR_H3_TIM3_ARR_bit at TIM3_ARR.B19;
    sbit  ARR_H4_TIM3_ARR_bit at TIM3_ARR.B20;
    sbit  ARR_H5_TIM3_ARR_bit at TIM3_ARR.B21;
    sbit  ARR_H6_TIM3_ARR_bit at TIM3_ARR.B22;
    sbit  ARR_H7_TIM3_ARR_bit at TIM3_ARR.B23;
    sbit  ARR_H8_TIM3_ARR_bit at TIM3_ARR.B24;
    sbit  ARR_H9_TIM3_ARR_bit at TIM3_ARR.B25;
    sbit  ARR_H10_TIM3_ARR_bit at TIM3_ARR.B26;
    sbit  ARR_H11_TIM3_ARR_bit at TIM3_ARR.B27;
    sbit  ARR_H12_TIM3_ARR_bit at TIM3_ARR.B28;
    sbit  ARR_H13_TIM3_ARR_bit at TIM3_ARR.B29;
    sbit  ARR_H14_TIM3_ARR_bit at TIM3_ARR.B30;
    sbit  ARR_H15_TIM3_ARR_bit at TIM3_ARR.B31;
    sbit  ARR_L0_TIM3_ARR_bit at TIM3_ARR.B0;
    sbit  ARR_L1_TIM3_ARR_bit at TIM3_ARR.B1;
    sbit  ARR_L2_TIM3_ARR_bit at TIM3_ARR.B2;
    sbit  ARR_L3_TIM3_ARR_bit at TIM3_ARR.B3;
    sbit  ARR_L4_TIM3_ARR_bit at TIM3_ARR.B4;
    sbit  ARR_L5_TIM3_ARR_bit at TIM3_ARR.B5;
    sbit  ARR_L6_TIM3_ARR_bit at TIM3_ARR.B6;
    sbit  ARR_L7_TIM3_ARR_bit at TIM3_ARR.B7;
    sbit  ARR_L8_TIM3_ARR_bit at TIM3_ARR.B8;
    sbit  ARR_L9_TIM3_ARR_bit at TIM3_ARR.B9;
    sbit  ARR_L10_TIM3_ARR_bit at TIM3_ARR.B10;
    sbit  ARR_L11_TIM3_ARR_bit at TIM3_ARR.B11;
    sbit  ARR_L12_TIM3_ARR_bit at TIM3_ARR.B12;
    sbit  ARR_L13_TIM3_ARR_bit at TIM3_ARR.B13;
    sbit  ARR_L14_TIM3_ARR_bit at TIM3_ARR.B14;
    sbit  ARR_L15_TIM3_ARR_bit at TIM3_ARR.B15;

sfr unsigned long   volatile TIM3_CCR1            absolute 0x40000434;
    sbit  CCR1_H0_TIM3_CCR1_bit at TIM3_CCR1.B16;
    sbit  CCR1_H1_TIM3_CCR1_bit at TIM3_CCR1.B17;
    sbit  CCR1_H2_TIM3_CCR1_bit at TIM3_CCR1.B18;
    sbit  CCR1_H3_TIM3_CCR1_bit at TIM3_CCR1.B19;
    sbit  CCR1_H4_TIM3_CCR1_bit at TIM3_CCR1.B20;
    sbit  CCR1_H5_TIM3_CCR1_bit at TIM3_CCR1.B21;
    sbit  CCR1_H6_TIM3_CCR1_bit at TIM3_CCR1.B22;
    sbit  CCR1_H7_TIM3_CCR1_bit at TIM3_CCR1.B23;
    sbit  CCR1_H8_TIM3_CCR1_bit at TIM3_CCR1.B24;
    sbit  CCR1_H9_TIM3_CCR1_bit at TIM3_CCR1.B25;
    sbit  CCR1_H10_TIM3_CCR1_bit at TIM3_CCR1.B26;
    sbit  CCR1_H11_TIM3_CCR1_bit at TIM3_CCR1.B27;
    sbit  CCR1_H12_TIM3_CCR1_bit at TIM3_CCR1.B28;
    sbit  CCR1_H13_TIM3_CCR1_bit at TIM3_CCR1.B29;
    sbit  CCR1_H14_TIM3_CCR1_bit at TIM3_CCR1.B30;
    sbit  CCR1_H15_TIM3_CCR1_bit at TIM3_CCR1.B31;
    sbit  CCR1_L0_TIM3_CCR1_bit at TIM3_CCR1.B0;
    sbit  CCR1_L1_TIM3_CCR1_bit at TIM3_CCR1.B1;
    sbit  CCR1_L2_TIM3_CCR1_bit at TIM3_CCR1.B2;
    sbit  CCR1_L3_TIM3_CCR1_bit at TIM3_CCR1.B3;
    sbit  CCR1_L4_TIM3_CCR1_bit at TIM3_CCR1.B4;
    sbit  CCR1_L5_TIM3_CCR1_bit at TIM3_CCR1.B5;
    sbit  CCR1_L6_TIM3_CCR1_bit at TIM3_CCR1.B6;
    sbit  CCR1_L7_TIM3_CCR1_bit at TIM3_CCR1.B7;
    sbit  CCR1_L8_TIM3_CCR1_bit at TIM3_CCR1.B8;
    sbit  CCR1_L9_TIM3_CCR1_bit at TIM3_CCR1.B9;
    sbit  CCR1_L10_TIM3_CCR1_bit at TIM3_CCR1.B10;
    sbit  CCR1_L11_TIM3_CCR1_bit at TIM3_CCR1.B11;
    sbit  CCR1_L12_TIM3_CCR1_bit at TIM3_CCR1.B12;
    sbit  CCR1_L13_TIM3_CCR1_bit at TIM3_CCR1.B13;
    sbit  CCR1_L14_TIM3_CCR1_bit at TIM3_CCR1.B14;
    sbit  CCR1_L15_TIM3_CCR1_bit at TIM3_CCR1.B15;

sfr unsigned long   volatile TIM3_CCR2            absolute 0x40000438;
    sbit  CCR2_H0_TIM3_CCR2_bit at TIM3_CCR2.B16;
    sbit  CCR2_H1_TIM3_CCR2_bit at TIM3_CCR2.B17;
    sbit  CCR2_H2_TIM3_CCR2_bit at TIM3_CCR2.B18;
    sbit  CCR2_H3_TIM3_CCR2_bit at TIM3_CCR2.B19;
    sbit  CCR2_H4_TIM3_CCR2_bit at TIM3_CCR2.B20;
    sbit  CCR2_H5_TIM3_CCR2_bit at TIM3_CCR2.B21;
    sbit  CCR2_H6_TIM3_CCR2_bit at TIM3_CCR2.B22;
    sbit  CCR2_H7_TIM3_CCR2_bit at TIM3_CCR2.B23;
    sbit  CCR2_H8_TIM3_CCR2_bit at TIM3_CCR2.B24;
    sbit  CCR2_H9_TIM3_CCR2_bit at TIM3_CCR2.B25;
    sbit  CCR2_H10_TIM3_CCR2_bit at TIM3_CCR2.B26;
    sbit  CCR2_H11_TIM3_CCR2_bit at TIM3_CCR2.B27;
    sbit  CCR2_H12_TIM3_CCR2_bit at TIM3_CCR2.B28;
    sbit  CCR2_H13_TIM3_CCR2_bit at TIM3_CCR2.B29;
    sbit  CCR2_H14_TIM3_CCR2_bit at TIM3_CCR2.B30;
    sbit  CCR2_H15_TIM3_CCR2_bit at TIM3_CCR2.B31;
    sbit  CCR2_L0_TIM3_CCR2_bit at TIM3_CCR2.B0;
    sbit  CCR2_L1_TIM3_CCR2_bit at TIM3_CCR2.B1;
    sbit  CCR2_L2_TIM3_CCR2_bit at TIM3_CCR2.B2;
    sbit  CCR2_L3_TIM3_CCR2_bit at TIM3_CCR2.B3;
    sbit  CCR2_L4_TIM3_CCR2_bit at TIM3_CCR2.B4;
    sbit  CCR2_L5_TIM3_CCR2_bit at TIM3_CCR2.B5;
    sbit  CCR2_L6_TIM3_CCR2_bit at TIM3_CCR2.B6;
    sbit  CCR2_L7_TIM3_CCR2_bit at TIM3_CCR2.B7;
    sbit  CCR2_L8_TIM3_CCR2_bit at TIM3_CCR2.B8;
    sbit  CCR2_L9_TIM3_CCR2_bit at TIM3_CCR2.B9;
    sbit  CCR2_L10_TIM3_CCR2_bit at TIM3_CCR2.B10;
    sbit  CCR2_L11_TIM3_CCR2_bit at TIM3_CCR2.B11;
    sbit  CCR2_L12_TIM3_CCR2_bit at TIM3_CCR2.B12;
    sbit  CCR2_L13_TIM3_CCR2_bit at TIM3_CCR2.B13;
    sbit  CCR2_L14_TIM3_CCR2_bit at TIM3_CCR2.B14;
    sbit  CCR2_L15_TIM3_CCR2_bit at TIM3_CCR2.B15;

sfr unsigned long   volatile TIM3_CCR3            absolute 0x4000043C;
    sbit  CCR3_H0_TIM3_CCR3_bit at TIM3_CCR3.B16;
    sbit  CCR3_H1_TIM3_CCR3_bit at TIM3_CCR3.B17;
    sbit  CCR3_H2_TIM3_CCR3_bit at TIM3_CCR3.B18;
    sbit  CCR3_H3_TIM3_CCR3_bit at TIM3_CCR3.B19;
    sbit  CCR3_H4_TIM3_CCR3_bit at TIM3_CCR3.B20;
    sbit  CCR3_H5_TIM3_CCR3_bit at TIM3_CCR3.B21;
    sbit  CCR3_H6_TIM3_CCR3_bit at TIM3_CCR3.B22;
    sbit  CCR3_H7_TIM3_CCR3_bit at TIM3_CCR3.B23;
    sbit  CCR3_H8_TIM3_CCR3_bit at TIM3_CCR3.B24;
    sbit  CCR3_H9_TIM3_CCR3_bit at TIM3_CCR3.B25;
    sbit  CCR3_H10_TIM3_CCR3_bit at TIM3_CCR3.B26;
    sbit  CCR3_H11_TIM3_CCR3_bit at TIM3_CCR3.B27;
    sbit  CCR3_H12_TIM3_CCR3_bit at TIM3_CCR3.B28;
    sbit  CCR3_H13_TIM3_CCR3_bit at TIM3_CCR3.B29;
    sbit  CCR3_H14_TIM3_CCR3_bit at TIM3_CCR3.B30;
    sbit  CCR3_H15_TIM3_CCR3_bit at TIM3_CCR3.B31;
    sbit  CCR3_L0_TIM3_CCR3_bit at TIM3_CCR3.B0;
    sbit  CCR3_L1_TIM3_CCR3_bit at TIM3_CCR3.B1;
    sbit  CCR3_L2_TIM3_CCR3_bit at TIM3_CCR3.B2;
    sbit  CCR3_L3_TIM3_CCR3_bit at TIM3_CCR3.B3;
    sbit  CCR3_L4_TIM3_CCR3_bit at TIM3_CCR3.B4;
    sbit  CCR3_L5_TIM3_CCR3_bit at TIM3_CCR3.B5;
    sbit  CCR3_L6_TIM3_CCR3_bit at TIM3_CCR3.B6;
    sbit  CCR3_L7_TIM3_CCR3_bit at TIM3_CCR3.B7;
    sbit  CCR3_L8_TIM3_CCR3_bit at TIM3_CCR3.B8;
    sbit  CCR3_L9_TIM3_CCR3_bit at TIM3_CCR3.B9;
    sbit  CCR3_L10_TIM3_CCR3_bit at TIM3_CCR3.B10;
    sbit  CCR3_L11_TIM3_CCR3_bit at TIM3_CCR3.B11;
    sbit  CCR3_L12_TIM3_CCR3_bit at TIM3_CCR3.B12;
    sbit  CCR3_L13_TIM3_CCR3_bit at TIM3_CCR3.B13;
    sbit  CCR3_L14_TIM3_CCR3_bit at TIM3_CCR3.B14;
    sbit  CCR3_L15_TIM3_CCR3_bit at TIM3_CCR3.B15;

sfr unsigned long   volatile TIM3_CCR4            absolute 0x40000440;
    sbit  CCR4_H0_TIM3_CCR4_bit at TIM3_CCR4.B16;
    sbit  CCR4_H1_TIM3_CCR4_bit at TIM3_CCR4.B17;
    sbit  CCR4_H2_TIM3_CCR4_bit at TIM3_CCR4.B18;
    sbit  CCR4_H3_TIM3_CCR4_bit at TIM3_CCR4.B19;
    sbit  CCR4_H4_TIM3_CCR4_bit at TIM3_CCR4.B20;
    sbit  CCR4_H5_TIM3_CCR4_bit at TIM3_CCR4.B21;
    sbit  CCR4_H6_TIM3_CCR4_bit at TIM3_CCR4.B22;
    sbit  CCR4_H7_TIM3_CCR4_bit at TIM3_CCR4.B23;
    sbit  CCR4_H8_TIM3_CCR4_bit at TIM3_CCR4.B24;
    sbit  CCR4_H9_TIM3_CCR4_bit at TIM3_CCR4.B25;
    sbit  CCR4_H10_TIM3_CCR4_bit at TIM3_CCR4.B26;
    sbit  CCR4_H11_TIM3_CCR4_bit at TIM3_CCR4.B27;
    sbit  CCR4_H12_TIM3_CCR4_bit at TIM3_CCR4.B28;
    sbit  CCR4_H13_TIM3_CCR4_bit at TIM3_CCR4.B29;
    sbit  CCR4_H14_TIM3_CCR4_bit at TIM3_CCR4.B30;
    sbit  CCR4_H15_TIM3_CCR4_bit at TIM3_CCR4.B31;
    sbit  CCR4_L0_TIM3_CCR4_bit at TIM3_CCR4.B0;
    sbit  CCR4_L1_TIM3_CCR4_bit at TIM3_CCR4.B1;
    sbit  CCR4_L2_TIM3_CCR4_bit at TIM3_CCR4.B2;
    sbit  CCR4_L3_TIM3_CCR4_bit at TIM3_CCR4.B3;
    sbit  CCR4_L4_TIM3_CCR4_bit at TIM3_CCR4.B4;
    sbit  CCR4_L5_TIM3_CCR4_bit at TIM3_CCR4.B5;
    sbit  CCR4_L6_TIM3_CCR4_bit at TIM3_CCR4.B6;
    sbit  CCR4_L7_TIM3_CCR4_bit at TIM3_CCR4.B7;
    sbit  CCR4_L8_TIM3_CCR4_bit at TIM3_CCR4.B8;
    sbit  CCR4_L9_TIM3_CCR4_bit at TIM3_CCR4.B9;
    sbit  CCR4_L10_TIM3_CCR4_bit at TIM3_CCR4.B10;
    sbit  CCR4_L11_TIM3_CCR4_bit at TIM3_CCR4.B11;
    sbit  CCR4_L12_TIM3_CCR4_bit at TIM3_CCR4.B12;
    sbit  CCR4_L13_TIM3_CCR4_bit at TIM3_CCR4.B13;
    sbit  CCR4_L14_TIM3_CCR4_bit at TIM3_CCR4.B14;
    sbit  CCR4_L15_TIM3_CCR4_bit at TIM3_CCR4.B15;

sfr unsigned long   volatile TIM3_DCR             absolute 0x40000448;
    sbit  DBL0_TIM3_DCR_bit at TIM3_DCR.B8;
    sbit  DBL1_TIM3_DCR_bit at TIM3_DCR.B9;
    sbit  DBL2_TIM3_DCR_bit at TIM3_DCR.B10;
    sbit  DBL3_TIM3_DCR_bit at TIM3_DCR.B11;
    sbit  DBL4_TIM3_DCR_bit at TIM3_DCR.B12;
    sbit  DBA0_TIM3_DCR_bit at TIM3_DCR.B0;
    sbit  DBA1_TIM3_DCR_bit at TIM3_DCR.B1;
    sbit  DBA2_TIM3_DCR_bit at TIM3_DCR.B2;
    sbit  DBA3_TIM3_DCR_bit at TIM3_DCR.B3;
    sbit  DBA4_TIM3_DCR_bit at TIM3_DCR.B4;

sfr unsigned long   volatile TIM3_DMAR            absolute 0x4000044C;
    sbit  DMAB0_TIM3_DMAR_bit at TIM3_DMAR.B0;
    sbit  DMAB1_TIM3_DMAR_bit at TIM3_DMAR.B1;
    sbit  DMAB2_TIM3_DMAR_bit at TIM3_DMAR.B2;
    sbit  DMAB3_TIM3_DMAR_bit at TIM3_DMAR.B3;
    sbit  DMAB4_TIM3_DMAR_bit at TIM3_DMAR.B4;
    sbit  DMAB5_TIM3_DMAR_bit at TIM3_DMAR.B5;
    sbit  DMAB6_TIM3_DMAR_bit at TIM3_DMAR.B6;
    sbit  DMAB7_TIM3_DMAR_bit at TIM3_DMAR.B7;
    sbit  DMAB8_TIM3_DMAR_bit at TIM3_DMAR.B8;
    sbit  DMAB9_TIM3_DMAR_bit at TIM3_DMAR.B9;
    sbit  DMAB10_TIM3_DMAR_bit at TIM3_DMAR.B10;
    sbit  DMAB11_TIM3_DMAR_bit at TIM3_DMAR.B11;
    sbit  DMAB12_TIM3_DMAR_bit at TIM3_DMAR.B12;
    sbit  DMAB13_TIM3_DMAR_bit at TIM3_DMAR.B13;
    sbit  DMAB14_TIM3_DMAR_bit at TIM3_DMAR.B14;
    sbit  DMAB15_TIM3_DMAR_bit at TIM3_DMAR.B15;

sfr unsigned long   volatile TIM4_CR1             absolute 0x40000800;
    sbit  CKD0_TIM4_CR1_bit at TIM4_CR1.B8;
    sbit  CKD1_TIM4_CR1_bit at TIM4_CR1.B9;
    sbit  ARPE_TIM4_CR1_bit at TIM4_CR1.B7;
    sbit  CMS0_TIM4_CR1_bit at TIM4_CR1.B5;
    sbit  CMS1_TIM4_CR1_bit at TIM4_CR1.B6;
    sbit  DIR_TIM4_CR1_bit at TIM4_CR1.B4;
    sbit  OPM_TIM4_CR1_bit at TIM4_CR1.B3;
    sbit  URS_TIM4_CR1_bit at TIM4_CR1.B2;
    sbit  UDIS_TIM4_CR1_bit at TIM4_CR1.B1;
    sbit  CEN_TIM4_CR1_bit at TIM4_CR1.B0;

sfr unsigned long   volatile TIM4_CR2             absolute 0x40000804;
    sbit  TI1S_TIM4_CR2_bit at TIM4_CR2.B7;
    sbit  MMS0_TIM4_CR2_bit at TIM4_CR2.B4;
    sbit  MMS1_TIM4_CR2_bit at TIM4_CR2.B5;
    sbit  MMS2_TIM4_CR2_bit at TIM4_CR2.B6;
    sbit  CCDS_TIM4_CR2_bit at TIM4_CR2.B3;

sfr unsigned long   volatile TIM4_SMCR            absolute 0x40000808;
    sbit  ETP_TIM4_SMCR_bit at TIM4_SMCR.B15;
    sbit  ECE_TIM4_SMCR_bit at TIM4_SMCR.B14;
    sbit  ETPS0_TIM4_SMCR_bit at TIM4_SMCR.B12;
    sbit  ETPS1_TIM4_SMCR_bit at TIM4_SMCR.B13;
    sbit  ETF0_TIM4_SMCR_bit at TIM4_SMCR.B8;
    sbit  ETF1_TIM4_SMCR_bit at TIM4_SMCR.B9;
    sbit  ETF2_TIM4_SMCR_bit at TIM4_SMCR.B10;
    sbit  ETF3_TIM4_SMCR_bit at TIM4_SMCR.B11;
    sbit  MSM_TIM4_SMCR_bit at TIM4_SMCR.B7;
    sbit  TS0_TIM4_SMCR_bit at TIM4_SMCR.B4;
    sbit  TS1_TIM4_SMCR_bit at TIM4_SMCR.B5;
    sbit  TS2_TIM4_SMCR_bit at TIM4_SMCR.B6;
    sbit  SMS0_TIM4_SMCR_bit at TIM4_SMCR.B0;
    sbit  SMS1_TIM4_SMCR_bit at TIM4_SMCR.B1;
    sbit  SMS2_TIM4_SMCR_bit at TIM4_SMCR.B2;

sfr unsigned long   volatile TIM4_DIER            absolute 0x4000080C;
    sbit  TDE_TIM4_DIER_bit at TIM4_DIER.B14;
    sbit  CC4DE_TIM4_DIER_bit at TIM4_DIER.B12;
    sbit  CC3DE_TIM4_DIER_bit at TIM4_DIER.B11;
    sbit  CC2DE_TIM4_DIER_bit at TIM4_DIER.B10;
    sbit  CC1DE_TIM4_DIER_bit at TIM4_DIER.B9;
    sbit  UDE_TIM4_DIER_bit at TIM4_DIER.B8;
    sbit  TIE_TIM4_DIER_bit at TIM4_DIER.B6;
    sbit  CC4IE_TIM4_DIER_bit at TIM4_DIER.B4;
    sbit  CC3IE_TIM4_DIER_bit at TIM4_DIER.B3;
    sbit  CC2IE_TIM4_DIER_bit at TIM4_DIER.B2;
    sbit  CC1IE_TIM4_DIER_bit at TIM4_DIER.B1;
    sbit  UIE_TIM4_DIER_bit at TIM4_DIER.B0;

sfr unsigned long   volatile TIM4_SR              absolute 0x40000810;
    sbit  CC4OF_TIM4_SR_bit at TIM4_SR.B12;
    sbit  CC3OF_TIM4_SR_bit at TIM4_SR.B11;
    sbit  CC2OF_TIM4_SR_bit at TIM4_SR.B10;
    sbit  CC1OF_TIM4_SR_bit at TIM4_SR.B9;
    sbit  TIF_TIM4_SR_bit at TIM4_SR.B6;
    sbit  CC4IF_TIM4_SR_bit at TIM4_SR.B4;
    sbit  CC3IF_TIM4_SR_bit at TIM4_SR.B3;
    sbit  CC2IF_TIM4_SR_bit at TIM4_SR.B2;
    sbit  CC1IF_TIM4_SR_bit at TIM4_SR.B1;
    sbit  UIF_TIM4_SR_bit at TIM4_SR.B0;

sfr unsigned long   volatile TIM4_EGR             absolute 0x40000814;
    sbit  TG_TIM4_EGR_bit at TIM4_EGR.B6;
    sbit  CC4G_TIM4_EGR_bit at TIM4_EGR.B4;
    sbit  CC3G_TIM4_EGR_bit at TIM4_EGR.B3;
    sbit  CC2G_TIM4_EGR_bit at TIM4_EGR.B2;
    sbit  CC1G_TIM4_EGR_bit at TIM4_EGR.B1;
    sbit  UG_TIM4_EGR_bit at TIM4_EGR.B0;

sfr unsigned long   volatile TIM4_CCMR1_Output    absolute 0x40000818;
    sbit  OC2CE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B15;
    sbit  OC2M0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B12;
    sbit  OC2M1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B13;
    sbit  OC2M2_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B14;
    sbit  OC2PE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B11;
    sbit  OC2FE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B10;
    sbit  CC2S0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B8;
    sbit  CC2S1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B9;
    sbit  OC1CE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B7;
    sbit  OC1M0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B4;
    sbit  OC1M1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B5;
    sbit  OC1M2_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B6;
    sbit  OC1PE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B3;
    sbit  OC1FE_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B2;
    sbit  CC1S0_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B0;
    sbit  CC1S1_TIM4_CCMR1_Output_bit at TIM4_CCMR1_Output.B1;

sfr unsigned long   volatile TIM4_CCMR1_Input     absolute 0x40000818;
    sbit  IC2F0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B12;
    sbit  IC2F1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B13;
    sbit  IC2F2_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B14;
    sbit  IC2F3_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B11;
    sbit  CC2S0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B8;
    sbit  CC2S1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B9;
    sbit  IC1F0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B4;
    sbit  IC1F1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B5;
    sbit  IC1F2_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B6;
    sbit  IC1F3_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B7;
    sbit  ICPCS0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B2;
    sbit  ICPCS1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B3;
    sbit  CC1S0_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B0;
    sbit  CC1S1_TIM4_CCMR1_Input_bit at TIM4_CCMR1_Input.B1;

sfr unsigned long   volatile TIM4_CCMR2_Output    absolute 0x4000081C;
    sbit  O24CE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B15;
    sbit  OC4M0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B12;
    sbit  OC4M1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B13;
    sbit  OC4M2_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B14;
    sbit  OC4PE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B11;
    sbit  OC4FE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B10;
    sbit  CC4S0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B8;
    sbit  CC4S1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B9;
    sbit  OC3CE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B7;
    sbit  OC3M0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B4;
    sbit  OC3M1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B5;
    sbit  OC3M2_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B6;
    sbit  OC3PE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B3;
    sbit  OC3FE_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B2;
    sbit  CC3S0_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B0;
    sbit  CC3S1_TIM4_CCMR2_Output_bit at TIM4_CCMR2_Output.B1;

sfr unsigned long   volatile TIM4_CCMR2_Input     absolute 0x4000081C;
    sbit  IC4F0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B12;
    sbit  IC4F1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B13;
    sbit  IC4F2_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B14;
    sbit  IC4F3_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B11;
    sbit  CC4S0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B8;
    sbit  CC4S1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B9;
    sbit  IC3F0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B4;
    sbit  IC3F1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B5;
    sbit  IC3F2_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B6;
    sbit  IC3F3_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B3;
    sbit  CC3S0_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B0;
    sbit  CC3S1_TIM4_CCMR2_Input_bit at TIM4_CCMR2_Input.B1;

sfr unsigned long   volatile TIM4_CCER            absolute 0x40000820;
    sbit  CC4NP_TIM4_CCER_bit at TIM4_CCER.B15;
    sbit  CC4P_TIM4_CCER_bit at TIM4_CCER.B13;
    sbit  CC4E_TIM4_CCER_bit at TIM4_CCER.B12;
    sbit  CC3NP_TIM4_CCER_bit at TIM4_CCER.B11;
    sbit  CC3P_TIM4_CCER_bit at TIM4_CCER.B9;
    sbit  CC3E_TIM4_CCER_bit at TIM4_CCER.B8;
    sbit  CC2NP_TIM4_CCER_bit at TIM4_CCER.B7;
    sbit  CC2P_TIM4_CCER_bit at TIM4_CCER.B5;
    sbit  CC2E_TIM4_CCER_bit at TIM4_CCER.B4;
    sbit  CC1NP_TIM4_CCER_bit at TIM4_CCER.B3;
    sbit  CC1P_TIM4_CCER_bit at TIM4_CCER.B1;
    sbit  CC1E_TIM4_CCER_bit at TIM4_CCER.B0;

sfr unsigned long   volatile TIM4_CNT             absolute 0x40000824;
    sbit  CNT_H0_TIM4_CNT_bit at TIM4_CNT.B16;
    sbit  CNT_H1_TIM4_CNT_bit at TIM4_CNT.B17;
    sbit  CNT_H2_TIM4_CNT_bit at TIM4_CNT.B18;
    sbit  CNT_H3_TIM4_CNT_bit at TIM4_CNT.B19;
    sbit  CNT_H4_TIM4_CNT_bit at TIM4_CNT.B20;
    sbit  CNT_H5_TIM4_CNT_bit at TIM4_CNT.B21;
    sbit  CNT_H6_TIM4_CNT_bit at TIM4_CNT.B22;
    sbit  CNT_H7_TIM4_CNT_bit at TIM4_CNT.B23;
    sbit  CNT_H8_TIM4_CNT_bit at TIM4_CNT.B24;
    sbit  CNT_H9_TIM4_CNT_bit at TIM4_CNT.B25;
    sbit  CNT_H10_TIM4_CNT_bit at TIM4_CNT.B26;
    sbit  CNT_H11_TIM4_CNT_bit at TIM4_CNT.B27;
    sbit  CNT_H12_TIM4_CNT_bit at TIM4_CNT.B28;
    sbit  CNT_H13_TIM4_CNT_bit at TIM4_CNT.B29;
    sbit  CNT_H14_TIM4_CNT_bit at TIM4_CNT.B30;
    sbit  CNT_H15_TIM4_CNT_bit at TIM4_CNT.B31;
    sbit  CNT_L0_TIM4_CNT_bit at TIM4_CNT.B0;
    sbit  CNT_L1_TIM4_CNT_bit at TIM4_CNT.B1;
    sbit  CNT_L2_TIM4_CNT_bit at TIM4_CNT.B2;
    sbit  CNT_L3_TIM4_CNT_bit at TIM4_CNT.B3;
    sbit  CNT_L4_TIM4_CNT_bit at TIM4_CNT.B4;
    sbit  CNT_L5_TIM4_CNT_bit at TIM4_CNT.B5;
    sbit  CNT_L6_TIM4_CNT_bit at TIM4_CNT.B6;
    sbit  CNT_L7_TIM4_CNT_bit at TIM4_CNT.B7;
    sbit  CNT_L8_TIM4_CNT_bit at TIM4_CNT.B8;
    sbit  CNT_L9_TIM4_CNT_bit at TIM4_CNT.B9;
    sbit  CNT_L10_TIM4_CNT_bit at TIM4_CNT.B10;
    sbit  CNT_L11_TIM4_CNT_bit at TIM4_CNT.B11;
    sbit  CNT_L12_TIM4_CNT_bit at TIM4_CNT.B12;
    sbit  CNT_L13_TIM4_CNT_bit at TIM4_CNT.B13;
    sbit  CNT_L14_TIM4_CNT_bit at TIM4_CNT.B14;
    sbit  CNT_L15_TIM4_CNT_bit at TIM4_CNT.B15;

sfr unsigned long   volatile TIM4_PSC             absolute 0x40000828;
    sbit  PSC0_TIM4_PSC_bit at TIM4_PSC.B0;
    sbit  PSC1_TIM4_PSC_bit at TIM4_PSC.B1;
    sbit  PSC2_TIM4_PSC_bit at TIM4_PSC.B2;
    sbit  PSC3_TIM4_PSC_bit at TIM4_PSC.B3;
    sbit  PSC4_TIM4_PSC_bit at TIM4_PSC.B4;
    sbit  PSC5_TIM4_PSC_bit at TIM4_PSC.B5;
    sbit  PSC6_TIM4_PSC_bit at TIM4_PSC.B6;
    sbit  PSC7_TIM4_PSC_bit at TIM4_PSC.B7;
    sbit  PSC8_TIM4_PSC_bit at TIM4_PSC.B8;
    sbit  PSC9_TIM4_PSC_bit at TIM4_PSC.B9;
    sbit  PSC10_TIM4_PSC_bit at TIM4_PSC.B10;
    sbit  PSC11_TIM4_PSC_bit at TIM4_PSC.B11;
    sbit  PSC12_TIM4_PSC_bit at TIM4_PSC.B12;
    sbit  PSC13_TIM4_PSC_bit at TIM4_PSC.B13;
    sbit  PSC14_TIM4_PSC_bit at TIM4_PSC.B14;
    sbit  PSC15_TIM4_PSC_bit at TIM4_PSC.B15;

sfr unsigned long   volatile TIM4_ARR             absolute 0x4000082C;
    sbit  ARR_H0_TIM4_ARR_bit at TIM4_ARR.B16;
    sbit  ARR_H1_TIM4_ARR_bit at TIM4_ARR.B17;
    sbit  ARR_H2_TIM4_ARR_bit at TIM4_ARR.B18;
    sbit  ARR_H3_TIM4_ARR_bit at TIM4_ARR.B19;
    sbit  ARR_H4_TIM4_ARR_bit at TIM4_ARR.B20;
    sbit  ARR_H5_TIM4_ARR_bit at TIM4_ARR.B21;
    sbit  ARR_H6_TIM4_ARR_bit at TIM4_ARR.B22;
    sbit  ARR_H7_TIM4_ARR_bit at TIM4_ARR.B23;
    sbit  ARR_H8_TIM4_ARR_bit at TIM4_ARR.B24;
    sbit  ARR_H9_TIM4_ARR_bit at TIM4_ARR.B25;
    sbit  ARR_H10_TIM4_ARR_bit at TIM4_ARR.B26;
    sbit  ARR_H11_TIM4_ARR_bit at TIM4_ARR.B27;
    sbit  ARR_H12_TIM4_ARR_bit at TIM4_ARR.B28;
    sbit  ARR_H13_TIM4_ARR_bit at TIM4_ARR.B29;
    sbit  ARR_H14_TIM4_ARR_bit at TIM4_ARR.B30;
    sbit  ARR_H15_TIM4_ARR_bit at TIM4_ARR.B31;
    sbit  ARR_L0_TIM4_ARR_bit at TIM4_ARR.B0;
    sbit  ARR_L1_TIM4_ARR_bit at TIM4_ARR.B1;
    sbit  ARR_L2_TIM4_ARR_bit at TIM4_ARR.B2;
    sbit  ARR_L3_TIM4_ARR_bit at TIM4_ARR.B3;
    sbit  ARR_L4_TIM4_ARR_bit at TIM4_ARR.B4;
    sbit  ARR_L5_TIM4_ARR_bit at TIM4_ARR.B5;
    sbit  ARR_L6_TIM4_ARR_bit at TIM4_ARR.B6;
    sbit  ARR_L7_TIM4_ARR_bit at TIM4_ARR.B7;
    sbit  ARR_L8_TIM4_ARR_bit at TIM4_ARR.B8;
    sbit  ARR_L9_TIM4_ARR_bit at TIM4_ARR.B9;
    sbit  ARR_L10_TIM4_ARR_bit at TIM4_ARR.B10;
    sbit  ARR_L11_TIM4_ARR_bit at TIM4_ARR.B11;
    sbit  ARR_L12_TIM4_ARR_bit at TIM4_ARR.B12;
    sbit  ARR_L13_TIM4_ARR_bit at TIM4_ARR.B13;
    sbit  ARR_L14_TIM4_ARR_bit at TIM4_ARR.B14;
    sbit  ARR_L15_TIM4_ARR_bit at TIM4_ARR.B15;

sfr unsigned long   volatile TIM4_CCR1            absolute 0x40000834;
    sbit  CCR1_H0_TIM4_CCR1_bit at TIM4_CCR1.B16;
    sbit  CCR1_H1_TIM4_CCR1_bit at TIM4_CCR1.B17;
    sbit  CCR1_H2_TIM4_CCR1_bit at TIM4_CCR1.B18;
    sbit  CCR1_H3_TIM4_CCR1_bit at TIM4_CCR1.B19;
    sbit  CCR1_H4_TIM4_CCR1_bit at TIM4_CCR1.B20;
    sbit  CCR1_H5_TIM4_CCR1_bit at TIM4_CCR1.B21;
    sbit  CCR1_H6_TIM4_CCR1_bit at TIM4_CCR1.B22;
    sbit  CCR1_H7_TIM4_CCR1_bit at TIM4_CCR1.B23;
    sbit  CCR1_H8_TIM4_CCR1_bit at TIM4_CCR1.B24;
    sbit  CCR1_H9_TIM4_CCR1_bit at TIM4_CCR1.B25;
    sbit  CCR1_H10_TIM4_CCR1_bit at TIM4_CCR1.B26;
    sbit  CCR1_H11_TIM4_CCR1_bit at TIM4_CCR1.B27;
    sbit  CCR1_H12_TIM4_CCR1_bit at TIM4_CCR1.B28;
    sbit  CCR1_H13_TIM4_CCR1_bit at TIM4_CCR1.B29;
    sbit  CCR1_H14_TIM4_CCR1_bit at TIM4_CCR1.B30;
    sbit  CCR1_H15_TIM4_CCR1_bit at TIM4_CCR1.B31;
    sbit  CCR1_L0_TIM4_CCR1_bit at TIM4_CCR1.B0;
    sbit  CCR1_L1_TIM4_CCR1_bit at TIM4_CCR1.B1;
    sbit  CCR1_L2_TIM4_CCR1_bit at TIM4_CCR1.B2;
    sbit  CCR1_L3_TIM4_CCR1_bit at TIM4_CCR1.B3;
    sbit  CCR1_L4_TIM4_CCR1_bit at TIM4_CCR1.B4;
    sbit  CCR1_L5_TIM4_CCR1_bit at TIM4_CCR1.B5;
    sbit  CCR1_L6_TIM4_CCR1_bit at TIM4_CCR1.B6;
    sbit  CCR1_L7_TIM4_CCR1_bit at TIM4_CCR1.B7;
    sbit  CCR1_L8_TIM4_CCR1_bit at TIM4_CCR1.B8;
    sbit  CCR1_L9_TIM4_CCR1_bit at TIM4_CCR1.B9;
    sbit  CCR1_L10_TIM4_CCR1_bit at TIM4_CCR1.B10;
    sbit  CCR1_L11_TIM4_CCR1_bit at TIM4_CCR1.B11;
    sbit  CCR1_L12_TIM4_CCR1_bit at TIM4_CCR1.B12;
    sbit  CCR1_L13_TIM4_CCR1_bit at TIM4_CCR1.B13;
    sbit  CCR1_L14_TIM4_CCR1_bit at TIM4_CCR1.B14;
    sbit  CCR1_L15_TIM4_CCR1_bit at TIM4_CCR1.B15;

sfr unsigned long   volatile TIM4_CCR2            absolute 0x40000838;
    sbit  CCR2_H0_TIM4_CCR2_bit at TIM4_CCR2.B16;
    sbit  CCR2_H1_TIM4_CCR2_bit at TIM4_CCR2.B17;
    sbit  CCR2_H2_TIM4_CCR2_bit at TIM4_CCR2.B18;
    sbit  CCR2_H3_TIM4_CCR2_bit at TIM4_CCR2.B19;
    sbit  CCR2_H4_TIM4_CCR2_bit at TIM4_CCR2.B20;
    sbit  CCR2_H5_TIM4_CCR2_bit at TIM4_CCR2.B21;
    sbit  CCR2_H6_TIM4_CCR2_bit at TIM4_CCR2.B22;
    sbit  CCR2_H7_TIM4_CCR2_bit at TIM4_CCR2.B23;
    sbit  CCR2_H8_TIM4_CCR2_bit at TIM4_CCR2.B24;
    sbit  CCR2_H9_TIM4_CCR2_bit at TIM4_CCR2.B25;
    sbit  CCR2_H10_TIM4_CCR2_bit at TIM4_CCR2.B26;
    sbit  CCR2_H11_TIM4_CCR2_bit at TIM4_CCR2.B27;
    sbit  CCR2_H12_TIM4_CCR2_bit at TIM4_CCR2.B28;
    sbit  CCR2_H13_TIM4_CCR2_bit at TIM4_CCR2.B29;
    sbit  CCR2_H14_TIM4_CCR2_bit at TIM4_CCR2.B30;
    sbit  CCR2_H15_TIM4_CCR2_bit at TIM4_CCR2.B31;
    sbit  CCR2_L0_TIM4_CCR2_bit at TIM4_CCR2.B0;
    sbit  CCR2_L1_TIM4_CCR2_bit at TIM4_CCR2.B1;
    sbit  CCR2_L2_TIM4_CCR2_bit at TIM4_CCR2.B2;
    sbit  CCR2_L3_TIM4_CCR2_bit at TIM4_CCR2.B3;
    sbit  CCR2_L4_TIM4_CCR2_bit at TIM4_CCR2.B4;
    sbit  CCR2_L5_TIM4_CCR2_bit at TIM4_CCR2.B5;
    sbit  CCR2_L6_TIM4_CCR2_bit at TIM4_CCR2.B6;
    sbit  CCR2_L7_TIM4_CCR2_bit at TIM4_CCR2.B7;
    sbit  CCR2_L8_TIM4_CCR2_bit at TIM4_CCR2.B8;
    sbit  CCR2_L9_TIM4_CCR2_bit at TIM4_CCR2.B9;
    sbit  CCR2_L10_TIM4_CCR2_bit at TIM4_CCR2.B10;
    sbit  CCR2_L11_TIM4_CCR2_bit at TIM4_CCR2.B11;
    sbit  CCR2_L12_TIM4_CCR2_bit at TIM4_CCR2.B12;
    sbit  CCR2_L13_TIM4_CCR2_bit at TIM4_CCR2.B13;
    sbit  CCR2_L14_TIM4_CCR2_bit at TIM4_CCR2.B14;
    sbit  CCR2_L15_TIM4_CCR2_bit at TIM4_CCR2.B15;

sfr unsigned long   volatile TIM4_CCR3            absolute 0x4000083C;
    sbit  CCR3_H0_TIM4_CCR3_bit at TIM4_CCR3.B16;
    sbit  CCR3_H1_TIM4_CCR3_bit at TIM4_CCR3.B17;
    sbit  CCR3_H2_TIM4_CCR3_bit at TIM4_CCR3.B18;
    sbit  CCR3_H3_TIM4_CCR3_bit at TIM4_CCR3.B19;
    sbit  CCR3_H4_TIM4_CCR3_bit at TIM4_CCR3.B20;
    sbit  CCR3_H5_TIM4_CCR3_bit at TIM4_CCR3.B21;
    sbit  CCR3_H6_TIM4_CCR3_bit at TIM4_CCR3.B22;
    sbit  CCR3_H7_TIM4_CCR3_bit at TIM4_CCR3.B23;
    sbit  CCR3_H8_TIM4_CCR3_bit at TIM4_CCR3.B24;
    sbit  CCR3_H9_TIM4_CCR3_bit at TIM4_CCR3.B25;
    sbit  CCR3_H10_TIM4_CCR3_bit at TIM4_CCR3.B26;
    sbit  CCR3_H11_TIM4_CCR3_bit at TIM4_CCR3.B27;
    sbit  CCR3_H12_TIM4_CCR3_bit at TIM4_CCR3.B28;
    sbit  CCR3_H13_TIM4_CCR3_bit at TIM4_CCR3.B29;
    sbit  CCR3_H14_TIM4_CCR3_bit at TIM4_CCR3.B30;
    sbit  CCR3_H15_TIM4_CCR3_bit at TIM4_CCR3.B31;
    sbit  CCR3_L0_TIM4_CCR3_bit at TIM4_CCR3.B0;
    sbit  CCR3_L1_TIM4_CCR3_bit at TIM4_CCR3.B1;
    sbit  CCR3_L2_TIM4_CCR3_bit at TIM4_CCR3.B2;
    sbit  CCR3_L3_TIM4_CCR3_bit at TIM4_CCR3.B3;
    sbit  CCR3_L4_TIM4_CCR3_bit at TIM4_CCR3.B4;
    sbit  CCR3_L5_TIM4_CCR3_bit at TIM4_CCR3.B5;
    sbit  CCR3_L6_TIM4_CCR3_bit at TIM4_CCR3.B6;
    sbit  CCR3_L7_TIM4_CCR3_bit at TIM4_CCR3.B7;
    sbit  CCR3_L8_TIM4_CCR3_bit at TIM4_CCR3.B8;
    sbit  CCR3_L9_TIM4_CCR3_bit at TIM4_CCR3.B9;
    sbit  CCR3_L10_TIM4_CCR3_bit at TIM4_CCR3.B10;
    sbit  CCR3_L11_TIM4_CCR3_bit at TIM4_CCR3.B11;
    sbit  CCR3_L12_TIM4_CCR3_bit at TIM4_CCR3.B12;
    sbit  CCR3_L13_TIM4_CCR3_bit at TIM4_CCR3.B13;
    sbit  CCR3_L14_TIM4_CCR3_bit at TIM4_CCR3.B14;
    sbit  CCR3_L15_TIM4_CCR3_bit at TIM4_CCR3.B15;

sfr unsigned long   volatile TIM4_CCR4            absolute 0x40000840;
    sbit  CCR4_H0_TIM4_CCR4_bit at TIM4_CCR4.B16;
    sbit  CCR4_H1_TIM4_CCR4_bit at TIM4_CCR4.B17;
    sbit  CCR4_H2_TIM4_CCR4_bit at TIM4_CCR4.B18;
    sbit  CCR4_H3_TIM4_CCR4_bit at TIM4_CCR4.B19;
    sbit  CCR4_H4_TIM4_CCR4_bit at TIM4_CCR4.B20;
    sbit  CCR4_H5_TIM4_CCR4_bit at TIM4_CCR4.B21;
    sbit  CCR4_H6_TIM4_CCR4_bit at TIM4_CCR4.B22;
    sbit  CCR4_H7_TIM4_CCR4_bit at TIM4_CCR4.B23;
    sbit  CCR4_H8_TIM4_CCR4_bit at TIM4_CCR4.B24;
    sbit  CCR4_H9_TIM4_CCR4_bit at TIM4_CCR4.B25;
    sbit  CCR4_H10_TIM4_CCR4_bit at TIM4_CCR4.B26;
    sbit  CCR4_H11_TIM4_CCR4_bit at TIM4_CCR4.B27;
    sbit  CCR4_H12_TIM4_CCR4_bit at TIM4_CCR4.B28;
    sbit  CCR4_H13_TIM4_CCR4_bit at TIM4_CCR4.B29;
    sbit  CCR4_H14_TIM4_CCR4_bit at TIM4_CCR4.B30;
    sbit  CCR4_H15_TIM4_CCR4_bit at TIM4_CCR4.B31;
    sbit  CCR4_L0_TIM4_CCR4_bit at TIM4_CCR4.B0;
    sbit  CCR4_L1_TIM4_CCR4_bit at TIM4_CCR4.B1;
    sbit  CCR4_L2_TIM4_CCR4_bit at TIM4_CCR4.B2;
    sbit  CCR4_L3_TIM4_CCR4_bit at TIM4_CCR4.B3;
    sbit  CCR4_L4_TIM4_CCR4_bit at TIM4_CCR4.B4;
    sbit  CCR4_L5_TIM4_CCR4_bit at TIM4_CCR4.B5;
    sbit  CCR4_L6_TIM4_CCR4_bit at TIM4_CCR4.B6;
    sbit  CCR4_L7_TIM4_CCR4_bit at TIM4_CCR4.B7;
    sbit  CCR4_L8_TIM4_CCR4_bit at TIM4_CCR4.B8;
    sbit  CCR4_L9_TIM4_CCR4_bit at TIM4_CCR4.B9;
    sbit  CCR4_L10_TIM4_CCR4_bit at TIM4_CCR4.B10;
    sbit  CCR4_L11_TIM4_CCR4_bit at TIM4_CCR4.B11;
    sbit  CCR4_L12_TIM4_CCR4_bit at TIM4_CCR4.B12;
    sbit  CCR4_L13_TIM4_CCR4_bit at TIM4_CCR4.B13;
    sbit  CCR4_L14_TIM4_CCR4_bit at TIM4_CCR4.B14;
    sbit  CCR4_L15_TIM4_CCR4_bit at TIM4_CCR4.B15;

sfr unsigned long   volatile TIM4_DCR             absolute 0x40000848;
    sbit  DBL0_TIM4_DCR_bit at TIM4_DCR.B8;
    sbit  DBL1_TIM4_DCR_bit at TIM4_DCR.B9;
    sbit  DBL2_TIM4_DCR_bit at TIM4_DCR.B10;
    sbit  DBL3_TIM4_DCR_bit at TIM4_DCR.B11;
    sbit  DBL4_TIM4_DCR_bit at TIM4_DCR.B12;
    sbit  DBA0_TIM4_DCR_bit at TIM4_DCR.B0;
    sbit  DBA1_TIM4_DCR_bit at TIM4_DCR.B1;
    sbit  DBA2_TIM4_DCR_bit at TIM4_DCR.B2;
    sbit  DBA3_TIM4_DCR_bit at TIM4_DCR.B3;
    sbit  DBA4_TIM4_DCR_bit at TIM4_DCR.B4;

sfr unsigned long   volatile TIM4_DMAR            absolute 0x4000084C;
    sbit  DMAB0_TIM4_DMAR_bit at TIM4_DMAR.B0;
    sbit  DMAB1_TIM4_DMAR_bit at TIM4_DMAR.B1;
    sbit  DMAB2_TIM4_DMAR_bit at TIM4_DMAR.B2;
    sbit  DMAB3_TIM4_DMAR_bit at TIM4_DMAR.B3;
    sbit  DMAB4_TIM4_DMAR_bit at TIM4_DMAR.B4;
    sbit  DMAB5_TIM4_DMAR_bit at TIM4_DMAR.B5;
    sbit  DMAB6_TIM4_DMAR_bit at TIM4_DMAR.B6;
    sbit  DMAB7_TIM4_DMAR_bit at TIM4_DMAR.B7;
    sbit  DMAB8_TIM4_DMAR_bit at TIM4_DMAR.B8;
    sbit  DMAB9_TIM4_DMAR_bit at TIM4_DMAR.B9;
    sbit  DMAB10_TIM4_DMAR_bit at TIM4_DMAR.B10;
    sbit  DMAB11_TIM4_DMAR_bit at TIM4_DMAR.B11;
    sbit  DMAB12_TIM4_DMAR_bit at TIM4_DMAR.B12;
    sbit  DMAB13_TIM4_DMAR_bit at TIM4_DMAR.B13;
    sbit  DMAB14_TIM4_DMAR_bit at TIM4_DMAR.B14;
    sbit  DMAB15_TIM4_DMAR_bit at TIM4_DMAR.B15;

sfr unsigned long   volatile TIM5_CR1             absolute 0x40000C00;
    sbit  CKD0_TIM5_CR1_bit at TIM5_CR1.B8;
    sbit  CKD1_TIM5_CR1_bit at TIM5_CR1.B9;
    sbit  ARPE_TIM5_CR1_bit at TIM5_CR1.B7;
    sbit  CMS0_TIM5_CR1_bit at TIM5_CR1.B5;
    sbit  CMS1_TIM5_CR1_bit at TIM5_CR1.B6;
    sbit  DIR_TIM5_CR1_bit at TIM5_CR1.B4;
    sbit  OPM_TIM5_CR1_bit at TIM5_CR1.B3;
    sbit  URS_TIM5_CR1_bit at TIM5_CR1.B2;
    sbit  UDIS_TIM5_CR1_bit at TIM5_CR1.B1;
    sbit  CEN_TIM5_CR1_bit at TIM5_CR1.B0;

sfr unsigned long   volatile TIM5_CR2             absolute 0x40000C04;
    sbit  TI1S_TIM5_CR2_bit at TIM5_CR2.B7;
    sbit  MMS0_TIM5_CR2_bit at TIM5_CR2.B4;
    sbit  MMS1_TIM5_CR2_bit at TIM5_CR2.B5;
    sbit  MMS2_TIM5_CR2_bit at TIM5_CR2.B6;
    sbit  CCDS_TIM5_CR2_bit at TIM5_CR2.B3;

sfr unsigned long   volatile TIM5_SMCR            absolute 0x40000C08;
    sbit  ETP_TIM5_SMCR_bit at TIM5_SMCR.B15;
    sbit  ECE_TIM5_SMCR_bit at TIM5_SMCR.B14;
    sbit  ETPS0_TIM5_SMCR_bit at TIM5_SMCR.B12;
    sbit  ETPS1_TIM5_SMCR_bit at TIM5_SMCR.B13;
    sbit  ETF0_TIM5_SMCR_bit at TIM5_SMCR.B8;
    sbit  ETF1_TIM5_SMCR_bit at TIM5_SMCR.B9;
    sbit  ETF2_TIM5_SMCR_bit at TIM5_SMCR.B10;
    sbit  ETF3_TIM5_SMCR_bit at TIM5_SMCR.B11;
    sbit  MSM_TIM5_SMCR_bit at TIM5_SMCR.B7;
    sbit  TS0_TIM5_SMCR_bit at TIM5_SMCR.B4;
    sbit  TS1_TIM5_SMCR_bit at TIM5_SMCR.B5;
    sbit  TS2_TIM5_SMCR_bit at TIM5_SMCR.B6;
    sbit  SMS0_TIM5_SMCR_bit at TIM5_SMCR.B0;
    sbit  SMS1_TIM5_SMCR_bit at TIM5_SMCR.B1;
    sbit  SMS2_TIM5_SMCR_bit at TIM5_SMCR.B2;

sfr unsigned long   volatile TIM5_DIER            absolute 0x40000C0C;
    sbit  TDE_TIM5_DIER_bit at TIM5_DIER.B14;
    sbit  CC4DE_TIM5_DIER_bit at TIM5_DIER.B12;
    sbit  CC3DE_TIM5_DIER_bit at TIM5_DIER.B11;
    sbit  CC2DE_TIM5_DIER_bit at TIM5_DIER.B10;
    sbit  CC1DE_TIM5_DIER_bit at TIM5_DIER.B9;
    sbit  UDE_TIM5_DIER_bit at TIM5_DIER.B8;
    sbit  TIE_TIM5_DIER_bit at TIM5_DIER.B6;
    sbit  CC4IE_TIM5_DIER_bit at TIM5_DIER.B4;
    sbit  CC3IE_TIM5_DIER_bit at TIM5_DIER.B3;
    sbit  CC2IE_TIM5_DIER_bit at TIM5_DIER.B2;
    sbit  CC1IE_TIM5_DIER_bit at TIM5_DIER.B1;
    sbit  UIE_TIM5_DIER_bit at TIM5_DIER.B0;

sfr unsigned long   volatile TIM5_SR              absolute 0x40000C10;
    sbit  CC4OF_TIM5_SR_bit at TIM5_SR.B12;
    sbit  CC3OF_TIM5_SR_bit at TIM5_SR.B11;
    sbit  CC2OF_TIM5_SR_bit at TIM5_SR.B10;
    sbit  CC1OF_TIM5_SR_bit at TIM5_SR.B9;
    sbit  TIF_TIM5_SR_bit at TIM5_SR.B6;
    sbit  CC4IF_TIM5_SR_bit at TIM5_SR.B4;
    sbit  CC3IF_TIM5_SR_bit at TIM5_SR.B3;
    sbit  CC2IF_TIM5_SR_bit at TIM5_SR.B2;
    sbit  CC1IF_TIM5_SR_bit at TIM5_SR.B1;
    sbit  UIF_TIM5_SR_bit at TIM5_SR.B0;

sfr unsigned long   volatile TIM5_EGR             absolute 0x40000C14;
    sbit  TG_TIM5_EGR_bit at TIM5_EGR.B6;
    sbit  CC4G_TIM5_EGR_bit at TIM5_EGR.B4;
    sbit  CC3G_TIM5_EGR_bit at TIM5_EGR.B3;
    sbit  CC2G_TIM5_EGR_bit at TIM5_EGR.B2;
    sbit  CC1G_TIM5_EGR_bit at TIM5_EGR.B1;
    sbit  UG_TIM5_EGR_bit at TIM5_EGR.B0;

sfr unsigned long   volatile TIM5_CCMR1_Output    absolute 0x40000C18;
    sbit  OC2CE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B15;
    sbit  OC2M0_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B12;
    sbit  OC2M1_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B13;
    sbit  OC2M2_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B14;
    sbit  OC2PE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B11;
    sbit  OC2FE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B10;
    sbit  CC2S0_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B8;
    sbit  CC2S1_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B9;
    sbit  OC1CE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B7;
    sbit  OC1M0_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B4;
    sbit  OC1M1_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B5;
    sbit  OC1M2_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B6;
    sbit  OC1PE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B3;
    sbit  OC1FE_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B2;
    sbit  CC1S0_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B0;
    sbit  CC1S1_TIM5_CCMR1_Output_bit at TIM5_CCMR1_Output.B1;

sfr unsigned long   volatile TIM5_CCMR1_Input     absolute 0x40000C18;
    sbit  IC2F0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B12;
    sbit  IC2F1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B13;
    sbit  IC2F2_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B14;
    sbit  IC2F3_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B15;
    sbit  IC2PCS0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B11;
    sbit  CC2S0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B8;
    sbit  CC2S1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B9;
    sbit  IC1F0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B4;
    sbit  IC1F1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B5;
    sbit  IC1F2_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B6;
    sbit  IC1F3_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B7;
    sbit  ICPCS0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B2;
    sbit  ICPCS1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B3;
    sbit  CC1S0_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B0;
    sbit  CC1S1_TIM5_CCMR1_Input_bit at TIM5_CCMR1_Input.B1;

sfr unsigned long   volatile TIM5_CCMR2_Output    absolute 0x40000C1C;
    sbit  O24CE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B15;
    sbit  OC4M0_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B12;
    sbit  OC4M1_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B13;
    sbit  OC4M2_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B14;
    sbit  OC4PE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B11;
    sbit  OC4FE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B10;
    sbit  CC4S0_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B8;
    sbit  CC4S1_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B9;
    sbit  OC3CE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B7;
    sbit  OC3M0_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B4;
    sbit  OC3M1_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B5;
    sbit  OC3M2_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B6;
    sbit  OC3PE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B3;
    sbit  OC3FE_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B2;
    sbit  CC3S0_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B0;
    sbit  CC3S1_TIM5_CCMR2_Output_bit at TIM5_CCMR2_Output.B1;

sfr unsigned long   volatile TIM5_CCMR2_Input     absolute 0x40000C1C;
    sbit  IC4F0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B12;
    sbit  IC4F1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B13;
    sbit  IC4F2_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B14;
    sbit  IC4F3_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B15;
    sbit  IC4PSC0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B10;
    sbit  IC4PSC1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B11;
    sbit  CC4S0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B8;
    sbit  CC4S1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B9;
    sbit  IC3F0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B4;
    sbit  IC3F1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B5;
    sbit  IC3F2_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B6;
    sbit  IC3F3_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B7;
    sbit  IC3PSC0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B2;
    sbit  IC3PSC1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B3;
    sbit  CC3S0_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B0;
    sbit  CC3S1_TIM5_CCMR2_Input_bit at TIM5_CCMR2_Input.B1;

sfr unsigned long   volatile TIM5_CCER            absolute 0x40000C20;
    sbit  CC4NP_TIM5_CCER_bit at TIM5_CCER.B15;
    sbit  CC4P_TIM5_CCER_bit at TIM5_CCER.B13;
    sbit  CC4E_TIM5_CCER_bit at TIM5_CCER.B12;
    sbit  CC3NP_TIM5_CCER_bit at TIM5_CCER.B11;
    sbit  CC3P_TIM5_CCER_bit at TIM5_CCER.B9;
    sbit  CC3E_TIM5_CCER_bit at TIM5_CCER.B8;
    sbit  CC2NP_TIM5_CCER_bit at TIM5_CCER.B7;
    sbit  CC2P_TIM5_CCER_bit at TIM5_CCER.B5;
    sbit  CC2E_TIM5_CCER_bit at TIM5_CCER.B4;
    sbit  CC1NP_TIM5_CCER_bit at TIM5_CCER.B3;
    sbit  CC1P_TIM5_CCER_bit at TIM5_CCER.B1;
    sbit  CC1E_TIM5_CCER_bit at TIM5_CCER.B0;

sfr unsigned long   volatile TIM5_CNT             absolute 0x40000C24;
    sbit  CNT_H0_TIM5_CNT_bit at TIM5_CNT.B16;
    sbit  CNT_H1_TIM5_CNT_bit at TIM5_CNT.B17;
    sbit  CNT_H2_TIM5_CNT_bit at TIM5_CNT.B18;
    sbit  CNT_H3_TIM5_CNT_bit at TIM5_CNT.B19;
    sbit  CNT_H4_TIM5_CNT_bit at TIM5_CNT.B20;
    sbit  CNT_H5_TIM5_CNT_bit at TIM5_CNT.B21;
    sbit  CNT_H6_TIM5_CNT_bit at TIM5_CNT.B22;
    sbit  CNT_H7_TIM5_CNT_bit at TIM5_CNT.B23;
    sbit  CNT_H8_TIM5_CNT_bit at TIM5_CNT.B24;
    sbit  CNT_H9_TIM5_CNT_bit at TIM5_CNT.B25;
    sbit  CNT_H10_TIM5_CNT_bit at TIM5_CNT.B26;
    sbit  CNT_H11_TIM5_CNT_bit at TIM5_CNT.B27;
    sbit  CNT_H12_TIM5_CNT_bit at TIM5_CNT.B28;
    sbit  CNT_H13_TIM5_CNT_bit at TIM5_CNT.B29;
    sbit  CNT_H14_TIM5_CNT_bit at TIM5_CNT.B30;
    sbit  CNT_H15_TIM5_CNT_bit at TIM5_CNT.B31;
    sbit  CNT_L0_TIM5_CNT_bit at TIM5_CNT.B0;
    sbit  CNT_L1_TIM5_CNT_bit at TIM5_CNT.B1;
    sbit  CNT_L2_TIM5_CNT_bit at TIM5_CNT.B2;
    sbit  CNT_L3_TIM5_CNT_bit at TIM5_CNT.B3;
    sbit  CNT_L4_TIM5_CNT_bit at TIM5_CNT.B4;
    sbit  CNT_L5_TIM5_CNT_bit at TIM5_CNT.B5;
    sbit  CNT_L6_TIM5_CNT_bit at TIM5_CNT.B6;
    sbit  CNT_L7_TIM5_CNT_bit at TIM5_CNT.B7;
    sbit  CNT_L8_TIM5_CNT_bit at TIM5_CNT.B8;
    sbit  CNT_L9_TIM5_CNT_bit at TIM5_CNT.B9;
    sbit  CNT_L10_TIM5_CNT_bit at TIM5_CNT.B10;
    sbit  CNT_L11_TIM5_CNT_bit at TIM5_CNT.B11;
    sbit  CNT_L12_TIM5_CNT_bit at TIM5_CNT.B12;
    sbit  CNT_L13_TIM5_CNT_bit at TIM5_CNT.B13;
    sbit  CNT_L14_TIM5_CNT_bit at TIM5_CNT.B14;
    sbit  CNT_L15_TIM5_CNT_bit at TIM5_CNT.B15;

sfr unsigned long   volatile TIM5_PSC             absolute 0x40000C28;
    sbit  PSC0_TIM5_PSC_bit at TIM5_PSC.B0;
    sbit  PSC1_TIM5_PSC_bit at TIM5_PSC.B1;
    sbit  PSC2_TIM5_PSC_bit at TIM5_PSC.B2;
    sbit  PSC3_TIM5_PSC_bit at TIM5_PSC.B3;
    sbit  PSC4_TIM5_PSC_bit at TIM5_PSC.B4;
    sbit  PSC5_TIM5_PSC_bit at TIM5_PSC.B5;
    sbit  PSC6_TIM5_PSC_bit at TIM5_PSC.B6;
    sbit  PSC7_TIM5_PSC_bit at TIM5_PSC.B7;
    sbit  PSC8_TIM5_PSC_bit at TIM5_PSC.B8;
    sbit  PSC9_TIM5_PSC_bit at TIM5_PSC.B9;
    sbit  PSC10_TIM5_PSC_bit at TIM5_PSC.B10;
    sbit  PSC11_TIM5_PSC_bit at TIM5_PSC.B11;
    sbit  PSC12_TIM5_PSC_bit at TIM5_PSC.B12;
    sbit  PSC13_TIM5_PSC_bit at TIM5_PSC.B13;
    sbit  PSC14_TIM5_PSC_bit at TIM5_PSC.B14;
    sbit  PSC15_TIM5_PSC_bit at TIM5_PSC.B15;

sfr unsigned long   volatile TIM5_ARR             absolute 0x40000C2C;
    sbit  ARR_H0_TIM5_ARR_bit at TIM5_ARR.B16;
    sbit  ARR_H1_TIM5_ARR_bit at TIM5_ARR.B17;
    sbit  ARR_H2_TIM5_ARR_bit at TIM5_ARR.B18;
    sbit  ARR_H3_TIM5_ARR_bit at TIM5_ARR.B19;
    sbit  ARR_H4_TIM5_ARR_bit at TIM5_ARR.B20;
    sbit  ARR_H5_TIM5_ARR_bit at TIM5_ARR.B21;
    sbit  ARR_H6_TIM5_ARR_bit at TIM5_ARR.B22;
    sbit  ARR_H7_TIM5_ARR_bit at TIM5_ARR.B23;
    sbit  ARR_H8_TIM5_ARR_bit at TIM5_ARR.B24;
    sbit  ARR_H9_TIM5_ARR_bit at TIM5_ARR.B25;
    sbit  ARR_H10_TIM5_ARR_bit at TIM5_ARR.B26;
    sbit  ARR_H11_TIM5_ARR_bit at TIM5_ARR.B27;
    sbit  ARR_H12_TIM5_ARR_bit at TIM5_ARR.B28;
    sbit  ARR_H13_TIM5_ARR_bit at TIM5_ARR.B29;
    sbit  ARR_H14_TIM5_ARR_bit at TIM5_ARR.B30;
    sbit  ARR_H15_TIM5_ARR_bit at TIM5_ARR.B31;
    sbit  ARR_L0_TIM5_ARR_bit at TIM5_ARR.B0;
    sbit  ARR_L1_TIM5_ARR_bit at TIM5_ARR.B1;
    sbit  ARR_L2_TIM5_ARR_bit at TIM5_ARR.B2;
    sbit  ARR_L3_TIM5_ARR_bit at TIM5_ARR.B3;
    sbit  ARR_L4_TIM5_ARR_bit at TIM5_ARR.B4;
    sbit  ARR_L5_TIM5_ARR_bit at TIM5_ARR.B5;
    sbit  ARR_L6_TIM5_ARR_bit at TIM5_ARR.B6;
    sbit  ARR_L7_TIM5_ARR_bit at TIM5_ARR.B7;
    sbit  ARR_L8_TIM5_ARR_bit at TIM5_ARR.B8;
    sbit  ARR_L9_TIM5_ARR_bit at TIM5_ARR.B9;
    sbit  ARR_L10_TIM5_ARR_bit at TIM5_ARR.B10;
    sbit  ARR_L11_TIM5_ARR_bit at TIM5_ARR.B11;
    sbit  ARR_L12_TIM5_ARR_bit at TIM5_ARR.B12;
    sbit  ARR_L13_TIM5_ARR_bit at TIM5_ARR.B13;
    sbit  ARR_L14_TIM5_ARR_bit at TIM5_ARR.B14;
    sbit  ARR_L15_TIM5_ARR_bit at TIM5_ARR.B15;

sfr unsigned long   volatile TIM5_CCR1            absolute 0x40000C34;
    sbit  CCR1_H0_TIM5_CCR1_bit at TIM5_CCR1.B16;
    sbit  CCR1_H1_TIM5_CCR1_bit at TIM5_CCR1.B17;
    sbit  CCR1_H2_TIM5_CCR1_bit at TIM5_CCR1.B18;
    sbit  CCR1_H3_TIM5_CCR1_bit at TIM5_CCR1.B19;
    sbit  CCR1_H4_TIM5_CCR1_bit at TIM5_CCR1.B20;
    sbit  CCR1_H5_TIM5_CCR1_bit at TIM5_CCR1.B21;
    sbit  CCR1_H6_TIM5_CCR1_bit at TIM5_CCR1.B22;
    sbit  CCR1_H7_TIM5_CCR1_bit at TIM5_CCR1.B23;
    sbit  CCR1_H8_TIM5_CCR1_bit at TIM5_CCR1.B24;
    sbit  CCR1_H9_TIM5_CCR1_bit at TIM5_CCR1.B25;
    sbit  CCR1_H10_TIM5_CCR1_bit at TIM5_CCR1.B26;
    sbit  CCR1_H11_TIM5_CCR1_bit at TIM5_CCR1.B27;
    sbit  CCR1_H12_TIM5_CCR1_bit at TIM5_CCR1.B28;
    sbit  CCR1_H13_TIM5_CCR1_bit at TIM5_CCR1.B29;
    sbit  CCR1_H14_TIM5_CCR1_bit at TIM5_CCR1.B30;
    sbit  CCR1_H15_TIM5_CCR1_bit at TIM5_CCR1.B31;
    sbit  CCR1_L0_TIM5_CCR1_bit at TIM5_CCR1.B0;
    sbit  CCR1_L1_TIM5_CCR1_bit at TIM5_CCR1.B1;
    sbit  CCR1_L2_TIM5_CCR1_bit at TIM5_CCR1.B2;
    sbit  CCR1_L3_TIM5_CCR1_bit at TIM5_CCR1.B3;
    sbit  CCR1_L4_TIM5_CCR1_bit at TIM5_CCR1.B4;
    sbit  CCR1_L5_TIM5_CCR1_bit at TIM5_CCR1.B5;
    sbit  CCR1_L6_TIM5_CCR1_bit at TIM5_CCR1.B6;
    sbit  CCR1_L7_TIM5_CCR1_bit at TIM5_CCR1.B7;
    sbit  CCR1_L8_TIM5_CCR1_bit at TIM5_CCR1.B8;
    sbit  CCR1_L9_TIM5_CCR1_bit at TIM5_CCR1.B9;
    sbit  CCR1_L10_TIM5_CCR1_bit at TIM5_CCR1.B10;
    sbit  CCR1_L11_TIM5_CCR1_bit at TIM5_CCR1.B11;
    sbit  CCR1_L12_TIM5_CCR1_bit at TIM5_CCR1.B12;
    sbit  CCR1_L13_TIM5_CCR1_bit at TIM5_CCR1.B13;
    sbit  CCR1_L14_TIM5_CCR1_bit at TIM5_CCR1.B14;
    sbit  CCR1_L15_TIM5_CCR1_bit at TIM5_CCR1.B15;

sfr unsigned long   volatile TIM5_CCR2            absolute 0x40000C38;
    sbit  CCR2_H0_TIM5_CCR2_bit at TIM5_CCR2.B16;
    sbit  CCR2_H1_TIM5_CCR2_bit at TIM5_CCR2.B17;
    sbit  CCR2_H2_TIM5_CCR2_bit at TIM5_CCR2.B18;
    sbit  CCR2_H3_TIM5_CCR2_bit at TIM5_CCR2.B19;
    sbit  CCR2_H4_TIM5_CCR2_bit at TIM5_CCR2.B20;
    sbit  CCR2_H5_TIM5_CCR2_bit at TIM5_CCR2.B21;
    sbit  CCR2_H6_TIM5_CCR2_bit at TIM5_CCR2.B22;
    sbit  CCR2_H7_TIM5_CCR2_bit at TIM5_CCR2.B23;
    sbit  CCR2_H8_TIM5_CCR2_bit at TIM5_CCR2.B24;
    sbit  CCR2_H9_TIM5_CCR2_bit at TIM5_CCR2.B25;
    sbit  CCR2_H10_TIM5_CCR2_bit at TIM5_CCR2.B26;
    sbit  CCR2_H11_TIM5_CCR2_bit at TIM5_CCR2.B27;
    sbit  CCR2_H12_TIM5_CCR2_bit at TIM5_CCR2.B28;
    sbit  CCR2_H13_TIM5_CCR2_bit at TIM5_CCR2.B29;
    sbit  CCR2_H14_TIM5_CCR2_bit at TIM5_CCR2.B30;
    sbit  CCR2_H15_TIM5_CCR2_bit at TIM5_CCR2.B31;
    sbit  CCR2_L0_TIM5_CCR2_bit at TIM5_CCR2.B0;
    sbit  CCR2_L1_TIM5_CCR2_bit at TIM5_CCR2.B1;
    sbit  CCR2_L2_TIM5_CCR2_bit at TIM5_CCR2.B2;
    sbit  CCR2_L3_TIM5_CCR2_bit at TIM5_CCR2.B3;
    sbit  CCR2_L4_TIM5_CCR2_bit at TIM5_CCR2.B4;
    sbit  CCR2_L5_TIM5_CCR2_bit at TIM5_CCR2.B5;
    sbit  CCR2_L6_TIM5_CCR2_bit at TIM5_CCR2.B6;
    sbit  CCR2_L7_TIM5_CCR2_bit at TIM5_CCR2.B7;
    sbit  CCR2_L8_TIM5_CCR2_bit at TIM5_CCR2.B8;
    sbit  CCR2_L9_TIM5_CCR2_bit at TIM5_CCR2.B9;
    sbit  CCR2_L10_TIM5_CCR2_bit at TIM5_CCR2.B10;
    sbit  CCR2_L11_TIM5_CCR2_bit at TIM5_CCR2.B11;
    sbit  CCR2_L12_TIM5_CCR2_bit at TIM5_CCR2.B12;
    sbit  CCR2_L13_TIM5_CCR2_bit at TIM5_CCR2.B13;
    sbit  CCR2_L14_TIM5_CCR2_bit at TIM5_CCR2.B14;
    sbit  CCR2_L15_TIM5_CCR2_bit at TIM5_CCR2.B15;

sfr unsigned long   volatile TIM5_CCR3            absolute 0x40000C3C;
    sbit  CCR3_H0_TIM5_CCR3_bit at TIM5_CCR3.B16;
    sbit  CCR3_H1_TIM5_CCR3_bit at TIM5_CCR3.B17;
    sbit  CCR3_H2_TIM5_CCR3_bit at TIM5_CCR3.B18;
    sbit  CCR3_H3_TIM5_CCR3_bit at TIM5_CCR3.B19;
    sbit  CCR3_H4_TIM5_CCR3_bit at TIM5_CCR3.B20;
    sbit  CCR3_H5_TIM5_CCR3_bit at TIM5_CCR3.B21;
    sbit  CCR3_H6_TIM5_CCR3_bit at TIM5_CCR3.B22;
    sbit  CCR3_H7_TIM5_CCR3_bit at TIM5_CCR3.B23;
    sbit  CCR3_H8_TIM5_CCR3_bit at TIM5_CCR3.B24;
    sbit  CCR3_H9_TIM5_CCR3_bit at TIM5_CCR3.B25;
    sbit  CCR3_H10_TIM5_CCR3_bit at TIM5_CCR3.B26;
    sbit  CCR3_H11_TIM5_CCR3_bit at TIM5_CCR3.B27;
    sbit  CCR3_H12_TIM5_CCR3_bit at TIM5_CCR3.B28;
    sbit  CCR3_H13_TIM5_CCR3_bit at TIM5_CCR3.B29;
    sbit  CCR3_H14_TIM5_CCR3_bit at TIM5_CCR3.B30;
    sbit  CCR3_H15_TIM5_CCR3_bit at TIM5_CCR3.B31;
    sbit  CCR3_L0_TIM5_CCR3_bit at TIM5_CCR3.B0;
    sbit  CCR3_L1_TIM5_CCR3_bit at TIM5_CCR3.B1;
    sbit  CCR3_L2_TIM5_CCR3_bit at TIM5_CCR3.B2;
    sbit  CCR3_L3_TIM5_CCR3_bit at TIM5_CCR3.B3;
    sbit  CCR3_L4_TIM5_CCR3_bit at TIM5_CCR3.B4;
    sbit  CCR3_L5_TIM5_CCR3_bit at TIM5_CCR3.B5;
    sbit  CCR3_L6_TIM5_CCR3_bit at TIM5_CCR3.B6;
    sbit  CCR3_L7_TIM5_CCR3_bit at TIM5_CCR3.B7;
    sbit  CCR3_L8_TIM5_CCR3_bit at TIM5_CCR3.B8;
    sbit  CCR3_L9_TIM5_CCR3_bit at TIM5_CCR3.B9;
    sbit  CCR3_L10_TIM5_CCR3_bit at TIM5_CCR3.B10;
    sbit  CCR3_L11_TIM5_CCR3_bit at TIM5_CCR3.B11;
    sbit  CCR3_L12_TIM5_CCR3_bit at TIM5_CCR3.B12;
    sbit  CCR3_L13_TIM5_CCR3_bit at TIM5_CCR3.B13;
    sbit  CCR3_L14_TIM5_CCR3_bit at TIM5_CCR3.B14;
    sbit  CCR3_L15_TIM5_CCR3_bit at TIM5_CCR3.B15;

sfr unsigned long   volatile TIM5_CCR4            absolute 0x40000C40;
    sbit  CCR4_H0_TIM5_CCR4_bit at TIM5_CCR4.B16;
    sbit  CCR4_H1_TIM5_CCR4_bit at TIM5_CCR4.B17;
    sbit  CCR4_H2_TIM5_CCR4_bit at TIM5_CCR4.B18;
    sbit  CCR4_H3_TIM5_CCR4_bit at TIM5_CCR4.B19;
    sbit  CCR4_H4_TIM5_CCR4_bit at TIM5_CCR4.B20;
    sbit  CCR4_H5_TIM5_CCR4_bit at TIM5_CCR4.B21;
    sbit  CCR4_H6_TIM5_CCR4_bit at TIM5_CCR4.B22;
    sbit  CCR4_H7_TIM5_CCR4_bit at TIM5_CCR4.B23;
    sbit  CCR4_H8_TIM5_CCR4_bit at TIM5_CCR4.B24;
    sbit  CCR4_H9_TIM5_CCR4_bit at TIM5_CCR4.B25;
    sbit  CCR4_H10_TIM5_CCR4_bit at TIM5_CCR4.B26;
    sbit  CCR4_H11_TIM5_CCR4_bit at TIM5_CCR4.B27;
    sbit  CCR4_H12_TIM5_CCR4_bit at TIM5_CCR4.B28;
    sbit  CCR4_H13_TIM5_CCR4_bit at TIM5_CCR4.B29;
    sbit  CCR4_H14_TIM5_CCR4_bit at TIM5_CCR4.B30;
    sbit  CCR4_H15_TIM5_CCR4_bit at TIM5_CCR4.B31;
    sbit  CCR4_L0_TIM5_CCR4_bit at TIM5_CCR4.B0;
    sbit  CCR4_L1_TIM5_CCR4_bit at TIM5_CCR4.B1;
    sbit  CCR4_L2_TIM5_CCR4_bit at TIM5_CCR4.B2;
    sbit  CCR4_L3_TIM5_CCR4_bit at TIM5_CCR4.B3;
    sbit  CCR4_L4_TIM5_CCR4_bit at TIM5_CCR4.B4;
    sbit  CCR4_L5_TIM5_CCR4_bit at TIM5_CCR4.B5;
    sbit  CCR4_L6_TIM5_CCR4_bit at TIM5_CCR4.B6;
    sbit  CCR4_L7_TIM5_CCR4_bit at TIM5_CCR4.B7;
    sbit  CCR4_L8_TIM5_CCR4_bit at TIM5_CCR4.B8;
    sbit  CCR4_L9_TIM5_CCR4_bit at TIM5_CCR4.B9;
    sbit  CCR4_L10_TIM5_CCR4_bit at TIM5_CCR4.B10;
    sbit  CCR4_L11_TIM5_CCR4_bit at TIM5_CCR4.B11;
    sbit  CCR4_L12_TIM5_CCR4_bit at TIM5_CCR4.B12;
    sbit  CCR4_L13_TIM5_CCR4_bit at TIM5_CCR4.B13;
    sbit  CCR4_L14_TIM5_CCR4_bit at TIM5_CCR4.B14;
    sbit  CCR4_L15_TIM5_CCR4_bit at TIM5_CCR4.B15;

sfr unsigned long   volatile TIM5_DCR             absolute 0x40000C48;
    sbit  DBL0_TIM5_DCR_bit at TIM5_DCR.B8;
    sbit  DBL1_TIM5_DCR_bit at TIM5_DCR.B9;
    sbit  DBL2_TIM5_DCR_bit at TIM5_DCR.B10;
    sbit  DBL3_TIM5_DCR_bit at TIM5_DCR.B11;
    sbit  DBL4_TIM5_DCR_bit at TIM5_DCR.B12;
    sbit  DBA0_TIM5_DCR_bit at TIM5_DCR.B0;
    sbit  DBA1_TIM5_DCR_bit at TIM5_DCR.B1;
    sbit  DBA2_TIM5_DCR_bit at TIM5_DCR.B2;
    sbit  DBA3_TIM5_DCR_bit at TIM5_DCR.B3;
    sbit  DBA4_TIM5_DCR_bit at TIM5_DCR.B4;

sfr unsigned long   volatile TIM5_DMAR            absolute 0x40000C4C;
    sbit  DMAB0_TIM5_DMAR_bit at TIM5_DMAR.B0;
    sbit  DMAB1_TIM5_DMAR_bit at TIM5_DMAR.B1;
    sbit  DMAB2_TIM5_DMAR_bit at TIM5_DMAR.B2;
    sbit  DMAB3_TIM5_DMAR_bit at TIM5_DMAR.B3;
    sbit  DMAB4_TIM5_DMAR_bit at TIM5_DMAR.B4;
    sbit  DMAB5_TIM5_DMAR_bit at TIM5_DMAR.B5;
    sbit  DMAB6_TIM5_DMAR_bit at TIM5_DMAR.B6;
    sbit  DMAB7_TIM5_DMAR_bit at TIM5_DMAR.B7;
    sbit  DMAB8_TIM5_DMAR_bit at TIM5_DMAR.B8;
    sbit  DMAB9_TIM5_DMAR_bit at TIM5_DMAR.B9;
    sbit  DMAB10_TIM5_DMAR_bit at TIM5_DMAR.B10;
    sbit  DMAB11_TIM5_DMAR_bit at TIM5_DMAR.B11;
    sbit  DMAB12_TIM5_DMAR_bit at TIM5_DMAR.B12;
    sbit  DMAB13_TIM5_DMAR_bit at TIM5_DMAR.B13;
    sbit  DMAB14_TIM5_DMAR_bit at TIM5_DMAR.B14;
    sbit  DMAB15_TIM5_DMAR_bit at TIM5_DMAR.B15;

sfr unsigned long   volatile TIM5_OR              absolute 0x40000C50;
    const register unsigned short int IT4_RMP0 = 6;
    sbit  IT4_RMP0_bit at TIM5_OR.B6;
    const register unsigned short int IT4_RMP1 = 7;
    sbit  IT4_RMP1_bit at TIM5_OR.B7;

sfr unsigned long   volatile TIM9_CR1             absolute 0x40014000;
    sbit  CKD0_TIM9_CR1_bit at TIM9_CR1.B8;
    sbit  CKD1_TIM9_CR1_bit at TIM9_CR1.B9;
    sbit  ARPE_TIM9_CR1_bit at TIM9_CR1.B7;
    sbit  OPM_TIM9_CR1_bit at TIM9_CR1.B3;
    sbit  URS_TIM9_CR1_bit at TIM9_CR1.B2;
    sbit  UDIS_TIM9_CR1_bit at TIM9_CR1.B1;
    sbit  CEN_TIM9_CR1_bit at TIM9_CR1.B0;

sfr unsigned long   volatile TIM9_CR2             absolute 0x40014004;
    sbit  MMS0_TIM9_CR2_bit at TIM9_CR2.B4;
    sbit  MMS1_TIM9_CR2_bit at TIM9_CR2.B5;
    sbit  MMS2_TIM9_CR2_bit at TIM9_CR2.B6;

sfr unsigned long   volatile TIM9_SMCR            absolute 0x40014008;
    sbit  MSM_TIM9_SMCR_bit at TIM9_SMCR.B7;
    sbit  TS0_TIM9_SMCR_bit at TIM9_SMCR.B4;
    sbit  TS1_TIM9_SMCR_bit at TIM9_SMCR.B5;
    sbit  TS2_TIM9_SMCR_bit at TIM9_SMCR.B6;
    sbit  SMS0_TIM9_SMCR_bit at TIM9_SMCR.B0;
    sbit  SMS1_TIM9_SMCR_bit at TIM9_SMCR.B1;
    sbit  SMS2_TIM9_SMCR_bit at TIM9_SMCR.B2;

sfr unsigned long   volatile TIM9_DIER            absolute 0x4001400C;
    sbit  TIE_TIM9_DIER_bit at TIM9_DIER.B6;
    sbit  CC2IE_TIM9_DIER_bit at TIM9_DIER.B2;
    sbit  CC1IE_TIM9_DIER_bit at TIM9_DIER.B1;
    sbit  UIE_TIM9_DIER_bit at TIM9_DIER.B0;

sfr unsigned long   volatile TIM9_SR              absolute 0x40014010;
    sbit  CC2OF_TIM9_SR_bit at TIM9_SR.B10;
    sbit  CC1OF_TIM9_SR_bit at TIM9_SR.B9;
    sbit  TIF_TIM9_SR_bit at TIM9_SR.B6;
    sbit  CC2IF_TIM9_SR_bit at TIM9_SR.B2;
    sbit  CC1IF_TIM9_SR_bit at TIM9_SR.B1;
    sbit  UIF_TIM9_SR_bit at TIM9_SR.B0;

sfr unsigned long   volatile TIM9_EGR             absolute 0x40014014;
    sbit  TG_TIM9_EGR_bit at TIM9_EGR.B6;
    sbit  CC2G_TIM9_EGR_bit at TIM9_EGR.B2;
    sbit  CC1G_TIM9_EGR_bit at TIM9_EGR.B1;
    sbit  UG_TIM9_EGR_bit at TIM9_EGR.B0;

sfr unsigned long   volatile TIM9_CCMR1_Output    absolute 0x40014018;
    sbit  OC2M0_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B12;
    sbit  OC2M1_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B13;
    sbit  OC2M2_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B14;
    sbit  OC2PE_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B11;
    sbit  OC2FE_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B10;
    sbit  CC2S0_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B8;
    sbit  CC2S1_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B9;
    sbit  OC1M0_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B4;
    sbit  OC1M1_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B5;
    sbit  OC1M2_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B6;
    sbit  OC1PE_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B3;
    sbit  OC1FE_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B2;
    sbit  CC1S0_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B0;
    sbit  CC1S1_TIM9_CCMR1_Output_bit at TIM9_CCMR1_Output.B1;

sfr unsigned long   volatile TIM9_CCMR1_Input     absolute 0x40014018;
    sbit  IC2F0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B12;
    sbit  IC2F1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B13;
    sbit  IC2F2_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B14;
    sbit  IC2PCS0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B10;
    sbit  IC2PCS1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B11;
    sbit  CC2S0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B8;
    sbit  CC2S1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B9;
    sbit  IC1F0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B4;
    sbit  IC1F1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B5;
    sbit  IC1F2_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B6;
    sbit  ICPCS0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B2;
    sbit  ICPCS1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B3;
    sbit  CC1S0_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B0;
    sbit  CC1S1_TIM9_CCMR1_Input_bit at TIM9_CCMR1_Input.B1;

sfr unsigned long   volatile TIM9_CCER            absolute 0x40014020;
    sbit  CC2NP_TIM9_CCER_bit at TIM9_CCER.B7;
    sbit  CC2P_TIM9_CCER_bit at TIM9_CCER.B5;
    sbit  CC2E_TIM9_CCER_bit at TIM9_CCER.B4;
    sbit  CC1NP_TIM9_CCER_bit at TIM9_CCER.B3;
    sbit  CC1P_TIM9_CCER_bit at TIM9_CCER.B1;
    sbit  CC1E_TIM9_CCER_bit at TIM9_CCER.B0;

sfr unsigned long   volatile TIM9_CNT             absolute 0x40014024;
    sbit  CNT0_TIM9_CNT_bit at TIM9_CNT.B0;
    sbit  CNT1_TIM9_CNT_bit at TIM9_CNT.B1;
    sbit  CNT2_TIM9_CNT_bit at TIM9_CNT.B2;
    sbit  CNT3_TIM9_CNT_bit at TIM9_CNT.B3;
    sbit  CNT4_TIM9_CNT_bit at TIM9_CNT.B4;
    sbit  CNT5_TIM9_CNT_bit at TIM9_CNT.B5;
    sbit  CNT6_TIM9_CNT_bit at TIM9_CNT.B6;
    sbit  CNT7_TIM9_CNT_bit at TIM9_CNT.B7;
    sbit  CNT8_TIM9_CNT_bit at TIM9_CNT.B8;
    sbit  CNT9_TIM9_CNT_bit at TIM9_CNT.B9;
    sbit  CNT10_TIM9_CNT_bit at TIM9_CNT.B10;
    sbit  CNT11_TIM9_CNT_bit at TIM9_CNT.B11;
    sbit  CNT12_TIM9_CNT_bit at TIM9_CNT.B12;
    sbit  CNT13_TIM9_CNT_bit at TIM9_CNT.B13;
    sbit  CNT14_TIM9_CNT_bit at TIM9_CNT.B14;
    sbit  CNT15_TIM9_CNT_bit at TIM9_CNT.B15;

sfr unsigned long   volatile TIM9_PSC             absolute 0x40014028;
    sbit  PSC0_TIM9_PSC_bit at TIM9_PSC.B0;
    sbit  PSC1_TIM9_PSC_bit at TIM9_PSC.B1;
    sbit  PSC2_TIM9_PSC_bit at TIM9_PSC.B2;
    sbit  PSC3_TIM9_PSC_bit at TIM9_PSC.B3;
    sbit  PSC4_TIM9_PSC_bit at TIM9_PSC.B4;
    sbit  PSC5_TIM9_PSC_bit at TIM9_PSC.B5;
    sbit  PSC6_TIM9_PSC_bit at TIM9_PSC.B6;
    sbit  PSC7_TIM9_PSC_bit at TIM9_PSC.B7;
    sbit  PSC8_TIM9_PSC_bit at TIM9_PSC.B8;
    sbit  PSC9_TIM9_PSC_bit at TIM9_PSC.B9;
    sbit  PSC10_TIM9_PSC_bit at TIM9_PSC.B10;
    sbit  PSC11_TIM9_PSC_bit at TIM9_PSC.B11;
    sbit  PSC12_TIM9_PSC_bit at TIM9_PSC.B12;
    sbit  PSC13_TIM9_PSC_bit at TIM9_PSC.B13;
    sbit  PSC14_TIM9_PSC_bit at TIM9_PSC.B14;
    sbit  PSC15_TIM9_PSC_bit at TIM9_PSC.B15;

sfr unsigned long   volatile TIM9_ARR             absolute 0x4001402C;
    sbit  ARR0_TIM9_ARR_bit at TIM9_ARR.B0;
    sbit  ARR1_TIM9_ARR_bit at TIM9_ARR.B1;
    sbit  ARR2_TIM9_ARR_bit at TIM9_ARR.B2;
    sbit  ARR3_TIM9_ARR_bit at TIM9_ARR.B3;
    sbit  ARR4_TIM9_ARR_bit at TIM9_ARR.B4;
    sbit  ARR5_TIM9_ARR_bit at TIM9_ARR.B5;
    sbit  ARR6_TIM9_ARR_bit at TIM9_ARR.B6;
    sbit  ARR7_TIM9_ARR_bit at TIM9_ARR.B7;
    sbit  ARR8_TIM9_ARR_bit at TIM9_ARR.B8;
    sbit  ARR9_TIM9_ARR_bit at TIM9_ARR.B9;
    sbit  ARR10_TIM9_ARR_bit at TIM9_ARR.B10;
    sbit  ARR11_TIM9_ARR_bit at TIM9_ARR.B11;
    sbit  ARR12_TIM9_ARR_bit at TIM9_ARR.B12;
    sbit  ARR13_TIM9_ARR_bit at TIM9_ARR.B13;
    sbit  ARR14_TIM9_ARR_bit at TIM9_ARR.B14;
    sbit  ARR15_TIM9_ARR_bit at TIM9_ARR.B15;

sfr unsigned long   volatile TIM9_CCR1            absolute 0x40014034;
    sbit  CCR10_TIM9_CCR1_bit at TIM9_CCR1.B0;
    sbit  CCR11_TIM9_CCR1_bit at TIM9_CCR1.B1;
    sbit  CCR12_TIM9_CCR1_bit at TIM9_CCR1.B2;
    sbit  CCR13_TIM9_CCR1_bit at TIM9_CCR1.B3;
    sbit  CCR14_TIM9_CCR1_bit at TIM9_CCR1.B4;
    sbit  CCR15_TIM9_CCR1_bit at TIM9_CCR1.B5;
    sbit  CCR16_TIM9_CCR1_bit at TIM9_CCR1.B6;
    sbit  CCR17_TIM9_CCR1_bit at TIM9_CCR1.B7;
    sbit  CCR18_TIM9_CCR1_bit at TIM9_CCR1.B8;
    sbit  CCR19_TIM9_CCR1_bit at TIM9_CCR1.B9;
    sbit  CCR110_TIM9_CCR1_bit at TIM9_CCR1.B10;
    sbit  CCR111_TIM9_CCR1_bit at TIM9_CCR1.B11;
    sbit  CCR112_TIM9_CCR1_bit at TIM9_CCR1.B12;
    sbit  CCR113_TIM9_CCR1_bit at TIM9_CCR1.B13;
    sbit  CCR114_TIM9_CCR1_bit at TIM9_CCR1.B14;
    sbit  CCR115_TIM9_CCR1_bit at TIM9_CCR1.B15;

sfr unsigned long   volatile TIM9_CCR2            absolute 0x40014038;
    sbit  CCR20_TIM9_CCR2_bit at TIM9_CCR2.B0;
    sbit  CCR21_TIM9_CCR2_bit at TIM9_CCR2.B1;
    sbit  CCR22_TIM9_CCR2_bit at TIM9_CCR2.B2;
    sbit  CCR23_TIM9_CCR2_bit at TIM9_CCR2.B3;
    sbit  CCR24_TIM9_CCR2_bit at TIM9_CCR2.B4;
    sbit  CCR25_TIM9_CCR2_bit at TIM9_CCR2.B5;
    sbit  CCR26_TIM9_CCR2_bit at TIM9_CCR2.B6;
    sbit  CCR27_TIM9_CCR2_bit at TIM9_CCR2.B7;
    sbit  CCR28_TIM9_CCR2_bit at TIM9_CCR2.B8;
    sbit  CCR29_TIM9_CCR2_bit at TIM9_CCR2.B9;
    sbit  CCR210_TIM9_CCR2_bit at TIM9_CCR2.B10;
    sbit  CCR211_TIM9_CCR2_bit at TIM9_CCR2.B11;
    sbit  CCR212_TIM9_CCR2_bit at TIM9_CCR2.B12;
    sbit  CCR213_TIM9_CCR2_bit at TIM9_CCR2.B13;
    sbit  CCR214_TIM9_CCR2_bit at TIM9_CCR2.B14;
    sbit  CCR215_TIM9_CCR2_bit at TIM9_CCR2.B15;

sfr unsigned long   volatile USART1_SR            absolute 0x40011000;
    const register unsigned short int CTS = 9;
    sbit  CTS_bit at USART1_SR.B9;
    const register unsigned short int LBD = 8;
    sbit  LBD_bit at USART1_SR.B8;
    const register unsigned short int TXE = 7;
    sbit  TXE_bit at USART1_SR.B7;
    const register unsigned short int TC = 6;
    sbit  TC_bit at USART1_SR.B6;
    const register unsigned short int RXNE = 5;
    sbit  RXNE_bit at USART1_SR.B5;
    const register unsigned short int IDLE = 4;
    sbit  IDLE_bit at USART1_SR.B4;
    const register unsigned short int ORE = 3;
    sbit  ORE_bit at USART1_SR.B3;
    const register unsigned short int NF = 2;
    sbit  NF_bit at USART1_SR.B2;
    const register unsigned short int FE = 1;
    sbit  FE_bit at USART1_SR.B1;
    const register unsigned short int PE = 0;
    sbit  PE_bit at USART1_SR.B0;

sfr unsigned long   volatile USART1_DR            absolute 0x40011004;
    sbit  DR0_USART1_DR_bit at USART1_DR.B0;
    sbit  DR1_USART1_DR_bit at USART1_DR.B1;
    sbit  DR2_USART1_DR_bit at USART1_DR.B2;
    sbit  DR3_USART1_DR_bit at USART1_DR.B3;
    sbit  DR4_USART1_DR_bit at USART1_DR.B4;
    sbit  DR5_USART1_DR_bit at USART1_DR.B5;
    sbit  DR6_USART1_DR_bit at USART1_DR.B6;
    sbit  DR7_USART1_DR_bit at USART1_DR.B7;
    sbit  DR8_USART1_DR_bit at USART1_DR.B8;

sfr unsigned long   volatile USART1_BRR           absolute 0x40011008;
    const register unsigned short int DIV_Mantissa0 = 4;
    sbit  DIV_Mantissa0_bit at USART1_BRR.B4;
    const register unsigned short int DIV_Mantissa1 = 5;
    sbit  DIV_Mantissa1_bit at USART1_BRR.B5;
    const register unsigned short int DIV_Mantissa2 = 6;
    sbit  DIV_Mantissa2_bit at USART1_BRR.B6;
    const register unsigned short int DIV_Mantissa3 = 7;
    sbit  DIV_Mantissa3_bit at USART1_BRR.B7;
    const register unsigned short int DIV_Mantissa4 = 8;
    sbit  DIV_Mantissa4_bit at USART1_BRR.B8;
    const register unsigned short int DIV_Mantissa5 = 9;
    sbit  DIV_Mantissa5_bit at USART1_BRR.B9;
    const register unsigned short int DIV_Mantissa6 = 10;
    sbit  DIV_Mantissa6_bit at USART1_BRR.B10;
    const register unsigned short int DIV_Mantissa7 = 11;
    sbit  DIV_Mantissa7_bit at USART1_BRR.B11;
    const register unsigned short int DIV_Mantissa8 = 12;
    sbit  DIV_Mantissa8_bit at USART1_BRR.B12;
    const register unsigned short int DIV_Mantissa9 = 13;
    sbit  DIV_Mantissa9_bit at USART1_BRR.B13;
    const register unsigned short int DIV_Mantissa10 = 14;
    sbit  DIV_Mantissa10_bit at USART1_BRR.B14;
    const register unsigned short int DIV_Mantissa11 = 15;
    sbit  DIV_Mantissa11_bit at USART1_BRR.B15;
    const register unsigned short int DIV_Fraction0 = 0;
    sbit  DIV_Fraction0_bit at USART1_BRR.B0;
    const register unsigned short int DIV_Fraction1 = 1;
    sbit  DIV_Fraction1_bit at USART1_BRR.B1;
    const register unsigned short int DIV_Fraction2 = 2;
    sbit  DIV_Fraction2_bit at USART1_BRR.B2;
    const register unsigned short int DIV_Fraction3 = 3;
    sbit  DIV_Fraction3_bit at USART1_BRR.B3;

sfr unsigned long   volatile USART1_CR1           absolute 0x4001100C;
    const register unsigned short int OVER8 = 15;
    sbit  OVER8_bit at USART1_CR1.B15;
    const register unsigned short int UE = 13;
    sbit  UE_bit at USART1_CR1.B13;
    const register unsigned short int M = 12;
    sbit  M_bit at USART1_CR1.B12;
    const register unsigned short int WAKE = 11;
    sbit  WAKE_bit at USART1_CR1.B11;
    const register unsigned short int PCE = 10;
    sbit  PCE_bit at USART1_CR1.B10;
    const register unsigned short int PS = 9;
    sbit  PS_bit at USART1_CR1.B9;
    const register unsigned short int PEIE = 8;
    sbit  PEIE_bit at USART1_CR1.B8;
    const register unsigned short int TXEIE = 7;
    sbit  TXEIE_bit at USART1_CR1.B7;
    const register unsigned short int TCIE = 6;
    sbit  TCIE_bit at USART1_CR1.B6;
    const register unsigned short int RXNEIE = 5;
    sbit  RXNEIE_bit at USART1_CR1.B5;
    const register unsigned short int IDLEIE = 4;
    sbit  IDLEIE_bit at USART1_CR1.B4;
    const register unsigned short int TE = 3;
    sbit  TE_bit at USART1_CR1.B3;
    const register unsigned short int RE = 2;
    sbit  RE_bit at USART1_CR1.B2;
    const register unsigned short int RWU = 1;
    sbit  RWU_bit at USART1_CR1.B1;
    const register unsigned short int SBK = 0;
    sbit  SBK_bit at USART1_CR1.B0;

sfr unsigned long   volatile USART1_CR2           absolute 0x40011010;
    const register unsigned short int LINEN = 14;
    sbit  LINEN_bit at USART1_CR2.B14;
    const register unsigned short int STOP0 = 12;
    sbit  STOP0_bit at USART1_CR2.B12;
    const register unsigned short int STOP1 = 13;
    sbit  STOP1_bit at USART1_CR2.B13;
    sbit  CLKEN_USART1_CR2_bit at USART1_CR2.B11;
    const register unsigned short int CPOL = 10;
    sbit  CPOL_bit at USART1_CR2.B10;
    const register unsigned short int CPHA = 9;
    sbit  CPHA_bit at USART1_CR2.B9;
    const register unsigned short int LBCL = 8;
    sbit  LBCL_bit at USART1_CR2.B8;
    const register unsigned short int LBDIE = 6;
    sbit  LBDIE_bit at USART1_CR2.B6;
    const register unsigned short int LBDL = 5;
    sbit  LBDL_bit at USART1_CR2.B5;
    const register unsigned short int ADD0 = 0;
    sbit  ADD0_bit at USART1_CR2.B0;
    const register unsigned short int ADD1 = 1;
    sbit  ADD1_bit at USART1_CR2.B1;
    const register unsigned short int ADD2 = 2;
    sbit  ADD2_bit at USART1_CR2.B2;
    const register unsigned short int ADD3 = 3;
    sbit  ADD3_bit at USART1_CR2.B3;

sfr unsigned long   volatile USART1_CR3           absolute 0x40011014;
    const register unsigned short int ONEBIT = 11;
    sbit  ONEBIT_bit at USART1_CR3.B11;
    const register unsigned short int CTSIE = 10;
    sbit  CTSIE_bit at USART1_CR3.B10;
    const register unsigned short int CTSE = 9;
    sbit  CTSE_bit at USART1_CR3.B9;
    const register unsigned short int RTSE = 8;
    sbit  RTSE_bit at USART1_CR3.B8;
    const register unsigned short int DMAT = 7;
    sbit  DMAT_bit at USART1_CR3.B7;
    const register unsigned short int DMAR = 6;
    sbit  DMAR_bit at USART1_CR3.B6;
    const register unsigned short int SCEN = 5;
    sbit  SCEN_bit at USART1_CR3.B5;
    const register unsigned short int NACK = 4;
    sbit  NACK_bit at USART1_CR3.B4;
    const register unsigned short int HDSEL = 3;
    sbit  HDSEL_bit at USART1_CR3.B3;
    const register unsigned short int IRLP = 2;
    sbit  IRLP_bit at USART1_CR3.B2;
    const register unsigned short int IREN = 1;
    sbit  IREN_bit at USART1_CR3.B1;
    const register unsigned short int EIE = 0;
    sbit  EIE_bit at USART1_CR3.B0;

sfr unsigned long   volatile USART1_GTPR          absolute 0x40011018;
    const register unsigned short int GT0 = 8;
    sbit  GT0_bit at USART1_GTPR.B8;
    const register unsigned short int GT1 = 9;
    sbit  GT1_bit at USART1_GTPR.B9;
    const register unsigned short int GT2 = 10;
    sbit  GT2_bit at USART1_GTPR.B10;
    const register unsigned short int GT3 = 11;
    sbit  GT3_bit at USART1_GTPR.B11;
    const register unsigned short int GT4 = 12;
    sbit  GT4_bit at USART1_GTPR.B12;
    const register unsigned short int GT5 = 13;
    sbit  GT5_bit at USART1_GTPR.B13;
    const register unsigned short int GT6 = 14;
    sbit  GT6_bit at USART1_GTPR.B14;
    const register unsigned short int GT7 = 15;
    sbit  GT7_bit at USART1_GTPR.B15;
    sbit  PSC0_USART1_GTPR_bit at USART1_GTPR.B0;
    sbit  PSC1_USART1_GTPR_bit at USART1_GTPR.B1;
    sbit  PSC2_USART1_GTPR_bit at USART1_GTPR.B2;
    sbit  PSC3_USART1_GTPR_bit at USART1_GTPR.B3;
    sbit  PSC4_USART1_GTPR_bit at USART1_GTPR.B4;
    sbit  PSC5_USART1_GTPR_bit at USART1_GTPR.B5;
    sbit  PSC6_USART1_GTPR_bit at USART1_GTPR.B6;
    sbit  PSC7_USART1_GTPR_bit at USART1_GTPR.B7;

sfr unsigned long   volatile USART2_SR            absolute 0x40004400;
    sbit  CTS_USART2_SR_bit at USART2_SR.B9;
    sbit  LBD_USART2_SR_bit at USART2_SR.B8;
    sbit  TXE_USART2_SR_bit at USART2_SR.B7;
    sbit  TC_USART2_SR_bit at USART2_SR.B6;
    sbit  RXNE_USART2_SR_bit at USART2_SR.B5;
    sbit  IDLE_USART2_SR_bit at USART2_SR.B4;
    sbit  ORE_USART2_SR_bit at USART2_SR.B3;
    sbit  NF_USART2_SR_bit at USART2_SR.B2;
    sbit  FE_USART2_SR_bit at USART2_SR.B1;
    sbit  PE_USART2_SR_bit at USART2_SR.B0;

sfr unsigned long   volatile USART2_DR            absolute 0x40004404;
    sbit  DR0_USART2_DR_bit at USART2_DR.B0;
    sbit  DR1_USART2_DR_bit at USART2_DR.B1;
    sbit  DR2_USART2_DR_bit at USART2_DR.B2;
    sbit  DR3_USART2_DR_bit at USART2_DR.B3;
    sbit  DR4_USART2_DR_bit at USART2_DR.B4;
    sbit  DR5_USART2_DR_bit at USART2_DR.B5;
    sbit  DR6_USART2_DR_bit at USART2_DR.B6;
    sbit  DR7_USART2_DR_bit at USART2_DR.B7;
    sbit  DR8_USART2_DR_bit at USART2_DR.B8;

sfr unsigned long   volatile USART2_BRR           absolute 0x40004408;
    sbit  DIV_Mantissa0_USART2_BRR_bit at USART2_BRR.B4;
    sbit  DIV_Mantissa1_USART2_BRR_bit at USART2_BRR.B5;
    sbit  DIV_Mantissa2_USART2_BRR_bit at USART2_BRR.B6;
    sbit  DIV_Mantissa3_USART2_BRR_bit at USART2_BRR.B7;
    sbit  DIV_Mantissa4_USART2_BRR_bit at USART2_BRR.B8;
    sbit  DIV_Mantissa5_USART2_BRR_bit at USART2_BRR.B9;
    sbit  DIV_Mantissa6_USART2_BRR_bit at USART2_BRR.B10;
    sbit  DIV_Mantissa7_USART2_BRR_bit at USART2_BRR.B11;
    sbit  DIV_Mantissa8_USART2_BRR_bit at USART2_BRR.B12;
    sbit  DIV_Mantissa9_USART2_BRR_bit at USART2_BRR.B13;
    sbit  DIV_Mantissa10_USART2_BRR_bit at USART2_BRR.B14;
    sbit  DIV_Mantissa11_USART2_BRR_bit at USART2_BRR.B15;
    sbit  DIV_Fraction0_USART2_BRR_bit at USART2_BRR.B0;
    sbit  DIV_Fraction1_USART2_BRR_bit at USART2_BRR.B1;
    sbit  DIV_Fraction2_USART2_BRR_bit at USART2_BRR.B2;
    sbit  DIV_Fraction3_USART2_BRR_bit at USART2_BRR.B3;

sfr unsigned long   volatile USART2_CR1           absolute 0x4000440C;
    sbit  OVER8_USART2_CR1_bit at USART2_CR1.B15;
    sbit  UE_USART2_CR1_bit at USART2_CR1.B13;
    sbit  M_USART2_CR1_bit at USART2_CR1.B12;
    sbit  WAKE_USART2_CR1_bit at USART2_CR1.B11;
    sbit  PCE_USART2_CR1_bit at USART2_CR1.B10;
    sbit  PS_USART2_CR1_bit at USART2_CR1.B9;
    sbit  PEIE_USART2_CR1_bit at USART2_CR1.B8;
    sbit  TXEIE_USART2_CR1_bit at USART2_CR1.B7;
    sbit  TCIE_USART2_CR1_bit at USART2_CR1.B6;
    sbit  RXNEIE_USART2_CR1_bit at USART2_CR1.B5;
    sbit  IDLEIE_USART2_CR1_bit at USART2_CR1.B4;
    sbit  TE_USART2_CR1_bit at USART2_CR1.B3;
    sbit  RE_USART2_CR1_bit at USART2_CR1.B2;
    sbit  RWU_USART2_CR1_bit at USART2_CR1.B1;
    sbit  SBK_USART2_CR1_bit at USART2_CR1.B0;

sfr unsigned long   volatile USART2_CR2           absolute 0x40004410;
    sbit  LINEN_USART2_CR2_bit at USART2_CR2.B14;
    sbit  STOP0_USART2_CR2_bit at USART2_CR2.B12;
    sbit  STOP1_USART2_CR2_bit at USART2_CR2.B13;
    sbit  CLKEN_USART2_CR2_bit at USART2_CR2.B11;
    sbit  CPOL_USART2_CR2_bit at USART2_CR2.B10;
    sbit  CPHA_USART2_CR2_bit at USART2_CR2.B9;
    sbit  LBCL_USART2_CR2_bit at USART2_CR2.B8;
    sbit  LBDIE_USART2_CR2_bit at USART2_CR2.B6;
    sbit  LBDL_USART2_CR2_bit at USART2_CR2.B5;
    sbit  ADD0_USART2_CR2_bit at USART2_CR2.B0;
    sbit  ADD1_USART2_CR2_bit at USART2_CR2.B1;
    sbit  ADD2_USART2_CR2_bit at USART2_CR2.B2;
    sbit  ADD3_USART2_CR2_bit at USART2_CR2.B3;

sfr unsigned long   volatile USART2_CR3           absolute 0x40004414;
    sbit  ONEBIT_USART2_CR3_bit at USART2_CR3.B11;
    sbit  CTSIE_USART2_CR3_bit at USART2_CR3.B10;
    sbit  CTSE_USART2_CR3_bit at USART2_CR3.B9;
    sbit  RTSE_USART2_CR3_bit at USART2_CR3.B8;
    sbit  DMAT_USART2_CR3_bit at USART2_CR3.B7;
    sbit  DMAR_USART2_CR3_bit at USART2_CR3.B6;
    sbit  SCEN_USART2_CR3_bit at USART2_CR3.B5;
    sbit  NACK_USART2_CR3_bit at USART2_CR3.B4;
    sbit  HDSEL_USART2_CR3_bit at USART2_CR3.B3;
    sbit  IRLP_USART2_CR3_bit at USART2_CR3.B2;
    sbit  IREN_USART2_CR3_bit at USART2_CR3.B1;
    sbit  EIE_USART2_CR3_bit at USART2_CR3.B0;

sfr unsigned long   volatile USART2_GTPR          absolute 0x40004418;
    sbit  GT0_USART2_GTPR_bit at USART2_GTPR.B8;
    sbit  GT1_USART2_GTPR_bit at USART2_GTPR.B9;
    sbit  GT2_USART2_GTPR_bit at USART2_GTPR.B10;
    sbit  GT3_USART2_GTPR_bit at USART2_GTPR.B11;
    sbit  GT4_USART2_GTPR_bit at USART2_GTPR.B12;
    sbit  GT5_USART2_GTPR_bit at USART2_GTPR.B13;
    sbit  GT6_USART2_GTPR_bit at USART2_GTPR.B14;
    sbit  GT7_USART2_GTPR_bit at USART2_GTPR.B15;
    sbit  PSC0_USART2_GTPR_bit at USART2_GTPR.B0;
    sbit  PSC1_USART2_GTPR_bit at USART2_GTPR.B1;
    sbit  PSC2_USART2_GTPR_bit at USART2_GTPR.B2;
    sbit  PSC3_USART2_GTPR_bit at USART2_GTPR.B3;
    sbit  PSC4_USART2_GTPR_bit at USART2_GTPR.B4;
    sbit  PSC5_USART2_GTPR_bit at USART2_GTPR.B5;
    sbit  PSC6_USART2_GTPR_bit at USART2_GTPR.B6;
    sbit  PSC7_USART2_GTPR_bit at USART2_GTPR.B7;

sfr unsigned long   volatile USART6_SR            absolute 0x40011400;
    sbit  CTS_USART6_SR_bit at USART6_SR.B9;
    sbit  LBD_USART6_SR_bit at USART6_SR.B8;
    sbit  TXE_USART6_SR_bit at USART6_SR.B7;
    sbit  TC_USART6_SR_bit at USART6_SR.B6;
    sbit  RXNE_USART6_SR_bit at USART6_SR.B5;
    sbit  IDLE_USART6_SR_bit at USART6_SR.B4;
    sbit  ORE_USART6_SR_bit at USART6_SR.B3;
    sbit  NF_USART6_SR_bit at USART6_SR.B2;
    sbit  FE_USART6_SR_bit at USART6_SR.B1;
    sbit  PE_USART6_SR_bit at USART6_SR.B0;

sfr unsigned long   volatile USART6_DR            absolute 0x40011404;
    sbit  DR0_USART6_DR_bit at USART6_DR.B0;
    sbit  DR1_USART6_DR_bit at USART6_DR.B1;
    sbit  DR2_USART6_DR_bit at USART6_DR.B2;
    sbit  DR3_USART6_DR_bit at USART6_DR.B3;
    sbit  DR4_USART6_DR_bit at USART6_DR.B4;
    sbit  DR5_USART6_DR_bit at USART6_DR.B5;
    sbit  DR6_USART6_DR_bit at USART6_DR.B6;
    sbit  DR7_USART6_DR_bit at USART6_DR.B7;
    sbit  DR8_USART6_DR_bit at USART6_DR.B8;

sfr unsigned long   volatile USART6_BRR           absolute 0x40011408;
    sbit  DIV_Mantissa0_USART6_BRR_bit at USART6_BRR.B4;
    sbit  DIV_Mantissa1_USART6_BRR_bit at USART6_BRR.B5;
    sbit  DIV_Mantissa2_USART6_BRR_bit at USART6_BRR.B6;
    sbit  DIV_Mantissa3_USART6_BRR_bit at USART6_BRR.B7;
    sbit  DIV_Mantissa4_USART6_BRR_bit at USART6_BRR.B8;
    sbit  DIV_Mantissa5_USART6_BRR_bit at USART6_BRR.B9;
    sbit  DIV_Mantissa6_USART6_BRR_bit at USART6_BRR.B10;
    sbit  DIV_Mantissa7_USART6_BRR_bit at USART6_BRR.B11;
    sbit  DIV_Mantissa8_USART6_BRR_bit at USART6_BRR.B12;
    sbit  DIV_Mantissa9_USART6_BRR_bit at USART6_BRR.B13;
    sbit  DIV_Mantissa10_USART6_BRR_bit at USART6_BRR.B14;
    sbit  DIV_Mantissa11_USART6_BRR_bit at USART6_BRR.B15;
    sbit  DIV_Fraction0_USART6_BRR_bit at USART6_BRR.B0;
    sbit  DIV_Fraction1_USART6_BRR_bit at USART6_BRR.B1;
    sbit  DIV_Fraction2_USART6_BRR_bit at USART6_BRR.B2;
    sbit  DIV_Fraction3_USART6_BRR_bit at USART6_BRR.B3;

sfr unsigned long   volatile USART6_CR1           absolute 0x4001140C;
    sbit  OVER8_USART6_CR1_bit at USART6_CR1.B15;
    sbit  UE_USART6_CR1_bit at USART6_CR1.B13;
    sbit  M_USART6_CR1_bit at USART6_CR1.B12;
    sbit  WAKE_USART6_CR1_bit at USART6_CR1.B11;
    sbit  PCE_USART6_CR1_bit at USART6_CR1.B10;
    sbit  PS_USART6_CR1_bit at USART6_CR1.B9;
    sbit  PEIE_USART6_CR1_bit at USART6_CR1.B8;
    sbit  TXEIE_USART6_CR1_bit at USART6_CR1.B7;
    sbit  TCIE_USART6_CR1_bit at USART6_CR1.B6;
    sbit  RXNEIE_USART6_CR1_bit at USART6_CR1.B5;
    sbit  IDLEIE_USART6_CR1_bit at USART6_CR1.B4;
    sbit  TE_USART6_CR1_bit at USART6_CR1.B3;
    sbit  RE_USART6_CR1_bit at USART6_CR1.B2;
    sbit  RWU_USART6_CR1_bit at USART6_CR1.B1;
    sbit  SBK_USART6_CR1_bit at USART6_CR1.B0;

sfr unsigned long   volatile USART6_CR2           absolute 0x40011410;
    sbit  LINEN_USART6_CR2_bit at USART6_CR2.B14;
    sbit  STOP0_USART6_CR2_bit at USART6_CR2.B12;
    sbit  STOP1_USART6_CR2_bit at USART6_CR2.B13;
    sbit  CLKEN_USART6_CR2_bit at USART6_CR2.B11;
    sbit  CPOL_USART6_CR2_bit at USART6_CR2.B10;
    sbit  CPHA_USART6_CR2_bit at USART6_CR2.B9;
    sbit  LBCL_USART6_CR2_bit at USART6_CR2.B8;
    sbit  LBDIE_USART6_CR2_bit at USART6_CR2.B6;
    sbit  LBDL_USART6_CR2_bit at USART6_CR2.B5;
    sbit  ADD0_USART6_CR2_bit at USART6_CR2.B0;
    sbit  ADD1_USART6_CR2_bit at USART6_CR2.B1;
    sbit  ADD2_USART6_CR2_bit at USART6_CR2.B2;
    sbit  ADD3_USART6_CR2_bit at USART6_CR2.B3;

sfr unsigned long   volatile USART6_CR3           absolute 0x40011414;
    sbit  ONEBIT_USART6_CR3_bit at USART6_CR3.B11;
    sbit  CTSIE_USART6_CR3_bit at USART6_CR3.B10;
    sbit  CTSE_USART6_CR3_bit at USART6_CR3.B9;
    sbit  RTSE_USART6_CR3_bit at USART6_CR3.B8;
    sbit  DMAT_USART6_CR3_bit at USART6_CR3.B7;
    sbit  DMAR_USART6_CR3_bit at USART6_CR3.B6;
    sbit  SCEN_USART6_CR3_bit at USART6_CR3.B5;
    sbit  NACK_USART6_CR3_bit at USART6_CR3.B4;
    sbit  HDSEL_USART6_CR3_bit at USART6_CR3.B3;
    sbit  IRLP_USART6_CR3_bit at USART6_CR3.B2;
    sbit  IREN_USART6_CR3_bit at USART6_CR3.B1;
    sbit  EIE_USART6_CR3_bit at USART6_CR3.B0;

sfr unsigned long   volatile USART6_GTPR          absolute 0x40011418;
    sbit  GT0_USART6_GTPR_bit at USART6_GTPR.B8;
    sbit  GT1_USART6_GTPR_bit at USART6_GTPR.B9;
    sbit  GT2_USART6_GTPR_bit at USART6_GTPR.B10;
    sbit  GT3_USART6_GTPR_bit at USART6_GTPR.B11;
    sbit  GT4_USART6_GTPR_bit at USART6_GTPR.B12;
    sbit  GT5_USART6_GTPR_bit at USART6_GTPR.B13;
    sbit  GT6_USART6_GTPR_bit at USART6_GTPR.B14;
    sbit  GT7_USART6_GTPR_bit at USART6_GTPR.B15;
    sbit  PSC0_USART6_GTPR_bit at USART6_GTPR.B0;
    sbit  PSC1_USART6_GTPR_bit at USART6_GTPR.B1;
    sbit  PSC2_USART6_GTPR_bit at USART6_GTPR.B2;
    sbit  PSC3_USART6_GTPR_bit at USART6_GTPR.B3;
    sbit  PSC4_USART6_GTPR_bit at USART6_GTPR.B4;
    sbit  PSC5_USART6_GTPR_bit at USART6_GTPR.B5;
    sbit  PSC6_USART6_GTPR_bit at USART6_GTPR.B6;
    sbit  PSC7_USART6_GTPR_bit at USART6_GTPR.B7;

sfr unsigned long   volatile USART3_SR            absolute 0x40004800;
    sbit  CTS_USART3_SR_bit at USART3_SR.B9;
    sbit  LBD_USART3_SR_bit at USART3_SR.B8;
    sbit  TXE_USART3_SR_bit at USART3_SR.B7;
    sbit  TC_USART3_SR_bit at USART3_SR.B6;
    sbit  RXNE_USART3_SR_bit at USART3_SR.B5;
    sbit  IDLE_USART3_SR_bit at USART3_SR.B4;
    sbit  ORE_USART3_SR_bit at USART3_SR.B3;
    sbit  NF_USART3_SR_bit at USART3_SR.B2;
    sbit  FE_USART3_SR_bit at USART3_SR.B1;
    sbit  PE_USART3_SR_bit at USART3_SR.B0;

sfr unsigned long   volatile USART3_DR            absolute 0x40004804;
    sbit  DR0_USART3_DR_bit at USART3_DR.B0;
    sbit  DR1_USART3_DR_bit at USART3_DR.B1;
    sbit  DR2_USART3_DR_bit at USART3_DR.B2;
    sbit  DR3_USART3_DR_bit at USART3_DR.B3;
    sbit  DR4_USART3_DR_bit at USART3_DR.B4;
    sbit  DR5_USART3_DR_bit at USART3_DR.B5;
    sbit  DR6_USART3_DR_bit at USART3_DR.B6;
    sbit  DR7_USART3_DR_bit at USART3_DR.B7;
    sbit  DR8_USART3_DR_bit at USART3_DR.B8;

sfr unsigned long   volatile USART3_BRR           absolute 0x40004808;
    sbit  DIV_Mantissa0_USART3_BRR_bit at USART3_BRR.B4;
    sbit  DIV_Mantissa1_USART3_BRR_bit at USART3_BRR.B5;
    sbit  DIV_Mantissa2_USART3_BRR_bit at USART3_BRR.B6;
    sbit  DIV_Mantissa3_USART3_BRR_bit at USART3_BRR.B7;
    sbit  DIV_Mantissa4_USART3_BRR_bit at USART3_BRR.B8;
    sbit  DIV_Mantissa5_USART3_BRR_bit at USART3_BRR.B9;
    sbit  DIV_Mantissa6_USART3_BRR_bit at USART3_BRR.B10;
    sbit  DIV_Mantissa7_USART3_BRR_bit at USART3_BRR.B11;
    sbit  DIV_Mantissa8_USART3_BRR_bit at USART3_BRR.B12;
    sbit  DIV_Mantissa9_USART3_BRR_bit at USART3_BRR.B13;
    sbit  DIV_Mantissa10_USART3_BRR_bit at USART3_BRR.B14;
    sbit  DIV_Mantissa11_USART3_BRR_bit at USART3_BRR.B15;
    sbit  DIV_Fraction0_USART3_BRR_bit at USART3_BRR.B0;
    sbit  DIV_Fraction1_USART3_BRR_bit at USART3_BRR.B1;
    sbit  DIV_Fraction2_USART3_BRR_bit at USART3_BRR.B2;
    sbit  DIV_Fraction3_USART3_BRR_bit at USART3_BRR.B3;

sfr unsigned long   volatile USART3_CR1           absolute 0x4000480C;
    sbit  OVER8_USART3_CR1_bit at USART3_CR1.B15;
    sbit  UE_USART3_CR1_bit at USART3_CR1.B13;
    sbit  M_USART3_CR1_bit at USART3_CR1.B12;
    sbit  WAKE_USART3_CR1_bit at USART3_CR1.B11;
    sbit  PCE_USART3_CR1_bit at USART3_CR1.B10;
    sbit  PS_USART3_CR1_bit at USART3_CR1.B9;
    sbit  PEIE_USART3_CR1_bit at USART3_CR1.B8;
    sbit  TXEIE_USART3_CR1_bit at USART3_CR1.B7;
    sbit  TCIE_USART3_CR1_bit at USART3_CR1.B6;
    sbit  RXNEIE_USART3_CR1_bit at USART3_CR1.B5;
    sbit  IDLEIE_USART3_CR1_bit at USART3_CR1.B4;
    sbit  TE_USART3_CR1_bit at USART3_CR1.B3;
    sbit  RE_USART3_CR1_bit at USART3_CR1.B2;
    sbit  RWU_USART3_CR1_bit at USART3_CR1.B1;
    sbit  SBK_USART3_CR1_bit at USART3_CR1.B0;

sfr unsigned long   volatile USART3_CR2           absolute 0x40004810;
    sbit  LINEN_USART3_CR2_bit at USART3_CR2.B14;
    sbit  STOP0_USART3_CR2_bit at USART3_CR2.B12;
    sbit  STOP1_USART3_CR2_bit at USART3_CR2.B13;
    sbit  CLKEN_USART3_CR2_bit at USART3_CR2.B11;
    sbit  CPOL_USART3_CR2_bit at USART3_CR2.B10;
    sbit  CPHA_USART3_CR2_bit at USART3_CR2.B9;
    sbit  LBCL_USART3_CR2_bit at USART3_CR2.B8;
    sbit  LBDIE_USART3_CR2_bit at USART3_CR2.B6;
    sbit  LBDL_USART3_CR2_bit at USART3_CR2.B5;
    sbit  ADD0_USART3_CR2_bit at USART3_CR2.B0;
    sbit  ADD1_USART3_CR2_bit at USART3_CR2.B1;
    sbit  ADD2_USART3_CR2_bit at USART3_CR2.B2;
    sbit  ADD3_USART3_CR2_bit at USART3_CR2.B3;

sfr unsigned long   volatile USART3_CR3           absolute 0x40004814;
    sbit  ONEBIT_USART3_CR3_bit at USART3_CR3.B11;
    sbit  CTSIE_USART3_CR3_bit at USART3_CR3.B10;
    sbit  CTSE_USART3_CR3_bit at USART3_CR3.B9;
    sbit  RTSE_USART3_CR3_bit at USART3_CR3.B8;
    sbit  DMAT_USART3_CR3_bit at USART3_CR3.B7;
    sbit  DMAR_USART3_CR3_bit at USART3_CR3.B6;
    sbit  SCEN_USART3_CR3_bit at USART3_CR3.B5;
    sbit  NACK_USART3_CR3_bit at USART3_CR3.B4;
    sbit  HDSEL_USART3_CR3_bit at USART3_CR3.B3;
    sbit  IRLP_USART3_CR3_bit at USART3_CR3.B2;
    sbit  IREN_USART3_CR3_bit at USART3_CR3.B1;
    sbit  EIE_USART3_CR3_bit at USART3_CR3.B0;

sfr unsigned long   volatile USART3_GTPR          absolute 0x40004818;
    sbit  GT0_USART3_GTPR_bit at USART3_GTPR.B8;
    sbit  GT1_USART3_GTPR_bit at USART3_GTPR.B9;
    sbit  GT2_USART3_GTPR_bit at USART3_GTPR.B10;
    sbit  GT3_USART3_GTPR_bit at USART3_GTPR.B11;
    sbit  GT4_USART3_GTPR_bit at USART3_GTPR.B12;
    sbit  GT5_USART3_GTPR_bit at USART3_GTPR.B13;
    sbit  GT6_USART3_GTPR_bit at USART3_GTPR.B14;
    sbit  GT7_USART3_GTPR_bit at USART3_GTPR.B15;
    sbit  PSC0_USART3_GTPR_bit at USART3_GTPR.B0;
    sbit  PSC1_USART3_GTPR_bit at USART3_GTPR.B1;
    sbit  PSC2_USART3_GTPR_bit at USART3_GTPR.B2;
    sbit  PSC3_USART3_GTPR_bit at USART3_GTPR.B3;
    sbit  PSC4_USART3_GTPR_bit at USART3_GTPR.B4;
    sbit  PSC5_USART3_GTPR_bit at USART3_GTPR.B5;
    sbit  PSC6_USART3_GTPR_bit at USART3_GTPR.B6;
    sbit  PSC7_USART3_GTPR_bit at USART3_GTPR.B7;

sfr unsigned long   volatile UART4_SR             absolute 0x40004C00;
    sbit  CTS_UART4_SR_bit at UART4_SR.B9;
    sbit  LBD_UART4_SR_bit at UART4_SR.B8;
    sbit  TXE_UART4_SR_bit at UART4_SR.B7;
    sbit  TC_UART4_SR_bit at UART4_SR.B6;
    sbit  RXNE_UART4_SR_bit at UART4_SR.B5;
    sbit  IDLE_UART4_SR_bit at UART4_SR.B4;
    sbit  ORE_UART4_SR_bit at UART4_SR.B3;
    sbit  NF_UART4_SR_bit at UART4_SR.B2;
    sbit  FE_UART4_SR_bit at UART4_SR.B1;
    sbit  PE_UART4_SR_bit at UART4_SR.B0;

sfr unsigned long   volatile UART4_DR             absolute 0x40004C04;
    sbit  DR0_UART4_DR_bit at UART4_DR.B0;
    sbit  DR1_UART4_DR_bit at UART4_DR.B1;
    sbit  DR2_UART4_DR_bit at UART4_DR.B2;
    sbit  DR3_UART4_DR_bit at UART4_DR.B3;
    sbit  DR4_UART4_DR_bit at UART4_DR.B4;
    sbit  DR5_UART4_DR_bit at UART4_DR.B5;
    sbit  DR6_UART4_DR_bit at UART4_DR.B6;
    sbit  DR7_UART4_DR_bit at UART4_DR.B7;
    sbit  DR8_UART4_DR_bit at UART4_DR.B8;

sfr unsigned long   volatile UART4_BRR            absolute 0x40004C08;
    sbit  DIV_Mantissa0_UART4_BRR_bit at UART4_BRR.B4;
    sbit  DIV_Mantissa1_UART4_BRR_bit at UART4_BRR.B5;
    sbit  DIV_Mantissa2_UART4_BRR_bit at UART4_BRR.B6;
    sbit  DIV_Mantissa3_UART4_BRR_bit at UART4_BRR.B7;
    sbit  DIV_Mantissa4_UART4_BRR_bit at UART4_BRR.B8;
    sbit  DIV_Mantissa5_UART4_BRR_bit at UART4_BRR.B9;
    sbit  DIV_Mantissa6_UART4_BRR_bit at UART4_BRR.B10;
    sbit  DIV_Mantissa7_UART4_BRR_bit at UART4_BRR.B11;
    sbit  DIV_Mantissa8_UART4_BRR_bit at UART4_BRR.B12;
    sbit  DIV_Mantissa9_UART4_BRR_bit at UART4_BRR.B13;
    sbit  DIV_Mantissa10_UART4_BRR_bit at UART4_BRR.B14;
    sbit  DIV_Mantissa11_UART4_BRR_bit at UART4_BRR.B15;
    sbit  DIV_Fraction0_UART4_BRR_bit at UART4_BRR.B0;
    sbit  DIV_Fraction1_UART4_BRR_bit at UART4_BRR.B1;
    sbit  DIV_Fraction2_UART4_BRR_bit at UART4_BRR.B2;
    sbit  DIV_Fraction3_UART4_BRR_bit at UART4_BRR.B3;

sfr unsigned long   volatile UART4_CR1            absolute 0x40004C0C;
    sbit  OVER8_UART4_CR1_bit at UART4_CR1.B15;
    sbit  UE_UART4_CR1_bit at UART4_CR1.B13;
    sbit  M_UART4_CR1_bit at UART4_CR1.B12;
    sbit  WAKE_UART4_CR1_bit at UART4_CR1.B11;
    sbit  PCE_UART4_CR1_bit at UART4_CR1.B10;
    sbit  PS_UART4_CR1_bit at UART4_CR1.B9;
    sbit  PEIE_UART4_CR1_bit at UART4_CR1.B8;
    sbit  TXEIE_UART4_CR1_bit at UART4_CR1.B7;
    sbit  TCIE_UART4_CR1_bit at UART4_CR1.B6;
    sbit  RXNEIE_UART4_CR1_bit at UART4_CR1.B5;
    sbit  IDLEIE_UART4_CR1_bit at UART4_CR1.B4;
    sbit  TE_UART4_CR1_bit at UART4_CR1.B3;
    sbit  RE_UART4_CR1_bit at UART4_CR1.B2;
    sbit  RWU_UART4_CR1_bit at UART4_CR1.B1;
    sbit  SBK_UART4_CR1_bit at UART4_CR1.B0;

sfr unsigned long   volatile UART4_CR2            absolute 0x40004C10;
    sbit  LINEN_UART4_CR2_bit at UART4_CR2.B14;
    sbit  STOP0_UART4_CR2_bit at UART4_CR2.B12;
    sbit  STOP1_UART4_CR2_bit at UART4_CR2.B13;
    sbit  CLKEN_UART4_CR2_bit at UART4_CR2.B11;
    sbit  CPOL_UART4_CR2_bit at UART4_CR2.B10;
    sbit  CPHA_UART4_CR2_bit at UART4_CR2.B9;
    sbit  LBCL_UART4_CR2_bit at UART4_CR2.B8;
    sbit  LBDIE_UART4_CR2_bit at UART4_CR2.B6;
    sbit  LBDL_UART4_CR2_bit at UART4_CR2.B5;
    sbit  ADD0_UART4_CR2_bit at UART4_CR2.B0;
    sbit  ADD1_UART4_CR2_bit at UART4_CR2.B1;
    sbit  ADD2_UART4_CR2_bit at UART4_CR2.B2;
    sbit  ADD3_UART4_CR2_bit at UART4_CR2.B3;

sfr unsigned long   volatile UART4_CR3            absolute 0x40004C14;
    sbit  ONEBIT_UART4_CR3_bit at UART4_CR3.B11;
    sbit  CTSIE_UART4_CR3_bit at UART4_CR3.B10;
    sbit  CTSE_UART4_CR3_bit at UART4_CR3.B9;
    sbit  RTSE_UART4_CR3_bit at UART4_CR3.B8;
    sbit  DMAT_UART4_CR3_bit at UART4_CR3.B7;
    sbit  DMAR_UART4_CR3_bit at UART4_CR3.B6;
    sbit  SCEN_UART4_CR3_bit at UART4_CR3.B5;
    sbit  NACK_UART4_CR3_bit at UART4_CR3.B4;
    sbit  HDSEL_UART4_CR3_bit at UART4_CR3.B3;
    sbit  IRLP_UART4_CR3_bit at UART4_CR3.B2;
    sbit  IREN_UART4_CR3_bit at UART4_CR3.B1;
    sbit  EIE_UART4_CR3_bit at UART4_CR3.B0;

sfr unsigned long   volatile UART4_GTPR           absolute 0x40004C18;
    sbit  GT0_UART4_GTPR_bit at UART4_GTPR.B8;
    sbit  GT1_UART4_GTPR_bit at UART4_GTPR.B9;
    sbit  GT2_UART4_GTPR_bit at UART4_GTPR.B10;
    sbit  GT3_UART4_GTPR_bit at UART4_GTPR.B11;
    sbit  GT4_UART4_GTPR_bit at UART4_GTPR.B12;
    sbit  GT5_UART4_GTPR_bit at UART4_GTPR.B13;
    sbit  GT6_UART4_GTPR_bit at UART4_GTPR.B14;
    sbit  GT7_UART4_GTPR_bit at UART4_GTPR.B15;
    sbit  PSC0_UART4_GTPR_bit at UART4_GTPR.B0;
    sbit  PSC1_UART4_GTPR_bit at UART4_GTPR.B1;
    sbit  PSC2_UART4_GTPR_bit at UART4_GTPR.B2;
    sbit  PSC3_UART4_GTPR_bit at UART4_GTPR.B3;
    sbit  PSC4_UART4_GTPR_bit at UART4_GTPR.B4;
    sbit  PSC5_UART4_GTPR_bit at UART4_GTPR.B5;
    sbit  PSC6_UART4_GTPR_bit at UART4_GTPR.B6;
    sbit  PSC7_UART4_GTPR_bit at UART4_GTPR.B7;

sfr unsigned long   volatile UART5_SR             absolute 0x40005000;
    sbit  CTS_UART5_SR_bit at UART5_SR.B9;
    sbit  LBD_UART5_SR_bit at UART5_SR.B8;
    sbit  TXE_UART5_SR_bit at UART5_SR.B7;
    sbit  TC_UART5_SR_bit at UART5_SR.B6;
    sbit  RXNE_UART5_SR_bit at UART5_SR.B5;
    sbit  IDLE_UART5_SR_bit at UART5_SR.B4;
    sbit  ORE_UART5_SR_bit at UART5_SR.B3;
    sbit  NF_UART5_SR_bit at UART5_SR.B2;
    sbit  FE_UART5_SR_bit at UART5_SR.B1;
    sbit  PE_UART5_SR_bit at UART5_SR.B0;

sfr unsigned long   volatile UART5_DR             absolute 0x40005004;
    sbit  DR0_UART5_DR_bit at UART5_DR.B0;
    sbit  DR1_UART5_DR_bit at UART5_DR.B1;
    sbit  DR2_UART5_DR_bit at UART5_DR.B2;
    sbit  DR3_UART5_DR_bit at UART5_DR.B3;
    sbit  DR4_UART5_DR_bit at UART5_DR.B4;
    sbit  DR5_UART5_DR_bit at UART5_DR.B5;
    sbit  DR6_UART5_DR_bit at UART5_DR.B6;
    sbit  DR7_UART5_DR_bit at UART5_DR.B7;
    sbit  DR8_UART5_DR_bit at UART5_DR.B8;

sfr unsigned long   volatile UART5_BRR            absolute 0x40005008;
    sbit  DIV_Mantissa0_UART5_BRR_bit at UART5_BRR.B4;
    sbit  DIV_Mantissa1_UART5_BRR_bit at UART5_BRR.B5;
    sbit  DIV_Mantissa2_UART5_BRR_bit at UART5_BRR.B6;
    sbit  DIV_Mantissa3_UART5_BRR_bit at UART5_BRR.B7;
    sbit  DIV_Mantissa4_UART5_BRR_bit at UART5_BRR.B8;
    sbit  DIV_Mantissa5_UART5_BRR_bit at UART5_BRR.B9;
    sbit  DIV_Mantissa6_UART5_BRR_bit at UART5_BRR.B10;
    sbit  DIV_Mantissa7_UART5_BRR_bit at UART5_BRR.B11;
    sbit  DIV_Mantissa8_UART5_BRR_bit at UART5_BRR.B12;
    sbit  DIV_Mantissa9_UART5_BRR_bit at UART5_BRR.B13;
    sbit  DIV_Mantissa10_UART5_BRR_bit at UART5_BRR.B14;
    sbit  DIV_Mantissa11_UART5_BRR_bit at UART5_BRR.B15;
    sbit  DIV_Fraction0_UART5_BRR_bit at UART5_BRR.B0;
    sbit  DIV_Fraction1_UART5_BRR_bit at UART5_BRR.B1;
    sbit  DIV_Fraction2_UART5_BRR_bit at UART5_BRR.B2;
    sbit  DIV_Fraction3_UART5_BRR_bit at UART5_BRR.B3;

sfr unsigned long   volatile UART5_CR1            absolute 0x4000500C;
    sbit  OVER8_UART5_CR1_bit at UART5_CR1.B15;
    sbit  UE_UART5_CR1_bit at UART5_CR1.B13;
    sbit  M_UART5_CR1_bit at UART5_CR1.B12;
    sbit  WAKE_UART5_CR1_bit at UART5_CR1.B11;
    sbit  PCE_UART5_CR1_bit at UART5_CR1.B10;
    sbit  PS_UART5_CR1_bit at UART5_CR1.B9;
    sbit  PEIE_UART5_CR1_bit at UART5_CR1.B8;
    sbit  TXEIE_UART5_CR1_bit at UART5_CR1.B7;
    sbit  TCIE_UART5_CR1_bit at UART5_CR1.B6;
    sbit  RXNEIE_UART5_CR1_bit at UART5_CR1.B5;
    sbit  IDLEIE_UART5_CR1_bit at UART5_CR1.B4;
    sbit  TE_UART5_CR1_bit at UART5_CR1.B3;
    sbit  RE_UART5_CR1_bit at UART5_CR1.B2;
    sbit  RWU_UART5_CR1_bit at UART5_CR1.B1;
    sbit  SBK_UART5_CR1_bit at UART5_CR1.B0;

sfr unsigned long   volatile UART5_CR2            absolute 0x40005010;
    sbit  LINEN_UART5_CR2_bit at UART5_CR2.B14;
    sbit  STOP0_UART5_CR2_bit at UART5_CR2.B12;
    sbit  STOP1_UART5_CR2_bit at UART5_CR2.B13;
    sbit  CLKEN_UART5_CR2_bit at UART5_CR2.B11;
    sbit  CPOL_UART5_CR2_bit at UART5_CR2.B10;
    sbit  CPHA_UART5_CR2_bit at UART5_CR2.B9;
    sbit  LBCL_UART5_CR2_bit at UART5_CR2.B8;
    sbit  LBDIE_UART5_CR2_bit at UART5_CR2.B6;
    sbit  LBDL_UART5_CR2_bit at UART5_CR2.B5;
    sbit  ADD0_UART5_CR2_bit at UART5_CR2.B0;
    sbit  ADD1_UART5_CR2_bit at UART5_CR2.B1;
    sbit  ADD2_UART5_CR2_bit at UART5_CR2.B2;
    sbit  ADD3_UART5_CR2_bit at UART5_CR2.B3;

sfr unsigned long   volatile UART5_CR3            absolute 0x40005014;
    sbit  ONEBIT_UART5_CR3_bit at UART5_CR3.B11;
    sbit  CTSIE_UART5_CR3_bit at UART5_CR3.B10;
    sbit  CTSE_UART5_CR3_bit at UART5_CR3.B9;
    sbit  RTSE_UART5_CR3_bit at UART5_CR3.B8;
    sbit  DMAT_UART5_CR3_bit at UART5_CR3.B7;
    sbit  DMAR_UART5_CR3_bit at UART5_CR3.B6;
    sbit  SCEN_UART5_CR3_bit at UART5_CR3.B5;
    sbit  NACK_UART5_CR3_bit at UART5_CR3.B4;
    sbit  HDSEL_UART5_CR3_bit at UART5_CR3.B3;
    sbit  IRLP_UART5_CR3_bit at UART5_CR3.B2;
    sbit  IREN_UART5_CR3_bit at UART5_CR3.B1;
    sbit  EIE_UART5_CR3_bit at UART5_CR3.B0;

sfr unsigned long   volatile UART5_GTPR           absolute 0x40005018;
    sbit  GT0_UART5_GTPR_bit at UART5_GTPR.B8;
    sbit  GT1_UART5_GTPR_bit at UART5_GTPR.B9;
    sbit  GT2_UART5_GTPR_bit at UART5_GTPR.B10;
    sbit  GT3_UART5_GTPR_bit at UART5_GTPR.B11;
    sbit  GT4_UART5_GTPR_bit at UART5_GTPR.B12;
    sbit  GT5_UART5_GTPR_bit at UART5_GTPR.B13;
    sbit  GT6_UART5_GTPR_bit at UART5_GTPR.B14;
    sbit  GT7_UART5_GTPR_bit at UART5_GTPR.B15;
    sbit  PSC0_UART5_GTPR_bit at UART5_GTPR.B0;
    sbit  PSC1_UART5_GTPR_bit at UART5_GTPR.B1;
    sbit  PSC2_UART5_GTPR_bit at UART5_GTPR.B2;
    sbit  PSC3_UART5_GTPR_bit at UART5_GTPR.B3;
    sbit  PSC4_UART5_GTPR_bit at UART5_GTPR.B4;
    sbit  PSC5_UART5_GTPR_bit at UART5_GTPR.B5;
    sbit  PSC6_UART5_GTPR_bit at UART5_GTPR.B6;
    sbit  PSC7_UART5_GTPR_bit at UART5_GTPR.B7;

sfr unsigned long   volatile UART7_SR             absolute 0x40007800;
    sbit  CTS_UART7_SR_bit at UART7_SR.B9;
    sbit  LBD_UART7_SR_bit at UART7_SR.B8;
    sbit  TXE_UART7_SR_bit at UART7_SR.B7;
    sbit  TC_UART7_SR_bit at UART7_SR.B6;
    sbit  RXNE_UART7_SR_bit at UART7_SR.B5;
    sbit  IDLE_UART7_SR_bit at UART7_SR.B4;
    sbit  ORE_UART7_SR_bit at UART7_SR.B3;
    sbit  NF_UART7_SR_bit at UART7_SR.B2;
    sbit  FE_UART7_SR_bit at UART7_SR.B1;
    sbit  PE_UART7_SR_bit at UART7_SR.B0;

sfr unsigned long   volatile UART7_DR             absolute 0x40007804;
    sbit  DR0_UART7_DR_bit at UART7_DR.B0;
    sbit  DR1_UART7_DR_bit at UART7_DR.B1;
    sbit  DR2_UART7_DR_bit at UART7_DR.B2;
    sbit  DR3_UART7_DR_bit at UART7_DR.B3;
    sbit  DR4_UART7_DR_bit at UART7_DR.B4;
    sbit  DR5_UART7_DR_bit at UART7_DR.B5;
    sbit  DR6_UART7_DR_bit at UART7_DR.B6;
    sbit  DR7_UART7_DR_bit at UART7_DR.B7;
    sbit  DR8_UART7_DR_bit at UART7_DR.B8;

sfr unsigned long   volatile UART7_BRR            absolute 0x40007808;
    sbit  DIV_Mantissa0_UART7_BRR_bit at UART7_BRR.B4;
    sbit  DIV_Mantissa1_UART7_BRR_bit at UART7_BRR.B5;
    sbit  DIV_Mantissa2_UART7_BRR_bit at UART7_BRR.B6;
    sbit  DIV_Mantissa3_UART7_BRR_bit at UART7_BRR.B7;
    sbit  DIV_Mantissa4_UART7_BRR_bit at UART7_BRR.B8;
    sbit  DIV_Mantissa5_UART7_BRR_bit at UART7_BRR.B9;
    sbit  DIV_Mantissa6_UART7_BRR_bit at UART7_BRR.B10;
    sbit  DIV_Mantissa7_UART7_BRR_bit at UART7_BRR.B11;
    sbit  DIV_Mantissa8_UART7_BRR_bit at UART7_BRR.B12;
    sbit  DIV_Mantissa9_UART7_BRR_bit at UART7_BRR.B13;
    sbit  DIV_Mantissa10_UART7_BRR_bit at UART7_BRR.B14;
    sbit  DIV_Mantissa11_UART7_BRR_bit at UART7_BRR.B15;
    sbit  DIV_Fraction0_UART7_BRR_bit at UART7_BRR.B0;
    sbit  DIV_Fraction1_UART7_BRR_bit at UART7_BRR.B1;
    sbit  DIV_Fraction2_UART7_BRR_bit at UART7_BRR.B2;
    sbit  DIV_Fraction3_UART7_BRR_bit at UART7_BRR.B3;

sfr unsigned long   volatile UART7_CR1            absolute 0x4000780C;
    sbit  OVER8_UART7_CR1_bit at UART7_CR1.B15;
    sbit  UE_UART7_CR1_bit at UART7_CR1.B13;
    sbit  M_UART7_CR1_bit at UART7_CR1.B12;
    sbit  WAKE_UART7_CR1_bit at UART7_CR1.B11;
    sbit  PCE_UART7_CR1_bit at UART7_CR1.B10;
    sbit  PS_UART7_CR1_bit at UART7_CR1.B9;
    sbit  PEIE_UART7_CR1_bit at UART7_CR1.B8;
    sbit  TXEIE_UART7_CR1_bit at UART7_CR1.B7;
    sbit  TCIE_UART7_CR1_bit at UART7_CR1.B6;
    sbit  RXNEIE_UART7_CR1_bit at UART7_CR1.B5;
    sbit  IDLEIE_UART7_CR1_bit at UART7_CR1.B4;
    sbit  TE_UART7_CR1_bit at UART7_CR1.B3;
    sbit  RE_UART7_CR1_bit at UART7_CR1.B2;
    sbit  RWU_UART7_CR1_bit at UART7_CR1.B1;
    sbit  SBK_UART7_CR1_bit at UART7_CR1.B0;

sfr unsigned long   volatile UART7_CR2            absolute 0x40007810;
    sbit  LINEN_UART7_CR2_bit at UART7_CR2.B14;
    sbit  STOP0_UART7_CR2_bit at UART7_CR2.B12;
    sbit  STOP1_UART7_CR2_bit at UART7_CR2.B13;
    sbit  CLKEN_UART7_CR2_bit at UART7_CR2.B11;
    sbit  CPOL_UART7_CR2_bit at UART7_CR2.B10;
    sbit  CPHA_UART7_CR2_bit at UART7_CR2.B9;
    sbit  LBCL_UART7_CR2_bit at UART7_CR2.B8;
    sbit  LBDIE_UART7_CR2_bit at UART7_CR2.B6;
    sbit  LBDL_UART7_CR2_bit at UART7_CR2.B5;
    sbit  ADD0_UART7_CR2_bit at UART7_CR2.B0;
    sbit  ADD1_UART7_CR2_bit at UART7_CR2.B1;
    sbit  ADD2_UART7_CR2_bit at UART7_CR2.B2;
    sbit  ADD3_UART7_CR2_bit at UART7_CR2.B3;

sfr unsigned long   volatile UART7_CR3            absolute 0x40007814;
    sbit  ONEBIT_UART7_CR3_bit at UART7_CR3.B11;
    sbit  CTSIE_UART7_CR3_bit at UART7_CR3.B10;
    sbit  CTSE_UART7_CR3_bit at UART7_CR3.B9;
    sbit  RTSE_UART7_CR3_bit at UART7_CR3.B8;
    sbit  DMAT_UART7_CR3_bit at UART7_CR3.B7;
    sbit  DMAR_UART7_CR3_bit at UART7_CR3.B6;
    sbit  SCEN_UART7_CR3_bit at UART7_CR3.B5;
    sbit  NACK_UART7_CR3_bit at UART7_CR3.B4;
    sbit  HDSEL_UART7_CR3_bit at UART7_CR3.B3;
    sbit  IRLP_UART7_CR3_bit at UART7_CR3.B2;
    sbit  IREN_UART7_CR3_bit at UART7_CR3.B1;
    sbit  EIE_UART7_CR3_bit at UART7_CR3.B0;

sfr unsigned long   volatile UART7_GTPR           absolute 0x40007818;
    sbit  GT0_UART7_GTPR_bit at UART7_GTPR.B8;
    sbit  GT1_UART7_GTPR_bit at UART7_GTPR.B9;
    sbit  GT2_UART7_GTPR_bit at UART7_GTPR.B10;
    sbit  GT3_UART7_GTPR_bit at UART7_GTPR.B11;
    sbit  GT4_UART7_GTPR_bit at UART7_GTPR.B12;
    sbit  GT5_UART7_GTPR_bit at UART7_GTPR.B13;
    sbit  GT6_UART7_GTPR_bit at UART7_GTPR.B14;
    sbit  GT7_UART7_GTPR_bit at UART7_GTPR.B15;
    sbit  PSC0_UART7_GTPR_bit at UART7_GTPR.B0;
    sbit  PSC1_UART7_GTPR_bit at UART7_GTPR.B1;
    sbit  PSC2_UART7_GTPR_bit at UART7_GTPR.B2;
    sbit  PSC3_UART7_GTPR_bit at UART7_GTPR.B3;
    sbit  PSC4_UART7_GTPR_bit at UART7_GTPR.B4;
    sbit  PSC5_UART7_GTPR_bit at UART7_GTPR.B5;
    sbit  PSC6_UART7_GTPR_bit at UART7_GTPR.B6;
    sbit  PSC7_UART7_GTPR_bit at UART7_GTPR.B7;

sfr unsigned long   volatile UART8_SR             absolute 0x40007C00;
    sbit  CTS_UART8_SR_bit at UART8_SR.B9;
    sbit  LBD_UART8_SR_bit at UART8_SR.B8;
    sbit  TXE_UART8_SR_bit at UART8_SR.B7;
    sbit  TC_UART8_SR_bit at UART8_SR.B6;
    sbit  RXNE_UART8_SR_bit at UART8_SR.B5;
    sbit  IDLE_UART8_SR_bit at UART8_SR.B4;
    sbit  ORE_UART8_SR_bit at UART8_SR.B3;
    sbit  NF_UART8_SR_bit at UART8_SR.B2;
    sbit  FE_UART8_SR_bit at UART8_SR.B1;
    sbit  PE_UART8_SR_bit at UART8_SR.B0;

sfr unsigned long   volatile UART8_DR             absolute 0x40007C04;
    sbit  DR0_UART8_DR_bit at UART8_DR.B0;
    sbit  DR1_UART8_DR_bit at UART8_DR.B1;
    sbit  DR2_UART8_DR_bit at UART8_DR.B2;
    sbit  DR3_UART8_DR_bit at UART8_DR.B3;
    sbit  DR4_UART8_DR_bit at UART8_DR.B4;
    sbit  DR5_UART8_DR_bit at UART8_DR.B5;
    sbit  DR6_UART8_DR_bit at UART8_DR.B6;
    sbit  DR7_UART8_DR_bit at UART8_DR.B7;
    sbit  DR8_UART8_DR_bit at UART8_DR.B8;

sfr unsigned long   volatile UART8_BRR            absolute 0x40007C08;
    sbit  DIV_Mantissa0_UART8_BRR_bit at UART8_BRR.B4;
    sbit  DIV_Mantissa1_UART8_BRR_bit at UART8_BRR.B5;
    sbit  DIV_Mantissa2_UART8_BRR_bit at UART8_BRR.B6;
    sbit  DIV_Mantissa3_UART8_BRR_bit at UART8_BRR.B7;
    sbit  DIV_Mantissa4_UART8_BRR_bit at UART8_BRR.B8;
    sbit  DIV_Mantissa5_UART8_BRR_bit at UART8_BRR.B9;
    sbit  DIV_Mantissa6_UART8_BRR_bit at UART8_BRR.B10;
    sbit  DIV_Mantissa7_UART8_BRR_bit at UART8_BRR.B11;
    sbit  DIV_Mantissa8_UART8_BRR_bit at UART8_BRR.B12;
    sbit  DIV_Mantissa9_UART8_BRR_bit at UART8_BRR.B13;
    sbit  DIV_Mantissa10_UART8_BRR_bit at UART8_BRR.B14;
    sbit  DIV_Mantissa11_UART8_BRR_bit at UART8_BRR.B15;
    sbit  DIV_Fraction0_UART8_BRR_bit at UART8_BRR.B0;
    sbit  DIV_Fraction1_UART8_BRR_bit at UART8_BRR.B1;
    sbit  DIV_Fraction2_UART8_BRR_bit at UART8_BRR.B2;
    sbit  DIV_Fraction3_UART8_BRR_bit at UART8_BRR.B3;

sfr unsigned long   volatile UART8_CR1            absolute 0x40007C0C;
    sbit  OVER8_UART8_CR1_bit at UART8_CR1.B15;
    sbit  UE_UART8_CR1_bit at UART8_CR1.B13;
    sbit  M_UART8_CR1_bit at UART8_CR1.B12;
    sbit  WAKE_UART8_CR1_bit at UART8_CR1.B11;
    sbit  PCE_UART8_CR1_bit at UART8_CR1.B10;
    sbit  PS_UART8_CR1_bit at UART8_CR1.B9;
    sbit  PEIE_UART8_CR1_bit at UART8_CR1.B8;
    sbit  TXEIE_UART8_CR1_bit at UART8_CR1.B7;
    sbit  TCIE_UART8_CR1_bit at UART8_CR1.B6;
    sbit  RXNEIE_UART8_CR1_bit at UART8_CR1.B5;
    sbit  IDLEIE_UART8_CR1_bit at UART8_CR1.B4;
    sbit  TE_UART8_CR1_bit at UART8_CR1.B3;
    sbit  RE_UART8_CR1_bit at UART8_CR1.B2;
    sbit  RWU_UART8_CR1_bit at UART8_CR1.B1;
    sbit  SBK_UART8_CR1_bit at UART8_CR1.B0;

sfr unsigned long   volatile UART8_CR2            absolute 0x40007C10;
    sbit  LINEN_UART8_CR2_bit at UART8_CR2.B14;
    sbit  STOP0_UART8_CR2_bit at UART8_CR2.B12;
    sbit  STOP1_UART8_CR2_bit at UART8_CR2.B13;
    sbit  CLKEN_UART8_CR2_bit at UART8_CR2.B11;
    sbit  CPOL_UART8_CR2_bit at UART8_CR2.B10;
    sbit  CPHA_UART8_CR2_bit at UART8_CR2.B9;
    sbit  LBCL_UART8_CR2_bit at UART8_CR2.B8;
    sbit  LBDIE_UART8_CR2_bit at UART8_CR2.B6;
    sbit  LBDL_UART8_CR2_bit at UART8_CR2.B5;
    sbit  ADD0_UART8_CR2_bit at UART8_CR2.B0;
    sbit  ADD1_UART8_CR2_bit at UART8_CR2.B1;
    sbit  ADD2_UART8_CR2_bit at UART8_CR2.B2;
    sbit  ADD3_UART8_CR2_bit at UART8_CR2.B3;

sfr unsigned long   volatile UART8_CR3            absolute 0x40007C14;
    sbit  ONEBIT_UART8_CR3_bit at UART8_CR3.B11;
    sbit  CTSIE_UART8_CR3_bit at UART8_CR3.B10;
    sbit  CTSE_UART8_CR3_bit at UART8_CR3.B9;
    sbit  RTSE_UART8_CR3_bit at UART8_CR3.B8;
    sbit  DMAT_UART8_CR3_bit at UART8_CR3.B7;
    sbit  DMAR_UART8_CR3_bit at UART8_CR3.B6;
    sbit  SCEN_UART8_CR3_bit at UART8_CR3.B5;
    sbit  NACK_UART8_CR3_bit at UART8_CR3.B4;
    sbit  HDSEL_UART8_CR3_bit at UART8_CR3.B3;
    sbit  IRLP_UART8_CR3_bit at UART8_CR3.B2;
    sbit  IREN_UART8_CR3_bit at UART8_CR3.B1;
    sbit  EIE_UART8_CR3_bit at UART8_CR3.B0;

sfr unsigned long   volatile UART8_GTPR           absolute 0x40007C18;
    sbit  GT0_UART8_GTPR_bit at UART8_GTPR.B8;
    sbit  GT1_UART8_GTPR_bit at UART8_GTPR.B9;
    sbit  GT2_UART8_GTPR_bit at UART8_GTPR.B10;
    sbit  GT3_UART8_GTPR_bit at UART8_GTPR.B11;
    sbit  GT4_UART8_GTPR_bit at UART8_GTPR.B12;
    sbit  GT5_UART8_GTPR_bit at UART8_GTPR.B13;
    sbit  GT6_UART8_GTPR_bit at UART8_GTPR.B14;
    sbit  GT7_UART8_GTPR_bit at UART8_GTPR.B15;
    sbit  PSC0_UART8_GTPR_bit at UART8_GTPR.B0;
    sbit  PSC1_UART8_GTPR_bit at UART8_GTPR.B1;
    sbit  PSC2_UART8_GTPR_bit at UART8_GTPR.B2;
    sbit  PSC3_UART8_GTPR_bit at UART8_GTPR.B3;
    sbit  PSC4_UART8_GTPR_bit at UART8_GTPR.B4;
    sbit  PSC5_UART8_GTPR_bit at UART8_GTPR.B5;
    sbit  PSC6_UART8_GTPR_bit at UART8_GTPR.B6;
    sbit  PSC7_UART8_GTPR_bit at UART8_GTPR.B7;

sfr unsigned long   volatile UART9_SR             absolute 0x40011800;
    sbit  CTS_UART9_SR_bit at UART9_SR.B9;
    sbit  LBD_UART9_SR_bit at UART9_SR.B8;
    sbit  TXE_UART9_SR_bit at UART9_SR.B7;
    sbit  TC_UART9_SR_bit at UART9_SR.B6;
    sbit  RXNE_UART9_SR_bit at UART9_SR.B5;
    sbit  IDLE_UART9_SR_bit at UART9_SR.B4;
    sbit  ORE_UART9_SR_bit at UART9_SR.B3;
    sbit  NF_UART9_SR_bit at UART9_SR.B2;
    sbit  FE_UART9_SR_bit at UART9_SR.B1;
    sbit  PE_UART9_SR_bit at UART9_SR.B0;

sfr unsigned long   volatile UART9_DR             absolute 0x40011804;
    sbit  DR0_UART9_DR_bit at UART9_DR.B0;
    sbit  DR1_UART9_DR_bit at UART9_DR.B1;
    sbit  DR2_UART9_DR_bit at UART9_DR.B2;
    sbit  DR3_UART9_DR_bit at UART9_DR.B3;
    sbit  DR4_UART9_DR_bit at UART9_DR.B4;
    sbit  DR5_UART9_DR_bit at UART9_DR.B5;
    sbit  DR6_UART9_DR_bit at UART9_DR.B6;
    sbit  DR7_UART9_DR_bit at UART9_DR.B7;
    sbit  DR8_UART9_DR_bit at UART9_DR.B8;

sfr unsigned long   volatile UART9_BRR            absolute 0x40011808;
    sbit  DIV_Mantissa0_UART9_BRR_bit at UART9_BRR.B4;
    sbit  DIV_Mantissa1_UART9_BRR_bit at UART9_BRR.B5;
    sbit  DIV_Mantissa2_UART9_BRR_bit at UART9_BRR.B6;
    sbit  DIV_Mantissa3_UART9_BRR_bit at UART9_BRR.B7;
    sbit  DIV_Mantissa4_UART9_BRR_bit at UART9_BRR.B8;
    sbit  DIV_Mantissa5_UART9_BRR_bit at UART9_BRR.B9;
    sbit  DIV_Mantissa6_UART9_BRR_bit at UART9_BRR.B10;
    sbit  DIV_Mantissa7_UART9_BRR_bit at UART9_BRR.B11;
    sbit  DIV_Mantissa8_UART9_BRR_bit at UART9_BRR.B12;
    sbit  DIV_Mantissa9_UART9_BRR_bit at UART9_BRR.B13;
    sbit  DIV_Mantissa10_UART9_BRR_bit at UART9_BRR.B14;
    sbit  DIV_Mantissa11_UART9_BRR_bit at UART9_BRR.B15;
    sbit  DIV_Fraction0_UART9_BRR_bit at UART9_BRR.B0;
    sbit  DIV_Fraction1_UART9_BRR_bit at UART9_BRR.B1;
    sbit  DIV_Fraction2_UART9_BRR_bit at UART9_BRR.B2;
    sbit  DIV_Fraction3_UART9_BRR_bit at UART9_BRR.B3;

sfr unsigned long   volatile UART9_CR1            absolute 0x4001180C;
    sbit  OVER8_UART9_CR1_bit at UART9_CR1.B15;
    sbit  UE_UART9_CR1_bit at UART9_CR1.B13;
    sbit  M_UART9_CR1_bit at UART9_CR1.B12;
    sbit  WAKE_UART9_CR1_bit at UART9_CR1.B11;
    sbit  PCE_UART9_CR1_bit at UART9_CR1.B10;
    sbit  PS_UART9_CR1_bit at UART9_CR1.B9;
    sbit  PEIE_UART9_CR1_bit at UART9_CR1.B8;
    sbit  TXEIE_UART9_CR1_bit at UART9_CR1.B7;
    sbit  TCIE_UART9_CR1_bit at UART9_CR1.B6;
    sbit  RXNEIE_UART9_CR1_bit at UART9_CR1.B5;
    sbit  IDLEIE_UART9_CR1_bit at UART9_CR1.B4;
    sbit  TE_UART9_CR1_bit at UART9_CR1.B3;
    sbit  RE_UART9_CR1_bit at UART9_CR1.B2;
    sbit  RWU_UART9_CR1_bit at UART9_CR1.B1;
    sbit  SBK_UART9_CR1_bit at UART9_CR1.B0;

sfr unsigned long   volatile UART9_CR2            absolute 0x40011810;
    sbit  LINEN_UART9_CR2_bit at UART9_CR2.B14;
    sbit  STOP0_UART9_CR2_bit at UART9_CR2.B12;
    sbit  STOP1_UART9_CR2_bit at UART9_CR2.B13;
    sbit  CLKEN_UART9_CR2_bit at UART9_CR2.B11;
    sbit  CPOL_UART9_CR2_bit at UART9_CR2.B10;
    sbit  CPHA_UART9_CR2_bit at UART9_CR2.B9;
    sbit  LBCL_UART9_CR2_bit at UART9_CR2.B8;
    sbit  LBDIE_UART9_CR2_bit at UART9_CR2.B6;
    sbit  LBDL_UART9_CR2_bit at UART9_CR2.B5;
    sbit  ADD0_UART9_CR2_bit at UART9_CR2.B0;
    sbit  ADD1_UART9_CR2_bit at UART9_CR2.B1;
    sbit  ADD2_UART9_CR2_bit at UART9_CR2.B2;
    sbit  ADD3_UART9_CR2_bit at UART9_CR2.B3;

sfr unsigned long   volatile UART9_CR3            absolute 0x40011814;
    sbit  ONEBIT_UART9_CR3_bit at UART9_CR3.B11;
    sbit  CTSIE_UART9_CR3_bit at UART9_CR3.B10;
    sbit  CTSE_UART9_CR3_bit at UART9_CR3.B9;
    sbit  RTSE_UART9_CR3_bit at UART9_CR3.B8;
    sbit  DMAT_UART9_CR3_bit at UART9_CR3.B7;
    sbit  DMAR_UART9_CR3_bit at UART9_CR3.B6;
    sbit  SCEN_UART9_CR3_bit at UART9_CR3.B5;
    sbit  NACK_UART9_CR3_bit at UART9_CR3.B4;
    sbit  HDSEL_UART9_CR3_bit at UART9_CR3.B3;
    sbit  IRLP_UART9_CR3_bit at UART9_CR3.B2;
    sbit  IREN_UART9_CR3_bit at UART9_CR3.B1;
    sbit  EIE_UART9_CR3_bit at UART9_CR3.B0;

sfr unsigned long   volatile UART9_GTPR           absolute 0x40011818;
    sbit  GT0_UART9_GTPR_bit at UART9_GTPR.B8;
    sbit  GT1_UART9_GTPR_bit at UART9_GTPR.B9;
    sbit  GT2_UART9_GTPR_bit at UART9_GTPR.B10;
    sbit  GT3_UART9_GTPR_bit at UART9_GTPR.B11;
    sbit  GT4_UART9_GTPR_bit at UART9_GTPR.B12;
    sbit  GT5_UART9_GTPR_bit at UART9_GTPR.B13;
    sbit  GT6_UART9_GTPR_bit at UART9_GTPR.B14;
    sbit  GT7_UART9_GTPR_bit at UART9_GTPR.B15;
    sbit  PSC0_UART9_GTPR_bit at UART9_GTPR.B0;
    sbit  PSC1_UART9_GTPR_bit at UART9_GTPR.B1;
    sbit  PSC2_UART9_GTPR_bit at UART9_GTPR.B2;
    sbit  PSC3_UART9_GTPR_bit at UART9_GTPR.B3;
    sbit  PSC4_UART9_GTPR_bit at UART9_GTPR.B4;
    sbit  PSC5_UART9_GTPR_bit at UART9_GTPR.B5;
    sbit  PSC6_UART9_GTPR_bit at UART9_GTPR.B6;
    sbit  PSC7_UART9_GTPR_bit at UART9_GTPR.B7;

sfr unsigned long   volatile UART10_SR            absolute 0x40011C00;
    sbit  CTS_UART10_SR_bit at UART10_SR.B9;
    sbit  LBD_UART10_SR_bit at UART10_SR.B8;
    sbit  TXE_UART10_SR_bit at UART10_SR.B7;
    sbit  TC_UART10_SR_bit at UART10_SR.B6;
    sbit  RXNE_UART10_SR_bit at UART10_SR.B5;
    sbit  IDLE_UART10_SR_bit at UART10_SR.B4;
    sbit  ORE_UART10_SR_bit at UART10_SR.B3;
    sbit  NF_UART10_SR_bit at UART10_SR.B2;
    sbit  FE_UART10_SR_bit at UART10_SR.B1;
    sbit  PE_UART10_SR_bit at UART10_SR.B0;

sfr unsigned long   volatile UART10_DR            absolute 0x40011C04;
    sbit  DR0_UART10_DR_bit at UART10_DR.B0;
    sbit  DR1_UART10_DR_bit at UART10_DR.B1;
    sbit  DR2_UART10_DR_bit at UART10_DR.B2;
    sbit  DR3_UART10_DR_bit at UART10_DR.B3;
    sbit  DR4_UART10_DR_bit at UART10_DR.B4;
    sbit  DR5_UART10_DR_bit at UART10_DR.B5;
    sbit  DR6_UART10_DR_bit at UART10_DR.B6;
    sbit  DR7_UART10_DR_bit at UART10_DR.B7;
    sbit  DR8_UART10_DR_bit at UART10_DR.B8;

sfr unsigned long   volatile UART10_BRR           absolute 0x40011C08;
    sbit  DIV_Mantissa0_UART10_BRR_bit at UART10_BRR.B4;
    sbit  DIV_Mantissa1_UART10_BRR_bit at UART10_BRR.B5;
    sbit  DIV_Mantissa2_UART10_BRR_bit at UART10_BRR.B6;
    sbit  DIV_Mantissa3_UART10_BRR_bit at UART10_BRR.B7;
    sbit  DIV_Mantissa4_UART10_BRR_bit at UART10_BRR.B8;
    sbit  DIV_Mantissa5_UART10_BRR_bit at UART10_BRR.B9;
    sbit  DIV_Mantissa6_UART10_BRR_bit at UART10_BRR.B10;
    sbit  DIV_Mantissa7_UART10_BRR_bit at UART10_BRR.B11;
    sbit  DIV_Mantissa8_UART10_BRR_bit at UART10_BRR.B12;
    sbit  DIV_Mantissa9_UART10_BRR_bit at UART10_BRR.B13;
    sbit  DIV_Mantissa10_UART10_BRR_bit at UART10_BRR.B14;
    sbit  DIV_Mantissa11_UART10_BRR_bit at UART10_BRR.B15;
    sbit  DIV_Fraction0_UART10_BRR_bit at UART10_BRR.B0;
    sbit  DIV_Fraction1_UART10_BRR_bit at UART10_BRR.B1;
    sbit  DIV_Fraction2_UART10_BRR_bit at UART10_BRR.B2;
    sbit  DIV_Fraction3_UART10_BRR_bit at UART10_BRR.B3;

sfr unsigned long   volatile UART10_CR1           absolute 0x40011C0C;
    sbit  OVER8_UART10_CR1_bit at UART10_CR1.B15;
    sbit  UE_UART10_CR1_bit at UART10_CR1.B13;
    sbit  M_UART10_CR1_bit at UART10_CR1.B12;
    sbit  WAKE_UART10_CR1_bit at UART10_CR1.B11;
    sbit  PCE_UART10_CR1_bit at UART10_CR1.B10;
    sbit  PS_UART10_CR1_bit at UART10_CR1.B9;
    sbit  PEIE_UART10_CR1_bit at UART10_CR1.B8;
    sbit  TXEIE_UART10_CR1_bit at UART10_CR1.B7;
    sbit  TCIE_UART10_CR1_bit at UART10_CR1.B6;
    sbit  RXNEIE_UART10_CR1_bit at UART10_CR1.B5;
    sbit  IDLEIE_UART10_CR1_bit at UART10_CR1.B4;
    sbit  TE_UART10_CR1_bit at UART10_CR1.B3;
    sbit  RE_UART10_CR1_bit at UART10_CR1.B2;
    sbit  RWU_UART10_CR1_bit at UART10_CR1.B1;
    sbit  SBK_UART10_CR1_bit at UART10_CR1.B0;

sfr unsigned long   volatile UART10_CR2           absolute 0x40011C10;
    sbit  LINEN_UART10_CR2_bit at UART10_CR2.B14;
    sbit  STOP0_UART10_CR2_bit at UART10_CR2.B12;
    sbit  STOP1_UART10_CR2_bit at UART10_CR2.B13;
    sbit  CLKEN_UART10_CR2_bit at UART10_CR2.B11;
    sbit  CPOL_UART10_CR2_bit at UART10_CR2.B10;
    sbit  CPHA_UART10_CR2_bit at UART10_CR2.B9;
    sbit  LBCL_UART10_CR2_bit at UART10_CR2.B8;
    sbit  LBDIE_UART10_CR2_bit at UART10_CR2.B6;
    sbit  LBDL_UART10_CR2_bit at UART10_CR2.B5;
    sbit  ADD0_UART10_CR2_bit at UART10_CR2.B0;
    sbit  ADD1_UART10_CR2_bit at UART10_CR2.B1;
    sbit  ADD2_UART10_CR2_bit at UART10_CR2.B2;
    sbit  ADD3_UART10_CR2_bit at UART10_CR2.B3;

sfr unsigned long   volatile UART10_CR3           absolute 0x40011C14;
    sbit  ONEBIT_UART10_CR3_bit at UART10_CR3.B11;
    sbit  CTSIE_UART10_CR3_bit at UART10_CR3.B10;
    sbit  CTSE_UART10_CR3_bit at UART10_CR3.B9;
    sbit  RTSE_UART10_CR3_bit at UART10_CR3.B8;
    sbit  DMAT_UART10_CR3_bit at UART10_CR3.B7;
    sbit  DMAR_UART10_CR3_bit at UART10_CR3.B6;
    sbit  SCEN_UART10_CR3_bit at UART10_CR3.B5;
    sbit  NACK_UART10_CR3_bit at UART10_CR3.B4;
    sbit  HDSEL_UART10_CR3_bit at UART10_CR3.B3;
    sbit  IRLP_UART10_CR3_bit at UART10_CR3.B2;
    sbit  IREN_UART10_CR3_bit at UART10_CR3.B1;
    sbit  EIE_UART10_CR3_bit at UART10_CR3.B0;

sfr unsigned long   volatile UART10_GTPR          absolute 0x40011C18;
    sbit  GT0_UART10_GTPR_bit at UART10_GTPR.B8;
    sbit  GT1_UART10_GTPR_bit at UART10_GTPR.B9;
    sbit  GT2_UART10_GTPR_bit at UART10_GTPR.B10;
    sbit  GT3_UART10_GTPR_bit at UART10_GTPR.B11;
    sbit  GT4_UART10_GTPR_bit at UART10_GTPR.B12;
    sbit  GT5_UART10_GTPR_bit at UART10_GTPR.B13;
    sbit  GT6_UART10_GTPR_bit at UART10_GTPR.B14;
    sbit  GT7_UART10_GTPR_bit at UART10_GTPR.B15;
    sbit  PSC0_UART10_GTPR_bit at UART10_GTPR.B0;
    sbit  PSC1_UART10_GTPR_bit at UART10_GTPR.B1;
    sbit  PSC2_UART10_GTPR_bit at UART10_GTPR.B2;
    sbit  PSC3_UART10_GTPR_bit at UART10_GTPR.B3;
    sbit  PSC4_UART10_GTPR_bit at UART10_GTPR.B4;
    sbit  PSC5_UART10_GTPR_bit at UART10_GTPR.B5;
    sbit  PSC6_UART10_GTPR_bit at UART10_GTPR.B6;
    sbit  PSC7_UART10_GTPR_bit at UART10_GTPR.B7;

sfr unsigned long   volatile WWDG_CR              absolute 0x40002C00;
    const register unsigned short int WDGA = 7;
    sbit  WDGA_bit at WWDG_CR.B7;
    const register unsigned short int T0 = 0;
    sbit  T0_bit at WWDG_CR.B0;
    const register unsigned short int T1 = 1;
    sbit  T1_bit at WWDG_CR.B1;
    const register unsigned short int T2 = 2;
    sbit  T2_bit at WWDG_CR.B2;
    const register unsigned short int T3 = 3;
    sbit  T3_bit at WWDG_CR.B3;
    const register unsigned short int T4 = 4;
    sbit  T4_bit at WWDG_CR.B4;
    const register unsigned short int T5 = 5;
    sbit  T5_bit at WWDG_CR.B5;
    const register unsigned short int T6 = 6;
    sbit  T6_bit at WWDG_CR.B6;

sfr unsigned long   volatile WWDG_CFR             absolute 0x40002C04;
    const register unsigned short int EWI = 9;
    sbit  EWI_bit at WWDG_CFR.B9;
    const register unsigned short int WDGTB1 = 8;
    sbit  WDGTB1_bit at WWDG_CFR.B8;
    const register unsigned short int WDGTB0 = 7;
    sbit  WDGTB0_bit at WWDG_CFR.B7;
    const register unsigned short int W0 = 0;
    sbit  W0_bit at WWDG_CFR.B0;
    const register unsigned short int W1 = 1;
    sbit  W1_bit at WWDG_CFR.B1;
    const register unsigned short int W2 = 2;
    sbit  W2_bit at WWDG_CFR.B2;
    const register unsigned short int W3 = 3;
    sbit  W3_bit at WWDG_CFR.B3;
    const register unsigned short int W4 = 4;
    sbit  W4_bit at WWDG_CFR.B4;
    const register unsigned short int W5 = 5;
    sbit  W5_bit at WWDG_CFR.B5;
    const register unsigned short int W6 = 6;
    sbit  W6_bit at WWDG_CFR.B6;

sfr unsigned long   volatile WWDG_SR              absolute 0x40002C08;
    const register unsigned short int EWIF = 0;
    sbit  EWIF_bit at WWDG_SR.B0;

sfr unsigned long   volatile ADC_CSR              absolute 0x40012300;
    const register unsigned short int OVR3 = 21;
    sbit  OVR3_bit at ADC_CSR.B21;
    const register unsigned short int STRT3 = 20;
    sbit  STRT3_bit at ADC_CSR.B20;
    const register unsigned short int JSTRT3 = 19;
    sbit  JSTRT3_bit at ADC_CSR.B19;
    const register unsigned short int JEOC3 = 18;
    sbit  JEOC3_bit at ADC_CSR.B18;
    const register unsigned short int EOC3 = 17;
    sbit  EOC3_bit at ADC_CSR.B17;
    const register unsigned short int AWD3 = 16;
    sbit  AWD3_bit at ADC_CSR.B16;
    const register unsigned short int OVR2 = 13;
    sbit  OVR2_bit at ADC_CSR.B13;
    const register unsigned short int STRT2 = 12;
    sbit  STRT2_bit at ADC_CSR.B12;
    const register unsigned short int JSTRT2 = 11;
    sbit  JSTRT2_bit at ADC_CSR.B11;
    const register unsigned short int JEOC2 = 10;
    sbit  JEOC2_bit at ADC_CSR.B10;
    const register unsigned short int EOC2 = 9;
    sbit  EOC2_bit at ADC_CSR.B9;
    const register unsigned short int AWD2 = 8;
    sbit  AWD2_bit at ADC_CSR.B8;
    const register unsigned short int OVR1 = 5;
    sbit  OVR1_bit at ADC_CSR.B5;
    const register unsigned short int STRT1 = 4;
    sbit  STRT1_bit at ADC_CSR.B4;
    const register unsigned short int JSTRT1 = 3;
    sbit  JSTRT1_bit at ADC_CSR.B3;
    const register unsigned short int JEOC1 = 2;
    sbit  JEOC1_bit at ADC_CSR.B2;
    const register unsigned short int EOC1 = 1;
    sbit  EOC1_bit at ADC_CSR.B1;
    const register unsigned short int AWD1 = 0;
    sbit  AWD1_bit at ADC_CSR.B0;

sfr unsigned long   volatile ADC_CCR              absolute 0x40012304;
    const register unsigned short int TSVREFE = 23;
    sbit  TSVREFE_bit at ADC_CCR.B23;
    const register unsigned short int VBATE = 22;
    sbit  VBATE_bit at ADC_CCR.B22;
    const register unsigned short int ADCPRE0 = 16;
    sbit  ADCPRE0_bit at ADC_CCR.B16;
    const register unsigned short int ADCPRE1 = 17;
    sbit  ADCPRE1_bit at ADC_CCR.B17;
    const register unsigned short int DMA0 = 14;
    sbit  DMA0_bit at ADC_CCR.B14;
    const register unsigned short int DMA1 = 15;
    sbit  DMA1_bit at ADC_CCR.B15;
    sbit  DDS_ADC_CCR_bit at ADC_CCR.B13;
    const register unsigned short int DELAY0 = 8;
    sbit  DELAY0_bit at ADC_CCR.B8;
    const register unsigned short int DELAY1 = 9;
    sbit  DELAY1_bit at ADC_CCR.B9;
    const register unsigned short int DELAY2 = 10;
    sbit  DELAY2_bit at ADC_CCR.B10;
    const register unsigned short int DELAY3 = 11;
    sbit  DELAY3_bit at ADC_CCR.B11;
    const register unsigned short int MULT0 = 0;
    sbit  MULT0_bit at ADC_CCR.B0;
    const register unsigned short int MULT1 = 1;
    sbit  MULT1_bit at ADC_CCR.B1;
    const register unsigned short int MULT2 = 2;
    sbit  MULT2_bit at ADC_CCR.B2;
    const register unsigned short int MULT3 = 3;
    sbit  MULT3_bit at ADC_CCR.B3;
    const register unsigned short int MULT4 = 4;
    sbit  MULT4_bit at ADC_CCR.B4;

sfr unsigned long   volatile DMA2_LISR            absolute 0x40026400;
    const register unsigned short int TCIF3 = 27;
    sbit  TCIF3_bit at DMA2_LISR.B27;
    const register unsigned short int HTIF3 = 26;
    sbit  HTIF3_bit at DMA2_LISR.B26;
    const register unsigned short int TEIF3 = 25;
    sbit  TEIF3_bit at DMA2_LISR.B25;
    const register unsigned short int DMEIF3 = 24;
    sbit  DMEIF3_bit at DMA2_LISR.B24;
    const register unsigned short int FEIF3 = 22;
    sbit  FEIF3_bit at DMA2_LISR.B22;
    const register unsigned short int TCIF2 = 21;
    sbit  TCIF2_bit at DMA2_LISR.B21;
    const register unsigned short int HTIF2 = 20;
    sbit  HTIF2_bit at DMA2_LISR.B20;
    const register unsigned short int TEIF2 = 19;
    sbit  TEIF2_bit at DMA2_LISR.B19;
    const register unsigned short int DMEIF2 = 18;
    sbit  DMEIF2_bit at DMA2_LISR.B18;
    const register unsigned short int FEIF2 = 16;
    sbit  FEIF2_bit at DMA2_LISR.B16;
    const register unsigned short int TCIF1 = 11;
    sbit  TCIF1_bit at DMA2_LISR.B11;
    const register unsigned short int HTIF1 = 10;
    sbit  HTIF1_bit at DMA2_LISR.B10;
    const register unsigned short int TEIF1 = 9;
    sbit  TEIF1_bit at DMA2_LISR.B9;
    const register unsigned short int DMEIF1 = 8;
    sbit  DMEIF1_bit at DMA2_LISR.B8;
    const register unsigned short int FEIF1 = 6;
    sbit  FEIF1_bit at DMA2_LISR.B6;
    const register unsigned short int TCIF0 = 5;
    sbit  TCIF0_bit at DMA2_LISR.B5;
    const register unsigned short int HTIF0 = 4;
    sbit  HTIF0_bit at DMA2_LISR.B4;
    const register unsigned short int TEIF0 = 3;
    sbit  TEIF0_bit at DMA2_LISR.B3;
    const register unsigned short int DMEIF0 = 2;
    sbit  DMEIF0_bit at DMA2_LISR.B2;
    const register unsigned short int FEIF0 = 0;
    sbit  FEIF0_bit at DMA2_LISR.B0;

sfr unsigned long   volatile DMA2_HISR            absolute 0x40026404;
    const register unsigned short int TCIF7 = 27;
    sbit  TCIF7_bit at DMA2_HISR.B27;
    const register unsigned short int HTIF7 = 26;
    sbit  HTIF7_bit at DMA2_HISR.B26;
    const register unsigned short int TEIF7 = 25;
    sbit  TEIF7_bit at DMA2_HISR.B25;
    const register unsigned short int DMEIF7 = 24;
    sbit  DMEIF7_bit at DMA2_HISR.B24;
    const register unsigned short int FEIF7 = 22;
    sbit  FEIF7_bit at DMA2_HISR.B22;
    const register unsigned short int TCIF6 = 21;
    sbit  TCIF6_bit at DMA2_HISR.B21;
    const register unsigned short int HTIF6 = 20;
    sbit  HTIF6_bit at DMA2_HISR.B20;
    const register unsigned short int TEIF6 = 19;
    sbit  TEIF6_bit at DMA2_HISR.B19;
    const register unsigned short int DMEIF6 = 18;
    sbit  DMEIF6_bit at DMA2_HISR.B18;
    const register unsigned short int FEIF6 = 16;
    sbit  FEIF6_bit at DMA2_HISR.B16;
    const register unsigned short int TCIF5 = 11;
    sbit  TCIF5_bit at DMA2_HISR.B11;
    const register unsigned short int HTIF5 = 10;
    sbit  HTIF5_bit at DMA2_HISR.B10;
    const register unsigned short int TEIF5 = 9;
    sbit  TEIF5_bit at DMA2_HISR.B9;
    const register unsigned short int DMEIF5 = 8;
    sbit  DMEIF5_bit at DMA2_HISR.B8;
    const register unsigned short int FEIF5 = 6;
    sbit  FEIF5_bit at DMA2_HISR.B6;
    const register unsigned short int TCIF4 = 5;
    sbit  TCIF4_bit at DMA2_HISR.B5;
    const register unsigned short int HTIF4 = 4;
    sbit  HTIF4_bit at DMA2_HISR.B4;
    const register unsigned short int TEIF4 = 3;
    sbit  TEIF4_bit at DMA2_HISR.B3;
    const register unsigned short int DMEIF4 = 2;
    sbit  DMEIF4_bit at DMA2_HISR.B2;
    const register unsigned short int FEIF4 = 0;
    sbit  FEIF4_bit at DMA2_HISR.B0;

sfr unsigned long   volatile DMA2_LIFCR           absolute 0x40026408;
    const register unsigned short int CTCIF3 = 27;
    sbit  CTCIF3_bit at DMA2_LIFCR.B27;
    const register unsigned short int CHTIF3 = 26;
    sbit  CHTIF3_bit at DMA2_LIFCR.B26;
    const register unsigned short int CTEIF3 = 25;
    sbit  CTEIF3_bit at DMA2_LIFCR.B25;
    const register unsigned short int CDMEIF3 = 24;
    sbit  CDMEIF3_bit at DMA2_LIFCR.B24;
    const register unsigned short int CFEIF3 = 22;
    sbit  CFEIF3_bit at DMA2_LIFCR.B22;
    const register unsigned short int CTCIF2 = 21;
    sbit  CTCIF2_bit at DMA2_LIFCR.B21;
    const register unsigned short int CHTIF2 = 20;
    sbit  CHTIF2_bit at DMA2_LIFCR.B20;
    const register unsigned short int CTEIF2 = 19;
    sbit  CTEIF2_bit at DMA2_LIFCR.B19;
    const register unsigned short int CDMEIF2 = 18;
    sbit  CDMEIF2_bit at DMA2_LIFCR.B18;
    const register unsigned short int CFEIF2 = 16;
    sbit  CFEIF2_bit at DMA2_LIFCR.B16;
    const register unsigned short int CTCIF1 = 11;
    sbit  CTCIF1_bit at DMA2_LIFCR.B11;
    const register unsigned short int CHTIF1 = 10;
    sbit  CHTIF1_bit at DMA2_LIFCR.B10;
    const register unsigned short int CTEIF1 = 9;
    sbit  CTEIF1_bit at DMA2_LIFCR.B9;
    const register unsigned short int CDMEIF1 = 8;
    sbit  CDMEIF1_bit at DMA2_LIFCR.B8;
    const register unsigned short int CFEIF1 = 6;
    sbit  CFEIF1_bit at DMA2_LIFCR.B6;
    const register unsigned short int CTCIF0 = 5;
    sbit  CTCIF0_bit at DMA2_LIFCR.B5;
    const register unsigned short int CHTIF0 = 4;
    sbit  CHTIF0_bit at DMA2_LIFCR.B4;
    const register unsigned short int CTEIF0 = 3;
    sbit  CTEIF0_bit at DMA2_LIFCR.B3;
    const register unsigned short int CDMEIF0 = 2;
    sbit  CDMEIF0_bit at DMA2_LIFCR.B2;
    const register unsigned short int CFEIF0 = 0;
    sbit  CFEIF0_bit at DMA2_LIFCR.B0;

sfr unsigned long   volatile DMA2_HIFCR           absolute 0x4002640C;
    const register unsigned short int CTCIF7 = 27;
    sbit  CTCIF7_bit at DMA2_HIFCR.B27;
    const register unsigned short int CHTIF7 = 26;
    sbit  CHTIF7_bit at DMA2_HIFCR.B26;
    const register unsigned short int CTEIF7 = 25;
    sbit  CTEIF7_bit at DMA2_HIFCR.B25;
    const register unsigned short int CDMEIF7 = 24;
    sbit  CDMEIF7_bit at DMA2_HIFCR.B24;
    const register unsigned short int CFEIF7 = 22;
    sbit  CFEIF7_bit at DMA2_HIFCR.B22;
    const register unsigned short int CTCIF6 = 21;
    sbit  CTCIF6_bit at DMA2_HIFCR.B21;
    const register unsigned short int CHTIF6 = 20;
    sbit  CHTIF6_bit at DMA2_HIFCR.B20;
    const register unsigned short int CTEIF6 = 19;
    sbit  CTEIF6_bit at DMA2_HIFCR.B19;
    const register unsigned short int CDMEIF6 = 18;
    sbit  CDMEIF6_bit at DMA2_HIFCR.B18;
    const register unsigned short int CFEIF6 = 16;
    sbit  CFEIF6_bit at DMA2_HIFCR.B16;
    const register unsigned short int CTCIF5 = 11;
    sbit  CTCIF5_bit at DMA2_HIFCR.B11;
    const register unsigned short int CHTIF5 = 10;
    sbit  CHTIF5_bit at DMA2_HIFCR.B10;
    const register unsigned short int CTEIF5 = 9;
    sbit  CTEIF5_bit at DMA2_HIFCR.B9;
    const register unsigned short int CDMEIF5 = 8;
    sbit  CDMEIF5_bit at DMA2_HIFCR.B8;
    const register unsigned short int CFEIF5 = 6;
    sbit  CFEIF5_bit at DMA2_HIFCR.B6;
    const register unsigned short int CTCIF4 = 5;
    sbit  CTCIF4_bit at DMA2_HIFCR.B5;
    const register unsigned short int CHTIF4 = 4;
    sbit  CHTIF4_bit at DMA2_HIFCR.B4;
    const register unsigned short int CTEIF4 = 3;
    sbit  CTEIF4_bit at DMA2_HIFCR.B3;
    const register unsigned short int CDMEIF4 = 2;
    sbit  CDMEIF4_bit at DMA2_HIFCR.B2;
    const register unsigned short int CFEIF4 = 0;
    sbit  CFEIF4_bit at DMA2_HIFCR.B0;

sfr unsigned long   volatile DMA2_S0CR            absolute 0x40026410;
    const register unsigned short int CHSEL0 = 25;
    sbit  CHSEL0_bit at DMA2_S0CR.B25;
    const register unsigned short int CHSEL1 = 26;
    sbit  CHSEL1_bit at DMA2_S0CR.B26;
    const register unsigned short int CHSEL2 = 27;
    sbit  CHSEL2_bit at DMA2_S0CR.B27;
    const register unsigned short int MBURST0 = 23;
    sbit  MBURST0_bit at DMA2_S0CR.B23;
    const register unsigned short int MBURST1 = 24;
    sbit  MBURST1_bit at DMA2_S0CR.B24;
    const register unsigned short int PBURST0 = 21;
    sbit  PBURST0_bit at DMA2_S0CR.B21;
    const register unsigned short int PBURST1 = 22;
    sbit  PBURST1_bit at DMA2_S0CR.B22;
    const register unsigned short int CT = 19;
    sbit  CT_bit at DMA2_S0CR.B19;
    const register unsigned short int DBM = 18;
    sbit  DBM_bit at DMA2_S0CR.B18;
    const register unsigned short int PL0 = 16;
    sbit  PL0_bit at DMA2_S0CR.B16;
    const register unsigned short int PL1 = 17;
    sbit  PL1_bit at DMA2_S0CR.B17;
    const register unsigned short int PINCOS = 15;
    sbit  PINCOS_bit at DMA2_S0CR.B15;
    const register unsigned short int MSIZE0 = 13;
    sbit  MSIZE0_bit at DMA2_S0CR.B13;
    const register unsigned short int MSIZE1 = 14;
    sbit  MSIZE1_bit at DMA2_S0CR.B14;
    sbit  PSIZE0_DMA2_S0CR_bit at DMA2_S0CR.B11;
    sbit  PSIZE1_DMA2_S0CR_bit at DMA2_S0CR.B12;
    const register unsigned short int MINC = 10;
    sbit  MINC_bit at DMA2_S0CR.B10;
    const register unsigned short int PINC = 9;
    sbit  PINC_bit at DMA2_S0CR.B9;
    const register unsigned short int CIRC = 8;
    sbit  CIRC_bit at DMA2_S0CR.B8;
    const register unsigned short int DIR0 = 6;
    sbit  DIR0_bit at DMA2_S0CR.B6;
    const register unsigned short int DIR1 = 7;
    sbit  DIR1_bit at DMA2_S0CR.B7;
    const register unsigned short int PFCTRL = 5;
    sbit  PFCTRL_bit at DMA2_S0CR.B5;
    sbit  TCIE_DMA2_S0CR_bit at DMA2_S0CR.B4;
    const register unsigned short int HTIE = 3;
    sbit  HTIE_bit at DMA2_S0CR.B3;
    const register unsigned short int TEIE = 2;
    sbit  TEIE_bit at DMA2_S0CR.B2;
    const register unsigned short int DMEIE = 1;
    sbit  DMEIE_bit at DMA2_S0CR.B1;
    const register unsigned short int EN = 0;
    sbit  EN_bit at DMA2_S0CR.B0;

sfr unsigned long   volatile DMA2_S0NDTR          absolute 0x40026414;
    const register unsigned short int NDT0 = 0;
    sbit  NDT0_bit at DMA2_S0NDTR.B0;
    const register unsigned short int NDT1 = 1;
    sbit  NDT1_bit at DMA2_S0NDTR.B1;
    const register unsigned short int NDT2 = 2;
    sbit  NDT2_bit at DMA2_S0NDTR.B2;
    const register unsigned short int NDT3 = 3;
    sbit  NDT3_bit at DMA2_S0NDTR.B3;
    const register unsigned short int NDT4 = 4;
    sbit  NDT4_bit at DMA2_S0NDTR.B4;
    const register unsigned short int NDT5 = 5;
    sbit  NDT5_bit at DMA2_S0NDTR.B5;
    const register unsigned short int NDT6 = 6;
    sbit  NDT6_bit at DMA2_S0NDTR.B6;
    const register unsigned short int NDT7 = 7;
    sbit  NDT7_bit at DMA2_S0NDTR.B7;
    const register unsigned short int NDT8 = 8;
    sbit  NDT8_bit at DMA2_S0NDTR.B8;
    const register unsigned short int NDT9 = 9;
    sbit  NDT9_bit at DMA2_S0NDTR.B9;
    const register unsigned short int NDT10 = 10;
    sbit  NDT10_bit at DMA2_S0NDTR.B10;
    const register unsigned short int NDT11 = 11;
    sbit  NDT11_bit at DMA2_S0NDTR.B11;
    const register unsigned short int NDT12 = 12;
    sbit  NDT12_bit at DMA2_S0NDTR.B12;
    const register unsigned short int NDT13 = 13;
    sbit  NDT13_bit at DMA2_S0NDTR.B13;
    const register unsigned short int NDT14 = 14;
    sbit  NDT14_bit at DMA2_S0NDTR.B14;
    const register unsigned short int NDT15 = 15;
    sbit  NDT15_bit at DMA2_S0NDTR.B15;

sfr unsigned long   volatile DMA2_S0PAR           absolute 0x40026418;
    const register unsigned short int PA0 = 0;
    sbit  PA0_bit at DMA2_S0PAR.B0;
    const register unsigned short int PA1 = 1;
    sbit  PA1_bit at DMA2_S0PAR.B1;
    const register unsigned short int PA2 = 2;
    sbit  PA2_bit at DMA2_S0PAR.B2;
    const register unsigned short int PA3 = 3;
    sbit  PA3_bit at DMA2_S0PAR.B3;
    const register unsigned short int PA4 = 4;
    sbit  PA4_bit at DMA2_S0PAR.B4;
    const register unsigned short int PA5 = 5;
    sbit  PA5_bit at DMA2_S0PAR.B5;
    const register unsigned short int PA6 = 6;
    sbit  PA6_bit at DMA2_S0PAR.B6;
    const register unsigned short int PA7 = 7;
    sbit  PA7_bit at DMA2_S0PAR.B7;
    const register unsigned short int PA8 = 8;
    sbit  PA8_bit at DMA2_S0PAR.B8;
    const register unsigned short int PA9 = 9;
    sbit  PA9_bit at DMA2_S0PAR.B9;
    const register unsigned short int PA10 = 10;
    sbit  PA10_bit at DMA2_S0PAR.B10;
    const register unsigned short int PA11 = 11;
    sbit  PA11_bit at DMA2_S0PAR.B11;
    const register unsigned short int PA12 = 12;
    sbit  PA12_bit at DMA2_S0PAR.B12;
    const register unsigned short int PA13 = 13;
    sbit  PA13_bit at DMA2_S0PAR.B13;
    const register unsigned short int PA14 = 14;
    sbit  PA14_bit at DMA2_S0PAR.B14;
    const register unsigned short int PA15 = 15;
    sbit  PA15_bit at DMA2_S0PAR.B15;
    const register unsigned short int PA16 = 16;
    sbit  PA16_bit at DMA2_S0PAR.B16;
    const register unsigned short int PA17 = 17;
    sbit  PA17_bit at DMA2_S0PAR.B17;
    const register unsigned short int PA18 = 18;
    sbit  PA18_bit at DMA2_S0PAR.B18;
    const register unsigned short int PA19 = 19;
    sbit  PA19_bit at DMA2_S0PAR.B19;
    const register unsigned short int PA20 = 20;
    sbit  PA20_bit at DMA2_S0PAR.B20;
    const register unsigned short int PA21 = 21;
    sbit  PA21_bit at DMA2_S0PAR.B21;
    const register unsigned short int PA22 = 22;
    sbit  PA22_bit at DMA2_S0PAR.B22;
    const register unsigned short int PA23 = 23;
    sbit  PA23_bit at DMA2_S0PAR.B23;
    const register unsigned short int PA24 = 24;
    sbit  PA24_bit at DMA2_S0PAR.B24;
    const register unsigned short int PA25 = 25;
    sbit  PA25_bit at DMA2_S0PAR.B25;
    const register unsigned short int PA26 = 26;
    sbit  PA26_bit at DMA2_S0PAR.B26;
    const register unsigned short int PA27 = 27;
    sbit  PA27_bit at DMA2_S0PAR.B27;
    const register unsigned short int PA28 = 28;
    sbit  PA28_bit at DMA2_S0PAR.B28;
    const register unsigned short int PA29 = 29;
    sbit  PA29_bit at DMA2_S0PAR.B29;
    const register unsigned short int PA30 = 30;
    sbit  PA30_bit at DMA2_S0PAR.B30;
    const register unsigned short int PA31 = 31;
    sbit  PA31_bit at DMA2_S0PAR.B31;

sfr unsigned long   volatile DMA2_S0M0AR          absolute 0x4002641C;
    const register unsigned short int M0A0 = 0;
    sbit  M0A0_bit at DMA2_S0M0AR.B0;
    const register unsigned short int M0A1 = 1;
    sbit  M0A1_bit at DMA2_S0M0AR.B1;
    const register unsigned short int M0A2 = 2;
    sbit  M0A2_bit at DMA2_S0M0AR.B2;
    const register unsigned short int M0A3 = 3;
    sbit  M0A3_bit at DMA2_S0M0AR.B3;
    const register unsigned short int M0A4 = 4;
    sbit  M0A4_bit at DMA2_S0M0AR.B4;
    const register unsigned short int M0A5 = 5;
    sbit  M0A5_bit at DMA2_S0M0AR.B5;
    const register unsigned short int M0A6 = 6;
    sbit  M0A6_bit at DMA2_S0M0AR.B6;
    const register unsigned short int M0A7 = 7;
    sbit  M0A7_bit at DMA2_S0M0AR.B7;
    const register unsigned short int M0A8 = 8;
    sbit  M0A8_bit at DMA2_S0M0AR.B8;
    const register unsigned short int M0A9 = 9;
    sbit  M0A9_bit at DMA2_S0M0AR.B9;
    const register unsigned short int M0A10 = 10;
    sbit  M0A10_bit at DMA2_S0M0AR.B10;
    const register unsigned short int M0A11 = 11;
    sbit  M0A11_bit at DMA2_S0M0AR.B11;
    const register unsigned short int M0A12 = 12;
    sbit  M0A12_bit at DMA2_S0M0AR.B12;
    const register unsigned short int M0A13 = 13;
    sbit  M0A13_bit at DMA2_S0M0AR.B13;
    const register unsigned short int M0A14 = 14;
    sbit  M0A14_bit at DMA2_S0M0AR.B14;
    const register unsigned short int M0A15 = 15;
    sbit  M0A15_bit at DMA2_S0M0AR.B15;
    const register unsigned short int M0A16 = 16;
    sbit  M0A16_bit at DMA2_S0M0AR.B16;
    const register unsigned short int M0A17 = 17;
    sbit  M0A17_bit at DMA2_S0M0AR.B17;
    const register unsigned short int M0A18 = 18;
    sbit  M0A18_bit at DMA2_S0M0AR.B18;
    const register unsigned short int M0A19 = 19;
    sbit  M0A19_bit at DMA2_S0M0AR.B19;
    const register unsigned short int M0A20 = 20;
    sbit  M0A20_bit at DMA2_S0M0AR.B20;
    const register unsigned short int M0A21 = 21;
    sbit  M0A21_bit at DMA2_S0M0AR.B21;
    const register unsigned short int M0A22 = 22;
    sbit  M0A22_bit at DMA2_S0M0AR.B22;
    const register unsigned short int M0A23 = 23;
    sbit  M0A23_bit at DMA2_S0M0AR.B23;
    const register unsigned short int M0A24 = 24;
    sbit  M0A24_bit at DMA2_S0M0AR.B24;
    const register unsigned short int M0A25 = 25;
    sbit  M0A25_bit at DMA2_S0M0AR.B25;
    const register unsigned short int M0A26 = 26;
    sbit  M0A26_bit at DMA2_S0M0AR.B26;
    const register unsigned short int M0A27 = 27;
    sbit  M0A27_bit at DMA2_S0M0AR.B27;
    const register unsigned short int M0A28 = 28;
    sbit  M0A28_bit at DMA2_S0M0AR.B28;
    const register unsigned short int M0A29 = 29;
    sbit  M0A29_bit at DMA2_S0M0AR.B29;
    const register unsigned short int M0A30 = 30;
    sbit  M0A30_bit at DMA2_S0M0AR.B30;
    const register unsigned short int M0A31 = 31;
    sbit  M0A31_bit at DMA2_S0M0AR.B31;

sfr unsigned long   volatile DMA2_S0M1AR          absolute 0x40026420;
    const register unsigned short int M1A0 = 0;
    sbit  M1A0_bit at DMA2_S0M1AR.B0;
    const register unsigned short int M1A1 = 1;
    sbit  M1A1_bit at DMA2_S0M1AR.B1;
    const register unsigned short int M1A2 = 2;
    sbit  M1A2_bit at DMA2_S0M1AR.B2;
    const register unsigned short int M1A3 = 3;
    sbit  M1A3_bit at DMA2_S0M1AR.B3;
    const register unsigned short int M1A4 = 4;
    sbit  M1A4_bit at DMA2_S0M1AR.B4;
    const register unsigned short int M1A5 = 5;
    sbit  M1A5_bit at DMA2_S0M1AR.B5;
    const register unsigned short int M1A6 = 6;
    sbit  M1A6_bit at DMA2_S0M1AR.B6;
    const register unsigned short int M1A7 = 7;
    sbit  M1A7_bit at DMA2_S0M1AR.B7;
    const register unsigned short int M1A8 = 8;
    sbit  M1A8_bit at DMA2_S0M1AR.B8;
    const register unsigned short int M1A9 = 9;
    sbit  M1A9_bit at DMA2_S0M1AR.B9;
    const register unsigned short int M1A10 = 10;
    sbit  M1A10_bit at DMA2_S0M1AR.B10;
    const register unsigned short int M1A11 = 11;
    sbit  M1A11_bit at DMA2_S0M1AR.B11;
    const register unsigned short int M1A12 = 12;
    sbit  M1A12_bit at DMA2_S0M1AR.B12;
    const register unsigned short int M1A13 = 13;
    sbit  M1A13_bit at DMA2_S0M1AR.B13;
    const register unsigned short int M1A14 = 14;
    sbit  M1A14_bit at DMA2_S0M1AR.B14;
    const register unsigned short int M1A15 = 15;
    sbit  M1A15_bit at DMA2_S0M1AR.B15;
    const register unsigned short int M1A16 = 16;
    sbit  M1A16_bit at DMA2_S0M1AR.B16;
    const register unsigned short int M1A17 = 17;
    sbit  M1A17_bit at DMA2_S0M1AR.B17;
    const register unsigned short int M1A18 = 18;
    sbit  M1A18_bit at DMA2_S0M1AR.B18;
    const register unsigned short int M1A19 = 19;
    sbit  M1A19_bit at DMA2_S0M1AR.B19;
    const register unsigned short int M1A20 = 20;
    sbit  M1A20_bit at DMA2_S0M1AR.B20;
    const register unsigned short int M1A21 = 21;
    sbit  M1A21_bit at DMA2_S0M1AR.B21;
    const register unsigned short int M1A22 = 22;
    sbit  M1A22_bit at DMA2_S0M1AR.B22;
    const register unsigned short int M1A23 = 23;
    sbit  M1A23_bit at DMA2_S0M1AR.B23;
    const register unsigned short int M1A24 = 24;
    sbit  M1A24_bit at DMA2_S0M1AR.B24;
    const register unsigned short int M1A25 = 25;
    sbit  M1A25_bit at DMA2_S0M1AR.B25;
    const register unsigned short int M1A26 = 26;
    sbit  M1A26_bit at DMA2_S0M1AR.B26;
    const register unsigned short int M1A27 = 27;
    sbit  M1A27_bit at DMA2_S0M1AR.B27;
    const register unsigned short int M1A28 = 28;
    sbit  M1A28_bit at DMA2_S0M1AR.B28;
    const register unsigned short int M1A29 = 29;
    sbit  M1A29_bit at DMA2_S0M1AR.B29;
    const register unsigned short int M1A30 = 30;
    sbit  M1A30_bit at DMA2_S0M1AR.B30;
    const register unsigned short int M1A31 = 31;
    sbit  M1A31_bit at DMA2_S0M1AR.B31;

sfr unsigned long   volatile DMA2_S0FCR           absolute 0x40026424;
    const register unsigned short int FEIE = 7;
    sbit  FEIE_bit at DMA2_S0FCR.B7;
    const register unsigned short int FS0 = 3;
    sbit  FS0_bit at DMA2_S0FCR.B3;
    const register unsigned short int FS1 = 4;
    sbit  FS1_bit at DMA2_S0FCR.B4;
    const register unsigned short int FS2 = 5;
    sbit  FS2_bit at DMA2_S0FCR.B5;
    const register unsigned short int DMDIS = 2;
    sbit  DMDIS_bit at DMA2_S0FCR.B2;
    const register unsigned short int FTH0 = 0;
    sbit  FTH0_bit at DMA2_S0FCR.B0;
    const register unsigned short int FTH1 = 1;
    sbit  FTH1_bit at DMA2_S0FCR.B1;

sfr unsigned long   volatile DMA2_S1CR            absolute 0x40026428;
    sbit  CHSEL0_DMA2_S1CR_bit at DMA2_S1CR.B25;
    sbit  CHSEL1_DMA2_S1CR_bit at DMA2_S1CR.B26;
    sbit  CHSEL2_DMA2_S1CR_bit at DMA2_S1CR.B27;
    sbit  MBURST0_DMA2_S1CR_bit at DMA2_S1CR.B23;
    sbit  MBURST1_DMA2_S1CR_bit at DMA2_S1CR.B24;
    sbit  PBURST0_DMA2_S1CR_bit at DMA2_S1CR.B21;
    sbit  PBURST1_DMA2_S1CR_bit at DMA2_S1CR.B22;
    const register unsigned short int ACK = 20;
    sbit  ACK_bit at DMA2_S1CR.B20;
    sbit  CT_DMA2_S1CR_bit at DMA2_S1CR.B19;
    sbit  DBM_DMA2_S1CR_bit at DMA2_S1CR.B18;
    sbit  PL0_DMA2_S1CR_bit at DMA2_S1CR.B16;
    sbit  PL1_DMA2_S1CR_bit at DMA2_S1CR.B17;
    sbit  PINCOS_DMA2_S1CR_bit at DMA2_S1CR.B15;
    sbit  MSIZE0_DMA2_S1CR_bit at DMA2_S1CR.B13;
    sbit  MSIZE1_DMA2_S1CR_bit at DMA2_S1CR.B14;
    sbit  PSIZE0_DMA2_S1CR_bit at DMA2_S1CR.B11;
    sbit  PSIZE1_DMA2_S1CR_bit at DMA2_S1CR.B12;
    sbit  MINC_DMA2_S1CR_bit at DMA2_S1CR.B10;
    sbit  PINC_DMA2_S1CR_bit at DMA2_S1CR.B9;
    sbit  CIRC_DMA2_S1CR_bit at DMA2_S1CR.B8;
    sbit  DIR0_DMA2_S1CR_bit at DMA2_S1CR.B6;
    sbit  DIR1_DMA2_S1CR_bit at DMA2_S1CR.B7;
    sbit  PFCTRL_DMA2_S1CR_bit at DMA2_S1CR.B5;
    sbit  TCIE_DMA2_S1CR_bit at DMA2_S1CR.B4;
    sbit  HTIE_DMA2_S1CR_bit at DMA2_S1CR.B3;
    sbit  TEIE_DMA2_S1CR_bit at DMA2_S1CR.B2;
    sbit  DMEIE_DMA2_S1CR_bit at DMA2_S1CR.B1;
    sbit  EN_DMA2_S1CR_bit at DMA2_S1CR.B0;

sfr unsigned long   volatile DMA2_S1NDTR          absolute 0x4002642C;
    sbit  NDT0_DMA2_S1NDTR_bit at DMA2_S1NDTR.B0;
    sbit  NDT1_DMA2_S1NDTR_bit at DMA2_S1NDTR.B1;
    sbit  NDT2_DMA2_S1NDTR_bit at DMA2_S1NDTR.B2;
    sbit  NDT3_DMA2_S1NDTR_bit at DMA2_S1NDTR.B3;
    sbit  NDT4_DMA2_S1NDTR_bit at DMA2_S1NDTR.B4;
    sbit  NDT5_DMA2_S1NDTR_bit at DMA2_S1NDTR.B5;
    sbit  NDT6_DMA2_S1NDTR_bit at DMA2_S1NDTR.B6;
    sbit  NDT7_DMA2_S1NDTR_bit at DMA2_S1NDTR.B7;
    sbit  NDT8_DMA2_S1NDTR_bit at DMA2_S1NDTR.B8;
    sbit  NDT9_DMA2_S1NDTR_bit at DMA2_S1NDTR.B9;
    sbit  NDT10_DMA2_S1NDTR_bit at DMA2_S1NDTR.B10;
    sbit  NDT11_DMA2_S1NDTR_bit at DMA2_S1NDTR.B11;
    sbit  NDT12_DMA2_S1NDTR_bit at DMA2_S1NDTR.B12;
    sbit  NDT13_DMA2_S1NDTR_bit at DMA2_S1NDTR.B13;
    sbit  NDT14_DMA2_S1NDTR_bit at DMA2_S1NDTR.B14;
    sbit  NDT15_DMA2_S1NDTR_bit at DMA2_S1NDTR.B15;

sfr unsigned long   volatile DMA2_S1PAR           absolute 0x40026430;
    sbit  PA0_DMA2_S1PAR_bit at DMA2_S1PAR.B0;
    sbit  PA1_DMA2_S1PAR_bit at DMA2_S1PAR.B1;
    sbit  PA2_DMA2_S1PAR_bit at DMA2_S1PAR.B2;
    sbit  PA3_DMA2_S1PAR_bit at DMA2_S1PAR.B3;
    sbit  PA4_DMA2_S1PAR_bit at DMA2_S1PAR.B4;
    sbit  PA5_DMA2_S1PAR_bit at DMA2_S1PAR.B5;
    sbit  PA6_DMA2_S1PAR_bit at DMA2_S1PAR.B6;
    sbit  PA7_DMA2_S1PAR_bit at DMA2_S1PAR.B7;
    sbit  PA8_DMA2_S1PAR_bit at DMA2_S1PAR.B8;
    sbit  PA9_DMA2_S1PAR_bit at DMA2_S1PAR.B9;
    sbit  PA10_DMA2_S1PAR_bit at DMA2_S1PAR.B10;
    sbit  PA11_DMA2_S1PAR_bit at DMA2_S1PAR.B11;
    sbit  PA12_DMA2_S1PAR_bit at DMA2_S1PAR.B12;
    sbit  PA13_DMA2_S1PAR_bit at DMA2_S1PAR.B13;
    sbit  PA14_DMA2_S1PAR_bit at DMA2_S1PAR.B14;
    sbit  PA15_DMA2_S1PAR_bit at DMA2_S1PAR.B15;
    sbit  PA16_DMA2_S1PAR_bit at DMA2_S1PAR.B16;
    sbit  PA17_DMA2_S1PAR_bit at DMA2_S1PAR.B17;
    sbit  PA18_DMA2_S1PAR_bit at DMA2_S1PAR.B18;
    sbit  PA19_DMA2_S1PAR_bit at DMA2_S1PAR.B19;
    sbit  PA20_DMA2_S1PAR_bit at DMA2_S1PAR.B20;
    sbit  PA21_DMA2_S1PAR_bit at DMA2_S1PAR.B21;
    sbit  PA22_DMA2_S1PAR_bit at DMA2_S1PAR.B22;
    sbit  PA23_DMA2_S1PAR_bit at DMA2_S1PAR.B23;
    sbit  PA24_DMA2_S1PAR_bit at DMA2_S1PAR.B24;
    sbit  PA25_DMA2_S1PAR_bit at DMA2_S1PAR.B25;
    sbit  PA26_DMA2_S1PAR_bit at DMA2_S1PAR.B26;
    sbit  PA27_DMA2_S1PAR_bit at DMA2_S1PAR.B27;
    sbit  PA28_DMA2_S1PAR_bit at DMA2_S1PAR.B28;
    sbit  PA29_DMA2_S1PAR_bit at DMA2_S1PAR.B29;
    sbit  PA30_DMA2_S1PAR_bit at DMA2_S1PAR.B30;
    sbit  PA31_DMA2_S1PAR_bit at DMA2_S1PAR.B31;

sfr unsigned long   volatile DMA2_S1M0AR          absolute 0x40026434;
    sbit  M0A0_DMA2_S1M0AR_bit at DMA2_S1M0AR.B0;
    sbit  M0A1_DMA2_S1M0AR_bit at DMA2_S1M0AR.B1;
    sbit  M0A2_DMA2_S1M0AR_bit at DMA2_S1M0AR.B2;
    sbit  M0A3_DMA2_S1M0AR_bit at DMA2_S1M0AR.B3;
    sbit  M0A4_DMA2_S1M0AR_bit at DMA2_S1M0AR.B4;
    sbit  M0A5_DMA2_S1M0AR_bit at DMA2_S1M0AR.B5;
    sbit  M0A6_DMA2_S1M0AR_bit at DMA2_S1M0AR.B6;
    sbit  M0A7_DMA2_S1M0AR_bit at DMA2_S1M0AR.B7;
    sbit  M0A8_DMA2_S1M0AR_bit at DMA2_S1M0AR.B8;
    sbit  M0A9_DMA2_S1M0AR_bit at DMA2_S1M0AR.B9;
    sbit  M0A10_DMA2_S1M0AR_bit at DMA2_S1M0AR.B10;
    sbit  M0A11_DMA2_S1M0AR_bit at DMA2_S1M0AR.B11;
    sbit  M0A12_DMA2_S1M0AR_bit at DMA2_S1M0AR.B12;
    sbit  M0A13_DMA2_S1M0AR_bit at DMA2_S1M0AR.B13;
    sbit  M0A14_DMA2_S1M0AR_bit at DMA2_S1M0AR.B14;
    sbit  M0A15_DMA2_S1M0AR_bit at DMA2_S1M0AR.B15;
    sbit  M0A16_DMA2_S1M0AR_bit at DMA2_S1M0AR.B16;
    sbit  M0A17_DMA2_S1M0AR_bit at DMA2_S1M0AR.B17;
    sbit  M0A18_DMA2_S1M0AR_bit at DMA2_S1M0AR.B18;
    sbit  M0A19_DMA2_S1M0AR_bit at DMA2_S1M0AR.B19;
    sbit  M0A20_DMA2_S1M0AR_bit at DMA2_S1M0AR.B20;
    sbit  M0A21_DMA2_S1M0AR_bit at DMA2_S1M0AR.B21;
    sbit  M0A22_DMA2_S1M0AR_bit at DMA2_S1M0AR.B22;
    sbit  M0A23_DMA2_S1M0AR_bit at DMA2_S1M0AR.B23;
    sbit  M0A24_DMA2_S1M0AR_bit at DMA2_S1M0AR.B24;
    sbit  M0A25_DMA2_S1M0AR_bit at DMA2_S1M0AR.B25;
    sbit  M0A26_DMA2_S1M0AR_bit at DMA2_S1M0AR.B26;
    sbit  M0A27_DMA2_S1M0AR_bit at DMA2_S1M0AR.B27;
    sbit  M0A28_DMA2_S1M0AR_bit at DMA2_S1M0AR.B28;
    sbit  M0A29_DMA2_S1M0AR_bit at DMA2_S1M0AR.B29;
    sbit  M0A30_DMA2_S1M0AR_bit at DMA2_S1M0AR.B30;
    sbit  M0A31_DMA2_S1M0AR_bit at DMA2_S1M0AR.B31;

sfr unsigned long   volatile DMA2_S1M1AR          absolute 0x40026438;
    sbit  M1A0_DMA2_S1M1AR_bit at DMA2_S1M1AR.B0;
    sbit  M1A1_DMA2_S1M1AR_bit at DMA2_S1M1AR.B1;
    sbit  M1A2_DMA2_S1M1AR_bit at DMA2_S1M1AR.B2;
    sbit  M1A3_DMA2_S1M1AR_bit at DMA2_S1M1AR.B3;
    sbit  M1A4_DMA2_S1M1AR_bit at DMA2_S1M1AR.B4;
    sbit  M1A5_DMA2_S1M1AR_bit at DMA2_S1M1AR.B5;
    sbit  M1A6_DMA2_S1M1AR_bit at DMA2_S1M1AR.B6;
    sbit  M1A7_DMA2_S1M1AR_bit at DMA2_S1M1AR.B7;
    sbit  M1A8_DMA2_S1M1AR_bit at DMA2_S1M1AR.B8;
    sbit  M1A9_DMA2_S1M1AR_bit at DMA2_S1M1AR.B9;
    sbit  M1A10_DMA2_S1M1AR_bit at DMA2_S1M1AR.B10;
    sbit  M1A11_DMA2_S1M1AR_bit at DMA2_S1M1AR.B11;
    sbit  M1A12_DMA2_S1M1AR_bit at DMA2_S1M1AR.B12;
    sbit  M1A13_DMA2_S1M1AR_bit at DMA2_S1M1AR.B13;
    sbit  M1A14_DMA2_S1M1AR_bit at DMA2_S1M1AR.B14;
    sbit  M1A15_DMA2_S1M1AR_bit at DMA2_S1M1AR.B15;
    sbit  M1A16_DMA2_S1M1AR_bit at DMA2_S1M1AR.B16;
    sbit  M1A17_DMA2_S1M1AR_bit at DMA2_S1M1AR.B17;
    sbit  M1A18_DMA2_S1M1AR_bit at DMA2_S1M1AR.B18;
    sbit  M1A19_DMA2_S1M1AR_bit at DMA2_S1M1AR.B19;
    sbit  M1A20_DMA2_S1M1AR_bit at DMA2_S1M1AR.B20;
    sbit  M1A21_DMA2_S1M1AR_bit at DMA2_S1M1AR.B21;
    sbit  M1A22_DMA2_S1M1AR_bit at DMA2_S1M1AR.B22;
    sbit  M1A23_DMA2_S1M1AR_bit at DMA2_S1M1AR.B23;
    sbit  M1A24_DMA2_S1M1AR_bit at DMA2_S1M1AR.B24;
    sbit  M1A25_DMA2_S1M1AR_bit at DMA2_S1M1AR.B25;
    sbit  M1A26_DMA2_S1M1AR_bit at DMA2_S1M1AR.B26;
    sbit  M1A27_DMA2_S1M1AR_bit at DMA2_S1M1AR.B27;
    sbit  M1A28_DMA2_S1M1AR_bit at DMA2_S1M1AR.B28;
    sbit  M1A29_DMA2_S1M1AR_bit at DMA2_S1M1AR.B29;
    sbit  M1A30_DMA2_S1M1AR_bit at DMA2_S1M1AR.B30;
    sbit  M1A31_DMA2_S1M1AR_bit at DMA2_S1M1AR.B31;

sfr unsigned long   volatile DMA2_S1FCR           absolute 0x4002643C;
    sbit  FEIE_DMA2_S1FCR_bit at DMA2_S1FCR.B7;
    sbit  FS0_DMA2_S1FCR_bit at DMA2_S1FCR.B3;
    sbit  FS1_DMA2_S1FCR_bit at DMA2_S1FCR.B4;
    sbit  FS2_DMA2_S1FCR_bit at DMA2_S1FCR.B5;
    sbit  DMDIS_DMA2_S1FCR_bit at DMA2_S1FCR.B2;
    sbit  FTH0_DMA2_S1FCR_bit at DMA2_S1FCR.B0;
    sbit  FTH1_DMA2_S1FCR_bit at DMA2_S1FCR.B1;

sfr unsigned long   volatile DMA2_S2CR            absolute 0x40026440;
    sbit  CHSEL0_DMA2_S2CR_bit at DMA2_S2CR.B25;
    sbit  CHSEL1_DMA2_S2CR_bit at DMA2_S2CR.B26;
    sbit  CHSEL2_DMA2_S2CR_bit at DMA2_S2CR.B27;
    sbit  MBURST0_DMA2_S2CR_bit at DMA2_S2CR.B23;
    sbit  MBURST1_DMA2_S2CR_bit at DMA2_S2CR.B24;
    sbit  PBURST0_DMA2_S2CR_bit at DMA2_S2CR.B21;
    sbit  PBURST1_DMA2_S2CR_bit at DMA2_S2CR.B22;
    sbit  ACK_DMA2_S2CR_bit at DMA2_S2CR.B20;
    sbit  CT_DMA2_S2CR_bit at DMA2_S2CR.B19;
    sbit  DBM_DMA2_S2CR_bit at DMA2_S2CR.B18;
    sbit  PL0_DMA2_S2CR_bit at DMA2_S2CR.B16;
    sbit  PL1_DMA2_S2CR_bit at DMA2_S2CR.B17;
    sbit  PINCOS_DMA2_S2CR_bit at DMA2_S2CR.B15;
    sbit  MSIZE0_DMA2_S2CR_bit at DMA2_S2CR.B13;
    sbit  MSIZE1_DMA2_S2CR_bit at DMA2_S2CR.B14;
    sbit  PSIZE0_DMA2_S2CR_bit at DMA2_S2CR.B11;
    sbit  PSIZE1_DMA2_S2CR_bit at DMA2_S2CR.B12;
    sbit  MINC_DMA2_S2CR_bit at DMA2_S2CR.B10;
    sbit  PINC_DMA2_S2CR_bit at DMA2_S2CR.B9;
    sbit  CIRC_DMA2_S2CR_bit at DMA2_S2CR.B8;
    sbit  DIR0_DMA2_S2CR_bit at DMA2_S2CR.B6;
    sbit  DIR1_DMA2_S2CR_bit at DMA2_S2CR.B7;
    sbit  PFCTRL_DMA2_S2CR_bit at DMA2_S2CR.B5;
    sbit  TCIE_DMA2_S2CR_bit at DMA2_S2CR.B4;
    sbit  HTIE_DMA2_S2CR_bit at DMA2_S2CR.B3;
    sbit  TEIE_DMA2_S2CR_bit at DMA2_S2CR.B2;
    sbit  DMEIE_DMA2_S2CR_bit at DMA2_S2CR.B1;
    sbit  EN_DMA2_S2CR_bit at DMA2_S2CR.B0;

sfr unsigned long   volatile DMA2_S2NDTR          absolute 0x40026444;
    sbit  NDT0_DMA2_S2NDTR_bit at DMA2_S2NDTR.B0;
    sbit  NDT1_DMA2_S2NDTR_bit at DMA2_S2NDTR.B1;
    sbit  NDT2_DMA2_S2NDTR_bit at DMA2_S2NDTR.B2;
    sbit  NDT3_DMA2_S2NDTR_bit at DMA2_S2NDTR.B3;
    sbit  NDT4_DMA2_S2NDTR_bit at DMA2_S2NDTR.B4;
    sbit  NDT5_DMA2_S2NDTR_bit at DMA2_S2NDTR.B5;
    sbit  NDT6_DMA2_S2NDTR_bit at DMA2_S2NDTR.B6;
    sbit  NDT7_DMA2_S2NDTR_bit at DMA2_S2NDTR.B7;
    sbit  NDT8_DMA2_S2NDTR_bit at DMA2_S2NDTR.B8;
    sbit  NDT9_DMA2_S2NDTR_bit at DMA2_S2NDTR.B9;
    sbit  NDT10_DMA2_S2NDTR_bit at DMA2_S2NDTR.B10;
    sbit  NDT11_DMA2_S2NDTR_bit at DMA2_S2NDTR.B11;
    sbit  NDT12_DMA2_S2NDTR_bit at DMA2_S2NDTR.B12;
    sbit  NDT13_DMA2_S2NDTR_bit at DMA2_S2NDTR.B13;
    sbit  NDT14_DMA2_S2NDTR_bit at DMA2_S2NDTR.B14;
    sbit  NDT15_DMA2_S2NDTR_bit at DMA2_S2NDTR.B15;

sfr unsigned long   volatile DMA2_S2PAR           absolute 0x40026448;
    sbit  PA0_DMA2_S2PAR_bit at DMA2_S2PAR.B0;
    sbit  PA1_DMA2_S2PAR_bit at DMA2_S2PAR.B1;
    sbit  PA2_DMA2_S2PAR_bit at DMA2_S2PAR.B2;
    sbit  PA3_DMA2_S2PAR_bit at DMA2_S2PAR.B3;
    sbit  PA4_DMA2_S2PAR_bit at DMA2_S2PAR.B4;
    sbit  PA5_DMA2_S2PAR_bit at DMA2_S2PAR.B5;
    sbit  PA6_DMA2_S2PAR_bit at DMA2_S2PAR.B6;
    sbit  PA7_DMA2_S2PAR_bit at DMA2_S2PAR.B7;
    sbit  PA8_DMA2_S2PAR_bit at DMA2_S2PAR.B8;
    sbit  PA9_DMA2_S2PAR_bit at DMA2_S2PAR.B9;
    sbit  PA10_DMA2_S2PAR_bit at DMA2_S2PAR.B10;
    sbit  PA11_DMA2_S2PAR_bit at DMA2_S2PAR.B11;
    sbit  PA12_DMA2_S2PAR_bit at DMA2_S2PAR.B12;
    sbit  PA13_DMA2_S2PAR_bit at DMA2_S2PAR.B13;
    sbit  PA14_DMA2_S2PAR_bit at DMA2_S2PAR.B14;
    sbit  PA15_DMA2_S2PAR_bit at DMA2_S2PAR.B15;
    sbit  PA16_DMA2_S2PAR_bit at DMA2_S2PAR.B16;
    sbit  PA17_DMA2_S2PAR_bit at DMA2_S2PAR.B17;
    sbit  PA18_DMA2_S2PAR_bit at DMA2_S2PAR.B18;
    sbit  PA19_DMA2_S2PAR_bit at DMA2_S2PAR.B19;
    sbit  PA20_DMA2_S2PAR_bit at DMA2_S2PAR.B20;
    sbit  PA21_DMA2_S2PAR_bit at DMA2_S2PAR.B21;
    sbit  PA22_DMA2_S2PAR_bit at DMA2_S2PAR.B22;
    sbit  PA23_DMA2_S2PAR_bit at DMA2_S2PAR.B23;
    sbit  PA24_DMA2_S2PAR_bit at DMA2_S2PAR.B24;
    sbit  PA25_DMA2_S2PAR_bit at DMA2_S2PAR.B25;
    sbit  PA26_DMA2_S2PAR_bit at DMA2_S2PAR.B26;
    sbit  PA27_DMA2_S2PAR_bit at DMA2_S2PAR.B27;
    sbit  PA28_DMA2_S2PAR_bit at DMA2_S2PAR.B28;
    sbit  PA29_DMA2_S2PAR_bit at DMA2_S2PAR.B29;
    sbit  PA30_DMA2_S2PAR_bit at DMA2_S2PAR.B30;
    sbit  PA31_DMA2_S2PAR_bit at DMA2_S2PAR.B31;

sfr unsigned long   volatile DMA2_S2M0AR          absolute 0x4002644C;
    sbit  M0A0_DMA2_S2M0AR_bit at DMA2_S2M0AR.B0;
    sbit  M0A1_DMA2_S2M0AR_bit at DMA2_S2M0AR.B1;
    sbit  M0A2_DMA2_S2M0AR_bit at DMA2_S2M0AR.B2;
    sbit  M0A3_DMA2_S2M0AR_bit at DMA2_S2M0AR.B3;
    sbit  M0A4_DMA2_S2M0AR_bit at DMA2_S2M0AR.B4;
    sbit  M0A5_DMA2_S2M0AR_bit at DMA2_S2M0AR.B5;
    sbit  M0A6_DMA2_S2M0AR_bit at DMA2_S2M0AR.B6;
    sbit  M0A7_DMA2_S2M0AR_bit at DMA2_S2M0AR.B7;
    sbit  M0A8_DMA2_S2M0AR_bit at DMA2_S2M0AR.B8;
    sbit  M0A9_DMA2_S2M0AR_bit at DMA2_S2M0AR.B9;
    sbit  M0A10_DMA2_S2M0AR_bit at DMA2_S2M0AR.B10;
    sbit  M0A11_DMA2_S2M0AR_bit at DMA2_S2M0AR.B11;
    sbit  M0A12_DMA2_S2M0AR_bit at DMA2_S2M0AR.B12;
    sbit  M0A13_DMA2_S2M0AR_bit at DMA2_S2M0AR.B13;
    sbit  M0A14_DMA2_S2M0AR_bit at DMA2_S2M0AR.B14;
    sbit  M0A15_DMA2_S2M0AR_bit at DMA2_S2M0AR.B15;
    sbit  M0A16_DMA2_S2M0AR_bit at DMA2_S2M0AR.B16;
    sbit  M0A17_DMA2_S2M0AR_bit at DMA2_S2M0AR.B17;
    sbit  M0A18_DMA2_S2M0AR_bit at DMA2_S2M0AR.B18;
    sbit  M0A19_DMA2_S2M0AR_bit at DMA2_S2M0AR.B19;
    sbit  M0A20_DMA2_S2M0AR_bit at DMA2_S2M0AR.B20;
    sbit  M0A21_DMA2_S2M0AR_bit at DMA2_S2M0AR.B21;
    sbit  M0A22_DMA2_S2M0AR_bit at DMA2_S2M0AR.B22;
    sbit  M0A23_DMA2_S2M0AR_bit at DMA2_S2M0AR.B23;
    sbit  M0A24_DMA2_S2M0AR_bit at DMA2_S2M0AR.B24;
    sbit  M0A25_DMA2_S2M0AR_bit at DMA2_S2M0AR.B25;
    sbit  M0A26_DMA2_S2M0AR_bit at DMA2_S2M0AR.B26;
    sbit  M0A27_DMA2_S2M0AR_bit at DMA2_S2M0AR.B27;
    sbit  M0A28_DMA2_S2M0AR_bit at DMA2_S2M0AR.B28;
    sbit  M0A29_DMA2_S2M0AR_bit at DMA2_S2M0AR.B29;
    sbit  M0A30_DMA2_S2M0AR_bit at DMA2_S2M0AR.B30;
    sbit  M0A31_DMA2_S2M0AR_bit at DMA2_S2M0AR.B31;

sfr unsigned long   volatile DMA2_S2M1AR          absolute 0x40026450;
    sbit  M1A0_DMA2_S2M1AR_bit at DMA2_S2M1AR.B0;
    sbit  M1A1_DMA2_S2M1AR_bit at DMA2_S2M1AR.B1;
    sbit  M1A2_DMA2_S2M1AR_bit at DMA2_S2M1AR.B2;
    sbit  M1A3_DMA2_S2M1AR_bit at DMA2_S2M1AR.B3;
    sbit  M1A4_DMA2_S2M1AR_bit at DMA2_S2M1AR.B4;
    sbit  M1A5_DMA2_S2M1AR_bit at DMA2_S2M1AR.B5;
    sbit  M1A6_DMA2_S2M1AR_bit at DMA2_S2M1AR.B6;
    sbit  M1A7_DMA2_S2M1AR_bit at DMA2_S2M1AR.B7;
    sbit  M1A8_DMA2_S2M1AR_bit at DMA2_S2M1AR.B8;
    sbit  M1A9_DMA2_S2M1AR_bit at DMA2_S2M1AR.B9;
    sbit  M1A10_DMA2_S2M1AR_bit at DMA2_S2M1AR.B10;
    sbit  M1A11_DMA2_S2M1AR_bit at DMA2_S2M1AR.B11;
    sbit  M1A12_DMA2_S2M1AR_bit at DMA2_S2M1AR.B12;
    sbit  M1A13_DMA2_S2M1AR_bit at DMA2_S2M1AR.B13;
    sbit  M1A14_DMA2_S2M1AR_bit at DMA2_S2M1AR.B14;
    sbit  M1A15_DMA2_S2M1AR_bit at DMA2_S2M1AR.B15;
    sbit  M1A16_DMA2_S2M1AR_bit at DMA2_S2M1AR.B16;
    sbit  M1A17_DMA2_S2M1AR_bit at DMA2_S2M1AR.B17;
    sbit  M1A18_DMA2_S2M1AR_bit at DMA2_S2M1AR.B18;
    sbit  M1A19_DMA2_S2M1AR_bit at DMA2_S2M1AR.B19;
    sbit  M1A20_DMA2_S2M1AR_bit at DMA2_S2M1AR.B20;
    sbit  M1A21_DMA2_S2M1AR_bit at DMA2_S2M1AR.B21;
    sbit  M1A22_DMA2_S2M1AR_bit at DMA2_S2M1AR.B22;
    sbit  M1A23_DMA2_S2M1AR_bit at DMA2_S2M1AR.B23;
    sbit  M1A24_DMA2_S2M1AR_bit at DMA2_S2M1AR.B24;
    sbit  M1A25_DMA2_S2M1AR_bit at DMA2_S2M1AR.B25;
    sbit  M1A26_DMA2_S2M1AR_bit at DMA2_S2M1AR.B26;
    sbit  M1A27_DMA2_S2M1AR_bit at DMA2_S2M1AR.B27;
    sbit  M1A28_DMA2_S2M1AR_bit at DMA2_S2M1AR.B28;
    sbit  M1A29_DMA2_S2M1AR_bit at DMA2_S2M1AR.B29;
    sbit  M1A30_DMA2_S2M1AR_bit at DMA2_S2M1AR.B30;
    sbit  M1A31_DMA2_S2M1AR_bit at DMA2_S2M1AR.B31;

sfr unsigned long   volatile DMA2_S2FCR           absolute 0x40026454;
    sbit  FEIE_DMA2_S2FCR_bit at DMA2_S2FCR.B7;
    sbit  FS0_DMA2_S2FCR_bit at DMA2_S2FCR.B3;
    sbit  FS1_DMA2_S2FCR_bit at DMA2_S2FCR.B4;
    sbit  FS2_DMA2_S2FCR_bit at DMA2_S2FCR.B5;
    sbit  DMDIS_DMA2_S2FCR_bit at DMA2_S2FCR.B2;
    sbit  FTH0_DMA2_S2FCR_bit at DMA2_S2FCR.B0;
    sbit  FTH1_DMA2_S2FCR_bit at DMA2_S2FCR.B1;

sfr unsigned long   volatile DMA2_S3CR            absolute 0x40026458;
    sbit  CHSEL0_DMA2_S3CR_bit at DMA2_S3CR.B25;
    sbit  CHSEL1_DMA2_S3CR_bit at DMA2_S3CR.B26;
    sbit  CHSEL2_DMA2_S3CR_bit at DMA2_S3CR.B27;
    sbit  MBURST0_DMA2_S3CR_bit at DMA2_S3CR.B23;
    sbit  MBURST1_DMA2_S3CR_bit at DMA2_S3CR.B24;
    sbit  PBURST0_DMA2_S3CR_bit at DMA2_S3CR.B21;
    sbit  PBURST1_DMA2_S3CR_bit at DMA2_S3CR.B22;
    sbit  ACK_DMA2_S3CR_bit at DMA2_S3CR.B20;
    sbit  CT_DMA2_S3CR_bit at DMA2_S3CR.B19;
    sbit  DBM_DMA2_S3CR_bit at DMA2_S3CR.B18;
    sbit  PL0_DMA2_S3CR_bit at DMA2_S3CR.B16;
    sbit  PL1_DMA2_S3CR_bit at DMA2_S3CR.B17;
    sbit  PINCOS_DMA2_S3CR_bit at DMA2_S3CR.B15;
    sbit  MSIZE0_DMA2_S3CR_bit at DMA2_S3CR.B13;
    sbit  MSIZE1_DMA2_S3CR_bit at DMA2_S3CR.B14;
    sbit  PSIZE0_DMA2_S3CR_bit at DMA2_S3CR.B11;
    sbit  PSIZE1_DMA2_S3CR_bit at DMA2_S3CR.B12;
    sbit  MINC_DMA2_S3CR_bit at DMA2_S3CR.B10;
    sbit  PINC_DMA2_S3CR_bit at DMA2_S3CR.B9;
    sbit  CIRC_DMA2_S3CR_bit at DMA2_S3CR.B8;
    sbit  DIR0_DMA2_S3CR_bit at DMA2_S3CR.B6;
    sbit  DIR1_DMA2_S3CR_bit at DMA2_S3CR.B7;
    sbit  PFCTRL_DMA2_S3CR_bit at DMA2_S3CR.B5;
    sbit  TCIE_DMA2_S3CR_bit at DMA2_S3CR.B4;
    sbit  HTIE_DMA2_S3CR_bit at DMA2_S3CR.B3;
    sbit  TEIE_DMA2_S3CR_bit at DMA2_S3CR.B2;
    sbit  DMEIE_DMA2_S3CR_bit at DMA2_S3CR.B1;
    sbit  EN_DMA2_S3CR_bit at DMA2_S3CR.B0;

sfr unsigned long   volatile DMA2_S3NDTR          absolute 0x4002645C;
    sbit  NDT0_DMA2_S3NDTR_bit at DMA2_S3NDTR.B0;
    sbit  NDT1_DMA2_S3NDTR_bit at DMA2_S3NDTR.B1;
    sbit  NDT2_DMA2_S3NDTR_bit at DMA2_S3NDTR.B2;
    sbit  NDT3_DMA2_S3NDTR_bit at DMA2_S3NDTR.B3;
    sbit  NDT4_DMA2_S3NDTR_bit at DMA2_S3NDTR.B4;
    sbit  NDT5_DMA2_S3NDTR_bit at DMA2_S3NDTR.B5;
    sbit  NDT6_DMA2_S3NDTR_bit at DMA2_S3NDTR.B6;
    sbit  NDT7_DMA2_S3NDTR_bit at DMA2_S3NDTR.B7;
    sbit  NDT8_DMA2_S3NDTR_bit at DMA2_S3NDTR.B8;
    sbit  NDT9_DMA2_S3NDTR_bit at DMA2_S3NDTR.B9;
    sbit  NDT10_DMA2_S3NDTR_bit at DMA2_S3NDTR.B10;
    sbit  NDT11_DMA2_S3NDTR_bit at DMA2_S3NDTR.B11;
    sbit  NDT12_DMA2_S3NDTR_bit at DMA2_S3NDTR.B12;
    sbit  NDT13_DMA2_S3NDTR_bit at DMA2_S3NDTR.B13;
    sbit  NDT14_DMA2_S3NDTR_bit at DMA2_S3NDTR.B14;
    sbit  NDT15_DMA2_S3NDTR_bit at DMA2_S3NDTR.B15;

sfr unsigned long   volatile DMA2_S3PAR           absolute 0x40026460;
    sbit  PA0_DMA2_S3PAR_bit at DMA2_S3PAR.B0;
    sbit  PA1_DMA2_S3PAR_bit at DMA2_S3PAR.B1;
    sbit  PA2_DMA2_S3PAR_bit at DMA2_S3PAR.B2;
    sbit  PA3_DMA2_S3PAR_bit at DMA2_S3PAR.B3;
    sbit  PA4_DMA2_S3PAR_bit at DMA2_S3PAR.B4;
    sbit  PA5_DMA2_S3PAR_bit at DMA2_S3PAR.B5;
    sbit  PA6_DMA2_S3PAR_bit at DMA2_S3PAR.B6;
    sbit  PA7_DMA2_S3PAR_bit at DMA2_S3PAR.B7;
    sbit  PA8_DMA2_S3PAR_bit at DMA2_S3PAR.B8;
    sbit  PA9_DMA2_S3PAR_bit at DMA2_S3PAR.B9;
    sbit  PA10_DMA2_S3PAR_bit at DMA2_S3PAR.B10;
    sbit  PA11_DMA2_S3PAR_bit at DMA2_S3PAR.B11;
    sbit  PA12_DMA2_S3PAR_bit at DMA2_S3PAR.B12;
    sbit  PA13_DMA2_S3PAR_bit at DMA2_S3PAR.B13;
    sbit  PA14_DMA2_S3PAR_bit at DMA2_S3PAR.B14;
    sbit  PA15_DMA2_S3PAR_bit at DMA2_S3PAR.B15;
    sbit  PA16_DMA2_S3PAR_bit at DMA2_S3PAR.B16;
    sbit  PA17_DMA2_S3PAR_bit at DMA2_S3PAR.B17;
    sbit  PA18_DMA2_S3PAR_bit at DMA2_S3PAR.B18;
    sbit  PA19_DMA2_S3PAR_bit at DMA2_S3PAR.B19;
    sbit  PA20_DMA2_S3PAR_bit at DMA2_S3PAR.B20;
    sbit  PA21_DMA2_S3PAR_bit at DMA2_S3PAR.B21;
    sbit  PA22_DMA2_S3PAR_bit at DMA2_S3PAR.B22;
    sbit  PA23_DMA2_S3PAR_bit at DMA2_S3PAR.B23;
    sbit  PA24_DMA2_S3PAR_bit at DMA2_S3PAR.B24;
    sbit  PA25_DMA2_S3PAR_bit at DMA2_S3PAR.B25;
    sbit  PA26_DMA2_S3PAR_bit at DMA2_S3PAR.B26;
    sbit  PA27_DMA2_S3PAR_bit at DMA2_S3PAR.B27;
    sbit  PA28_DMA2_S3PAR_bit at DMA2_S3PAR.B28;
    sbit  PA29_DMA2_S3PAR_bit at DMA2_S3PAR.B29;
    sbit  PA30_DMA2_S3PAR_bit at DMA2_S3PAR.B30;
    sbit  PA31_DMA2_S3PAR_bit at DMA2_S3PAR.B31;

sfr unsigned long   volatile DMA2_S3M0AR          absolute 0x40026464;
    sbit  M0A0_DMA2_S3M0AR_bit at DMA2_S3M0AR.B0;
    sbit  M0A1_DMA2_S3M0AR_bit at DMA2_S3M0AR.B1;
    sbit  M0A2_DMA2_S3M0AR_bit at DMA2_S3M0AR.B2;
    sbit  M0A3_DMA2_S3M0AR_bit at DMA2_S3M0AR.B3;
    sbit  M0A4_DMA2_S3M0AR_bit at DMA2_S3M0AR.B4;
    sbit  M0A5_DMA2_S3M0AR_bit at DMA2_S3M0AR.B5;
    sbit  M0A6_DMA2_S3M0AR_bit at DMA2_S3M0AR.B6;
    sbit  M0A7_DMA2_S3M0AR_bit at DMA2_S3M0AR.B7;
    sbit  M0A8_DMA2_S3M0AR_bit at DMA2_S3M0AR.B8;
    sbit  M0A9_DMA2_S3M0AR_bit at DMA2_S3M0AR.B9;
    sbit  M0A10_DMA2_S3M0AR_bit at DMA2_S3M0AR.B10;
    sbit  M0A11_DMA2_S3M0AR_bit at DMA2_S3M0AR.B11;
    sbit  M0A12_DMA2_S3M0AR_bit at DMA2_S3M0AR.B12;
    sbit  M0A13_DMA2_S3M0AR_bit at DMA2_S3M0AR.B13;
    sbit  M0A14_DMA2_S3M0AR_bit at DMA2_S3M0AR.B14;
    sbit  M0A15_DMA2_S3M0AR_bit at DMA2_S3M0AR.B15;
    sbit  M0A16_DMA2_S3M0AR_bit at DMA2_S3M0AR.B16;
    sbit  M0A17_DMA2_S3M0AR_bit at DMA2_S3M0AR.B17;
    sbit  M0A18_DMA2_S3M0AR_bit at DMA2_S3M0AR.B18;
    sbit  M0A19_DMA2_S3M0AR_bit at DMA2_S3M0AR.B19;
    sbit  M0A20_DMA2_S3M0AR_bit at DMA2_S3M0AR.B20;
    sbit  M0A21_DMA2_S3M0AR_bit at DMA2_S3M0AR.B21;
    sbit  M0A22_DMA2_S3M0AR_bit at DMA2_S3M0AR.B22;
    sbit  M0A23_DMA2_S3M0AR_bit at DMA2_S3M0AR.B23;
    sbit  M0A24_DMA2_S3M0AR_bit at DMA2_S3M0AR.B24;
    sbit  M0A25_DMA2_S3M0AR_bit at DMA2_S3M0AR.B25;
    sbit  M0A26_DMA2_S3M0AR_bit at DMA2_S3M0AR.B26;
    sbit  M0A27_DMA2_S3M0AR_bit at DMA2_S3M0AR.B27;
    sbit  M0A28_DMA2_S3M0AR_bit at DMA2_S3M0AR.B28;
    sbit  M0A29_DMA2_S3M0AR_bit at DMA2_S3M0AR.B29;
    sbit  M0A30_DMA2_S3M0AR_bit at DMA2_S3M0AR.B30;
    sbit  M0A31_DMA2_S3M0AR_bit at DMA2_S3M0AR.B31;

sfr unsigned long   volatile DMA2_S3M1AR          absolute 0x40026468;
    sbit  M1A0_DMA2_S3M1AR_bit at DMA2_S3M1AR.B0;
    sbit  M1A1_DMA2_S3M1AR_bit at DMA2_S3M1AR.B1;
    sbit  M1A2_DMA2_S3M1AR_bit at DMA2_S3M1AR.B2;
    sbit  M1A3_DMA2_S3M1AR_bit at DMA2_S3M1AR.B3;
    sbit  M1A4_DMA2_S3M1AR_bit at DMA2_S3M1AR.B4;
    sbit  M1A5_DMA2_S3M1AR_bit at DMA2_S3M1AR.B5;
    sbit  M1A6_DMA2_S3M1AR_bit at DMA2_S3M1AR.B6;
    sbit  M1A7_DMA2_S3M1AR_bit at DMA2_S3M1AR.B7;
    sbit  M1A8_DMA2_S3M1AR_bit at DMA2_S3M1AR.B8;
    sbit  M1A9_DMA2_S3M1AR_bit at DMA2_S3M1AR.B9;
    sbit  M1A10_DMA2_S3M1AR_bit at DMA2_S3M1AR.B10;
    sbit  M1A11_DMA2_S3M1AR_bit at DMA2_S3M1AR.B11;
    sbit  M1A12_DMA2_S3M1AR_bit at DMA2_S3M1AR.B12;
    sbit  M1A13_DMA2_S3M1AR_bit at DMA2_S3M1AR.B13;
    sbit  M1A14_DMA2_S3M1AR_bit at DMA2_S3M1AR.B14;
    sbit  M1A15_DMA2_S3M1AR_bit at DMA2_S3M1AR.B15;
    sbit  M1A16_DMA2_S3M1AR_bit at DMA2_S3M1AR.B16;
    sbit  M1A17_DMA2_S3M1AR_bit at DMA2_S3M1AR.B17;
    sbit  M1A18_DMA2_S3M1AR_bit at DMA2_S3M1AR.B18;
    sbit  M1A19_DMA2_S3M1AR_bit at DMA2_S3M1AR.B19;
    sbit  M1A20_DMA2_S3M1AR_bit at DMA2_S3M1AR.B20;
    sbit  M1A21_DMA2_S3M1AR_bit at DMA2_S3M1AR.B21;
    sbit  M1A22_DMA2_S3M1AR_bit at DMA2_S3M1AR.B22;
    sbit  M1A23_DMA2_S3M1AR_bit at DMA2_S3M1AR.B23;
    sbit  M1A24_DMA2_S3M1AR_bit at DMA2_S3M1AR.B24;
    sbit  M1A25_DMA2_S3M1AR_bit at DMA2_S3M1AR.B25;
    sbit  M1A26_DMA2_S3M1AR_bit at DMA2_S3M1AR.B26;
    sbit  M1A27_DMA2_S3M1AR_bit at DMA2_S3M1AR.B27;
    sbit  M1A28_DMA2_S3M1AR_bit at DMA2_S3M1AR.B28;
    sbit  M1A29_DMA2_S3M1AR_bit at DMA2_S3M1AR.B29;
    sbit  M1A30_DMA2_S3M1AR_bit at DMA2_S3M1AR.B30;
    sbit  M1A31_DMA2_S3M1AR_bit at DMA2_S3M1AR.B31;

sfr unsigned long   volatile DMA2_S3FCR           absolute 0x4002646C;
    sbit  FEIE_DMA2_S3FCR_bit at DMA2_S3FCR.B7;
    sbit  FS0_DMA2_S3FCR_bit at DMA2_S3FCR.B3;
    sbit  FS1_DMA2_S3FCR_bit at DMA2_S3FCR.B4;
    sbit  FS2_DMA2_S3FCR_bit at DMA2_S3FCR.B5;
    sbit  DMDIS_DMA2_S3FCR_bit at DMA2_S3FCR.B2;
    sbit  FTH0_DMA2_S3FCR_bit at DMA2_S3FCR.B0;
    sbit  FTH1_DMA2_S3FCR_bit at DMA2_S3FCR.B1;

sfr unsigned long   volatile DMA2_S4CR            absolute 0x40026470;
    sbit  CHSEL0_DMA2_S4CR_bit at DMA2_S4CR.B25;
    sbit  CHSEL1_DMA2_S4CR_bit at DMA2_S4CR.B26;
    sbit  CHSEL2_DMA2_S4CR_bit at DMA2_S4CR.B27;
    sbit  MBURST0_DMA2_S4CR_bit at DMA2_S4CR.B23;
    sbit  MBURST1_DMA2_S4CR_bit at DMA2_S4CR.B24;
    sbit  PBURST0_DMA2_S4CR_bit at DMA2_S4CR.B21;
    sbit  PBURST1_DMA2_S4CR_bit at DMA2_S4CR.B22;
    sbit  ACK_DMA2_S4CR_bit at DMA2_S4CR.B20;
    sbit  CT_DMA2_S4CR_bit at DMA2_S4CR.B19;
    sbit  DBM_DMA2_S4CR_bit at DMA2_S4CR.B18;
    sbit  PL0_DMA2_S4CR_bit at DMA2_S4CR.B16;
    sbit  PL1_DMA2_S4CR_bit at DMA2_S4CR.B17;
    sbit  PINCOS_DMA2_S4CR_bit at DMA2_S4CR.B15;
    sbit  MSIZE0_DMA2_S4CR_bit at DMA2_S4CR.B13;
    sbit  MSIZE1_DMA2_S4CR_bit at DMA2_S4CR.B14;
    sbit  PSIZE0_DMA2_S4CR_bit at DMA2_S4CR.B11;
    sbit  PSIZE1_DMA2_S4CR_bit at DMA2_S4CR.B12;
    sbit  MINC_DMA2_S4CR_bit at DMA2_S4CR.B10;
    sbit  PINC_DMA2_S4CR_bit at DMA2_S4CR.B9;
    sbit  CIRC_DMA2_S4CR_bit at DMA2_S4CR.B8;
    sbit  DIR0_DMA2_S4CR_bit at DMA2_S4CR.B6;
    sbit  DIR1_DMA2_S4CR_bit at DMA2_S4CR.B7;
    sbit  PFCTRL_DMA2_S4CR_bit at DMA2_S4CR.B5;
    sbit  TCIE_DMA2_S4CR_bit at DMA2_S4CR.B4;
    sbit  HTIE_DMA2_S4CR_bit at DMA2_S4CR.B3;
    sbit  TEIE_DMA2_S4CR_bit at DMA2_S4CR.B2;
    sbit  DMEIE_DMA2_S4CR_bit at DMA2_S4CR.B1;
    sbit  EN_DMA2_S4CR_bit at DMA2_S4CR.B0;

sfr unsigned long   volatile DMA2_S4NDTR          absolute 0x40026474;
    sbit  NDT0_DMA2_S4NDTR_bit at DMA2_S4NDTR.B0;
    sbit  NDT1_DMA2_S4NDTR_bit at DMA2_S4NDTR.B1;
    sbit  NDT2_DMA2_S4NDTR_bit at DMA2_S4NDTR.B2;
    sbit  NDT3_DMA2_S4NDTR_bit at DMA2_S4NDTR.B3;
    sbit  NDT4_DMA2_S4NDTR_bit at DMA2_S4NDTR.B4;
    sbit  NDT5_DMA2_S4NDTR_bit at DMA2_S4NDTR.B5;
    sbit  NDT6_DMA2_S4NDTR_bit at DMA2_S4NDTR.B6;
    sbit  NDT7_DMA2_S4NDTR_bit at DMA2_S4NDTR.B7;
    sbit  NDT8_DMA2_S4NDTR_bit at DMA2_S4NDTR.B8;
    sbit  NDT9_DMA2_S4NDTR_bit at DMA2_S4NDTR.B9;
    sbit  NDT10_DMA2_S4NDTR_bit at DMA2_S4NDTR.B10;
    sbit  NDT11_DMA2_S4NDTR_bit at DMA2_S4NDTR.B11;
    sbit  NDT12_DMA2_S4NDTR_bit at DMA2_S4NDTR.B12;
    sbit  NDT13_DMA2_S4NDTR_bit at DMA2_S4NDTR.B13;
    sbit  NDT14_DMA2_S4NDTR_bit at DMA2_S4NDTR.B14;
    sbit  NDT15_DMA2_S4NDTR_bit at DMA2_S4NDTR.B15;

sfr unsigned long   volatile DMA2_S4PAR           absolute 0x40026478;
    sbit  PA0_DMA2_S4PAR_bit at DMA2_S4PAR.B0;
    sbit  PA1_DMA2_S4PAR_bit at DMA2_S4PAR.B1;
    sbit  PA2_DMA2_S4PAR_bit at DMA2_S4PAR.B2;
    sbit  PA3_DMA2_S4PAR_bit at DMA2_S4PAR.B3;
    sbit  PA4_DMA2_S4PAR_bit at DMA2_S4PAR.B4;
    sbit  PA5_DMA2_S4PAR_bit at DMA2_S4PAR.B5;
    sbit  PA6_DMA2_S4PAR_bit at DMA2_S4PAR.B6;
    sbit  PA7_DMA2_S4PAR_bit at DMA2_S4PAR.B7;
    sbit  PA8_DMA2_S4PAR_bit at DMA2_S4PAR.B8;
    sbit  PA9_DMA2_S4PAR_bit at DMA2_S4PAR.B9;
    sbit  PA10_DMA2_S4PAR_bit at DMA2_S4PAR.B10;
    sbit  PA11_DMA2_S4PAR_bit at DMA2_S4PAR.B11;
    sbit  PA12_DMA2_S4PAR_bit at DMA2_S4PAR.B12;
    sbit  PA13_DMA2_S4PAR_bit at DMA2_S4PAR.B13;
    sbit  PA14_DMA2_S4PAR_bit at DMA2_S4PAR.B14;
    sbit  PA15_DMA2_S4PAR_bit at DMA2_S4PAR.B15;
    sbit  PA16_DMA2_S4PAR_bit at DMA2_S4PAR.B16;
    sbit  PA17_DMA2_S4PAR_bit at DMA2_S4PAR.B17;
    sbit  PA18_DMA2_S4PAR_bit at DMA2_S4PAR.B18;
    sbit  PA19_DMA2_S4PAR_bit at DMA2_S4PAR.B19;
    sbit  PA20_DMA2_S4PAR_bit at DMA2_S4PAR.B20;
    sbit  PA21_DMA2_S4PAR_bit at DMA2_S4PAR.B21;
    sbit  PA22_DMA2_S4PAR_bit at DMA2_S4PAR.B22;
    sbit  PA23_DMA2_S4PAR_bit at DMA2_S4PAR.B23;
    sbit  PA24_DMA2_S4PAR_bit at DMA2_S4PAR.B24;
    sbit  PA25_DMA2_S4PAR_bit at DMA2_S4PAR.B25;
    sbit  PA26_DMA2_S4PAR_bit at DMA2_S4PAR.B26;
    sbit  PA27_DMA2_S4PAR_bit at DMA2_S4PAR.B27;
    sbit  PA28_DMA2_S4PAR_bit at DMA2_S4PAR.B28;
    sbit  PA29_DMA2_S4PAR_bit at DMA2_S4PAR.B29;
    sbit  PA30_DMA2_S4PAR_bit at DMA2_S4PAR.B30;
    sbit  PA31_DMA2_S4PAR_bit at DMA2_S4PAR.B31;

sfr unsigned long   volatile DMA2_S4M0AR          absolute 0x4002647C;
    sbit  M0A0_DMA2_S4M0AR_bit at DMA2_S4M0AR.B0;
    sbit  M0A1_DMA2_S4M0AR_bit at DMA2_S4M0AR.B1;
    sbit  M0A2_DMA2_S4M0AR_bit at DMA2_S4M0AR.B2;
    sbit  M0A3_DMA2_S4M0AR_bit at DMA2_S4M0AR.B3;
    sbit  M0A4_DMA2_S4M0AR_bit at DMA2_S4M0AR.B4;
    sbit  M0A5_DMA2_S4M0AR_bit at DMA2_S4M0AR.B5;
    sbit  M0A6_DMA2_S4M0AR_bit at DMA2_S4M0AR.B6;
    sbit  M0A7_DMA2_S4M0AR_bit at DMA2_S4M0AR.B7;
    sbit  M0A8_DMA2_S4M0AR_bit at DMA2_S4M0AR.B8;
    sbit  M0A9_DMA2_S4M0AR_bit at DMA2_S4M0AR.B9;
    sbit  M0A10_DMA2_S4M0AR_bit at DMA2_S4M0AR.B10;
    sbit  M0A11_DMA2_S4M0AR_bit at DMA2_S4M0AR.B11;
    sbit  M0A12_DMA2_S4M0AR_bit at DMA2_S4M0AR.B12;
    sbit  M0A13_DMA2_S4M0AR_bit at DMA2_S4M0AR.B13;
    sbit  M0A14_DMA2_S4M0AR_bit at DMA2_S4M0AR.B14;
    sbit  M0A15_DMA2_S4M0AR_bit at DMA2_S4M0AR.B15;
    sbit  M0A16_DMA2_S4M0AR_bit at DMA2_S4M0AR.B16;
    sbit  M0A17_DMA2_S4M0AR_bit at DMA2_S4M0AR.B17;
    sbit  M0A18_DMA2_S4M0AR_bit at DMA2_S4M0AR.B18;
    sbit  M0A19_DMA2_S4M0AR_bit at DMA2_S4M0AR.B19;
    sbit  M0A20_DMA2_S4M0AR_bit at DMA2_S4M0AR.B20;
    sbit  M0A21_DMA2_S4M0AR_bit at DMA2_S4M0AR.B21;
    sbit  M0A22_DMA2_S4M0AR_bit at DMA2_S4M0AR.B22;
    sbit  M0A23_DMA2_S4M0AR_bit at DMA2_S4M0AR.B23;
    sbit  M0A24_DMA2_S4M0AR_bit at DMA2_S4M0AR.B24;
    sbit  M0A25_DMA2_S4M0AR_bit at DMA2_S4M0AR.B25;
    sbit  M0A26_DMA2_S4M0AR_bit at DMA2_S4M0AR.B26;
    sbit  M0A27_DMA2_S4M0AR_bit at DMA2_S4M0AR.B27;
    sbit  M0A28_DMA2_S4M0AR_bit at DMA2_S4M0AR.B28;
    sbit  M0A29_DMA2_S4M0AR_bit at DMA2_S4M0AR.B29;
    sbit  M0A30_DMA2_S4M0AR_bit at DMA2_S4M0AR.B30;
    sbit  M0A31_DMA2_S4M0AR_bit at DMA2_S4M0AR.B31;

sfr unsigned long   volatile DMA2_S4M1AR          absolute 0x40026480;
    sbit  M1A0_DMA2_S4M1AR_bit at DMA2_S4M1AR.B0;
    sbit  M1A1_DMA2_S4M1AR_bit at DMA2_S4M1AR.B1;
    sbit  M1A2_DMA2_S4M1AR_bit at DMA2_S4M1AR.B2;
    sbit  M1A3_DMA2_S4M1AR_bit at DMA2_S4M1AR.B3;
    sbit  M1A4_DMA2_S4M1AR_bit at DMA2_S4M1AR.B4;
    sbit  M1A5_DMA2_S4M1AR_bit at DMA2_S4M1AR.B5;
    sbit  M1A6_DMA2_S4M1AR_bit at DMA2_S4M1AR.B6;
    sbit  M1A7_DMA2_S4M1AR_bit at DMA2_S4M1AR.B7;
    sbit  M1A8_DMA2_S4M1AR_bit at DMA2_S4M1AR.B8;
    sbit  M1A9_DMA2_S4M1AR_bit at DMA2_S4M1AR.B9;
    sbit  M1A10_DMA2_S4M1AR_bit at DMA2_S4M1AR.B10;
    sbit  M1A11_DMA2_S4M1AR_bit at DMA2_S4M1AR.B11;
    sbit  M1A12_DMA2_S4M1AR_bit at DMA2_S4M1AR.B12;
    sbit  M1A13_DMA2_S4M1AR_bit at DMA2_S4M1AR.B13;
    sbit  M1A14_DMA2_S4M1AR_bit at DMA2_S4M1AR.B14;
    sbit  M1A15_DMA2_S4M1AR_bit at DMA2_S4M1AR.B15;
    sbit  M1A16_DMA2_S4M1AR_bit at DMA2_S4M1AR.B16;
    sbit  M1A17_DMA2_S4M1AR_bit at DMA2_S4M1AR.B17;
    sbit  M1A18_DMA2_S4M1AR_bit at DMA2_S4M1AR.B18;
    sbit  M1A19_DMA2_S4M1AR_bit at DMA2_S4M1AR.B19;
    sbit  M1A20_DMA2_S4M1AR_bit at DMA2_S4M1AR.B20;
    sbit  M1A21_DMA2_S4M1AR_bit at DMA2_S4M1AR.B21;
    sbit  M1A22_DMA2_S4M1AR_bit at DMA2_S4M1AR.B22;
    sbit  M1A23_DMA2_S4M1AR_bit at DMA2_S4M1AR.B23;
    sbit  M1A24_DMA2_S4M1AR_bit at DMA2_S4M1AR.B24;
    sbit  M1A25_DMA2_S4M1AR_bit at DMA2_S4M1AR.B25;
    sbit  M1A26_DMA2_S4M1AR_bit at DMA2_S4M1AR.B26;
    sbit  M1A27_DMA2_S4M1AR_bit at DMA2_S4M1AR.B27;
    sbit  M1A28_DMA2_S4M1AR_bit at DMA2_S4M1AR.B28;
    sbit  M1A29_DMA2_S4M1AR_bit at DMA2_S4M1AR.B29;
    sbit  M1A30_DMA2_S4M1AR_bit at DMA2_S4M1AR.B30;
    sbit  M1A31_DMA2_S4M1AR_bit at DMA2_S4M1AR.B31;

sfr unsigned long   volatile DMA2_S4FCR           absolute 0x40026484;
    sbit  FEIE_DMA2_S4FCR_bit at DMA2_S4FCR.B7;
    sbit  FS0_DMA2_S4FCR_bit at DMA2_S4FCR.B3;
    sbit  FS1_DMA2_S4FCR_bit at DMA2_S4FCR.B4;
    sbit  FS2_DMA2_S4FCR_bit at DMA2_S4FCR.B5;
    sbit  DMDIS_DMA2_S4FCR_bit at DMA2_S4FCR.B2;
    sbit  FTH0_DMA2_S4FCR_bit at DMA2_S4FCR.B0;
    sbit  FTH1_DMA2_S4FCR_bit at DMA2_S4FCR.B1;

sfr unsigned long   volatile DMA2_S5CR            absolute 0x40026488;
    sbit  CHSEL0_DMA2_S5CR_bit at DMA2_S5CR.B25;
    sbit  CHSEL1_DMA2_S5CR_bit at DMA2_S5CR.B26;
    sbit  CHSEL2_DMA2_S5CR_bit at DMA2_S5CR.B27;
    sbit  MBURST0_DMA2_S5CR_bit at DMA2_S5CR.B23;
    sbit  MBURST1_DMA2_S5CR_bit at DMA2_S5CR.B24;
    sbit  PBURST0_DMA2_S5CR_bit at DMA2_S5CR.B21;
    sbit  PBURST1_DMA2_S5CR_bit at DMA2_S5CR.B22;
    sbit  ACK_DMA2_S5CR_bit at DMA2_S5CR.B20;
    sbit  CT_DMA2_S5CR_bit at DMA2_S5CR.B19;
    sbit  DBM_DMA2_S5CR_bit at DMA2_S5CR.B18;
    sbit  PL0_DMA2_S5CR_bit at DMA2_S5CR.B16;
    sbit  PL1_DMA2_S5CR_bit at DMA2_S5CR.B17;
    sbit  PINCOS_DMA2_S5CR_bit at DMA2_S5CR.B15;
    sbit  MSIZE0_DMA2_S5CR_bit at DMA2_S5CR.B13;
    sbit  MSIZE1_DMA2_S5CR_bit at DMA2_S5CR.B14;
    sbit  PSIZE0_DMA2_S5CR_bit at DMA2_S5CR.B11;
    sbit  PSIZE1_DMA2_S5CR_bit at DMA2_S5CR.B12;
    sbit  MINC_DMA2_S5CR_bit at DMA2_S5CR.B10;
    sbit  PINC_DMA2_S5CR_bit at DMA2_S5CR.B9;
    sbit  CIRC_DMA2_S5CR_bit at DMA2_S5CR.B8;
    sbit  DIR0_DMA2_S5CR_bit at DMA2_S5CR.B6;
    sbit  DIR1_DMA2_S5CR_bit at DMA2_S5CR.B7;
    sbit  PFCTRL_DMA2_S5CR_bit at DMA2_S5CR.B5;
    sbit  TCIE_DMA2_S5CR_bit at DMA2_S5CR.B4;
    sbit  HTIE_DMA2_S5CR_bit at DMA2_S5CR.B3;
    sbit  TEIE_DMA2_S5CR_bit at DMA2_S5CR.B2;
    sbit  DMEIE_DMA2_S5CR_bit at DMA2_S5CR.B1;
    sbit  EN_DMA2_S5CR_bit at DMA2_S5CR.B0;

sfr unsigned long   volatile DMA2_S5NDTR          absolute 0x4002648C;
    sbit  NDT0_DMA2_S5NDTR_bit at DMA2_S5NDTR.B0;
    sbit  NDT1_DMA2_S5NDTR_bit at DMA2_S5NDTR.B1;
    sbit  NDT2_DMA2_S5NDTR_bit at DMA2_S5NDTR.B2;
    sbit  NDT3_DMA2_S5NDTR_bit at DMA2_S5NDTR.B3;
    sbit  NDT4_DMA2_S5NDTR_bit at DMA2_S5NDTR.B4;
    sbit  NDT5_DMA2_S5NDTR_bit at DMA2_S5NDTR.B5;
    sbit  NDT6_DMA2_S5NDTR_bit at DMA2_S5NDTR.B6;
    sbit  NDT7_DMA2_S5NDTR_bit at DMA2_S5NDTR.B7;
    sbit  NDT8_DMA2_S5NDTR_bit at DMA2_S5NDTR.B8;
    sbit  NDT9_DMA2_S5NDTR_bit at DMA2_S5NDTR.B9;
    sbit  NDT10_DMA2_S5NDTR_bit at DMA2_S5NDTR.B10;
    sbit  NDT11_DMA2_S5NDTR_bit at DMA2_S5NDTR.B11;
    sbit  NDT12_DMA2_S5NDTR_bit at DMA2_S5NDTR.B12;
    sbit  NDT13_DMA2_S5NDTR_bit at DMA2_S5NDTR.B13;
    sbit  NDT14_DMA2_S5NDTR_bit at DMA2_S5NDTR.B14;
    sbit  NDT15_DMA2_S5NDTR_bit at DMA2_S5NDTR.B15;

sfr unsigned long   volatile DMA2_S5PAR           absolute 0x40026490;
    sbit  PA0_DMA2_S5PAR_bit at DMA2_S5PAR.B0;
    sbit  PA1_DMA2_S5PAR_bit at DMA2_S5PAR.B1;
    sbit  PA2_DMA2_S5PAR_bit at DMA2_S5PAR.B2;
    sbit  PA3_DMA2_S5PAR_bit at DMA2_S5PAR.B3;
    sbit  PA4_DMA2_S5PAR_bit at DMA2_S5PAR.B4;
    sbit  PA5_DMA2_S5PAR_bit at DMA2_S5PAR.B5;
    sbit  PA6_DMA2_S5PAR_bit at DMA2_S5PAR.B6;
    sbit  PA7_DMA2_S5PAR_bit at DMA2_S5PAR.B7;
    sbit  PA8_DMA2_S5PAR_bit at DMA2_S5PAR.B8;
    sbit  PA9_DMA2_S5PAR_bit at DMA2_S5PAR.B9;
    sbit  PA10_DMA2_S5PAR_bit at DMA2_S5PAR.B10;
    sbit  PA11_DMA2_S5PAR_bit at DMA2_S5PAR.B11;
    sbit  PA12_DMA2_S5PAR_bit at DMA2_S5PAR.B12;
    sbit  PA13_DMA2_S5PAR_bit at DMA2_S5PAR.B13;
    sbit  PA14_DMA2_S5PAR_bit at DMA2_S5PAR.B14;
    sbit  PA15_DMA2_S5PAR_bit at DMA2_S5PAR.B15;
    sbit  PA16_DMA2_S5PAR_bit at DMA2_S5PAR.B16;
    sbit  PA17_DMA2_S5PAR_bit at DMA2_S5PAR.B17;
    sbit  PA18_DMA2_S5PAR_bit at DMA2_S5PAR.B18;
    sbit  PA19_DMA2_S5PAR_bit at DMA2_S5PAR.B19;
    sbit  PA20_DMA2_S5PAR_bit at DMA2_S5PAR.B20;
    sbit  PA21_DMA2_S5PAR_bit at DMA2_S5PAR.B21;
    sbit  PA22_DMA2_S5PAR_bit at DMA2_S5PAR.B22;
    sbit  PA23_DMA2_S5PAR_bit at DMA2_S5PAR.B23;
    sbit  PA24_DMA2_S5PAR_bit at DMA2_S5PAR.B24;
    sbit  PA25_DMA2_S5PAR_bit at DMA2_S5PAR.B25;
    sbit  PA26_DMA2_S5PAR_bit at DMA2_S5PAR.B26;
    sbit  PA27_DMA2_S5PAR_bit at DMA2_S5PAR.B27;
    sbit  PA28_DMA2_S5PAR_bit at DMA2_S5PAR.B28;
    sbit  PA29_DMA2_S5PAR_bit at DMA2_S5PAR.B29;
    sbit  PA30_DMA2_S5PAR_bit at DMA2_S5PAR.B30;
    sbit  PA31_DMA2_S5PAR_bit at DMA2_S5PAR.B31;

sfr unsigned long   volatile DMA2_S5M0AR          absolute 0x40026494;
    sbit  M0A0_DMA2_S5M0AR_bit at DMA2_S5M0AR.B0;
    sbit  M0A1_DMA2_S5M0AR_bit at DMA2_S5M0AR.B1;
    sbit  M0A2_DMA2_S5M0AR_bit at DMA2_S5M0AR.B2;
    sbit  M0A3_DMA2_S5M0AR_bit at DMA2_S5M0AR.B3;
    sbit  M0A4_DMA2_S5M0AR_bit at DMA2_S5M0AR.B4;
    sbit  M0A5_DMA2_S5M0AR_bit at DMA2_S5M0AR.B5;
    sbit  M0A6_DMA2_S5M0AR_bit at DMA2_S5M0AR.B6;
    sbit  M0A7_DMA2_S5M0AR_bit at DMA2_S5M0AR.B7;
    sbit  M0A8_DMA2_S5M0AR_bit at DMA2_S5M0AR.B8;
    sbit  M0A9_DMA2_S5M0AR_bit at DMA2_S5M0AR.B9;
    sbit  M0A10_DMA2_S5M0AR_bit at DMA2_S5M0AR.B10;
    sbit  M0A11_DMA2_S5M0AR_bit at DMA2_S5M0AR.B11;
    sbit  M0A12_DMA2_S5M0AR_bit at DMA2_S5M0AR.B12;
    sbit  M0A13_DMA2_S5M0AR_bit at DMA2_S5M0AR.B13;
    sbit  M0A14_DMA2_S5M0AR_bit at DMA2_S5M0AR.B14;
    sbit  M0A15_DMA2_S5M0AR_bit at DMA2_S5M0AR.B15;
    sbit  M0A16_DMA2_S5M0AR_bit at DMA2_S5M0AR.B16;
    sbit  M0A17_DMA2_S5M0AR_bit at DMA2_S5M0AR.B17;
    sbit  M0A18_DMA2_S5M0AR_bit at DMA2_S5M0AR.B18;
    sbit  M0A19_DMA2_S5M0AR_bit at DMA2_S5M0AR.B19;
    sbit  M0A20_DMA2_S5M0AR_bit at DMA2_S5M0AR.B20;
    sbit  M0A21_DMA2_S5M0AR_bit at DMA2_S5M0AR.B21;
    sbit  M0A22_DMA2_S5M0AR_bit at DMA2_S5M0AR.B22;
    sbit  M0A23_DMA2_S5M0AR_bit at DMA2_S5M0AR.B23;
    sbit  M0A24_DMA2_S5M0AR_bit at DMA2_S5M0AR.B24;
    sbit  M0A25_DMA2_S5M0AR_bit at DMA2_S5M0AR.B25;
    sbit  M0A26_DMA2_S5M0AR_bit at DMA2_S5M0AR.B26;
    sbit  M0A27_DMA2_S5M0AR_bit at DMA2_S5M0AR.B27;
    sbit  M0A28_DMA2_S5M0AR_bit at DMA2_S5M0AR.B28;
    sbit  M0A29_DMA2_S5M0AR_bit at DMA2_S5M0AR.B29;
    sbit  M0A30_DMA2_S5M0AR_bit at DMA2_S5M0AR.B30;
    sbit  M0A31_DMA2_S5M0AR_bit at DMA2_S5M0AR.B31;

sfr unsigned long   volatile DMA2_S5M1AR          absolute 0x40026498;
    sbit  M1A0_DMA2_S5M1AR_bit at DMA2_S5M1AR.B0;
    sbit  M1A1_DMA2_S5M1AR_bit at DMA2_S5M1AR.B1;
    sbit  M1A2_DMA2_S5M1AR_bit at DMA2_S5M1AR.B2;
    sbit  M1A3_DMA2_S5M1AR_bit at DMA2_S5M1AR.B3;
    sbit  M1A4_DMA2_S5M1AR_bit at DMA2_S5M1AR.B4;
    sbit  M1A5_DMA2_S5M1AR_bit at DMA2_S5M1AR.B5;
    sbit  M1A6_DMA2_S5M1AR_bit at DMA2_S5M1AR.B6;
    sbit  M1A7_DMA2_S5M1AR_bit at DMA2_S5M1AR.B7;
    sbit  M1A8_DMA2_S5M1AR_bit at DMA2_S5M1AR.B8;
    sbit  M1A9_DMA2_S5M1AR_bit at DMA2_S5M1AR.B9;
    sbit  M1A10_DMA2_S5M1AR_bit at DMA2_S5M1AR.B10;
    sbit  M1A11_DMA2_S5M1AR_bit at DMA2_S5M1AR.B11;
    sbit  M1A12_DMA2_S5M1AR_bit at DMA2_S5M1AR.B12;
    sbit  M1A13_DMA2_S5M1AR_bit at DMA2_S5M1AR.B13;
    sbit  M1A14_DMA2_S5M1AR_bit at DMA2_S5M1AR.B14;
    sbit  M1A15_DMA2_S5M1AR_bit at DMA2_S5M1AR.B15;
    sbit  M1A16_DMA2_S5M1AR_bit at DMA2_S5M1AR.B16;
    sbit  M1A17_DMA2_S5M1AR_bit at DMA2_S5M1AR.B17;
    sbit  M1A18_DMA2_S5M1AR_bit at DMA2_S5M1AR.B18;
    sbit  M1A19_DMA2_S5M1AR_bit at DMA2_S5M1AR.B19;
    sbit  M1A20_DMA2_S5M1AR_bit at DMA2_S5M1AR.B20;
    sbit  M1A21_DMA2_S5M1AR_bit at DMA2_S5M1AR.B21;
    sbit  M1A22_DMA2_S5M1AR_bit at DMA2_S5M1AR.B22;
    sbit  M1A23_DMA2_S5M1AR_bit at DMA2_S5M1AR.B23;
    sbit  M1A24_DMA2_S5M1AR_bit at DMA2_S5M1AR.B24;
    sbit  M1A25_DMA2_S5M1AR_bit at DMA2_S5M1AR.B25;
    sbit  M1A26_DMA2_S5M1AR_bit at DMA2_S5M1AR.B26;
    sbit  M1A27_DMA2_S5M1AR_bit at DMA2_S5M1AR.B27;
    sbit  M1A28_DMA2_S5M1AR_bit at DMA2_S5M1AR.B28;
    sbit  M1A29_DMA2_S5M1AR_bit at DMA2_S5M1AR.B29;
    sbit  M1A30_DMA2_S5M1AR_bit at DMA2_S5M1AR.B30;
    sbit  M1A31_DMA2_S5M1AR_bit at DMA2_S5M1AR.B31;

sfr unsigned long   volatile DMA2_S5FCR           absolute 0x4002649C;
    sbit  FEIE_DMA2_S5FCR_bit at DMA2_S5FCR.B7;
    sbit  FS0_DMA2_S5FCR_bit at DMA2_S5FCR.B3;
    sbit  FS1_DMA2_S5FCR_bit at DMA2_S5FCR.B4;
    sbit  FS2_DMA2_S5FCR_bit at DMA2_S5FCR.B5;
    sbit  DMDIS_DMA2_S5FCR_bit at DMA2_S5FCR.B2;
    sbit  FTH0_DMA2_S5FCR_bit at DMA2_S5FCR.B0;
    sbit  FTH1_DMA2_S5FCR_bit at DMA2_S5FCR.B1;

sfr unsigned long   volatile DMA2_S6CR            absolute 0x400264A0;
    sbit  CHSEL0_DMA2_S6CR_bit at DMA2_S6CR.B25;
    sbit  CHSEL1_DMA2_S6CR_bit at DMA2_S6CR.B26;
    sbit  CHSEL2_DMA2_S6CR_bit at DMA2_S6CR.B27;
    sbit  MBURST0_DMA2_S6CR_bit at DMA2_S6CR.B23;
    sbit  MBURST1_DMA2_S6CR_bit at DMA2_S6CR.B24;
    sbit  PBURST0_DMA2_S6CR_bit at DMA2_S6CR.B21;
    sbit  PBURST1_DMA2_S6CR_bit at DMA2_S6CR.B22;
    sbit  ACK_DMA2_S6CR_bit at DMA2_S6CR.B20;
    sbit  CT_DMA2_S6CR_bit at DMA2_S6CR.B19;
    sbit  DBM_DMA2_S6CR_bit at DMA2_S6CR.B18;
    sbit  PL0_DMA2_S6CR_bit at DMA2_S6CR.B16;
    sbit  PL1_DMA2_S6CR_bit at DMA2_S6CR.B17;
    sbit  PINCOS_DMA2_S6CR_bit at DMA2_S6CR.B15;
    sbit  MSIZE0_DMA2_S6CR_bit at DMA2_S6CR.B13;
    sbit  MSIZE1_DMA2_S6CR_bit at DMA2_S6CR.B14;
    sbit  PSIZE0_DMA2_S6CR_bit at DMA2_S6CR.B11;
    sbit  PSIZE1_DMA2_S6CR_bit at DMA2_S6CR.B12;
    sbit  MINC_DMA2_S6CR_bit at DMA2_S6CR.B10;
    sbit  PINC_DMA2_S6CR_bit at DMA2_S6CR.B9;
    sbit  CIRC_DMA2_S6CR_bit at DMA2_S6CR.B8;
    sbit  DIR0_DMA2_S6CR_bit at DMA2_S6CR.B6;
    sbit  DIR1_DMA2_S6CR_bit at DMA2_S6CR.B7;
    sbit  PFCTRL_DMA2_S6CR_bit at DMA2_S6CR.B5;
    sbit  TCIE_DMA2_S6CR_bit at DMA2_S6CR.B4;
    sbit  HTIE_DMA2_S6CR_bit at DMA2_S6CR.B3;
    sbit  TEIE_DMA2_S6CR_bit at DMA2_S6CR.B2;
    sbit  DMEIE_DMA2_S6CR_bit at DMA2_S6CR.B1;
    sbit  EN_DMA2_S6CR_bit at DMA2_S6CR.B0;

sfr unsigned long   volatile DMA2_S6NDTR          absolute 0x400264A4;
    sbit  NDT0_DMA2_S6NDTR_bit at DMA2_S6NDTR.B0;
    sbit  NDT1_DMA2_S6NDTR_bit at DMA2_S6NDTR.B1;
    sbit  NDT2_DMA2_S6NDTR_bit at DMA2_S6NDTR.B2;
    sbit  NDT3_DMA2_S6NDTR_bit at DMA2_S6NDTR.B3;
    sbit  NDT4_DMA2_S6NDTR_bit at DMA2_S6NDTR.B4;
    sbit  NDT5_DMA2_S6NDTR_bit at DMA2_S6NDTR.B5;
    sbit  NDT6_DMA2_S6NDTR_bit at DMA2_S6NDTR.B6;
    sbit  NDT7_DMA2_S6NDTR_bit at DMA2_S6NDTR.B7;
    sbit  NDT8_DMA2_S6NDTR_bit at DMA2_S6NDTR.B8;
    sbit  NDT9_DMA2_S6NDTR_bit at DMA2_S6NDTR.B9;
    sbit  NDT10_DMA2_S6NDTR_bit at DMA2_S6NDTR.B10;
    sbit  NDT11_DMA2_S6NDTR_bit at DMA2_S6NDTR.B11;
    sbit  NDT12_DMA2_S6NDTR_bit at DMA2_S6NDTR.B12;
    sbit  NDT13_DMA2_S6NDTR_bit at DMA2_S6NDTR.B13;
    sbit  NDT14_DMA2_S6NDTR_bit at DMA2_S6NDTR.B14;
    sbit  NDT15_DMA2_S6NDTR_bit at DMA2_S6NDTR.B15;

sfr unsigned long   volatile DMA2_S6PAR           absolute 0x400264A8;
    sbit  PA0_DMA2_S6PAR_bit at DMA2_S6PAR.B0;
    sbit  PA1_DMA2_S6PAR_bit at DMA2_S6PAR.B1;
    sbit  PA2_DMA2_S6PAR_bit at DMA2_S6PAR.B2;
    sbit  PA3_DMA2_S6PAR_bit at DMA2_S6PAR.B3;
    sbit  PA4_DMA2_S6PAR_bit at DMA2_S6PAR.B4;
    sbit  PA5_DMA2_S6PAR_bit at DMA2_S6PAR.B5;
    sbit  PA6_DMA2_S6PAR_bit at DMA2_S6PAR.B6;
    sbit  PA7_DMA2_S6PAR_bit at DMA2_S6PAR.B7;
    sbit  PA8_DMA2_S6PAR_bit at DMA2_S6PAR.B8;
    sbit  PA9_DMA2_S6PAR_bit at DMA2_S6PAR.B9;
    sbit  PA10_DMA2_S6PAR_bit at DMA2_S6PAR.B10;
    sbit  PA11_DMA2_S6PAR_bit at DMA2_S6PAR.B11;
    sbit  PA12_DMA2_S6PAR_bit at DMA2_S6PAR.B12;
    sbit  PA13_DMA2_S6PAR_bit at DMA2_S6PAR.B13;
    sbit  PA14_DMA2_S6PAR_bit at DMA2_S6PAR.B14;
    sbit  PA15_DMA2_S6PAR_bit at DMA2_S6PAR.B15;
    sbit  PA16_DMA2_S6PAR_bit at DMA2_S6PAR.B16;
    sbit  PA17_DMA2_S6PAR_bit at DMA2_S6PAR.B17;
    sbit  PA18_DMA2_S6PAR_bit at DMA2_S6PAR.B18;
    sbit  PA19_DMA2_S6PAR_bit at DMA2_S6PAR.B19;
    sbit  PA20_DMA2_S6PAR_bit at DMA2_S6PAR.B20;
    sbit  PA21_DMA2_S6PAR_bit at DMA2_S6PAR.B21;
    sbit  PA22_DMA2_S6PAR_bit at DMA2_S6PAR.B22;
    sbit  PA23_DMA2_S6PAR_bit at DMA2_S6PAR.B23;
    sbit  PA24_DMA2_S6PAR_bit at DMA2_S6PAR.B24;
    sbit  PA25_DMA2_S6PAR_bit at DMA2_S6PAR.B25;
    sbit  PA26_DMA2_S6PAR_bit at DMA2_S6PAR.B26;
    sbit  PA27_DMA2_S6PAR_bit at DMA2_S6PAR.B27;
    sbit  PA28_DMA2_S6PAR_bit at DMA2_S6PAR.B28;
    sbit  PA29_DMA2_S6PAR_bit at DMA2_S6PAR.B29;
    sbit  PA30_DMA2_S6PAR_bit at DMA2_S6PAR.B30;
    sbit  PA31_DMA2_S6PAR_bit at DMA2_S6PAR.B31;

sfr unsigned long   volatile DMA2_S6M0AR          absolute 0x400264AC;
    sbit  M0A0_DMA2_S6M0AR_bit at DMA2_S6M0AR.B0;
    sbit  M0A1_DMA2_S6M0AR_bit at DMA2_S6M0AR.B1;
    sbit  M0A2_DMA2_S6M0AR_bit at DMA2_S6M0AR.B2;
    sbit  M0A3_DMA2_S6M0AR_bit at DMA2_S6M0AR.B3;
    sbit  M0A4_DMA2_S6M0AR_bit at DMA2_S6M0AR.B4;
    sbit  M0A5_DMA2_S6M0AR_bit at DMA2_S6M0AR.B5;
    sbit  M0A6_DMA2_S6M0AR_bit at DMA2_S6M0AR.B6;
    sbit  M0A7_DMA2_S6M0AR_bit at DMA2_S6M0AR.B7;
    sbit  M0A8_DMA2_S6M0AR_bit at DMA2_S6M0AR.B8;
    sbit  M0A9_DMA2_S6M0AR_bit at DMA2_S6M0AR.B9;
    sbit  M0A10_DMA2_S6M0AR_bit at DMA2_S6M0AR.B10;
    sbit  M0A11_DMA2_S6M0AR_bit at DMA2_S6M0AR.B11;
    sbit  M0A12_DMA2_S6M0AR_bit at DMA2_S6M0AR.B12;
    sbit  M0A13_DMA2_S6M0AR_bit at DMA2_S6M0AR.B13;
    sbit  M0A14_DMA2_S6M0AR_bit at DMA2_S6M0AR.B14;
    sbit  M0A15_DMA2_S6M0AR_bit at DMA2_S6M0AR.B15;
    sbit  M0A16_DMA2_S6M0AR_bit at DMA2_S6M0AR.B16;
    sbit  M0A17_DMA2_S6M0AR_bit at DMA2_S6M0AR.B17;
    sbit  M0A18_DMA2_S6M0AR_bit at DMA2_S6M0AR.B18;
    sbit  M0A19_DMA2_S6M0AR_bit at DMA2_S6M0AR.B19;
    sbit  M0A20_DMA2_S6M0AR_bit at DMA2_S6M0AR.B20;
    sbit  M0A21_DMA2_S6M0AR_bit at DMA2_S6M0AR.B21;
    sbit  M0A22_DMA2_S6M0AR_bit at DMA2_S6M0AR.B22;
    sbit  M0A23_DMA2_S6M0AR_bit at DMA2_S6M0AR.B23;
    sbit  M0A24_DMA2_S6M0AR_bit at DMA2_S6M0AR.B24;
    sbit  M0A25_DMA2_S6M0AR_bit at DMA2_S6M0AR.B25;
    sbit  M0A26_DMA2_S6M0AR_bit at DMA2_S6M0AR.B26;
    sbit  M0A27_DMA2_S6M0AR_bit at DMA2_S6M0AR.B27;
    sbit  M0A28_DMA2_S6M0AR_bit at DMA2_S6M0AR.B28;
    sbit  M0A29_DMA2_S6M0AR_bit at DMA2_S6M0AR.B29;
    sbit  M0A30_DMA2_S6M0AR_bit at DMA2_S6M0AR.B30;
    sbit  M0A31_DMA2_S6M0AR_bit at DMA2_S6M0AR.B31;

sfr unsigned long   volatile DMA2_S6M1AR          absolute 0x400264B0;
    sbit  M1A0_DMA2_S6M1AR_bit at DMA2_S6M1AR.B0;
    sbit  M1A1_DMA2_S6M1AR_bit at DMA2_S6M1AR.B1;
    sbit  M1A2_DMA2_S6M1AR_bit at DMA2_S6M1AR.B2;
    sbit  M1A3_DMA2_S6M1AR_bit at DMA2_S6M1AR.B3;
    sbit  M1A4_DMA2_S6M1AR_bit at DMA2_S6M1AR.B4;
    sbit  M1A5_DMA2_S6M1AR_bit at DMA2_S6M1AR.B5;
    sbit  M1A6_DMA2_S6M1AR_bit at DMA2_S6M1AR.B6;
    sbit  M1A7_DMA2_S6M1AR_bit at DMA2_S6M1AR.B7;
    sbit  M1A8_DMA2_S6M1AR_bit at DMA2_S6M1AR.B8;
    sbit  M1A9_DMA2_S6M1AR_bit at DMA2_S6M1AR.B9;
    sbit  M1A10_DMA2_S6M1AR_bit at DMA2_S6M1AR.B10;
    sbit  M1A11_DMA2_S6M1AR_bit at DMA2_S6M1AR.B11;
    sbit  M1A12_DMA2_S6M1AR_bit at DMA2_S6M1AR.B12;
    sbit  M1A13_DMA2_S6M1AR_bit at DMA2_S6M1AR.B13;
    sbit  M1A14_DMA2_S6M1AR_bit at DMA2_S6M1AR.B14;
    sbit  M1A15_DMA2_S6M1AR_bit at DMA2_S6M1AR.B15;
    sbit  M1A16_DMA2_S6M1AR_bit at DMA2_S6M1AR.B16;
    sbit  M1A17_DMA2_S6M1AR_bit at DMA2_S6M1AR.B17;
    sbit  M1A18_DMA2_S6M1AR_bit at DMA2_S6M1AR.B18;
    sbit  M1A19_DMA2_S6M1AR_bit at DMA2_S6M1AR.B19;
    sbit  M1A20_DMA2_S6M1AR_bit at DMA2_S6M1AR.B20;
    sbit  M1A21_DMA2_S6M1AR_bit at DMA2_S6M1AR.B21;
    sbit  M1A22_DMA2_S6M1AR_bit at DMA2_S6M1AR.B22;
    sbit  M1A23_DMA2_S6M1AR_bit at DMA2_S6M1AR.B23;
    sbit  M1A24_DMA2_S6M1AR_bit at DMA2_S6M1AR.B24;
    sbit  M1A25_DMA2_S6M1AR_bit at DMA2_S6M1AR.B25;
    sbit  M1A26_DMA2_S6M1AR_bit at DMA2_S6M1AR.B26;
    sbit  M1A27_DMA2_S6M1AR_bit at DMA2_S6M1AR.B27;
    sbit  M1A28_DMA2_S6M1AR_bit at DMA2_S6M1AR.B28;
    sbit  M1A29_DMA2_S6M1AR_bit at DMA2_S6M1AR.B29;
    sbit  M1A30_DMA2_S6M1AR_bit at DMA2_S6M1AR.B30;
    sbit  M1A31_DMA2_S6M1AR_bit at DMA2_S6M1AR.B31;

sfr unsigned long   volatile DMA2_S6FCR           absolute 0x400264B4;
    sbit  FEIE_DMA2_S6FCR_bit at DMA2_S6FCR.B7;
    sbit  FS0_DMA2_S6FCR_bit at DMA2_S6FCR.B3;
    sbit  FS1_DMA2_S6FCR_bit at DMA2_S6FCR.B4;
    sbit  FS2_DMA2_S6FCR_bit at DMA2_S6FCR.B5;
    sbit  DMDIS_DMA2_S6FCR_bit at DMA2_S6FCR.B2;
    sbit  FTH0_DMA2_S6FCR_bit at DMA2_S6FCR.B0;
    sbit  FTH1_DMA2_S6FCR_bit at DMA2_S6FCR.B1;

sfr unsigned long   volatile DMA2_S7CR            absolute 0x400264B8;
    sbit  CHSEL0_DMA2_S7CR_bit at DMA2_S7CR.B25;
    sbit  CHSEL1_DMA2_S7CR_bit at DMA2_S7CR.B26;
    sbit  CHSEL2_DMA2_S7CR_bit at DMA2_S7CR.B27;
    sbit  MBURST0_DMA2_S7CR_bit at DMA2_S7CR.B23;
    sbit  MBURST1_DMA2_S7CR_bit at DMA2_S7CR.B24;
    sbit  PBURST0_DMA2_S7CR_bit at DMA2_S7CR.B21;
    sbit  PBURST1_DMA2_S7CR_bit at DMA2_S7CR.B22;
    sbit  ACK_DMA2_S7CR_bit at DMA2_S7CR.B20;
    sbit  CT_DMA2_S7CR_bit at DMA2_S7CR.B19;
    sbit  DBM_DMA2_S7CR_bit at DMA2_S7CR.B18;
    sbit  PL0_DMA2_S7CR_bit at DMA2_S7CR.B16;
    sbit  PL1_DMA2_S7CR_bit at DMA2_S7CR.B17;
    sbit  PINCOS_DMA2_S7CR_bit at DMA2_S7CR.B15;
    sbit  MSIZE0_DMA2_S7CR_bit at DMA2_S7CR.B13;
    sbit  MSIZE1_DMA2_S7CR_bit at DMA2_S7CR.B14;
    sbit  PSIZE0_DMA2_S7CR_bit at DMA2_S7CR.B11;
    sbit  PSIZE1_DMA2_S7CR_bit at DMA2_S7CR.B12;
    sbit  MINC_DMA2_S7CR_bit at DMA2_S7CR.B10;
    sbit  PINC_DMA2_S7CR_bit at DMA2_S7CR.B9;
    sbit  CIRC_DMA2_S7CR_bit at DMA2_S7CR.B8;
    sbit  DIR0_DMA2_S7CR_bit at DMA2_S7CR.B6;
    sbit  DIR1_DMA2_S7CR_bit at DMA2_S7CR.B7;
    sbit  PFCTRL_DMA2_S7CR_bit at DMA2_S7CR.B5;
    sbit  TCIE_DMA2_S7CR_bit at DMA2_S7CR.B4;
    sbit  HTIE_DMA2_S7CR_bit at DMA2_S7CR.B3;
    sbit  TEIE_DMA2_S7CR_bit at DMA2_S7CR.B2;
    sbit  DMEIE_DMA2_S7CR_bit at DMA2_S7CR.B1;
    sbit  EN_DMA2_S7CR_bit at DMA2_S7CR.B0;

sfr unsigned long   volatile DMA2_S7NDTR          absolute 0x400264BC;
    sbit  NDT0_DMA2_S7NDTR_bit at DMA2_S7NDTR.B0;
    sbit  NDT1_DMA2_S7NDTR_bit at DMA2_S7NDTR.B1;
    sbit  NDT2_DMA2_S7NDTR_bit at DMA2_S7NDTR.B2;
    sbit  NDT3_DMA2_S7NDTR_bit at DMA2_S7NDTR.B3;
    sbit  NDT4_DMA2_S7NDTR_bit at DMA2_S7NDTR.B4;
    sbit  NDT5_DMA2_S7NDTR_bit at DMA2_S7NDTR.B5;
    sbit  NDT6_DMA2_S7NDTR_bit at DMA2_S7NDTR.B6;
    sbit  NDT7_DMA2_S7NDTR_bit at DMA2_S7NDTR.B7;
    sbit  NDT8_DMA2_S7NDTR_bit at DMA2_S7NDTR.B8;
    sbit  NDT9_DMA2_S7NDTR_bit at DMA2_S7NDTR.B9;
    sbit  NDT10_DMA2_S7NDTR_bit at DMA2_S7NDTR.B10;
    sbit  NDT11_DMA2_S7NDTR_bit at DMA2_S7NDTR.B11;
    sbit  NDT12_DMA2_S7NDTR_bit at DMA2_S7NDTR.B12;
    sbit  NDT13_DMA2_S7NDTR_bit at DMA2_S7NDTR.B13;
    sbit  NDT14_DMA2_S7NDTR_bit at DMA2_S7NDTR.B14;
    sbit  NDT15_DMA2_S7NDTR_bit at DMA2_S7NDTR.B15;

sfr unsigned long   volatile DMA2_S7PAR           absolute 0x400264C0;
    sbit  PA0_DMA2_S7PAR_bit at DMA2_S7PAR.B0;
    sbit  PA1_DMA2_S7PAR_bit at DMA2_S7PAR.B1;
    sbit  PA2_DMA2_S7PAR_bit at DMA2_S7PAR.B2;
    sbit  PA3_DMA2_S7PAR_bit at DMA2_S7PAR.B3;
    sbit  PA4_DMA2_S7PAR_bit at DMA2_S7PAR.B4;
    sbit  PA5_DMA2_S7PAR_bit at DMA2_S7PAR.B5;
    sbit  PA6_DMA2_S7PAR_bit at DMA2_S7PAR.B6;
    sbit  PA7_DMA2_S7PAR_bit at DMA2_S7PAR.B7;
    sbit  PA8_DMA2_S7PAR_bit at DMA2_S7PAR.B8;
    sbit  PA9_DMA2_S7PAR_bit at DMA2_S7PAR.B9;
    sbit  PA10_DMA2_S7PAR_bit at DMA2_S7PAR.B10;
    sbit  PA11_DMA2_S7PAR_bit at DMA2_S7PAR.B11;
    sbit  PA12_DMA2_S7PAR_bit at DMA2_S7PAR.B12;
    sbit  PA13_DMA2_S7PAR_bit at DMA2_S7PAR.B13;
    sbit  PA14_DMA2_S7PAR_bit at DMA2_S7PAR.B14;
    sbit  PA15_DMA2_S7PAR_bit at DMA2_S7PAR.B15;
    sbit  PA16_DMA2_S7PAR_bit at DMA2_S7PAR.B16;
    sbit  PA17_DMA2_S7PAR_bit at DMA2_S7PAR.B17;
    sbit  PA18_DMA2_S7PAR_bit at DMA2_S7PAR.B18;
    sbit  PA19_DMA2_S7PAR_bit at DMA2_S7PAR.B19;
    sbit  PA20_DMA2_S7PAR_bit at DMA2_S7PAR.B20;
    sbit  PA21_DMA2_S7PAR_bit at DMA2_S7PAR.B21;
    sbit  PA22_DMA2_S7PAR_bit at DMA2_S7PAR.B22;
    sbit  PA23_DMA2_S7PAR_bit at DMA2_S7PAR.B23;
    sbit  PA24_DMA2_S7PAR_bit at DMA2_S7PAR.B24;
    sbit  PA25_DMA2_S7PAR_bit at DMA2_S7PAR.B25;
    sbit  PA26_DMA2_S7PAR_bit at DMA2_S7PAR.B26;
    sbit  PA27_DMA2_S7PAR_bit at DMA2_S7PAR.B27;
    sbit  PA28_DMA2_S7PAR_bit at DMA2_S7PAR.B28;
    sbit  PA29_DMA2_S7PAR_bit at DMA2_S7PAR.B29;
    sbit  PA30_DMA2_S7PAR_bit at DMA2_S7PAR.B30;
    sbit  PA31_DMA2_S7PAR_bit at DMA2_S7PAR.B31;

sfr unsigned long   volatile DMA2_S7M0AR          absolute 0x400264C4;
    sbit  M0A0_DMA2_S7M0AR_bit at DMA2_S7M0AR.B0;
    sbit  M0A1_DMA2_S7M0AR_bit at DMA2_S7M0AR.B1;
    sbit  M0A2_DMA2_S7M0AR_bit at DMA2_S7M0AR.B2;
    sbit  M0A3_DMA2_S7M0AR_bit at DMA2_S7M0AR.B3;
    sbit  M0A4_DMA2_S7M0AR_bit at DMA2_S7M0AR.B4;
    sbit  M0A5_DMA2_S7M0AR_bit at DMA2_S7M0AR.B5;
    sbit  M0A6_DMA2_S7M0AR_bit at DMA2_S7M0AR.B6;
    sbit  M0A7_DMA2_S7M0AR_bit at DMA2_S7M0AR.B7;
    sbit  M0A8_DMA2_S7M0AR_bit at DMA2_S7M0AR.B8;
    sbit  M0A9_DMA2_S7M0AR_bit at DMA2_S7M0AR.B9;
    sbit  M0A10_DMA2_S7M0AR_bit at DMA2_S7M0AR.B10;
    sbit  M0A11_DMA2_S7M0AR_bit at DMA2_S7M0AR.B11;
    sbit  M0A12_DMA2_S7M0AR_bit at DMA2_S7M0AR.B12;
    sbit  M0A13_DMA2_S7M0AR_bit at DMA2_S7M0AR.B13;
    sbit  M0A14_DMA2_S7M0AR_bit at DMA2_S7M0AR.B14;
    sbit  M0A15_DMA2_S7M0AR_bit at DMA2_S7M0AR.B15;
    sbit  M0A16_DMA2_S7M0AR_bit at DMA2_S7M0AR.B16;
    sbit  M0A17_DMA2_S7M0AR_bit at DMA2_S7M0AR.B17;
    sbit  M0A18_DMA2_S7M0AR_bit at DMA2_S7M0AR.B18;
    sbit  M0A19_DMA2_S7M0AR_bit at DMA2_S7M0AR.B19;
    sbit  M0A20_DMA2_S7M0AR_bit at DMA2_S7M0AR.B20;
    sbit  M0A21_DMA2_S7M0AR_bit at DMA2_S7M0AR.B21;
    sbit  M0A22_DMA2_S7M0AR_bit at DMA2_S7M0AR.B22;
    sbit  M0A23_DMA2_S7M0AR_bit at DMA2_S7M0AR.B23;
    sbit  M0A24_DMA2_S7M0AR_bit at DMA2_S7M0AR.B24;
    sbit  M0A25_DMA2_S7M0AR_bit at DMA2_S7M0AR.B25;
    sbit  M0A26_DMA2_S7M0AR_bit at DMA2_S7M0AR.B26;
    sbit  M0A27_DMA2_S7M0AR_bit at DMA2_S7M0AR.B27;
    sbit  M0A28_DMA2_S7M0AR_bit at DMA2_S7M0AR.B28;
    sbit  M0A29_DMA2_S7M0AR_bit at DMA2_S7M0AR.B29;
    sbit  M0A30_DMA2_S7M0AR_bit at DMA2_S7M0AR.B30;
    sbit  M0A31_DMA2_S7M0AR_bit at DMA2_S7M0AR.B31;

sfr unsigned long   volatile DMA2_S7M1AR          absolute 0x400264C8;
    sbit  M1A0_DMA2_S7M1AR_bit at DMA2_S7M1AR.B0;
    sbit  M1A1_DMA2_S7M1AR_bit at DMA2_S7M1AR.B1;
    sbit  M1A2_DMA2_S7M1AR_bit at DMA2_S7M1AR.B2;
    sbit  M1A3_DMA2_S7M1AR_bit at DMA2_S7M1AR.B3;
    sbit  M1A4_DMA2_S7M1AR_bit at DMA2_S7M1AR.B4;
    sbit  M1A5_DMA2_S7M1AR_bit at DMA2_S7M1AR.B5;
    sbit  M1A6_DMA2_S7M1AR_bit at DMA2_S7M1AR.B6;
    sbit  M1A7_DMA2_S7M1AR_bit at DMA2_S7M1AR.B7;
    sbit  M1A8_DMA2_S7M1AR_bit at DMA2_S7M1AR.B8;
    sbit  M1A9_DMA2_S7M1AR_bit at DMA2_S7M1AR.B9;
    sbit  M1A10_DMA2_S7M1AR_bit at DMA2_S7M1AR.B10;
    sbit  M1A11_DMA2_S7M1AR_bit at DMA2_S7M1AR.B11;
    sbit  M1A12_DMA2_S7M1AR_bit at DMA2_S7M1AR.B12;
    sbit  M1A13_DMA2_S7M1AR_bit at DMA2_S7M1AR.B13;
    sbit  M1A14_DMA2_S7M1AR_bit at DMA2_S7M1AR.B14;
    sbit  M1A15_DMA2_S7M1AR_bit at DMA2_S7M1AR.B15;
    sbit  M1A16_DMA2_S7M1AR_bit at DMA2_S7M1AR.B16;
    sbit  M1A17_DMA2_S7M1AR_bit at DMA2_S7M1AR.B17;
    sbit  M1A18_DMA2_S7M1AR_bit at DMA2_S7M1AR.B18;
    sbit  M1A19_DMA2_S7M1AR_bit at DMA2_S7M1AR.B19;
    sbit  M1A20_DMA2_S7M1AR_bit at DMA2_S7M1AR.B20;
    sbit  M1A21_DMA2_S7M1AR_bit at DMA2_S7M1AR.B21;
    sbit  M1A22_DMA2_S7M1AR_bit at DMA2_S7M1AR.B22;
    sbit  M1A23_DMA2_S7M1AR_bit at DMA2_S7M1AR.B23;
    sbit  M1A24_DMA2_S7M1AR_bit at DMA2_S7M1AR.B24;
    sbit  M1A25_DMA2_S7M1AR_bit at DMA2_S7M1AR.B25;
    sbit  M1A26_DMA2_S7M1AR_bit at DMA2_S7M1AR.B26;
    sbit  M1A27_DMA2_S7M1AR_bit at DMA2_S7M1AR.B27;
    sbit  M1A28_DMA2_S7M1AR_bit at DMA2_S7M1AR.B28;
    sbit  M1A29_DMA2_S7M1AR_bit at DMA2_S7M1AR.B29;
    sbit  M1A30_DMA2_S7M1AR_bit at DMA2_S7M1AR.B30;
    sbit  M1A31_DMA2_S7M1AR_bit at DMA2_S7M1AR.B31;

sfr unsigned long   volatile DMA2_S7FCR           absolute 0x400264CC;
    sbit  FEIE_DMA2_S7FCR_bit at DMA2_S7FCR.B7;
    sbit  FS0_DMA2_S7FCR_bit at DMA2_S7FCR.B3;
    sbit  FS1_DMA2_S7FCR_bit at DMA2_S7FCR.B4;
    sbit  FS2_DMA2_S7FCR_bit at DMA2_S7FCR.B5;
    sbit  DMDIS_DMA2_S7FCR_bit at DMA2_S7FCR.B2;
    sbit  FTH0_DMA2_S7FCR_bit at DMA2_S7FCR.B0;
    sbit  FTH1_DMA2_S7FCR_bit at DMA2_S7FCR.B1;

sfr unsigned long   volatile DMA1_LISR            absolute 0x40026000;
    sbit  TCIF3_DMA1_LISR_bit at DMA1_LISR.B27;
    sbit  HTIF3_DMA1_LISR_bit at DMA1_LISR.B26;
    sbit  TEIF3_DMA1_LISR_bit at DMA1_LISR.B25;
    sbit  DMEIF3_DMA1_LISR_bit at DMA1_LISR.B24;
    sbit  FEIF3_DMA1_LISR_bit at DMA1_LISR.B22;
    sbit  TCIF2_DMA1_LISR_bit at DMA1_LISR.B21;
    sbit  HTIF2_DMA1_LISR_bit at DMA1_LISR.B20;
    sbit  TEIF2_DMA1_LISR_bit at DMA1_LISR.B19;
    sbit  DMEIF2_DMA1_LISR_bit at DMA1_LISR.B18;
    sbit  FEIF2_DMA1_LISR_bit at DMA1_LISR.B16;
    sbit  TCIF1_DMA1_LISR_bit at DMA1_LISR.B11;
    sbit  HTIF1_DMA1_LISR_bit at DMA1_LISR.B10;
    sbit  TEIF1_DMA1_LISR_bit at DMA1_LISR.B9;
    sbit  DMEIF1_DMA1_LISR_bit at DMA1_LISR.B8;
    sbit  FEIF1_DMA1_LISR_bit at DMA1_LISR.B6;
    sbit  TCIF0_DMA1_LISR_bit at DMA1_LISR.B5;
    sbit  HTIF0_DMA1_LISR_bit at DMA1_LISR.B4;
    sbit  TEIF0_DMA1_LISR_bit at DMA1_LISR.B3;
    sbit  DMEIF0_DMA1_LISR_bit at DMA1_LISR.B2;
    sbit  FEIF0_DMA1_LISR_bit at DMA1_LISR.B0;

sfr unsigned long   volatile DMA1_HISR            absolute 0x40026004;
    sbit  TCIF7_DMA1_HISR_bit at DMA1_HISR.B27;
    sbit  HTIF7_DMA1_HISR_bit at DMA1_HISR.B26;
    sbit  TEIF7_DMA1_HISR_bit at DMA1_HISR.B25;
    sbit  DMEIF7_DMA1_HISR_bit at DMA1_HISR.B24;
    sbit  FEIF7_DMA1_HISR_bit at DMA1_HISR.B22;
    sbit  TCIF6_DMA1_HISR_bit at DMA1_HISR.B21;
    sbit  HTIF6_DMA1_HISR_bit at DMA1_HISR.B20;
    sbit  TEIF6_DMA1_HISR_bit at DMA1_HISR.B19;
    sbit  DMEIF6_DMA1_HISR_bit at DMA1_HISR.B18;
    sbit  FEIF6_DMA1_HISR_bit at DMA1_HISR.B16;
    sbit  TCIF5_DMA1_HISR_bit at DMA1_HISR.B11;
    sbit  HTIF5_DMA1_HISR_bit at DMA1_HISR.B10;
    sbit  TEIF5_DMA1_HISR_bit at DMA1_HISR.B9;
    sbit  DMEIF5_DMA1_HISR_bit at DMA1_HISR.B8;
    sbit  FEIF5_DMA1_HISR_bit at DMA1_HISR.B6;
    sbit  TCIF4_DMA1_HISR_bit at DMA1_HISR.B5;
    sbit  HTIF4_DMA1_HISR_bit at DMA1_HISR.B4;
    sbit  TEIF4_DMA1_HISR_bit at DMA1_HISR.B3;
    sbit  DMEIF4_DMA1_HISR_bit at DMA1_HISR.B2;
    sbit  FEIF4_DMA1_HISR_bit at DMA1_HISR.B0;

sfr unsigned long   volatile DMA1_LIFCR           absolute 0x40026008;
    sbit  CTCIF3_DMA1_LIFCR_bit at DMA1_LIFCR.B27;
    sbit  CHTIF3_DMA1_LIFCR_bit at DMA1_LIFCR.B26;
    sbit  CTEIF3_DMA1_LIFCR_bit at DMA1_LIFCR.B25;
    sbit  CDMEIF3_DMA1_LIFCR_bit at DMA1_LIFCR.B24;
    sbit  CFEIF3_DMA1_LIFCR_bit at DMA1_LIFCR.B22;
    sbit  CTCIF2_DMA1_LIFCR_bit at DMA1_LIFCR.B21;
    sbit  CHTIF2_DMA1_LIFCR_bit at DMA1_LIFCR.B20;
    sbit  CTEIF2_DMA1_LIFCR_bit at DMA1_LIFCR.B19;
    sbit  CDMEIF2_DMA1_LIFCR_bit at DMA1_LIFCR.B18;
    sbit  CFEIF2_DMA1_LIFCR_bit at DMA1_LIFCR.B16;
    sbit  CTCIF1_DMA1_LIFCR_bit at DMA1_LIFCR.B11;
    sbit  CHTIF1_DMA1_LIFCR_bit at DMA1_LIFCR.B10;
    sbit  CTEIF1_DMA1_LIFCR_bit at DMA1_LIFCR.B9;
    sbit  CDMEIF1_DMA1_LIFCR_bit at DMA1_LIFCR.B8;
    sbit  CFEIF1_DMA1_LIFCR_bit at DMA1_LIFCR.B6;
    sbit  CTCIF0_DMA1_LIFCR_bit at DMA1_LIFCR.B5;
    sbit  CHTIF0_DMA1_LIFCR_bit at DMA1_LIFCR.B4;
    sbit  CTEIF0_DMA1_LIFCR_bit at DMA1_LIFCR.B3;
    sbit  CDMEIF0_DMA1_LIFCR_bit at DMA1_LIFCR.B2;
    sbit  CFEIF0_DMA1_LIFCR_bit at DMA1_LIFCR.B0;

sfr unsigned long   volatile DMA1_HIFCR           absolute 0x4002600C;
    sbit  CTCIF7_DMA1_HIFCR_bit at DMA1_HIFCR.B27;
    sbit  CHTIF7_DMA1_HIFCR_bit at DMA1_HIFCR.B26;
    sbit  CTEIF7_DMA1_HIFCR_bit at DMA1_HIFCR.B25;
    sbit  CDMEIF7_DMA1_HIFCR_bit at DMA1_HIFCR.B24;
    sbit  CFEIF7_DMA1_HIFCR_bit at DMA1_HIFCR.B22;
    sbit  CTCIF6_DMA1_HIFCR_bit at DMA1_HIFCR.B21;
    sbit  CHTIF6_DMA1_HIFCR_bit at DMA1_HIFCR.B20;
    sbit  CTEIF6_DMA1_HIFCR_bit at DMA1_HIFCR.B19;
    sbit  CDMEIF6_DMA1_HIFCR_bit at DMA1_HIFCR.B18;
    sbit  CFEIF6_DMA1_HIFCR_bit at DMA1_HIFCR.B16;
    sbit  CTCIF5_DMA1_HIFCR_bit at DMA1_HIFCR.B11;
    sbit  CHTIF5_DMA1_HIFCR_bit at DMA1_HIFCR.B10;
    sbit  CTEIF5_DMA1_HIFCR_bit at DMA1_HIFCR.B9;
    sbit  CDMEIF5_DMA1_HIFCR_bit at DMA1_HIFCR.B8;
    sbit  CFEIF5_DMA1_HIFCR_bit at DMA1_HIFCR.B6;
    sbit  CTCIF4_DMA1_HIFCR_bit at DMA1_HIFCR.B5;
    sbit  CHTIF4_DMA1_HIFCR_bit at DMA1_HIFCR.B4;
    sbit  CTEIF4_DMA1_HIFCR_bit at DMA1_HIFCR.B3;
    sbit  CDMEIF4_DMA1_HIFCR_bit at DMA1_HIFCR.B2;
    sbit  CFEIF4_DMA1_HIFCR_bit at DMA1_HIFCR.B0;

sfr unsigned long   volatile DMA1_S0CR            absolute 0x40026010;
    sbit  CHSEL0_DMA1_S0CR_bit at DMA1_S0CR.B25;
    sbit  CHSEL1_DMA1_S0CR_bit at DMA1_S0CR.B26;
    sbit  CHSEL2_DMA1_S0CR_bit at DMA1_S0CR.B27;
    sbit  MBURST0_DMA1_S0CR_bit at DMA1_S0CR.B23;
    sbit  MBURST1_DMA1_S0CR_bit at DMA1_S0CR.B24;
    sbit  PBURST0_DMA1_S0CR_bit at DMA1_S0CR.B21;
    sbit  PBURST1_DMA1_S0CR_bit at DMA1_S0CR.B22;
    sbit  CT_DMA1_S0CR_bit at DMA1_S0CR.B19;
    sbit  DBM_DMA1_S0CR_bit at DMA1_S0CR.B18;
    sbit  PL0_DMA1_S0CR_bit at DMA1_S0CR.B16;
    sbit  PL1_DMA1_S0CR_bit at DMA1_S0CR.B17;
    sbit  PINCOS_DMA1_S0CR_bit at DMA1_S0CR.B15;
    sbit  MSIZE0_DMA1_S0CR_bit at DMA1_S0CR.B13;
    sbit  MSIZE1_DMA1_S0CR_bit at DMA1_S0CR.B14;
    sbit  PSIZE0_DMA1_S0CR_bit at DMA1_S0CR.B11;
    sbit  PSIZE1_DMA1_S0CR_bit at DMA1_S0CR.B12;
    sbit  MINC_DMA1_S0CR_bit at DMA1_S0CR.B10;
    sbit  PINC_DMA1_S0CR_bit at DMA1_S0CR.B9;
    sbit  CIRC_DMA1_S0CR_bit at DMA1_S0CR.B8;
    sbit  DIR0_DMA1_S0CR_bit at DMA1_S0CR.B6;
    sbit  DIR1_DMA1_S0CR_bit at DMA1_S0CR.B7;
    sbit  PFCTRL_DMA1_S0CR_bit at DMA1_S0CR.B5;
    sbit  TCIE_DMA1_S0CR_bit at DMA1_S0CR.B4;
    sbit  HTIE_DMA1_S0CR_bit at DMA1_S0CR.B3;
    sbit  TEIE_DMA1_S0CR_bit at DMA1_S0CR.B2;
    sbit  DMEIE_DMA1_S0CR_bit at DMA1_S0CR.B1;
    sbit  EN_DMA1_S0CR_bit at DMA1_S0CR.B0;

sfr unsigned long   volatile DMA1_S0NDTR          absolute 0x40026014;
    sbit  NDT0_DMA1_S0NDTR_bit at DMA1_S0NDTR.B0;
    sbit  NDT1_DMA1_S0NDTR_bit at DMA1_S0NDTR.B1;
    sbit  NDT2_DMA1_S0NDTR_bit at DMA1_S0NDTR.B2;
    sbit  NDT3_DMA1_S0NDTR_bit at DMA1_S0NDTR.B3;
    sbit  NDT4_DMA1_S0NDTR_bit at DMA1_S0NDTR.B4;
    sbit  NDT5_DMA1_S0NDTR_bit at DMA1_S0NDTR.B5;
    sbit  NDT6_DMA1_S0NDTR_bit at DMA1_S0NDTR.B6;
    sbit  NDT7_DMA1_S0NDTR_bit at DMA1_S0NDTR.B7;
    sbit  NDT8_DMA1_S0NDTR_bit at DMA1_S0NDTR.B8;
    sbit  NDT9_DMA1_S0NDTR_bit at DMA1_S0NDTR.B9;
    sbit  NDT10_DMA1_S0NDTR_bit at DMA1_S0NDTR.B10;
    sbit  NDT11_DMA1_S0NDTR_bit at DMA1_S0NDTR.B11;
    sbit  NDT12_DMA1_S0NDTR_bit at DMA1_S0NDTR.B12;
    sbit  NDT13_DMA1_S0NDTR_bit at DMA1_S0NDTR.B13;
    sbit  NDT14_DMA1_S0NDTR_bit at DMA1_S0NDTR.B14;
    sbit  NDT15_DMA1_S0NDTR_bit at DMA1_S0NDTR.B15;

sfr unsigned long   volatile DMA1_S0PAR           absolute 0x40026018;
    sbit  PA0_DMA1_S0PAR_bit at DMA1_S0PAR.B0;
    sbit  PA1_DMA1_S0PAR_bit at DMA1_S0PAR.B1;
    sbit  PA2_DMA1_S0PAR_bit at DMA1_S0PAR.B2;
    sbit  PA3_DMA1_S0PAR_bit at DMA1_S0PAR.B3;
    sbit  PA4_DMA1_S0PAR_bit at DMA1_S0PAR.B4;
    sbit  PA5_DMA1_S0PAR_bit at DMA1_S0PAR.B5;
    sbit  PA6_DMA1_S0PAR_bit at DMA1_S0PAR.B6;
    sbit  PA7_DMA1_S0PAR_bit at DMA1_S0PAR.B7;
    sbit  PA8_DMA1_S0PAR_bit at DMA1_S0PAR.B8;
    sbit  PA9_DMA1_S0PAR_bit at DMA1_S0PAR.B9;
    sbit  PA10_DMA1_S0PAR_bit at DMA1_S0PAR.B10;
    sbit  PA11_DMA1_S0PAR_bit at DMA1_S0PAR.B11;
    sbit  PA12_DMA1_S0PAR_bit at DMA1_S0PAR.B12;
    sbit  PA13_DMA1_S0PAR_bit at DMA1_S0PAR.B13;
    sbit  PA14_DMA1_S0PAR_bit at DMA1_S0PAR.B14;
    sbit  PA15_DMA1_S0PAR_bit at DMA1_S0PAR.B15;
    sbit  PA16_DMA1_S0PAR_bit at DMA1_S0PAR.B16;
    sbit  PA17_DMA1_S0PAR_bit at DMA1_S0PAR.B17;
    sbit  PA18_DMA1_S0PAR_bit at DMA1_S0PAR.B18;
    sbit  PA19_DMA1_S0PAR_bit at DMA1_S0PAR.B19;
    sbit  PA20_DMA1_S0PAR_bit at DMA1_S0PAR.B20;
    sbit  PA21_DMA1_S0PAR_bit at DMA1_S0PAR.B21;
    sbit  PA22_DMA1_S0PAR_bit at DMA1_S0PAR.B22;
    sbit  PA23_DMA1_S0PAR_bit at DMA1_S0PAR.B23;
    sbit  PA24_DMA1_S0PAR_bit at DMA1_S0PAR.B24;
    sbit  PA25_DMA1_S0PAR_bit at DMA1_S0PAR.B25;
    sbit  PA26_DMA1_S0PAR_bit at DMA1_S0PAR.B26;
    sbit  PA27_DMA1_S0PAR_bit at DMA1_S0PAR.B27;
    sbit  PA28_DMA1_S0PAR_bit at DMA1_S0PAR.B28;
    sbit  PA29_DMA1_S0PAR_bit at DMA1_S0PAR.B29;
    sbit  PA30_DMA1_S0PAR_bit at DMA1_S0PAR.B30;
    sbit  PA31_DMA1_S0PAR_bit at DMA1_S0PAR.B31;

sfr unsigned long   volatile DMA1_S0M0AR          absolute 0x4002601C;
    sbit  M0A0_DMA1_S0M0AR_bit at DMA1_S0M0AR.B0;
    sbit  M0A1_DMA1_S0M0AR_bit at DMA1_S0M0AR.B1;
    sbit  M0A2_DMA1_S0M0AR_bit at DMA1_S0M0AR.B2;
    sbit  M0A3_DMA1_S0M0AR_bit at DMA1_S0M0AR.B3;
    sbit  M0A4_DMA1_S0M0AR_bit at DMA1_S0M0AR.B4;
    sbit  M0A5_DMA1_S0M0AR_bit at DMA1_S0M0AR.B5;
    sbit  M0A6_DMA1_S0M0AR_bit at DMA1_S0M0AR.B6;
    sbit  M0A7_DMA1_S0M0AR_bit at DMA1_S0M0AR.B7;
    sbit  M0A8_DMA1_S0M0AR_bit at DMA1_S0M0AR.B8;
    sbit  M0A9_DMA1_S0M0AR_bit at DMA1_S0M0AR.B9;
    sbit  M0A10_DMA1_S0M0AR_bit at DMA1_S0M0AR.B10;
    sbit  M0A11_DMA1_S0M0AR_bit at DMA1_S0M0AR.B11;
    sbit  M0A12_DMA1_S0M0AR_bit at DMA1_S0M0AR.B12;
    sbit  M0A13_DMA1_S0M0AR_bit at DMA1_S0M0AR.B13;
    sbit  M0A14_DMA1_S0M0AR_bit at DMA1_S0M0AR.B14;
    sbit  M0A15_DMA1_S0M0AR_bit at DMA1_S0M0AR.B15;
    sbit  M0A16_DMA1_S0M0AR_bit at DMA1_S0M0AR.B16;
    sbit  M0A17_DMA1_S0M0AR_bit at DMA1_S0M0AR.B17;
    sbit  M0A18_DMA1_S0M0AR_bit at DMA1_S0M0AR.B18;
    sbit  M0A19_DMA1_S0M0AR_bit at DMA1_S0M0AR.B19;
    sbit  M0A20_DMA1_S0M0AR_bit at DMA1_S0M0AR.B20;
    sbit  M0A21_DMA1_S0M0AR_bit at DMA1_S0M0AR.B21;
    sbit  M0A22_DMA1_S0M0AR_bit at DMA1_S0M0AR.B22;
    sbit  M0A23_DMA1_S0M0AR_bit at DMA1_S0M0AR.B23;
    sbit  M0A24_DMA1_S0M0AR_bit at DMA1_S0M0AR.B24;
    sbit  M0A25_DMA1_S0M0AR_bit at DMA1_S0M0AR.B25;
    sbit  M0A26_DMA1_S0M0AR_bit at DMA1_S0M0AR.B26;
    sbit  M0A27_DMA1_S0M0AR_bit at DMA1_S0M0AR.B27;
    sbit  M0A28_DMA1_S0M0AR_bit at DMA1_S0M0AR.B28;
    sbit  M0A29_DMA1_S0M0AR_bit at DMA1_S0M0AR.B29;
    sbit  M0A30_DMA1_S0M0AR_bit at DMA1_S0M0AR.B30;
    sbit  M0A31_DMA1_S0M0AR_bit at DMA1_S0M0AR.B31;

sfr unsigned long   volatile DMA1_S0M1AR          absolute 0x40026020;
    sbit  M1A0_DMA1_S0M1AR_bit at DMA1_S0M1AR.B0;
    sbit  M1A1_DMA1_S0M1AR_bit at DMA1_S0M1AR.B1;
    sbit  M1A2_DMA1_S0M1AR_bit at DMA1_S0M1AR.B2;
    sbit  M1A3_DMA1_S0M1AR_bit at DMA1_S0M1AR.B3;
    sbit  M1A4_DMA1_S0M1AR_bit at DMA1_S0M1AR.B4;
    sbit  M1A5_DMA1_S0M1AR_bit at DMA1_S0M1AR.B5;
    sbit  M1A6_DMA1_S0M1AR_bit at DMA1_S0M1AR.B6;
    sbit  M1A7_DMA1_S0M1AR_bit at DMA1_S0M1AR.B7;
    sbit  M1A8_DMA1_S0M1AR_bit at DMA1_S0M1AR.B8;
    sbit  M1A9_DMA1_S0M1AR_bit at DMA1_S0M1AR.B9;
    sbit  M1A10_DMA1_S0M1AR_bit at DMA1_S0M1AR.B10;
    sbit  M1A11_DMA1_S0M1AR_bit at DMA1_S0M1AR.B11;
    sbit  M1A12_DMA1_S0M1AR_bit at DMA1_S0M1AR.B12;
    sbit  M1A13_DMA1_S0M1AR_bit at DMA1_S0M1AR.B13;
    sbit  M1A14_DMA1_S0M1AR_bit at DMA1_S0M1AR.B14;
    sbit  M1A15_DMA1_S0M1AR_bit at DMA1_S0M1AR.B15;
    sbit  M1A16_DMA1_S0M1AR_bit at DMA1_S0M1AR.B16;
    sbit  M1A17_DMA1_S0M1AR_bit at DMA1_S0M1AR.B17;
    sbit  M1A18_DMA1_S0M1AR_bit at DMA1_S0M1AR.B18;
    sbit  M1A19_DMA1_S0M1AR_bit at DMA1_S0M1AR.B19;
    sbit  M1A20_DMA1_S0M1AR_bit at DMA1_S0M1AR.B20;
    sbit  M1A21_DMA1_S0M1AR_bit at DMA1_S0M1AR.B21;
    sbit  M1A22_DMA1_S0M1AR_bit at DMA1_S0M1AR.B22;
    sbit  M1A23_DMA1_S0M1AR_bit at DMA1_S0M1AR.B23;
    sbit  M1A24_DMA1_S0M1AR_bit at DMA1_S0M1AR.B24;
    sbit  M1A25_DMA1_S0M1AR_bit at DMA1_S0M1AR.B25;
    sbit  M1A26_DMA1_S0M1AR_bit at DMA1_S0M1AR.B26;
    sbit  M1A27_DMA1_S0M1AR_bit at DMA1_S0M1AR.B27;
    sbit  M1A28_DMA1_S0M1AR_bit at DMA1_S0M1AR.B28;
    sbit  M1A29_DMA1_S0M1AR_bit at DMA1_S0M1AR.B29;
    sbit  M1A30_DMA1_S0M1AR_bit at DMA1_S0M1AR.B30;
    sbit  M1A31_DMA1_S0M1AR_bit at DMA1_S0M1AR.B31;

sfr unsigned long   volatile DMA1_S0FCR           absolute 0x40026024;
    sbit  FEIE_DMA1_S0FCR_bit at DMA1_S0FCR.B7;
    sbit  FS0_DMA1_S0FCR_bit at DMA1_S0FCR.B3;
    sbit  FS1_DMA1_S0FCR_bit at DMA1_S0FCR.B4;
    sbit  FS2_DMA1_S0FCR_bit at DMA1_S0FCR.B5;
    sbit  DMDIS_DMA1_S0FCR_bit at DMA1_S0FCR.B2;
    sbit  FTH0_DMA1_S0FCR_bit at DMA1_S0FCR.B0;
    sbit  FTH1_DMA1_S0FCR_bit at DMA1_S0FCR.B1;

sfr unsigned long   volatile DMA1_S1CR            absolute 0x40026028;
    sbit  CHSEL0_DMA1_S1CR_bit at DMA1_S1CR.B25;
    sbit  CHSEL1_DMA1_S1CR_bit at DMA1_S1CR.B26;
    sbit  CHSEL2_DMA1_S1CR_bit at DMA1_S1CR.B27;
    sbit  MBURST0_DMA1_S1CR_bit at DMA1_S1CR.B23;
    sbit  MBURST1_DMA1_S1CR_bit at DMA1_S1CR.B24;
    sbit  PBURST0_DMA1_S1CR_bit at DMA1_S1CR.B21;
    sbit  PBURST1_DMA1_S1CR_bit at DMA1_S1CR.B22;
    sbit  ACK_DMA1_S1CR_bit at DMA1_S1CR.B20;
    sbit  CT_DMA1_S1CR_bit at DMA1_S1CR.B19;
    sbit  DBM_DMA1_S1CR_bit at DMA1_S1CR.B18;
    sbit  PL0_DMA1_S1CR_bit at DMA1_S1CR.B16;
    sbit  PL1_DMA1_S1CR_bit at DMA1_S1CR.B17;
    sbit  PINCOS_DMA1_S1CR_bit at DMA1_S1CR.B15;
    sbit  MSIZE0_DMA1_S1CR_bit at DMA1_S1CR.B13;
    sbit  MSIZE1_DMA1_S1CR_bit at DMA1_S1CR.B14;
    sbit  PSIZE0_DMA1_S1CR_bit at DMA1_S1CR.B11;
    sbit  PSIZE1_DMA1_S1CR_bit at DMA1_S1CR.B12;
    sbit  MINC_DMA1_S1CR_bit at DMA1_S1CR.B10;
    sbit  PINC_DMA1_S1CR_bit at DMA1_S1CR.B9;
    sbit  CIRC_DMA1_S1CR_bit at DMA1_S1CR.B8;
    sbit  DIR0_DMA1_S1CR_bit at DMA1_S1CR.B6;
    sbit  DIR1_DMA1_S1CR_bit at DMA1_S1CR.B7;
    sbit  PFCTRL_DMA1_S1CR_bit at DMA1_S1CR.B5;
    sbit  TCIE_DMA1_S1CR_bit at DMA1_S1CR.B4;
    sbit  HTIE_DMA1_S1CR_bit at DMA1_S1CR.B3;
    sbit  TEIE_DMA1_S1CR_bit at DMA1_S1CR.B2;
    sbit  DMEIE_DMA1_S1CR_bit at DMA1_S1CR.B1;
    sbit  EN_DMA1_S1CR_bit at DMA1_S1CR.B0;

sfr unsigned long   volatile DMA1_S1NDTR          absolute 0x4002602C;
    sbit  NDT0_DMA1_S1NDTR_bit at DMA1_S1NDTR.B0;
    sbit  NDT1_DMA1_S1NDTR_bit at DMA1_S1NDTR.B1;
    sbit  NDT2_DMA1_S1NDTR_bit at DMA1_S1NDTR.B2;
    sbit  NDT3_DMA1_S1NDTR_bit at DMA1_S1NDTR.B3;
    sbit  NDT4_DMA1_S1NDTR_bit at DMA1_S1NDTR.B4;
    sbit  NDT5_DMA1_S1NDTR_bit at DMA1_S1NDTR.B5;
    sbit  NDT6_DMA1_S1NDTR_bit at DMA1_S1NDTR.B6;
    sbit  NDT7_DMA1_S1NDTR_bit at DMA1_S1NDTR.B7;
    sbit  NDT8_DMA1_S1NDTR_bit at DMA1_S1NDTR.B8;
    sbit  NDT9_DMA1_S1NDTR_bit at DMA1_S1NDTR.B9;
    sbit  NDT10_DMA1_S1NDTR_bit at DMA1_S1NDTR.B10;
    sbit  NDT11_DMA1_S1NDTR_bit at DMA1_S1NDTR.B11;
    sbit  NDT12_DMA1_S1NDTR_bit at DMA1_S1NDTR.B12;
    sbit  NDT13_DMA1_S1NDTR_bit at DMA1_S1NDTR.B13;
    sbit  NDT14_DMA1_S1NDTR_bit at DMA1_S1NDTR.B14;
    sbit  NDT15_DMA1_S1NDTR_bit at DMA1_S1NDTR.B15;

sfr unsigned long   volatile DMA1_S1PAR           absolute 0x40026030;
    sbit  PA0_DMA1_S1PAR_bit at DMA1_S1PAR.B0;
    sbit  PA1_DMA1_S1PAR_bit at DMA1_S1PAR.B1;
    sbit  PA2_DMA1_S1PAR_bit at DMA1_S1PAR.B2;
    sbit  PA3_DMA1_S1PAR_bit at DMA1_S1PAR.B3;
    sbit  PA4_DMA1_S1PAR_bit at DMA1_S1PAR.B4;
    sbit  PA5_DMA1_S1PAR_bit at DMA1_S1PAR.B5;
    sbit  PA6_DMA1_S1PAR_bit at DMA1_S1PAR.B6;
    sbit  PA7_DMA1_S1PAR_bit at DMA1_S1PAR.B7;
    sbit  PA8_DMA1_S1PAR_bit at DMA1_S1PAR.B8;
    sbit  PA9_DMA1_S1PAR_bit at DMA1_S1PAR.B9;
    sbit  PA10_DMA1_S1PAR_bit at DMA1_S1PAR.B10;
    sbit  PA11_DMA1_S1PAR_bit at DMA1_S1PAR.B11;
    sbit  PA12_DMA1_S1PAR_bit at DMA1_S1PAR.B12;
    sbit  PA13_DMA1_S1PAR_bit at DMA1_S1PAR.B13;
    sbit  PA14_DMA1_S1PAR_bit at DMA1_S1PAR.B14;
    sbit  PA15_DMA1_S1PAR_bit at DMA1_S1PAR.B15;
    sbit  PA16_DMA1_S1PAR_bit at DMA1_S1PAR.B16;
    sbit  PA17_DMA1_S1PAR_bit at DMA1_S1PAR.B17;
    sbit  PA18_DMA1_S1PAR_bit at DMA1_S1PAR.B18;
    sbit  PA19_DMA1_S1PAR_bit at DMA1_S1PAR.B19;
    sbit  PA20_DMA1_S1PAR_bit at DMA1_S1PAR.B20;
    sbit  PA21_DMA1_S1PAR_bit at DMA1_S1PAR.B21;
    sbit  PA22_DMA1_S1PAR_bit at DMA1_S1PAR.B22;
    sbit  PA23_DMA1_S1PAR_bit at DMA1_S1PAR.B23;
    sbit  PA24_DMA1_S1PAR_bit at DMA1_S1PAR.B24;
    sbit  PA25_DMA1_S1PAR_bit at DMA1_S1PAR.B25;
    sbit  PA26_DMA1_S1PAR_bit at DMA1_S1PAR.B26;
    sbit  PA27_DMA1_S1PAR_bit at DMA1_S1PAR.B27;
    sbit  PA28_DMA1_S1PAR_bit at DMA1_S1PAR.B28;
    sbit  PA29_DMA1_S1PAR_bit at DMA1_S1PAR.B29;
    sbit  PA30_DMA1_S1PAR_bit at DMA1_S1PAR.B30;
    sbit  PA31_DMA1_S1PAR_bit at DMA1_S1PAR.B31;

sfr unsigned long   volatile DMA1_S1M0AR          absolute 0x40026034;
    sbit  M0A0_DMA1_S1M0AR_bit at DMA1_S1M0AR.B0;
    sbit  M0A1_DMA1_S1M0AR_bit at DMA1_S1M0AR.B1;
    sbit  M0A2_DMA1_S1M0AR_bit at DMA1_S1M0AR.B2;
    sbit  M0A3_DMA1_S1M0AR_bit at DMA1_S1M0AR.B3;
    sbit  M0A4_DMA1_S1M0AR_bit at DMA1_S1M0AR.B4;
    sbit  M0A5_DMA1_S1M0AR_bit at DMA1_S1M0AR.B5;
    sbit  M0A6_DMA1_S1M0AR_bit at DMA1_S1M0AR.B6;
    sbit  M0A7_DMA1_S1M0AR_bit at DMA1_S1M0AR.B7;
    sbit  M0A8_DMA1_S1M0AR_bit at DMA1_S1M0AR.B8;
    sbit  M0A9_DMA1_S1M0AR_bit at DMA1_S1M0AR.B9;
    sbit  M0A10_DMA1_S1M0AR_bit at DMA1_S1M0AR.B10;
    sbit  M0A11_DMA1_S1M0AR_bit at DMA1_S1M0AR.B11;
    sbit  M0A12_DMA1_S1M0AR_bit at DMA1_S1M0AR.B12;
    sbit  M0A13_DMA1_S1M0AR_bit at DMA1_S1M0AR.B13;
    sbit  M0A14_DMA1_S1M0AR_bit at DMA1_S1M0AR.B14;
    sbit  M0A15_DMA1_S1M0AR_bit at DMA1_S1M0AR.B15;
    sbit  M0A16_DMA1_S1M0AR_bit at DMA1_S1M0AR.B16;
    sbit  M0A17_DMA1_S1M0AR_bit at DMA1_S1M0AR.B17;
    sbit  M0A18_DMA1_S1M0AR_bit at DMA1_S1M0AR.B18;
    sbit  M0A19_DMA1_S1M0AR_bit at DMA1_S1M0AR.B19;
    sbit  M0A20_DMA1_S1M0AR_bit at DMA1_S1M0AR.B20;
    sbit  M0A21_DMA1_S1M0AR_bit at DMA1_S1M0AR.B21;
    sbit  M0A22_DMA1_S1M0AR_bit at DMA1_S1M0AR.B22;
    sbit  M0A23_DMA1_S1M0AR_bit at DMA1_S1M0AR.B23;
    sbit  M0A24_DMA1_S1M0AR_bit at DMA1_S1M0AR.B24;
    sbit  M0A25_DMA1_S1M0AR_bit at DMA1_S1M0AR.B25;
    sbit  M0A26_DMA1_S1M0AR_bit at DMA1_S1M0AR.B26;
    sbit  M0A27_DMA1_S1M0AR_bit at DMA1_S1M0AR.B27;
    sbit  M0A28_DMA1_S1M0AR_bit at DMA1_S1M0AR.B28;
    sbit  M0A29_DMA1_S1M0AR_bit at DMA1_S1M0AR.B29;
    sbit  M0A30_DMA1_S1M0AR_bit at DMA1_S1M0AR.B30;
    sbit  M0A31_DMA1_S1M0AR_bit at DMA1_S1M0AR.B31;

sfr unsigned long   volatile DMA1_S1M1AR          absolute 0x40026038;
    sbit  M1A0_DMA1_S1M1AR_bit at DMA1_S1M1AR.B0;
    sbit  M1A1_DMA1_S1M1AR_bit at DMA1_S1M1AR.B1;
    sbit  M1A2_DMA1_S1M1AR_bit at DMA1_S1M1AR.B2;
    sbit  M1A3_DMA1_S1M1AR_bit at DMA1_S1M1AR.B3;
    sbit  M1A4_DMA1_S1M1AR_bit at DMA1_S1M1AR.B4;
    sbit  M1A5_DMA1_S1M1AR_bit at DMA1_S1M1AR.B5;
    sbit  M1A6_DMA1_S1M1AR_bit at DMA1_S1M1AR.B6;
    sbit  M1A7_DMA1_S1M1AR_bit at DMA1_S1M1AR.B7;
    sbit  M1A8_DMA1_S1M1AR_bit at DMA1_S1M1AR.B8;
    sbit  M1A9_DMA1_S1M1AR_bit at DMA1_S1M1AR.B9;
    sbit  M1A10_DMA1_S1M1AR_bit at DMA1_S1M1AR.B10;
    sbit  M1A11_DMA1_S1M1AR_bit at DMA1_S1M1AR.B11;
    sbit  M1A12_DMA1_S1M1AR_bit at DMA1_S1M1AR.B12;
    sbit  M1A13_DMA1_S1M1AR_bit at DMA1_S1M1AR.B13;
    sbit  M1A14_DMA1_S1M1AR_bit at DMA1_S1M1AR.B14;
    sbit  M1A15_DMA1_S1M1AR_bit at DMA1_S1M1AR.B15;
    sbit  M1A16_DMA1_S1M1AR_bit at DMA1_S1M1AR.B16;
    sbit  M1A17_DMA1_S1M1AR_bit at DMA1_S1M1AR.B17;
    sbit  M1A18_DMA1_S1M1AR_bit at DMA1_S1M1AR.B18;
    sbit  M1A19_DMA1_S1M1AR_bit at DMA1_S1M1AR.B19;
    sbit  M1A20_DMA1_S1M1AR_bit at DMA1_S1M1AR.B20;
    sbit  M1A21_DMA1_S1M1AR_bit at DMA1_S1M1AR.B21;
    sbit  M1A22_DMA1_S1M1AR_bit at DMA1_S1M1AR.B22;
    sbit  M1A23_DMA1_S1M1AR_bit at DMA1_S1M1AR.B23;
    sbit  M1A24_DMA1_S1M1AR_bit at DMA1_S1M1AR.B24;
    sbit  M1A25_DMA1_S1M1AR_bit at DMA1_S1M1AR.B25;
    sbit  M1A26_DMA1_S1M1AR_bit at DMA1_S1M1AR.B26;
    sbit  M1A27_DMA1_S1M1AR_bit at DMA1_S1M1AR.B27;
    sbit  M1A28_DMA1_S1M1AR_bit at DMA1_S1M1AR.B28;
    sbit  M1A29_DMA1_S1M1AR_bit at DMA1_S1M1AR.B29;
    sbit  M1A30_DMA1_S1M1AR_bit at DMA1_S1M1AR.B30;
    sbit  M1A31_DMA1_S1M1AR_bit at DMA1_S1M1AR.B31;

sfr unsigned long   volatile DMA1_S1FCR           absolute 0x4002603C;
    sbit  FEIE_DMA1_S1FCR_bit at DMA1_S1FCR.B7;
    sbit  FS0_DMA1_S1FCR_bit at DMA1_S1FCR.B3;
    sbit  FS1_DMA1_S1FCR_bit at DMA1_S1FCR.B4;
    sbit  FS2_DMA1_S1FCR_bit at DMA1_S1FCR.B5;
    sbit  DMDIS_DMA1_S1FCR_bit at DMA1_S1FCR.B2;
    sbit  FTH0_DMA1_S1FCR_bit at DMA1_S1FCR.B0;
    sbit  FTH1_DMA1_S1FCR_bit at DMA1_S1FCR.B1;

sfr unsigned long   volatile DMA1_S2CR            absolute 0x40026040;
    sbit  CHSEL0_DMA1_S2CR_bit at DMA1_S2CR.B25;
    sbit  CHSEL1_DMA1_S2CR_bit at DMA1_S2CR.B26;
    sbit  CHSEL2_DMA1_S2CR_bit at DMA1_S2CR.B27;
    sbit  MBURST0_DMA1_S2CR_bit at DMA1_S2CR.B23;
    sbit  MBURST1_DMA1_S2CR_bit at DMA1_S2CR.B24;
    sbit  PBURST0_DMA1_S2CR_bit at DMA1_S2CR.B21;
    sbit  PBURST1_DMA1_S2CR_bit at DMA1_S2CR.B22;
    sbit  ACK_DMA1_S2CR_bit at DMA1_S2CR.B20;
    sbit  CT_DMA1_S2CR_bit at DMA1_S2CR.B19;
    sbit  DBM_DMA1_S2CR_bit at DMA1_S2CR.B18;
    sbit  PL0_DMA1_S2CR_bit at DMA1_S2CR.B16;
    sbit  PL1_DMA1_S2CR_bit at DMA1_S2CR.B17;
    sbit  PINCOS_DMA1_S2CR_bit at DMA1_S2CR.B15;
    sbit  MSIZE0_DMA1_S2CR_bit at DMA1_S2CR.B13;
    sbit  MSIZE1_DMA1_S2CR_bit at DMA1_S2CR.B14;
    sbit  PSIZE0_DMA1_S2CR_bit at DMA1_S2CR.B11;
    sbit  PSIZE1_DMA1_S2CR_bit at DMA1_S2CR.B12;
    sbit  MINC_DMA1_S2CR_bit at DMA1_S2CR.B10;
    sbit  PINC_DMA1_S2CR_bit at DMA1_S2CR.B9;
    sbit  CIRC_DMA1_S2CR_bit at DMA1_S2CR.B8;
    sbit  DIR0_DMA1_S2CR_bit at DMA1_S2CR.B6;
    sbit  DIR1_DMA1_S2CR_bit at DMA1_S2CR.B7;
    sbit  PFCTRL_DMA1_S2CR_bit at DMA1_S2CR.B5;
    sbit  TCIE_DMA1_S2CR_bit at DMA1_S2CR.B4;
    sbit  HTIE_DMA1_S2CR_bit at DMA1_S2CR.B3;
    sbit  TEIE_DMA1_S2CR_bit at DMA1_S2CR.B2;
    sbit  DMEIE_DMA1_S2CR_bit at DMA1_S2CR.B1;
    sbit  EN_DMA1_S2CR_bit at DMA1_S2CR.B0;

sfr unsigned long   volatile DMA1_S2NDTR          absolute 0x40026044;
    sbit  NDT0_DMA1_S2NDTR_bit at DMA1_S2NDTR.B0;
    sbit  NDT1_DMA1_S2NDTR_bit at DMA1_S2NDTR.B1;
    sbit  NDT2_DMA1_S2NDTR_bit at DMA1_S2NDTR.B2;
    sbit  NDT3_DMA1_S2NDTR_bit at DMA1_S2NDTR.B3;
    sbit  NDT4_DMA1_S2NDTR_bit at DMA1_S2NDTR.B4;
    sbit  NDT5_DMA1_S2NDTR_bit at DMA1_S2NDTR.B5;
    sbit  NDT6_DMA1_S2NDTR_bit at DMA1_S2NDTR.B6;
    sbit  NDT7_DMA1_S2NDTR_bit at DMA1_S2NDTR.B7;
    sbit  NDT8_DMA1_S2NDTR_bit at DMA1_S2NDTR.B8;
    sbit  NDT9_DMA1_S2NDTR_bit at DMA1_S2NDTR.B9;
    sbit  NDT10_DMA1_S2NDTR_bit at DMA1_S2NDTR.B10;
    sbit  NDT11_DMA1_S2NDTR_bit at DMA1_S2NDTR.B11;
    sbit  NDT12_DMA1_S2NDTR_bit at DMA1_S2NDTR.B12;
    sbit  NDT13_DMA1_S2NDTR_bit at DMA1_S2NDTR.B13;
    sbit  NDT14_DMA1_S2NDTR_bit at DMA1_S2NDTR.B14;
    sbit  NDT15_DMA1_S2NDTR_bit at DMA1_S2NDTR.B15;

sfr unsigned long   volatile DMA1_S2PAR           absolute 0x40026048;
    sbit  PA0_DMA1_S2PAR_bit at DMA1_S2PAR.B0;
    sbit  PA1_DMA1_S2PAR_bit at DMA1_S2PAR.B1;
    sbit  PA2_DMA1_S2PAR_bit at DMA1_S2PAR.B2;
    sbit  PA3_DMA1_S2PAR_bit at DMA1_S2PAR.B3;
    sbit  PA4_DMA1_S2PAR_bit at DMA1_S2PAR.B4;
    sbit  PA5_DMA1_S2PAR_bit at DMA1_S2PAR.B5;
    sbit  PA6_DMA1_S2PAR_bit at DMA1_S2PAR.B6;
    sbit  PA7_DMA1_S2PAR_bit at DMA1_S2PAR.B7;
    sbit  PA8_DMA1_S2PAR_bit at DMA1_S2PAR.B8;
    sbit  PA9_DMA1_S2PAR_bit at DMA1_S2PAR.B9;
    sbit  PA10_DMA1_S2PAR_bit at DMA1_S2PAR.B10;
    sbit  PA11_DMA1_S2PAR_bit at DMA1_S2PAR.B11;
    sbit  PA12_DMA1_S2PAR_bit at DMA1_S2PAR.B12;
    sbit  PA13_DMA1_S2PAR_bit at DMA1_S2PAR.B13;
    sbit  PA14_DMA1_S2PAR_bit at DMA1_S2PAR.B14;
    sbit  PA15_DMA1_S2PAR_bit at DMA1_S2PAR.B15;
    sbit  PA16_DMA1_S2PAR_bit at DMA1_S2PAR.B16;
    sbit  PA17_DMA1_S2PAR_bit at DMA1_S2PAR.B17;
    sbit  PA18_DMA1_S2PAR_bit at DMA1_S2PAR.B18;
    sbit  PA19_DMA1_S2PAR_bit at DMA1_S2PAR.B19;
    sbit  PA20_DMA1_S2PAR_bit at DMA1_S2PAR.B20;
    sbit  PA21_DMA1_S2PAR_bit at DMA1_S2PAR.B21;
    sbit  PA22_DMA1_S2PAR_bit at DMA1_S2PAR.B22;
    sbit  PA23_DMA1_S2PAR_bit at DMA1_S2PAR.B23;
    sbit  PA24_DMA1_S2PAR_bit at DMA1_S2PAR.B24;
    sbit  PA25_DMA1_S2PAR_bit at DMA1_S2PAR.B25;
    sbit  PA26_DMA1_S2PAR_bit at DMA1_S2PAR.B26;
    sbit  PA27_DMA1_S2PAR_bit at DMA1_S2PAR.B27;
    sbit  PA28_DMA1_S2PAR_bit at DMA1_S2PAR.B28;
    sbit  PA29_DMA1_S2PAR_bit at DMA1_S2PAR.B29;
    sbit  PA30_DMA1_S2PAR_bit at DMA1_S2PAR.B30;
    sbit  PA31_DMA1_S2PAR_bit at DMA1_S2PAR.B31;

sfr unsigned long   volatile DMA1_S2M0AR          absolute 0x4002604C;
    sbit  M0A0_DMA1_S2M0AR_bit at DMA1_S2M0AR.B0;
    sbit  M0A1_DMA1_S2M0AR_bit at DMA1_S2M0AR.B1;
    sbit  M0A2_DMA1_S2M0AR_bit at DMA1_S2M0AR.B2;
    sbit  M0A3_DMA1_S2M0AR_bit at DMA1_S2M0AR.B3;
    sbit  M0A4_DMA1_S2M0AR_bit at DMA1_S2M0AR.B4;
    sbit  M0A5_DMA1_S2M0AR_bit at DMA1_S2M0AR.B5;
    sbit  M0A6_DMA1_S2M0AR_bit at DMA1_S2M0AR.B6;
    sbit  M0A7_DMA1_S2M0AR_bit at DMA1_S2M0AR.B7;
    sbit  M0A8_DMA1_S2M0AR_bit at DMA1_S2M0AR.B8;
    sbit  M0A9_DMA1_S2M0AR_bit at DMA1_S2M0AR.B9;
    sbit  M0A10_DMA1_S2M0AR_bit at DMA1_S2M0AR.B10;
    sbit  M0A11_DMA1_S2M0AR_bit at DMA1_S2M0AR.B11;
    sbit  M0A12_DMA1_S2M0AR_bit at DMA1_S2M0AR.B12;
    sbit  M0A13_DMA1_S2M0AR_bit at DMA1_S2M0AR.B13;
    sbit  M0A14_DMA1_S2M0AR_bit at DMA1_S2M0AR.B14;
    sbit  M0A15_DMA1_S2M0AR_bit at DMA1_S2M0AR.B15;
    sbit  M0A16_DMA1_S2M0AR_bit at DMA1_S2M0AR.B16;
    sbit  M0A17_DMA1_S2M0AR_bit at DMA1_S2M0AR.B17;
    sbit  M0A18_DMA1_S2M0AR_bit at DMA1_S2M0AR.B18;
    sbit  M0A19_DMA1_S2M0AR_bit at DMA1_S2M0AR.B19;
    sbit  M0A20_DMA1_S2M0AR_bit at DMA1_S2M0AR.B20;
    sbit  M0A21_DMA1_S2M0AR_bit at DMA1_S2M0AR.B21;
    sbit  M0A22_DMA1_S2M0AR_bit at DMA1_S2M0AR.B22;
    sbit  M0A23_DMA1_S2M0AR_bit at DMA1_S2M0AR.B23;
    sbit  M0A24_DMA1_S2M0AR_bit at DMA1_S2M0AR.B24;
    sbit  M0A25_DMA1_S2M0AR_bit at DMA1_S2M0AR.B25;
    sbit  M0A26_DMA1_S2M0AR_bit at DMA1_S2M0AR.B26;
    sbit  M0A27_DMA1_S2M0AR_bit at DMA1_S2M0AR.B27;
    sbit  M0A28_DMA1_S2M0AR_bit at DMA1_S2M0AR.B28;
    sbit  M0A29_DMA1_S2M0AR_bit at DMA1_S2M0AR.B29;
    sbit  M0A30_DMA1_S2M0AR_bit at DMA1_S2M0AR.B30;
    sbit  M0A31_DMA1_S2M0AR_bit at DMA1_S2M0AR.B31;

sfr unsigned long   volatile DMA1_S2M1AR          absolute 0x40026050;
    sbit  M1A0_DMA1_S2M1AR_bit at DMA1_S2M1AR.B0;
    sbit  M1A1_DMA1_S2M1AR_bit at DMA1_S2M1AR.B1;
    sbit  M1A2_DMA1_S2M1AR_bit at DMA1_S2M1AR.B2;
    sbit  M1A3_DMA1_S2M1AR_bit at DMA1_S2M1AR.B3;
    sbit  M1A4_DMA1_S2M1AR_bit at DMA1_S2M1AR.B4;
    sbit  M1A5_DMA1_S2M1AR_bit at DMA1_S2M1AR.B5;
    sbit  M1A6_DMA1_S2M1AR_bit at DMA1_S2M1AR.B6;
    sbit  M1A7_DMA1_S2M1AR_bit at DMA1_S2M1AR.B7;
    sbit  M1A8_DMA1_S2M1AR_bit at DMA1_S2M1AR.B8;
    sbit  M1A9_DMA1_S2M1AR_bit at DMA1_S2M1AR.B9;
    sbit  M1A10_DMA1_S2M1AR_bit at DMA1_S2M1AR.B10;
    sbit  M1A11_DMA1_S2M1AR_bit at DMA1_S2M1AR.B11;
    sbit  M1A12_DMA1_S2M1AR_bit at DMA1_S2M1AR.B12;
    sbit  M1A13_DMA1_S2M1AR_bit at DMA1_S2M1AR.B13;
    sbit  M1A14_DMA1_S2M1AR_bit at DMA1_S2M1AR.B14;
    sbit  M1A15_DMA1_S2M1AR_bit at DMA1_S2M1AR.B15;
    sbit  M1A16_DMA1_S2M1AR_bit at DMA1_S2M1AR.B16;
    sbit  M1A17_DMA1_S2M1AR_bit at DMA1_S2M1AR.B17;
    sbit  M1A18_DMA1_S2M1AR_bit at DMA1_S2M1AR.B18;
    sbit  M1A19_DMA1_S2M1AR_bit at DMA1_S2M1AR.B19;
    sbit  M1A20_DMA1_S2M1AR_bit at DMA1_S2M1AR.B20;
    sbit  M1A21_DMA1_S2M1AR_bit at DMA1_S2M1AR.B21;
    sbit  M1A22_DMA1_S2M1AR_bit at DMA1_S2M1AR.B22;
    sbit  M1A23_DMA1_S2M1AR_bit at DMA1_S2M1AR.B23;
    sbit  M1A24_DMA1_S2M1AR_bit at DMA1_S2M1AR.B24;
    sbit  M1A25_DMA1_S2M1AR_bit at DMA1_S2M1AR.B25;
    sbit  M1A26_DMA1_S2M1AR_bit at DMA1_S2M1AR.B26;
    sbit  M1A27_DMA1_S2M1AR_bit at DMA1_S2M1AR.B27;
    sbit  M1A28_DMA1_S2M1AR_bit at DMA1_S2M1AR.B28;
    sbit  M1A29_DMA1_S2M1AR_bit at DMA1_S2M1AR.B29;
    sbit  M1A30_DMA1_S2M1AR_bit at DMA1_S2M1AR.B30;
    sbit  M1A31_DMA1_S2M1AR_bit at DMA1_S2M1AR.B31;

sfr unsigned long   volatile DMA1_S2FCR           absolute 0x40026054;
    sbit  FEIE_DMA1_S2FCR_bit at DMA1_S2FCR.B7;
    sbit  FS0_DMA1_S2FCR_bit at DMA1_S2FCR.B3;
    sbit  FS1_DMA1_S2FCR_bit at DMA1_S2FCR.B4;
    sbit  FS2_DMA1_S2FCR_bit at DMA1_S2FCR.B5;
    sbit  DMDIS_DMA1_S2FCR_bit at DMA1_S2FCR.B2;
    sbit  FTH0_DMA1_S2FCR_bit at DMA1_S2FCR.B0;
    sbit  FTH1_DMA1_S2FCR_bit at DMA1_S2FCR.B1;

sfr unsigned long   volatile DMA1_S3CR            absolute 0x40026058;
    sbit  CHSEL0_DMA1_S3CR_bit at DMA1_S3CR.B25;
    sbit  CHSEL1_DMA1_S3CR_bit at DMA1_S3CR.B26;
    sbit  CHSEL2_DMA1_S3CR_bit at DMA1_S3CR.B27;
    sbit  MBURST0_DMA1_S3CR_bit at DMA1_S3CR.B23;
    sbit  MBURST1_DMA1_S3CR_bit at DMA1_S3CR.B24;
    sbit  PBURST0_DMA1_S3CR_bit at DMA1_S3CR.B21;
    sbit  PBURST1_DMA1_S3CR_bit at DMA1_S3CR.B22;
    sbit  ACK_DMA1_S3CR_bit at DMA1_S3CR.B20;
    sbit  CT_DMA1_S3CR_bit at DMA1_S3CR.B19;
    sbit  DBM_DMA1_S3CR_bit at DMA1_S3CR.B18;
    sbit  PL0_DMA1_S3CR_bit at DMA1_S3CR.B16;
    sbit  PL1_DMA1_S3CR_bit at DMA1_S3CR.B17;
    sbit  PINCOS_DMA1_S3CR_bit at DMA1_S3CR.B15;
    sbit  MSIZE0_DMA1_S3CR_bit at DMA1_S3CR.B13;
    sbit  MSIZE1_DMA1_S3CR_bit at DMA1_S3CR.B14;
    sbit  PSIZE0_DMA1_S3CR_bit at DMA1_S3CR.B11;
    sbit  PSIZE1_DMA1_S3CR_bit at DMA1_S3CR.B12;
    sbit  MINC_DMA1_S3CR_bit at DMA1_S3CR.B10;
    sbit  PINC_DMA1_S3CR_bit at DMA1_S3CR.B9;
    sbit  CIRC_DMA1_S3CR_bit at DMA1_S3CR.B8;
    sbit  DIR0_DMA1_S3CR_bit at DMA1_S3CR.B6;
    sbit  DIR1_DMA1_S3CR_bit at DMA1_S3CR.B7;
    sbit  PFCTRL_DMA1_S3CR_bit at DMA1_S3CR.B5;
    sbit  TCIE_DMA1_S3CR_bit at DMA1_S3CR.B4;
    sbit  HTIE_DMA1_S3CR_bit at DMA1_S3CR.B3;
    sbit  TEIE_DMA1_S3CR_bit at DMA1_S3CR.B2;
    sbit  DMEIE_DMA1_S3CR_bit at DMA1_S3CR.B1;
    sbit  EN_DMA1_S3CR_bit at DMA1_S3CR.B0;

sfr unsigned long   volatile DMA1_S3NDTR          absolute 0x4002605C;
    sbit  NDT0_DMA1_S3NDTR_bit at DMA1_S3NDTR.B0;
    sbit  NDT1_DMA1_S3NDTR_bit at DMA1_S3NDTR.B1;
    sbit  NDT2_DMA1_S3NDTR_bit at DMA1_S3NDTR.B2;
    sbit  NDT3_DMA1_S3NDTR_bit at DMA1_S3NDTR.B3;
    sbit  NDT4_DMA1_S3NDTR_bit at DMA1_S3NDTR.B4;
    sbit  NDT5_DMA1_S3NDTR_bit at DMA1_S3NDTR.B5;
    sbit  NDT6_DMA1_S3NDTR_bit at DMA1_S3NDTR.B6;
    sbit  NDT7_DMA1_S3NDTR_bit at DMA1_S3NDTR.B7;
    sbit  NDT8_DMA1_S3NDTR_bit at DMA1_S3NDTR.B8;
    sbit  NDT9_DMA1_S3NDTR_bit at DMA1_S3NDTR.B9;
    sbit  NDT10_DMA1_S3NDTR_bit at DMA1_S3NDTR.B10;
    sbit  NDT11_DMA1_S3NDTR_bit at DMA1_S3NDTR.B11;
    sbit  NDT12_DMA1_S3NDTR_bit at DMA1_S3NDTR.B12;
    sbit  NDT13_DMA1_S3NDTR_bit at DMA1_S3NDTR.B13;
    sbit  NDT14_DMA1_S3NDTR_bit at DMA1_S3NDTR.B14;
    sbit  NDT15_DMA1_S3NDTR_bit at DMA1_S3NDTR.B15;

sfr unsigned long   volatile DMA1_S3PAR           absolute 0x40026060;
    sbit  PA0_DMA1_S3PAR_bit at DMA1_S3PAR.B0;
    sbit  PA1_DMA1_S3PAR_bit at DMA1_S3PAR.B1;
    sbit  PA2_DMA1_S3PAR_bit at DMA1_S3PAR.B2;
    sbit  PA3_DMA1_S3PAR_bit at DMA1_S3PAR.B3;
    sbit  PA4_DMA1_S3PAR_bit at DMA1_S3PAR.B4;
    sbit  PA5_DMA1_S3PAR_bit at DMA1_S3PAR.B5;
    sbit  PA6_DMA1_S3PAR_bit at DMA1_S3PAR.B6;
    sbit  PA7_DMA1_S3PAR_bit at DMA1_S3PAR.B7;
    sbit  PA8_DMA1_S3PAR_bit at DMA1_S3PAR.B8;
    sbit  PA9_DMA1_S3PAR_bit at DMA1_S3PAR.B9;
    sbit  PA10_DMA1_S3PAR_bit at DMA1_S3PAR.B10;
    sbit  PA11_DMA1_S3PAR_bit at DMA1_S3PAR.B11;
    sbit  PA12_DMA1_S3PAR_bit at DMA1_S3PAR.B12;
    sbit  PA13_DMA1_S3PAR_bit at DMA1_S3PAR.B13;
    sbit  PA14_DMA1_S3PAR_bit at DMA1_S3PAR.B14;
    sbit  PA15_DMA1_S3PAR_bit at DMA1_S3PAR.B15;
    sbit  PA16_DMA1_S3PAR_bit at DMA1_S3PAR.B16;
    sbit  PA17_DMA1_S3PAR_bit at DMA1_S3PAR.B17;
    sbit  PA18_DMA1_S3PAR_bit at DMA1_S3PAR.B18;
    sbit  PA19_DMA1_S3PAR_bit at DMA1_S3PAR.B19;
    sbit  PA20_DMA1_S3PAR_bit at DMA1_S3PAR.B20;
    sbit  PA21_DMA1_S3PAR_bit at DMA1_S3PAR.B21;
    sbit  PA22_DMA1_S3PAR_bit at DMA1_S3PAR.B22;
    sbit  PA23_DMA1_S3PAR_bit at DMA1_S3PAR.B23;
    sbit  PA24_DMA1_S3PAR_bit at DMA1_S3PAR.B24;
    sbit  PA25_DMA1_S3PAR_bit at DMA1_S3PAR.B25;
    sbit  PA26_DMA1_S3PAR_bit at DMA1_S3PAR.B26;
    sbit  PA27_DMA1_S3PAR_bit at DMA1_S3PAR.B27;
    sbit  PA28_DMA1_S3PAR_bit at DMA1_S3PAR.B28;
    sbit  PA29_DMA1_S3PAR_bit at DMA1_S3PAR.B29;
    sbit  PA30_DMA1_S3PAR_bit at DMA1_S3PAR.B30;
    sbit  PA31_DMA1_S3PAR_bit at DMA1_S3PAR.B31;

sfr unsigned long   volatile DMA1_S3M0AR          absolute 0x40026064;
    sbit  M0A0_DMA1_S3M0AR_bit at DMA1_S3M0AR.B0;
    sbit  M0A1_DMA1_S3M0AR_bit at DMA1_S3M0AR.B1;
    sbit  M0A2_DMA1_S3M0AR_bit at DMA1_S3M0AR.B2;
    sbit  M0A3_DMA1_S3M0AR_bit at DMA1_S3M0AR.B3;
    sbit  M0A4_DMA1_S3M0AR_bit at DMA1_S3M0AR.B4;
    sbit  M0A5_DMA1_S3M0AR_bit at DMA1_S3M0AR.B5;
    sbit  M0A6_DMA1_S3M0AR_bit at DMA1_S3M0AR.B6;
    sbit  M0A7_DMA1_S3M0AR_bit at DMA1_S3M0AR.B7;
    sbit  M0A8_DMA1_S3M0AR_bit at DMA1_S3M0AR.B8;
    sbit  M0A9_DMA1_S3M0AR_bit at DMA1_S3M0AR.B9;
    sbit  M0A10_DMA1_S3M0AR_bit at DMA1_S3M0AR.B10;
    sbit  M0A11_DMA1_S3M0AR_bit at DMA1_S3M0AR.B11;
    sbit  M0A12_DMA1_S3M0AR_bit at DMA1_S3M0AR.B12;
    sbit  M0A13_DMA1_S3M0AR_bit at DMA1_S3M0AR.B13;
    sbit  M0A14_DMA1_S3M0AR_bit at DMA1_S3M0AR.B14;
    sbit  M0A15_DMA1_S3M0AR_bit at DMA1_S3M0AR.B15;
    sbit  M0A16_DMA1_S3M0AR_bit at DMA1_S3M0AR.B16;
    sbit  M0A17_DMA1_S3M0AR_bit at DMA1_S3M0AR.B17;
    sbit  M0A18_DMA1_S3M0AR_bit at DMA1_S3M0AR.B18;
    sbit  M0A19_DMA1_S3M0AR_bit at DMA1_S3M0AR.B19;
    sbit  M0A20_DMA1_S3M0AR_bit at DMA1_S3M0AR.B20;
    sbit  M0A21_DMA1_S3M0AR_bit at DMA1_S3M0AR.B21;
    sbit  M0A22_DMA1_S3M0AR_bit at DMA1_S3M0AR.B22;
    sbit  M0A23_DMA1_S3M0AR_bit at DMA1_S3M0AR.B23;
    sbit  M0A24_DMA1_S3M0AR_bit at DMA1_S3M0AR.B24;
    sbit  M0A25_DMA1_S3M0AR_bit at DMA1_S3M0AR.B25;
    sbit  M0A26_DMA1_S3M0AR_bit at DMA1_S3M0AR.B26;
    sbit  M0A27_DMA1_S3M0AR_bit at DMA1_S3M0AR.B27;
    sbit  M0A28_DMA1_S3M0AR_bit at DMA1_S3M0AR.B28;
    sbit  M0A29_DMA1_S3M0AR_bit at DMA1_S3M0AR.B29;
    sbit  M0A30_DMA1_S3M0AR_bit at DMA1_S3M0AR.B30;
    sbit  M0A31_DMA1_S3M0AR_bit at DMA1_S3M0AR.B31;

sfr unsigned long   volatile DMA1_S3M1AR          absolute 0x40026068;
    sbit  M1A0_DMA1_S3M1AR_bit at DMA1_S3M1AR.B0;
    sbit  M1A1_DMA1_S3M1AR_bit at DMA1_S3M1AR.B1;
    sbit  M1A2_DMA1_S3M1AR_bit at DMA1_S3M1AR.B2;
    sbit  M1A3_DMA1_S3M1AR_bit at DMA1_S3M1AR.B3;
    sbit  M1A4_DMA1_S3M1AR_bit at DMA1_S3M1AR.B4;
    sbit  M1A5_DMA1_S3M1AR_bit at DMA1_S3M1AR.B5;
    sbit  M1A6_DMA1_S3M1AR_bit at DMA1_S3M1AR.B6;
    sbit  M1A7_DMA1_S3M1AR_bit at DMA1_S3M1AR.B7;
    sbit  M1A8_DMA1_S3M1AR_bit at DMA1_S3M1AR.B8;
    sbit  M1A9_DMA1_S3M1AR_bit at DMA1_S3M1AR.B9;
    sbit  M1A10_DMA1_S3M1AR_bit at DMA1_S3M1AR.B10;
    sbit  M1A11_DMA1_S3M1AR_bit at DMA1_S3M1AR.B11;
    sbit  M1A12_DMA1_S3M1AR_bit at DMA1_S3M1AR.B12;
    sbit  M1A13_DMA1_S3M1AR_bit at DMA1_S3M1AR.B13;
    sbit  M1A14_DMA1_S3M1AR_bit at DMA1_S3M1AR.B14;
    sbit  M1A15_DMA1_S3M1AR_bit at DMA1_S3M1AR.B15;
    sbit  M1A16_DMA1_S3M1AR_bit at DMA1_S3M1AR.B16;
    sbit  M1A17_DMA1_S3M1AR_bit at DMA1_S3M1AR.B17;
    sbit  M1A18_DMA1_S3M1AR_bit at DMA1_S3M1AR.B18;
    sbit  M1A19_DMA1_S3M1AR_bit at DMA1_S3M1AR.B19;
    sbit  M1A20_DMA1_S3M1AR_bit at DMA1_S3M1AR.B20;
    sbit  M1A21_DMA1_S3M1AR_bit at DMA1_S3M1AR.B21;
    sbit  M1A22_DMA1_S3M1AR_bit at DMA1_S3M1AR.B22;
    sbit  M1A23_DMA1_S3M1AR_bit at DMA1_S3M1AR.B23;
    sbit  M1A24_DMA1_S3M1AR_bit at DMA1_S3M1AR.B24;
    sbit  M1A25_DMA1_S3M1AR_bit at DMA1_S3M1AR.B25;
    sbit  M1A26_DMA1_S3M1AR_bit at DMA1_S3M1AR.B26;
    sbit  M1A27_DMA1_S3M1AR_bit at DMA1_S3M1AR.B27;
    sbit  M1A28_DMA1_S3M1AR_bit at DMA1_S3M1AR.B28;
    sbit  M1A29_DMA1_S3M1AR_bit at DMA1_S3M1AR.B29;
    sbit  M1A30_DMA1_S3M1AR_bit at DMA1_S3M1AR.B30;
    sbit  M1A31_DMA1_S3M1AR_bit at DMA1_S3M1AR.B31;

sfr unsigned long   volatile DMA1_S3FCR           absolute 0x4002606C;
    sbit  FEIE_DMA1_S3FCR_bit at DMA1_S3FCR.B7;
    sbit  FS0_DMA1_S3FCR_bit at DMA1_S3FCR.B3;
    sbit  FS1_DMA1_S3FCR_bit at DMA1_S3FCR.B4;
    sbit  FS2_DMA1_S3FCR_bit at DMA1_S3FCR.B5;
    sbit  DMDIS_DMA1_S3FCR_bit at DMA1_S3FCR.B2;
    sbit  FTH0_DMA1_S3FCR_bit at DMA1_S3FCR.B0;
    sbit  FTH1_DMA1_S3FCR_bit at DMA1_S3FCR.B1;

sfr unsigned long   volatile DMA1_S4CR            absolute 0x40026070;
    sbit  CHSEL0_DMA1_S4CR_bit at DMA1_S4CR.B25;
    sbit  CHSEL1_DMA1_S4CR_bit at DMA1_S4CR.B26;
    sbit  CHSEL2_DMA1_S4CR_bit at DMA1_S4CR.B27;
    sbit  MBURST0_DMA1_S4CR_bit at DMA1_S4CR.B23;
    sbit  MBURST1_DMA1_S4CR_bit at DMA1_S4CR.B24;
    sbit  PBURST0_DMA1_S4CR_bit at DMA1_S4CR.B21;
    sbit  PBURST1_DMA1_S4CR_bit at DMA1_S4CR.B22;
    sbit  ACK_DMA1_S4CR_bit at DMA1_S4CR.B20;
    sbit  CT_DMA1_S4CR_bit at DMA1_S4CR.B19;
    sbit  DBM_DMA1_S4CR_bit at DMA1_S4CR.B18;
    sbit  PL0_DMA1_S4CR_bit at DMA1_S4CR.B16;
    sbit  PL1_DMA1_S4CR_bit at DMA1_S4CR.B17;
    sbit  PINCOS_DMA1_S4CR_bit at DMA1_S4CR.B15;
    sbit  MSIZE0_DMA1_S4CR_bit at DMA1_S4CR.B13;
    sbit  MSIZE1_DMA1_S4CR_bit at DMA1_S4CR.B14;
    sbit  PSIZE0_DMA1_S4CR_bit at DMA1_S4CR.B11;
    sbit  PSIZE1_DMA1_S4CR_bit at DMA1_S4CR.B12;
    sbit  MINC_DMA1_S4CR_bit at DMA1_S4CR.B10;
    sbit  PINC_DMA1_S4CR_bit at DMA1_S4CR.B9;
    sbit  CIRC_DMA1_S4CR_bit at DMA1_S4CR.B8;
    sbit  DIR0_DMA1_S4CR_bit at DMA1_S4CR.B6;
    sbit  DIR1_DMA1_S4CR_bit at DMA1_S4CR.B7;
    sbit  PFCTRL_DMA1_S4CR_bit at DMA1_S4CR.B5;
    sbit  TCIE_DMA1_S4CR_bit at DMA1_S4CR.B4;
    sbit  HTIE_DMA1_S4CR_bit at DMA1_S4CR.B3;
    sbit  TEIE_DMA1_S4CR_bit at DMA1_S4CR.B2;
    sbit  DMEIE_DMA1_S4CR_bit at DMA1_S4CR.B1;
    sbit  EN_DMA1_S4CR_bit at DMA1_S4CR.B0;

sfr unsigned long   volatile DMA1_S4NDTR          absolute 0x40026074;
    sbit  NDT0_DMA1_S4NDTR_bit at DMA1_S4NDTR.B0;
    sbit  NDT1_DMA1_S4NDTR_bit at DMA1_S4NDTR.B1;
    sbit  NDT2_DMA1_S4NDTR_bit at DMA1_S4NDTR.B2;
    sbit  NDT3_DMA1_S4NDTR_bit at DMA1_S4NDTR.B3;
    sbit  NDT4_DMA1_S4NDTR_bit at DMA1_S4NDTR.B4;
    sbit  NDT5_DMA1_S4NDTR_bit at DMA1_S4NDTR.B5;
    sbit  NDT6_DMA1_S4NDTR_bit at DMA1_S4NDTR.B6;
    sbit  NDT7_DMA1_S4NDTR_bit at DMA1_S4NDTR.B7;
    sbit  NDT8_DMA1_S4NDTR_bit at DMA1_S4NDTR.B8;
    sbit  NDT9_DMA1_S4NDTR_bit at DMA1_S4NDTR.B9;
    sbit  NDT10_DMA1_S4NDTR_bit at DMA1_S4NDTR.B10;
    sbit  NDT11_DMA1_S4NDTR_bit at DMA1_S4NDTR.B11;
    sbit  NDT12_DMA1_S4NDTR_bit at DMA1_S4NDTR.B12;
    sbit  NDT13_DMA1_S4NDTR_bit at DMA1_S4NDTR.B13;
    sbit  NDT14_DMA1_S4NDTR_bit at DMA1_S4NDTR.B14;
    sbit  NDT15_DMA1_S4NDTR_bit at DMA1_S4NDTR.B15;

sfr unsigned long   volatile DMA1_S4PAR           absolute 0x40026078;
    sbit  PA0_DMA1_S4PAR_bit at DMA1_S4PAR.B0;
    sbit  PA1_DMA1_S4PAR_bit at DMA1_S4PAR.B1;
    sbit  PA2_DMA1_S4PAR_bit at DMA1_S4PAR.B2;
    sbit  PA3_DMA1_S4PAR_bit at DMA1_S4PAR.B3;
    sbit  PA4_DMA1_S4PAR_bit at DMA1_S4PAR.B4;
    sbit  PA5_DMA1_S4PAR_bit at DMA1_S4PAR.B5;
    sbit  PA6_DMA1_S4PAR_bit at DMA1_S4PAR.B6;
    sbit  PA7_DMA1_S4PAR_bit at DMA1_S4PAR.B7;
    sbit  PA8_DMA1_S4PAR_bit at DMA1_S4PAR.B8;
    sbit  PA9_DMA1_S4PAR_bit at DMA1_S4PAR.B9;
    sbit  PA10_DMA1_S4PAR_bit at DMA1_S4PAR.B10;
    sbit  PA11_DMA1_S4PAR_bit at DMA1_S4PAR.B11;
    sbit  PA12_DMA1_S4PAR_bit at DMA1_S4PAR.B12;
    sbit  PA13_DMA1_S4PAR_bit at DMA1_S4PAR.B13;
    sbit  PA14_DMA1_S4PAR_bit at DMA1_S4PAR.B14;
    sbit  PA15_DMA1_S4PAR_bit at DMA1_S4PAR.B15;
    sbit  PA16_DMA1_S4PAR_bit at DMA1_S4PAR.B16;
    sbit  PA17_DMA1_S4PAR_bit at DMA1_S4PAR.B17;
    sbit  PA18_DMA1_S4PAR_bit at DMA1_S4PAR.B18;
    sbit  PA19_DMA1_S4PAR_bit at DMA1_S4PAR.B19;
    sbit  PA20_DMA1_S4PAR_bit at DMA1_S4PAR.B20;
    sbit  PA21_DMA1_S4PAR_bit at DMA1_S4PAR.B21;
    sbit  PA22_DMA1_S4PAR_bit at DMA1_S4PAR.B22;
    sbit  PA23_DMA1_S4PAR_bit at DMA1_S4PAR.B23;
    sbit  PA24_DMA1_S4PAR_bit at DMA1_S4PAR.B24;
    sbit  PA25_DMA1_S4PAR_bit at DMA1_S4PAR.B25;
    sbit  PA26_DMA1_S4PAR_bit at DMA1_S4PAR.B26;
    sbit  PA27_DMA1_S4PAR_bit at DMA1_S4PAR.B27;
    sbit  PA28_DMA1_S4PAR_bit at DMA1_S4PAR.B28;
    sbit  PA29_DMA1_S4PAR_bit at DMA1_S4PAR.B29;
    sbit  PA30_DMA1_S4PAR_bit at DMA1_S4PAR.B30;
    sbit  PA31_DMA1_S4PAR_bit at DMA1_S4PAR.B31;

sfr unsigned long   volatile DMA1_S4M0AR          absolute 0x4002607C;
    sbit  M0A0_DMA1_S4M0AR_bit at DMA1_S4M0AR.B0;
    sbit  M0A1_DMA1_S4M0AR_bit at DMA1_S4M0AR.B1;
    sbit  M0A2_DMA1_S4M0AR_bit at DMA1_S4M0AR.B2;
    sbit  M0A3_DMA1_S4M0AR_bit at DMA1_S4M0AR.B3;
    sbit  M0A4_DMA1_S4M0AR_bit at DMA1_S4M0AR.B4;
    sbit  M0A5_DMA1_S4M0AR_bit at DMA1_S4M0AR.B5;
    sbit  M0A6_DMA1_S4M0AR_bit at DMA1_S4M0AR.B6;
    sbit  M0A7_DMA1_S4M0AR_bit at DMA1_S4M0AR.B7;
    sbit  M0A8_DMA1_S4M0AR_bit at DMA1_S4M0AR.B8;
    sbit  M0A9_DMA1_S4M0AR_bit at DMA1_S4M0AR.B9;
    sbit  M0A10_DMA1_S4M0AR_bit at DMA1_S4M0AR.B10;
    sbit  M0A11_DMA1_S4M0AR_bit at DMA1_S4M0AR.B11;
    sbit  M0A12_DMA1_S4M0AR_bit at DMA1_S4M0AR.B12;
    sbit  M0A13_DMA1_S4M0AR_bit at DMA1_S4M0AR.B13;
    sbit  M0A14_DMA1_S4M0AR_bit at DMA1_S4M0AR.B14;
    sbit  M0A15_DMA1_S4M0AR_bit at DMA1_S4M0AR.B15;
    sbit  M0A16_DMA1_S4M0AR_bit at DMA1_S4M0AR.B16;
    sbit  M0A17_DMA1_S4M0AR_bit at DMA1_S4M0AR.B17;
    sbit  M0A18_DMA1_S4M0AR_bit at DMA1_S4M0AR.B18;
    sbit  M0A19_DMA1_S4M0AR_bit at DMA1_S4M0AR.B19;
    sbit  M0A20_DMA1_S4M0AR_bit at DMA1_S4M0AR.B20;
    sbit  M0A21_DMA1_S4M0AR_bit at DMA1_S4M0AR.B21;
    sbit  M0A22_DMA1_S4M0AR_bit at DMA1_S4M0AR.B22;
    sbit  M0A23_DMA1_S4M0AR_bit at DMA1_S4M0AR.B23;
    sbit  M0A24_DMA1_S4M0AR_bit at DMA1_S4M0AR.B24;
    sbit  M0A25_DMA1_S4M0AR_bit at DMA1_S4M0AR.B25;
    sbit  M0A26_DMA1_S4M0AR_bit at DMA1_S4M0AR.B26;
    sbit  M0A27_DMA1_S4M0AR_bit at DMA1_S4M0AR.B27;
    sbit  M0A28_DMA1_S4M0AR_bit at DMA1_S4M0AR.B28;
    sbit  M0A29_DMA1_S4M0AR_bit at DMA1_S4M0AR.B29;
    sbit  M0A30_DMA1_S4M0AR_bit at DMA1_S4M0AR.B30;
    sbit  M0A31_DMA1_S4M0AR_bit at DMA1_S4M0AR.B31;

sfr unsigned long   volatile DMA1_S4M1AR          absolute 0x40026080;
    sbit  M1A0_DMA1_S4M1AR_bit at DMA1_S4M1AR.B0;
    sbit  M1A1_DMA1_S4M1AR_bit at DMA1_S4M1AR.B1;
    sbit  M1A2_DMA1_S4M1AR_bit at DMA1_S4M1AR.B2;
    sbit  M1A3_DMA1_S4M1AR_bit at DMA1_S4M1AR.B3;
    sbit  M1A4_DMA1_S4M1AR_bit at DMA1_S4M1AR.B4;
    sbit  M1A5_DMA1_S4M1AR_bit at DMA1_S4M1AR.B5;
    sbit  M1A6_DMA1_S4M1AR_bit at DMA1_S4M1AR.B6;
    sbit  M1A7_DMA1_S4M1AR_bit at DMA1_S4M1AR.B7;
    sbit  M1A8_DMA1_S4M1AR_bit at DMA1_S4M1AR.B8;
    sbit  M1A9_DMA1_S4M1AR_bit at DMA1_S4M1AR.B9;
    sbit  M1A10_DMA1_S4M1AR_bit at DMA1_S4M1AR.B10;
    sbit  M1A11_DMA1_S4M1AR_bit at DMA1_S4M1AR.B11;
    sbit  M1A12_DMA1_S4M1AR_bit at DMA1_S4M1AR.B12;
    sbit  M1A13_DMA1_S4M1AR_bit at DMA1_S4M1AR.B13;
    sbit  M1A14_DMA1_S4M1AR_bit at DMA1_S4M1AR.B14;
    sbit  M1A15_DMA1_S4M1AR_bit at DMA1_S4M1AR.B15;
    sbit  M1A16_DMA1_S4M1AR_bit at DMA1_S4M1AR.B16;
    sbit  M1A17_DMA1_S4M1AR_bit at DMA1_S4M1AR.B17;
    sbit  M1A18_DMA1_S4M1AR_bit at DMA1_S4M1AR.B18;
    sbit  M1A19_DMA1_S4M1AR_bit at DMA1_S4M1AR.B19;
    sbit  M1A20_DMA1_S4M1AR_bit at DMA1_S4M1AR.B20;
    sbit  M1A21_DMA1_S4M1AR_bit at DMA1_S4M1AR.B21;
    sbit  M1A22_DMA1_S4M1AR_bit at DMA1_S4M1AR.B22;
    sbit  M1A23_DMA1_S4M1AR_bit at DMA1_S4M1AR.B23;
    sbit  M1A24_DMA1_S4M1AR_bit at DMA1_S4M1AR.B24;
    sbit  M1A25_DMA1_S4M1AR_bit at DMA1_S4M1AR.B25;
    sbit  M1A26_DMA1_S4M1AR_bit at DMA1_S4M1AR.B26;
    sbit  M1A27_DMA1_S4M1AR_bit at DMA1_S4M1AR.B27;
    sbit  M1A28_DMA1_S4M1AR_bit at DMA1_S4M1AR.B28;
    sbit  M1A29_DMA1_S4M1AR_bit at DMA1_S4M1AR.B29;
    sbit  M1A30_DMA1_S4M1AR_bit at DMA1_S4M1AR.B30;
    sbit  M1A31_DMA1_S4M1AR_bit at DMA1_S4M1AR.B31;

sfr unsigned long   volatile DMA1_S4FCR           absolute 0x40026084;
    sbit  FEIE_DMA1_S4FCR_bit at DMA1_S4FCR.B7;
    sbit  FS0_DMA1_S4FCR_bit at DMA1_S4FCR.B3;
    sbit  FS1_DMA1_S4FCR_bit at DMA1_S4FCR.B4;
    sbit  FS2_DMA1_S4FCR_bit at DMA1_S4FCR.B5;
    sbit  DMDIS_DMA1_S4FCR_bit at DMA1_S4FCR.B2;
    sbit  FTH0_DMA1_S4FCR_bit at DMA1_S4FCR.B0;
    sbit  FTH1_DMA1_S4FCR_bit at DMA1_S4FCR.B1;

sfr unsigned long   volatile DMA1_S5CR            absolute 0x40026088;
    sbit  CHSEL0_DMA1_S5CR_bit at DMA1_S5CR.B25;
    sbit  CHSEL1_DMA1_S5CR_bit at DMA1_S5CR.B26;
    sbit  CHSEL2_DMA1_S5CR_bit at DMA1_S5CR.B27;
    sbit  MBURST0_DMA1_S5CR_bit at DMA1_S5CR.B23;
    sbit  MBURST1_DMA1_S5CR_bit at DMA1_S5CR.B24;
    sbit  PBURST0_DMA1_S5CR_bit at DMA1_S5CR.B21;
    sbit  PBURST1_DMA1_S5CR_bit at DMA1_S5CR.B22;
    sbit  ACK_DMA1_S5CR_bit at DMA1_S5CR.B20;
    sbit  CT_DMA1_S5CR_bit at DMA1_S5CR.B19;
    sbit  DBM_DMA1_S5CR_bit at DMA1_S5CR.B18;
    sbit  PL0_DMA1_S5CR_bit at DMA1_S5CR.B16;
    sbit  PL1_DMA1_S5CR_bit at DMA1_S5CR.B17;
    sbit  PINCOS_DMA1_S5CR_bit at DMA1_S5CR.B15;
    sbit  MSIZE0_DMA1_S5CR_bit at DMA1_S5CR.B13;
    sbit  MSIZE1_DMA1_S5CR_bit at DMA1_S5CR.B14;
    sbit  PSIZE0_DMA1_S5CR_bit at DMA1_S5CR.B11;
    sbit  PSIZE1_DMA1_S5CR_bit at DMA1_S5CR.B12;
    sbit  MINC_DMA1_S5CR_bit at DMA1_S5CR.B10;
    sbit  PINC_DMA1_S5CR_bit at DMA1_S5CR.B9;
    sbit  CIRC_DMA1_S5CR_bit at DMA1_S5CR.B8;
    sbit  DIR0_DMA1_S5CR_bit at DMA1_S5CR.B6;
    sbit  DIR1_DMA1_S5CR_bit at DMA1_S5CR.B7;
    sbit  PFCTRL_DMA1_S5CR_bit at DMA1_S5CR.B5;
    sbit  TCIE_DMA1_S5CR_bit at DMA1_S5CR.B4;
    sbit  HTIE_DMA1_S5CR_bit at DMA1_S5CR.B3;
    sbit  TEIE_DMA1_S5CR_bit at DMA1_S5CR.B2;
    sbit  DMEIE_DMA1_S5CR_bit at DMA1_S5CR.B1;
    sbit  EN_DMA1_S5CR_bit at DMA1_S5CR.B0;

sfr unsigned long   volatile DMA1_S5NDTR          absolute 0x4002608C;
    sbit  NDT0_DMA1_S5NDTR_bit at DMA1_S5NDTR.B0;
    sbit  NDT1_DMA1_S5NDTR_bit at DMA1_S5NDTR.B1;
    sbit  NDT2_DMA1_S5NDTR_bit at DMA1_S5NDTR.B2;
    sbit  NDT3_DMA1_S5NDTR_bit at DMA1_S5NDTR.B3;
    sbit  NDT4_DMA1_S5NDTR_bit at DMA1_S5NDTR.B4;
    sbit  NDT5_DMA1_S5NDTR_bit at DMA1_S5NDTR.B5;
    sbit  NDT6_DMA1_S5NDTR_bit at DMA1_S5NDTR.B6;
    sbit  NDT7_DMA1_S5NDTR_bit at DMA1_S5NDTR.B7;
    sbit  NDT8_DMA1_S5NDTR_bit at DMA1_S5NDTR.B8;
    sbit  NDT9_DMA1_S5NDTR_bit at DMA1_S5NDTR.B9;
    sbit  NDT10_DMA1_S5NDTR_bit at DMA1_S5NDTR.B10;
    sbit  NDT11_DMA1_S5NDTR_bit at DMA1_S5NDTR.B11;
    sbit  NDT12_DMA1_S5NDTR_bit at DMA1_S5NDTR.B12;
    sbit  NDT13_DMA1_S5NDTR_bit at DMA1_S5NDTR.B13;
    sbit  NDT14_DMA1_S5NDTR_bit at DMA1_S5NDTR.B14;
    sbit  NDT15_DMA1_S5NDTR_bit at DMA1_S5NDTR.B15;

sfr unsigned long   volatile DMA1_S5PAR           absolute 0x40026090;
    sbit  PA0_DMA1_S5PAR_bit at DMA1_S5PAR.B0;
    sbit  PA1_DMA1_S5PAR_bit at DMA1_S5PAR.B1;
    sbit  PA2_DMA1_S5PAR_bit at DMA1_S5PAR.B2;
    sbit  PA3_DMA1_S5PAR_bit at DMA1_S5PAR.B3;
    sbit  PA4_DMA1_S5PAR_bit at DMA1_S5PAR.B4;
    sbit  PA5_DMA1_S5PAR_bit at DMA1_S5PAR.B5;
    sbit  PA6_DMA1_S5PAR_bit at DMA1_S5PAR.B6;
    sbit  PA7_DMA1_S5PAR_bit at DMA1_S5PAR.B7;
    sbit  PA8_DMA1_S5PAR_bit at DMA1_S5PAR.B8;
    sbit  PA9_DMA1_S5PAR_bit at DMA1_S5PAR.B9;
    sbit  PA10_DMA1_S5PAR_bit at DMA1_S5PAR.B10;
    sbit  PA11_DMA1_S5PAR_bit at DMA1_S5PAR.B11;
    sbit  PA12_DMA1_S5PAR_bit at DMA1_S5PAR.B12;
    sbit  PA13_DMA1_S5PAR_bit at DMA1_S5PAR.B13;
    sbit  PA14_DMA1_S5PAR_bit at DMA1_S5PAR.B14;
    sbit  PA15_DMA1_S5PAR_bit at DMA1_S5PAR.B15;
    sbit  PA16_DMA1_S5PAR_bit at DMA1_S5PAR.B16;
    sbit  PA17_DMA1_S5PAR_bit at DMA1_S5PAR.B17;
    sbit  PA18_DMA1_S5PAR_bit at DMA1_S5PAR.B18;
    sbit  PA19_DMA1_S5PAR_bit at DMA1_S5PAR.B19;
    sbit  PA20_DMA1_S5PAR_bit at DMA1_S5PAR.B20;
    sbit  PA21_DMA1_S5PAR_bit at DMA1_S5PAR.B21;
    sbit  PA22_DMA1_S5PAR_bit at DMA1_S5PAR.B22;
    sbit  PA23_DMA1_S5PAR_bit at DMA1_S5PAR.B23;
    sbit  PA24_DMA1_S5PAR_bit at DMA1_S5PAR.B24;
    sbit  PA25_DMA1_S5PAR_bit at DMA1_S5PAR.B25;
    sbit  PA26_DMA1_S5PAR_bit at DMA1_S5PAR.B26;
    sbit  PA27_DMA1_S5PAR_bit at DMA1_S5PAR.B27;
    sbit  PA28_DMA1_S5PAR_bit at DMA1_S5PAR.B28;
    sbit  PA29_DMA1_S5PAR_bit at DMA1_S5PAR.B29;
    sbit  PA30_DMA1_S5PAR_bit at DMA1_S5PAR.B30;
    sbit  PA31_DMA1_S5PAR_bit at DMA1_S5PAR.B31;

sfr unsigned long   volatile DMA1_S5M0AR          absolute 0x40026094;
    sbit  M0A0_DMA1_S5M0AR_bit at DMA1_S5M0AR.B0;
    sbit  M0A1_DMA1_S5M0AR_bit at DMA1_S5M0AR.B1;
    sbit  M0A2_DMA1_S5M0AR_bit at DMA1_S5M0AR.B2;
    sbit  M0A3_DMA1_S5M0AR_bit at DMA1_S5M0AR.B3;
    sbit  M0A4_DMA1_S5M0AR_bit at DMA1_S5M0AR.B4;
    sbit  M0A5_DMA1_S5M0AR_bit at DMA1_S5M0AR.B5;
    sbit  M0A6_DMA1_S5M0AR_bit at DMA1_S5M0AR.B6;
    sbit  M0A7_DMA1_S5M0AR_bit at DMA1_S5M0AR.B7;
    sbit  M0A8_DMA1_S5M0AR_bit at DMA1_S5M0AR.B8;
    sbit  M0A9_DMA1_S5M0AR_bit at DMA1_S5M0AR.B9;
    sbit  M0A10_DMA1_S5M0AR_bit at DMA1_S5M0AR.B10;
    sbit  M0A11_DMA1_S5M0AR_bit at DMA1_S5M0AR.B11;
    sbit  M0A12_DMA1_S5M0AR_bit at DMA1_S5M0AR.B12;
    sbit  M0A13_DMA1_S5M0AR_bit at DMA1_S5M0AR.B13;
    sbit  M0A14_DMA1_S5M0AR_bit at DMA1_S5M0AR.B14;
    sbit  M0A15_DMA1_S5M0AR_bit at DMA1_S5M0AR.B15;
    sbit  M0A16_DMA1_S5M0AR_bit at DMA1_S5M0AR.B16;
    sbit  M0A17_DMA1_S5M0AR_bit at DMA1_S5M0AR.B17;
    sbit  M0A18_DMA1_S5M0AR_bit at DMA1_S5M0AR.B18;
    sbit  M0A19_DMA1_S5M0AR_bit at DMA1_S5M0AR.B19;
    sbit  M0A20_DMA1_S5M0AR_bit at DMA1_S5M0AR.B20;
    sbit  M0A21_DMA1_S5M0AR_bit at DMA1_S5M0AR.B21;
    sbit  M0A22_DMA1_S5M0AR_bit at DMA1_S5M0AR.B22;
    sbit  M0A23_DMA1_S5M0AR_bit at DMA1_S5M0AR.B23;
    sbit  M0A24_DMA1_S5M0AR_bit at DMA1_S5M0AR.B24;
    sbit  M0A25_DMA1_S5M0AR_bit at DMA1_S5M0AR.B25;
    sbit  M0A26_DMA1_S5M0AR_bit at DMA1_S5M0AR.B26;
    sbit  M0A27_DMA1_S5M0AR_bit at DMA1_S5M0AR.B27;
    sbit  M0A28_DMA1_S5M0AR_bit at DMA1_S5M0AR.B28;
    sbit  M0A29_DMA1_S5M0AR_bit at DMA1_S5M0AR.B29;
    sbit  M0A30_DMA1_S5M0AR_bit at DMA1_S5M0AR.B30;
    sbit  M0A31_DMA1_S5M0AR_bit at DMA1_S5M0AR.B31;

sfr unsigned long   volatile DMA1_S5M1AR          absolute 0x40026098;
    sbit  M1A0_DMA1_S5M1AR_bit at DMA1_S5M1AR.B0;
    sbit  M1A1_DMA1_S5M1AR_bit at DMA1_S5M1AR.B1;
    sbit  M1A2_DMA1_S5M1AR_bit at DMA1_S5M1AR.B2;
    sbit  M1A3_DMA1_S5M1AR_bit at DMA1_S5M1AR.B3;
    sbit  M1A4_DMA1_S5M1AR_bit at DMA1_S5M1AR.B4;
    sbit  M1A5_DMA1_S5M1AR_bit at DMA1_S5M1AR.B5;
    sbit  M1A6_DMA1_S5M1AR_bit at DMA1_S5M1AR.B6;
    sbit  M1A7_DMA1_S5M1AR_bit at DMA1_S5M1AR.B7;
    sbit  M1A8_DMA1_S5M1AR_bit at DMA1_S5M1AR.B8;
    sbit  M1A9_DMA1_S5M1AR_bit at DMA1_S5M1AR.B9;
    sbit  M1A10_DMA1_S5M1AR_bit at DMA1_S5M1AR.B10;
    sbit  M1A11_DMA1_S5M1AR_bit at DMA1_S5M1AR.B11;
    sbit  M1A12_DMA1_S5M1AR_bit at DMA1_S5M1AR.B12;
    sbit  M1A13_DMA1_S5M1AR_bit at DMA1_S5M1AR.B13;
    sbit  M1A14_DMA1_S5M1AR_bit at DMA1_S5M1AR.B14;
    sbit  M1A15_DMA1_S5M1AR_bit at DMA1_S5M1AR.B15;
    sbit  M1A16_DMA1_S5M1AR_bit at DMA1_S5M1AR.B16;
    sbit  M1A17_DMA1_S5M1AR_bit at DMA1_S5M1AR.B17;
    sbit  M1A18_DMA1_S5M1AR_bit at DMA1_S5M1AR.B18;
    sbit  M1A19_DMA1_S5M1AR_bit at DMA1_S5M1AR.B19;
    sbit  M1A20_DMA1_S5M1AR_bit at DMA1_S5M1AR.B20;
    sbit  M1A21_DMA1_S5M1AR_bit at DMA1_S5M1AR.B21;
    sbit  M1A22_DMA1_S5M1AR_bit at DMA1_S5M1AR.B22;
    sbit  M1A23_DMA1_S5M1AR_bit at DMA1_S5M1AR.B23;
    sbit  M1A24_DMA1_S5M1AR_bit at DMA1_S5M1AR.B24;
    sbit  M1A25_DMA1_S5M1AR_bit at DMA1_S5M1AR.B25;
    sbit  M1A26_DMA1_S5M1AR_bit at DMA1_S5M1AR.B26;
    sbit  M1A27_DMA1_S5M1AR_bit at DMA1_S5M1AR.B27;
    sbit  M1A28_DMA1_S5M1AR_bit at DMA1_S5M1AR.B28;
    sbit  M1A29_DMA1_S5M1AR_bit at DMA1_S5M1AR.B29;
    sbit  M1A30_DMA1_S5M1AR_bit at DMA1_S5M1AR.B30;
    sbit  M1A31_DMA1_S5M1AR_bit at DMA1_S5M1AR.B31;

sfr unsigned long   volatile DMA1_S5FCR           absolute 0x4002609C;
    sbit  FEIE_DMA1_S5FCR_bit at DMA1_S5FCR.B7;
    sbit  FS0_DMA1_S5FCR_bit at DMA1_S5FCR.B3;
    sbit  FS1_DMA1_S5FCR_bit at DMA1_S5FCR.B4;
    sbit  FS2_DMA1_S5FCR_bit at DMA1_S5FCR.B5;
    sbit  DMDIS_DMA1_S5FCR_bit at DMA1_S5FCR.B2;
    sbit  FTH0_DMA1_S5FCR_bit at DMA1_S5FCR.B0;
    sbit  FTH1_DMA1_S5FCR_bit at DMA1_S5FCR.B1;

sfr unsigned long   volatile DMA1_S6CR            absolute 0x400260A0;
    sbit  CHSEL0_DMA1_S6CR_bit at DMA1_S6CR.B25;
    sbit  CHSEL1_DMA1_S6CR_bit at DMA1_S6CR.B26;
    sbit  CHSEL2_DMA1_S6CR_bit at DMA1_S6CR.B27;
    sbit  MBURST0_DMA1_S6CR_bit at DMA1_S6CR.B23;
    sbit  MBURST1_DMA1_S6CR_bit at DMA1_S6CR.B24;
    sbit  PBURST0_DMA1_S6CR_bit at DMA1_S6CR.B21;
    sbit  PBURST1_DMA1_S6CR_bit at DMA1_S6CR.B22;
    sbit  ACK_DMA1_S6CR_bit at DMA1_S6CR.B20;
    sbit  CT_DMA1_S6CR_bit at DMA1_S6CR.B19;
    sbit  DBM_DMA1_S6CR_bit at DMA1_S6CR.B18;
    sbit  PL0_DMA1_S6CR_bit at DMA1_S6CR.B16;
    sbit  PL1_DMA1_S6CR_bit at DMA1_S6CR.B17;
    sbit  PINCOS_DMA1_S6CR_bit at DMA1_S6CR.B15;
    sbit  MSIZE0_DMA1_S6CR_bit at DMA1_S6CR.B13;
    sbit  MSIZE1_DMA1_S6CR_bit at DMA1_S6CR.B14;
    sbit  PSIZE0_DMA1_S6CR_bit at DMA1_S6CR.B11;
    sbit  PSIZE1_DMA1_S6CR_bit at DMA1_S6CR.B12;
    sbit  MINC_DMA1_S6CR_bit at DMA1_S6CR.B10;
    sbit  PINC_DMA1_S6CR_bit at DMA1_S6CR.B9;
    sbit  CIRC_DMA1_S6CR_bit at DMA1_S6CR.B8;
    sbit  DIR0_DMA1_S6CR_bit at DMA1_S6CR.B6;
    sbit  DIR1_DMA1_S6CR_bit at DMA1_S6CR.B7;
    sbit  PFCTRL_DMA1_S6CR_bit at DMA1_S6CR.B5;
    sbit  TCIE_DMA1_S6CR_bit at DMA1_S6CR.B4;
    sbit  HTIE_DMA1_S6CR_bit at DMA1_S6CR.B3;
    sbit  TEIE_DMA1_S6CR_bit at DMA1_S6CR.B2;
    sbit  DMEIE_DMA1_S6CR_bit at DMA1_S6CR.B1;
    sbit  EN_DMA1_S6CR_bit at DMA1_S6CR.B0;

sfr unsigned long   volatile DMA1_S6NDTR          absolute 0x400260A4;
    sbit  NDT0_DMA1_S6NDTR_bit at DMA1_S6NDTR.B0;
    sbit  NDT1_DMA1_S6NDTR_bit at DMA1_S6NDTR.B1;
    sbit  NDT2_DMA1_S6NDTR_bit at DMA1_S6NDTR.B2;
    sbit  NDT3_DMA1_S6NDTR_bit at DMA1_S6NDTR.B3;
    sbit  NDT4_DMA1_S6NDTR_bit at DMA1_S6NDTR.B4;
    sbit  NDT5_DMA1_S6NDTR_bit at DMA1_S6NDTR.B5;
    sbit  NDT6_DMA1_S6NDTR_bit at DMA1_S6NDTR.B6;
    sbit  NDT7_DMA1_S6NDTR_bit at DMA1_S6NDTR.B7;
    sbit  NDT8_DMA1_S6NDTR_bit at DMA1_S6NDTR.B8;
    sbit  NDT9_DMA1_S6NDTR_bit at DMA1_S6NDTR.B9;
    sbit  NDT10_DMA1_S6NDTR_bit at DMA1_S6NDTR.B10;
    sbit  NDT11_DMA1_S6NDTR_bit at DMA1_S6NDTR.B11;
    sbit  NDT12_DMA1_S6NDTR_bit at DMA1_S6NDTR.B12;
    sbit  NDT13_DMA1_S6NDTR_bit at DMA1_S6NDTR.B13;
    sbit  NDT14_DMA1_S6NDTR_bit at DMA1_S6NDTR.B14;
    sbit  NDT15_DMA1_S6NDTR_bit at DMA1_S6NDTR.B15;

sfr unsigned long   volatile DMA1_S6PAR           absolute 0x400260A8;
    sbit  PA0_DMA1_S6PAR_bit at DMA1_S6PAR.B0;
    sbit  PA1_DMA1_S6PAR_bit at DMA1_S6PAR.B1;
    sbit  PA2_DMA1_S6PAR_bit at DMA1_S6PAR.B2;
    sbit  PA3_DMA1_S6PAR_bit at DMA1_S6PAR.B3;
    sbit  PA4_DMA1_S6PAR_bit at DMA1_S6PAR.B4;
    sbit  PA5_DMA1_S6PAR_bit at DMA1_S6PAR.B5;
    sbit  PA6_DMA1_S6PAR_bit at DMA1_S6PAR.B6;
    sbit  PA7_DMA1_S6PAR_bit at DMA1_S6PAR.B7;
    sbit  PA8_DMA1_S6PAR_bit at DMA1_S6PAR.B8;
    sbit  PA9_DMA1_S6PAR_bit at DMA1_S6PAR.B9;
    sbit  PA10_DMA1_S6PAR_bit at DMA1_S6PAR.B10;
    sbit  PA11_DMA1_S6PAR_bit at DMA1_S6PAR.B11;
    sbit  PA12_DMA1_S6PAR_bit at DMA1_S6PAR.B12;
    sbit  PA13_DMA1_S6PAR_bit at DMA1_S6PAR.B13;
    sbit  PA14_DMA1_S6PAR_bit at DMA1_S6PAR.B14;
    sbit  PA15_DMA1_S6PAR_bit at DMA1_S6PAR.B15;
    sbit  PA16_DMA1_S6PAR_bit at DMA1_S6PAR.B16;
    sbit  PA17_DMA1_S6PAR_bit at DMA1_S6PAR.B17;
    sbit  PA18_DMA1_S6PAR_bit at DMA1_S6PAR.B18;
    sbit  PA19_DMA1_S6PAR_bit at DMA1_S6PAR.B19;
    sbit  PA20_DMA1_S6PAR_bit at DMA1_S6PAR.B20;
    sbit  PA21_DMA1_S6PAR_bit at DMA1_S6PAR.B21;
    sbit  PA22_DMA1_S6PAR_bit at DMA1_S6PAR.B22;
    sbit  PA23_DMA1_S6PAR_bit at DMA1_S6PAR.B23;
    sbit  PA24_DMA1_S6PAR_bit at DMA1_S6PAR.B24;
    sbit  PA25_DMA1_S6PAR_bit at DMA1_S6PAR.B25;
    sbit  PA26_DMA1_S6PAR_bit at DMA1_S6PAR.B26;
    sbit  PA27_DMA1_S6PAR_bit at DMA1_S6PAR.B27;
    sbit  PA28_DMA1_S6PAR_bit at DMA1_S6PAR.B28;
    sbit  PA29_DMA1_S6PAR_bit at DMA1_S6PAR.B29;
    sbit  PA30_DMA1_S6PAR_bit at DMA1_S6PAR.B30;
    sbit  PA31_DMA1_S6PAR_bit at DMA1_S6PAR.B31;

sfr unsigned long   volatile DMA1_S6M0AR          absolute 0x400260AC;
    sbit  M0A0_DMA1_S6M0AR_bit at DMA1_S6M0AR.B0;
    sbit  M0A1_DMA1_S6M0AR_bit at DMA1_S6M0AR.B1;
    sbit  M0A2_DMA1_S6M0AR_bit at DMA1_S6M0AR.B2;
    sbit  M0A3_DMA1_S6M0AR_bit at DMA1_S6M0AR.B3;
    sbit  M0A4_DMA1_S6M0AR_bit at DMA1_S6M0AR.B4;
    sbit  M0A5_DMA1_S6M0AR_bit at DMA1_S6M0AR.B5;
    sbit  M0A6_DMA1_S6M0AR_bit at DMA1_S6M0AR.B6;
    sbit  M0A7_DMA1_S6M0AR_bit at DMA1_S6M0AR.B7;
    sbit  M0A8_DMA1_S6M0AR_bit at DMA1_S6M0AR.B8;
    sbit  M0A9_DMA1_S6M0AR_bit at DMA1_S6M0AR.B9;
    sbit  M0A10_DMA1_S6M0AR_bit at DMA1_S6M0AR.B10;
    sbit  M0A11_DMA1_S6M0AR_bit at DMA1_S6M0AR.B11;
    sbit  M0A12_DMA1_S6M0AR_bit at DMA1_S6M0AR.B12;
    sbit  M0A13_DMA1_S6M0AR_bit at DMA1_S6M0AR.B13;
    sbit  M0A14_DMA1_S6M0AR_bit at DMA1_S6M0AR.B14;
    sbit  M0A15_DMA1_S6M0AR_bit at DMA1_S6M0AR.B15;
    sbit  M0A16_DMA1_S6M0AR_bit at DMA1_S6M0AR.B16;
    sbit  M0A17_DMA1_S6M0AR_bit at DMA1_S6M0AR.B17;
    sbit  M0A18_DMA1_S6M0AR_bit at DMA1_S6M0AR.B18;
    sbit  M0A19_DMA1_S6M0AR_bit at DMA1_S6M0AR.B19;
    sbit  M0A20_DMA1_S6M0AR_bit at DMA1_S6M0AR.B20;
    sbit  M0A21_DMA1_S6M0AR_bit at DMA1_S6M0AR.B21;
    sbit  M0A22_DMA1_S6M0AR_bit at DMA1_S6M0AR.B22;
    sbit  M0A23_DMA1_S6M0AR_bit at DMA1_S6M0AR.B23;
    sbit  M0A24_DMA1_S6M0AR_bit at DMA1_S6M0AR.B24;
    sbit  M0A25_DMA1_S6M0AR_bit at DMA1_S6M0AR.B25;
    sbit  M0A26_DMA1_S6M0AR_bit at DMA1_S6M0AR.B26;
    sbit  M0A27_DMA1_S6M0AR_bit at DMA1_S6M0AR.B27;
    sbit  M0A28_DMA1_S6M0AR_bit at DMA1_S6M0AR.B28;
    sbit  M0A29_DMA1_S6M0AR_bit at DMA1_S6M0AR.B29;
    sbit  M0A30_DMA1_S6M0AR_bit at DMA1_S6M0AR.B30;
    sbit  M0A31_DMA1_S6M0AR_bit at DMA1_S6M0AR.B31;

sfr unsigned long   volatile DMA1_S6M1AR          absolute 0x400260B0;
    sbit  M1A0_DMA1_S6M1AR_bit at DMA1_S6M1AR.B0;
    sbit  M1A1_DMA1_S6M1AR_bit at DMA1_S6M1AR.B1;
    sbit  M1A2_DMA1_S6M1AR_bit at DMA1_S6M1AR.B2;
    sbit  M1A3_DMA1_S6M1AR_bit at DMA1_S6M1AR.B3;
    sbit  M1A4_DMA1_S6M1AR_bit at DMA1_S6M1AR.B4;
    sbit  M1A5_DMA1_S6M1AR_bit at DMA1_S6M1AR.B5;
    sbit  M1A6_DMA1_S6M1AR_bit at DMA1_S6M1AR.B6;
    sbit  M1A7_DMA1_S6M1AR_bit at DMA1_S6M1AR.B7;
    sbit  M1A8_DMA1_S6M1AR_bit at DMA1_S6M1AR.B8;
    sbit  M1A9_DMA1_S6M1AR_bit at DMA1_S6M1AR.B9;
    sbit  M1A10_DMA1_S6M1AR_bit at DMA1_S6M1AR.B10;
    sbit  M1A11_DMA1_S6M1AR_bit at DMA1_S6M1AR.B11;
    sbit  M1A12_DMA1_S6M1AR_bit at DMA1_S6M1AR.B12;
    sbit  M1A13_DMA1_S6M1AR_bit at DMA1_S6M1AR.B13;
    sbit  M1A14_DMA1_S6M1AR_bit at DMA1_S6M1AR.B14;
    sbit  M1A15_DMA1_S6M1AR_bit at DMA1_S6M1AR.B15;
    sbit  M1A16_DMA1_S6M1AR_bit at DMA1_S6M1AR.B16;
    sbit  M1A17_DMA1_S6M1AR_bit at DMA1_S6M1AR.B17;
    sbit  M1A18_DMA1_S6M1AR_bit at DMA1_S6M1AR.B18;
    sbit  M1A19_DMA1_S6M1AR_bit at DMA1_S6M1AR.B19;
    sbit  M1A20_DMA1_S6M1AR_bit at DMA1_S6M1AR.B20;
    sbit  M1A21_DMA1_S6M1AR_bit at DMA1_S6M1AR.B21;
    sbit  M1A22_DMA1_S6M1AR_bit at DMA1_S6M1AR.B22;
    sbit  M1A23_DMA1_S6M1AR_bit at DMA1_S6M1AR.B23;
    sbit  M1A24_DMA1_S6M1AR_bit at DMA1_S6M1AR.B24;
    sbit  M1A25_DMA1_S6M1AR_bit at DMA1_S6M1AR.B25;
    sbit  M1A26_DMA1_S6M1AR_bit at DMA1_S6M1AR.B26;
    sbit  M1A27_DMA1_S6M1AR_bit at DMA1_S6M1AR.B27;
    sbit  M1A28_DMA1_S6M1AR_bit at DMA1_S6M1AR.B28;
    sbit  M1A29_DMA1_S6M1AR_bit at DMA1_S6M1AR.B29;
    sbit  M1A30_DMA1_S6M1AR_bit at DMA1_S6M1AR.B30;
    sbit  M1A31_DMA1_S6M1AR_bit at DMA1_S6M1AR.B31;

sfr unsigned long   volatile DMA1_S6FCR           absolute 0x400260B4;
    sbit  FEIE_DMA1_S6FCR_bit at DMA1_S6FCR.B7;
    sbit  FS0_DMA1_S6FCR_bit at DMA1_S6FCR.B3;
    sbit  FS1_DMA1_S6FCR_bit at DMA1_S6FCR.B4;
    sbit  FS2_DMA1_S6FCR_bit at DMA1_S6FCR.B5;
    sbit  DMDIS_DMA1_S6FCR_bit at DMA1_S6FCR.B2;
    sbit  FTH0_DMA1_S6FCR_bit at DMA1_S6FCR.B0;
    sbit  FTH1_DMA1_S6FCR_bit at DMA1_S6FCR.B1;

sfr unsigned long   volatile DMA1_S7CR            absolute 0x400260B8;
    sbit  CHSEL0_DMA1_S7CR_bit at DMA1_S7CR.B25;
    sbit  CHSEL1_DMA1_S7CR_bit at DMA1_S7CR.B26;
    sbit  CHSEL2_DMA1_S7CR_bit at DMA1_S7CR.B27;
    sbit  MBURST0_DMA1_S7CR_bit at DMA1_S7CR.B23;
    sbit  MBURST1_DMA1_S7CR_bit at DMA1_S7CR.B24;
    sbit  PBURST0_DMA1_S7CR_bit at DMA1_S7CR.B21;
    sbit  PBURST1_DMA1_S7CR_bit at DMA1_S7CR.B22;
    sbit  ACK_DMA1_S7CR_bit at DMA1_S7CR.B20;
    sbit  CT_DMA1_S7CR_bit at DMA1_S7CR.B19;
    sbit  DBM_DMA1_S7CR_bit at DMA1_S7CR.B18;
    sbit  PL0_DMA1_S7CR_bit at DMA1_S7CR.B16;
    sbit  PL1_DMA1_S7CR_bit at DMA1_S7CR.B17;
    sbit  PINCOS_DMA1_S7CR_bit at DMA1_S7CR.B15;
    sbit  MSIZE0_DMA1_S7CR_bit at DMA1_S7CR.B13;
    sbit  MSIZE1_DMA1_S7CR_bit at DMA1_S7CR.B14;
    sbit  PSIZE0_DMA1_S7CR_bit at DMA1_S7CR.B11;
    sbit  PSIZE1_DMA1_S7CR_bit at DMA1_S7CR.B12;
    sbit  MINC_DMA1_S7CR_bit at DMA1_S7CR.B10;
    sbit  PINC_DMA1_S7CR_bit at DMA1_S7CR.B9;
    sbit  CIRC_DMA1_S7CR_bit at DMA1_S7CR.B8;
    sbit  DIR0_DMA1_S7CR_bit at DMA1_S7CR.B6;
    sbit  DIR1_DMA1_S7CR_bit at DMA1_S7CR.B7;
    sbit  PFCTRL_DMA1_S7CR_bit at DMA1_S7CR.B5;
    sbit  TCIE_DMA1_S7CR_bit at DMA1_S7CR.B4;
    sbit  HTIE_DMA1_S7CR_bit at DMA1_S7CR.B3;
    sbit  TEIE_DMA1_S7CR_bit at DMA1_S7CR.B2;
    sbit  DMEIE_DMA1_S7CR_bit at DMA1_S7CR.B1;
    sbit  EN_DMA1_S7CR_bit at DMA1_S7CR.B0;

sfr unsigned long   volatile DMA1_S7NDTR          absolute 0x400260BC;
    sbit  NDT0_DMA1_S7NDTR_bit at DMA1_S7NDTR.B0;
    sbit  NDT1_DMA1_S7NDTR_bit at DMA1_S7NDTR.B1;
    sbit  NDT2_DMA1_S7NDTR_bit at DMA1_S7NDTR.B2;
    sbit  NDT3_DMA1_S7NDTR_bit at DMA1_S7NDTR.B3;
    sbit  NDT4_DMA1_S7NDTR_bit at DMA1_S7NDTR.B4;
    sbit  NDT5_DMA1_S7NDTR_bit at DMA1_S7NDTR.B5;
    sbit  NDT6_DMA1_S7NDTR_bit at DMA1_S7NDTR.B6;
    sbit  NDT7_DMA1_S7NDTR_bit at DMA1_S7NDTR.B7;
    sbit  NDT8_DMA1_S7NDTR_bit at DMA1_S7NDTR.B8;
    sbit  NDT9_DMA1_S7NDTR_bit at DMA1_S7NDTR.B9;
    sbit  NDT10_DMA1_S7NDTR_bit at DMA1_S7NDTR.B10;
    sbit  NDT11_DMA1_S7NDTR_bit at DMA1_S7NDTR.B11;
    sbit  NDT12_DMA1_S7NDTR_bit at DMA1_S7NDTR.B12;
    sbit  NDT13_DMA1_S7NDTR_bit at DMA1_S7NDTR.B13;
    sbit  NDT14_DMA1_S7NDTR_bit at DMA1_S7NDTR.B14;
    sbit  NDT15_DMA1_S7NDTR_bit at DMA1_S7NDTR.B15;

sfr unsigned long   volatile DMA1_S7PAR           absolute 0x400260C0;
    sbit  PA0_DMA1_S7PAR_bit at DMA1_S7PAR.B0;
    sbit  PA1_DMA1_S7PAR_bit at DMA1_S7PAR.B1;
    sbit  PA2_DMA1_S7PAR_bit at DMA1_S7PAR.B2;
    sbit  PA3_DMA1_S7PAR_bit at DMA1_S7PAR.B3;
    sbit  PA4_DMA1_S7PAR_bit at DMA1_S7PAR.B4;
    sbit  PA5_DMA1_S7PAR_bit at DMA1_S7PAR.B5;
    sbit  PA6_DMA1_S7PAR_bit at DMA1_S7PAR.B6;
    sbit  PA7_DMA1_S7PAR_bit at DMA1_S7PAR.B7;
    sbit  PA8_DMA1_S7PAR_bit at DMA1_S7PAR.B8;
    sbit  PA9_DMA1_S7PAR_bit at DMA1_S7PAR.B9;
    sbit  PA10_DMA1_S7PAR_bit at DMA1_S7PAR.B10;
    sbit  PA11_DMA1_S7PAR_bit at DMA1_S7PAR.B11;
    sbit  PA12_DMA1_S7PAR_bit at DMA1_S7PAR.B12;
    sbit  PA13_DMA1_S7PAR_bit at DMA1_S7PAR.B13;
    sbit  PA14_DMA1_S7PAR_bit at DMA1_S7PAR.B14;
    sbit  PA15_DMA1_S7PAR_bit at DMA1_S7PAR.B15;
    sbit  PA16_DMA1_S7PAR_bit at DMA1_S7PAR.B16;
    sbit  PA17_DMA1_S7PAR_bit at DMA1_S7PAR.B17;
    sbit  PA18_DMA1_S7PAR_bit at DMA1_S7PAR.B18;
    sbit  PA19_DMA1_S7PAR_bit at DMA1_S7PAR.B19;
    sbit  PA20_DMA1_S7PAR_bit at DMA1_S7PAR.B20;
    sbit  PA21_DMA1_S7PAR_bit at DMA1_S7PAR.B21;
    sbit  PA22_DMA1_S7PAR_bit at DMA1_S7PAR.B22;
    sbit  PA23_DMA1_S7PAR_bit at DMA1_S7PAR.B23;
    sbit  PA24_DMA1_S7PAR_bit at DMA1_S7PAR.B24;
    sbit  PA25_DMA1_S7PAR_bit at DMA1_S7PAR.B25;
    sbit  PA26_DMA1_S7PAR_bit at DMA1_S7PAR.B26;
    sbit  PA27_DMA1_S7PAR_bit at DMA1_S7PAR.B27;
    sbit  PA28_DMA1_S7PAR_bit at DMA1_S7PAR.B28;
    sbit  PA29_DMA1_S7PAR_bit at DMA1_S7PAR.B29;
    sbit  PA30_DMA1_S7PAR_bit at DMA1_S7PAR.B30;
    sbit  PA31_DMA1_S7PAR_bit at DMA1_S7PAR.B31;

sfr unsigned long   volatile DMA1_S7M0AR          absolute 0x400260C4;
    sbit  M0A0_DMA1_S7M0AR_bit at DMA1_S7M0AR.B0;
    sbit  M0A1_DMA1_S7M0AR_bit at DMA1_S7M0AR.B1;
    sbit  M0A2_DMA1_S7M0AR_bit at DMA1_S7M0AR.B2;
    sbit  M0A3_DMA1_S7M0AR_bit at DMA1_S7M0AR.B3;
    sbit  M0A4_DMA1_S7M0AR_bit at DMA1_S7M0AR.B4;
    sbit  M0A5_DMA1_S7M0AR_bit at DMA1_S7M0AR.B5;
    sbit  M0A6_DMA1_S7M0AR_bit at DMA1_S7M0AR.B6;
    sbit  M0A7_DMA1_S7M0AR_bit at DMA1_S7M0AR.B7;
    sbit  M0A8_DMA1_S7M0AR_bit at DMA1_S7M0AR.B8;
    sbit  M0A9_DMA1_S7M0AR_bit at DMA1_S7M0AR.B9;
    sbit  M0A10_DMA1_S7M0AR_bit at DMA1_S7M0AR.B10;
    sbit  M0A11_DMA1_S7M0AR_bit at DMA1_S7M0AR.B11;
    sbit  M0A12_DMA1_S7M0AR_bit at DMA1_S7M0AR.B12;
    sbit  M0A13_DMA1_S7M0AR_bit at DMA1_S7M0AR.B13;
    sbit  M0A14_DMA1_S7M0AR_bit at DMA1_S7M0AR.B14;
    sbit  M0A15_DMA1_S7M0AR_bit at DMA1_S7M0AR.B15;
    sbit  M0A16_DMA1_S7M0AR_bit at DMA1_S7M0AR.B16;
    sbit  M0A17_DMA1_S7M0AR_bit at DMA1_S7M0AR.B17;
    sbit  M0A18_DMA1_S7M0AR_bit at DMA1_S7M0AR.B18;
    sbit  M0A19_DMA1_S7M0AR_bit at DMA1_S7M0AR.B19;
    sbit  M0A20_DMA1_S7M0AR_bit at DMA1_S7M0AR.B20;
    sbit  M0A21_DMA1_S7M0AR_bit at DMA1_S7M0AR.B21;
    sbit  M0A22_DMA1_S7M0AR_bit at DMA1_S7M0AR.B22;
    sbit  M0A23_DMA1_S7M0AR_bit at DMA1_S7M0AR.B23;
    sbit  M0A24_DMA1_S7M0AR_bit at DMA1_S7M0AR.B24;
    sbit  M0A25_DMA1_S7M0AR_bit at DMA1_S7M0AR.B25;
    sbit  M0A26_DMA1_S7M0AR_bit at DMA1_S7M0AR.B26;
    sbit  M0A27_DMA1_S7M0AR_bit at DMA1_S7M0AR.B27;
    sbit  M0A28_DMA1_S7M0AR_bit at DMA1_S7M0AR.B28;
    sbit  M0A29_DMA1_S7M0AR_bit at DMA1_S7M0AR.B29;
    sbit  M0A30_DMA1_S7M0AR_bit at DMA1_S7M0AR.B30;
    sbit  M0A31_DMA1_S7M0AR_bit at DMA1_S7M0AR.B31;

sfr unsigned long   volatile DMA1_S7M1AR          absolute 0x400260C8;
    sbit  M1A0_DMA1_S7M1AR_bit at DMA1_S7M1AR.B0;
    sbit  M1A1_DMA1_S7M1AR_bit at DMA1_S7M1AR.B1;
    sbit  M1A2_DMA1_S7M1AR_bit at DMA1_S7M1AR.B2;
    sbit  M1A3_DMA1_S7M1AR_bit at DMA1_S7M1AR.B3;
    sbit  M1A4_DMA1_S7M1AR_bit at DMA1_S7M1AR.B4;
    sbit  M1A5_DMA1_S7M1AR_bit at DMA1_S7M1AR.B5;
    sbit  M1A6_DMA1_S7M1AR_bit at DMA1_S7M1AR.B6;
    sbit  M1A7_DMA1_S7M1AR_bit at DMA1_S7M1AR.B7;
    sbit  M1A8_DMA1_S7M1AR_bit at DMA1_S7M1AR.B8;
    sbit  M1A9_DMA1_S7M1AR_bit at DMA1_S7M1AR.B9;
    sbit  M1A10_DMA1_S7M1AR_bit at DMA1_S7M1AR.B10;
    sbit  M1A11_DMA1_S7M1AR_bit at DMA1_S7M1AR.B11;
    sbit  M1A12_DMA1_S7M1AR_bit at DMA1_S7M1AR.B12;
    sbit  M1A13_DMA1_S7M1AR_bit at DMA1_S7M1AR.B13;
    sbit  M1A14_DMA1_S7M1AR_bit at DMA1_S7M1AR.B14;
    sbit  M1A15_DMA1_S7M1AR_bit at DMA1_S7M1AR.B15;
    sbit  M1A16_DMA1_S7M1AR_bit at DMA1_S7M1AR.B16;
    sbit  M1A17_DMA1_S7M1AR_bit at DMA1_S7M1AR.B17;
    sbit  M1A18_DMA1_S7M1AR_bit at DMA1_S7M1AR.B18;
    sbit  M1A19_DMA1_S7M1AR_bit at DMA1_S7M1AR.B19;
    sbit  M1A20_DMA1_S7M1AR_bit at DMA1_S7M1AR.B20;
    sbit  M1A21_DMA1_S7M1AR_bit at DMA1_S7M1AR.B21;
    sbit  M1A22_DMA1_S7M1AR_bit at DMA1_S7M1AR.B22;
    sbit  M1A23_DMA1_S7M1AR_bit at DMA1_S7M1AR.B23;
    sbit  M1A24_DMA1_S7M1AR_bit at DMA1_S7M1AR.B24;
    sbit  M1A25_DMA1_S7M1AR_bit at DMA1_S7M1AR.B25;
    sbit  M1A26_DMA1_S7M1AR_bit at DMA1_S7M1AR.B26;
    sbit  M1A27_DMA1_S7M1AR_bit at DMA1_S7M1AR.B27;
    sbit  M1A28_DMA1_S7M1AR_bit at DMA1_S7M1AR.B28;
    sbit  M1A29_DMA1_S7M1AR_bit at DMA1_S7M1AR.B29;
    sbit  M1A30_DMA1_S7M1AR_bit at DMA1_S7M1AR.B30;
    sbit  M1A31_DMA1_S7M1AR_bit at DMA1_S7M1AR.B31;

sfr unsigned long   volatile DMA1_S7FCR           absolute 0x400260CC;
    sbit  FEIE_DMA1_S7FCR_bit at DMA1_S7FCR.B7;
    sbit  FS0_DMA1_S7FCR_bit at DMA1_S7FCR.B3;
    sbit  FS1_DMA1_S7FCR_bit at DMA1_S7FCR.B4;
    sbit  FS2_DMA1_S7FCR_bit at DMA1_S7FCR.B5;
    sbit  DMDIS_DMA1_S7FCR_bit at DMA1_S7FCR.B2;
    sbit  FTH0_DMA1_S7FCR_bit at DMA1_S7FCR.B0;
    sbit  FTH1_DMA1_S7FCR_bit at DMA1_S7FCR.B1;

sfr unsigned long   volatile GPIOH_BASE           absolute 0x40021C00;
sfr unsigned long   volatile GPIOH_MODER          absolute 0x40021C00;
    const register unsigned short int MODER150 = 30;
    sbit  MODER150_bit at GPIOH_MODER.B30;
    const register unsigned short int MODER151 = 31;
    sbit  MODER151_bit at GPIOH_MODER.B31;
    const register unsigned short int MODER140 = 28;
    sbit  MODER140_bit at GPIOH_MODER.B28;
    const register unsigned short int MODER141 = 29;
    sbit  MODER141_bit at GPIOH_MODER.B29;
    const register unsigned short int MODER130 = 26;
    sbit  MODER130_bit at GPIOH_MODER.B26;
    const register unsigned short int MODER131 = 27;
    sbit  MODER131_bit at GPIOH_MODER.B27;
    const register unsigned short int MODER120 = 24;
    sbit  MODER120_bit at GPIOH_MODER.B24;
    const register unsigned short int MODER121 = 25;
    sbit  MODER121_bit at GPIOH_MODER.B25;
    const register unsigned short int MODER110 = 22;
    sbit  MODER110_bit at GPIOH_MODER.B22;
    const register unsigned short int MODER111 = 23;
    sbit  MODER111_bit at GPIOH_MODER.B23;
    const register unsigned short int MODER100 = 20;
    sbit  MODER100_bit at GPIOH_MODER.B20;
    const register unsigned short int MODER101 = 21;
    sbit  MODER101_bit at GPIOH_MODER.B21;
    const register unsigned short int MODER90 = 18;
    sbit  MODER90_bit at GPIOH_MODER.B18;
    const register unsigned short int MODER91 = 19;
    sbit  MODER91_bit at GPIOH_MODER.B19;
    const register unsigned short int MODER80 = 16;
    sbit  MODER80_bit at GPIOH_MODER.B16;
    const register unsigned short int MODER81 = 17;
    sbit  MODER81_bit at GPIOH_MODER.B17;
    const register unsigned short int MODER70 = 14;
    sbit  MODER70_bit at GPIOH_MODER.B14;
    const register unsigned short int MODER71 = 15;
    sbit  MODER71_bit at GPIOH_MODER.B15;
    const register unsigned short int MODER60 = 12;
    sbit  MODER60_bit at GPIOH_MODER.B12;
    const register unsigned short int MODER61 = 13;
    sbit  MODER61_bit at GPIOH_MODER.B13;
    const register unsigned short int MODER50 = 10;
    sbit  MODER50_bit at GPIOH_MODER.B10;
    const register unsigned short int MODER51 = 11;
    sbit  MODER51_bit at GPIOH_MODER.B11;
    const register unsigned short int MODER40 = 8;
    sbit  MODER40_bit at GPIOH_MODER.B8;
    const register unsigned short int MODER41 = 9;
    sbit  MODER41_bit at GPIOH_MODER.B9;
    const register unsigned short int MODER30 = 6;
    sbit  MODER30_bit at GPIOH_MODER.B6;
    const register unsigned short int MODER31 = 7;
    sbit  MODER31_bit at GPIOH_MODER.B7;
    const register unsigned short int MODER20 = 4;
    sbit  MODER20_bit at GPIOH_MODER.B4;
    const register unsigned short int MODER21 = 5;
    sbit  MODER21_bit at GPIOH_MODER.B5;
    const register unsigned short int MODER10 = 2;
    sbit  MODER10_bit at GPIOH_MODER.B2;
    const register unsigned short int MODER11 = 3;
    sbit  MODER11_bit at GPIOH_MODER.B3;
    const register unsigned short int MODER00 = 0;
    sbit  MODER00_bit at GPIOH_MODER.B0;
    const register unsigned short int MODER01 = 1;
    sbit  MODER01_bit at GPIOH_MODER.B1;

sfr unsigned long   volatile GPIOH_OTYPER         absolute 0x40021C04;
    const register unsigned short int OT15 = 15;
    sbit  OT15_bit at GPIOH_OTYPER.B15;
    const register unsigned short int OT14 = 14;
    sbit  OT14_bit at GPIOH_OTYPER.B14;
    const register unsigned short int OT13 = 13;
    sbit  OT13_bit at GPIOH_OTYPER.B13;
    const register unsigned short int OT12 = 12;
    sbit  OT12_bit at GPIOH_OTYPER.B12;
    const register unsigned short int OT11 = 11;
    sbit  OT11_bit at GPIOH_OTYPER.B11;
    const register unsigned short int OT10 = 10;
    sbit  OT10_bit at GPIOH_OTYPER.B10;
    const register unsigned short int OT9 = 9;
    sbit  OT9_bit at GPIOH_OTYPER.B9;
    const register unsigned short int OT8 = 8;
    sbit  OT8_bit at GPIOH_OTYPER.B8;
    const register unsigned short int OT7 = 7;
    sbit  OT7_bit at GPIOH_OTYPER.B7;
    const register unsigned short int OT6 = 6;
    sbit  OT6_bit at GPIOH_OTYPER.B6;
    const register unsigned short int OT5 = 5;
    sbit  OT5_bit at GPIOH_OTYPER.B5;
    const register unsigned short int OT4 = 4;
    sbit  OT4_bit at GPIOH_OTYPER.B4;
    const register unsigned short int OT3 = 3;
    sbit  OT3_bit at GPIOH_OTYPER.B3;
    const register unsigned short int OT2 = 2;
    sbit  OT2_bit at GPIOH_OTYPER.B2;
    const register unsigned short int OT1 = 1;
    sbit  OT1_bit at GPIOH_OTYPER.B1;
    const register unsigned short int OT0 = 0;
    sbit  OT0_bit at GPIOH_OTYPER.B0;

sfr unsigned long   volatile GPIOH_OSPEEDR        absolute 0x40021C08;
    const register unsigned short int OSPEEDR150 = 30;
    sbit  OSPEEDR150_bit at GPIOH_OSPEEDR.B30;
    const register unsigned short int OSPEEDR151 = 31;
    sbit  OSPEEDR151_bit at GPIOH_OSPEEDR.B31;
    const register unsigned short int OSPEEDR140 = 28;
    sbit  OSPEEDR140_bit at GPIOH_OSPEEDR.B28;
    const register unsigned short int OSPEEDR141 = 29;
    sbit  OSPEEDR141_bit at GPIOH_OSPEEDR.B29;
    const register unsigned short int OSPEEDR130 = 26;
    sbit  OSPEEDR130_bit at GPIOH_OSPEEDR.B26;
    const register unsigned short int OSPEEDR131 = 27;
    sbit  OSPEEDR131_bit at GPIOH_OSPEEDR.B27;
    const register unsigned short int OSPEEDR120 = 24;
    sbit  OSPEEDR120_bit at GPIOH_OSPEEDR.B24;
    const register unsigned short int OSPEEDR121 = 25;
    sbit  OSPEEDR121_bit at GPIOH_OSPEEDR.B25;
    const register unsigned short int OSPEEDR110 = 22;
    sbit  OSPEEDR110_bit at GPIOH_OSPEEDR.B22;
    const register unsigned short int OSPEEDR111 = 23;
    sbit  OSPEEDR111_bit at GPIOH_OSPEEDR.B23;
    const register unsigned short int OSPEEDR100 = 20;
    sbit  OSPEEDR100_bit at GPIOH_OSPEEDR.B20;
    const register unsigned short int OSPEEDR101 = 21;
    sbit  OSPEEDR101_bit at GPIOH_OSPEEDR.B21;
    const register unsigned short int OSPEEDR90 = 18;
    sbit  OSPEEDR90_bit at GPIOH_OSPEEDR.B18;
    const register unsigned short int OSPEEDR91 = 19;
    sbit  OSPEEDR91_bit at GPIOH_OSPEEDR.B19;
    const register unsigned short int OSPEEDR80 = 16;
    sbit  OSPEEDR80_bit at GPIOH_OSPEEDR.B16;
    const register unsigned short int OSPEEDR81 = 17;
    sbit  OSPEEDR81_bit at GPIOH_OSPEEDR.B17;
    const register unsigned short int OSPEEDR70 = 14;
    sbit  OSPEEDR70_bit at GPIOH_OSPEEDR.B14;
    const register unsigned short int OSPEEDR71 = 15;
    sbit  OSPEEDR71_bit at GPIOH_OSPEEDR.B15;
    const register unsigned short int OSPEEDR60 = 12;
    sbit  OSPEEDR60_bit at GPIOH_OSPEEDR.B12;
    const register unsigned short int OSPEEDR61 = 13;
    sbit  OSPEEDR61_bit at GPIOH_OSPEEDR.B13;
    const register unsigned short int OSPEEDR50 = 10;
    sbit  OSPEEDR50_bit at GPIOH_OSPEEDR.B10;
    const register unsigned short int OSPEEDR51 = 11;
    sbit  OSPEEDR51_bit at GPIOH_OSPEEDR.B11;
    const register unsigned short int OSPEEDR40 = 8;
    sbit  OSPEEDR40_bit at GPIOH_OSPEEDR.B8;
    const register unsigned short int OSPEEDR41 = 9;
    sbit  OSPEEDR41_bit at GPIOH_OSPEEDR.B9;
    const register unsigned short int OSPEEDR30 = 6;
    sbit  OSPEEDR30_bit at GPIOH_OSPEEDR.B6;
    const register unsigned short int OSPEEDR31 = 7;
    sbit  OSPEEDR31_bit at GPIOH_OSPEEDR.B7;
    const register unsigned short int OSPEEDR20 = 4;
    sbit  OSPEEDR20_bit at GPIOH_OSPEEDR.B4;
    const register unsigned short int OSPEEDR21 = 5;
    sbit  OSPEEDR21_bit at GPIOH_OSPEEDR.B5;
    const register unsigned short int OSPEEDR10 = 2;
    sbit  OSPEEDR10_bit at GPIOH_OSPEEDR.B2;
    const register unsigned short int OSPEEDR11 = 3;
    sbit  OSPEEDR11_bit at GPIOH_OSPEEDR.B3;
    const register unsigned short int OSPEEDR00 = 0;
    sbit  OSPEEDR00_bit at GPIOH_OSPEEDR.B0;
    const register unsigned short int OSPEEDR01 = 1;
    sbit  OSPEEDR01_bit at GPIOH_OSPEEDR.B1;

sfr unsigned long   volatile GPIOH_PUPDR          absolute 0x40021C0C;
    const register unsigned short int PUPDR150 = 30;
    sbit  PUPDR150_bit at GPIOH_PUPDR.B30;
    const register unsigned short int PUPDR151 = 31;
    sbit  PUPDR151_bit at GPIOH_PUPDR.B31;
    const register unsigned short int PUPDR140 = 28;
    sbit  PUPDR140_bit at GPIOH_PUPDR.B28;
    const register unsigned short int PUPDR141 = 29;
    sbit  PUPDR141_bit at GPIOH_PUPDR.B29;
    const register unsigned short int PUPDR130 = 26;
    sbit  PUPDR130_bit at GPIOH_PUPDR.B26;
    const register unsigned short int PUPDR131 = 27;
    sbit  PUPDR131_bit at GPIOH_PUPDR.B27;
    const register unsigned short int PUPDR120 = 24;
    sbit  PUPDR120_bit at GPIOH_PUPDR.B24;
    const register unsigned short int PUPDR121 = 25;
    sbit  PUPDR121_bit at GPIOH_PUPDR.B25;
    const register unsigned short int PUPDR110 = 22;
    sbit  PUPDR110_bit at GPIOH_PUPDR.B22;
    const register unsigned short int PUPDR111 = 23;
    sbit  PUPDR111_bit at GPIOH_PUPDR.B23;
    const register unsigned short int PUPDR100 = 20;
    sbit  PUPDR100_bit at GPIOH_PUPDR.B20;
    const register unsigned short int PUPDR101 = 21;
    sbit  PUPDR101_bit at GPIOH_PUPDR.B21;
    const register unsigned short int PUPDR90 = 18;
    sbit  PUPDR90_bit at GPIOH_PUPDR.B18;
    const register unsigned short int PUPDR91 = 19;
    sbit  PUPDR91_bit at GPIOH_PUPDR.B19;
    const register unsigned short int PUPDR80 = 16;
    sbit  PUPDR80_bit at GPIOH_PUPDR.B16;
    const register unsigned short int PUPDR81 = 17;
    sbit  PUPDR81_bit at GPIOH_PUPDR.B17;
    const register unsigned short int PUPDR70 = 14;
    sbit  PUPDR70_bit at GPIOH_PUPDR.B14;
    const register unsigned short int PUPDR71 = 15;
    sbit  PUPDR71_bit at GPIOH_PUPDR.B15;
    const register unsigned short int PUPDR60 = 12;
    sbit  PUPDR60_bit at GPIOH_PUPDR.B12;
    const register unsigned short int PUPDR61 = 13;
    sbit  PUPDR61_bit at GPIOH_PUPDR.B13;
    const register unsigned short int PUPDR50 = 10;
    sbit  PUPDR50_bit at GPIOH_PUPDR.B10;
    const register unsigned short int PUPDR51 = 11;
    sbit  PUPDR51_bit at GPIOH_PUPDR.B11;
    const register unsigned short int PUPDR40 = 8;
    sbit  PUPDR40_bit at GPIOH_PUPDR.B8;
    const register unsigned short int PUPDR41 = 9;
    sbit  PUPDR41_bit at GPIOH_PUPDR.B9;
    const register unsigned short int PUPDR30 = 6;
    sbit  PUPDR30_bit at GPIOH_PUPDR.B6;
    const register unsigned short int PUPDR31 = 7;
    sbit  PUPDR31_bit at GPIOH_PUPDR.B7;
    const register unsigned short int PUPDR20 = 4;
    sbit  PUPDR20_bit at GPIOH_PUPDR.B4;
    const register unsigned short int PUPDR21 = 5;
    sbit  PUPDR21_bit at GPIOH_PUPDR.B5;
    const register unsigned short int PUPDR10 = 2;
    sbit  PUPDR10_bit at GPIOH_PUPDR.B2;
    const register unsigned short int PUPDR11 = 3;
    sbit  PUPDR11_bit at GPIOH_PUPDR.B3;
    const register unsigned short int PUPDR00 = 0;
    sbit  PUPDR00_bit at GPIOH_PUPDR.B0;
    const register unsigned short int PUPDR01 = 1;
    sbit  PUPDR01_bit at GPIOH_PUPDR.B1;

sfr unsigned long   volatile GPIOH_IDR            absolute 0x40021C10;
    const register unsigned short int IDR15 = 15;
    sbit  IDR15_bit at GPIOH_IDR.B15;
    const register unsigned short int IDR14 = 14;
    sbit  IDR14_bit at GPIOH_IDR.B14;
    const register unsigned short int IDR13 = 13;
    sbit  IDR13_bit at GPIOH_IDR.B13;
    const register unsigned short int IDR12 = 12;
    sbit  IDR12_bit at GPIOH_IDR.B12;
    const register unsigned short int IDR11 = 11;
    sbit  IDR11_bit at GPIOH_IDR.B11;
    const register unsigned short int IDR10 = 10;
    sbit  IDR10_bit at GPIOH_IDR.B10;
    const register unsigned short int IDR9 = 9;
    sbit  IDR9_bit at GPIOH_IDR.B9;
    const register unsigned short int IDR8 = 8;
    sbit  IDR8_bit at GPIOH_IDR.B8;
    sbit  IDR7_GPIOH_IDR_bit at GPIOH_IDR.B7;
    sbit  IDR6_GPIOH_IDR_bit at GPIOH_IDR.B6;
    sbit  IDR5_GPIOH_IDR_bit at GPIOH_IDR.B5;
    sbit  IDR4_GPIOH_IDR_bit at GPIOH_IDR.B4;
    sbit  IDR3_GPIOH_IDR_bit at GPIOH_IDR.B3;
    sbit  IDR2_GPIOH_IDR_bit at GPIOH_IDR.B2;
    sbit  IDR1_GPIOH_IDR_bit at GPIOH_IDR.B1;
    sbit  IDR0_GPIOH_IDR_bit at GPIOH_IDR.B0;

sfr unsigned long   volatile GPIOH_ODR            absolute 0x40021C14;
    const register unsigned short int ODR15 = 15;
    sbit  ODR15_bit at GPIOH_ODR.B15;
    const register unsigned short int ODR14 = 14;
    sbit  ODR14_bit at GPIOH_ODR.B14;
    const register unsigned short int ODR13 = 13;
    sbit  ODR13_bit at GPIOH_ODR.B13;
    const register unsigned short int ODR12 = 12;
    sbit  ODR12_bit at GPIOH_ODR.B12;
    const register unsigned short int ODR11 = 11;
    sbit  ODR11_bit at GPIOH_ODR.B11;
    const register unsigned short int ODR10 = 10;
    sbit  ODR10_bit at GPIOH_ODR.B10;
    const register unsigned short int ODR9 = 9;
    sbit  ODR9_bit at GPIOH_ODR.B9;
    const register unsigned short int ODR8 = 8;
    sbit  ODR8_bit at GPIOH_ODR.B8;
    const register unsigned short int ODR7 = 7;
    sbit  ODR7_bit at GPIOH_ODR.B7;
    const register unsigned short int ODR6 = 6;
    sbit  ODR6_bit at GPIOH_ODR.B6;
    const register unsigned short int ODR5 = 5;
    sbit  ODR5_bit at GPIOH_ODR.B5;
    const register unsigned short int ODR4 = 4;
    sbit  ODR4_bit at GPIOH_ODR.B4;
    const register unsigned short int ODR3 = 3;
    sbit  ODR3_bit at GPIOH_ODR.B3;
    const register unsigned short int ODR2 = 2;
    sbit  ODR2_bit at GPIOH_ODR.B2;
    const register unsigned short int ODR1 = 1;
    sbit  ODR1_bit at GPIOH_ODR.B1;
    const register unsigned short int ODR0 = 0;
    sbit  ODR0_bit at GPIOH_ODR.B0;

sfr unsigned long   volatile GPIOH_BSRR           absolute 0x40021C18;
    const register unsigned short int BR15 = 31;
    sbit  BR15_bit at GPIOH_BSRR.B31;
    const register unsigned short int BR14 = 30;
    sbit  BR14_bit at GPIOH_BSRR.B30;
    const register unsigned short int BR13 = 29;
    sbit  BR13_bit at GPIOH_BSRR.B29;
    const register unsigned short int BR12 = 28;
    sbit  BR12_bit at GPIOH_BSRR.B28;
    const register unsigned short int BR11 = 27;
    sbit  BR11_bit at GPIOH_BSRR.B27;
    const register unsigned short int BR10 = 26;
    sbit  BR10_bit at GPIOH_BSRR.B26;
    const register unsigned short int BR9 = 25;
    sbit  BR9_bit at GPIOH_BSRR.B25;
    const register unsigned short int BR8 = 24;
    sbit  BR8_bit at GPIOH_BSRR.B24;
    const register unsigned short int BR7 = 23;
    sbit  BR7_bit at GPIOH_BSRR.B23;
    const register unsigned short int BR6 = 22;
    sbit  BR6_bit at GPIOH_BSRR.B22;
    const register unsigned short int BR5 = 21;
    sbit  BR5_bit at GPIOH_BSRR.B21;
    const register unsigned short int BR4 = 20;
    sbit  BR4_bit at GPIOH_BSRR.B20;
    const register unsigned short int BR3 = 19;
    sbit  BR3_bit at GPIOH_BSRR.B19;
    const register unsigned short int BR2 = 18;
    sbit  BR2_bit at GPIOH_BSRR.B18;
    const register unsigned short int BR1 = 17;
    sbit  BR1_bit at GPIOH_BSRR.B17;
    const register unsigned short int BR0 = 16;
    sbit  BR0_bit at GPIOH_BSRR.B16;
    const register unsigned short int BS15 = 15;
    sbit  BS15_bit at GPIOH_BSRR.B15;
    const register unsigned short int BS14 = 14;
    sbit  BS14_bit at GPIOH_BSRR.B14;
    const register unsigned short int BS13 = 13;
    sbit  BS13_bit at GPIOH_BSRR.B13;
    const register unsigned short int BS12 = 12;
    sbit  BS12_bit at GPIOH_BSRR.B12;
    const register unsigned short int BS11 = 11;
    sbit  BS11_bit at GPIOH_BSRR.B11;
    const register unsigned short int BS10 = 10;
    sbit  BS10_bit at GPIOH_BSRR.B10;
    const register unsigned short int BS9 = 9;
    sbit  BS9_bit at GPIOH_BSRR.B9;
    const register unsigned short int BS8 = 8;
    sbit  BS8_bit at GPIOH_BSRR.B8;
    const register unsigned short int BS7 = 7;
    sbit  BS7_bit at GPIOH_BSRR.B7;
    const register unsigned short int BS6 = 6;
    sbit  BS6_bit at GPIOH_BSRR.B6;
    const register unsigned short int BS5 = 5;
    sbit  BS5_bit at GPIOH_BSRR.B5;
    const register unsigned short int BS4 = 4;
    sbit  BS4_bit at GPIOH_BSRR.B4;
    const register unsigned short int BS3 = 3;
    sbit  BS3_bit at GPIOH_BSRR.B3;
    const register unsigned short int BS2 = 2;
    sbit  BS2_bit at GPIOH_BSRR.B2;
    const register unsigned short int BS1 = 1;
    sbit  BS1_bit at GPIOH_BSRR.B1;
    const register unsigned short int BS0 = 0;
    sbit  BS0_bit at GPIOH_BSRR.B0;

sfr unsigned long   volatile GPIOH_LCKR           absolute 0x40021C1C;
    const register unsigned short int LCKK = 16;
    sbit  LCKK_bit at GPIOH_LCKR.B16;
    const register unsigned short int LCK15 = 15;
    sbit  LCK15_bit at GPIOH_LCKR.B15;
    const register unsigned short int LCK14 = 14;
    sbit  LCK14_bit at GPIOH_LCKR.B14;
    const register unsigned short int LCK13 = 13;
    sbit  LCK13_bit at GPIOH_LCKR.B13;
    const register unsigned short int LCK12 = 12;
    sbit  LCK12_bit at GPIOH_LCKR.B12;
    const register unsigned short int LCK11 = 11;
    sbit  LCK11_bit at GPIOH_LCKR.B11;
    const register unsigned short int LCK10 = 10;
    sbit  LCK10_bit at GPIOH_LCKR.B10;
    const register unsigned short int LCK9 = 9;
    sbit  LCK9_bit at GPIOH_LCKR.B9;
    const register unsigned short int LCK8 = 8;
    sbit  LCK8_bit at GPIOH_LCKR.B8;
    const register unsigned short int LCK7 = 7;
    sbit  LCK7_bit at GPIOH_LCKR.B7;
    const register unsigned short int LCK6 = 6;
    sbit  LCK6_bit at GPIOH_LCKR.B6;
    const register unsigned short int LCK5 = 5;
    sbit  LCK5_bit at GPIOH_LCKR.B5;
    const register unsigned short int LCK4 = 4;
    sbit  LCK4_bit at GPIOH_LCKR.B4;
    const register unsigned short int LCK3 = 3;
    sbit  LCK3_bit at GPIOH_LCKR.B3;
    const register unsigned short int LCK2 = 2;
    sbit  LCK2_bit at GPIOH_LCKR.B2;
    const register unsigned short int LCK1 = 1;
    sbit  LCK1_bit at GPIOH_LCKR.B1;
    const register unsigned short int LCK0 = 0;
    sbit  LCK0_bit at GPIOH_LCKR.B0;

sfr unsigned long   volatile GPIOH_AFRL           absolute 0x40021C20;
    const register unsigned short int AFRL70 = 28;
    sbit  AFRL70_bit at GPIOH_AFRL.B28;
    const register unsigned short int AFRL71 = 29;
    sbit  AFRL71_bit at GPIOH_AFRL.B29;
    const register unsigned short int AFRL72 = 30;
    sbit  AFRL72_bit at GPIOH_AFRL.B30;
    const register unsigned short int AFRL73 = 31;
    sbit  AFRL73_bit at GPIOH_AFRL.B31;
    const register unsigned short int AFRL60 = 24;
    sbit  AFRL60_bit at GPIOH_AFRL.B24;
    const register unsigned short int AFRL61 = 25;
    sbit  AFRL61_bit at GPIOH_AFRL.B25;
    const register unsigned short int AFRL62 = 26;
    sbit  AFRL62_bit at GPIOH_AFRL.B26;
    const register unsigned short int AFRL63 = 27;
    sbit  AFRL63_bit at GPIOH_AFRL.B27;
    const register unsigned short int AFRL50 = 20;
    sbit  AFRL50_bit at GPIOH_AFRL.B20;
    const register unsigned short int AFRL51 = 21;
    sbit  AFRL51_bit at GPIOH_AFRL.B21;
    const register unsigned short int AFRL52 = 22;
    sbit  AFRL52_bit at GPIOH_AFRL.B22;
    const register unsigned short int AFRL53 = 23;
    sbit  AFRL53_bit at GPIOH_AFRL.B23;
    const register unsigned short int AFRL40 = 16;
    sbit  AFRL40_bit at GPIOH_AFRL.B16;
    const register unsigned short int AFRL41 = 17;
    sbit  AFRL41_bit at GPIOH_AFRL.B17;
    const register unsigned short int AFRL42 = 18;
    sbit  AFRL42_bit at GPIOH_AFRL.B18;
    const register unsigned short int AFRL43 = 19;
    sbit  AFRL43_bit at GPIOH_AFRL.B19;
    const register unsigned short int AFRL30 = 12;
    sbit  AFRL30_bit at GPIOH_AFRL.B12;
    const register unsigned short int AFRL31 = 13;
    sbit  AFRL31_bit at GPIOH_AFRL.B13;
    const register unsigned short int AFRL32 = 14;
    sbit  AFRL32_bit at GPIOH_AFRL.B14;
    const register unsigned short int AFRL33 = 15;
    sbit  AFRL33_bit at GPIOH_AFRL.B15;
    const register unsigned short int AFRL20 = 8;
    sbit  AFRL20_bit at GPIOH_AFRL.B8;
    const register unsigned short int AFRL21 = 9;
    sbit  AFRL21_bit at GPIOH_AFRL.B9;
    const register unsigned short int AFRL22 = 10;
    sbit  AFRL22_bit at GPIOH_AFRL.B10;
    const register unsigned short int AFRL23 = 11;
    sbit  AFRL23_bit at GPIOH_AFRL.B11;
    const register unsigned short int AFRL10 = 4;
    sbit  AFRL10_bit at GPIOH_AFRL.B4;
    const register unsigned short int AFRL11 = 5;
    sbit  AFRL11_bit at GPIOH_AFRL.B5;
    const register unsigned short int AFRL12 = 6;
    sbit  AFRL12_bit at GPIOH_AFRL.B6;
    const register unsigned short int AFRL13 = 7;
    sbit  AFRL13_bit at GPIOH_AFRL.B7;
    const register unsigned short int AFRL00 = 0;
    sbit  AFRL00_bit at GPIOH_AFRL.B0;
    const register unsigned short int AFRL01 = 1;
    sbit  AFRL01_bit at GPIOH_AFRL.B1;
    const register unsigned short int AFRL02 = 2;
    sbit  AFRL02_bit at GPIOH_AFRL.B2;
    const register unsigned short int AFRL03 = 3;
    sbit  AFRL03_bit at GPIOH_AFRL.B3;

sfr unsigned long   volatile GPIOH_AFRH           absolute 0x40021C24;
    const register unsigned short int AFRH150 = 28;
    sbit  AFRH150_bit at GPIOH_AFRH.B28;
    const register unsigned short int AFRH151 = 29;
    sbit  AFRH151_bit at GPIOH_AFRH.B29;
    const register unsigned short int AFRH152 = 30;
    sbit  AFRH152_bit at GPIOH_AFRH.B30;
    const register unsigned short int AFRH153 = 31;
    sbit  AFRH153_bit at GPIOH_AFRH.B31;
    const register unsigned short int AFRH140 = 24;
    sbit  AFRH140_bit at GPIOH_AFRH.B24;
    const register unsigned short int AFRH141 = 25;
    sbit  AFRH141_bit at GPIOH_AFRH.B25;
    const register unsigned short int AFRH142 = 26;
    sbit  AFRH142_bit at GPIOH_AFRH.B26;
    const register unsigned short int AFRH143 = 27;
    sbit  AFRH143_bit at GPIOH_AFRH.B27;
    const register unsigned short int AFRH130 = 20;
    sbit  AFRH130_bit at GPIOH_AFRH.B20;
    const register unsigned short int AFRH131 = 21;
    sbit  AFRH131_bit at GPIOH_AFRH.B21;
    const register unsigned short int AFRH132 = 22;
    sbit  AFRH132_bit at GPIOH_AFRH.B22;
    const register unsigned short int AFRH133 = 23;
    sbit  AFRH133_bit at GPIOH_AFRH.B23;
    const register unsigned short int AFRH120 = 16;
    sbit  AFRH120_bit at GPIOH_AFRH.B16;
    const register unsigned short int AFRH121 = 17;
    sbit  AFRH121_bit at GPIOH_AFRH.B17;
    const register unsigned short int AFRH122 = 18;
    sbit  AFRH122_bit at GPIOH_AFRH.B18;
    const register unsigned short int AFRH123 = 19;
    sbit  AFRH123_bit at GPIOH_AFRH.B19;
    const register unsigned short int AFRH110 = 12;
    sbit  AFRH110_bit at GPIOH_AFRH.B12;
    const register unsigned short int AFRH111 = 13;
    sbit  AFRH111_bit at GPIOH_AFRH.B13;
    const register unsigned short int AFRH112 = 14;
    sbit  AFRH112_bit at GPIOH_AFRH.B14;
    const register unsigned short int AFRH113 = 15;
    sbit  AFRH113_bit at GPIOH_AFRH.B15;
    const register unsigned short int AFRH100 = 8;
    sbit  AFRH100_bit at GPIOH_AFRH.B8;
    const register unsigned short int AFRH101 = 9;
    sbit  AFRH101_bit at GPIOH_AFRH.B9;
    const register unsigned short int AFRH102 = 10;
    sbit  AFRH102_bit at GPIOH_AFRH.B10;
    const register unsigned short int AFRH103 = 11;
    sbit  AFRH103_bit at GPIOH_AFRH.B11;
    const register unsigned short int AFRH90 = 4;
    sbit  AFRH90_bit at GPIOH_AFRH.B4;
    const register unsigned short int AFRH91 = 5;
    sbit  AFRH91_bit at GPIOH_AFRH.B5;
    const register unsigned short int AFRH92 = 6;
    sbit  AFRH92_bit at GPIOH_AFRH.B6;
    const register unsigned short int AFRH93 = 7;
    sbit  AFRH93_bit at GPIOH_AFRH.B7;
    const register unsigned short int AFRH80 = 0;
    sbit  AFRH80_bit at GPIOH_AFRH.B0;
    const register unsigned short int AFRH81 = 1;
    sbit  AFRH81_bit at GPIOH_AFRH.B1;
    const register unsigned short int AFRH82 = 2;
    sbit  AFRH82_bit at GPIOH_AFRH.B2;
    const register unsigned short int AFRH83 = 3;
    sbit  AFRH83_bit at GPIOH_AFRH.B3;

sfr unsigned long   volatile GPIOE_BASE           absolute 0x40021000;
sfr unsigned long   volatile GPIOE_MODER          absolute 0x40021000;
    sbit  MODER150_GPIOE_MODER_bit at GPIOE_MODER.B30;
    sbit  MODER151_GPIOE_MODER_bit at GPIOE_MODER.B31;
    sbit  MODER140_GPIOE_MODER_bit at GPIOE_MODER.B28;
    sbit  MODER141_GPIOE_MODER_bit at GPIOE_MODER.B29;
    sbit  MODER130_GPIOE_MODER_bit at GPIOE_MODER.B26;
    sbit  MODER131_GPIOE_MODER_bit at GPIOE_MODER.B27;
    sbit  MODER120_GPIOE_MODER_bit at GPIOE_MODER.B24;
    sbit  MODER121_GPIOE_MODER_bit at GPIOE_MODER.B25;
    sbit  MODER110_GPIOE_MODER_bit at GPIOE_MODER.B22;
    sbit  MODER111_GPIOE_MODER_bit at GPIOE_MODER.B23;
    sbit  MODER100_GPIOE_MODER_bit at GPIOE_MODER.B20;
    sbit  MODER101_GPIOE_MODER_bit at GPIOE_MODER.B21;
    sbit  MODER90_GPIOE_MODER_bit at GPIOE_MODER.B18;
    sbit  MODER91_GPIOE_MODER_bit at GPIOE_MODER.B19;
    sbit  MODER80_GPIOE_MODER_bit at GPIOE_MODER.B16;
    sbit  MODER81_GPIOE_MODER_bit at GPIOE_MODER.B17;
    sbit  MODER70_GPIOE_MODER_bit at GPIOE_MODER.B14;
    sbit  MODER71_GPIOE_MODER_bit at GPIOE_MODER.B15;
    sbit  MODER60_GPIOE_MODER_bit at GPIOE_MODER.B12;
    sbit  MODER61_GPIOE_MODER_bit at GPIOE_MODER.B13;
    sbit  MODER50_GPIOE_MODER_bit at GPIOE_MODER.B10;
    sbit  MODER51_GPIOE_MODER_bit at GPIOE_MODER.B11;
    sbit  MODER40_GPIOE_MODER_bit at GPIOE_MODER.B8;
    sbit  MODER41_GPIOE_MODER_bit at GPIOE_MODER.B9;
    sbit  MODER30_GPIOE_MODER_bit at GPIOE_MODER.B6;
    sbit  MODER31_GPIOE_MODER_bit at GPIOE_MODER.B7;
    sbit  MODER20_GPIOE_MODER_bit at GPIOE_MODER.B4;
    sbit  MODER21_GPIOE_MODER_bit at GPIOE_MODER.B5;
    sbit  MODER10_GPIOE_MODER_bit at GPIOE_MODER.B2;
    sbit  MODER11_GPIOE_MODER_bit at GPIOE_MODER.B3;
    sbit  MODER00_GPIOE_MODER_bit at GPIOE_MODER.B0;
    sbit  MODER01_GPIOE_MODER_bit at GPIOE_MODER.B1;

sfr unsigned long   volatile GPIOE_OTYPER         absolute 0x40021004;
    sbit  OT15_GPIOE_OTYPER_bit at GPIOE_OTYPER.B15;
    sbit  OT14_GPIOE_OTYPER_bit at GPIOE_OTYPER.B14;
    sbit  OT13_GPIOE_OTYPER_bit at GPIOE_OTYPER.B13;
    sbit  OT12_GPIOE_OTYPER_bit at GPIOE_OTYPER.B12;
    sbit  OT11_GPIOE_OTYPER_bit at GPIOE_OTYPER.B11;
    sbit  OT10_GPIOE_OTYPER_bit at GPIOE_OTYPER.B10;
    sbit  OT9_GPIOE_OTYPER_bit at GPIOE_OTYPER.B9;
    sbit  OT8_GPIOE_OTYPER_bit at GPIOE_OTYPER.B8;
    sbit  OT7_GPIOE_OTYPER_bit at GPIOE_OTYPER.B7;
    sbit  OT6_GPIOE_OTYPER_bit at GPIOE_OTYPER.B6;
    sbit  OT5_GPIOE_OTYPER_bit at GPIOE_OTYPER.B5;
    sbit  OT4_GPIOE_OTYPER_bit at GPIOE_OTYPER.B4;
    sbit  OT3_GPIOE_OTYPER_bit at GPIOE_OTYPER.B3;
    sbit  OT2_GPIOE_OTYPER_bit at GPIOE_OTYPER.B2;
    sbit  OT1_GPIOE_OTYPER_bit at GPIOE_OTYPER.B1;
    sbit  OT0_GPIOE_OTYPER_bit at GPIOE_OTYPER.B0;

sfr unsigned long   volatile GPIOE_OSPEEDR        absolute 0x40021008;
    sbit  OSPEEDR150_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOE_OSPEEDR_bit at GPIOE_OSPEEDR.B1;

sfr unsigned long   volatile GPIOE_PUPDR          absolute 0x4002100C;
    sbit  PUPDR150_GPIOE_PUPDR_bit at GPIOE_PUPDR.B30;
    sbit  PUPDR151_GPIOE_PUPDR_bit at GPIOE_PUPDR.B31;
    sbit  PUPDR140_GPIOE_PUPDR_bit at GPIOE_PUPDR.B28;
    sbit  PUPDR141_GPIOE_PUPDR_bit at GPIOE_PUPDR.B29;
    sbit  PUPDR130_GPIOE_PUPDR_bit at GPIOE_PUPDR.B26;
    sbit  PUPDR131_GPIOE_PUPDR_bit at GPIOE_PUPDR.B27;
    sbit  PUPDR120_GPIOE_PUPDR_bit at GPIOE_PUPDR.B24;
    sbit  PUPDR121_GPIOE_PUPDR_bit at GPIOE_PUPDR.B25;
    sbit  PUPDR110_GPIOE_PUPDR_bit at GPIOE_PUPDR.B22;
    sbit  PUPDR111_GPIOE_PUPDR_bit at GPIOE_PUPDR.B23;
    sbit  PUPDR100_GPIOE_PUPDR_bit at GPIOE_PUPDR.B20;
    sbit  PUPDR101_GPIOE_PUPDR_bit at GPIOE_PUPDR.B21;
    sbit  PUPDR90_GPIOE_PUPDR_bit at GPIOE_PUPDR.B18;
    sbit  PUPDR91_GPIOE_PUPDR_bit at GPIOE_PUPDR.B19;
    sbit  PUPDR80_GPIOE_PUPDR_bit at GPIOE_PUPDR.B16;
    sbit  PUPDR81_GPIOE_PUPDR_bit at GPIOE_PUPDR.B17;
    sbit  PUPDR70_GPIOE_PUPDR_bit at GPIOE_PUPDR.B14;
    sbit  PUPDR71_GPIOE_PUPDR_bit at GPIOE_PUPDR.B15;
    sbit  PUPDR60_GPIOE_PUPDR_bit at GPIOE_PUPDR.B12;
    sbit  PUPDR61_GPIOE_PUPDR_bit at GPIOE_PUPDR.B13;
    sbit  PUPDR50_GPIOE_PUPDR_bit at GPIOE_PUPDR.B10;
    sbit  PUPDR51_GPIOE_PUPDR_bit at GPIOE_PUPDR.B11;
    sbit  PUPDR40_GPIOE_PUPDR_bit at GPIOE_PUPDR.B8;
    sbit  PUPDR41_GPIOE_PUPDR_bit at GPIOE_PUPDR.B9;
    sbit  PUPDR30_GPIOE_PUPDR_bit at GPIOE_PUPDR.B6;
    sbit  PUPDR31_GPIOE_PUPDR_bit at GPIOE_PUPDR.B7;
    sbit  PUPDR20_GPIOE_PUPDR_bit at GPIOE_PUPDR.B4;
    sbit  PUPDR21_GPIOE_PUPDR_bit at GPIOE_PUPDR.B5;
    sbit  PUPDR10_GPIOE_PUPDR_bit at GPIOE_PUPDR.B2;
    sbit  PUPDR11_GPIOE_PUPDR_bit at GPIOE_PUPDR.B3;
    sbit  PUPDR00_GPIOE_PUPDR_bit at GPIOE_PUPDR.B0;
    sbit  PUPDR01_GPIOE_PUPDR_bit at GPIOE_PUPDR.B1;

sfr unsigned long   volatile GPIOE_IDR            absolute 0x40021010;
    sbit  IDR15_GPIOE_IDR_bit at GPIOE_IDR.B15;
    sbit  IDR14_GPIOE_IDR_bit at GPIOE_IDR.B14;
    sbit  IDR13_GPIOE_IDR_bit at GPIOE_IDR.B13;
    sbit  IDR12_GPIOE_IDR_bit at GPIOE_IDR.B12;
    sbit  IDR11_GPIOE_IDR_bit at GPIOE_IDR.B11;
    sbit  IDR10_GPIOE_IDR_bit at GPIOE_IDR.B10;
    sbit  IDR9_GPIOE_IDR_bit at GPIOE_IDR.B9;
    sbit  IDR8_GPIOE_IDR_bit at GPIOE_IDR.B8;
    sbit  IDR7_GPIOE_IDR_bit at GPIOE_IDR.B7;
    sbit  IDR6_GPIOE_IDR_bit at GPIOE_IDR.B6;
    sbit  IDR5_GPIOE_IDR_bit at GPIOE_IDR.B5;
    sbit  IDR4_GPIOE_IDR_bit at GPIOE_IDR.B4;
    sbit  IDR3_GPIOE_IDR_bit at GPIOE_IDR.B3;
    sbit  IDR2_GPIOE_IDR_bit at GPIOE_IDR.B2;
    sbit  IDR1_GPIOE_IDR_bit at GPIOE_IDR.B1;
    sbit  IDR0_GPIOE_IDR_bit at GPIOE_IDR.B0;

sfr unsigned long   volatile GPIOE_ODR            absolute 0x40021014;
    sbit  ODR15_GPIOE_ODR_bit at GPIOE_ODR.B15;
    sbit  ODR14_GPIOE_ODR_bit at GPIOE_ODR.B14;
    sbit  ODR13_GPIOE_ODR_bit at GPIOE_ODR.B13;
    sbit  ODR12_GPIOE_ODR_bit at GPIOE_ODR.B12;
    sbit  ODR11_GPIOE_ODR_bit at GPIOE_ODR.B11;
    sbit  ODR10_GPIOE_ODR_bit at GPIOE_ODR.B10;
    sbit  ODR9_GPIOE_ODR_bit at GPIOE_ODR.B9;
    sbit  ODR8_GPIOE_ODR_bit at GPIOE_ODR.B8;
    sbit  ODR7_GPIOE_ODR_bit at GPIOE_ODR.B7;
    sbit  ODR6_GPIOE_ODR_bit at GPIOE_ODR.B6;
    sbit  ODR5_GPIOE_ODR_bit at GPIOE_ODR.B5;
    sbit  ODR4_GPIOE_ODR_bit at GPIOE_ODR.B4;
    sbit  ODR3_GPIOE_ODR_bit at GPIOE_ODR.B3;
    sbit  ODR2_GPIOE_ODR_bit at GPIOE_ODR.B2;
    sbit  ODR1_GPIOE_ODR_bit at GPIOE_ODR.B1;
    sbit  ODR0_GPIOE_ODR_bit at GPIOE_ODR.B0;

sfr unsigned long   volatile GPIOE_BSRR           absolute 0x40021018;
    sbit  BR15_GPIOE_BSRR_bit at GPIOE_BSRR.B31;
    sbit  BR14_GPIOE_BSRR_bit at GPIOE_BSRR.B30;
    sbit  BR13_GPIOE_BSRR_bit at GPIOE_BSRR.B29;
    sbit  BR12_GPIOE_BSRR_bit at GPIOE_BSRR.B28;
    sbit  BR11_GPIOE_BSRR_bit at GPIOE_BSRR.B27;
    sbit  BR10_GPIOE_BSRR_bit at GPIOE_BSRR.B26;
    sbit  BR9_GPIOE_BSRR_bit at GPIOE_BSRR.B25;
    sbit  BR8_GPIOE_BSRR_bit at GPIOE_BSRR.B24;
    sbit  BR7_GPIOE_BSRR_bit at GPIOE_BSRR.B23;
    sbit  BR6_GPIOE_BSRR_bit at GPIOE_BSRR.B22;
    sbit  BR5_GPIOE_BSRR_bit at GPIOE_BSRR.B21;
    sbit  BR4_GPIOE_BSRR_bit at GPIOE_BSRR.B20;
    sbit  BR3_GPIOE_BSRR_bit at GPIOE_BSRR.B19;
    sbit  BR2_GPIOE_BSRR_bit at GPIOE_BSRR.B18;
    sbit  BR1_GPIOE_BSRR_bit at GPIOE_BSRR.B17;
    sbit  BR0_GPIOE_BSRR_bit at GPIOE_BSRR.B16;
    sbit  BS15_GPIOE_BSRR_bit at GPIOE_BSRR.B15;
    sbit  BS14_GPIOE_BSRR_bit at GPIOE_BSRR.B14;
    sbit  BS13_GPIOE_BSRR_bit at GPIOE_BSRR.B13;
    sbit  BS12_GPIOE_BSRR_bit at GPIOE_BSRR.B12;
    sbit  BS11_GPIOE_BSRR_bit at GPIOE_BSRR.B11;
    sbit  BS10_GPIOE_BSRR_bit at GPIOE_BSRR.B10;
    sbit  BS9_GPIOE_BSRR_bit at GPIOE_BSRR.B9;
    sbit  BS8_GPIOE_BSRR_bit at GPIOE_BSRR.B8;
    sbit  BS7_GPIOE_BSRR_bit at GPIOE_BSRR.B7;
    sbit  BS6_GPIOE_BSRR_bit at GPIOE_BSRR.B6;
    sbit  BS5_GPIOE_BSRR_bit at GPIOE_BSRR.B5;
    sbit  BS4_GPIOE_BSRR_bit at GPIOE_BSRR.B4;
    sbit  BS3_GPIOE_BSRR_bit at GPIOE_BSRR.B3;
    sbit  BS2_GPIOE_BSRR_bit at GPIOE_BSRR.B2;
    sbit  BS1_GPIOE_BSRR_bit at GPIOE_BSRR.B1;
    sbit  BS0_GPIOE_BSRR_bit at GPIOE_BSRR.B0;

sfr unsigned long   volatile GPIOE_LCKR           absolute 0x4002101C;
    sbit  LCKK_GPIOE_LCKR_bit at GPIOE_LCKR.B16;
    sbit  LCK15_GPIOE_LCKR_bit at GPIOE_LCKR.B15;
    sbit  LCK14_GPIOE_LCKR_bit at GPIOE_LCKR.B14;
    sbit  LCK13_GPIOE_LCKR_bit at GPIOE_LCKR.B13;
    sbit  LCK12_GPIOE_LCKR_bit at GPIOE_LCKR.B12;
    sbit  LCK11_GPIOE_LCKR_bit at GPIOE_LCKR.B11;
    sbit  LCK10_GPIOE_LCKR_bit at GPIOE_LCKR.B10;
    sbit  LCK9_GPIOE_LCKR_bit at GPIOE_LCKR.B9;
    sbit  LCK8_GPIOE_LCKR_bit at GPIOE_LCKR.B8;
    sbit  LCK7_GPIOE_LCKR_bit at GPIOE_LCKR.B7;
    sbit  LCK6_GPIOE_LCKR_bit at GPIOE_LCKR.B6;
    sbit  LCK5_GPIOE_LCKR_bit at GPIOE_LCKR.B5;
    sbit  LCK4_GPIOE_LCKR_bit at GPIOE_LCKR.B4;
    sbit  LCK3_GPIOE_LCKR_bit at GPIOE_LCKR.B3;
    sbit  LCK2_GPIOE_LCKR_bit at GPIOE_LCKR.B2;
    sbit  LCK1_GPIOE_LCKR_bit at GPIOE_LCKR.B1;
    sbit  LCK0_GPIOE_LCKR_bit at GPIOE_LCKR.B0;

sfr unsigned long   volatile GPIOE_AFRL           absolute 0x40021020;
    sbit  AFRL70_GPIOE_AFRL_bit at GPIOE_AFRL.B28;
    sbit  AFRL71_GPIOE_AFRL_bit at GPIOE_AFRL.B29;
    sbit  AFRL72_GPIOE_AFRL_bit at GPIOE_AFRL.B30;
    sbit  AFRL73_GPIOE_AFRL_bit at GPIOE_AFRL.B31;
    sbit  AFRL60_GPIOE_AFRL_bit at GPIOE_AFRL.B24;
    sbit  AFRL61_GPIOE_AFRL_bit at GPIOE_AFRL.B25;
    sbit  AFRL62_GPIOE_AFRL_bit at GPIOE_AFRL.B26;
    sbit  AFRL63_GPIOE_AFRL_bit at GPIOE_AFRL.B27;
    sbit  AFRL50_GPIOE_AFRL_bit at GPIOE_AFRL.B20;
    sbit  AFRL51_GPIOE_AFRL_bit at GPIOE_AFRL.B21;
    sbit  AFRL52_GPIOE_AFRL_bit at GPIOE_AFRL.B22;
    sbit  AFRL53_GPIOE_AFRL_bit at GPIOE_AFRL.B23;
    sbit  AFRL40_GPIOE_AFRL_bit at GPIOE_AFRL.B16;
    sbit  AFRL41_GPIOE_AFRL_bit at GPIOE_AFRL.B17;
    sbit  AFRL42_GPIOE_AFRL_bit at GPIOE_AFRL.B18;
    sbit  AFRL43_GPIOE_AFRL_bit at GPIOE_AFRL.B19;
    sbit  AFRL30_GPIOE_AFRL_bit at GPIOE_AFRL.B12;
    sbit  AFRL31_GPIOE_AFRL_bit at GPIOE_AFRL.B13;
    sbit  AFRL32_GPIOE_AFRL_bit at GPIOE_AFRL.B14;
    sbit  AFRL33_GPIOE_AFRL_bit at GPIOE_AFRL.B15;
    sbit  AFRL20_GPIOE_AFRL_bit at GPIOE_AFRL.B8;
    sbit  AFRL21_GPIOE_AFRL_bit at GPIOE_AFRL.B9;
    sbit  AFRL22_GPIOE_AFRL_bit at GPIOE_AFRL.B10;
    sbit  AFRL23_GPIOE_AFRL_bit at GPIOE_AFRL.B11;
    sbit  AFRL10_GPIOE_AFRL_bit at GPIOE_AFRL.B4;
    sbit  AFRL11_GPIOE_AFRL_bit at GPIOE_AFRL.B5;
    sbit  AFRL12_GPIOE_AFRL_bit at GPIOE_AFRL.B6;
    sbit  AFRL13_GPIOE_AFRL_bit at GPIOE_AFRL.B7;
    sbit  AFRL00_GPIOE_AFRL_bit at GPIOE_AFRL.B0;
    sbit  AFRL01_GPIOE_AFRL_bit at GPIOE_AFRL.B1;
    sbit  AFRL02_GPIOE_AFRL_bit at GPIOE_AFRL.B2;
    sbit  AFRL03_GPIOE_AFRL_bit at GPIOE_AFRL.B3;

sfr unsigned long   volatile GPIOE_AFRH           absolute 0x40021024;
    sbit  AFRH150_GPIOE_AFRH_bit at GPIOE_AFRH.B28;
    sbit  AFRH151_GPIOE_AFRH_bit at GPIOE_AFRH.B29;
    sbit  AFRH152_GPIOE_AFRH_bit at GPIOE_AFRH.B30;
    sbit  AFRH153_GPIOE_AFRH_bit at GPIOE_AFRH.B31;
    sbit  AFRH140_GPIOE_AFRH_bit at GPIOE_AFRH.B24;
    sbit  AFRH141_GPIOE_AFRH_bit at GPIOE_AFRH.B25;
    sbit  AFRH142_GPIOE_AFRH_bit at GPIOE_AFRH.B26;
    sbit  AFRH143_GPIOE_AFRH_bit at GPIOE_AFRH.B27;
    sbit  AFRH130_GPIOE_AFRH_bit at GPIOE_AFRH.B20;
    sbit  AFRH131_GPIOE_AFRH_bit at GPIOE_AFRH.B21;
    sbit  AFRH132_GPIOE_AFRH_bit at GPIOE_AFRH.B22;
    sbit  AFRH133_GPIOE_AFRH_bit at GPIOE_AFRH.B23;
    sbit  AFRH120_GPIOE_AFRH_bit at GPIOE_AFRH.B16;
    sbit  AFRH121_GPIOE_AFRH_bit at GPIOE_AFRH.B17;
    sbit  AFRH122_GPIOE_AFRH_bit at GPIOE_AFRH.B18;
    sbit  AFRH123_GPIOE_AFRH_bit at GPIOE_AFRH.B19;
    sbit  AFRH110_GPIOE_AFRH_bit at GPIOE_AFRH.B12;
    sbit  AFRH111_GPIOE_AFRH_bit at GPIOE_AFRH.B13;
    sbit  AFRH112_GPIOE_AFRH_bit at GPIOE_AFRH.B14;
    sbit  AFRH113_GPIOE_AFRH_bit at GPIOE_AFRH.B15;
    sbit  AFRH100_GPIOE_AFRH_bit at GPIOE_AFRH.B8;
    sbit  AFRH101_GPIOE_AFRH_bit at GPIOE_AFRH.B9;
    sbit  AFRH102_GPIOE_AFRH_bit at GPIOE_AFRH.B10;
    sbit  AFRH103_GPIOE_AFRH_bit at GPIOE_AFRH.B11;
    sbit  AFRH90_GPIOE_AFRH_bit at GPIOE_AFRH.B4;
    sbit  AFRH91_GPIOE_AFRH_bit at GPIOE_AFRH.B5;
    sbit  AFRH92_GPIOE_AFRH_bit at GPIOE_AFRH.B6;
    sbit  AFRH93_GPIOE_AFRH_bit at GPIOE_AFRH.B7;
    sbit  AFRH80_GPIOE_AFRH_bit at GPIOE_AFRH.B0;
    sbit  AFRH81_GPIOE_AFRH_bit at GPIOE_AFRH.B1;
    sbit  AFRH82_GPIOE_AFRH_bit at GPIOE_AFRH.B2;
    sbit  AFRH83_GPIOE_AFRH_bit at GPIOE_AFRH.B3;

sfr unsigned long   volatile GPIOD_BASE           absolute 0x40020C00;
sfr unsigned long   volatile GPIOD_MODER          absolute 0x40020C00;
    sbit  MODER150_GPIOD_MODER_bit at GPIOD_MODER.B30;
    sbit  MODER151_GPIOD_MODER_bit at GPIOD_MODER.B31;
    sbit  MODER140_GPIOD_MODER_bit at GPIOD_MODER.B28;
    sbit  MODER141_GPIOD_MODER_bit at GPIOD_MODER.B29;
    sbit  MODER130_GPIOD_MODER_bit at GPIOD_MODER.B26;
    sbit  MODER131_GPIOD_MODER_bit at GPIOD_MODER.B27;
    sbit  MODER120_GPIOD_MODER_bit at GPIOD_MODER.B24;
    sbit  MODER121_GPIOD_MODER_bit at GPIOD_MODER.B25;
    sbit  MODER110_GPIOD_MODER_bit at GPIOD_MODER.B22;
    sbit  MODER111_GPIOD_MODER_bit at GPIOD_MODER.B23;
    sbit  MODER100_GPIOD_MODER_bit at GPIOD_MODER.B20;
    sbit  MODER101_GPIOD_MODER_bit at GPIOD_MODER.B21;
    sbit  MODER90_GPIOD_MODER_bit at GPIOD_MODER.B18;
    sbit  MODER91_GPIOD_MODER_bit at GPIOD_MODER.B19;
    sbit  MODER80_GPIOD_MODER_bit at GPIOD_MODER.B16;
    sbit  MODER81_GPIOD_MODER_bit at GPIOD_MODER.B17;
    sbit  MODER70_GPIOD_MODER_bit at GPIOD_MODER.B14;
    sbit  MODER71_GPIOD_MODER_bit at GPIOD_MODER.B15;
    sbit  MODER60_GPIOD_MODER_bit at GPIOD_MODER.B12;
    sbit  MODER61_GPIOD_MODER_bit at GPIOD_MODER.B13;
    sbit  MODER50_GPIOD_MODER_bit at GPIOD_MODER.B10;
    sbit  MODER51_GPIOD_MODER_bit at GPIOD_MODER.B11;
    sbit  MODER40_GPIOD_MODER_bit at GPIOD_MODER.B8;
    sbit  MODER41_GPIOD_MODER_bit at GPIOD_MODER.B9;
    sbit  MODER30_GPIOD_MODER_bit at GPIOD_MODER.B6;
    sbit  MODER31_GPIOD_MODER_bit at GPIOD_MODER.B7;
    sbit  MODER20_GPIOD_MODER_bit at GPIOD_MODER.B4;
    sbit  MODER21_GPIOD_MODER_bit at GPIOD_MODER.B5;
    sbit  MODER10_GPIOD_MODER_bit at GPIOD_MODER.B2;
    sbit  MODER11_GPIOD_MODER_bit at GPIOD_MODER.B3;
    sbit  MODER00_GPIOD_MODER_bit at GPIOD_MODER.B0;
    sbit  MODER01_GPIOD_MODER_bit at GPIOD_MODER.B1;

sfr unsigned long   volatile GPIOD_OTYPER         absolute 0x40020C04;
    sbit  OT15_GPIOD_OTYPER_bit at GPIOD_OTYPER.B15;
    sbit  OT14_GPIOD_OTYPER_bit at GPIOD_OTYPER.B14;
    sbit  OT13_GPIOD_OTYPER_bit at GPIOD_OTYPER.B13;
    sbit  OT12_GPIOD_OTYPER_bit at GPIOD_OTYPER.B12;
    sbit  OT11_GPIOD_OTYPER_bit at GPIOD_OTYPER.B11;
    sbit  OT10_GPIOD_OTYPER_bit at GPIOD_OTYPER.B10;
    sbit  OT9_GPIOD_OTYPER_bit at GPIOD_OTYPER.B9;
    sbit  OT8_GPIOD_OTYPER_bit at GPIOD_OTYPER.B8;
    sbit  OT7_GPIOD_OTYPER_bit at GPIOD_OTYPER.B7;
    sbit  OT6_GPIOD_OTYPER_bit at GPIOD_OTYPER.B6;
    sbit  OT5_GPIOD_OTYPER_bit at GPIOD_OTYPER.B5;
    sbit  OT4_GPIOD_OTYPER_bit at GPIOD_OTYPER.B4;
    sbit  OT3_GPIOD_OTYPER_bit at GPIOD_OTYPER.B3;
    sbit  OT2_GPIOD_OTYPER_bit at GPIOD_OTYPER.B2;
    sbit  OT1_GPIOD_OTYPER_bit at GPIOD_OTYPER.B1;
    sbit  OT0_GPIOD_OTYPER_bit at GPIOD_OTYPER.B0;

sfr unsigned long   volatile GPIOD_OSPEEDR        absolute 0x40020C08;
    sbit  OSPEEDR150_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOD_OSPEEDR_bit at GPIOD_OSPEEDR.B1;

sfr unsigned long   volatile GPIOD_PUPDR          absolute 0x40020C0C;
    sbit  PUPDR150_GPIOD_PUPDR_bit at GPIOD_PUPDR.B30;
    sbit  PUPDR151_GPIOD_PUPDR_bit at GPIOD_PUPDR.B31;
    sbit  PUPDR140_GPIOD_PUPDR_bit at GPIOD_PUPDR.B28;
    sbit  PUPDR141_GPIOD_PUPDR_bit at GPIOD_PUPDR.B29;
    sbit  PUPDR130_GPIOD_PUPDR_bit at GPIOD_PUPDR.B26;
    sbit  PUPDR131_GPIOD_PUPDR_bit at GPIOD_PUPDR.B27;
    sbit  PUPDR120_GPIOD_PUPDR_bit at GPIOD_PUPDR.B24;
    sbit  PUPDR121_GPIOD_PUPDR_bit at GPIOD_PUPDR.B25;
    sbit  PUPDR110_GPIOD_PUPDR_bit at GPIOD_PUPDR.B22;
    sbit  PUPDR111_GPIOD_PUPDR_bit at GPIOD_PUPDR.B23;
    sbit  PUPDR100_GPIOD_PUPDR_bit at GPIOD_PUPDR.B20;
    sbit  PUPDR101_GPIOD_PUPDR_bit at GPIOD_PUPDR.B21;
    sbit  PUPDR90_GPIOD_PUPDR_bit at GPIOD_PUPDR.B18;
    sbit  PUPDR91_GPIOD_PUPDR_bit at GPIOD_PUPDR.B19;
    sbit  PUPDR80_GPIOD_PUPDR_bit at GPIOD_PUPDR.B16;
    sbit  PUPDR81_GPIOD_PUPDR_bit at GPIOD_PUPDR.B17;
    sbit  PUPDR70_GPIOD_PUPDR_bit at GPIOD_PUPDR.B14;
    sbit  PUPDR71_GPIOD_PUPDR_bit at GPIOD_PUPDR.B15;
    sbit  PUPDR60_GPIOD_PUPDR_bit at GPIOD_PUPDR.B12;
    sbit  PUPDR61_GPIOD_PUPDR_bit at GPIOD_PUPDR.B13;
    sbit  PUPDR50_GPIOD_PUPDR_bit at GPIOD_PUPDR.B10;
    sbit  PUPDR51_GPIOD_PUPDR_bit at GPIOD_PUPDR.B11;
    sbit  PUPDR40_GPIOD_PUPDR_bit at GPIOD_PUPDR.B8;
    sbit  PUPDR41_GPIOD_PUPDR_bit at GPIOD_PUPDR.B9;
    sbit  PUPDR30_GPIOD_PUPDR_bit at GPIOD_PUPDR.B6;
    sbit  PUPDR31_GPIOD_PUPDR_bit at GPIOD_PUPDR.B7;
    sbit  PUPDR20_GPIOD_PUPDR_bit at GPIOD_PUPDR.B4;
    sbit  PUPDR21_GPIOD_PUPDR_bit at GPIOD_PUPDR.B5;
    sbit  PUPDR10_GPIOD_PUPDR_bit at GPIOD_PUPDR.B2;
    sbit  PUPDR11_GPIOD_PUPDR_bit at GPIOD_PUPDR.B3;
    sbit  PUPDR00_GPIOD_PUPDR_bit at GPIOD_PUPDR.B0;
    sbit  PUPDR01_GPIOD_PUPDR_bit at GPIOD_PUPDR.B1;

sfr unsigned long   volatile GPIOD_IDR            absolute 0x40020C10;
    sbit  IDR15_GPIOD_IDR_bit at GPIOD_IDR.B15;
    sbit  IDR14_GPIOD_IDR_bit at GPIOD_IDR.B14;
    sbit  IDR13_GPIOD_IDR_bit at GPIOD_IDR.B13;
    sbit  IDR12_GPIOD_IDR_bit at GPIOD_IDR.B12;
    sbit  IDR11_GPIOD_IDR_bit at GPIOD_IDR.B11;
    sbit  IDR10_GPIOD_IDR_bit at GPIOD_IDR.B10;
    sbit  IDR9_GPIOD_IDR_bit at GPIOD_IDR.B9;
    sbit  IDR8_GPIOD_IDR_bit at GPIOD_IDR.B8;
    sbit  IDR7_GPIOD_IDR_bit at GPIOD_IDR.B7;
    sbit  IDR6_GPIOD_IDR_bit at GPIOD_IDR.B6;
    sbit  IDR5_GPIOD_IDR_bit at GPIOD_IDR.B5;
    sbit  IDR4_GPIOD_IDR_bit at GPIOD_IDR.B4;
    sbit  IDR3_GPIOD_IDR_bit at GPIOD_IDR.B3;
    sbit  IDR2_GPIOD_IDR_bit at GPIOD_IDR.B2;
    sbit  IDR1_GPIOD_IDR_bit at GPIOD_IDR.B1;
    sbit  IDR0_GPIOD_IDR_bit at GPIOD_IDR.B0;

sfr unsigned long   volatile GPIOD_ODR            absolute 0x40020C14;
    sbit  ODR15_GPIOD_ODR_bit at GPIOD_ODR.B15;
    sbit  ODR14_GPIOD_ODR_bit at GPIOD_ODR.B14;
    sbit  ODR13_GPIOD_ODR_bit at GPIOD_ODR.B13;
    sbit  ODR12_GPIOD_ODR_bit at GPIOD_ODR.B12;
    sbit  ODR11_GPIOD_ODR_bit at GPIOD_ODR.B11;
    sbit  ODR10_GPIOD_ODR_bit at GPIOD_ODR.B10;
    sbit  ODR9_GPIOD_ODR_bit at GPIOD_ODR.B9;
    sbit  ODR8_GPIOD_ODR_bit at GPIOD_ODR.B8;
    sbit  ODR7_GPIOD_ODR_bit at GPIOD_ODR.B7;
    sbit  ODR6_GPIOD_ODR_bit at GPIOD_ODR.B6;
    sbit  ODR5_GPIOD_ODR_bit at GPIOD_ODR.B5;
    sbit  ODR4_GPIOD_ODR_bit at GPIOD_ODR.B4;
    sbit  ODR3_GPIOD_ODR_bit at GPIOD_ODR.B3;
    sbit  ODR2_GPIOD_ODR_bit at GPIOD_ODR.B2;
    sbit  ODR1_GPIOD_ODR_bit at GPIOD_ODR.B1;
    sbit  ODR0_GPIOD_ODR_bit at GPIOD_ODR.B0;

sfr unsigned long   volatile GPIOD_BSRR           absolute 0x40020C18;
    sbit  BR15_GPIOD_BSRR_bit at GPIOD_BSRR.B31;
    sbit  BR14_GPIOD_BSRR_bit at GPIOD_BSRR.B30;
    sbit  BR13_GPIOD_BSRR_bit at GPIOD_BSRR.B29;
    sbit  BR12_GPIOD_BSRR_bit at GPIOD_BSRR.B28;
    sbit  BR11_GPIOD_BSRR_bit at GPIOD_BSRR.B27;
    sbit  BR10_GPIOD_BSRR_bit at GPIOD_BSRR.B26;
    sbit  BR9_GPIOD_BSRR_bit at GPIOD_BSRR.B25;
    sbit  BR8_GPIOD_BSRR_bit at GPIOD_BSRR.B24;
    sbit  BR7_GPIOD_BSRR_bit at GPIOD_BSRR.B23;
    sbit  BR6_GPIOD_BSRR_bit at GPIOD_BSRR.B22;
    sbit  BR5_GPIOD_BSRR_bit at GPIOD_BSRR.B21;
    sbit  BR4_GPIOD_BSRR_bit at GPIOD_BSRR.B20;
    sbit  BR3_GPIOD_BSRR_bit at GPIOD_BSRR.B19;
    sbit  BR2_GPIOD_BSRR_bit at GPIOD_BSRR.B18;
    sbit  BR1_GPIOD_BSRR_bit at GPIOD_BSRR.B17;
    sbit  BR0_GPIOD_BSRR_bit at GPIOD_BSRR.B16;
    sbit  BS15_GPIOD_BSRR_bit at GPIOD_BSRR.B15;
    sbit  BS14_GPIOD_BSRR_bit at GPIOD_BSRR.B14;
    sbit  BS13_GPIOD_BSRR_bit at GPIOD_BSRR.B13;
    sbit  BS12_GPIOD_BSRR_bit at GPIOD_BSRR.B12;
    sbit  BS11_GPIOD_BSRR_bit at GPIOD_BSRR.B11;
    sbit  BS10_GPIOD_BSRR_bit at GPIOD_BSRR.B10;
    sbit  BS9_GPIOD_BSRR_bit at GPIOD_BSRR.B9;
    sbit  BS8_GPIOD_BSRR_bit at GPIOD_BSRR.B8;
    sbit  BS7_GPIOD_BSRR_bit at GPIOD_BSRR.B7;
    sbit  BS6_GPIOD_BSRR_bit at GPIOD_BSRR.B6;
    sbit  BS5_GPIOD_BSRR_bit at GPIOD_BSRR.B5;
    sbit  BS4_GPIOD_BSRR_bit at GPIOD_BSRR.B4;
    sbit  BS3_GPIOD_BSRR_bit at GPIOD_BSRR.B3;
    sbit  BS2_GPIOD_BSRR_bit at GPIOD_BSRR.B2;
    sbit  BS1_GPIOD_BSRR_bit at GPIOD_BSRR.B1;
    sbit  BS0_GPIOD_BSRR_bit at GPIOD_BSRR.B0;

sfr unsigned long   volatile GPIOD_LCKR           absolute 0x40020C1C;
    sbit  LCKK_GPIOD_LCKR_bit at GPIOD_LCKR.B16;
    sbit  LCK15_GPIOD_LCKR_bit at GPIOD_LCKR.B15;
    sbit  LCK14_GPIOD_LCKR_bit at GPIOD_LCKR.B14;
    sbit  LCK13_GPIOD_LCKR_bit at GPIOD_LCKR.B13;
    sbit  LCK12_GPIOD_LCKR_bit at GPIOD_LCKR.B12;
    sbit  LCK11_GPIOD_LCKR_bit at GPIOD_LCKR.B11;
    sbit  LCK10_GPIOD_LCKR_bit at GPIOD_LCKR.B10;
    sbit  LCK9_GPIOD_LCKR_bit at GPIOD_LCKR.B9;
    sbit  LCK8_GPIOD_LCKR_bit at GPIOD_LCKR.B8;
    sbit  LCK7_GPIOD_LCKR_bit at GPIOD_LCKR.B7;
    sbit  LCK6_GPIOD_LCKR_bit at GPIOD_LCKR.B6;
    sbit  LCK5_GPIOD_LCKR_bit at GPIOD_LCKR.B5;
    sbit  LCK4_GPIOD_LCKR_bit at GPIOD_LCKR.B4;
    sbit  LCK3_GPIOD_LCKR_bit at GPIOD_LCKR.B3;
    sbit  LCK2_GPIOD_LCKR_bit at GPIOD_LCKR.B2;
    sbit  LCK1_GPIOD_LCKR_bit at GPIOD_LCKR.B1;
    sbit  LCK0_GPIOD_LCKR_bit at GPIOD_LCKR.B0;

sfr unsigned long   volatile GPIOD_AFRL           absolute 0x40020C20;
    sbit  AFRL70_GPIOD_AFRL_bit at GPIOD_AFRL.B28;
    sbit  AFRL71_GPIOD_AFRL_bit at GPIOD_AFRL.B29;
    sbit  AFRL72_GPIOD_AFRL_bit at GPIOD_AFRL.B30;
    sbit  AFRL73_GPIOD_AFRL_bit at GPIOD_AFRL.B31;
    sbit  AFRL60_GPIOD_AFRL_bit at GPIOD_AFRL.B24;
    sbit  AFRL61_GPIOD_AFRL_bit at GPIOD_AFRL.B25;
    sbit  AFRL62_GPIOD_AFRL_bit at GPIOD_AFRL.B26;
    sbit  AFRL63_GPIOD_AFRL_bit at GPIOD_AFRL.B27;
    sbit  AFRL50_GPIOD_AFRL_bit at GPIOD_AFRL.B20;
    sbit  AFRL51_GPIOD_AFRL_bit at GPIOD_AFRL.B21;
    sbit  AFRL52_GPIOD_AFRL_bit at GPIOD_AFRL.B22;
    sbit  AFRL53_GPIOD_AFRL_bit at GPIOD_AFRL.B23;
    sbit  AFRL40_GPIOD_AFRL_bit at GPIOD_AFRL.B16;
    sbit  AFRL41_GPIOD_AFRL_bit at GPIOD_AFRL.B17;
    sbit  AFRL42_GPIOD_AFRL_bit at GPIOD_AFRL.B18;
    sbit  AFRL43_GPIOD_AFRL_bit at GPIOD_AFRL.B19;
    sbit  AFRL30_GPIOD_AFRL_bit at GPIOD_AFRL.B12;
    sbit  AFRL31_GPIOD_AFRL_bit at GPIOD_AFRL.B13;
    sbit  AFRL32_GPIOD_AFRL_bit at GPIOD_AFRL.B14;
    sbit  AFRL33_GPIOD_AFRL_bit at GPIOD_AFRL.B15;
    sbit  AFRL20_GPIOD_AFRL_bit at GPIOD_AFRL.B8;
    sbit  AFRL21_GPIOD_AFRL_bit at GPIOD_AFRL.B9;
    sbit  AFRL22_GPIOD_AFRL_bit at GPIOD_AFRL.B10;
    sbit  AFRL23_GPIOD_AFRL_bit at GPIOD_AFRL.B11;
    sbit  AFRL10_GPIOD_AFRL_bit at GPIOD_AFRL.B4;
    sbit  AFRL11_GPIOD_AFRL_bit at GPIOD_AFRL.B5;
    sbit  AFRL12_GPIOD_AFRL_bit at GPIOD_AFRL.B6;
    sbit  AFRL13_GPIOD_AFRL_bit at GPIOD_AFRL.B7;
    sbit  AFRL00_GPIOD_AFRL_bit at GPIOD_AFRL.B0;
    sbit  AFRL01_GPIOD_AFRL_bit at GPIOD_AFRL.B1;
    sbit  AFRL02_GPIOD_AFRL_bit at GPIOD_AFRL.B2;
    sbit  AFRL03_GPIOD_AFRL_bit at GPIOD_AFRL.B3;

sfr unsigned long   volatile GPIOD_AFRH           absolute 0x40020C24;
    sbit  AFRH150_GPIOD_AFRH_bit at GPIOD_AFRH.B28;
    sbit  AFRH151_GPIOD_AFRH_bit at GPIOD_AFRH.B29;
    sbit  AFRH152_GPIOD_AFRH_bit at GPIOD_AFRH.B30;
    sbit  AFRH153_GPIOD_AFRH_bit at GPIOD_AFRH.B31;
    sbit  AFRH140_GPIOD_AFRH_bit at GPIOD_AFRH.B24;
    sbit  AFRH141_GPIOD_AFRH_bit at GPIOD_AFRH.B25;
    sbit  AFRH142_GPIOD_AFRH_bit at GPIOD_AFRH.B26;
    sbit  AFRH143_GPIOD_AFRH_bit at GPIOD_AFRH.B27;
    sbit  AFRH130_GPIOD_AFRH_bit at GPIOD_AFRH.B20;
    sbit  AFRH131_GPIOD_AFRH_bit at GPIOD_AFRH.B21;
    sbit  AFRH132_GPIOD_AFRH_bit at GPIOD_AFRH.B22;
    sbit  AFRH133_GPIOD_AFRH_bit at GPIOD_AFRH.B23;
    sbit  AFRH120_GPIOD_AFRH_bit at GPIOD_AFRH.B16;
    sbit  AFRH121_GPIOD_AFRH_bit at GPIOD_AFRH.B17;
    sbit  AFRH122_GPIOD_AFRH_bit at GPIOD_AFRH.B18;
    sbit  AFRH123_GPIOD_AFRH_bit at GPIOD_AFRH.B19;
    sbit  AFRH110_GPIOD_AFRH_bit at GPIOD_AFRH.B12;
    sbit  AFRH111_GPIOD_AFRH_bit at GPIOD_AFRH.B13;
    sbit  AFRH112_GPIOD_AFRH_bit at GPIOD_AFRH.B14;
    sbit  AFRH113_GPIOD_AFRH_bit at GPIOD_AFRH.B15;
    sbit  AFRH100_GPIOD_AFRH_bit at GPIOD_AFRH.B8;
    sbit  AFRH101_GPIOD_AFRH_bit at GPIOD_AFRH.B9;
    sbit  AFRH102_GPIOD_AFRH_bit at GPIOD_AFRH.B10;
    sbit  AFRH103_GPIOD_AFRH_bit at GPIOD_AFRH.B11;
    sbit  AFRH90_GPIOD_AFRH_bit at GPIOD_AFRH.B4;
    sbit  AFRH91_GPIOD_AFRH_bit at GPIOD_AFRH.B5;
    sbit  AFRH92_GPIOD_AFRH_bit at GPIOD_AFRH.B6;
    sbit  AFRH93_GPIOD_AFRH_bit at GPIOD_AFRH.B7;
    sbit  AFRH80_GPIOD_AFRH_bit at GPIOD_AFRH.B0;
    sbit  AFRH81_GPIOD_AFRH_bit at GPIOD_AFRH.B1;
    sbit  AFRH82_GPIOD_AFRH_bit at GPIOD_AFRH.B2;
    sbit  AFRH83_GPIOD_AFRH_bit at GPIOD_AFRH.B3;

sfr unsigned long   volatile GPIOC_BASE           absolute 0x40020800;
sfr unsigned long   volatile GPIOC_MODER          absolute 0x40020800;
    sbit  MODER150_GPIOC_MODER_bit at GPIOC_MODER.B30;
    sbit  MODER151_GPIOC_MODER_bit at GPIOC_MODER.B31;
    sbit  MODER140_GPIOC_MODER_bit at GPIOC_MODER.B28;
    sbit  MODER141_GPIOC_MODER_bit at GPIOC_MODER.B29;
    sbit  MODER130_GPIOC_MODER_bit at GPIOC_MODER.B26;
    sbit  MODER131_GPIOC_MODER_bit at GPIOC_MODER.B27;
    sbit  MODER120_GPIOC_MODER_bit at GPIOC_MODER.B24;
    sbit  MODER121_GPIOC_MODER_bit at GPIOC_MODER.B25;
    sbit  MODER110_GPIOC_MODER_bit at GPIOC_MODER.B22;
    sbit  MODER111_GPIOC_MODER_bit at GPIOC_MODER.B23;
    sbit  MODER100_GPIOC_MODER_bit at GPIOC_MODER.B20;
    sbit  MODER101_GPIOC_MODER_bit at GPIOC_MODER.B21;
    sbit  MODER90_GPIOC_MODER_bit at GPIOC_MODER.B18;
    sbit  MODER91_GPIOC_MODER_bit at GPIOC_MODER.B19;
    sbit  MODER80_GPIOC_MODER_bit at GPIOC_MODER.B16;
    sbit  MODER81_GPIOC_MODER_bit at GPIOC_MODER.B17;
    sbit  MODER70_GPIOC_MODER_bit at GPIOC_MODER.B14;
    sbit  MODER71_GPIOC_MODER_bit at GPIOC_MODER.B15;
    sbit  MODER60_GPIOC_MODER_bit at GPIOC_MODER.B12;
    sbit  MODER61_GPIOC_MODER_bit at GPIOC_MODER.B13;
    sbit  MODER50_GPIOC_MODER_bit at GPIOC_MODER.B10;
    sbit  MODER51_GPIOC_MODER_bit at GPIOC_MODER.B11;
    sbit  MODER40_GPIOC_MODER_bit at GPIOC_MODER.B8;
    sbit  MODER41_GPIOC_MODER_bit at GPIOC_MODER.B9;
    sbit  MODER30_GPIOC_MODER_bit at GPIOC_MODER.B6;
    sbit  MODER31_GPIOC_MODER_bit at GPIOC_MODER.B7;
    sbit  MODER20_GPIOC_MODER_bit at GPIOC_MODER.B4;
    sbit  MODER21_GPIOC_MODER_bit at GPIOC_MODER.B5;
    sbit  MODER10_GPIOC_MODER_bit at GPIOC_MODER.B2;
    sbit  MODER11_GPIOC_MODER_bit at GPIOC_MODER.B3;
    sbit  MODER00_GPIOC_MODER_bit at GPIOC_MODER.B0;
    sbit  MODER01_GPIOC_MODER_bit at GPIOC_MODER.B1;

sfr unsigned long   volatile GPIOC_OTYPER         absolute 0x40020804;
    sbit  OT15_GPIOC_OTYPER_bit at GPIOC_OTYPER.B15;
    sbit  OT14_GPIOC_OTYPER_bit at GPIOC_OTYPER.B14;
    sbit  OT13_GPIOC_OTYPER_bit at GPIOC_OTYPER.B13;
    sbit  OT12_GPIOC_OTYPER_bit at GPIOC_OTYPER.B12;
    sbit  OT11_GPIOC_OTYPER_bit at GPIOC_OTYPER.B11;
    sbit  OT10_GPIOC_OTYPER_bit at GPIOC_OTYPER.B10;
    sbit  OT9_GPIOC_OTYPER_bit at GPIOC_OTYPER.B9;
    sbit  OT8_GPIOC_OTYPER_bit at GPIOC_OTYPER.B8;
    sbit  OT7_GPIOC_OTYPER_bit at GPIOC_OTYPER.B7;
    sbit  OT6_GPIOC_OTYPER_bit at GPIOC_OTYPER.B6;
    sbit  OT5_GPIOC_OTYPER_bit at GPIOC_OTYPER.B5;
    sbit  OT4_GPIOC_OTYPER_bit at GPIOC_OTYPER.B4;
    sbit  OT3_GPIOC_OTYPER_bit at GPIOC_OTYPER.B3;
    sbit  OT2_GPIOC_OTYPER_bit at GPIOC_OTYPER.B2;
    sbit  OT1_GPIOC_OTYPER_bit at GPIOC_OTYPER.B1;
    sbit  OT0_GPIOC_OTYPER_bit at GPIOC_OTYPER.B0;

sfr unsigned long   volatile GPIOC_OSPEEDR        absolute 0x40020808;
    sbit  OSPEEDR150_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOC_OSPEEDR_bit at GPIOC_OSPEEDR.B1;

sfr unsigned long   volatile GPIOC_PUPDR          absolute 0x4002080C;
    sbit  PUPDR150_GPIOC_PUPDR_bit at GPIOC_PUPDR.B30;
    sbit  PUPDR151_GPIOC_PUPDR_bit at GPIOC_PUPDR.B31;
    sbit  PUPDR140_GPIOC_PUPDR_bit at GPIOC_PUPDR.B28;
    sbit  PUPDR141_GPIOC_PUPDR_bit at GPIOC_PUPDR.B29;
    sbit  PUPDR130_GPIOC_PUPDR_bit at GPIOC_PUPDR.B26;
    sbit  PUPDR131_GPIOC_PUPDR_bit at GPIOC_PUPDR.B27;
    sbit  PUPDR120_GPIOC_PUPDR_bit at GPIOC_PUPDR.B24;
    sbit  PUPDR121_GPIOC_PUPDR_bit at GPIOC_PUPDR.B25;
    sbit  PUPDR110_GPIOC_PUPDR_bit at GPIOC_PUPDR.B22;
    sbit  PUPDR111_GPIOC_PUPDR_bit at GPIOC_PUPDR.B23;
    sbit  PUPDR100_GPIOC_PUPDR_bit at GPIOC_PUPDR.B20;
    sbit  PUPDR101_GPIOC_PUPDR_bit at GPIOC_PUPDR.B21;
    sbit  PUPDR90_GPIOC_PUPDR_bit at GPIOC_PUPDR.B18;
    sbit  PUPDR91_GPIOC_PUPDR_bit at GPIOC_PUPDR.B19;
    sbit  PUPDR80_GPIOC_PUPDR_bit at GPIOC_PUPDR.B16;
    sbit  PUPDR81_GPIOC_PUPDR_bit at GPIOC_PUPDR.B17;
    sbit  PUPDR70_GPIOC_PUPDR_bit at GPIOC_PUPDR.B14;
    sbit  PUPDR71_GPIOC_PUPDR_bit at GPIOC_PUPDR.B15;
    sbit  PUPDR60_GPIOC_PUPDR_bit at GPIOC_PUPDR.B12;
    sbit  PUPDR61_GPIOC_PUPDR_bit at GPIOC_PUPDR.B13;
    sbit  PUPDR50_GPIOC_PUPDR_bit at GPIOC_PUPDR.B10;
    sbit  PUPDR51_GPIOC_PUPDR_bit at GPIOC_PUPDR.B11;
    sbit  PUPDR40_GPIOC_PUPDR_bit at GPIOC_PUPDR.B8;
    sbit  PUPDR41_GPIOC_PUPDR_bit at GPIOC_PUPDR.B9;
    sbit  PUPDR30_GPIOC_PUPDR_bit at GPIOC_PUPDR.B6;
    sbit  PUPDR31_GPIOC_PUPDR_bit at GPIOC_PUPDR.B7;
    sbit  PUPDR20_GPIOC_PUPDR_bit at GPIOC_PUPDR.B4;
    sbit  PUPDR21_GPIOC_PUPDR_bit at GPIOC_PUPDR.B5;
    sbit  PUPDR10_GPIOC_PUPDR_bit at GPIOC_PUPDR.B2;
    sbit  PUPDR11_GPIOC_PUPDR_bit at GPIOC_PUPDR.B3;
    sbit  PUPDR00_GPIOC_PUPDR_bit at GPIOC_PUPDR.B0;
    sbit  PUPDR01_GPIOC_PUPDR_bit at GPIOC_PUPDR.B1;

sfr unsigned long   volatile GPIOC_IDR            absolute 0x40020810;
    sbit  IDR15_GPIOC_IDR_bit at GPIOC_IDR.B15;
    sbit  IDR14_GPIOC_IDR_bit at GPIOC_IDR.B14;
    sbit  IDR13_GPIOC_IDR_bit at GPIOC_IDR.B13;
    sbit  IDR12_GPIOC_IDR_bit at GPIOC_IDR.B12;
    sbit  IDR11_GPIOC_IDR_bit at GPIOC_IDR.B11;
    sbit  IDR10_GPIOC_IDR_bit at GPIOC_IDR.B10;
    sbit  IDR9_GPIOC_IDR_bit at GPIOC_IDR.B9;
    sbit  IDR8_GPIOC_IDR_bit at GPIOC_IDR.B8;
    sbit  IDR7_GPIOC_IDR_bit at GPIOC_IDR.B7;
    sbit  IDR6_GPIOC_IDR_bit at GPIOC_IDR.B6;
    sbit  IDR5_GPIOC_IDR_bit at GPIOC_IDR.B5;
    sbit  IDR4_GPIOC_IDR_bit at GPIOC_IDR.B4;
    sbit  IDR3_GPIOC_IDR_bit at GPIOC_IDR.B3;
    sbit  IDR2_GPIOC_IDR_bit at GPIOC_IDR.B2;
    sbit  IDR1_GPIOC_IDR_bit at GPIOC_IDR.B1;
    sbit  IDR0_GPIOC_IDR_bit at GPIOC_IDR.B0;

sfr unsigned long   volatile GPIOC_ODR            absolute 0x40020814;
    sbit  ODR15_GPIOC_ODR_bit at GPIOC_ODR.B15;
    sbit  ODR14_GPIOC_ODR_bit at GPIOC_ODR.B14;
    sbit  ODR13_GPIOC_ODR_bit at GPIOC_ODR.B13;
    sbit  ODR12_GPIOC_ODR_bit at GPIOC_ODR.B12;
    sbit  ODR11_GPIOC_ODR_bit at GPIOC_ODR.B11;
    sbit  ODR10_GPIOC_ODR_bit at GPIOC_ODR.B10;
    sbit  ODR9_GPIOC_ODR_bit at GPIOC_ODR.B9;
    sbit  ODR8_GPIOC_ODR_bit at GPIOC_ODR.B8;
    sbit  ODR7_GPIOC_ODR_bit at GPIOC_ODR.B7;
    sbit  ODR6_GPIOC_ODR_bit at GPIOC_ODR.B6;
    sbit  ODR5_GPIOC_ODR_bit at GPIOC_ODR.B5;
    sbit  ODR4_GPIOC_ODR_bit at GPIOC_ODR.B4;
    sbit  ODR3_GPIOC_ODR_bit at GPIOC_ODR.B3;
    sbit  ODR2_GPIOC_ODR_bit at GPIOC_ODR.B2;
    sbit  ODR1_GPIOC_ODR_bit at GPIOC_ODR.B1;
    sbit  ODR0_GPIOC_ODR_bit at GPIOC_ODR.B0;

sfr unsigned long   volatile GPIOC_BSRR           absolute 0x40020818;
    sbit  BR15_GPIOC_BSRR_bit at GPIOC_BSRR.B31;
    sbit  BR14_GPIOC_BSRR_bit at GPIOC_BSRR.B30;
    sbit  BR13_GPIOC_BSRR_bit at GPIOC_BSRR.B29;
    sbit  BR12_GPIOC_BSRR_bit at GPIOC_BSRR.B28;
    sbit  BR11_GPIOC_BSRR_bit at GPIOC_BSRR.B27;
    sbit  BR10_GPIOC_BSRR_bit at GPIOC_BSRR.B26;
    sbit  BR9_GPIOC_BSRR_bit at GPIOC_BSRR.B25;
    sbit  BR8_GPIOC_BSRR_bit at GPIOC_BSRR.B24;
    sbit  BR7_GPIOC_BSRR_bit at GPIOC_BSRR.B23;
    sbit  BR6_GPIOC_BSRR_bit at GPIOC_BSRR.B22;
    sbit  BR5_GPIOC_BSRR_bit at GPIOC_BSRR.B21;
    sbit  BR4_GPIOC_BSRR_bit at GPIOC_BSRR.B20;
    sbit  BR3_GPIOC_BSRR_bit at GPIOC_BSRR.B19;
    sbit  BR2_GPIOC_BSRR_bit at GPIOC_BSRR.B18;
    sbit  BR1_GPIOC_BSRR_bit at GPIOC_BSRR.B17;
    sbit  BR0_GPIOC_BSRR_bit at GPIOC_BSRR.B16;
    sbit  BS15_GPIOC_BSRR_bit at GPIOC_BSRR.B15;
    sbit  BS14_GPIOC_BSRR_bit at GPIOC_BSRR.B14;
    sbit  BS13_GPIOC_BSRR_bit at GPIOC_BSRR.B13;
    sbit  BS12_GPIOC_BSRR_bit at GPIOC_BSRR.B12;
    sbit  BS11_GPIOC_BSRR_bit at GPIOC_BSRR.B11;
    sbit  BS10_GPIOC_BSRR_bit at GPIOC_BSRR.B10;
    sbit  BS9_GPIOC_BSRR_bit at GPIOC_BSRR.B9;
    sbit  BS8_GPIOC_BSRR_bit at GPIOC_BSRR.B8;
    sbit  BS7_GPIOC_BSRR_bit at GPIOC_BSRR.B7;
    sbit  BS6_GPIOC_BSRR_bit at GPIOC_BSRR.B6;
    sbit  BS5_GPIOC_BSRR_bit at GPIOC_BSRR.B5;
    sbit  BS4_GPIOC_BSRR_bit at GPIOC_BSRR.B4;
    sbit  BS3_GPIOC_BSRR_bit at GPIOC_BSRR.B3;
    sbit  BS2_GPIOC_BSRR_bit at GPIOC_BSRR.B2;
    sbit  BS1_GPIOC_BSRR_bit at GPIOC_BSRR.B1;
    sbit  BS0_GPIOC_BSRR_bit at GPIOC_BSRR.B0;

sfr unsigned long   volatile GPIOC_LCKR           absolute 0x4002081C;
    sbit  LCKK_GPIOC_LCKR_bit at GPIOC_LCKR.B16;
    sbit  LCK15_GPIOC_LCKR_bit at GPIOC_LCKR.B15;
    sbit  LCK14_GPIOC_LCKR_bit at GPIOC_LCKR.B14;
    sbit  LCK13_GPIOC_LCKR_bit at GPIOC_LCKR.B13;
    sbit  LCK12_GPIOC_LCKR_bit at GPIOC_LCKR.B12;
    sbit  LCK11_GPIOC_LCKR_bit at GPIOC_LCKR.B11;
    sbit  LCK10_GPIOC_LCKR_bit at GPIOC_LCKR.B10;
    sbit  LCK9_GPIOC_LCKR_bit at GPIOC_LCKR.B9;
    sbit  LCK8_GPIOC_LCKR_bit at GPIOC_LCKR.B8;
    sbit  LCK7_GPIOC_LCKR_bit at GPIOC_LCKR.B7;
    sbit  LCK6_GPIOC_LCKR_bit at GPIOC_LCKR.B6;
    sbit  LCK5_GPIOC_LCKR_bit at GPIOC_LCKR.B5;
    sbit  LCK4_GPIOC_LCKR_bit at GPIOC_LCKR.B4;
    sbit  LCK3_GPIOC_LCKR_bit at GPIOC_LCKR.B3;
    sbit  LCK2_GPIOC_LCKR_bit at GPIOC_LCKR.B2;
    sbit  LCK1_GPIOC_LCKR_bit at GPIOC_LCKR.B1;
    sbit  LCK0_GPIOC_LCKR_bit at GPIOC_LCKR.B0;

sfr unsigned long   volatile GPIOC_AFRL           absolute 0x40020820;
    sbit  AFRL70_GPIOC_AFRL_bit at GPIOC_AFRL.B28;
    sbit  AFRL71_GPIOC_AFRL_bit at GPIOC_AFRL.B29;
    sbit  AFRL72_GPIOC_AFRL_bit at GPIOC_AFRL.B30;
    sbit  AFRL73_GPIOC_AFRL_bit at GPIOC_AFRL.B31;
    sbit  AFRL60_GPIOC_AFRL_bit at GPIOC_AFRL.B24;
    sbit  AFRL61_GPIOC_AFRL_bit at GPIOC_AFRL.B25;
    sbit  AFRL62_GPIOC_AFRL_bit at GPIOC_AFRL.B26;
    sbit  AFRL63_GPIOC_AFRL_bit at GPIOC_AFRL.B27;
    sbit  AFRL50_GPIOC_AFRL_bit at GPIOC_AFRL.B20;
    sbit  AFRL51_GPIOC_AFRL_bit at GPIOC_AFRL.B21;
    sbit  AFRL52_GPIOC_AFRL_bit at GPIOC_AFRL.B22;
    sbit  AFRL53_GPIOC_AFRL_bit at GPIOC_AFRL.B23;
    sbit  AFRL40_GPIOC_AFRL_bit at GPIOC_AFRL.B16;
    sbit  AFRL41_GPIOC_AFRL_bit at GPIOC_AFRL.B17;
    sbit  AFRL42_GPIOC_AFRL_bit at GPIOC_AFRL.B18;
    sbit  AFRL43_GPIOC_AFRL_bit at GPIOC_AFRL.B19;
    sbit  AFRL30_GPIOC_AFRL_bit at GPIOC_AFRL.B12;
    sbit  AFRL31_GPIOC_AFRL_bit at GPIOC_AFRL.B13;
    sbit  AFRL32_GPIOC_AFRL_bit at GPIOC_AFRL.B14;
    sbit  AFRL33_GPIOC_AFRL_bit at GPIOC_AFRL.B15;
    sbit  AFRL20_GPIOC_AFRL_bit at GPIOC_AFRL.B8;
    sbit  AFRL21_GPIOC_AFRL_bit at GPIOC_AFRL.B9;
    sbit  AFRL22_GPIOC_AFRL_bit at GPIOC_AFRL.B10;
    sbit  AFRL23_GPIOC_AFRL_bit at GPIOC_AFRL.B11;
    sbit  AFRL10_GPIOC_AFRL_bit at GPIOC_AFRL.B4;
    sbit  AFRL11_GPIOC_AFRL_bit at GPIOC_AFRL.B5;
    sbit  AFRL12_GPIOC_AFRL_bit at GPIOC_AFRL.B6;
    sbit  AFRL13_GPIOC_AFRL_bit at GPIOC_AFRL.B7;
    sbit  AFRL00_GPIOC_AFRL_bit at GPIOC_AFRL.B0;
    sbit  AFRL01_GPIOC_AFRL_bit at GPIOC_AFRL.B1;
    sbit  AFRL02_GPIOC_AFRL_bit at GPIOC_AFRL.B2;
    sbit  AFRL03_GPIOC_AFRL_bit at GPIOC_AFRL.B3;

sfr unsigned long   volatile GPIOC_AFRH           absolute 0x40020824;
    sbit  AFRH150_GPIOC_AFRH_bit at GPIOC_AFRH.B28;
    sbit  AFRH151_GPIOC_AFRH_bit at GPIOC_AFRH.B29;
    sbit  AFRH152_GPIOC_AFRH_bit at GPIOC_AFRH.B30;
    sbit  AFRH153_GPIOC_AFRH_bit at GPIOC_AFRH.B31;
    sbit  AFRH140_GPIOC_AFRH_bit at GPIOC_AFRH.B24;
    sbit  AFRH141_GPIOC_AFRH_bit at GPIOC_AFRH.B25;
    sbit  AFRH142_GPIOC_AFRH_bit at GPIOC_AFRH.B26;
    sbit  AFRH143_GPIOC_AFRH_bit at GPIOC_AFRH.B27;
    sbit  AFRH130_GPIOC_AFRH_bit at GPIOC_AFRH.B20;
    sbit  AFRH131_GPIOC_AFRH_bit at GPIOC_AFRH.B21;
    sbit  AFRH132_GPIOC_AFRH_bit at GPIOC_AFRH.B22;
    sbit  AFRH133_GPIOC_AFRH_bit at GPIOC_AFRH.B23;
    sbit  AFRH120_GPIOC_AFRH_bit at GPIOC_AFRH.B16;
    sbit  AFRH121_GPIOC_AFRH_bit at GPIOC_AFRH.B17;
    sbit  AFRH122_GPIOC_AFRH_bit at GPIOC_AFRH.B18;
    sbit  AFRH123_GPIOC_AFRH_bit at GPIOC_AFRH.B19;
    sbit  AFRH110_GPIOC_AFRH_bit at GPIOC_AFRH.B12;
    sbit  AFRH111_GPIOC_AFRH_bit at GPIOC_AFRH.B13;
    sbit  AFRH112_GPIOC_AFRH_bit at GPIOC_AFRH.B14;
    sbit  AFRH113_GPIOC_AFRH_bit at GPIOC_AFRH.B15;
    sbit  AFRH100_GPIOC_AFRH_bit at GPIOC_AFRH.B8;
    sbit  AFRH101_GPIOC_AFRH_bit at GPIOC_AFRH.B9;
    sbit  AFRH102_GPIOC_AFRH_bit at GPIOC_AFRH.B10;
    sbit  AFRH103_GPIOC_AFRH_bit at GPIOC_AFRH.B11;
    sbit  AFRH90_GPIOC_AFRH_bit at GPIOC_AFRH.B4;
    sbit  AFRH91_GPIOC_AFRH_bit at GPIOC_AFRH.B5;
    sbit  AFRH92_GPIOC_AFRH_bit at GPIOC_AFRH.B6;
    sbit  AFRH93_GPIOC_AFRH_bit at GPIOC_AFRH.B7;
    sbit  AFRH80_GPIOC_AFRH_bit at GPIOC_AFRH.B0;
    sbit  AFRH81_GPIOC_AFRH_bit at GPIOC_AFRH.B1;
    sbit  AFRH82_GPIOC_AFRH_bit at GPIOC_AFRH.B2;
    sbit  AFRH83_GPIOC_AFRH_bit at GPIOC_AFRH.B3;

sfr unsigned long   volatile GPIOF_BASE           absolute 0x40021400;
sfr unsigned long   volatile GPIOF_MODER          absolute 0x40021400;
    sbit  MODER150_GPIOF_MODER_bit at GPIOF_MODER.B30;
    sbit  MODER151_GPIOF_MODER_bit at GPIOF_MODER.B31;
    sbit  MODER140_GPIOF_MODER_bit at GPIOF_MODER.B28;
    sbit  MODER141_GPIOF_MODER_bit at GPIOF_MODER.B29;
    sbit  MODER130_GPIOF_MODER_bit at GPIOF_MODER.B26;
    sbit  MODER131_GPIOF_MODER_bit at GPIOF_MODER.B27;
    sbit  MODER120_GPIOF_MODER_bit at GPIOF_MODER.B24;
    sbit  MODER121_GPIOF_MODER_bit at GPIOF_MODER.B25;
    sbit  MODER110_GPIOF_MODER_bit at GPIOF_MODER.B22;
    sbit  MODER111_GPIOF_MODER_bit at GPIOF_MODER.B23;
    sbit  MODER100_GPIOF_MODER_bit at GPIOF_MODER.B20;
    sbit  MODER101_GPIOF_MODER_bit at GPIOF_MODER.B21;
    sbit  MODER90_GPIOF_MODER_bit at GPIOF_MODER.B18;
    sbit  MODER91_GPIOF_MODER_bit at GPIOF_MODER.B19;
    sbit  MODER80_GPIOF_MODER_bit at GPIOF_MODER.B16;
    sbit  MODER81_GPIOF_MODER_bit at GPIOF_MODER.B17;
    sbit  MODER70_GPIOF_MODER_bit at GPIOF_MODER.B14;
    sbit  MODER71_GPIOF_MODER_bit at GPIOF_MODER.B15;
    sbit  MODER60_GPIOF_MODER_bit at GPIOF_MODER.B12;
    sbit  MODER61_GPIOF_MODER_bit at GPIOF_MODER.B13;
    sbit  MODER50_GPIOF_MODER_bit at GPIOF_MODER.B10;
    sbit  MODER51_GPIOF_MODER_bit at GPIOF_MODER.B11;
    sbit  MODER40_GPIOF_MODER_bit at GPIOF_MODER.B8;
    sbit  MODER41_GPIOF_MODER_bit at GPIOF_MODER.B9;
    sbit  MODER30_GPIOF_MODER_bit at GPIOF_MODER.B6;
    sbit  MODER31_GPIOF_MODER_bit at GPIOF_MODER.B7;
    sbit  MODER20_GPIOF_MODER_bit at GPIOF_MODER.B4;
    sbit  MODER21_GPIOF_MODER_bit at GPIOF_MODER.B5;
    sbit  MODER10_GPIOF_MODER_bit at GPIOF_MODER.B2;
    sbit  MODER11_GPIOF_MODER_bit at GPIOF_MODER.B3;
    sbit  MODER00_GPIOF_MODER_bit at GPIOF_MODER.B0;
    sbit  MODER01_GPIOF_MODER_bit at GPIOF_MODER.B1;

sfr unsigned long   volatile GPIOF_OTYPER         absolute 0x40021404;
    sbit  OT15_GPIOF_OTYPER_bit at GPIOF_OTYPER.B15;
    sbit  OT14_GPIOF_OTYPER_bit at GPIOF_OTYPER.B14;
    sbit  OT13_GPIOF_OTYPER_bit at GPIOF_OTYPER.B13;
    sbit  OT12_GPIOF_OTYPER_bit at GPIOF_OTYPER.B12;
    sbit  OT11_GPIOF_OTYPER_bit at GPIOF_OTYPER.B11;
    sbit  OT10_GPIOF_OTYPER_bit at GPIOF_OTYPER.B10;
    sbit  OT9_GPIOF_OTYPER_bit at GPIOF_OTYPER.B9;
    sbit  OT8_GPIOF_OTYPER_bit at GPIOF_OTYPER.B8;
    sbit  OT7_GPIOF_OTYPER_bit at GPIOF_OTYPER.B7;
    sbit  OT6_GPIOF_OTYPER_bit at GPIOF_OTYPER.B6;
    sbit  OT5_GPIOF_OTYPER_bit at GPIOF_OTYPER.B5;
    sbit  OT4_GPIOF_OTYPER_bit at GPIOF_OTYPER.B4;
    sbit  OT3_GPIOF_OTYPER_bit at GPIOF_OTYPER.B3;
    sbit  OT2_GPIOF_OTYPER_bit at GPIOF_OTYPER.B2;
    sbit  OT1_GPIOF_OTYPER_bit at GPIOF_OTYPER.B1;
    sbit  OT0_GPIOF_OTYPER_bit at GPIOF_OTYPER.B0;

sfr unsigned long   volatile GPIOF_OSPEEDR        absolute 0x40021408;
    sbit  OSPEEDR150_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOF_OSPEEDR_bit at GPIOF_OSPEEDR.B1;

sfr unsigned long   volatile GPIOF_PUPDR          absolute 0x4002140C;
    sbit  PUPDR150_GPIOF_PUPDR_bit at GPIOF_PUPDR.B30;
    sbit  PUPDR151_GPIOF_PUPDR_bit at GPIOF_PUPDR.B31;
    sbit  PUPDR140_GPIOF_PUPDR_bit at GPIOF_PUPDR.B28;
    sbit  PUPDR141_GPIOF_PUPDR_bit at GPIOF_PUPDR.B29;
    sbit  PUPDR130_GPIOF_PUPDR_bit at GPIOF_PUPDR.B26;
    sbit  PUPDR131_GPIOF_PUPDR_bit at GPIOF_PUPDR.B27;
    sbit  PUPDR120_GPIOF_PUPDR_bit at GPIOF_PUPDR.B24;
    sbit  PUPDR121_GPIOF_PUPDR_bit at GPIOF_PUPDR.B25;
    sbit  PUPDR110_GPIOF_PUPDR_bit at GPIOF_PUPDR.B22;
    sbit  PUPDR111_GPIOF_PUPDR_bit at GPIOF_PUPDR.B23;
    sbit  PUPDR100_GPIOF_PUPDR_bit at GPIOF_PUPDR.B20;
    sbit  PUPDR101_GPIOF_PUPDR_bit at GPIOF_PUPDR.B21;
    sbit  PUPDR90_GPIOF_PUPDR_bit at GPIOF_PUPDR.B18;
    sbit  PUPDR91_GPIOF_PUPDR_bit at GPIOF_PUPDR.B19;
    sbit  PUPDR80_GPIOF_PUPDR_bit at GPIOF_PUPDR.B16;
    sbit  PUPDR81_GPIOF_PUPDR_bit at GPIOF_PUPDR.B17;
    sbit  PUPDR70_GPIOF_PUPDR_bit at GPIOF_PUPDR.B14;
    sbit  PUPDR71_GPIOF_PUPDR_bit at GPIOF_PUPDR.B15;
    sbit  PUPDR60_GPIOF_PUPDR_bit at GPIOF_PUPDR.B12;
    sbit  PUPDR61_GPIOF_PUPDR_bit at GPIOF_PUPDR.B13;
    sbit  PUPDR50_GPIOF_PUPDR_bit at GPIOF_PUPDR.B10;
    sbit  PUPDR51_GPIOF_PUPDR_bit at GPIOF_PUPDR.B11;
    sbit  PUPDR40_GPIOF_PUPDR_bit at GPIOF_PUPDR.B8;
    sbit  PUPDR41_GPIOF_PUPDR_bit at GPIOF_PUPDR.B9;
    sbit  PUPDR30_GPIOF_PUPDR_bit at GPIOF_PUPDR.B6;
    sbit  PUPDR31_GPIOF_PUPDR_bit at GPIOF_PUPDR.B7;
    sbit  PUPDR20_GPIOF_PUPDR_bit at GPIOF_PUPDR.B4;
    sbit  PUPDR21_GPIOF_PUPDR_bit at GPIOF_PUPDR.B5;
    sbit  PUPDR10_GPIOF_PUPDR_bit at GPIOF_PUPDR.B2;
    sbit  PUPDR11_GPIOF_PUPDR_bit at GPIOF_PUPDR.B3;
    sbit  PUPDR00_GPIOF_PUPDR_bit at GPIOF_PUPDR.B0;
    sbit  PUPDR01_GPIOF_PUPDR_bit at GPIOF_PUPDR.B1;

sfr unsigned long   volatile GPIOF_IDR            absolute 0x40021410;
    sbit  IDR15_GPIOF_IDR_bit at GPIOF_IDR.B15;
    sbit  IDR14_GPIOF_IDR_bit at GPIOF_IDR.B14;
    sbit  IDR13_GPIOF_IDR_bit at GPIOF_IDR.B13;
    sbit  IDR12_GPIOF_IDR_bit at GPIOF_IDR.B12;
    sbit  IDR11_GPIOF_IDR_bit at GPIOF_IDR.B11;
    sbit  IDR10_GPIOF_IDR_bit at GPIOF_IDR.B10;
    sbit  IDR9_GPIOF_IDR_bit at GPIOF_IDR.B9;
    sbit  IDR8_GPIOF_IDR_bit at GPIOF_IDR.B8;
    sbit  IDR7_GPIOF_IDR_bit at GPIOF_IDR.B7;
    sbit  IDR6_GPIOF_IDR_bit at GPIOF_IDR.B6;
    sbit  IDR5_GPIOF_IDR_bit at GPIOF_IDR.B5;
    sbit  IDR4_GPIOF_IDR_bit at GPIOF_IDR.B4;
    sbit  IDR3_GPIOF_IDR_bit at GPIOF_IDR.B3;
    sbit  IDR2_GPIOF_IDR_bit at GPIOF_IDR.B2;
    sbit  IDR1_GPIOF_IDR_bit at GPIOF_IDR.B1;
    sbit  IDR0_GPIOF_IDR_bit at GPIOF_IDR.B0;

sfr unsigned long   volatile GPIOF_ODR            absolute 0x40021414;
    sbit  ODR15_GPIOF_ODR_bit at GPIOF_ODR.B15;
    sbit  ODR14_GPIOF_ODR_bit at GPIOF_ODR.B14;
    sbit  ODR13_GPIOF_ODR_bit at GPIOF_ODR.B13;
    sbit  ODR12_GPIOF_ODR_bit at GPIOF_ODR.B12;
    sbit  ODR11_GPIOF_ODR_bit at GPIOF_ODR.B11;
    sbit  ODR10_GPIOF_ODR_bit at GPIOF_ODR.B10;
    sbit  ODR9_GPIOF_ODR_bit at GPIOF_ODR.B9;
    sbit  ODR8_GPIOF_ODR_bit at GPIOF_ODR.B8;
    sbit  ODR7_GPIOF_ODR_bit at GPIOF_ODR.B7;
    sbit  ODR6_GPIOF_ODR_bit at GPIOF_ODR.B6;
    sbit  ODR5_GPIOF_ODR_bit at GPIOF_ODR.B5;
    sbit  ODR4_GPIOF_ODR_bit at GPIOF_ODR.B4;
    sbit  ODR3_GPIOF_ODR_bit at GPIOF_ODR.B3;
    sbit  ODR2_GPIOF_ODR_bit at GPIOF_ODR.B2;
    sbit  ODR1_GPIOF_ODR_bit at GPIOF_ODR.B1;
    sbit  ODR0_GPIOF_ODR_bit at GPIOF_ODR.B0;

sfr unsigned long   volatile GPIOF_BSRR           absolute 0x40021418;
    sbit  BR15_GPIOF_BSRR_bit at GPIOF_BSRR.B31;
    sbit  BR14_GPIOF_BSRR_bit at GPIOF_BSRR.B30;
    sbit  BR13_GPIOF_BSRR_bit at GPIOF_BSRR.B29;
    sbit  BR12_GPIOF_BSRR_bit at GPIOF_BSRR.B28;
    sbit  BR11_GPIOF_BSRR_bit at GPIOF_BSRR.B27;
    sbit  BR10_GPIOF_BSRR_bit at GPIOF_BSRR.B26;
    sbit  BR9_GPIOF_BSRR_bit at GPIOF_BSRR.B25;
    sbit  BR8_GPIOF_BSRR_bit at GPIOF_BSRR.B24;
    sbit  BR7_GPIOF_BSRR_bit at GPIOF_BSRR.B23;
    sbit  BR6_GPIOF_BSRR_bit at GPIOF_BSRR.B22;
    sbit  BR5_GPIOF_BSRR_bit at GPIOF_BSRR.B21;
    sbit  BR4_GPIOF_BSRR_bit at GPIOF_BSRR.B20;
    sbit  BR3_GPIOF_BSRR_bit at GPIOF_BSRR.B19;
    sbit  BR2_GPIOF_BSRR_bit at GPIOF_BSRR.B18;
    sbit  BR1_GPIOF_BSRR_bit at GPIOF_BSRR.B17;
    sbit  BR0_GPIOF_BSRR_bit at GPIOF_BSRR.B16;
    sbit  BS15_GPIOF_BSRR_bit at GPIOF_BSRR.B15;
    sbit  BS14_GPIOF_BSRR_bit at GPIOF_BSRR.B14;
    sbit  BS13_GPIOF_BSRR_bit at GPIOF_BSRR.B13;
    sbit  BS12_GPIOF_BSRR_bit at GPIOF_BSRR.B12;
    sbit  BS11_GPIOF_BSRR_bit at GPIOF_BSRR.B11;
    sbit  BS10_GPIOF_BSRR_bit at GPIOF_BSRR.B10;
    sbit  BS9_GPIOF_BSRR_bit at GPIOF_BSRR.B9;
    sbit  BS8_GPIOF_BSRR_bit at GPIOF_BSRR.B8;
    sbit  BS7_GPIOF_BSRR_bit at GPIOF_BSRR.B7;
    sbit  BS6_GPIOF_BSRR_bit at GPIOF_BSRR.B6;
    sbit  BS5_GPIOF_BSRR_bit at GPIOF_BSRR.B5;
    sbit  BS4_GPIOF_BSRR_bit at GPIOF_BSRR.B4;
    sbit  BS3_GPIOF_BSRR_bit at GPIOF_BSRR.B3;
    sbit  BS2_GPIOF_BSRR_bit at GPIOF_BSRR.B2;
    sbit  BS1_GPIOF_BSRR_bit at GPIOF_BSRR.B1;
    sbit  BS0_GPIOF_BSRR_bit at GPIOF_BSRR.B0;

sfr unsigned long   volatile GPIOF_LCKR           absolute 0x4002141C;
    sbit  LCKK_GPIOF_LCKR_bit at GPIOF_LCKR.B16;
    sbit  LCK15_GPIOF_LCKR_bit at GPIOF_LCKR.B15;
    sbit  LCK14_GPIOF_LCKR_bit at GPIOF_LCKR.B14;
    sbit  LCK13_GPIOF_LCKR_bit at GPIOF_LCKR.B13;
    sbit  LCK12_GPIOF_LCKR_bit at GPIOF_LCKR.B12;
    sbit  LCK11_GPIOF_LCKR_bit at GPIOF_LCKR.B11;
    sbit  LCK10_GPIOF_LCKR_bit at GPIOF_LCKR.B10;
    sbit  LCK9_GPIOF_LCKR_bit at GPIOF_LCKR.B9;
    sbit  LCK8_GPIOF_LCKR_bit at GPIOF_LCKR.B8;
    sbit  LCK7_GPIOF_LCKR_bit at GPIOF_LCKR.B7;
    sbit  LCK6_GPIOF_LCKR_bit at GPIOF_LCKR.B6;
    sbit  LCK5_GPIOF_LCKR_bit at GPIOF_LCKR.B5;
    sbit  LCK4_GPIOF_LCKR_bit at GPIOF_LCKR.B4;
    sbit  LCK3_GPIOF_LCKR_bit at GPIOF_LCKR.B3;
    sbit  LCK2_GPIOF_LCKR_bit at GPIOF_LCKR.B2;
    sbit  LCK1_GPIOF_LCKR_bit at GPIOF_LCKR.B1;
    sbit  LCK0_GPIOF_LCKR_bit at GPIOF_LCKR.B0;

sfr unsigned long   volatile GPIOF_AFRL           absolute 0x40021420;
    sbit  AFRL70_GPIOF_AFRL_bit at GPIOF_AFRL.B28;
    sbit  AFRL71_GPIOF_AFRL_bit at GPIOF_AFRL.B29;
    sbit  AFRL72_GPIOF_AFRL_bit at GPIOF_AFRL.B30;
    sbit  AFRL73_GPIOF_AFRL_bit at GPIOF_AFRL.B31;
    sbit  AFRL60_GPIOF_AFRL_bit at GPIOF_AFRL.B24;
    sbit  AFRL61_GPIOF_AFRL_bit at GPIOF_AFRL.B25;
    sbit  AFRL62_GPIOF_AFRL_bit at GPIOF_AFRL.B26;
    sbit  AFRL63_GPIOF_AFRL_bit at GPIOF_AFRL.B27;
    sbit  AFRL50_GPIOF_AFRL_bit at GPIOF_AFRL.B20;
    sbit  AFRL51_GPIOF_AFRL_bit at GPIOF_AFRL.B21;
    sbit  AFRL52_GPIOF_AFRL_bit at GPIOF_AFRL.B22;
    sbit  AFRL53_GPIOF_AFRL_bit at GPIOF_AFRL.B23;
    sbit  AFRL40_GPIOF_AFRL_bit at GPIOF_AFRL.B16;
    sbit  AFRL41_GPIOF_AFRL_bit at GPIOF_AFRL.B17;
    sbit  AFRL42_GPIOF_AFRL_bit at GPIOF_AFRL.B18;
    sbit  AFRL43_GPIOF_AFRL_bit at GPIOF_AFRL.B19;
    sbit  AFRL30_GPIOF_AFRL_bit at GPIOF_AFRL.B12;
    sbit  AFRL31_GPIOF_AFRL_bit at GPIOF_AFRL.B13;
    sbit  AFRL32_GPIOF_AFRL_bit at GPIOF_AFRL.B14;
    sbit  AFRL33_GPIOF_AFRL_bit at GPIOF_AFRL.B15;
    sbit  AFRL20_GPIOF_AFRL_bit at GPIOF_AFRL.B8;
    sbit  AFRL21_GPIOF_AFRL_bit at GPIOF_AFRL.B9;
    sbit  AFRL22_GPIOF_AFRL_bit at GPIOF_AFRL.B10;
    sbit  AFRL23_GPIOF_AFRL_bit at GPIOF_AFRL.B11;
    sbit  AFRL10_GPIOF_AFRL_bit at GPIOF_AFRL.B4;
    sbit  AFRL11_GPIOF_AFRL_bit at GPIOF_AFRL.B5;
    sbit  AFRL12_GPIOF_AFRL_bit at GPIOF_AFRL.B6;
    sbit  AFRL13_GPIOF_AFRL_bit at GPIOF_AFRL.B7;
    sbit  AFRL00_GPIOF_AFRL_bit at GPIOF_AFRL.B0;
    sbit  AFRL01_GPIOF_AFRL_bit at GPIOF_AFRL.B1;
    sbit  AFRL02_GPIOF_AFRL_bit at GPIOF_AFRL.B2;
    sbit  AFRL03_GPIOF_AFRL_bit at GPIOF_AFRL.B3;

sfr unsigned long   volatile GPIOF_AFRH           absolute 0x40021424;
    sbit  AFRH150_GPIOF_AFRH_bit at GPIOF_AFRH.B28;
    sbit  AFRH151_GPIOF_AFRH_bit at GPIOF_AFRH.B29;
    sbit  AFRH152_GPIOF_AFRH_bit at GPIOF_AFRH.B30;
    sbit  AFRH153_GPIOF_AFRH_bit at GPIOF_AFRH.B31;
    sbit  AFRH140_GPIOF_AFRH_bit at GPIOF_AFRH.B24;
    sbit  AFRH141_GPIOF_AFRH_bit at GPIOF_AFRH.B25;
    sbit  AFRH142_GPIOF_AFRH_bit at GPIOF_AFRH.B26;
    sbit  AFRH143_GPIOF_AFRH_bit at GPIOF_AFRH.B27;
    sbit  AFRH130_GPIOF_AFRH_bit at GPIOF_AFRH.B20;
    sbit  AFRH131_GPIOF_AFRH_bit at GPIOF_AFRH.B21;
    sbit  AFRH132_GPIOF_AFRH_bit at GPIOF_AFRH.B22;
    sbit  AFRH133_GPIOF_AFRH_bit at GPIOF_AFRH.B23;
    sbit  AFRH120_GPIOF_AFRH_bit at GPIOF_AFRH.B16;
    sbit  AFRH121_GPIOF_AFRH_bit at GPIOF_AFRH.B17;
    sbit  AFRH122_GPIOF_AFRH_bit at GPIOF_AFRH.B18;
    sbit  AFRH123_GPIOF_AFRH_bit at GPIOF_AFRH.B19;
    sbit  AFRH110_GPIOF_AFRH_bit at GPIOF_AFRH.B12;
    sbit  AFRH111_GPIOF_AFRH_bit at GPIOF_AFRH.B13;
    sbit  AFRH112_GPIOF_AFRH_bit at GPIOF_AFRH.B14;
    sbit  AFRH113_GPIOF_AFRH_bit at GPIOF_AFRH.B15;
    sbit  AFRH100_GPIOF_AFRH_bit at GPIOF_AFRH.B8;
    sbit  AFRH101_GPIOF_AFRH_bit at GPIOF_AFRH.B9;
    sbit  AFRH102_GPIOF_AFRH_bit at GPIOF_AFRH.B10;
    sbit  AFRH103_GPIOF_AFRH_bit at GPIOF_AFRH.B11;
    sbit  AFRH90_GPIOF_AFRH_bit at GPIOF_AFRH.B4;
    sbit  AFRH91_GPIOF_AFRH_bit at GPIOF_AFRH.B5;
    sbit  AFRH92_GPIOF_AFRH_bit at GPIOF_AFRH.B6;
    sbit  AFRH93_GPIOF_AFRH_bit at GPIOF_AFRH.B7;
    sbit  AFRH80_GPIOF_AFRH_bit at GPIOF_AFRH.B0;
    sbit  AFRH81_GPIOF_AFRH_bit at GPIOF_AFRH.B1;
    sbit  AFRH82_GPIOF_AFRH_bit at GPIOF_AFRH.B2;
    sbit  AFRH83_GPIOF_AFRH_bit at GPIOF_AFRH.B3;

sfr unsigned long   volatile GPIOG_BASE           absolute 0x40021800;
sfr unsigned long   volatile GPIOG_MODER          absolute 0x40021800;
    sbit  MODER150_GPIOG_MODER_bit at GPIOG_MODER.B30;
    sbit  MODER151_GPIOG_MODER_bit at GPIOG_MODER.B31;
    sbit  MODER140_GPIOG_MODER_bit at GPIOG_MODER.B28;
    sbit  MODER141_GPIOG_MODER_bit at GPIOG_MODER.B29;
    sbit  MODER130_GPIOG_MODER_bit at GPIOG_MODER.B26;
    sbit  MODER131_GPIOG_MODER_bit at GPIOG_MODER.B27;
    sbit  MODER120_GPIOG_MODER_bit at GPIOG_MODER.B24;
    sbit  MODER121_GPIOG_MODER_bit at GPIOG_MODER.B25;
    sbit  MODER110_GPIOG_MODER_bit at GPIOG_MODER.B22;
    sbit  MODER111_GPIOG_MODER_bit at GPIOG_MODER.B23;
    sbit  MODER100_GPIOG_MODER_bit at GPIOG_MODER.B20;
    sbit  MODER101_GPIOG_MODER_bit at GPIOG_MODER.B21;
    sbit  MODER90_GPIOG_MODER_bit at GPIOG_MODER.B18;
    sbit  MODER91_GPIOG_MODER_bit at GPIOG_MODER.B19;
    sbit  MODER80_GPIOG_MODER_bit at GPIOG_MODER.B16;
    sbit  MODER81_GPIOG_MODER_bit at GPIOG_MODER.B17;
    sbit  MODER70_GPIOG_MODER_bit at GPIOG_MODER.B14;
    sbit  MODER71_GPIOG_MODER_bit at GPIOG_MODER.B15;
    sbit  MODER60_GPIOG_MODER_bit at GPIOG_MODER.B12;
    sbit  MODER61_GPIOG_MODER_bit at GPIOG_MODER.B13;
    sbit  MODER50_GPIOG_MODER_bit at GPIOG_MODER.B10;
    sbit  MODER51_GPIOG_MODER_bit at GPIOG_MODER.B11;
    sbit  MODER40_GPIOG_MODER_bit at GPIOG_MODER.B8;
    sbit  MODER41_GPIOG_MODER_bit at GPIOG_MODER.B9;
    sbit  MODER30_GPIOG_MODER_bit at GPIOG_MODER.B6;
    sbit  MODER31_GPIOG_MODER_bit at GPIOG_MODER.B7;
    sbit  MODER20_GPIOG_MODER_bit at GPIOG_MODER.B4;
    sbit  MODER21_GPIOG_MODER_bit at GPIOG_MODER.B5;
    sbit  MODER10_GPIOG_MODER_bit at GPIOG_MODER.B2;
    sbit  MODER11_GPIOG_MODER_bit at GPIOG_MODER.B3;
    sbit  MODER00_GPIOG_MODER_bit at GPIOG_MODER.B0;
    sbit  MODER01_GPIOG_MODER_bit at GPIOG_MODER.B1;

sfr unsigned long   volatile GPIOG_OTYPER         absolute 0x40021804;
    sbit  OT15_GPIOG_OTYPER_bit at GPIOG_OTYPER.B15;
    sbit  OT14_GPIOG_OTYPER_bit at GPIOG_OTYPER.B14;
    sbit  OT13_GPIOG_OTYPER_bit at GPIOG_OTYPER.B13;
    sbit  OT12_GPIOG_OTYPER_bit at GPIOG_OTYPER.B12;
    sbit  OT11_GPIOG_OTYPER_bit at GPIOG_OTYPER.B11;
    sbit  OT10_GPIOG_OTYPER_bit at GPIOG_OTYPER.B10;
    sbit  OT9_GPIOG_OTYPER_bit at GPIOG_OTYPER.B9;
    sbit  OT8_GPIOG_OTYPER_bit at GPIOG_OTYPER.B8;
    sbit  OT7_GPIOG_OTYPER_bit at GPIOG_OTYPER.B7;
    sbit  OT6_GPIOG_OTYPER_bit at GPIOG_OTYPER.B6;
    sbit  OT5_GPIOG_OTYPER_bit at GPIOG_OTYPER.B5;
    sbit  OT4_GPIOG_OTYPER_bit at GPIOG_OTYPER.B4;
    sbit  OT3_GPIOG_OTYPER_bit at GPIOG_OTYPER.B3;
    sbit  OT2_GPIOG_OTYPER_bit at GPIOG_OTYPER.B2;
    sbit  OT1_GPIOG_OTYPER_bit at GPIOG_OTYPER.B1;
    sbit  OT0_GPIOG_OTYPER_bit at GPIOG_OTYPER.B0;

sfr unsigned long   volatile GPIOG_OSPEEDR        absolute 0x40021808;
    sbit  OSPEEDR150_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOG_OSPEEDR_bit at GPIOG_OSPEEDR.B1;

sfr unsigned long   volatile GPIOG_PUPDR          absolute 0x4002180C;
    sbit  PUPDR150_GPIOG_PUPDR_bit at GPIOG_PUPDR.B30;
    sbit  PUPDR151_GPIOG_PUPDR_bit at GPIOG_PUPDR.B31;
    sbit  PUPDR140_GPIOG_PUPDR_bit at GPIOG_PUPDR.B28;
    sbit  PUPDR141_GPIOG_PUPDR_bit at GPIOG_PUPDR.B29;
    sbit  PUPDR130_GPIOG_PUPDR_bit at GPIOG_PUPDR.B26;
    sbit  PUPDR131_GPIOG_PUPDR_bit at GPIOG_PUPDR.B27;
    sbit  PUPDR120_GPIOG_PUPDR_bit at GPIOG_PUPDR.B24;
    sbit  PUPDR121_GPIOG_PUPDR_bit at GPIOG_PUPDR.B25;
    sbit  PUPDR110_GPIOG_PUPDR_bit at GPIOG_PUPDR.B22;
    sbit  PUPDR111_GPIOG_PUPDR_bit at GPIOG_PUPDR.B23;
    sbit  PUPDR100_GPIOG_PUPDR_bit at GPIOG_PUPDR.B20;
    sbit  PUPDR101_GPIOG_PUPDR_bit at GPIOG_PUPDR.B21;
    sbit  PUPDR90_GPIOG_PUPDR_bit at GPIOG_PUPDR.B18;
    sbit  PUPDR91_GPIOG_PUPDR_bit at GPIOG_PUPDR.B19;
    sbit  PUPDR80_GPIOG_PUPDR_bit at GPIOG_PUPDR.B16;
    sbit  PUPDR81_GPIOG_PUPDR_bit at GPIOG_PUPDR.B17;
    sbit  PUPDR70_GPIOG_PUPDR_bit at GPIOG_PUPDR.B14;
    sbit  PUPDR71_GPIOG_PUPDR_bit at GPIOG_PUPDR.B15;
    sbit  PUPDR60_GPIOG_PUPDR_bit at GPIOG_PUPDR.B12;
    sbit  PUPDR61_GPIOG_PUPDR_bit at GPIOG_PUPDR.B13;
    sbit  PUPDR50_GPIOG_PUPDR_bit at GPIOG_PUPDR.B10;
    sbit  PUPDR51_GPIOG_PUPDR_bit at GPIOG_PUPDR.B11;
    sbit  PUPDR40_GPIOG_PUPDR_bit at GPIOG_PUPDR.B8;
    sbit  PUPDR41_GPIOG_PUPDR_bit at GPIOG_PUPDR.B9;
    sbit  PUPDR30_GPIOG_PUPDR_bit at GPIOG_PUPDR.B6;
    sbit  PUPDR31_GPIOG_PUPDR_bit at GPIOG_PUPDR.B7;
    sbit  PUPDR20_GPIOG_PUPDR_bit at GPIOG_PUPDR.B4;
    sbit  PUPDR21_GPIOG_PUPDR_bit at GPIOG_PUPDR.B5;
    sbit  PUPDR10_GPIOG_PUPDR_bit at GPIOG_PUPDR.B2;
    sbit  PUPDR11_GPIOG_PUPDR_bit at GPIOG_PUPDR.B3;
    sbit  PUPDR00_GPIOG_PUPDR_bit at GPIOG_PUPDR.B0;
    sbit  PUPDR01_GPIOG_PUPDR_bit at GPIOG_PUPDR.B1;

sfr unsigned long   volatile GPIOG_IDR            absolute 0x40021810;
    sbit  IDR15_GPIOG_IDR_bit at GPIOG_IDR.B15;
    sbit  IDR14_GPIOG_IDR_bit at GPIOG_IDR.B14;
    sbit  IDR13_GPIOG_IDR_bit at GPIOG_IDR.B13;
    sbit  IDR12_GPIOG_IDR_bit at GPIOG_IDR.B12;
    sbit  IDR11_GPIOG_IDR_bit at GPIOG_IDR.B11;
    sbit  IDR10_GPIOG_IDR_bit at GPIOG_IDR.B10;
    sbit  IDR9_GPIOG_IDR_bit at GPIOG_IDR.B9;
    sbit  IDR8_GPIOG_IDR_bit at GPIOG_IDR.B8;
    sbit  IDR7_GPIOG_IDR_bit at GPIOG_IDR.B7;
    sbit  IDR6_GPIOG_IDR_bit at GPIOG_IDR.B6;
    sbit  IDR5_GPIOG_IDR_bit at GPIOG_IDR.B5;
    sbit  IDR4_GPIOG_IDR_bit at GPIOG_IDR.B4;
    sbit  IDR3_GPIOG_IDR_bit at GPIOG_IDR.B3;
    sbit  IDR2_GPIOG_IDR_bit at GPIOG_IDR.B2;
    sbit  IDR1_GPIOG_IDR_bit at GPIOG_IDR.B1;
    sbit  IDR0_GPIOG_IDR_bit at GPIOG_IDR.B0;

sfr unsigned long   volatile GPIOG_ODR            absolute 0x40021814;
    sbit  ODR15_GPIOG_ODR_bit at GPIOG_ODR.B15;
    sbit  ODR14_GPIOG_ODR_bit at GPIOG_ODR.B14;
    sbit  ODR13_GPIOG_ODR_bit at GPIOG_ODR.B13;
    sbit  ODR12_GPIOG_ODR_bit at GPIOG_ODR.B12;
    sbit  ODR11_GPIOG_ODR_bit at GPIOG_ODR.B11;
    sbit  ODR10_GPIOG_ODR_bit at GPIOG_ODR.B10;
    sbit  ODR9_GPIOG_ODR_bit at GPIOG_ODR.B9;
    sbit  ODR8_GPIOG_ODR_bit at GPIOG_ODR.B8;
    sbit  ODR7_GPIOG_ODR_bit at GPIOG_ODR.B7;
    sbit  ODR6_GPIOG_ODR_bit at GPIOG_ODR.B6;
    sbit  ODR5_GPIOG_ODR_bit at GPIOG_ODR.B5;
    sbit  ODR4_GPIOG_ODR_bit at GPIOG_ODR.B4;
    sbit  ODR3_GPIOG_ODR_bit at GPIOG_ODR.B3;
    sbit  ODR2_GPIOG_ODR_bit at GPIOG_ODR.B2;
    sbit  ODR1_GPIOG_ODR_bit at GPIOG_ODR.B1;
    sbit  ODR0_GPIOG_ODR_bit at GPIOG_ODR.B0;

sfr unsigned long   volatile GPIOG_BSRR           absolute 0x40021818;
    sbit  BR15_GPIOG_BSRR_bit at GPIOG_BSRR.B31;
    sbit  BR14_GPIOG_BSRR_bit at GPIOG_BSRR.B30;
    sbit  BR13_GPIOG_BSRR_bit at GPIOG_BSRR.B29;
    sbit  BR12_GPIOG_BSRR_bit at GPIOG_BSRR.B28;
    sbit  BR11_GPIOG_BSRR_bit at GPIOG_BSRR.B27;
    sbit  BR10_GPIOG_BSRR_bit at GPIOG_BSRR.B26;
    sbit  BR9_GPIOG_BSRR_bit at GPIOG_BSRR.B25;
    sbit  BR8_GPIOG_BSRR_bit at GPIOG_BSRR.B24;
    sbit  BR7_GPIOG_BSRR_bit at GPIOG_BSRR.B23;
    sbit  BR6_GPIOG_BSRR_bit at GPIOG_BSRR.B22;
    sbit  BR5_GPIOG_BSRR_bit at GPIOG_BSRR.B21;
    sbit  BR4_GPIOG_BSRR_bit at GPIOG_BSRR.B20;
    sbit  BR3_GPIOG_BSRR_bit at GPIOG_BSRR.B19;
    sbit  BR2_GPIOG_BSRR_bit at GPIOG_BSRR.B18;
    sbit  BR1_GPIOG_BSRR_bit at GPIOG_BSRR.B17;
    sbit  BR0_GPIOG_BSRR_bit at GPIOG_BSRR.B16;
    sbit  BS15_GPIOG_BSRR_bit at GPIOG_BSRR.B15;
    sbit  BS14_GPIOG_BSRR_bit at GPIOG_BSRR.B14;
    sbit  BS13_GPIOG_BSRR_bit at GPIOG_BSRR.B13;
    sbit  BS12_GPIOG_BSRR_bit at GPIOG_BSRR.B12;
    sbit  BS11_GPIOG_BSRR_bit at GPIOG_BSRR.B11;
    sbit  BS10_GPIOG_BSRR_bit at GPIOG_BSRR.B10;
    sbit  BS9_GPIOG_BSRR_bit at GPIOG_BSRR.B9;
    sbit  BS8_GPIOG_BSRR_bit at GPIOG_BSRR.B8;
    sbit  BS7_GPIOG_BSRR_bit at GPIOG_BSRR.B7;
    sbit  BS6_GPIOG_BSRR_bit at GPIOG_BSRR.B6;
    sbit  BS5_GPIOG_BSRR_bit at GPIOG_BSRR.B5;
    sbit  BS4_GPIOG_BSRR_bit at GPIOG_BSRR.B4;
    sbit  BS3_GPIOG_BSRR_bit at GPIOG_BSRR.B3;
    sbit  BS2_GPIOG_BSRR_bit at GPIOG_BSRR.B2;
    sbit  BS1_GPIOG_BSRR_bit at GPIOG_BSRR.B1;
    sbit  BS0_GPIOG_BSRR_bit at GPIOG_BSRR.B0;

sfr unsigned long   volatile GPIOG_LCKR           absolute 0x4002181C;
    sbit  LCKK_GPIOG_LCKR_bit at GPIOG_LCKR.B16;
    sbit  LCK15_GPIOG_LCKR_bit at GPIOG_LCKR.B15;
    sbit  LCK14_GPIOG_LCKR_bit at GPIOG_LCKR.B14;
    sbit  LCK13_GPIOG_LCKR_bit at GPIOG_LCKR.B13;
    sbit  LCK12_GPIOG_LCKR_bit at GPIOG_LCKR.B12;
    sbit  LCK11_GPIOG_LCKR_bit at GPIOG_LCKR.B11;
    sbit  LCK10_GPIOG_LCKR_bit at GPIOG_LCKR.B10;
    sbit  LCK9_GPIOG_LCKR_bit at GPIOG_LCKR.B9;
    sbit  LCK8_GPIOG_LCKR_bit at GPIOG_LCKR.B8;
    sbit  LCK7_GPIOG_LCKR_bit at GPIOG_LCKR.B7;
    sbit  LCK6_GPIOG_LCKR_bit at GPIOG_LCKR.B6;
    sbit  LCK5_GPIOG_LCKR_bit at GPIOG_LCKR.B5;
    sbit  LCK4_GPIOG_LCKR_bit at GPIOG_LCKR.B4;
    sbit  LCK3_GPIOG_LCKR_bit at GPIOG_LCKR.B3;
    sbit  LCK2_GPIOG_LCKR_bit at GPIOG_LCKR.B2;
    sbit  LCK1_GPIOG_LCKR_bit at GPIOG_LCKR.B1;
    sbit  LCK0_GPIOG_LCKR_bit at GPIOG_LCKR.B0;

sfr unsigned long   volatile GPIOG_AFRL           absolute 0x40021820;
    sbit  AFRL70_GPIOG_AFRL_bit at GPIOG_AFRL.B28;
    sbit  AFRL71_GPIOG_AFRL_bit at GPIOG_AFRL.B29;
    sbit  AFRL72_GPIOG_AFRL_bit at GPIOG_AFRL.B30;
    sbit  AFRL73_GPIOG_AFRL_bit at GPIOG_AFRL.B31;
    sbit  AFRL60_GPIOG_AFRL_bit at GPIOG_AFRL.B24;
    sbit  AFRL61_GPIOG_AFRL_bit at GPIOG_AFRL.B25;
    sbit  AFRL62_GPIOG_AFRL_bit at GPIOG_AFRL.B26;
    sbit  AFRL63_GPIOG_AFRL_bit at GPIOG_AFRL.B27;
    sbit  AFRL50_GPIOG_AFRL_bit at GPIOG_AFRL.B20;
    sbit  AFRL51_GPIOG_AFRL_bit at GPIOG_AFRL.B21;
    sbit  AFRL52_GPIOG_AFRL_bit at GPIOG_AFRL.B22;
    sbit  AFRL53_GPIOG_AFRL_bit at GPIOG_AFRL.B23;
    sbit  AFRL40_GPIOG_AFRL_bit at GPIOG_AFRL.B16;
    sbit  AFRL41_GPIOG_AFRL_bit at GPIOG_AFRL.B17;
    sbit  AFRL42_GPIOG_AFRL_bit at GPIOG_AFRL.B18;
    sbit  AFRL43_GPIOG_AFRL_bit at GPIOG_AFRL.B19;
    sbit  AFRL30_GPIOG_AFRL_bit at GPIOG_AFRL.B12;
    sbit  AFRL31_GPIOG_AFRL_bit at GPIOG_AFRL.B13;
    sbit  AFRL32_GPIOG_AFRL_bit at GPIOG_AFRL.B14;
    sbit  AFRL33_GPIOG_AFRL_bit at GPIOG_AFRL.B15;
    sbit  AFRL20_GPIOG_AFRL_bit at GPIOG_AFRL.B8;
    sbit  AFRL21_GPIOG_AFRL_bit at GPIOG_AFRL.B9;
    sbit  AFRL22_GPIOG_AFRL_bit at GPIOG_AFRL.B10;
    sbit  AFRL23_GPIOG_AFRL_bit at GPIOG_AFRL.B11;
    sbit  AFRL10_GPIOG_AFRL_bit at GPIOG_AFRL.B4;
    sbit  AFRL11_GPIOG_AFRL_bit at GPIOG_AFRL.B5;
    sbit  AFRL12_GPIOG_AFRL_bit at GPIOG_AFRL.B6;
    sbit  AFRL13_GPIOG_AFRL_bit at GPIOG_AFRL.B7;
    sbit  AFRL00_GPIOG_AFRL_bit at GPIOG_AFRL.B0;
    sbit  AFRL01_GPIOG_AFRL_bit at GPIOG_AFRL.B1;
    sbit  AFRL02_GPIOG_AFRL_bit at GPIOG_AFRL.B2;
    sbit  AFRL03_GPIOG_AFRL_bit at GPIOG_AFRL.B3;

sfr unsigned long   volatile GPIOG_AFRH           absolute 0x40021824;
    sbit  AFRH150_GPIOG_AFRH_bit at GPIOG_AFRH.B28;
    sbit  AFRH151_GPIOG_AFRH_bit at GPIOG_AFRH.B29;
    sbit  AFRH152_GPIOG_AFRH_bit at GPIOG_AFRH.B30;
    sbit  AFRH153_GPIOG_AFRH_bit at GPIOG_AFRH.B31;
    sbit  AFRH140_GPIOG_AFRH_bit at GPIOG_AFRH.B24;
    sbit  AFRH141_GPIOG_AFRH_bit at GPIOG_AFRH.B25;
    sbit  AFRH142_GPIOG_AFRH_bit at GPIOG_AFRH.B26;
    sbit  AFRH143_GPIOG_AFRH_bit at GPIOG_AFRH.B27;
    sbit  AFRH130_GPIOG_AFRH_bit at GPIOG_AFRH.B20;
    sbit  AFRH131_GPIOG_AFRH_bit at GPIOG_AFRH.B21;
    sbit  AFRH132_GPIOG_AFRH_bit at GPIOG_AFRH.B22;
    sbit  AFRH133_GPIOG_AFRH_bit at GPIOG_AFRH.B23;
    sbit  AFRH120_GPIOG_AFRH_bit at GPIOG_AFRH.B16;
    sbit  AFRH121_GPIOG_AFRH_bit at GPIOG_AFRH.B17;
    sbit  AFRH122_GPIOG_AFRH_bit at GPIOG_AFRH.B18;
    sbit  AFRH123_GPIOG_AFRH_bit at GPIOG_AFRH.B19;
    sbit  AFRH110_GPIOG_AFRH_bit at GPIOG_AFRH.B12;
    sbit  AFRH111_GPIOG_AFRH_bit at GPIOG_AFRH.B13;
    sbit  AFRH112_GPIOG_AFRH_bit at GPIOG_AFRH.B14;
    sbit  AFRH113_GPIOG_AFRH_bit at GPIOG_AFRH.B15;
    sbit  AFRH100_GPIOG_AFRH_bit at GPIOG_AFRH.B8;
    sbit  AFRH101_GPIOG_AFRH_bit at GPIOG_AFRH.B9;
    sbit  AFRH102_GPIOG_AFRH_bit at GPIOG_AFRH.B10;
    sbit  AFRH103_GPIOG_AFRH_bit at GPIOG_AFRH.B11;
    sbit  AFRH90_GPIOG_AFRH_bit at GPIOG_AFRH.B4;
    sbit  AFRH91_GPIOG_AFRH_bit at GPIOG_AFRH.B5;
    sbit  AFRH92_GPIOG_AFRH_bit at GPIOG_AFRH.B6;
    sbit  AFRH93_GPIOG_AFRH_bit at GPIOG_AFRH.B7;
    sbit  AFRH80_GPIOG_AFRH_bit at GPIOG_AFRH.B0;
    sbit  AFRH81_GPIOG_AFRH_bit at GPIOG_AFRH.B1;
    sbit  AFRH82_GPIOG_AFRH_bit at GPIOG_AFRH.B2;
    sbit  AFRH83_GPIOG_AFRH_bit at GPIOG_AFRH.B3;

sfr unsigned long   volatile GPIOB_BASE           absolute 0x40020400;
sfr unsigned long   volatile GPIOB_MODER          absolute 0x40020400;
    sbit  MODER150_GPIOB_MODER_bit at GPIOB_MODER.B30;
    sbit  MODER151_GPIOB_MODER_bit at GPIOB_MODER.B31;
    sbit  MODER140_GPIOB_MODER_bit at GPIOB_MODER.B28;
    sbit  MODER141_GPIOB_MODER_bit at GPIOB_MODER.B29;
    sbit  MODER130_GPIOB_MODER_bit at GPIOB_MODER.B26;
    sbit  MODER131_GPIOB_MODER_bit at GPIOB_MODER.B27;
    sbit  MODER120_GPIOB_MODER_bit at GPIOB_MODER.B24;
    sbit  MODER121_GPIOB_MODER_bit at GPIOB_MODER.B25;
    sbit  MODER110_GPIOB_MODER_bit at GPIOB_MODER.B22;
    sbit  MODER111_GPIOB_MODER_bit at GPIOB_MODER.B23;
    sbit  MODER100_GPIOB_MODER_bit at GPIOB_MODER.B20;
    sbit  MODER101_GPIOB_MODER_bit at GPIOB_MODER.B21;
    sbit  MODER90_GPIOB_MODER_bit at GPIOB_MODER.B18;
    sbit  MODER91_GPIOB_MODER_bit at GPIOB_MODER.B19;
    sbit  MODER80_GPIOB_MODER_bit at GPIOB_MODER.B16;
    sbit  MODER81_GPIOB_MODER_bit at GPIOB_MODER.B17;
    sbit  MODER70_GPIOB_MODER_bit at GPIOB_MODER.B14;
    sbit  MODER71_GPIOB_MODER_bit at GPIOB_MODER.B15;
    sbit  MODER60_GPIOB_MODER_bit at GPIOB_MODER.B12;
    sbit  MODER61_GPIOB_MODER_bit at GPIOB_MODER.B13;
    sbit  MODER50_GPIOB_MODER_bit at GPIOB_MODER.B10;
    sbit  MODER51_GPIOB_MODER_bit at GPIOB_MODER.B11;
    sbit  MODER40_GPIOB_MODER_bit at GPIOB_MODER.B8;
    sbit  MODER41_GPIOB_MODER_bit at GPIOB_MODER.B9;
    sbit  MODER30_GPIOB_MODER_bit at GPIOB_MODER.B6;
    sbit  MODER31_GPIOB_MODER_bit at GPIOB_MODER.B7;
    sbit  MODER20_GPIOB_MODER_bit at GPIOB_MODER.B4;
    sbit  MODER21_GPIOB_MODER_bit at GPIOB_MODER.B5;
    sbit  MODER10_GPIOB_MODER_bit at GPIOB_MODER.B2;
    sbit  MODER11_GPIOB_MODER_bit at GPIOB_MODER.B3;
    sbit  MODER00_GPIOB_MODER_bit at GPIOB_MODER.B0;
    sbit  MODER01_GPIOB_MODER_bit at GPIOB_MODER.B1;

sfr unsigned long   volatile GPIOB_OTYPER         absolute 0x40020404;
    sbit  OT15_GPIOB_OTYPER_bit at GPIOB_OTYPER.B15;
    sbit  OT14_GPIOB_OTYPER_bit at GPIOB_OTYPER.B14;
    sbit  OT13_GPIOB_OTYPER_bit at GPIOB_OTYPER.B13;
    sbit  OT12_GPIOB_OTYPER_bit at GPIOB_OTYPER.B12;
    sbit  OT11_GPIOB_OTYPER_bit at GPIOB_OTYPER.B11;
    sbit  OT10_GPIOB_OTYPER_bit at GPIOB_OTYPER.B10;
    sbit  OT9_GPIOB_OTYPER_bit at GPIOB_OTYPER.B9;
    sbit  OT8_GPIOB_OTYPER_bit at GPIOB_OTYPER.B8;
    sbit  OT7_GPIOB_OTYPER_bit at GPIOB_OTYPER.B7;
    sbit  OT6_GPIOB_OTYPER_bit at GPIOB_OTYPER.B6;
    sbit  OT5_GPIOB_OTYPER_bit at GPIOB_OTYPER.B5;
    sbit  OT4_GPIOB_OTYPER_bit at GPIOB_OTYPER.B4;
    sbit  OT3_GPIOB_OTYPER_bit at GPIOB_OTYPER.B3;
    sbit  OT2_GPIOB_OTYPER_bit at GPIOB_OTYPER.B2;
    sbit  OT1_GPIOB_OTYPER_bit at GPIOB_OTYPER.B1;
    sbit  OT0_GPIOB_OTYPER_bit at GPIOB_OTYPER.B0;

sfr unsigned long   volatile GPIOB_OSPEEDR        absolute 0x40020408;
    sbit  OSPEEDR150_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOB_OSPEEDR_bit at GPIOB_OSPEEDR.B1;

sfr unsigned long   volatile GPIOB_PUPDR          absolute 0x4002040C;
    sbit  PUPDR150_GPIOB_PUPDR_bit at GPIOB_PUPDR.B30;
    sbit  PUPDR151_GPIOB_PUPDR_bit at GPIOB_PUPDR.B31;
    sbit  PUPDR140_GPIOB_PUPDR_bit at GPIOB_PUPDR.B28;
    sbit  PUPDR141_GPIOB_PUPDR_bit at GPIOB_PUPDR.B29;
    sbit  PUPDR130_GPIOB_PUPDR_bit at GPIOB_PUPDR.B26;
    sbit  PUPDR131_GPIOB_PUPDR_bit at GPIOB_PUPDR.B27;
    sbit  PUPDR120_GPIOB_PUPDR_bit at GPIOB_PUPDR.B24;
    sbit  PUPDR121_GPIOB_PUPDR_bit at GPIOB_PUPDR.B25;
    sbit  PUPDR110_GPIOB_PUPDR_bit at GPIOB_PUPDR.B22;
    sbit  PUPDR111_GPIOB_PUPDR_bit at GPIOB_PUPDR.B23;
    sbit  PUPDR100_GPIOB_PUPDR_bit at GPIOB_PUPDR.B20;
    sbit  PUPDR101_GPIOB_PUPDR_bit at GPIOB_PUPDR.B21;
    sbit  PUPDR90_GPIOB_PUPDR_bit at GPIOB_PUPDR.B18;
    sbit  PUPDR91_GPIOB_PUPDR_bit at GPIOB_PUPDR.B19;
    sbit  PUPDR80_GPIOB_PUPDR_bit at GPIOB_PUPDR.B16;
    sbit  PUPDR81_GPIOB_PUPDR_bit at GPIOB_PUPDR.B17;
    sbit  PUPDR70_GPIOB_PUPDR_bit at GPIOB_PUPDR.B14;
    sbit  PUPDR71_GPIOB_PUPDR_bit at GPIOB_PUPDR.B15;
    sbit  PUPDR60_GPIOB_PUPDR_bit at GPIOB_PUPDR.B12;
    sbit  PUPDR61_GPIOB_PUPDR_bit at GPIOB_PUPDR.B13;
    sbit  PUPDR50_GPIOB_PUPDR_bit at GPIOB_PUPDR.B10;
    sbit  PUPDR51_GPIOB_PUPDR_bit at GPIOB_PUPDR.B11;
    sbit  PUPDR40_GPIOB_PUPDR_bit at GPIOB_PUPDR.B8;
    sbit  PUPDR41_GPIOB_PUPDR_bit at GPIOB_PUPDR.B9;
    sbit  PUPDR30_GPIOB_PUPDR_bit at GPIOB_PUPDR.B6;
    sbit  PUPDR31_GPIOB_PUPDR_bit at GPIOB_PUPDR.B7;
    sbit  PUPDR20_GPIOB_PUPDR_bit at GPIOB_PUPDR.B4;
    sbit  PUPDR21_GPIOB_PUPDR_bit at GPIOB_PUPDR.B5;
    sbit  PUPDR10_GPIOB_PUPDR_bit at GPIOB_PUPDR.B2;
    sbit  PUPDR11_GPIOB_PUPDR_bit at GPIOB_PUPDR.B3;
    sbit  PUPDR00_GPIOB_PUPDR_bit at GPIOB_PUPDR.B0;
    sbit  PUPDR01_GPIOB_PUPDR_bit at GPIOB_PUPDR.B1;

sfr unsigned long   volatile GPIOB_IDR            absolute 0x40020410;
    sbit  IDR15_GPIOB_IDR_bit at GPIOB_IDR.B15;
    sbit  IDR14_GPIOB_IDR_bit at GPIOB_IDR.B14;
    sbit  IDR13_GPIOB_IDR_bit at GPIOB_IDR.B13;
    sbit  IDR12_GPIOB_IDR_bit at GPIOB_IDR.B12;
    sbit  IDR11_GPIOB_IDR_bit at GPIOB_IDR.B11;
    sbit  IDR10_GPIOB_IDR_bit at GPIOB_IDR.B10;
    sbit  IDR9_GPIOB_IDR_bit at GPIOB_IDR.B9;
    sbit  IDR8_GPIOB_IDR_bit at GPIOB_IDR.B8;
    sbit  IDR7_GPIOB_IDR_bit at GPIOB_IDR.B7;
    sbit  IDR6_GPIOB_IDR_bit at GPIOB_IDR.B6;
    sbit  IDR5_GPIOB_IDR_bit at GPIOB_IDR.B5;
    sbit  IDR4_GPIOB_IDR_bit at GPIOB_IDR.B4;
    sbit  IDR3_GPIOB_IDR_bit at GPIOB_IDR.B3;
    sbit  IDR2_GPIOB_IDR_bit at GPIOB_IDR.B2;
    sbit  IDR1_GPIOB_IDR_bit at GPIOB_IDR.B1;
    sbit  IDR0_GPIOB_IDR_bit at GPIOB_IDR.B0;

sfr unsigned long   volatile GPIOB_ODR            absolute 0x40020414;
    sbit  ODR15_GPIOB_ODR_bit at GPIOB_ODR.B15;
    sbit  ODR14_GPIOB_ODR_bit at GPIOB_ODR.B14;
    sbit  ODR13_GPIOB_ODR_bit at GPIOB_ODR.B13;
    sbit  ODR12_GPIOB_ODR_bit at GPIOB_ODR.B12;
    sbit  ODR11_GPIOB_ODR_bit at GPIOB_ODR.B11;
    sbit  ODR10_GPIOB_ODR_bit at GPIOB_ODR.B10;
    sbit  ODR9_GPIOB_ODR_bit at GPIOB_ODR.B9;
    sbit  ODR8_GPIOB_ODR_bit at GPIOB_ODR.B8;
    sbit  ODR7_GPIOB_ODR_bit at GPIOB_ODR.B7;
    sbit  ODR6_GPIOB_ODR_bit at GPIOB_ODR.B6;
    sbit  ODR5_GPIOB_ODR_bit at GPIOB_ODR.B5;
    sbit  ODR4_GPIOB_ODR_bit at GPIOB_ODR.B4;
    sbit  ODR3_GPIOB_ODR_bit at GPIOB_ODR.B3;
    sbit  ODR2_GPIOB_ODR_bit at GPIOB_ODR.B2;
    sbit  ODR1_GPIOB_ODR_bit at GPIOB_ODR.B1;
    sbit  ODR0_GPIOB_ODR_bit at GPIOB_ODR.B0;

sfr unsigned long   volatile GPIOB_BSRR           absolute 0x40020418;
    sbit  BR15_GPIOB_BSRR_bit at GPIOB_BSRR.B31;
    sbit  BR14_GPIOB_BSRR_bit at GPIOB_BSRR.B30;
    sbit  BR13_GPIOB_BSRR_bit at GPIOB_BSRR.B29;
    sbit  BR12_GPIOB_BSRR_bit at GPIOB_BSRR.B28;
    sbit  BR11_GPIOB_BSRR_bit at GPIOB_BSRR.B27;
    sbit  BR10_GPIOB_BSRR_bit at GPIOB_BSRR.B26;
    sbit  BR9_GPIOB_BSRR_bit at GPIOB_BSRR.B25;
    sbit  BR8_GPIOB_BSRR_bit at GPIOB_BSRR.B24;
    sbit  BR7_GPIOB_BSRR_bit at GPIOB_BSRR.B23;
    sbit  BR6_GPIOB_BSRR_bit at GPIOB_BSRR.B22;
    sbit  BR5_GPIOB_BSRR_bit at GPIOB_BSRR.B21;
    sbit  BR4_GPIOB_BSRR_bit at GPIOB_BSRR.B20;
    sbit  BR3_GPIOB_BSRR_bit at GPIOB_BSRR.B19;
    sbit  BR2_GPIOB_BSRR_bit at GPIOB_BSRR.B18;
    sbit  BR1_GPIOB_BSRR_bit at GPIOB_BSRR.B17;
    sbit  BR0_GPIOB_BSRR_bit at GPIOB_BSRR.B16;
    sbit  BS15_GPIOB_BSRR_bit at GPIOB_BSRR.B15;
    sbit  BS14_GPIOB_BSRR_bit at GPIOB_BSRR.B14;
    sbit  BS13_GPIOB_BSRR_bit at GPIOB_BSRR.B13;
    sbit  BS12_GPIOB_BSRR_bit at GPIOB_BSRR.B12;
    sbit  BS11_GPIOB_BSRR_bit at GPIOB_BSRR.B11;
    sbit  BS10_GPIOB_BSRR_bit at GPIOB_BSRR.B10;
    sbit  BS9_GPIOB_BSRR_bit at GPIOB_BSRR.B9;
    sbit  BS8_GPIOB_BSRR_bit at GPIOB_BSRR.B8;
    sbit  BS7_GPIOB_BSRR_bit at GPIOB_BSRR.B7;
    sbit  BS6_GPIOB_BSRR_bit at GPIOB_BSRR.B6;
    sbit  BS5_GPIOB_BSRR_bit at GPIOB_BSRR.B5;
    sbit  BS4_GPIOB_BSRR_bit at GPIOB_BSRR.B4;
    sbit  BS3_GPIOB_BSRR_bit at GPIOB_BSRR.B3;
    sbit  BS2_GPIOB_BSRR_bit at GPIOB_BSRR.B2;
    sbit  BS1_GPIOB_BSRR_bit at GPIOB_BSRR.B1;
    sbit  BS0_GPIOB_BSRR_bit at GPIOB_BSRR.B0;

sfr unsigned long   volatile GPIOB_LCKR           absolute 0x4002041C;
    sbit  LCKK_GPIOB_LCKR_bit at GPIOB_LCKR.B16;
    sbit  LCK15_GPIOB_LCKR_bit at GPIOB_LCKR.B15;
    sbit  LCK14_GPIOB_LCKR_bit at GPIOB_LCKR.B14;
    sbit  LCK13_GPIOB_LCKR_bit at GPIOB_LCKR.B13;
    sbit  LCK12_GPIOB_LCKR_bit at GPIOB_LCKR.B12;
    sbit  LCK11_GPIOB_LCKR_bit at GPIOB_LCKR.B11;
    sbit  LCK10_GPIOB_LCKR_bit at GPIOB_LCKR.B10;
    sbit  LCK9_GPIOB_LCKR_bit at GPIOB_LCKR.B9;
    sbit  LCK8_GPIOB_LCKR_bit at GPIOB_LCKR.B8;
    sbit  LCK7_GPIOB_LCKR_bit at GPIOB_LCKR.B7;
    sbit  LCK6_GPIOB_LCKR_bit at GPIOB_LCKR.B6;
    sbit  LCK5_GPIOB_LCKR_bit at GPIOB_LCKR.B5;
    sbit  LCK4_GPIOB_LCKR_bit at GPIOB_LCKR.B4;
    sbit  LCK3_GPIOB_LCKR_bit at GPIOB_LCKR.B3;
    sbit  LCK2_GPIOB_LCKR_bit at GPIOB_LCKR.B2;
    sbit  LCK1_GPIOB_LCKR_bit at GPIOB_LCKR.B1;
    sbit  LCK0_GPIOB_LCKR_bit at GPIOB_LCKR.B0;

sfr unsigned long   volatile GPIOB_AFRL           absolute 0x40020420;
    sbit  AFRL70_GPIOB_AFRL_bit at GPIOB_AFRL.B28;
    sbit  AFRL71_GPIOB_AFRL_bit at GPIOB_AFRL.B29;
    sbit  AFRL72_GPIOB_AFRL_bit at GPIOB_AFRL.B30;
    sbit  AFRL73_GPIOB_AFRL_bit at GPIOB_AFRL.B31;
    sbit  AFRL60_GPIOB_AFRL_bit at GPIOB_AFRL.B24;
    sbit  AFRL61_GPIOB_AFRL_bit at GPIOB_AFRL.B25;
    sbit  AFRL62_GPIOB_AFRL_bit at GPIOB_AFRL.B26;
    sbit  AFRL63_GPIOB_AFRL_bit at GPIOB_AFRL.B27;
    sbit  AFRL50_GPIOB_AFRL_bit at GPIOB_AFRL.B20;
    sbit  AFRL51_GPIOB_AFRL_bit at GPIOB_AFRL.B21;
    sbit  AFRL52_GPIOB_AFRL_bit at GPIOB_AFRL.B22;
    sbit  AFRL53_GPIOB_AFRL_bit at GPIOB_AFRL.B23;
    sbit  AFRL40_GPIOB_AFRL_bit at GPIOB_AFRL.B16;
    sbit  AFRL41_GPIOB_AFRL_bit at GPIOB_AFRL.B17;
    sbit  AFRL42_GPIOB_AFRL_bit at GPIOB_AFRL.B18;
    sbit  AFRL43_GPIOB_AFRL_bit at GPIOB_AFRL.B19;
    sbit  AFRL30_GPIOB_AFRL_bit at GPIOB_AFRL.B12;
    sbit  AFRL31_GPIOB_AFRL_bit at GPIOB_AFRL.B13;
    sbit  AFRL32_GPIOB_AFRL_bit at GPIOB_AFRL.B14;
    sbit  AFRL33_GPIOB_AFRL_bit at GPIOB_AFRL.B15;
    sbit  AFRL20_GPIOB_AFRL_bit at GPIOB_AFRL.B8;
    sbit  AFRL21_GPIOB_AFRL_bit at GPIOB_AFRL.B9;
    sbit  AFRL22_GPIOB_AFRL_bit at GPIOB_AFRL.B10;
    sbit  AFRL23_GPIOB_AFRL_bit at GPIOB_AFRL.B11;
    sbit  AFRL10_GPIOB_AFRL_bit at GPIOB_AFRL.B4;
    sbit  AFRL11_GPIOB_AFRL_bit at GPIOB_AFRL.B5;
    sbit  AFRL12_GPIOB_AFRL_bit at GPIOB_AFRL.B6;
    sbit  AFRL13_GPIOB_AFRL_bit at GPIOB_AFRL.B7;
    sbit  AFRL00_GPIOB_AFRL_bit at GPIOB_AFRL.B0;
    sbit  AFRL01_GPIOB_AFRL_bit at GPIOB_AFRL.B1;
    sbit  AFRL02_GPIOB_AFRL_bit at GPIOB_AFRL.B2;
    sbit  AFRL03_GPIOB_AFRL_bit at GPIOB_AFRL.B3;

sfr unsigned long   volatile GPIOB_AFRH           absolute 0x40020424;
    sbit  AFRH150_GPIOB_AFRH_bit at GPIOB_AFRH.B28;
    sbit  AFRH151_GPIOB_AFRH_bit at GPIOB_AFRH.B29;
    sbit  AFRH152_GPIOB_AFRH_bit at GPIOB_AFRH.B30;
    sbit  AFRH153_GPIOB_AFRH_bit at GPIOB_AFRH.B31;
    sbit  AFRH140_GPIOB_AFRH_bit at GPIOB_AFRH.B24;
    sbit  AFRH141_GPIOB_AFRH_bit at GPIOB_AFRH.B25;
    sbit  AFRH142_GPIOB_AFRH_bit at GPIOB_AFRH.B26;
    sbit  AFRH143_GPIOB_AFRH_bit at GPIOB_AFRH.B27;
    sbit  AFRH130_GPIOB_AFRH_bit at GPIOB_AFRH.B20;
    sbit  AFRH131_GPIOB_AFRH_bit at GPIOB_AFRH.B21;
    sbit  AFRH132_GPIOB_AFRH_bit at GPIOB_AFRH.B22;
    sbit  AFRH133_GPIOB_AFRH_bit at GPIOB_AFRH.B23;
    sbit  AFRH120_GPIOB_AFRH_bit at GPIOB_AFRH.B16;
    sbit  AFRH121_GPIOB_AFRH_bit at GPIOB_AFRH.B17;
    sbit  AFRH122_GPIOB_AFRH_bit at GPIOB_AFRH.B18;
    sbit  AFRH123_GPIOB_AFRH_bit at GPIOB_AFRH.B19;
    sbit  AFRH110_GPIOB_AFRH_bit at GPIOB_AFRH.B12;
    sbit  AFRH111_GPIOB_AFRH_bit at GPIOB_AFRH.B13;
    sbit  AFRH112_GPIOB_AFRH_bit at GPIOB_AFRH.B14;
    sbit  AFRH113_GPIOB_AFRH_bit at GPIOB_AFRH.B15;
    sbit  AFRH100_GPIOB_AFRH_bit at GPIOB_AFRH.B8;
    sbit  AFRH101_GPIOB_AFRH_bit at GPIOB_AFRH.B9;
    sbit  AFRH102_GPIOB_AFRH_bit at GPIOB_AFRH.B10;
    sbit  AFRH103_GPIOB_AFRH_bit at GPIOB_AFRH.B11;
    sbit  AFRH90_GPIOB_AFRH_bit at GPIOB_AFRH.B4;
    sbit  AFRH91_GPIOB_AFRH_bit at GPIOB_AFRH.B5;
    sbit  AFRH92_GPIOB_AFRH_bit at GPIOB_AFRH.B6;
    sbit  AFRH93_GPIOB_AFRH_bit at GPIOB_AFRH.B7;
    sbit  AFRH80_GPIOB_AFRH_bit at GPIOB_AFRH.B0;
    sbit  AFRH81_GPIOB_AFRH_bit at GPIOB_AFRH.B1;
    sbit  AFRH82_GPIOB_AFRH_bit at GPIOB_AFRH.B2;
    sbit  AFRH83_GPIOB_AFRH_bit at GPIOB_AFRH.B3;

sfr unsigned long   volatile GPIOA_BASE           absolute 0x40020000;
sfr unsigned long   volatile GPIOA_MODER          absolute 0x40020000;
    sbit  MODER150_GPIOA_MODER_bit at GPIOA_MODER.B30;
    sbit  MODER151_GPIOA_MODER_bit at GPIOA_MODER.B31;
    sbit  MODER140_GPIOA_MODER_bit at GPIOA_MODER.B28;
    sbit  MODER141_GPIOA_MODER_bit at GPIOA_MODER.B29;
    sbit  MODER130_GPIOA_MODER_bit at GPIOA_MODER.B26;
    sbit  MODER131_GPIOA_MODER_bit at GPIOA_MODER.B27;
    sbit  MODER120_GPIOA_MODER_bit at GPIOA_MODER.B24;
    sbit  MODER121_GPIOA_MODER_bit at GPIOA_MODER.B25;
    sbit  MODER110_GPIOA_MODER_bit at GPIOA_MODER.B22;
    sbit  MODER111_GPIOA_MODER_bit at GPIOA_MODER.B23;
    sbit  MODER100_GPIOA_MODER_bit at GPIOA_MODER.B20;
    sbit  MODER101_GPIOA_MODER_bit at GPIOA_MODER.B21;
    sbit  MODER90_GPIOA_MODER_bit at GPIOA_MODER.B18;
    sbit  MODER91_GPIOA_MODER_bit at GPIOA_MODER.B19;
    sbit  MODER80_GPIOA_MODER_bit at GPIOA_MODER.B16;
    sbit  MODER81_GPIOA_MODER_bit at GPIOA_MODER.B17;
    sbit  MODER70_GPIOA_MODER_bit at GPIOA_MODER.B14;
    sbit  MODER71_GPIOA_MODER_bit at GPIOA_MODER.B15;
    sbit  MODER60_GPIOA_MODER_bit at GPIOA_MODER.B12;
    sbit  MODER61_GPIOA_MODER_bit at GPIOA_MODER.B13;
    sbit  MODER50_GPIOA_MODER_bit at GPIOA_MODER.B10;
    sbit  MODER51_GPIOA_MODER_bit at GPIOA_MODER.B11;
    sbit  MODER40_GPIOA_MODER_bit at GPIOA_MODER.B8;
    sbit  MODER41_GPIOA_MODER_bit at GPIOA_MODER.B9;
    sbit  MODER30_GPIOA_MODER_bit at GPIOA_MODER.B6;
    sbit  MODER31_GPIOA_MODER_bit at GPIOA_MODER.B7;
    sbit  MODER20_GPIOA_MODER_bit at GPIOA_MODER.B4;
    sbit  MODER21_GPIOA_MODER_bit at GPIOA_MODER.B5;
    sbit  MODER10_GPIOA_MODER_bit at GPIOA_MODER.B2;
    sbit  MODER11_GPIOA_MODER_bit at GPIOA_MODER.B3;
    sbit  MODER00_GPIOA_MODER_bit at GPIOA_MODER.B0;
    sbit  MODER01_GPIOA_MODER_bit at GPIOA_MODER.B1;

sfr unsigned long   volatile GPIOA_OTYPER         absolute 0x40020004;
    sbit  OT15_GPIOA_OTYPER_bit at GPIOA_OTYPER.B15;
    sbit  OT14_GPIOA_OTYPER_bit at GPIOA_OTYPER.B14;
    sbit  OT13_GPIOA_OTYPER_bit at GPIOA_OTYPER.B13;
    sbit  OT12_GPIOA_OTYPER_bit at GPIOA_OTYPER.B12;
    sbit  OT11_GPIOA_OTYPER_bit at GPIOA_OTYPER.B11;
    sbit  OT10_GPIOA_OTYPER_bit at GPIOA_OTYPER.B10;
    sbit  OT9_GPIOA_OTYPER_bit at GPIOA_OTYPER.B9;
    sbit  OT8_GPIOA_OTYPER_bit at GPIOA_OTYPER.B8;
    sbit  OT7_GPIOA_OTYPER_bit at GPIOA_OTYPER.B7;
    sbit  OT6_GPIOA_OTYPER_bit at GPIOA_OTYPER.B6;
    sbit  OT5_GPIOA_OTYPER_bit at GPIOA_OTYPER.B5;
    sbit  OT4_GPIOA_OTYPER_bit at GPIOA_OTYPER.B4;
    sbit  OT3_GPIOA_OTYPER_bit at GPIOA_OTYPER.B3;
    sbit  OT2_GPIOA_OTYPER_bit at GPIOA_OTYPER.B2;
    sbit  OT1_GPIOA_OTYPER_bit at GPIOA_OTYPER.B1;
    sbit  OT0_GPIOA_OTYPER_bit at GPIOA_OTYPER.B0;

sfr unsigned long   volatile GPIOA_OSPEEDR        absolute 0x40020008;
    sbit  OSPEEDR150_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B30;
    sbit  OSPEEDR151_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B31;
    sbit  OSPEEDR140_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B28;
    sbit  OSPEEDR141_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B29;
    sbit  OSPEEDR130_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B26;
    sbit  OSPEEDR131_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B27;
    sbit  OSPEEDR120_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B24;
    sbit  OSPEEDR121_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B25;
    sbit  OSPEEDR110_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B22;
    sbit  OSPEEDR111_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B23;
    sbit  OSPEEDR100_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B20;
    sbit  OSPEEDR101_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B21;
    sbit  OSPEEDR90_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B18;
    sbit  OSPEEDR91_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B19;
    sbit  OSPEEDR80_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B16;
    sbit  OSPEEDR81_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B17;
    sbit  OSPEEDR70_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B14;
    sbit  OSPEEDR71_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B15;
    sbit  OSPEEDR60_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B12;
    sbit  OSPEEDR61_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B13;
    sbit  OSPEEDR50_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B10;
    sbit  OSPEEDR51_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B11;
    sbit  OSPEEDR40_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B8;
    sbit  OSPEEDR41_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B9;
    sbit  OSPEEDR30_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B6;
    sbit  OSPEEDR31_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B7;
    sbit  OSPEEDR20_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B4;
    sbit  OSPEEDR21_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B5;
    sbit  OSPEEDR10_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B2;
    sbit  OSPEEDR11_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B3;
    sbit  OSPEEDR00_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B0;
    sbit  OSPEEDR01_GPIOA_OSPEEDR_bit at GPIOA_OSPEEDR.B1;

sfr unsigned long   volatile GPIOA_PUPDR          absolute 0x4002000C;
    sbit  PUPDR150_GPIOA_PUPDR_bit at GPIOA_PUPDR.B30;
    sbit  PUPDR151_GPIOA_PUPDR_bit at GPIOA_PUPDR.B31;
    sbit  PUPDR140_GPIOA_PUPDR_bit at GPIOA_PUPDR.B28;
    sbit  PUPDR141_GPIOA_PUPDR_bit at GPIOA_PUPDR.B29;
    sbit  PUPDR130_GPIOA_PUPDR_bit at GPIOA_PUPDR.B26;
    sbit  PUPDR131_GPIOA_PUPDR_bit at GPIOA_PUPDR.B27;
    sbit  PUPDR120_GPIOA_PUPDR_bit at GPIOA_PUPDR.B24;
    sbit  PUPDR121_GPIOA_PUPDR_bit at GPIOA_PUPDR.B25;
    sbit  PUPDR110_GPIOA_PUPDR_bit at GPIOA_PUPDR.B22;
    sbit  PUPDR111_GPIOA_PUPDR_bit at GPIOA_PUPDR.B23;
    sbit  PUPDR100_GPIOA_PUPDR_bit at GPIOA_PUPDR.B20;
    sbit  PUPDR101_GPIOA_PUPDR_bit at GPIOA_PUPDR.B21;
    sbit  PUPDR90_GPIOA_PUPDR_bit at GPIOA_PUPDR.B18;
    sbit  PUPDR91_GPIOA_PUPDR_bit at GPIOA_PUPDR.B19;
    sbit  PUPDR80_GPIOA_PUPDR_bit at GPIOA_PUPDR.B16;
    sbit  PUPDR81_GPIOA_PUPDR_bit at GPIOA_PUPDR.B17;
    sbit  PUPDR70_GPIOA_PUPDR_bit at GPIOA_PUPDR.B14;
    sbit  PUPDR71_GPIOA_PUPDR_bit at GPIOA_PUPDR.B15;
    sbit  PUPDR60_GPIOA_PUPDR_bit at GPIOA_PUPDR.B12;
    sbit  PUPDR61_GPIOA_PUPDR_bit at GPIOA_PUPDR.B13;
    sbit  PUPDR50_GPIOA_PUPDR_bit at GPIOA_PUPDR.B10;
    sbit  PUPDR51_GPIOA_PUPDR_bit at GPIOA_PUPDR.B11;
    sbit  PUPDR40_GPIOA_PUPDR_bit at GPIOA_PUPDR.B8;
    sbit  PUPDR41_GPIOA_PUPDR_bit at GPIOA_PUPDR.B9;
    sbit  PUPDR30_GPIOA_PUPDR_bit at GPIOA_PUPDR.B6;
    sbit  PUPDR31_GPIOA_PUPDR_bit at GPIOA_PUPDR.B7;
    sbit  PUPDR20_GPIOA_PUPDR_bit at GPIOA_PUPDR.B4;
    sbit  PUPDR21_GPIOA_PUPDR_bit at GPIOA_PUPDR.B5;
    sbit  PUPDR10_GPIOA_PUPDR_bit at GPIOA_PUPDR.B2;
    sbit  PUPDR11_GPIOA_PUPDR_bit at GPIOA_PUPDR.B3;
    sbit  PUPDR00_GPIOA_PUPDR_bit at GPIOA_PUPDR.B0;
    sbit  PUPDR01_GPIOA_PUPDR_bit at GPIOA_PUPDR.B1;

sfr unsigned long   volatile GPIOA_IDR            absolute 0x40020010;
    sbit  IDR15_GPIOA_IDR_bit at GPIOA_IDR.B15;
    sbit  IDR14_GPIOA_IDR_bit at GPIOA_IDR.B14;
    sbit  IDR13_GPIOA_IDR_bit at GPIOA_IDR.B13;
    sbit  IDR12_GPIOA_IDR_bit at GPIOA_IDR.B12;
    sbit  IDR11_GPIOA_IDR_bit at GPIOA_IDR.B11;
    sbit  IDR10_GPIOA_IDR_bit at GPIOA_IDR.B10;
    sbit  IDR9_GPIOA_IDR_bit at GPIOA_IDR.B9;
    sbit  IDR8_GPIOA_IDR_bit at GPIOA_IDR.B8;
    sbit  IDR7_GPIOA_IDR_bit at GPIOA_IDR.B7;
    sbit  IDR6_GPIOA_IDR_bit at GPIOA_IDR.B6;
    sbit  IDR5_GPIOA_IDR_bit at GPIOA_IDR.B5;
    sbit  IDR4_GPIOA_IDR_bit at GPIOA_IDR.B4;
    sbit  IDR3_GPIOA_IDR_bit at GPIOA_IDR.B3;
    sbit  IDR2_GPIOA_IDR_bit at GPIOA_IDR.B2;
    sbit  IDR1_GPIOA_IDR_bit at GPIOA_IDR.B1;
    sbit  IDR0_GPIOA_IDR_bit at GPIOA_IDR.B0;

sfr unsigned long   volatile GPIOA_ODR            absolute 0x40020014;
    sbit  ODR15_GPIOA_ODR_bit at GPIOA_ODR.B15;
    sbit  ODR14_GPIOA_ODR_bit at GPIOA_ODR.B14;
    sbit  ODR13_GPIOA_ODR_bit at GPIOA_ODR.B13;
    sbit  ODR12_GPIOA_ODR_bit at GPIOA_ODR.B12;
    sbit  ODR11_GPIOA_ODR_bit at GPIOA_ODR.B11;
    sbit  ODR10_GPIOA_ODR_bit at GPIOA_ODR.B10;
    sbit  ODR9_GPIOA_ODR_bit at GPIOA_ODR.B9;
    sbit  ODR8_GPIOA_ODR_bit at GPIOA_ODR.B8;
    sbit  ODR7_GPIOA_ODR_bit at GPIOA_ODR.B7;
    sbit  ODR6_GPIOA_ODR_bit at GPIOA_ODR.B6;
    sbit  ODR5_GPIOA_ODR_bit at GPIOA_ODR.B5;
    sbit  ODR4_GPIOA_ODR_bit at GPIOA_ODR.B4;
    sbit  ODR3_GPIOA_ODR_bit at GPIOA_ODR.B3;
    sbit  ODR2_GPIOA_ODR_bit at GPIOA_ODR.B2;
    sbit  ODR1_GPIOA_ODR_bit at GPIOA_ODR.B1;
    sbit  ODR0_GPIOA_ODR_bit at GPIOA_ODR.B0;

sfr unsigned long   volatile GPIOA_BSRR           absolute 0x40020018;
    sbit  BR15_GPIOA_BSRR_bit at GPIOA_BSRR.B31;
    sbit  BR14_GPIOA_BSRR_bit at GPIOA_BSRR.B30;
    sbit  BR13_GPIOA_BSRR_bit at GPIOA_BSRR.B29;
    sbit  BR12_GPIOA_BSRR_bit at GPIOA_BSRR.B28;
    sbit  BR11_GPIOA_BSRR_bit at GPIOA_BSRR.B27;
    sbit  BR10_GPIOA_BSRR_bit at GPIOA_BSRR.B26;
    sbit  BR9_GPIOA_BSRR_bit at GPIOA_BSRR.B25;
    sbit  BR8_GPIOA_BSRR_bit at GPIOA_BSRR.B24;
    sbit  BR7_GPIOA_BSRR_bit at GPIOA_BSRR.B23;
    sbit  BR6_GPIOA_BSRR_bit at GPIOA_BSRR.B22;
    sbit  BR5_GPIOA_BSRR_bit at GPIOA_BSRR.B21;
    sbit  BR4_GPIOA_BSRR_bit at GPIOA_BSRR.B20;
    sbit  BR3_GPIOA_BSRR_bit at GPIOA_BSRR.B19;
    sbit  BR2_GPIOA_BSRR_bit at GPIOA_BSRR.B18;
    sbit  BR1_GPIOA_BSRR_bit at GPIOA_BSRR.B17;
    sbit  BR0_GPIOA_BSRR_bit at GPIOA_BSRR.B16;
    sbit  BS15_GPIOA_BSRR_bit at GPIOA_BSRR.B15;
    sbit  BS14_GPIOA_BSRR_bit at GPIOA_BSRR.B14;
    sbit  BS13_GPIOA_BSRR_bit at GPIOA_BSRR.B13;
    sbit  BS12_GPIOA_BSRR_bit at GPIOA_BSRR.B12;
    sbit  BS11_GPIOA_BSRR_bit at GPIOA_BSRR.B11;
    sbit  BS10_GPIOA_BSRR_bit at GPIOA_BSRR.B10;
    sbit  BS9_GPIOA_BSRR_bit at GPIOA_BSRR.B9;
    sbit  BS8_GPIOA_BSRR_bit at GPIOA_BSRR.B8;
    sbit  BS7_GPIOA_BSRR_bit at GPIOA_BSRR.B7;
    sbit  BS6_GPIOA_BSRR_bit at GPIOA_BSRR.B6;
    sbit  BS5_GPIOA_BSRR_bit at GPIOA_BSRR.B5;
    sbit  BS4_GPIOA_BSRR_bit at GPIOA_BSRR.B4;
    sbit  BS3_GPIOA_BSRR_bit at GPIOA_BSRR.B3;
    sbit  BS2_GPIOA_BSRR_bit at GPIOA_BSRR.B2;
    sbit  BS1_GPIOA_BSRR_bit at GPIOA_BSRR.B1;
    sbit  BS0_GPIOA_BSRR_bit at GPIOA_BSRR.B0;

sfr unsigned long   volatile GPIOA_LCKR           absolute 0x4002001C;
    sbit  LCKK_GPIOA_LCKR_bit at GPIOA_LCKR.B16;
    sbit  LCK15_GPIOA_LCKR_bit at GPIOA_LCKR.B15;
    sbit  LCK14_GPIOA_LCKR_bit at GPIOA_LCKR.B14;
    sbit  LCK13_GPIOA_LCKR_bit at GPIOA_LCKR.B13;
    sbit  LCK12_GPIOA_LCKR_bit at GPIOA_LCKR.B12;
    sbit  LCK11_GPIOA_LCKR_bit at GPIOA_LCKR.B11;
    sbit  LCK10_GPIOA_LCKR_bit at GPIOA_LCKR.B10;
    sbit  LCK9_GPIOA_LCKR_bit at GPIOA_LCKR.B9;
    sbit  LCK8_GPIOA_LCKR_bit at GPIOA_LCKR.B8;
    sbit  LCK7_GPIOA_LCKR_bit at GPIOA_LCKR.B7;
    sbit  LCK6_GPIOA_LCKR_bit at GPIOA_LCKR.B6;
    sbit  LCK5_GPIOA_LCKR_bit at GPIOA_LCKR.B5;
    sbit  LCK4_GPIOA_LCKR_bit at GPIOA_LCKR.B4;
    sbit  LCK3_GPIOA_LCKR_bit at GPIOA_LCKR.B3;
    sbit  LCK2_GPIOA_LCKR_bit at GPIOA_LCKR.B2;
    sbit  LCK1_GPIOA_LCKR_bit at GPIOA_LCKR.B1;
    sbit  LCK0_GPIOA_LCKR_bit at GPIOA_LCKR.B0;

sfr unsigned long   volatile GPIOA_AFRL           absolute 0x40020020;
    sbit  AFRL70_GPIOA_AFRL_bit at GPIOA_AFRL.B28;
    sbit  AFRL71_GPIOA_AFRL_bit at GPIOA_AFRL.B29;
    sbit  AFRL72_GPIOA_AFRL_bit at GPIOA_AFRL.B30;
    sbit  AFRL73_GPIOA_AFRL_bit at GPIOA_AFRL.B31;
    sbit  AFRL60_GPIOA_AFRL_bit at GPIOA_AFRL.B24;
    sbit  AFRL61_GPIOA_AFRL_bit at GPIOA_AFRL.B25;
    sbit  AFRL62_GPIOA_AFRL_bit at GPIOA_AFRL.B26;
    sbit  AFRL63_GPIOA_AFRL_bit at GPIOA_AFRL.B27;
    sbit  AFRL50_GPIOA_AFRL_bit at GPIOA_AFRL.B20;
    sbit  AFRL51_GPIOA_AFRL_bit at GPIOA_AFRL.B21;
    sbit  AFRL52_GPIOA_AFRL_bit at GPIOA_AFRL.B22;
    sbit  AFRL53_GPIOA_AFRL_bit at GPIOA_AFRL.B23;
    sbit  AFRL40_GPIOA_AFRL_bit at GPIOA_AFRL.B16;
    sbit  AFRL41_GPIOA_AFRL_bit at GPIOA_AFRL.B17;
    sbit  AFRL42_GPIOA_AFRL_bit at GPIOA_AFRL.B18;
    sbit  AFRL43_GPIOA_AFRL_bit at GPIOA_AFRL.B19;
    sbit  AFRL30_GPIOA_AFRL_bit at GPIOA_AFRL.B12;
    sbit  AFRL31_GPIOA_AFRL_bit at GPIOA_AFRL.B13;
    sbit  AFRL32_GPIOA_AFRL_bit at GPIOA_AFRL.B14;
    sbit  AFRL33_GPIOA_AFRL_bit at GPIOA_AFRL.B15;
    sbit  AFRL20_GPIOA_AFRL_bit at GPIOA_AFRL.B8;
    sbit  AFRL21_GPIOA_AFRL_bit at GPIOA_AFRL.B9;
    sbit  AFRL22_GPIOA_AFRL_bit at GPIOA_AFRL.B10;
    sbit  AFRL23_GPIOA_AFRL_bit at GPIOA_AFRL.B11;
    sbit  AFRL10_GPIOA_AFRL_bit at GPIOA_AFRL.B4;
    sbit  AFRL11_GPIOA_AFRL_bit at GPIOA_AFRL.B5;
    sbit  AFRL12_GPIOA_AFRL_bit at GPIOA_AFRL.B6;
    sbit  AFRL13_GPIOA_AFRL_bit at GPIOA_AFRL.B7;
    sbit  AFRL00_GPIOA_AFRL_bit at GPIOA_AFRL.B0;
    sbit  AFRL01_GPIOA_AFRL_bit at GPIOA_AFRL.B1;
    sbit  AFRL02_GPIOA_AFRL_bit at GPIOA_AFRL.B2;
    sbit  AFRL03_GPIOA_AFRL_bit at GPIOA_AFRL.B3;

sfr unsigned long   volatile GPIOA_AFRH           absolute 0x40020024;
    sbit  AFRH150_GPIOA_AFRH_bit at GPIOA_AFRH.B28;
    sbit  AFRH151_GPIOA_AFRH_bit at GPIOA_AFRH.B29;
    sbit  AFRH152_GPIOA_AFRH_bit at GPIOA_AFRH.B30;
    sbit  AFRH153_GPIOA_AFRH_bit at GPIOA_AFRH.B31;
    sbit  AFRH140_GPIOA_AFRH_bit at GPIOA_AFRH.B24;
    sbit  AFRH141_GPIOA_AFRH_bit at GPIOA_AFRH.B25;
    sbit  AFRH142_GPIOA_AFRH_bit at GPIOA_AFRH.B26;
    sbit  AFRH143_GPIOA_AFRH_bit at GPIOA_AFRH.B27;
    sbit  AFRH130_GPIOA_AFRH_bit at GPIOA_AFRH.B20;
    sbit  AFRH131_GPIOA_AFRH_bit at GPIOA_AFRH.B21;
    sbit  AFRH132_GPIOA_AFRH_bit at GPIOA_AFRH.B22;
    sbit  AFRH133_GPIOA_AFRH_bit at GPIOA_AFRH.B23;
    sbit  AFRH120_GPIOA_AFRH_bit at GPIOA_AFRH.B16;
    sbit  AFRH121_GPIOA_AFRH_bit at GPIOA_AFRH.B17;
    sbit  AFRH122_GPIOA_AFRH_bit at GPIOA_AFRH.B18;
    sbit  AFRH123_GPIOA_AFRH_bit at GPIOA_AFRH.B19;
    sbit  AFRH110_GPIOA_AFRH_bit at GPIOA_AFRH.B12;
    sbit  AFRH111_GPIOA_AFRH_bit at GPIOA_AFRH.B13;
    sbit  AFRH112_GPIOA_AFRH_bit at GPIOA_AFRH.B14;
    sbit  AFRH113_GPIOA_AFRH_bit at GPIOA_AFRH.B15;
    sbit  AFRH100_GPIOA_AFRH_bit at GPIOA_AFRH.B8;
    sbit  AFRH101_GPIOA_AFRH_bit at GPIOA_AFRH.B9;
    sbit  AFRH102_GPIOA_AFRH_bit at GPIOA_AFRH.B10;
    sbit  AFRH103_GPIOA_AFRH_bit at GPIOA_AFRH.B11;
    sbit  AFRH90_GPIOA_AFRH_bit at GPIOA_AFRH.B4;
    sbit  AFRH91_GPIOA_AFRH_bit at GPIOA_AFRH.B5;
    sbit  AFRH92_GPIOA_AFRH_bit at GPIOA_AFRH.B6;
    sbit  AFRH93_GPIOA_AFRH_bit at GPIOA_AFRH.B7;
    sbit  AFRH80_GPIOA_AFRH_bit at GPIOA_AFRH.B0;
    sbit  AFRH81_GPIOA_AFRH_bit at GPIOA_AFRH.B1;
    sbit  AFRH82_GPIOA_AFRH_bit at GPIOA_AFRH.B2;
    sbit  AFRH83_GPIOA_AFRH_bit at GPIOA_AFRH.B3;

sfr unsigned long   volatile I2C3_CR1             absolute 0x40005C00;
    const register unsigned short int SWRST = 15;
    sbit  SWRST_bit at I2C3_CR1.B15;
    const register unsigned short int ALERT = 13;
    sbit  ALERT_bit at I2C3_CR1.B13;
    const register unsigned short int PEC = 12;
    sbit  PEC_bit at I2C3_CR1.B12;
    const register unsigned short int POS = 11;
    sbit  POS_bit at I2C3_CR1.B11;
    sbit  ACK_I2C3_CR1_bit at I2C3_CR1.B10;
    const register unsigned short int STOP_ = 9;
    sbit  STOP_bit at I2C3_CR1.B9;
    const register unsigned short int START = 8;
    sbit  START_bit at I2C3_CR1.B8;
    const register unsigned short int NOSTRETCH = 7;
    sbit  NOSTRETCH_bit at I2C3_CR1.B7;
    const register unsigned short int ENGC = 6;
    sbit  ENGC_bit at I2C3_CR1.B6;
    const register unsigned short int ENPEC = 5;
    sbit  ENPEC_bit at I2C3_CR1.B5;
    const register unsigned short int ENARP = 4;
    sbit  ENARP_bit at I2C3_CR1.B4;
    const register unsigned short int SMBTYPE = 3;
    sbit  SMBTYPE_bit at I2C3_CR1.B3;
    const register unsigned short int SMBUS = 1;
    sbit  SMBUS_bit at I2C3_CR1.B1;
    sbit  PE_I2C3_CR1_bit at I2C3_CR1.B0;

sfr unsigned long   volatile I2C3_CR2             absolute 0x40005C04;
    const register unsigned short int LAST = 12;
    sbit  LAST_bit at I2C3_CR2.B12;
    sbit  DMAEN_I2C3_CR2_bit at I2C3_CR2.B11;
    const register unsigned short int ITBUFEN = 10;
    sbit  ITBUFEN_bit at I2C3_CR2.B10;
    const register unsigned short int ITEVTEN = 9;
    sbit  ITEVTEN_bit at I2C3_CR2.B9;
    const register unsigned short int ITERREN = 8;
    sbit  ITERREN_bit at I2C3_CR2.B8;
    const register unsigned short int FREQ0 = 0;
    sbit  FREQ0_bit at I2C3_CR2.B0;
    const register unsigned short int FREQ1 = 1;
    sbit  FREQ1_bit at I2C3_CR2.B1;
    const register unsigned short int FREQ2 = 2;
    sbit  FREQ2_bit at I2C3_CR2.B2;
    const register unsigned short int FREQ3 = 3;
    sbit  FREQ3_bit at I2C3_CR2.B3;
    const register unsigned short int FREQ4 = 4;
    sbit  FREQ4_bit at I2C3_CR2.B4;
    const register unsigned short int FREQ5 = 5;
    sbit  FREQ5_bit at I2C3_CR2.B5;

sfr unsigned long   volatile I2C3_OAR1            absolute 0x40005C08;
    const register unsigned short int ADDMODE = 15;
    sbit  ADDMODE_bit at I2C3_OAR1.B15;
    const register unsigned short int ADD100 = 8;
    sbit  ADD100_bit at I2C3_OAR1.B8;
    const register unsigned short int ADD101 = 9;
    sbit  ADD101_bit at I2C3_OAR1.B9;
    const register unsigned short int ADD70 = 1;
    sbit  ADD70_bit at I2C3_OAR1.B1;
    const register unsigned short int ADD71 = 2;
    sbit  ADD71_bit at I2C3_OAR1.B2;
    const register unsigned short int ADD72 = 3;
    sbit  ADD72_bit at I2C3_OAR1.B3;
    const register unsigned short int ADD73 = 4;
    sbit  ADD73_bit at I2C3_OAR1.B4;
    const register unsigned short int ADD74 = 5;
    sbit  ADD74_bit at I2C3_OAR1.B5;
    const register unsigned short int ADD75 = 6;
    sbit  ADD75_bit at I2C3_OAR1.B6;
    const register unsigned short int ADD76 = 7;
    sbit  ADD76_bit at I2C3_OAR1.B7;
    sbit  ADD0_I2C3_OAR1_bit at I2C3_OAR1.B0;

sfr unsigned long   volatile I2C3_OAR2            absolute 0x40005C0C;
    const register unsigned short int ADD20 = 1;
    sbit  ADD20_bit at I2C3_OAR2.B1;
    const register unsigned short int ADD21 = 2;
    sbit  ADD21_bit at I2C3_OAR2.B2;
    const register unsigned short int ADD22 = 3;
    sbit  ADD22_bit at I2C3_OAR2.B3;
    const register unsigned short int ADD23 = 4;
    sbit  ADD23_bit at I2C3_OAR2.B4;
    const register unsigned short int ADD24 = 5;
    sbit  ADD24_bit at I2C3_OAR2.B5;
    const register unsigned short int ADD25 = 6;
    sbit  ADD25_bit at I2C3_OAR2.B6;
    const register unsigned short int ADD26 = 7;
    sbit  ADD26_bit at I2C3_OAR2.B7;
    const register unsigned short int ENDUAL = 0;
    sbit  ENDUAL_bit at I2C3_OAR2.B0;

sfr unsigned long   volatile I2C3_DR              absolute 0x40005C10;
    sbit  DR0_I2C3_DR_bit at I2C3_DR.B0;
    sbit  DR1_I2C3_DR_bit at I2C3_DR.B1;
    sbit  DR2_I2C3_DR_bit at I2C3_DR.B2;
    sbit  DR3_I2C3_DR_bit at I2C3_DR.B3;
    sbit  DR4_I2C3_DR_bit at I2C3_DR.B4;
    sbit  DR5_I2C3_DR_bit at I2C3_DR.B5;
    sbit  DR6_I2C3_DR_bit at I2C3_DR.B6;
    sbit  DR7_I2C3_DR_bit at I2C3_DR.B7;

sfr unsigned long   volatile I2C3_SR1             absolute 0x40005C14;
    const register unsigned short int SMBALERT = 15;
    sbit  SMBALERT_bit at I2C3_SR1.B15;
    const register unsigned short int TIMEOUT = 14;
    sbit  TIMEOUT_bit at I2C3_SR1.B14;
    const register unsigned short int PECERR = 12;
    sbit  PECERR_bit at I2C3_SR1.B12;
    sbit  OVR_I2C3_SR1_bit at I2C3_SR1.B11;
    const register unsigned short int AF = 10;
    sbit  AF_bit at I2C3_SR1.B10;
    const register unsigned short int ARLO = 9;
    sbit  ARLO_bit at I2C3_SR1.B9;
    const register unsigned short int BERR = 8;
    sbit  BERR_bit at I2C3_SR1.B8;
    sbit  TxE_I2C3_SR1_bit at I2C3_SR1.B7;
    sbit  RxNE_I2C3_SR1_bit at I2C3_SR1.B6;
    const register unsigned short int STOPF = 4;
    sbit  STOPF_bit at I2C3_SR1.B4;
    const register unsigned short int ADD10 = 3;
    sbit  ADD10_bit at I2C3_SR1.B3;
    const register unsigned short int BTF = 2;
    sbit  BTF_bit at I2C3_SR1.B2;
    const register unsigned short int ADDR = 1;
    sbit  ADDR_bit at I2C3_SR1.B1;
    const register unsigned short int SB = 0;
    sbit  SB_bit at I2C3_SR1.B0;

sfr unsigned long   volatile I2C3_SR2             absolute 0x40005C18;
    const register unsigned short int PEC0 = 8;
    sbit  PEC0_bit at I2C3_SR2.B8;
    const register unsigned short int PEC1 = 9;
    sbit  PEC1_bit at I2C3_SR2.B9;
    const register unsigned short int PEC2 = 10;
    sbit  PEC2_bit at I2C3_SR2.B10;
    const register unsigned short int PEC3 = 11;
    sbit  PEC3_bit at I2C3_SR2.B11;
    const register unsigned short int PEC4 = 12;
    sbit  PEC4_bit at I2C3_SR2.B12;
    const register unsigned short int PEC5 = 13;
    sbit  PEC5_bit at I2C3_SR2.B13;
    const register unsigned short int PEC6 = 14;
    sbit  PEC6_bit at I2C3_SR2.B14;
    const register unsigned short int PEC7 = 15;
    sbit  PEC7_bit at I2C3_SR2.B15;
    const register unsigned short int DUALF = 7;
    sbit  DUALF_bit at I2C3_SR2.B7;
    const register unsigned short int SMBHOST = 6;
    sbit  SMBHOST_bit at I2C3_SR2.B6;
    const register unsigned short int SMBDEFAULT = 5;
    sbit  SMBDEFAULT_bit at I2C3_SR2.B5;
    const register unsigned short int GENCALL = 4;
    sbit  GENCALL_bit at I2C3_SR2.B4;
    const register unsigned short int TRA = 2;
    sbit  TRA_bit at I2C3_SR2.B2;
    const register unsigned short int BUSY = 1;
    sbit  BUSY_bit at I2C3_SR2.B1;
    const register unsigned short int MSL = 0;
    sbit  MSL_bit at I2C3_SR2.B0;

sfr unsigned long   volatile I2C3_CCR             absolute 0x40005C1C;
    const register unsigned short int F_S = 15;
    sbit  F_S_bit at I2C3_CCR.B15;
    const register unsigned short int DUTY = 14;
    sbit  DUTY_bit at I2C3_CCR.B14;
    const register unsigned short int CCR0 = 0;
    sbit  CCR0_bit at I2C3_CCR.B0;
    const register unsigned short int CCR1 = 1;
    sbit  CCR1_bit at I2C3_CCR.B1;
    const register unsigned short int CCR2 = 2;
    sbit  CCR2_bit at I2C3_CCR.B2;
    const register unsigned short int CCR3 = 3;
    sbit  CCR3_bit at I2C3_CCR.B3;
    const register unsigned short int CCR4 = 4;
    sbit  CCR4_bit at I2C3_CCR.B4;
    const register unsigned short int CCR5 = 5;
    sbit  CCR5_bit at I2C3_CCR.B5;
    const register unsigned short int CCR6 = 6;
    sbit  CCR6_bit at I2C3_CCR.B6;
    const register unsigned short int CCR7 = 7;
    sbit  CCR7_bit at I2C3_CCR.B7;
    const register unsigned short int CCR8 = 8;
    sbit  CCR8_bit at I2C3_CCR.B8;
    const register unsigned short int CCR9 = 9;
    sbit  CCR9_bit at I2C3_CCR.B9;
    sbit  CCR10_I2C3_CCR_bit at I2C3_CCR.B10;
    sbit  CCR11_I2C3_CCR_bit at I2C3_CCR.B11;

sfr unsigned long   volatile I2C3_TRISE           absolute 0x40005C20;
    const register unsigned short int TRISE0 = 0;
    sbit  TRISE0_bit at I2C3_TRISE.B0;
    const register unsigned short int TRISE1 = 1;
    sbit  TRISE1_bit at I2C3_TRISE.B1;
    const register unsigned short int TRISE2 = 2;
    sbit  TRISE2_bit at I2C3_TRISE.B2;
    const register unsigned short int TRISE3 = 3;
    sbit  TRISE3_bit at I2C3_TRISE.B3;
    const register unsigned short int TRISE4 = 4;
    sbit  TRISE4_bit at I2C3_TRISE.B4;
    const register unsigned short int TRISE5 = 5;
    sbit  TRISE5_bit at I2C3_TRISE.B5;

sfr unsigned long   volatile I2C2_CR1             absolute 0x40005800;
    sbit  SWRST_I2C2_CR1_bit at I2C2_CR1.B15;
    sbit  ALERT_I2C2_CR1_bit at I2C2_CR1.B13;
    sbit  PEC_I2C2_CR1_bit at I2C2_CR1.B12;
    sbit  POS_I2C2_CR1_bit at I2C2_CR1.B11;
    sbit  ACK_I2C2_CR1_bit at I2C2_CR1.B10;
    sbit  STOP_I2C2_CR1_bit at I2C2_CR1.B9;
    sbit  START_I2C2_CR1_bit at I2C2_CR1.B8;
    sbit  NOSTRETCH_I2C2_CR1_bit at I2C2_CR1.B7;
    sbit  ENGC_I2C2_CR1_bit at I2C2_CR1.B6;
    sbit  ENPEC_I2C2_CR1_bit at I2C2_CR1.B5;
    sbit  ENARP_I2C2_CR1_bit at I2C2_CR1.B4;
    sbit  SMBTYPE_I2C2_CR1_bit at I2C2_CR1.B3;
    sbit  SMBUS_I2C2_CR1_bit at I2C2_CR1.B1;
    sbit  PE_I2C2_CR1_bit at I2C2_CR1.B0;

sfr unsigned long   volatile I2C2_CR2             absolute 0x40005804;
    sbit  LAST_I2C2_CR2_bit at I2C2_CR2.B12;
    sbit  DMAEN_I2C2_CR2_bit at I2C2_CR2.B11;
    sbit  ITBUFEN_I2C2_CR2_bit at I2C2_CR2.B10;
    sbit  ITEVTEN_I2C2_CR2_bit at I2C2_CR2.B9;
    sbit  ITERREN_I2C2_CR2_bit at I2C2_CR2.B8;
    sbit  FREQ0_I2C2_CR2_bit at I2C2_CR2.B0;
    sbit  FREQ1_I2C2_CR2_bit at I2C2_CR2.B1;
    sbit  FREQ2_I2C2_CR2_bit at I2C2_CR2.B2;
    sbit  FREQ3_I2C2_CR2_bit at I2C2_CR2.B3;
    sbit  FREQ4_I2C2_CR2_bit at I2C2_CR2.B4;
    sbit  FREQ5_I2C2_CR2_bit at I2C2_CR2.B5;

sfr unsigned long   volatile I2C2_OAR1            absolute 0x40005808;
    sbit  ADDMODE_I2C2_OAR1_bit at I2C2_OAR1.B15;
    sbit  ADD100_I2C2_OAR1_bit at I2C2_OAR1.B8;
    sbit  ADD101_I2C2_OAR1_bit at I2C2_OAR1.B9;
    sbit  ADD70_I2C2_OAR1_bit at I2C2_OAR1.B1;
    sbit  ADD71_I2C2_OAR1_bit at I2C2_OAR1.B2;
    sbit  ADD72_I2C2_OAR1_bit at I2C2_OAR1.B3;
    sbit  ADD73_I2C2_OAR1_bit at I2C2_OAR1.B4;
    sbit  ADD74_I2C2_OAR1_bit at I2C2_OAR1.B5;
    sbit  ADD75_I2C2_OAR1_bit at I2C2_OAR1.B6;
    sbit  ADD76_I2C2_OAR1_bit at I2C2_OAR1.B7;
    sbit  ADD0_I2C2_OAR1_bit at I2C2_OAR1.B0;

sfr unsigned long   volatile I2C2_OAR2            absolute 0x4000580C;
    sbit  ADD20_I2C2_OAR2_bit at I2C2_OAR2.B1;
    sbit  ADD21_I2C2_OAR2_bit at I2C2_OAR2.B2;
    sbit  ADD22_I2C2_OAR2_bit at I2C2_OAR2.B3;
    sbit  ADD23_I2C2_OAR2_bit at I2C2_OAR2.B4;
    sbit  ADD24_I2C2_OAR2_bit at I2C2_OAR2.B5;
    sbit  ADD25_I2C2_OAR2_bit at I2C2_OAR2.B6;
    sbit  ADD26_I2C2_OAR2_bit at I2C2_OAR2.B7;
    sbit  ENDUAL_I2C2_OAR2_bit at I2C2_OAR2.B0;

sfr unsigned long   volatile I2C2_DR              absolute 0x40005810;
    sbit  DR0_I2C2_DR_bit at I2C2_DR.B0;
    sbit  DR1_I2C2_DR_bit at I2C2_DR.B1;
    sbit  DR2_I2C2_DR_bit at I2C2_DR.B2;
    sbit  DR3_I2C2_DR_bit at I2C2_DR.B3;
    sbit  DR4_I2C2_DR_bit at I2C2_DR.B4;
    sbit  DR5_I2C2_DR_bit at I2C2_DR.B5;
    sbit  DR6_I2C2_DR_bit at I2C2_DR.B6;
    sbit  DR7_I2C2_DR_bit at I2C2_DR.B7;

sfr unsigned long   volatile I2C2_SR1             absolute 0x40005814;
    sbit  SMBALERT_I2C2_SR1_bit at I2C2_SR1.B15;
    sbit  TIMEOUT_I2C2_SR1_bit at I2C2_SR1.B14;
    sbit  PECERR_I2C2_SR1_bit at I2C2_SR1.B12;
    sbit  OVR_I2C2_SR1_bit at I2C2_SR1.B11;
    sbit  AF_I2C2_SR1_bit at I2C2_SR1.B10;
    sbit  ARLO_I2C2_SR1_bit at I2C2_SR1.B9;
    sbit  BERR_I2C2_SR1_bit at I2C2_SR1.B8;
    sbit  TxE_I2C2_SR1_bit at I2C2_SR1.B7;
    sbit  RxNE_I2C2_SR1_bit at I2C2_SR1.B6;
    sbit  STOPF_I2C2_SR1_bit at I2C2_SR1.B4;
    sbit  ADD10_I2C2_SR1_bit at I2C2_SR1.B3;
    sbit  BTF_I2C2_SR1_bit at I2C2_SR1.B2;
    sbit  ADDR_I2C2_SR1_bit at I2C2_SR1.B1;
    sbit  SB_I2C2_SR1_bit at I2C2_SR1.B0;

sfr unsigned long   volatile I2C2_SR2             absolute 0x40005818;
    sbit  PEC0_I2C2_SR2_bit at I2C2_SR2.B8;
    sbit  PEC1_I2C2_SR2_bit at I2C2_SR2.B9;
    sbit  PEC2_I2C2_SR2_bit at I2C2_SR2.B10;
    sbit  PEC3_I2C2_SR2_bit at I2C2_SR2.B11;
    sbit  PEC4_I2C2_SR2_bit at I2C2_SR2.B12;
    sbit  PEC5_I2C2_SR2_bit at I2C2_SR2.B13;
    sbit  PEC6_I2C2_SR2_bit at I2C2_SR2.B14;
    sbit  PEC7_I2C2_SR2_bit at I2C2_SR2.B15;
    sbit  DUALF_I2C2_SR2_bit at I2C2_SR2.B7;
    sbit  SMBHOST_I2C2_SR2_bit at I2C2_SR2.B6;
    sbit  SMBDEFAULT_I2C2_SR2_bit at I2C2_SR2.B5;
    sbit  GENCALL_I2C2_SR2_bit at I2C2_SR2.B4;
    sbit  TRA_I2C2_SR2_bit at I2C2_SR2.B2;
    sbit  BUSY_I2C2_SR2_bit at I2C2_SR2.B1;
    sbit  MSL_I2C2_SR2_bit at I2C2_SR2.B0;

sfr unsigned long   volatile I2C2_CCR             absolute 0x4000581C;
    sbit  F_S_I2C2_CCR_bit at I2C2_CCR.B15;
    sbit  DUTY_I2C2_CCR_bit at I2C2_CCR.B14;
    sbit  CCR0_I2C2_CCR_bit at I2C2_CCR.B0;
    sbit  CCR1_I2C2_CCR_bit at I2C2_CCR.B1;
    sbit  CCR2_I2C2_CCR_bit at I2C2_CCR.B2;
    sbit  CCR3_I2C2_CCR_bit at I2C2_CCR.B3;
    sbit  CCR4_I2C2_CCR_bit at I2C2_CCR.B4;
    sbit  CCR5_I2C2_CCR_bit at I2C2_CCR.B5;
    sbit  CCR6_I2C2_CCR_bit at I2C2_CCR.B6;
    sbit  CCR7_I2C2_CCR_bit at I2C2_CCR.B7;
    sbit  CCR8_I2C2_CCR_bit at I2C2_CCR.B8;
    sbit  CCR9_I2C2_CCR_bit at I2C2_CCR.B9;
    sbit  CCR10_I2C2_CCR_bit at I2C2_CCR.B10;
    sbit  CCR11_I2C2_CCR_bit at I2C2_CCR.B11;

sfr unsigned long   volatile I2C2_TRISE           absolute 0x40005820;
    sbit  TRISE0_I2C2_TRISE_bit at I2C2_TRISE.B0;
    sbit  TRISE1_I2C2_TRISE_bit at I2C2_TRISE.B1;
    sbit  TRISE2_I2C2_TRISE_bit at I2C2_TRISE.B2;
    sbit  TRISE3_I2C2_TRISE_bit at I2C2_TRISE.B3;
    sbit  TRISE4_I2C2_TRISE_bit at I2C2_TRISE.B4;
    sbit  TRISE5_I2C2_TRISE_bit at I2C2_TRISE.B5;

sfr unsigned long   volatile I2C1_CR1             absolute 0x40005400;
    sbit  SWRST_I2C1_CR1_bit at I2C1_CR1.B15;
    sbit  ALERT_I2C1_CR1_bit at I2C1_CR1.B13;
    sbit  PEC_I2C1_CR1_bit at I2C1_CR1.B12;
    sbit  POS_I2C1_CR1_bit at I2C1_CR1.B11;
    sbit  ACK_I2C1_CR1_bit at I2C1_CR1.B10;
    sbit  STOP_I2C1_CR1_bit at I2C1_CR1.B9;
    sbit  START_I2C1_CR1_bit at I2C1_CR1.B8;
    sbit  NOSTRETCH_I2C1_CR1_bit at I2C1_CR1.B7;
    sbit  ENGC_I2C1_CR1_bit at I2C1_CR1.B6;
    sbit  ENPEC_I2C1_CR1_bit at I2C1_CR1.B5;
    sbit  ENARP_I2C1_CR1_bit at I2C1_CR1.B4;
    sbit  SMBTYPE_I2C1_CR1_bit at I2C1_CR1.B3;
    sbit  SMBUS_I2C1_CR1_bit at I2C1_CR1.B1;
    sbit  PE_I2C1_CR1_bit at I2C1_CR1.B0;

sfr unsigned long   volatile I2C1_CR2             absolute 0x40005404;
    sbit  LAST_I2C1_CR2_bit at I2C1_CR2.B12;
    sbit  DMAEN_I2C1_CR2_bit at I2C1_CR2.B11;
    sbit  ITBUFEN_I2C1_CR2_bit at I2C1_CR2.B10;
    sbit  ITEVTEN_I2C1_CR2_bit at I2C1_CR2.B9;
    sbit  ITERREN_I2C1_CR2_bit at I2C1_CR2.B8;
    sbit  FREQ0_I2C1_CR2_bit at I2C1_CR2.B0;
    sbit  FREQ1_I2C1_CR2_bit at I2C1_CR2.B1;
    sbit  FREQ2_I2C1_CR2_bit at I2C1_CR2.B2;
    sbit  FREQ3_I2C1_CR2_bit at I2C1_CR2.B3;
    sbit  FREQ4_I2C1_CR2_bit at I2C1_CR2.B4;
    sbit  FREQ5_I2C1_CR2_bit at I2C1_CR2.B5;

sfr unsigned long   volatile I2C1_OAR1            absolute 0x40005408;
    sbit  ADDMODE_I2C1_OAR1_bit at I2C1_OAR1.B15;
    sbit  ADD100_I2C1_OAR1_bit at I2C1_OAR1.B8;
    sbit  ADD101_I2C1_OAR1_bit at I2C1_OAR1.B9;
    sbit  ADD70_I2C1_OAR1_bit at I2C1_OAR1.B1;
    sbit  ADD71_I2C1_OAR1_bit at I2C1_OAR1.B2;
    sbit  ADD72_I2C1_OAR1_bit at I2C1_OAR1.B3;
    sbit  ADD73_I2C1_OAR1_bit at I2C1_OAR1.B4;
    sbit  ADD74_I2C1_OAR1_bit at I2C1_OAR1.B5;
    sbit  ADD75_I2C1_OAR1_bit at I2C1_OAR1.B6;
    sbit  ADD76_I2C1_OAR1_bit at I2C1_OAR1.B7;
    sbit  ADD0_I2C1_OAR1_bit at I2C1_OAR1.B0;

sfr unsigned long   volatile I2C1_OAR2            absolute 0x4000540C;
    sbit  ADD20_I2C1_OAR2_bit at I2C1_OAR2.B1;
    sbit  ADD21_I2C1_OAR2_bit at I2C1_OAR2.B2;
    sbit  ADD22_I2C1_OAR2_bit at I2C1_OAR2.B3;
    sbit  ADD23_I2C1_OAR2_bit at I2C1_OAR2.B4;
    sbit  ADD24_I2C1_OAR2_bit at I2C1_OAR2.B5;
    sbit  ADD25_I2C1_OAR2_bit at I2C1_OAR2.B6;
    sbit  ADD26_I2C1_OAR2_bit at I2C1_OAR2.B7;
    sbit  ENDUAL_I2C1_OAR2_bit at I2C1_OAR2.B0;

sfr unsigned long   volatile I2C1_DR              absolute 0x40005410;
    sbit  DR0_I2C1_DR_bit at I2C1_DR.B0;
    sbit  DR1_I2C1_DR_bit at I2C1_DR.B1;
    sbit  DR2_I2C1_DR_bit at I2C1_DR.B2;
    sbit  DR3_I2C1_DR_bit at I2C1_DR.B3;
    sbit  DR4_I2C1_DR_bit at I2C1_DR.B4;
    sbit  DR5_I2C1_DR_bit at I2C1_DR.B5;
    sbit  DR6_I2C1_DR_bit at I2C1_DR.B6;
    sbit  DR7_I2C1_DR_bit at I2C1_DR.B7;

sfr unsigned long   volatile I2C1_SR1             absolute 0x40005414;
    sbit  SMBALERT_I2C1_SR1_bit at I2C1_SR1.B15;
    sbit  TIMEOUT_I2C1_SR1_bit at I2C1_SR1.B14;
    sbit  PECERR_I2C1_SR1_bit at I2C1_SR1.B12;
    sbit  OVR_I2C1_SR1_bit at I2C1_SR1.B11;
    sbit  AF_I2C1_SR1_bit at I2C1_SR1.B10;
    sbit  ARLO_I2C1_SR1_bit at I2C1_SR1.B9;
    sbit  BERR_I2C1_SR1_bit at I2C1_SR1.B8;
    sbit  TxE_I2C1_SR1_bit at I2C1_SR1.B7;
    sbit  RxNE_I2C1_SR1_bit at I2C1_SR1.B6;
    sbit  STOPF_I2C1_SR1_bit at I2C1_SR1.B4;
    sbit  ADD10_I2C1_SR1_bit at I2C1_SR1.B3;
    sbit  BTF_I2C1_SR1_bit at I2C1_SR1.B2;
    sbit  ADDR_I2C1_SR1_bit at I2C1_SR1.B1;
    sbit  SB_I2C1_SR1_bit at I2C1_SR1.B0;

sfr unsigned long   volatile I2C1_SR2             absolute 0x40005418;
    sbit  PEC0_I2C1_SR2_bit at I2C1_SR2.B8;
    sbit  PEC1_I2C1_SR2_bit at I2C1_SR2.B9;
    sbit  PEC2_I2C1_SR2_bit at I2C1_SR2.B10;
    sbit  PEC3_I2C1_SR2_bit at I2C1_SR2.B11;
    sbit  PEC4_I2C1_SR2_bit at I2C1_SR2.B12;
    sbit  PEC5_I2C1_SR2_bit at I2C1_SR2.B13;
    sbit  PEC6_I2C1_SR2_bit at I2C1_SR2.B14;
    sbit  PEC7_I2C1_SR2_bit at I2C1_SR2.B15;
    sbit  DUALF_I2C1_SR2_bit at I2C1_SR2.B7;
    sbit  SMBHOST_I2C1_SR2_bit at I2C1_SR2.B6;
    sbit  SMBDEFAULT_I2C1_SR2_bit at I2C1_SR2.B5;
    sbit  GENCALL_I2C1_SR2_bit at I2C1_SR2.B4;
    sbit  TRA_I2C1_SR2_bit at I2C1_SR2.B2;
    sbit  BUSY_I2C1_SR2_bit at I2C1_SR2.B1;
    sbit  MSL_I2C1_SR2_bit at I2C1_SR2.B0;

sfr unsigned long   volatile I2C1_CCR             absolute 0x4000541C;
    sbit  F_S_I2C1_CCR_bit at I2C1_CCR.B15;
    sbit  DUTY_I2C1_CCR_bit at I2C1_CCR.B14;
    sbit  CCR0_I2C1_CCR_bit at I2C1_CCR.B0;
    sbit  CCR1_I2C1_CCR_bit at I2C1_CCR.B1;
    sbit  CCR2_I2C1_CCR_bit at I2C1_CCR.B2;
    sbit  CCR3_I2C1_CCR_bit at I2C1_CCR.B3;
    sbit  CCR4_I2C1_CCR_bit at I2C1_CCR.B4;
    sbit  CCR5_I2C1_CCR_bit at I2C1_CCR.B5;
    sbit  CCR6_I2C1_CCR_bit at I2C1_CCR.B6;
    sbit  CCR7_I2C1_CCR_bit at I2C1_CCR.B7;
    sbit  CCR8_I2C1_CCR_bit at I2C1_CCR.B8;
    sbit  CCR9_I2C1_CCR_bit at I2C1_CCR.B9;
    sbit  CCR10_I2C1_CCR_bit at I2C1_CCR.B10;
    sbit  CCR11_I2C1_CCR_bit at I2C1_CCR.B11;

sfr unsigned long   volatile I2C1_TRISE           absolute 0x40005420;
    sbit  TRISE0_I2C1_TRISE_bit at I2C1_TRISE.B0;
    sbit  TRISE1_I2C1_TRISE_bit at I2C1_TRISE.B1;
    sbit  TRISE2_I2C1_TRISE_bit at I2C1_TRISE.B2;
    sbit  TRISE3_I2C1_TRISE_bit at I2C1_TRISE.B3;
    sbit  TRISE4_I2C1_TRISE_bit at I2C1_TRISE.B4;
    sbit  TRISE5_I2C1_TRISE_bit at I2C1_TRISE.B5;

sfr unsigned long   volatile I2S2ext_CR1          absolute 0x40003400;
    const register unsigned short int BIDIMODE = 15;
    sbit  BIDIMODE_bit at I2S2ext_CR1.B15;
    const register unsigned short int BIDIOE = 14;
    sbit  BIDIOE_bit at I2S2ext_CR1.B14;
    sbit  CRCEN_I2S2ext_CR1_bit at I2S2ext_CR1.B13;
    const register unsigned short int CRCNEXT = 12;
    sbit  CRCNEXT_bit at I2S2ext_CR1.B12;
    const register unsigned short int DFF = 11;
    sbit  DFF_bit at I2S2ext_CR1.B11;
    const register unsigned short int RXONLY = 10;
    sbit  RXONLY_bit at I2S2ext_CR1.B10;
    const register unsigned short int SSM = 9;
    sbit  SSM_bit at I2S2ext_CR1.B9;
    const register unsigned short int SSI = 8;
    sbit  SSI_bit at I2S2ext_CR1.B8;
    const register unsigned short int LSBFIRST = 7;
    sbit  LSBFIRST_bit at I2S2ext_CR1.B7;
    const register unsigned short int SPE = 6;
    sbit  SPE_bit at I2S2ext_CR1.B6;
    sbit  BR0_I2S2ext_CR1_bit at I2S2ext_CR1.B3;
    sbit  BR1_I2S2ext_CR1_bit at I2S2ext_CR1.B4;
    sbit  BR2_I2S2ext_CR1_bit at I2S2ext_CR1.B5;
    const register unsigned short int MSTR = 2;
    sbit  MSTR_bit at I2S2ext_CR1.B2;
    sbit  CPOL_I2S2ext_CR1_bit at I2S2ext_CR1.B1;
    sbit  CPHA_I2S2ext_CR1_bit at I2S2ext_CR1.B0;

sfr unsigned long   volatile I2S2ext_CR2          absolute 0x40003404;
    sbit  TXEIE_I2S2ext_CR2_bit at I2S2ext_CR2.B7;
    sbit  RXNEIE_I2S2ext_CR2_bit at I2S2ext_CR2.B6;
    sbit  ERRIE_I2S2ext_CR2_bit at I2S2ext_CR2.B5;
    const register unsigned short int FRF = 4;
    sbit  FRF_bit at I2S2ext_CR2.B4;
    const register unsigned short int SSOE = 2;
    sbit  SSOE_bit at I2S2ext_CR2.B2;
    const register unsigned short int TXDMAEN = 1;
    sbit  TXDMAEN_bit at I2S2ext_CR2.B1;
    const register unsigned short int RXDMAEN = 0;
    sbit  RXDMAEN_bit at I2S2ext_CR2.B0;

sfr unsigned long   volatile I2S2ext_SR           absolute 0x40003408;
    const register unsigned short int TIFRFE = 8;
    sbit  TIFRFE_bit at I2S2ext_SR.B8;
    sbit  BSY_I2S2ext_SR_bit at I2S2ext_SR.B7;
    sbit  OVR_I2S2ext_SR_bit at I2S2ext_SR.B6;
    const register unsigned short int MODF_ = 5;
    sbit  MODF_bit at I2S2ext_SR.B5;
    const register unsigned short int CRCERR = 4;
    sbit  CRCERR_bit at I2S2ext_SR.B4;
    const register unsigned short int UDR = 3;
    sbit  UDR_bit at I2S2ext_SR.B3;
    const register unsigned short int CHSIDE = 2;
    sbit  CHSIDE_bit at I2S2ext_SR.B2;
    sbit  TXE_I2S2ext_SR_bit at I2S2ext_SR.B1;
    sbit  RXNE_I2S2ext_SR_bit at I2S2ext_SR.B0;

sfr unsigned long   volatile I2S2ext_DR           absolute 0x4000340C;
    sbit  DR0_I2S2ext_DR_bit at I2S2ext_DR.B0;
    sbit  DR1_I2S2ext_DR_bit at I2S2ext_DR.B1;
    sbit  DR2_I2S2ext_DR_bit at I2S2ext_DR.B2;
    sbit  DR3_I2S2ext_DR_bit at I2S2ext_DR.B3;
    sbit  DR4_I2S2ext_DR_bit at I2S2ext_DR.B4;
    sbit  DR5_I2S2ext_DR_bit at I2S2ext_DR.B5;
    sbit  DR6_I2S2ext_DR_bit at I2S2ext_DR.B6;
    sbit  DR7_I2S2ext_DR_bit at I2S2ext_DR.B7;
    sbit  DR8_I2S2ext_DR_bit at I2S2ext_DR.B8;
    sbit  DR9_I2S2ext_DR_bit at I2S2ext_DR.B9;
    sbit  DR10_I2S2ext_DR_bit at I2S2ext_DR.B10;
    sbit  DR11_I2S2ext_DR_bit at I2S2ext_DR.B11;
    sbit  DR12_I2S2ext_DR_bit at I2S2ext_DR.B12;
    sbit  DR13_I2S2ext_DR_bit at I2S2ext_DR.B13;
    sbit  DR14_I2S2ext_DR_bit at I2S2ext_DR.B14;
    sbit  DR15_I2S2ext_DR_bit at I2S2ext_DR.B15;

sfr unsigned long   volatile I2S2ext_CRCPR        absolute 0x40003410;
    const register unsigned short int CRCPOLY0 = 0;
    sbit  CRCPOLY0_bit at I2S2ext_CRCPR.B0;
    const register unsigned short int CRCPOLY1 = 1;
    sbit  CRCPOLY1_bit at I2S2ext_CRCPR.B1;
    const register unsigned short int CRCPOLY2 = 2;
    sbit  CRCPOLY2_bit at I2S2ext_CRCPR.B2;
    const register unsigned short int CRCPOLY3 = 3;
    sbit  CRCPOLY3_bit at I2S2ext_CRCPR.B3;
    const register unsigned short int CRCPOLY4 = 4;
    sbit  CRCPOLY4_bit at I2S2ext_CRCPR.B4;
    const register unsigned short int CRCPOLY5 = 5;
    sbit  CRCPOLY5_bit at I2S2ext_CRCPR.B5;
    const register unsigned short int CRCPOLY6 = 6;
    sbit  CRCPOLY6_bit at I2S2ext_CRCPR.B6;
    const register unsigned short int CRCPOLY7 = 7;
    sbit  CRCPOLY7_bit at I2S2ext_CRCPR.B7;
    const register unsigned short int CRCPOLY8 = 8;
    sbit  CRCPOLY8_bit at I2S2ext_CRCPR.B8;
    const register unsigned short int CRCPOLY9 = 9;
    sbit  CRCPOLY9_bit at I2S2ext_CRCPR.B9;
    const register unsigned short int CRCPOLY10 = 10;
    sbit  CRCPOLY10_bit at I2S2ext_CRCPR.B10;
    const register unsigned short int CRCPOLY11 = 11;
    sbit  CRCPOLY11_bit at I2S2ext_CRCPR.B11;
    const register unsigned short int CRCPOLY12 = 12;
    sbit  CRCPOLY12_bit at I2S2ext_CRCPR.B12;
    const register unsigned short int CRCPOLY13 = 13;
    sbit  CRCPOLY13_bit at I2S2ext_CRCPR.B13;
    const register unsigned short int CRCPOLY14 = 14;
    sbit  CRCPOLY14_bit at I2S2ext_CRCPR.B14;
    const register unsigned short int CRCPOLY15 = 15;
    sbit  CRCPOLY15_bit at I2S2ext_CRCPR.B15;

sfr unsigned long   volatile I2S2ext_RXCRCR       absolute 0x40003414;
    const register unsigned short int RxCRC0 = 0;
    sbit  RxCRC0_bit at I2S2ext_RXCRCR.B0;
    const register unsigned short int RxCRC1 = 1;
    sbit  RxCRC1_bit at I2S2ext_RXCRCR.B1;
    const register unsigned short int RxCRC2 = 2;
    sbit  RxCRC2_bit at I2S2ext_RXCRCR.B2;
    const register unsigned short int RxCRC3 = 3;
    sbit  RxCRC3_bit at I2S2ext_RXCRCR.B3;
    const register unsigned short int RxCRC4 = 4;
    sbit  RxCRC4_bit at I2S2ext_RXCRCR.B4;
    const register unsigned short int RxCRC5 = 5;
    sbit  RxCRC5_bit at I2S2ext_RXCRCR.B5;
    const register unsigned short int RxCRC6 = 6;
    sbit  RxCRC6_bit at I2S2ext_RXCRCR.B6;
    const register unsigned short int RxCRC7 = 7;
    sbit  RxCRC7_bit at I2S2ext_RXCRCR.B7;
    const register unsigned short int RxCRC8 = 8;
    sbit  RxCRC8_bit at I2S2ext_RXCRCR.B8;
    const register unsigned short int RxCRC9 = 9;
    sbit  RxCRC9_bit at I2S2ext_RXCRCR.B9;
    const register unsigned short int RxCRC10 = 10;
    sbit  RxCRC10_bit at I2S2ext_RXCRCR.B10;
    const register unsigned short int RxCRC11 = 11;
    sbit  RxCRC11_bit at I2S2ext_RXCRCR.B11;
    const register unsigned short int RxCRC12 = 12;
    sbit  RxCRC12_bit at I2S2ext_RXCRCR.B12;
    const register unsigned short int RxCRC13 = 13;
    sbit  RxCRC13_bit at I2S2ext_RXCRCR.B13;
    const register unsigned short int RxCRC14 = 14;
    sbit  RxCRC14_bit at I2S2ext_RXCRCR.B14;
    const register unsigned short int RxCRC15 = 15;
    sbit  RxCRC15_bit at I2S2ext_RXCRCR.B15;

sfr unsigned long   volatile I2S2ext_TXCRCR       absolute 0x40003418;
    const register unsigned short int TxCRC0 = 0;
    sbit  TxCRC0_bit at I2S2ext_TXCRCR.B0;
    const register unsigned short int TxCRC1 = 1;
    sbit  TxCRC1_bit at I2S2ext_TXCRCR.B1;
    const register unsigned short int TxCRC2 = 2;
    sbit  TxCRC2_bit at I2S2ext_TXCRCR.B2;
    const register unsigned short int TxCRC3 = 3;
    sbit  TxCRC3_bit at I2S2ext_TXCRCR.B3;
    const register unsigned short int TxCRC4 = 4;
    sbit  TxCRC4_bit at I2S2ext_TXCRCR.B4;
    const register unsigned short int TxCRC5 = 5;
    sbit  TxCRC5_bit at I2S2ext_TXCRCR.B5;
    const register unsigned short int TxCRC6 = 6;
    sbit  TxCRC6_bit at I2S2ext_TXCRCR.B6;
    const register unsigned short int TxCRC7 = 7;
    sbit  TxCRC7_bit at I2S2ext_TXCRCR.B7;
    const register unsigned short int TxCRC8 = 8;
    sbit  TxCRC8_bit at I2S2ext_TXCRCR.B8;
    const register unsigned short int TxCRC9 = 9;
    sbit  TxCRC9_bit at I2S2ext_TXCRCR.B9;
    const register unsigned short int TxCRC10 = 10;
    sbit  TxCRC10_bit at I2S2ext_TXCRCR.B10;
    const register unsigned short int TxCRC11 = 11;
    sbit  TxCRC11_bit at I2S2ext_TXCRCR.B11;
    const register unsigned short int TxCRC12 = 12;
    sbit  TxCRC12_bit at I2S2ext_TXCRCR.B12;
    const register unsigned short int TxCRC13 = 13;
    sbit  TxCRC13_bit at I2S2ext_TXCRCR.B13;
    const register unsigned short int TxCRC14 = 14;
    sbit  TxCRC14_bit at I2S2ext_TXCRCR.B14;
    const register unsigned short int TxCRC15 = 15;
    sbit  TxCRC15_bit at I2S2ext_TXCRCR.B15;

sfr unsigned long   volatile I2S2ext_I2SCFGR      absolute 0x4000341C;
    const register unsigned short int I2SMOD = 11;
    sbit  I2SMOD_bit at I2S2ext_I2SCFGR.B11;
    const register unsigned short int I2SE = 10;
    sbit  I2SE_bit at I2S2ext_I2SCFGR.B10;
    const register unsigned short int I2SCFG0 = 8;
    sbit  I2SCFG0_bit at I2S2ext_I2SCFGR.B8;
    const register unsigned short int I2SCFG1 = 9;
    sbit  I2SCFG1_bit at I2S2ext_I2SCFGR.B9;
    const register unsigned short int PCMSYNC = 7;
    sbit  PCMSYNC_bit at I2S2ext_I2SCFGR.B7;
    const register unsigned short int I2SSTD0 = 4;
    sbit  I2SSTD0_bit at I2S2ext_I2SCFGR.B4;
    const register unsigned short int I2SSTD1 = 5;
    sbit  I2SSTD1_bit at I2S2ext_I2SCFGR.B5;
    const register unsigned short int CKPOL = 3;
    sbit  CKPOL_bit at I2S2ext_I2SCFGR.B3;
    const register unsigned short int DATLEN0 = 1;
    sbit  DATLEN0_bit at I2S2ext_I2SCFGR.B1;
    const register unsigned short int DATLEN1 = 2;
    sbit  DATLEN1_bit at I2S2ext_I2SCFGR.B2;
    const register unsigned short int CHLEN = 0;
    sbit  CHLEN_bit at I2S2ext_I2SCFGR.B0;

sfr unsigned long   volatile I2S2ext_I2SPR        absolute 0x40003420;
    const register unsigned short int MCKOE = 9;
    sbit  MCKOE_bit at I2S2ext_I2SPR.B9;
    const register unsigned short int ODD = 8;
    sbit  ODD_bit at I2S2ext_I2SPR.B8;
    const register unsigned short int I2SDIV0 = 0;
    sbit  I2SDIV0_bit at I2S2ext_I2SPR.B0;
    const register unsigned short int I2SDIV1 = 1;
    sbit  I2SDIV1_bit at I2S2ext_I2SPR.B1;
    const register unsigned short int I2SDIV2 = 2;
    sbit  I2SDIV2_bit at I2S2ext_I2SPR.B2;
    const register unsigned short int I2SDIV3 = 3;
    sbit  I2SDIV3_bit at I2S2ext_I2SPR.B3;
    const register unsigned short int I2SDIV4 = 4;
    sbit  I2SDIV4_bit at I2S2ext_I2SPR.B4;
    const register unsigned short int I2SDIV5 = 5;
    sbit  I2SDIV5_bit at I2S2ext_I2SPR.B5;
    const register unsigned short int I2SDIV6 = 6;
    sbit  I2SDIV6_bit at I2S2ext_I2SPR.B6;
    const register unsigned short int I2SDIV7 = 7;
    sbit  I2SDIV7_bit at I2S2ext_I2SPR.B7;

sfr unsigned long   volatile I2S3ext_CR1          absolute 0x40004000;
    sbit  BIDIMODE_I2S3ext_CR1_bit at I2S3ext_CR1.B15;
    sbit  BIDIOE_I2S3ext_CR1_bit at I2S3ext_CR1.B14;
    sbit  CRCEN_I2S3ext_CR1_bit at I2S3ext_CR1.B13;
    sbit  CRCNEXT_I2S3ext_CR1_bit at I2S3ext_CR1.B12;
    sbit  DFF_I2S3ext_CR1_bit at I2S3ext_CR1.B11;
    sbit  RXONLY_I2S3ext_CR1_bit at I2S3ext_CR1.B10;
    sbit  SSM_I2S3ext_CR1_bit at I2S3ext_CR1.B9;
    sbit  SSI_I2S3ext_CR1_bit at I2S3ext_CR1.B8;
    sbit  LSBFIRST_I2S3ext_CR1_bit at I2S3ext_CR1.B7;
    sbit  SPE_I2S3ext_CR1_bit at I2S3ext_CR1.B6;
    sbit  BR0_I2S3ext_CR1_bit at I2S3ext_CR1.B3;
    sbit  BR1_I2S3ext_CR1_bit at I2S3ext_CR1.B4;
    sbit  BR2_I2S3ext_CR1_bit at I2S3ext_CR1.B5;
    sbit  MSTR_I2S3ext_CR1_bit at I2S3ext_CR1.B2;
    sbit  CPOL_I2S3ext_CR1_bit at I2S3ext_CR1.B1;
    sbit  CPHA_I2S3ext_CR1_bit at I2S3ext_CR1.B0;

sfr unsigned long   volatile I2S3ext_CR2          absolute 0x40004004;
    sbit  TXEIE_I2S3ext_CR2_bit at I2S3ext_CR2.B7;
    sbit  RXNEIE_I2S3ext_CR2_bit at I2S3ext_CR2.B6;
    sbit  ERRIE_I2S3ext_CR2_bit at I2S3ext_CR2.B5;
    sbit  FRF_I2S3ext_CR2_bit at I2S3ext_CR2.B4;
    sbit  SSOE_I2S3ext_CR2_bit at I2S3ext_CR2.B2;
    sbit  TXDMAEN_I2S3ext_CR2_bit at I2S3ext_CR2.B1;
    sbit  RXDMAEN_I2S3ext_CR2_bit at I2S3ext_CR2.B0;

sfr unsigned long   volatile I2S3ext_SR           absolute 0x40004008;
    sbit  TIFRFE_I2S3ext_SR_bit at I2S3ext_SR.B8;
    sbit  BSY_I2S3ext_SR_bit at I2S3ext_SR.B7;
    sbit  OVR_I2S3ext_SR_bit at I2S3ext_SR.B6;
    sbit  MODF_I2S3ext_SR_bit at I2S3ext_SR.B5;
    sbit  CRCERR_I2S3ext_SR_bit at I2S3ext_SR.B4;
    sbit  UDR_I2S3ext_SR_bit at I2S3ext_SR.B3;
    sbit  CHSIDE_I2S3ext_SR_bit at I2S3ext_SR.B2;
    sbit  TXE_I2S3ext_SR_bit at I2S3ext_SR.B1;
    sbit  RXNE_I2S3ext_SR_bit at I2S3ext_SR.B0;

sfr unsigned long   volatile I2S3ext_DR           absolute 0x4000400C;
    sbit  DR0_I2S3ext_DR_bit at I2S3ext_DR.B0;
    sbit  DR1_I2S3ext_DR_bit at I2S3ext_DR.B1;
    sbit  DR2_I2S3ext_DR_bit at I2S3ext_DR.B2;
    sbit  DR3_I2S3ext_DR_bit at I2S3ext_DR.B3;
    sbit  DR4_I2S3ext_DR_bit at I2S3ext_DR.B4;
    sbit  DR5_I2S3ext_DR_bit at I2S3ext_DR.B5;
    sbit  DR6_I2S3ext_DR_bit at I2S3ext_DR.B6;
    sbit  DR7_I2S3ext_DR_bit at I2S3ext_DR.B7;
    sbit  DR8_I2S3ext_DR_bit at I2S3ext_DR.B8;
    sbit  DR9_I2S3ext_DR_bit at I2S3ext_DR.B9;
    sbit  DR10_I2S3ext_DR_bit at I2S3ext_DR.B10;
    sbit  DR11_I2S3ext_DR_bit at I2S3ext_DR.B11;
    sbit  DR12_I2S3ext_DR_bit at I2S3ext_DR.B12;
    sbit  DR13_I2S3ext_DR_bit at I2S3ext_DR.B13;
    sbit  DR14_I2S3ext_DR_bit at I2S3ext_DR.B14;
    sbit  DR15_I2S3ext_DR_bit at I2S3ext_DR.B15;

sfr unsigned long   volatile I2S3ext_CRCPR        absolute 0x40004010;
    sbit  CRCPOLY0_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B0;
    sbit  CRCPOLY1_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B1;
    sbit  CRCPOLY2_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B2;
    sbit  CRCPOLY3_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B3;
    sbit  CRCPOLY4_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B4;
    sbit  CRCPOLY5_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B5;
    sbit  CRCPOLY6_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B6;
    sbit  CRCPOLY7_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B7;
    sbit  CRCPOLY8_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B8;
    sbit  CRCPOLY9_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B9;
    sbit  CRCPOLY10_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B10;
    sbit  CRCPOLY11_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B11;
    sbit  CRCPOLY12_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B12;
    sbit  CRCPOLY13_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B13;
    sbit  CRCPOLY14_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B14;
    sbit  CRCPOLY15_I2S3ext_CRCPR_bit at I2S3ext_CRCPR.B15;

sfr unsigned long   volatile I2S3ext_RXCRCR       absolute 0x40004014;
    sbit  RxCRC0_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B0;
    sbit  RxCRC1_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B1;
    sbit  RxCRC2_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B2;
    sbit  RxCRC3_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B3;
    sbit  RxCRC4_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B4;
    sbit  RxCRC5_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B5;
    sbit  RxCRC6_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B6;
    sbit  RxCRC7_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B7;
    sbit  RxCRC8_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B8;
    sbit  RxCRC9_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B9;
    sbit  RxCRC10_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B10;
    sbit  RxCRC11_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B11;
    sbit  RxCRC12_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B12;
    sbit  RxCRC13_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B13;
    sbit  RxCRC14_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B14;
    sbit  RxCRC15_I2S3ext_RXCRCR_bit at I2S3ext_RXCRCR.B15;

sfr unsigned long   volatile I2S3ext_TXCRCR       absolute 0x40004018;
    sbit  TxCRC0_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B0;
    sbit  TxCRC1_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B1;
    sbit  TxCRC2_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B2;
    sbit  TxCRC3_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B3;
    sbit  TxCRC4_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B4;
    sbit  TxCRC5_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B5;
    sbit  TxCRC6_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B6;
    sbit  TxCRC7_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B7;
    sbit  TxCRC8_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B8;
    sbit  TxCRC9_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B9;
    sbit  TxCRC10_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B10;
    sbit  TxCRC11_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B11;
    sbit  TxCRC12_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B12;
    sbit  TxCRC13_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B13;
    sbit  TxCRC14_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B14;
    sbit  TxCRC15_I2S3ext_TXCRCR_bit at I2S3ext_TXCRCR.B15;

sfr unsigned long   volatile I2S3ext_I2SCFGR      absolute 0x4000401C;
    sbit  I2SMOD_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B11;
    sbit  I2SE_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B10;
    sbit  I2SCFG0_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B8;
    sbit  I2SCFG1_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B9;
    sbit  PCMSYNC_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B7;
    sbit  I2SSTD0_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B4;
    sbit  I2SSTD1_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B5;
    sbit  CKPOL_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B3;
    sbit  DATLEN0_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B1;
    sbit  DATLEN1_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B2;
    sbit  CHLEN_I2S3ext_I2SCFGR_bit at I2S3ext_I2SCFGR.B0;

sfr unsigned long   volatile I2S3ext_I2SPR        absolute 0x40004020;
    sbit  MCKOE_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B9;
    sbit  ODD_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B8;
    sbit  I2SDIV0_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B0;
    sbit  I2SDIV1_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B1;
    sbit  I2SDIV2_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B2;
    sbit  I2SDIV3_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B3;
    sbit  I2SDIV4_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B4;
    sbit  I2SDIV5_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B5;
    sbit  I2SDIV6_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B6;
    sbit  I2SDIV7_I2S3ext_I2SPR_bit at I2S3ext_I2SPR.B7;

sfr unsigned long   volatile SPI1_CR1             absolute 0x40013000;
    sbit  BIDIMODE_SPI1_CR1_bit at SPI1_CR1.B15;
    sbit  BIDIOE_SPI1_CR1_bit at SPI1_CR1.B14;
    sbit  CRCEN_SPI1_CR1_bit at SPI1_CR1.B13;
    sbit  CRCNEXT_SPI1_CR1_bit at SPI1_CR1.B12;
    sbit  DFF_SPI1_CR1_bit at SPI1_CR1.B11;
    sbit  RXONLY_SPI1_CR1_bit at SPI1_CR1.B10;
    sbit  SSM_SPI1_CR1_bit at SPI1_CR1.B9;
    sbit  SSI_SPI1_CR1_bit at SPI1_CR1.B8;
    sbit  LSBFIRST_SPI1_CR1_bit at SPI1_CR1.B7;
    sbit  SPE_SPI1_CR1_bit at SPI1_CR1.B6;
    sbit  BR0_SPI1_CR1_bit at SPI1_CR1.B3;
    sbit  BR1_SPI1_CR1_bit at SPI1_CR1.B4;
    sbit  BR2_SPI1_CR1_bit at SPI1_CR1.B5;
    sbit  MSTR_SPI1_CR1_bit at SPI1_CR1.B2;
    sbit  CPOL_SPI1_CR1_bit at SPI1_CR1.B1;
    sbit  CPHA_SPI1_CR1_bit at SPI1_CR1.B0;

sfr unsigned long   volatile SPI1_CR2             absolute 0x40013004;
    sbit  TXEIE_SPI1_CR2_bit at SPI1_CR2.B7;
    sbit  RXNEIE_SPI1_CR2_bit at SPI1_CR2.B6;
    sbit  ERRIE_SPI1_CR2_bit at SPI1_CR2.B5;
    sbit  FRF_SPI1_CR2_bit at SPI1_CR2.B4;
    sbit  SSOE_SPI1_CR2_bit at SPI1_CR2.B2;
    sbit  TXDMAEN_SPI1_CR2_bit at SPI1_CR2.B1;
    sbit  RXDMAEN_SPI1_CR2_bit at SPI1_CR2.B0;

sfr unsigned long   volatile SPI1_SR              absolute 0x40013008;
    sbit  TIFRFE_SPI1_SR_bit at SPI1_SR.B8;
    sbit  BSY_SPI1_SR_bit at SPI1_SR.B7;
    sbit  OVR_SPI1_SR_bit at SPI1_SR.B6;
    sbit  MODF_SPI1_SR_bit at SPI1_SR.B5;
    sbit  CRCERR_SPI1_SR_bit at SPI1_SR.B4;
    sbit  UDR_SPI1_SR_bit at SPI1_SR.B3;
    sbit  CHSIDE_SPI1_SR_bit at SPI1_SR.B2;
    sbit  TXE_SPI1_SR_bit at SPI1_SR.B1;
    sbit  RXNE_SPI1_SR_bit at SPI1_SR.B0;

sfr unsigned long   volatile SPI1_DR              absolute 0x4001300C;
    sbit  DR0_SPI1_DR_bit at SPI1_DR.B0;
    sbit  DR1_SPI1_DR_bit at SPI1_DR.B1;
    sbit  DR2_SPI1_DR_bit at SPI1_DR.B2;
    sbit  DR3_SPI1_DR_bit at SPI1_DR.B3;
    sbit  DR4_SPI1_DR_bit at SPI1_DR.B4;
    sbit  DR5_SPI1_DR_bit at SPI1_DR.B5;
    sbit  DR6_SPI1_DR_bit at SPI1_DR.B6;
    sbit  DR7_SPI1_DR_bit at SPI1_DR.B7;
    sbit  DR8_SPI1_DR_bit at SPI1_DR.B8;
    sbit  DR9_SPI1_DR_bit at SPI1_DR.B9;
    sbit  DR10_SPI1_DR_bit at SPI1_DR.B10;
    sbit  DR11_SPI1_DR_bit at SPI1_DR.B11;
    sbit  DR12_SPI1_DR_bit at SPI1_DR.B12;
    sbit  DR13_SPI1_DR_bit at SPI1_DR.B13;
    sbit  DR14_SPI1_DR_bit at SPI1_DR.B14;
    sbit  DR15_SPI1_DR_bit at SPI1_DR.B15;

sfr unsigned long   volatile SPI1_CRCPR           absolute 0x40013010;
    sbit  CRCPOLY0_SPI1_CRCPR_bit at SPI1_CRCPR.B0;
    sbit  CRCPOLY1_SPI1_CRCPR_bit at SPI1_CRCPR.B1;
    sbit  CRCPOLY2_SPI1_CRCPR_bit at SPI1_CRCPR.B2;
    sbit  CRCPOLY3_SPI1_CRCPR_bit at SPI1_CRCPR.B3;
    sbit  CRCPOLY4_SPI1_CRCPR_bit at SPI1_CRCPR.B4;
    sbit  CRCPOLY5_SPI1_CRCPR_bit at SPI1_CRCPR.B5;
    sbit  CRCPOLY6_SPI1_CRCPR_bit at SPI1_CRCPR.B6;
    sbit  CRCPOLY7_SPI1_CRCPR_bit at SPI1_CRCPR.B7;
    sbit  CRCPOLY8_SPI1_CRCPR_bit at SPI1_CRCPR.B8;
    sbit  CRCPOLY9_SPI1_CRCPR_bit at SPI1_CRCPR.B9;
    sbit  CRCPOLY10_SPI1_CRCPR_bit at SPI1_CRCPR.B10;
    sbit  CRCPOLY11_SPI1_CRCPR_bit at SPI1_CRCPR.B11;
    sbit  CRCPOLY12_SPI1_CRCPR_bit at SPI1_CRCPR.B12;
    sbit  CRCPOLY13_SPI1_CRCPR_bit at SPI1_CRCPR.B13;
    sbit  CRCPOLY14_SPI1_CRCPR_bit at SPI1_CRCPR.B14;
    sbit  CRCPOLY15_SPI1_CRCPR_bit at SPI1_CRCPR.B15;

sfr unsigned long   volatile SPI1_RXCRCR          absolute 0x40013014;
    sbit  RxCRC0_SPI1_RXCRCR_bit at SPI1_RXCRCR.B0;
    sbit  RxCRC1_SPI1_RXCRCR_bit at SPI1_RXCRCR.B1;
    sbit  RxCRC2_SPI1_RXCRCR_bit at SPI1_RXCRCR.B2;
    sbit  RxCRC3_SPI1_RXCRCR_bit at SPI1_RXCRCR.B3;
    sbit  RxCRC4_SPI1_RXCRCR_bit at SPI1_RXCRCR.B4;
    sbit  RxCRC5_SPI1_RXCRCR_bit at SPI1_RXCRCR.B5;
    sbit  RxCRC6_SPI1_RXCRCR_bit at SPI1_RXCRCR.B6;
    sbit  RxCRC7_SPI1_RXCRCR_bit at SPI1_RXCRCR.B7;
    sbit  RxCRC8_SPI1_RXCRCR_bit at SPI1_RXCRCR.B8;
    sbit  RxCRC9_SPI1_RXCRCR_bit at SPI1_RXCRCR.B9;
    sbit  RxCRC10_SPI1_RXCRCR_bit at SPI1_RXCRCR.B10;
    sbit  RxCRC11_SPI1_RXCRCR_bit at SPI1_RXCRCR.B11;
    sbit  RxCRC12_SPI1_RXCRCR_bit at SPI1_RXCRCR.B12;
    sbit  RxCRC13_SPI1_RXCRCR_bit at SPI1_RXCRCR.B13;
    sbit  RxCRC14_SPI1_RXCRCR_bit at SPI1_RXCRCR.B14;
    sbit  RxCRC15_SPI1_RXCRCR_bit at SPI1_RXCRCR.B15;

sfr unsigned long   volatile SPI1_TXCRCR          absolute 0x40013018;
    sbit  TxCRC0_SPI1_TXCRCR_bit at SPI1_TXCRCR.B0;
    sbit  TxCRC1_SPI1_TXCRCR_bit at SPI1_TXCRCR.B1;
    sbit  TxCRC2_SPI1_TXCRCR_bit at SPI1_TXCRCR.B2;
    sbit  TxCRC3_SPI1_TXCRCR_bit at SPI1_TXCRCR.B3;
    sbit  TxCRC4_SPI1_TXCRCR_bit at SPI1_TXCRCR.B4;
    sbit  TxCRC5_SPI1_TXCRCR_bit at SPI1_TXCRCR.B5;
    sbit  TxCRC6_SPI1_TXCRCR_bit at SPI1_TXCRCR.B6;
    sbit  TxCRC7_SPI1_TXCRCR_bit at SPI1_TXCRCR.B7;
    sbit  TxCRC8_SPI1_TXCRCR_bit at SPI1_TXCRCR.B8;
    sbit  TxCRC9_SPI1_TXCRCR_bit at SPI1_TXCRCR.B9;
    sbit  TxCRC10_SPI1_TXCRCR_bit at SPI1_TXCRCR.B10;
    sbit  TxCRC11_SPI1_TXCRCR_bit at SPI1_TXCRCR.B11;
    sbit  TxCRC12_SPI1_TXCRCR_bit at SPI1_TXCRCR.B12;
    sbit  TxCRC13_SPI1_TXCRCR_bit at SPI1_TXCRCR.B13;
    sbit  TxCRC14_SPI1_TXCRCR_bit at SPI1_TXCRCR.B14;
    sbit  TxCRC15_SPI1_TXCRCR_bit at SPI1_TXCRCR.B15;

sfr unsigned long   volatile SPI1_I2SCFGR         absolute 0x4001301C;
    sbit  I2SMOD_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B11;
    sbit  I2SE_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B10;
    sbit  I2SCFG0_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B8;
    sbit  I2SCFG1_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B9;
    sbit  PCMSYNC_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B7;
    sbit  I2SSTD0_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B4;
    sbit  I2SSTD1_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B5;
    sbit  CKPOL_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B3;
    sbit  DATLEN0_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B1;
    sbit  DATLEN1_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B2;
    sbit  CHLEN_SPI1_I2SCFGR_bit at SPI1_I2SCFGR.B0;

sfr unsigned long   volatile SPI1_I2SPR           absolute 0x40013020;
    sbit  MCKOE_SPI1_I2SPR_bit at SPI1_I2SPR.B9;
    sbit  ODD_SPI1_I2SPR_bit at SPI1_I2SPR.B8;
    sbit  I2SDIV0_SPI1_I2SPR_bit at SPI1_I2SPR.B0;
    sbit  I2SDIV1_SPI1_I2SPR_bit at SPI1_I2SPR.B1;
    sbit  I2SDIV2_SPI1_I2SPR_bit at SPI1_I2SPR.B2;
    sbit  I2SDIV3_SPI1_I2SPR_bit at SPI1_I2SPR.B3;
    sbit  I2SDIV4_SPI1_I2SPR_bit at SPI1_I2SPR.B4;
    sbit  I2SDIV5_SPI1_I2SPR_bit at SPI1_I2SPR.B5;
    sbit  I2SDIV6_SPI1_I2SPR_bit at SPI1_I2SPR.B6;
    sbit  I2SDIV7_SPI1_I2SPR_bit at SPI1_I2SPR.B7;

sfr unsigned long   volatile SPI2_CR1             absolute 0x40003800;
    sbit  BIDIMODE_SPI2_CR1_bit at SPI2_CR1.B15;
    sbit  BIDIOE_SPI2_CR1_bit at SPI2_CR1.B14;
    sbit  CRCEN_SPI2_CR1_bit at SPI2_CR1.B13;
    sbit  CRCNEXT_SPI2_CR1_bit at SPI2_CR1.B12;
    sbit  DFF_SPI2_CR1_bit at SPI2_CR1.B11;
    sbit  RXONLY_SPI2_CR1_bit at SPI2_CR1.B10;
    sbit  SSM_SPI2_CR1_bit at SPI2_CR1.B9;
    sbit  SSI_SPI2_CR1_bit at SPI2_CR1.B8;
    sbit  LSBFIRST_SPI2_CR1_bit at SPI2_CR1.B7;
    sbit  SPE_SPI2_CR1_bit at SPI2_CR1.B6;
    sbit  BR0_SPI2_CR1_bit at SPI2_CR1.B3;
    sbit  BR1_SPI2_CR1_bit at SPI2_CR1.B4;
    sbit  BR2_SPI2_CR1_bit at SPI2_CR1.B5;
    sbit  MSTR_SPI2_CR1_bit at SPI2_CR1.B2;
    sbit  CPOL_SPI2_CR1_bit at SPI2_CR1.B1;
    sbit  CPHA_SPI2_CR1_bit at SPI2_CR1.B0;

sfr unsigned long   volatile SPI2_CR2             absolute 0x40003804;
    sbit  TXEIE_SPI2_CR2_bit at SPI2_CR2.B7;
    sbit  RXNEIE_SPI2_CR2_bit at SPI2_CR2.B6;
    sbit  ERRIE_SPI2_CR2_bit at SPI2_CR2.B5;
    sbit  FRF_SPI2_CR2_bit at SPI2_CR2.B4;
    sbit  SSOE_SPI2_CR2_bit at SPI2_CR2.B2;
    sbit  TXDMAEN_SPI2_CR2_bit at SPI2_CR2.B1;
    sbit  RXDMAEN_SPI2_CR2_bit at SPI2_CR2.B0;

sfr unsigned long   volatile SPI2_SR              absolute 0x40003808;
    sbit  TIFRFE_SPI2_SR_bit at SPI2_SR.B8;
    sbit  BSY_SPI2_SR_bit at SPI2_SR.B7;
    sbit  OVR_SPI2_SR_bit at SPI2_SR.B6;
    sbit  MODF_SPI2_SR_bit at SPI2_SR.B5;
    sbit  CRCERR_SPI2_SR_bit at SPI2_SR.B4;
    sbit  UDR_SPI2_SR_bit at SPI2_SR.B3;
    sbit  CHSIDE_SPI2_SR_bit at SPI2_SR.B2;
    sbit  TXE_SPI2_SR_bit at SPI2_SR.B1;
    sbit  RXNE_SPI2_SR_bit at SPI2_SR.B0;

sfr unsigned long   volatile SPI2_DR              absolute 0x4000380C;
    sbit  DR0_SPI2_DR_bit at SPI2_DR.B0;
    sbit  DR1_SPI2_DR_bit at SPI2_DR.B1;
    sbit  DR2_SPI2_DR_bit at SPI2_DR.B2;
    sbit  DR3_SPI2_DR_bit at SPI2_DR.B3;
    sbit  DR4_SPI2_DR_bit at SPI2_DR.B4;
    sbit  DR5_SPI2_DR_bit at SPI2_DR.B5;
    sbit  DR6_SPI2_DR_bit at SPI2_DR.B6;
    sbit  DR7_SPI2_DR_bit at SPI2_DR.B7;
    sbit  DR8_SPI2_DR_bit at SPI2_DR.B8;
    sbit  DR9_SPI2_DR_bit at SPI2_DR.B9;
    sbit  DR10_SPI2_DR_bit at SPI2_DR.B10;
    sbit  DR11_SPI2_DR_bit at SPI2_DR.B11;
    sbit  DR12_SPI2_DR_bit at SPI2_DR.B12;
    sbit  DR13_SPI2_DR_bit at SPI2_DR.B13;
    sbit  DR14_SPI2_DR_bit at SPI2_DR.B14;
    sbit  DR15_SPI2_DR_bit at SPI2_DR.B15;

sfr unsigned long   volatile SPI2_CRCPR           absolute 0x40003810;
    sbit  CRCPOLY0_SPI2_CRCPR_bit at SPI2_CRCPR.B0;
    sbit  CRCPOLY1_SPI2_CRCPR_bit at SPI2_CRCPR.B1;
    sbit  CRCPOLY2_SPI2_CRCPR_bit at SPI2_CRCPR.B2;
    sbit  CRCPOLY3_SPI2_CRCPR_bit at SPI2_CRCPR.B3;
    sbit  CRCPOLY4_SPI2_CRCPR_bit at SPI2_CRCPR.B4;
    sbit  CRCPOLY5_SPI2_CRCPR_bit at SPI2_CRCPR.B5;
    sbit  CRCPOLY6_SPI2_CRCPR_bit at SPI2_CRCPR.B6;
    sbit  CRCPOLY7_SPI2_CRCPR_bit at SPI2_CRCPR.B7;
    sbit  CRCPOLY8_SPI2_CRCPR_bit at SPI2_CRCPR.B8;
    sbit  CRCPOLY9_SPI2_CRCPR_bit at SPI2_CRCPR.B9;
    sbit  CRCPOLY10_SPI2_CRCPR_bit at SPI2_CRCPR.B10;
    sbit  CRCPOLY11_SPI2_CRCPR_bit at SPI2_CRCPR.B11;
    sbit  CRCPOLY12_SPI2_CRCPR_bit at SPI2_CRCPR.B12;
    sbit  CRCPOLY13_SPI2_CRCPR_bit at SPI2_CRCPR.B13;
    sbit  CRCPOLY14_SPI2_CRCPR_bit at SPI2_CRCPR.B14;
    sbit  CRCPOLY15_SPI2_CRCPR_bit at SPI2_CRCPR.B15;

sfr unsigned long   volatile SPI2_RXCRCR          absolute 0x40003814;
    sbit  RxCRC0_SPI2_RXCRCR_bit at SPI2_RXCRCR.B0;
    sbit  RxCRC1_SPI2_RXCRCR_bit at SPI2_RXCRCR.B1;
    sbit  RxCRC2_SPI2_RXCRCR_bit at SPI2_RXCRCR.B2;
    sbit  RxCRC3_SPI2_RXCRCR_bit at SPI2_RXCRCR.B3;
    sbit  RxCRC4_SPI2_RXCRCR_bit at SPI2_RXCRCR.B4;
    sbit  RxCRC5_SPI2_RXCRCR_bit at SPI2_RXCRCR.B5;
    sbit  RxCRC6_SPI2_RXCRCR_bit at SPI2_RXCRCR.B6;
    sbit  RxCRC7_SPI2_RXCRCR_bit at SPI2_RXCRCR.B7;
    sbit  RxCRC8_SPI2_RXCRCR_bit at SPI2_RXCRCR.B8;
    sbit  RxCRC9_SPI2_RXCRCR_bit at SPI2_RXCRCR.B9;
    sbit  RxCRC10_SPI2_RXCRCR_bit at SPI2_RXCRCR.B10;
    sbit  RxCRC11_SPI2_RXCRCR_bit at SPI2_RXCRCR.B11;
    sbit  RxCRC12_SPI2_RXCRCR_bit at SPI2_RXCRCR.B12;
    sbit  RxCRC13_SPI2_RXCRCR_bit at SPI2_RXCRCR.B13;
    sbit  RxCRC14_SPI2_RXCRCR_bit at SPI2_RXCRCR.B14;
    sbit  RxCRC15_SPI2_RXCRCR_bit at SPI2_RXCRCR.B15;

sfr unsigned long   volatile SPI2_TXCRCR          absolute 0x40003818;
    sbit  TxCRC0_SPI2_TXCRCR_bit at SPI2_TXCRCR.B0;
    sbit  TxCRC1_SPI2_TXCRCR_bit at SPI2_TXCRCR.B1;
    sbit  TxCRC2_SPI2_TXCRCR_bit at SPI2_TXCRCR.B2;
    sbit  TxCRC3_SPI2_TXCRCR_bit at SPI2_TXCRCR.B3;
    sbit  TxCRC4_SPI2_TXCRCR_bit at SPI2_TXCRCR.B4;
    sbit  TxCRC5_SPI2_TXCRCR_bit at SPI2_TXCRCR.B5;
    sbit  TxCRC6_SPI2_TXCRCR_bit at SPI2_TXCRCR.B6;
    sbit  TxCRC7_SPI2_TXCRCR_bit at SPI2_TXCRCR.B7;
    sbit  TxCRC8_SPI2_TXCRCR_bit at SPI2_TXCRCR.B8;
    sbit  TxCRC9_SPI2_TXCRCR_bit at SPI2_TXCRCR.B9;
    sbit  TxCRC10_SPI2_TXCRCR_bit at SPI2_TXCRCR.B10;
    sbit  TxCRC11_SPI2_TXCRCR_bit at SPI2_TXCRCR.B11;
    sbit  TxCRC12_SPI2_TXCRCR_bit at SPI2_TXCRCR.B12;
    sbit  TxCRC13_SPI2_TXCRCR_bit at SPI2_TXCRCR.B13;
    sbit  TxCRC14_SPI2_TXCRCR_bit at SPI2_TXCRCR.B14;
    sbit  TxCRC15_SPI2_TXCRCR_bit at SPI2_TXCRCR.B15;

sfr unsigned long   volatile SPI2_I2SCFGR         absolute 0x4000381C;
    sbit  I2SMOD_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B11;
    sbit  I2SE_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B10;
    sbit  I2SCFG0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B8;
    sbit  I2SCFG1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B9;
    sbit  PCMSYNC_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B7;
    sbit  I2SSTD0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B4;
    sbit  I2SSTD1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B5;
    sbit  CKPOL_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B3;
    sbit  DATLEN0_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B1;
    sbit  DATLEN1_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B2;
    sbit  CHLEN_SPI2_I2SCFGR_bit at SPI2_I2SCFGR.B0;

sfr unsigned long   volatile SPI2_I2SPR           absolute 0x40003820;
    sbit  MCKOE_SPI2_I2SPR_bit at SPI2_I2SPR.B9;
    sbit  ODD_SPI2_I2SPR_bit at SPI2_I2SPR.B8;
    sbit  I2SDIV0_SPI2_I2SPR_bit at SPI2_I2SPR.B0;
    sbit  I2SDIV1_SPI2_I2SPR_bit at SPI2_I2SPR.B1;
    sbit  I2SDIV2_SPI2_I2SPR_bit at SPI2_I2SPR.B2;
    sbit  I2SDIV3_SPI2_I2SPR_bit at SPI2_I2SPR.B3;
    sbit  I2SDIV4_SPI2_I2SPR_bit at SPI2_I2SPR.B4;
    sbit  I2SDIV5_SPI2_I2SPR_bit at SPI2_I2SPR.B5;
    sbit  I2SDIV6_SPI2_I2SPR_bit at SPI2_I2SPR.B6;
    sbit  I2SDIV7_SPI2_I2SPR_bit at SPI2_I2SPR.B7;

sfr unsigned long   volatile SPI3_CR1             absolute 0x40003C00;
    sbit  BIDIMODE_SPI3_CR1_bit at SPI3_CR1.B15;
    sbit  BIDIOE_SPI3_CR1_bit at SPI3_CR1.B14;
    sbit  CRCEN_SPI3_CR1_bit at SPI3_CR1.B13;
    sbit  CRCNEXT_SPI3_CR1_bit at SPI3_CR1.B12;
    sbit  DFF_SPI3_CR1_bit at SPI3_CR1.B11;
    sbit  RXONLY_SPI3_CR1_bit at SPI3_CR1.B10;
    sbit  SSM_SPI3_CR1_bit at SPI3_CR1.B9;
    sbit  SSI_SPI3_CR1_bit at SPI3_CR1.B8;
    sbit  LSBFIRST_SPI3_CR1_bit at SPI3_CR1.B7;
    sbit  SPE_SPI3_CR1_bit at SPI3_CR1.B6;
    sbit  BR0_SPI3_CR1_bit at SPI3_CR1.B3;
    sbit  BR1_SPI3_CR1_bit at SPI3_CR1.B4;
    sbit  BR2_SPI3_CR1_bit at SPI3_CR1.B5;
    sbit  MSTR_SPI3_CR1_bit at SPI3_CR1.B2;
    sbit  CPOL_SPI3_CR1_bit at SPI3_CR1.B1;
    sbit  CPHA_SPI3_CR1_bit at SPI3_CR1.B0;

sfr unsigned long   volatile SPI3_CR2             absolute 0x40003C04;
    sbit  TXEIE_SPI3_CR2_bit at SPI3_CR2.B7;
    sbit  RXNEIE_SPI3_CR2_bit at SPI3_CR2.B6;
    sbit  ERRIE_SPI3_CR2_bit at SPI3_CR2.B5;
    sbit  FRF_SPI3_CR2_bit at SPI3_CR2.B4;
    sbit  SSOE_SPI3_CR2_bit at SPI3_CR2.B2;
    sbit  TXDMAEN_SPI3_CR2_bit at SPI3_CR2.B1;
    sbit  RXDMAEN_SPI3_CR2_bit at SPI3_CR2.B0;

sfr unsigned long   volatile SPI3_SR              absolute 0x40003C08;
    sbit  TIFRFE_SPI3_SR_bit at SPI3_SR.B8;
    sbit  BSY_SPI3_SR_bit at SPI3_SR.B7;
    sbit  OVR_SPI3_SR_bit at SPI3_SR.B6;
    sbit  MODF_SPI3_SR_bit at SPI3_SR.B5;
    sbit  CRCERR_SPI3_SR_bit at SPI3_SR.B4;
    sbit  UDR_SPI3_SR_bit at SPI3_SR.B3;
    sbit  CHSIDE_SPI3_SR_bit at SPI3_SR.B2;
    sbit  TXE_SPI3_SR_bit at SPI3_SR.B1;
    sbit  RXNE_SPI3_SR_bit at SPI3_SR.B0;

sfr unsigned long   volatile SPI3_DR              absolute 0x40003C0C;
    sbit  DR0_SPI3_DR_bit at SPI3_DR.B0;
    sbit  DR1_SPI3_DR_bit at SPI3_DR.B1;
    sbit  DR2_SPI3_DR_bit at SPI3_DR.B2;
    sbit  DR3_SPI3_DR_bit at SPI3_DR.B3;
    sbit  DR4_SPI3_DR_bit at SPI3_DR.B4;
    sbit  DR5_SPI3_DR_bit at SPI3_DR.B5;
    sbit  DR6_SPI3_DR_bit at SPI3_DR.B6;
    sbit  DR7_SPI3_DR_bit at SPI3_DR.B7;
    sbit  DR8_SPI3_DR_bit at SPI3_DR.B8;
    sbit  DR9_SPI3_DR_bit at SPI3_DR.B9;
    sbit  DR10_SPI3_DR_bit at SPI3_DR.B10;
    sbit  DR11_SPI3_DR_bit at SPI3_DR.B11;
    sbit  DR12_SPI3_DR_bit at SPI3_DR.B12;
    sbit  DR13_SPI3_DR_bit at SPI3_DR.B13;
    sbit  DR14_SPI3_DR_bit at SPI3_DR.B14;
    sbit  DR15_SPI3_DR_bit at SPI3_DR.B15;

sfr unsigned long   volatile SPI3_CRCPR           absolute 0x40003C10;
    sbit  CRCPOLY0_SPI3_CRCPR_bit at SPI3_CRCPR.B0;
    sbit  CRCPOLY1_SPI3_CRCPR_bit at SPI3_CRCPR.B1;
    sbit  CRCPOLY2_SPI3_CRCPR_bit at SPI3_CRCPR.B2;
    sbit  CRCPOLY3_SPI3_CRCPR_bit at SPI3_CRCPR.B3;
    sbit  CRCPOLY4_SPI3_CRCPR_bit at SPI3_CRCPR.B4;
    sbit  CRCPOLY5_SPI3_CRCPR_bit at SPI3_CRCPR.B5;
    sbit  CRCPOLY6_SPI3_CRCPR_bit at SPI3_CRCPR.B6;
    sbit  CRCPOLY7_SPI3_CRCPR_bit at SPI3_CRCPR.B7;
    sbit  CRCPOLY8_SPI3_CRCPR_bit at SPI3_CRCPR.B8;
    sbit  CRCPOLY9_SPI3_CRCPR_bit at SPI3_CRCPR.B9;
    sbit  CRCPOLY10_SPI3_CRCPR_bit at SPI3_CRCPR.B10;
    sbit  CRCPOLY11_SPI3_CRCPR_bit at SPI3_CRCPR.B11;
    sbit  CRCPOLY12_SPI3_CRCPR_bit at SPI3_CRCPR.B12;
    sbit  CRCPOLY13_SPI3_CRCPR_bit at SPI3_CRCPR.B13;
    sbit  CRCPOLY14_SPI3_CRCPR_bit at SPI3_CRCPR.B14;
    sbit  CRCPOLY15_SPI3_CRCPR_bit at SPI3_CRCPR.B15;

sfr unsigned long   volatile SPI3_RXCRCR          absolute 0x40003C14;
    sbit  RxCRC0_SPI3_RXCRCR_bit at SPI3_RXCRCR.B0;
    sbit  RxCRC1_SPI3_RXCRCR_bit at SPI3_RXCRCR.B1;
    sbit  RxCRC2_SPI3_RXCRCR_bit at SPI3_RXCRCR.B2;
    sbit  RxCRC3_SPI3_RXCRCR_bit at SPI3_RXCRCR.B3;
    sbit  RxCRC4_SPI3_RXCRCR_bit at SPI3_RXCRCR.B4;
    sbit  RxCRC5_SPI3_RXCRCR_bit at SPI3_RXCRCR.B5;
    sbit  RxCRC6_SPI3_RXCRCR_bit at SPI3_RXCRCR.B6;
    sbit  RxCRC7_SPI3_RXCRCR_bit at SPI3_RXCRCR.B7;
    sbit  RxCRC8_SPI3_RXCRCR_bit at SPI3_RXCRCR.B8;
    sbit  RxCRC9_SPI3_RXCRCR_bit at SPI3_RXCRCR.B9;
    sbit  RxCRC10_SPI3_RXCRCR_bit at SPI3_RXCRCR.B10;
    sbit  RxCRC11_SPI3_RXCRCR_bit at SPI3_RXCRCR.B11;
    sbit  RxCRC12_SPI3_RXCRCR_bit at SPI3_RXCRCR.B12;
    sbit  RxCRC13_SPI3_RXCRCR_bit at SPI3_RXCRCR.B13;
    sbit  RxCRC14_SPI3_RXCRCR_bit at SPI3_RXCRCR.B14;
    sbit  RxCRC15_SPI3_RXCRCR_bit at SPI3_RXCRCR.B15;

sfr unsigned long   volatile SPI3_TXCRCR          absolute 0x40003C18;
    sbit  TxCRC0_SPI3_TXCRCR_bit at SPI3_TXCRCR.B0;
    sbit  TxCRC1_SPI3_TXCRCR_bit at SPI3_TXCRCR.B1;
    sbit  TxCRC2_SPI3_TXCRCR_bit at SPI3_TXCRCR.B2;
    sbit  TxCRC3_SPI3_TXCRCR_bit at SPI3_TXCRCR.B3;
    sbit  TxCRC4_SPI3_TXCRCR_bit at SPI3_TXCRCR.B4;
    sbit  TxCRC5_SPI3_TXCRCR_bit at SPI3_TXCRCR.B5;
    sbit  TxCRC6_SPI3_TXCRCR_bit at SPI3_TXCRCR.B6;
    sbit  TxCRC7_SPI3_TXCRCR_bit at SPI3_TXCRCR.B7;
    sbit  TxCRC8_SPI3_TXCRCR_bit at SPI3_TXCRCR.B8;
    sbit  TxCRC9_SPI3_TXCRCR_bit at SPI3_TXCRCR.B9;
    sbit  TxCRC10_SPI3_TXCRCR_bit at SPI3_TXCRCR.B10;
    sbit  TxCRC11_SPI3_TXCRCR_bit at SPI3_TXCRCR.B11;
    sbit  TxCRC12_SPI3_TXCRCR_bit at SPI3_TXCRCR.B12;
    sbit  TxCRC13_SPI3_TXCRCR_bit at SPI3_TXCRCR.B13;
    sbit  TxCRC14_SPI3_TXCRCR_bit at SPI3_TXCRCR.B14;
    sbit  TxCRC15_SPI3_TXCRCR_bit at SPI3_TXCRCR.B15;

sfr unsigned long   volatile SPI3_I2SCFGR         absolute 0x40003C1C;
    sbit  I2SMOD_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B11;
    sbit  I2SE_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B10;
    sbit  I2SCFG0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B8;
    sbit  I2SCFG1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B9;
    sbit  PCMSYNC_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B7;
    sbit  I2SSTD0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B4;
    sbit  I2SSTD1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B5;
    sbit  CKPOL_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B3;
    sbit  DATLEN0_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B1;
    sbit  DATLEN1_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B2;
    sbit  CHLEN_SPI3_I2SCFGR_bit at SPI3_I2SCFGR.B0;

sfr unsigned long   volatile SPI3_I2SPR           absolute 0x40003C20;
    sbit  MCKOE_SPI3_I2SPR_bit at SPI3_I2SPR.B9;
    sbit  ODD_SPI3_I2SPR_bit at SPI3_I2SPR.B8;
    sbit  I2SDIV0_SPI3_I2SPR_bit at SPI3_I2SPR.B0;
    sbit  I2SDIV1_SPI3_I2SPR_bit at SPI3_I2SPR.B1;
    sbit  I2SDIV2_SPI3_I2SPR_bit at SPI3_I2SPR.B2;
    sbit  I2SDIV3_SPI3_I2SPR_bit at SPI3_I2SPR.B3;
    sbit  I2SDIV4_SPI3_I2SPR_bit at SPI3_I2SPR.B4;
    sbit  I2SDIV5_SPI3_I2SPR_bit at SPI3_I2SPR.B5;
    sbit  I2SDIV6_SPI3_I2SPR_bit at SPI3_I2SPR.B6;
    sbit  I2SDIV7_SPI3_I2SPR_bit at SPI3_I2SPR.B7;

sfr unsigned long   volatile SPI4_CR1             absolute 0x40013400;
    sbit  BIDIMODE_SPI4_CR1_bit at SPI4_CR1.B15;
    sbit  BIDIOE_SPI4_CR1_bit at SPI4_CR1.B14;
    sbit  CRCEN_SPI4_CR1_bit at SPI4_CR1.B13;
    sbit  CRCNEXT_SPI4_CR1_bit at SPI4_CR1.B12;
    sbit  DFF_SPI4_CR1_bit at SPI4_CR1.B11;
    sbit  RXONLY_SPI4_CR1_bit at SPI4_CR1.B10;
    sbit  SSM_SPI4_CR1_bit at SPI4_CR1.B9;
    sbit  SSI_SPI4_CR1_bit at SPI4_CR1.B8;
    sbit  LSBFIRST_SPI4_CR1_bit at SPI4_CR1.B7;
    sbit  SPE_SPI4_CR1_bit at SPI4_CR1.B6;
    sbit  BR0_SPI4_CR1_bit at SPI4_CR1.B3;
    sbit  BR1_SPI4_CR1_bit at SPI4_CR1.B4;
    sbit  BR2_SPI4_CR1_bit at SPI4_CR1.B5;
    sbit  MSTR_SPI4_CR1_bit at SPI4_CR1.B2;
    sbit  CPOL_SPI4_CR1_bit at SPI4_CR1.B1;
    sbit  CPHA_SPI4_CR1_bit at SPI4_CR1.B0;

sfr unsigned long   volatile SPI4_CR2             absolute 0x40013404;
    sbit  TXEIE_SPI4_CR2_bit at SPI4_CR2.B7;
    sbit  RXNEIE_SPI4_CR2_bit at SPI4_CR2.B6;
    sbit  ERRIE_SPI4_CR2_bit at SPI4_CR2.B5;
    sbit  FRF_SPI4_CR2_bit at SPI4_CR2.B4;
    sbit  SSOE_SPI4_CR2_bit at SPI4_CR2.B2;
    sbit  TXDMAEN_SPI4_CR2_bit at SPI4_CR2.B1;
    sbit  RXDMAEN_SPI4_CR2_bit at SPI4_CR2.B0;

sfr unsigned long   volatile SPI4_SR              absolute 0x40013408;
    sbit  TIFRFE_SPI4_SR_bit at SPI4_SR.B8;
    sbit  BSY_SPI4_SR_bit at SPI4_SR.B7;
    sbit  OVR_SPI4_SR_bit at SPI4_SR.B6;
    sbit  MODF_SPI4_SR_bit at SPI4_SR.B5;
    sbit  CRCERR_SPI4_SR_bit at SPI4_SR.B4;
    sbit  UDR_SPI4_SR_bit at SPI4_SR.B3;
    sbit  CHSIDE_SPI4_SR_bit at SPI4_SR.B2;
    sbit  TXE_SPI4_SR_bit at SPI4_SR.B1;
    sbit  RXNE_SPI4_SR_bit at SPI4_SR.B0;

sfr unsigned long   volatile SPI4_DR              absolute 0x4001340C;
    sbit  DR0_SPI4_DR_bit at SPI4_DR.B0;
    sbit  DR1_SPI4_DR_bit at SPI4_DR.B1;
    sbit  DR2_SPI4_DR_bit at SPI4_DR.B2;
    sbit  DR3_SPI4_DR_bit at SPI4_DR.B3;
    sbit  DR4_SPI4_DR_bit at SPI4_DR.B4;
    sbit  DR5_SPI4_DR_bit at SPI4_DR.B5;
    sbit  DR6_SPI4_DR_bit at SPI4_DR.B6;
    sbit  DR7_SPI4_DR_bit at SPI4_DR.B7;
    sbit  DR8_SPI4_DR_bit at SPI4_DR.B8;
    sbit  DR9_SPI4_DR_bit at SPI4_DR.B9;
    sbit  DR10_SPI4_DR_bit at SPI4_DR.B10;
    sbit  DR11_SPI4_DR_bit at SPI4_DR.B11;
    sbit  DR12_SPI4_DR_bit at SPI4_DR.B12;
    sbit  DR13_SPI4_DR_bit at SPI4_DR.B13;
    sbit  DR14_SPI4_DR_bit at SPI4_DR.B14;
    sbit  DR15_SPI4_DR_bit at SPI4_DR.B15;

sfr unsigned long   volatile SPI4_CRCPR           absolute 0x40013410;
    sbit  CRCPOLY0_SPI4_CRCPR_bit at SPI4_CRCPR.B0;
    sbit  CRCPOLY1_SPI4_CRCPR_bit at SPI4_CRCPR.B1;
    sbit  CRCPOLY2_SPI4_CRCPR_bit at SPI4_CRCPR.B2;
    sbit  CRCPOLY3_SPI4_CRCPR_bit at SPI4_CRCPR.B3;
    sbit  CRCPOLY4_SPI4_CRCPR_bit at SPI4_CRCPR.B4;
    sbit  CRCPOLY5_SPI4_CRCPR_bit at SPI4_CRCPR.B5;
    sbit  CRCPOLY6_SPI4_CRCPR_bit at SPI4_CRCPR.B6;
    sbit  CRCPOLY7_SPI4_CRCPR_bit at SPI4_CRCPR.B7;
    sbit  CRCPOLY8_SPI4_CRCPR_bit at SPI4_CRCPR.B8;
    sbit  CRCPOLY9_SPI4_CRCPR_bit at SPI4_CRCPR.B9;
    sbit  CRCPOLY10_SPI4_CRCPR_bit at SPI4_CRCPR.B10;
    sbit  CRCPOLY11_SPI4_CRCPR_bit at SPI4_CRCPR.B11;
    sbit  CRCPOLY12_SPI4_CRCPR_bit at SPI4_CRCPR.B12;
    sbit  CRCPOLY13_SPI4_CRCPR_bit at SPI4_CRCPR.B13;
    sbit  CRCPOLY14_SPI4_CRCPR_bit at SPI4_CRCPR.B14;
    sbit  CRCPOLY15_SPI4_CRCPR_bit at SPI4_CRCPR.B15;

sfr unsigned long   volatile SPI4_RXCRCR          absolute 0x40013414;
    sbit  RxCRC0_SPI4_RXCRCR_bit at SPI4_RXCRCR.B0;
    sbit  RxCRC1_SPI4_RXCRCR_bit at SPI4_RXCRCR.B1;
    sbit  RxCRC2_SPI4_RXCRCR_bit at SPI4_RXCRCR.B2;
    sbit  RxCRC3_SPI4_RXCRCR_bit at SPI4_RXCRCR.B3;
    sbit  RxCRC4_SPI4_RXCRCR_bit at SPI4_RXCRCR.B4;
    sbit  RxCRC5_SPI4_RXCRCR_bit at SPI4_RXCRCR.B5;
    sbit  RxCRC6_SPI4_RXCRCR_bit at SPI4_RXCRCR.B6;
    sbit  RxCRC7_SPI4_RXCRCR_bit at SPI4_RXCRCR.B7;
    sbit  RxCRC8_SPI4_RXCRCR_bit at SPI4_RXCRCR.B8;
    sbit  RxCRC9_SPI4_RXCRCR_bit at SPI4_RXCRCR.B9;
    sbit  RxCRC10_SPI4_RXCRCR_bit at SPI4_RXCRCR.B10;
    sbit  RxCRC11_SPI4_RXCRCR_bit at SPI4_RXCRCR.B11;
    sbit  RxCRC12_SPI4_RXCRCR_bit at SPI4_RXCRCR.B12;
    sbit  RxCRC13_SPI4_RXCRCR_bit at SPI4_RXCRCR.B13;
    sbit  RxCRC14_SPI4_RXCRCR_bit at SPI4_RXCRCR.B14;
    sbit  RxCRC15_SPI4_RXCRCR_bit at SPI4_RXCRCR.B15;

sfr unsigned long   volatile SPI4_TXCRCR          absolute 0x40013418;
    sbit  TxCRC0_SPI4_TXCRCR_bit at SPI4_TXCRCR.B0;
    sbit  TxCRC1_SPI4_TXCRCR_bit at SPI4_TXCRCR.B1;
    sbit  TxCRC2_SPI4_TXCRCR_bit at SPI4_TXCRCR.B2;
    sbit  TxCRC3_SPI4_TXCRCR_bit at SPI4_TXCRCR.B3;
    sbit  TxCRC4_SPI4_TXCRCR_bit at SPI4_TXCRCR.B4;
    sbit  TxCRC5_SPI4_TXCRCR_bit at SPI4_TXCRCR.B5;
    sbit  TxCRC6_SPI4_TXCRCR_bit at SPI4_TXCRCR.B6;
    sbit  TxCRC7_SPI4_TXCRCR_bit at SPI4_TXCRCR.B7;
    sbit  TxCRC8_SPI4_TXCRCR_bit at SPI4_TXCRCR.B8;
    sbit  TxCRC9_SPI4_TXCRCR_bit at SPI4_TXCRCR.B9;
    sbit  TxCRC10_SPI4_TXCRCR_bit at SPI4_TXCRCR.B10;
    sbit  TxCRC11_SPI4_TXCRCR_bit at SPI4_TXCRCR.B11;
    sbit  TxCRC12_SPI4_TXCRCR_bit at SPI4_TXCRCR.B12;
    sbit  TxCRC13_SPI4_TXCRCR_bit at SPI4_TXCRCR.B13;
    sbit  TxCRC14_SPI4_TXCRCR_bit at SPI4_TXCRCR.B14;
    sbit  TxCRC15_SPI4_TXCRCR_bit at SPI4_TXCRCR.B15;

sfr unsigned long   volatile SPI4_I2SCFGR         absolute 0x4001341C;
    sbit  I2SMOD_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B11;
    sbit  I2SE_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B10;
    sbit  I2SCFG0_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B8;
    sbit  I2SCFG1_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B9;
    sbit  PCMSYNC_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B7;
    sbit  I2SSTD0_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B4;
    sbit  I2SSTD1_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B5;
    sbit  CKPOL_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B3;
    sbit  DATLEN0_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B1;
    sbit  DATLEN1_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B2;
    sbit  CHLEN_SPI4_I2SCFGR_bit at SPI4_I2SCFGR.B0;

sfr unsigned long   volatile SPI4_I2SPR           absolute 0x40013420;
    sbit  MCKOE_SPI4_I2SPR_bit at SPI4_I2SPR.B9;
    sbit  ODD_SPI4_I2SPR_bit at SPI4_I2SPR.B8;
    sbit  I2SDIV0_SPI4_I2SPR_bit at SPI4_I2SPR.B0;
    sbit  I2SDIV1_SPI4_I2SPR_bit at SPI4_I2SPR.B1;
    sbit  I2SDIV2_SPI4_I2SPR_bit at SPI4_I2SPR.B2;
    sbit  I2SDIV3_SPI4_I2SPR_bit at SPI4_I2SPR.B3;
    sbit  I2SDIV4_SPI4_I2SPR_bit at SPI4_I2SPR.B4;
    sbit  I2SDIV5_SPI4_I2SPR_bit at SPI4_I2SPR.B5;
    sbit  I2SDIV6_SPI4_I2SPR_bit at SPI4_I2SPR.B6;
    sbit  I2SDIV7_SPI4_I2SPR_bit at SPI4_I2SPR.B7;

sfr unsigned long   volatile SPI5_CR1             absolute 0x40015000;
    sbit  BIDIMODE_SPI5_CR1_bit at SPI5_CR1.B15;
    sbit  BIDIOE_SPI5_CR1_bit at SPI5_CR1.B14;
    sbit  CRCEN_SPI5_CR1_bit at SPI5_CR1.B13;
    sbit  CRCNEXT_SPI5_CR1_bit at SPI5_CR1.B12;
    sbit  DFF_SPI5_CR1_bit at SPI5_CR1.B11;
    sbit  RXONLY_SPI5_CR1_bit at SPI5_CR1.B10;
    sbit  SSM_SPI5_CR1_bit at SPI5_CR1.B9;
    sbit  SSI_SPI5_CR1_bit at SPI5_CR1.B8;
    sbit  LSBFIRST_SPI5_CR1_bit at SPI5_CR1.B7;
    sbit  SPE_SPI5_CR1_bit at SPI5_CR1.B6;
    sbit  BR0_SPI5_CR1_bit at SPI5_CR1.B3;
    sbit  BR1_SPI5_CR1_bit at SPI5_CR1.B4;
    sbit  BR2_SPI5_CR1_bit at SPI5_CR1.B5;
    sbit  MSTR_SPI5_CR1_bit at SPI5_CR1.B2;
    sbit  CPOL_SPI5_CR1_bit at SPI5_CR1.B1;
    sbit  CPHA_SPI5_CR1_bit at SPI5_CR1.B0;

sfr unsigned long   volatile SPI5_CR2             absolute 0x40015004;
    sbit  TXEIE_SPI5_CR2_bit at SPI5_CR2.B7;
    sbit  RXNEIE_SPI5_CR2_bit at SPI5_CR2.B6;
    sbit  ERRIE_SPI5_CR2_bit at SPI5_CR2.B5;
    sbit  FRF_SPI5_CR2_bit at SPI5_CR2.B4;
    sbit  SSOE_SPI5_CR2_bit at SPI5_CR2.B2;
    sbit  TXDMAEN_SPI5_CR2_bit at SPI5_CR2.B1;
    sbit  RXDMAEN_SPI5_CR2_bit at SPI5_CR2.B0;

sfr unsigned long   volatile SPI5_SR              absolute 0x40015008;
    sbit  TIFRFE_SPI5_SR_bit at SPI5_SR.B8;
    sbit  BSY_SPI5_SR_bit at SPI5_SR.B7;
    sbit  OVR_SPI5_SR_bit at SPI5_SR.B6;
    sbit  MODF_SPI5_SR_bit at SPI5_SR.B5;
    sbit  CRCERR_SPI5_SR_bit at SPI5_SR.B4;
    sbit  UDR_SPI5_SR_bit at SPI5_SR.B3;
    sbit  CHSIDE_SPI5_SR_bit at SPI5_SR.B2;
    sbit  TXE_SPI5_SR_bit at SPI5_SR.B1;
    sbit  RXNE_SPI5_SR_bit at SPI5_SR.B0;

sfr unsigned long   volatile SPI5_DR              absolute 0x4001500C;
    sbit  DR0_SPI5_DR_bit at SPI5_DR.B0;
    sbit  DR1_SPI5_DR_bit at SPI5_DR.B1;
    sbit  DR2_SPI5_DR_bit at SPI5_DR.B2;
    sbit  DR3_SPI5_DR_bit at SPI5_DR.B3;
    sbit  DR4_SPI5_DR_bit at SPI5_DR.B4;
    sbit  DR5_SPI5_DR_bit at SPI5_DR.B5;
    sbit  DR6_SPI5_DR_bit at SPI5_DR.B6;
    sbit  DR7_SPI5_DR_bit at SPI5_DR.B7;
    sbit  DR8_SPI5_DR_bit at SPI5_DR.B8;
    sbit  DR9_SPI5_DR_bit at SPI5_DR.B9;
    sbit  DR10_SPI5_DR_bit at SPI5_DR.B10;
    sbit  DR11_SPI5_DR_bit at SPI5_DR.B11;
    sbit  DR12_SPI5_DR_bit at SPI5_DR.B12;
    sbit  DR13_SPI5_DR_bit at SPI5_DR.B13;
    sbit  DR14_SPI5_DR_bit at SPI5_DR.B14;
    sbit  DR15_SPI5_DR_bit at SPI5_DR.B15;

sfr unsigned long   volatile SPI5_CRCPR           absolute 0x40015010;
    sbit  CRCPOLY0_SPI5_CRCPR_bit at SPI5_CRCPR.B0;
    sbit  CRCPOLY1_SPI5_CRCPR_bit at SPI5_CRCPR.B1;
    sbit  CRCPOLY2_SPI5_CRCPR_bit at SPI5_CRCPR.B2;
    sbit  CRCPOLY3_SPI5_CRCPR_bit at SPI5_CRCPR.B3;
    sbit  CRCPOLY4_SPI5_CRCPR_bit at SPI5_CRCPR.B4;
    sbit  CRCPOLY5_SPI5_CRCPR_bit at SPI5_CRCPR.B5;
    sbit  CRCPOLY6_SPI5_CRCPR_bit at SPI5_CRCPR.B6;
    sbit  CRCPOLY7_SPI5_CRCPR_bit at SPI5_CRCPR.B7;
    sbit  CRCPOLY8_SPI5_CRCPR_bit at SPI5_CRCPR.B8;
    sbit  CRCPOLY9_SPI5_CRCPR_bit at SPI5_CRCPR.B9;
    sbit  CRCPOLY10_SPI5_CRCPR_bit at SPI5_CRCPR.B10;
    sbit  CRCPOLY11_SPI5_CRCPR_bit at SPI5_CRCPR.B11;
    sbit  CRCPOLY12_SPI5_CRCPR_bit at SPI5_CRCPR.B12;
    sbit  CRCPOLY13_SPI5_CRCPR_bit at SPI5_CRCPR.B13;
    sbit  CRCPOLY14_SPI5_CRCPR_bit at SPI5_CRCPR.B14;
    sbit  CRCPOLY15_SPI5_CRCPR_bit at SPI5_CRCPR.B15;

sfr unsigned long   volatile SPI5_RXCRCR          absolute 0x40015014;
    sbit  RxCRC0_SPI5_RXCRCR_bit at SPI5_RXCRCR.B0;
    sbit  RxCRC1_SPI5_RXCRCR_bit at SPI5_RXCRCR.B1;
    sbit  RxCRC2_SPI5_RXCRCR_bit at SPI5_RXCRCR.B2;
    sbit  RxCRC3_SPI5_RXCRCR_bit at SPI5_RXCRCR.B3;
    sbit  RxCRC4_SPI5_RXCRCR_bit at SPI5_RXCRCR.B4;
    sbit  RxCRC5_SPI5_RXCRCR_bit at SPI5_RXCRCR.B5;
    sbit  RxCRC6_SPI5_RXCRCR_bit at SPI5_RXCRCR.B6;
    sbit  RxCRC7_SPI5_RXCRCR_bit at SPI5_RXCRCR.B7;
    sbit  RxCRC8_SPI5_RXCRCR_bit at SPI5_RXCRCR.B8;
    sbit  RxCRC9_SPI5_RXCRCR_bit at SPI5_RXCRCR.B9;
    sbit  RxCRC10_SPI5_RXCRCR_bit at SPI5_RXCRCR.B10;
    sbit  RxCRC11_SPI5_RXCRCR_bit at SPI5_RXCRCR.B11;
    sbit  RxCRC12_SPI5_RXCRCR_bit at SPI5_RXCRCR.B12;
    sbit  RxCRC13_SPI5_RXCRCR_bit at SPI5_RXCRCR.B13;
    sbit  RxCRC14_SPI5_RXCRCR_bit at SPI5_RXCRCR.B14;
    sbit  RxCRC15_SPI5_RXCRCR_bit at SPI5_RXCRCR.B15;

sfr unsigned long   volatile SPI5_TXCRCR          absolute 0x40015018;
    sbit  TxCRC0_SPI5_TXCRCR_bit at SPI5_TXCRCR.B0;
    sbit  TxCRC1_SPI5_TXCRCR_bit at SPI5_TXCRCR.B1;
    sbit  TxCRC2_SPI5_TXCRCR_bit at SPI5_TXCRCR.B2;
    sbit  TxCRC3_SPI5_TXCRCR_bit at SPI5_TXCRCR.B3;
    sbit  TxCRC4_SPI5_TXCRCR_bit at SPI5_TXCRCR.B4;
    sbit  TxCRC5_SPI5_TXCRCR_bit at SPI5_TXCRCR.B5;
    sbit  TxCRC6_SPI5_TXCRCR_bit at SPI5_TXCRCR.B6;
    sbit  TxCRC7_SPI5_TXCRCR_bit at SPI5_TXCRCR.B7;
    sbit  TxCRC8_SPI5_TXCRCR_bit at SPI5_TXCRCR.B8;
    sbit  TxCRC9_SPI5_TXCRCR_bit at SPI5_TXCRCR.B9;
    sbit  TxCRC10_SPI5_TXCRCR_bit at SPI5_TXCRCR.B10;
    sbit  TxCRC11_SPI5_TXCRCR_bit at SPI5_TXCRCR.B11;
    sbit  TxCRC12_SPI5_TXCRCR_bit at SPI5_TXCRCR.B12;
    sbit  TxCRC13_SPI5_TXCRCR_bit at SPI5_TXCRCR.B13;
    sbit  TxCRC14_SPI5_TXCRCR_bit at SPI5_TXCRCR.B14;
    sbit  TxCRC15_SPI5_TXCRCR_bit at SPI5_TXCRCR.B15;

sfr unsigned long   volatile SPI5_I2SCFGR         absolute 0x4001501C;
    sbit  I2SMOD_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B11;
    sbit  I2SE_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B10;
    sbit  I2SCFG0_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B8;
    sbit  I2SCFG1_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B9;
    sbit  PCMSYNC_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B7;
    sbit  I2SSTD0_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B4;
    sbit  I2SSTD1_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B5;
    sbit  CKPOL_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B3;
    sbit  DATLEN0_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B1;
    sbit  DATLEN1_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B2;
    sbit  CHLEN_SPI5_I2SCFGR_bit at SPI5_I2SCFGR.B0;

sfr unsigned long   volatile SPI5_I2SPR           absolute 0x40015020;
    sbit  MCKOE_SPI5_I2SPR_bit at SPI5_I2SPR.B9;
    sbit  ODD_SPI5_I2SPR_bit at SPI5_I2SPR.B8;
    sbit  I2SDIV0_SPI5_I2SPR_bit at SPI5_I2SPR.B0;
    sbit  I2SDIV1_SPI5_I2SPR_bit at SPI5_I2SPR.B1;
    sbit  I2SDIV2_SPI5_I2SPR_bit at SPI5_I2SPR.B2;
    sbit  I2SDIV3_SPI5_I2SPR_bit at SPI5_I2SPR.B3;
    sbit  I2SDIV4_SPI5_I2SPR_bit at SPI5_I2SPR.B4;
    sbit  I2SDIV5_SPI5_I2SPR_bit at SPI5_I2SPR.B5;
    sbit  I2SDIV6_SPI5_I2SPR_bit at SPI5_I2SPR.B6;
    sbit  I2SDIV7_SPI5_I2SPR_bit at SPI5_I2SPR.B7;

sfr unsigned long   volatile SPI6_CR1             absolute 0x40015400;
    sbit  BIDIMODE_SPI6_CR1_bit at SPI6_CR1.B15;
    sbit  BIDIOE_SPI6_CR1_bit at SPI6_CR1.B14;
    sbit  CRCEN_SPI6_CR1_bit at SPI6_CR1.B13;
    sbit  CRCNEXT_SPI6_CR1_bit at SPI6_CR1.B12;
    sbit  DFF_SPI6_CR1_bit at SPI6_CR1.B11;
    sbit  RXONLY_SPI6_CR1_bit at SPI6_CR1.B10;
    sbit  SSM_SPI6_CR1_bit at SPI6_CR1.B9;
    sbit  SSI_SPI6_CR1_bit at SPI6_CR1.B8;
    sbit  LSBFIRST_SPI6_CR1_bit at SPI6_CR1.B7;
    sbit  SPE_SPI6_CR1_bit at SPI6_CR1.B6;
    sbit  BR0_SPI6_CR1_bit at SPI6_CR1.B3;
    sbit  BR1_SPI6_CR1_bit at SPI6_CR1.B4;
    sbit  BR2_SPI6_CR1_bit at SPI6_CR1.B5;
    sbit  MSTR_SPI6_CR1_bit at SPI6_CR1.B2;
    sbit  CPOL_SPI6_CR1_bit at SPI6_CR1.B1;
    sbit  CPHA_SPI6_CR1_bit at SPI6_CR1.B0;

sfr unsigned long   volatile SPI6_CR2             absolute 0x40015404;
    sbit  TXEIE_SPI6_CR2_bit at SPI6_CR2.B7;
    sbit  RXNEIE_SPI6_CR2_bit at SPI6_CR2.B6;
    sbit  ERRIE_SPI6_CR2_bit at SPI6_CR2.B5;
    sbit  FRF_SPI6_CR2_bit at SPI6_CR2.B4;
    sbit  SSOE_SPI6_CR2_bit at SPI6_CR2.B2;
    sbit  TXDMAEN_SPI6_CR2_bit at SPI6_CR2.B1;
    sbit  RXDMAEN_SPI6_CR2_bit at SPI6_CR2.B0;

sfr unsigned long   volatile SPI6_SR              absolute 0x40015408;
    sbit  TIFRFE_SPI6_SR_bit at SPI6_SR.B8;
    sbit  BSY_SPI6_SR_bit at SPI6_SR.B7;
    sbit  OVR_SPI6_SR_bit at SPI6_SR.B6;
    sbit  MODF_SPI6_SR_bit at SPI6_SR.B5;
    sbit  CRCERR_SPI6_SR_bit at SPI6_SR.B4;
    sbit  UDR_SPI6_SR_bit at SPI6_SR.B3;
    sbit  CHSIDE_SPI6_SR_bit at SPI6_SR.B2;
    sbit  TXE_SPI6_SR_bit at SPI6_SR.B1;
    sbit  RXNE_SPI6_SR_bit at SPI6_SR.B0;

sfr unsigned long   volatile SPI6_DR              absolute 0x4001540C;
    sbit  DR0_SPI6_DR_bit at SPI6_DR.B0;
    sbit  DR1_SPI6_DR_bit at SPI6_DR.B1;
    sbit  DR2_SPI6_DR_bit at SPI6_DR.B2;
    sbit  DR3_SPI6_DR_bit at SPI6_DR.B3;
    sbit  DR4_SPI6_DR_bit at SPI6_DR.B4;
    sbit  DR5_SPI6_DR_bit at SPI6_DR.B5;
    sbit  DR6_SPI6_DR_bit at SPI6_DR.B6;
    sbit  DR7_SPI6_DR_bit at SPI6_DR.B7;
    sbit  DR8_SPI6_DR_bit at SPI6_DR.B8;
    sbit  DR9_SPI6_DR_bit at SPI6_DR.B9;
    sbit  DR10_SPI6_DR_bit at SPI6_DR.B10;
    sbit  DR11_SPI6_DR_bit at SPI6_DR.B11;
    sbit  DR12_SPI6_DR_bit at SPI6_DR.B12;
    sbit  DR13_SPI6_DR_bit at SPI6_DR.B13;
    sbit  DR14_SPI6_DR_bit at SPI6_DR.B14;
    sbit  DR15_SPI6_DR_bit at SPI6_DR.B15;

sfr unsigned long   volatile SPI6_CRCPR           absolute 0x40015410;
    sbit  CRCPOLY0_SPI6_CRCPR_bit at SPI6_CRCPR.B0;
    sbit  CRCPOLY1_SPI6_CRCPR_bit at SPI6_CRCPR.B1;
    sbit  CRCPOLY2_SPI6_CRCPR_bit at SPI6_CRCPR.B2;
    sbit  CRCPOLY3_SPI6_CRCPR_bit at SPI6_CRCPR.B3;
    sbit  CRCPOLY4_SPI6_CRCPR_bit at SPI6_CRCPR.B4;
    sbit  CRCPOLY5_SPI6_CRCPR_bit at SPI6_CRCPR.B5;
    sbit  CRCPOLY6_SPI6_CRCPR_bit at SPI6_CRCPR.B6;
    sbit  CRCPOLY7_SPI6_CRCPR_bit at SPI6_CRCPR.B7;
    sbit  CRCPOLY8_SPI6_CRCPR_bit at SPI6_CRCPR.B8;
    sbit  CRCPOLY9_SPI6_CRCPR_bit at SPI6_CRCPR.B9;
    sbit  CRCPOLY10_SPI6_CRCPR_bit at SPI6_CRCPR.B10;
    sbit  CRCPOLY11_SPI6_CRCPR_bit at SPI6_CRCPR.B11;
    sbit  CRCPOLY12_SPI6_CRCPR_bit at SPI6_CRCPR.B12;
    sbit  CRCPOLY13_SPI6_CRCPR_bit at SPI6_CRCPR.B13;
    sbit  CRCPOLY14_SPI6_CRCPR_bit at SPI6_CRCPR.B14;
    sbit  CRCPOLY15_SPI6_CRCPR_bit at SPI6_CRCPR.B15;

sfr unsigned long   volatile SPI6_RXCRCR          absolute 0x40015414;
    sbit  RxCRC0_SPI6_RXCRCR_bit at SPI6_RXCRCR.B0;
    sbit  RxCRC1_SPI6_RXCRCR_bit at SPI6_RXCRCR.B1;
    sbit  RxCRC2_SPI6_RXCRCR_bit at SPI6_RXCRCR.B2;
    sbit  RxCRC3_SPI6_RXCRCR_bit at SPI6_RXCRCR.B3;
    sbit  RxCRC4_SPI6_RXCRCR_bit at SPI6_RXCRCR.B4;
    sbit  RxCRC5_SPI6_RXCRCR_bit at SPI6_RXCRCR.B5;
    sbit  RxCRC6_SPI6_RXCRCR_bit at SPI6_RXCRCR.B6;
    sbit  RxCRC7_SPI6_RXCRCR_bit at SPI6_RXCRCR.B7;
    sbit  RxCRC8_SPI6_RXCRCR_bit at SPI6_RXCRCR.B8;
    sbit  RxCRC9_SPI6_RXCRCR_bit at SPI6_RXCRCR.B9;
    sbit  RxCRC10_SPI6_RXCRCR_bit at SPI6_RXCRCR.B10;
    sbit  RxCRC11_SPI6_RXCRCR_bit at SPI6_RXCRCR.B11;
    sbit  RxCRC12_SPI6_RXCRCR_bit at SPI6_RXCRCR.B12;
    sbit  RxCRC13_SPI6_RXCRCR_bit at SPI6_RXCRCR.B13;
    sbit  RxCRC14_SPI6_RXCRCR_bit at SPI6_RXCRCR.B14;
    sbit  RxCRC15_SPI6_RXCRCR_bit at SPI6_RXCRCR.B15;

sfr unsigned long   volatile SPI6_TXCRCR          absolute 0x40015418;
    sbit  TxCRC0_SPI6_TXCRCR_bit at SPI6_TXCRCR.B0;
    sbit  TxCRC1_SPI6_TXCRCR_bit at SPI6_TXCRCR.B1;
    sbit  TxCRC2_SPI6_TXCRCR_bit at SPI6_TXCRCR.B2;
    sbit  TxCRC3_SPI6_TXCRCR_bit at SPI6_TXCRCR.B3;
    sbit  TxCRC4_SPI6_TXCRCR_bit at SPI6_TXCRCR.B4;
    sbit  TxCRC5_SPI6_TXCRCR_bit at SPI6_TXCRCR.B5;
    sbit  TxCRC6_SPI6_TXCRCR_bit at SPI6_TXCRCR.B6;
    sbit  TxCRC7_SPI6_TXCRCR_bit at SPI6_TXCRCR.B7;
    sbit  TxCRC8_SPI6_TXCRCR_bit at SPI6_TXCRCR.B8;
    sbit  TxCRC9_SPI6_TXCRCR_bit at SPI6_TXCRCR.B9;
    sbit  TxCRC10_SPI6_TXCRCR_bit at SPI6_TXCRCR.B10;
    sbit  TxCRC11_SPI6_TXCRCR_bit at SPI6_TXCRCR.B11;
    sbit  TxCRC12_SPI6_TXCRCR_bit at SPI6_TXCRCR.B12;
    sbit  TxCRC13_SPI6_TXCRCR_bit at SPI6_TXCRCR.B13;
    sbit  TxCRC14_SPI6_TXCRCR_bit at SPI6_TXCRCR.B14;
    sbit  TxCRC15_SPI6_TXCRCR_bit at SPI6_TXCRCR.B15;

sfr unsigned long   volatile SPI6_I2SCFGR         absolute 0x4001541C;
    sbit  I2SMOD_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B11;
    sbit  I2SE_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B10;
    sbit  I2SCFG0_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B8;
    sbit  I2SCFG1_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B9;
    sbit  PCMSYNC_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B7;
    sbit  I2SSTD0_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B4;
    sbit  I2SSTD1_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B5;
    sbit  CKPOL_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B3;
    sbit  DATLEN0_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B1;
    sbit  DATLEN1_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B2;
    sbit  CHLEN_SPI6_I2SCFGR_bit at SPI6_I2SCFGR.B0;

sfr unsigned long   volatile SPI6_I2SPR           absolute 0x40015420;
    sbit  MCKOE_SPI6_I2SPR_bit at SPI6_I2SPR.B9;
    sbit  ODD_SPI6_I2SPR_bit at SPI6_I2SPR.B8;
    sbit  I2SDIV0_SPI6_I2SPR_bit at SPI6_I2SPR.B0;
    sbit  I2SDIV1_SPI6_I2SPR_bit at SPI6_I2SPR.B1;
    sbit  I2SDIV2_SPI6_I2SPR_bit at SPI6_I2SPR.B2;
    sbit  I2SDIV3_SPI6_I2SPR_bit at SPI6_I2SPR.B3;
    sbit  I2SDIV4_SPI6_I2SPR_bit at SPI6_I2SPR.B4;
    sbit  I2SDIV5_SPI6_I2SPR_bit at SPI6_I2SPR.B5;
    sbit  I2SDIV6_SPI6_I2SPR_bit at SPI6_I2SPR.B6;
    sbit  I2SDIV7_SPI6_I2SPR_bit at SPI6_I2SPR.B7;

sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at NVIC_STIR.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at NVIC_STIR.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    sbit  SETENA0_NVIC_ISER2_bit at NVIC_ISER2.B0;
    sbit  SETENA1_NVIC_ISER2_bit at NVIC_ISER2.B1;
    sbit  SETENA2_NVIC_ISER2_bit at NVIC_ISER2.B2;
    sbit  SETENA3_NVIC_ISER2_bit at NVIC_ISER2.B3;
    sbit  SETENA4_NVIC_ISER2_bit at NVIC_ISER2.B4;
    sbit  SETENA5_NVIC_ISER2_bit at NVIC_ISER2.B5;
    sbit  SETENA6_NVIC_ISER2_bit at NVIC_ISER2.B6;
    sbit  SETENA7_NVIC_ISER2_bit at NVIC_ISER2.B7;
    sbit  SETENA8_NVIC_ISER2_bit at NVIC_ISER2.B8;
    sbit  SETENA9_NVIC_ISER2_bit at NVIC_ISER2.B9;
    sbit  SETENA10_NVIC_ISER2_bit at NVIC_ISER2.B10;
    sbit  SETENA11_NVIC_ISER2_bit at NVIC_ISER2.B11;
    sbit  SETENA12_NVIC_ISER2_bit at NVIC_ISER2.B12;
    sbit  SETENA13_NVIC_ISER2_bit at NVIC_ISER2.B13;
    sbit  SETENA14_NVIC_ISER2_bit at NVIC_ISER2.B14;
    sbit  SETENA15_NVIC_ISER2_bit at NVIC_ISER2.B15;
    sbit  SETENA16_NVIC_ISER2_bit at NVIC_ISER2.B16;
    sbit  SETENA17_NVIC_ISER2_bit at NVIC_ISER2.B17;
    sbit  SETENA18_NVIC_ISER2_bit at NVIC_ISER2.B18;
    sbit  SETENA19_NVIC_ISER2_bit at NVIC_ISER2.B19;
    sbit  SETENA20_NVIC_ISER2_bit at NVIC_ISER2.B20;
    sbit  SETENA21_NVIC_ISER2_bit at NVIC_ISER2.B21;
    sbit  SETENA22_NVIC_ISER2_bit at NVIC_ISER2.B22;
    sbit  SETENA23_NVIC_ISER2_bit at NVIC_ISER2.B23;
    sbit  SETENA24_NVIC_ISER2_bit at NVIC_ISER2.B24;
    sbit  SETENA25_NVIC_ISER2_bit at NVIC_ISER2.B25;
    sbit  SETENA26_NVIC_ISER2_bit at NVIC_ISER2.B26;
    sbit  SETENA27_NVIC_ISER2_bit at NVIC_ISER2.B27;
    sbit  SETENA28_NVIC_ISER2_bit at NVIC_ISER2.B28;
    sbit  SETENA29_NVIC_ISER2_bit at NVIC_ISER2.B29;
    sbit  SETENA30_NVIC_ISER2_bit at NVIC_ISER2.B30;
    sbit  SETENA31_NVIC_ISER2_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA0 = 0;
    sbit  CLRENA0_bit at NVIC_ICER0.B0;
    const register unsigned short int CLRENA1 = 1;
    sbit  CLRENA1_bit at NVIC_ICER0.B1;
    const register unsigned short int CLRENA2 = 2;
    sbit  CLRENA2_bit at NVIC_ICER0.B2;
    const register unsigned short int CLRENA3 = 3;
    sbit  CLRENA3_bit at NVIC_ICER0.B3;
    const register unsigned short int CLRENA4 = 4;
    sbit  CLRENA4_bit at NVIC_ICER0.B4;
    const register unsigned short int CLRENA5 = 5;
    sbit  CLRENA5_bit at NVIC_ICER0.B5;
    const register unsigned short int CLRENA6 = 6;
    sbit  CLRENA6_bit at NVIC_ICER0.B6;
    const register unsigned short int CLRENA7 = 7;
    sbit  CLRENA7_bit at NVIC_ICER0.B7;
    const register unsigned short int CLRENA8 = 8;
    sbit  CLRENA8_bit at NVIC_ICER0.B8;
    const register unsigned short int CLRENA9 = 9;
    sbit  CLRENA9_bit at NVIC_ICER0.B9;
    const register unsigned short int CLRENA10 = 10;
    sbit  CLRENA10_bit at NVIC_ICER0.B10;
    const register unsigned short int CLRENA11 = 11;
    sbit  CLRENA11_bit at NVIC_ICER0.B11;
    const register unsigned short int CLRENA12 = 12;
    sbit  CLRENA12_bit at NVIC_ICER0.B12;
    const register unsigned short int CLRENA13 = 13;
    sbit  CLRENA13_bit at NVIC_ICER0.B13;
    const register unsigned short int CLRENA14 = 14;
    sbit  CLRENA14_bit at NVIC_ICER0.B14;
    const register unsigned short int CLRENA15 = 15;
    sbit  CLRENA15_bit at NVIC_ICER0.B15;
    const register unsigned short int CLRENA16 = 16;
    sbit  CLRENA16_bit at NVIC_ICER0.B16;
    const register unsigned short int CLRENA17 = 17;
    sbit  CLRENA17_bit at NVIC_ICER0.B17;
    const register unsigned short int CLRENA18 = 18;
    sbit  CLRENA18_bit at NVIC_ICER0.B18;
    const register unsigned short int CLRENA19 = 19;
    sbit  CLRENA19_bit at NVIC_ICER0.B19;
    const register unsigned short int CLRENA20 = 20;
    sbit  CLRENA20_bit at NVIC_ICER0.B20;
    const register unsigned short int CLRENA21 = 21;
    sbit  CLRENA21_bit at NVIC_ICER0.B21;
    const register unsigned short int CLRENA22 = 22;
    sbit  CLRENA22_bit at NVIC_ICER0.B22;
    const register unsigned short int CLRENA23 = 23;
    sbit  CLRENA23_bit at NVIC_ICER0.B23;
    const register unsigned short int CLRENA24 = 24;
    sbit  CLRENA24_bit at NVIC_ICER0.B24;
    const register unsigned short int CLRENA25 = 25;
    sbit  CLRENA25_bit at NVIC_ICER0.B25;
    const register unsigned short int CLRENA26 = 26;
    sbit  CLRENA26_bit at NVIC_ICER0.B26;
    const register unsigned short int CLRENA27 = 27;
    sbit  CLRENA27_bit at NVIC_ICER0.B27;
    const register unsigned short int CLRENA28 = 28;
    sbit  CLRENA28_bit at NVIC_ICER0.B28;
    const register unsigned short int CLRENA29 = 29;
    sbit  CLRENA29_bit at NVIC_ICER0.B29;
    const register unsigned short int CLRENA30 = 30;
    sbit  CLRENA30_bit at NVIC_ICER0.B30;
    const register unsigned short int CLRENA31 = 31;
    sbit  CLRENA31_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA0_NVIC_ICER1_bit at NVIC_ICER1.B0;
    sbit  CLRENA1_NVIC_ICER1_bit at NVIC_ICER1.B1;
    sbit  CLRENA2_NVIC_ICER1_bit at NVIC_ICER1.B2;
    sbit  CLRENA3_NVIC_ICER1_bit at NVIC_ICER1.B3;
    sbit  CLRENA4_NVIC_ICER1_bit at NVIC_ICER1.B4;
    sbit  CLRENA5_NVIC_ICER1_bit at NVIC_ICER1.B5;
    sbit  CLRENA6_NVIC_ICER1_bit at NVIC_ICER1.B6;
    sbit  CLRENA7_NVIC_ICER1_bit at NVIC_ICER1.B7;
    sbit  CLRENA8_NVIC_ICER1_bit at NVIC_ICER1.B8;
    sbit  CLRENA9_NVIC_ICER1_bit at NVIC_ICER1.B9;
    sbit  CLRENA10_NVIC_ICER1_bit at NVIC_ICER1.B10;
    sbit  CLRENA11_NVIC_ICER1_bit at NVIC_ICER1.B11;
    sbit  CLRENA12_NVIC_ICER1_bit at NVIC_ICER1.B12;
    sbit  CLRENA13_NVIC_ICER1_bit at NVIC_ICER1.B13;
    sbit  CLRENA14_NVIC_ICER1_bit at NVIC_ICER1.B14;
    sbit  CLRENA15_NVIC_ICER1_bit at NVIC_ICER1.B15;
    sbit  CLRENA16_NVIC_ICER1_bit at NVIC_ICER1.B16;
    sbit  CLRENA17_NVIC_ICER1_bit at NVIC_ICER1.B17;
    sbit  CLRENA18_NVIC_ICER1_bit at NVIC_ICER1.B18;
    sbit  CLRENA19_NVIC_ICER1_bit at NVIC_ICER1.B19;
    sbit  CLRENA20_NVIC_ICER1_bit at NVIC_ICER1.B20;
    sbit  CLRENA21_NVIC_ICER1_bit at NVIC_ICER1.B21;
    sbit  CLRENA22_NVIC_ICER1_bit at NVIC_ICER1.B22;
    sbit  CLRENA23_NVIC_ICER1_bit at NVIC_ICER1.B23;
    sbit  CLRENA24_NVIC_ICER1_bit at NVIC_ICER1.B24;
    sbit  CLRENA25_NVIC_ICER1_bit at NVIC_ICER1.B25;
    sbit  CLRENA26_NVIC_ICER1_bit at NVIC_ICER1.B26;
    sbit  CLRENA27_NVIC_ICER1_bit at NVIC_ICER1.B27;
    sbit  CLRENA28_NVIC_ICER1_bit at NVIC_ICER1.B28;
    sbit  CLRENA29_NVIC_ICER1_bit at NVIC_ICER1.B29;
    sbit  CLRENA30_NVIC_ICER1_bit at NVIC_ICER1.B30;
    sbit  CLRENA31_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA0_NVIC_ICER2_bit at NVIC_ICER2.B0;
    sbit  CLRENA1_NVIC_ICER2_bit at NVIC_ICER2.B1;
    sbit  CLRENA2_NVIC_ICER2_bit at NVIC_ICER2.B2;
    sbit  CLRENA3_NVIC_ICER2_bit at NVIC_ICER2.B3;
    sbit  CLRENA4_NVIC_ICER2_bit at NVIC_ICER2.B4;
    sbit  CLRENA5_NVIC_ICER2_bit at NVIC_ICER2.B5;
    sbit  CLRENA6_NVIC_ICER2_bit at NVIC_ICER2.B6;
    sbit  CLRENA7_NVIC_ICER2_bit at NVIC_ICER2.B7;
    sbit  CLRENA8_NVIC_ICER2_bit at NVIC_ICER2.B8;
    sbit  CLRENA9_NVIC_ICER2_bit at NVIC_ICER2.B9;
    sbit  CLRENA10_NVIC_ICER2_bit at NVIC_ICER2.B10;
    sbit  CLRENA11_NVIC_ICER2_bit at NVIC_ICER2.B11;
    sbit  CLRENA12_NVIC_ICER2_bit at NVIC_ICER2.B12;
    sbit  CLRENA13_NVIC_ICER2_bit at NVIC_ICER2.B13;
    sbit  CLRENA14_NVIC_ICER2_bit at NVIC_ICER2.B14;
    sbit  CLRENA15_NVIC_ICER2_bit at NVIC_ICER2.B15;
    sbit  CLRENA16_NVIC_ICER2_bit at NVIC_ICER2.B16;
    sbit  CLRENA17_NVIC_ICER2_bit at NVIC_ICER2.B17;
    sbit  CLRENA18_NVIC_ICER2_bit at NVIC_ICER2.B18;
    sbit  CLRENA19_NVIC_ICER2_bit at NVIC_ICER2.B19;
    sbit  CLRENA20_NVIC_ICER2_bit at NVIC_ICER2.B20;
    sbit  CLRENA21_NVIC_ICER2_bit at NVIC_ICER2.B21;
    sbit  CLRENA22_NVIC_ICER2_bit at NVIC_ICER2.B22;
    sbit  CLRENA23_NVIC_ICER2_bit at NVIC_ICER2.B23;
    sbit  CLRENA24_NVIC_ICER2_bit at NVIC_ICER2.B24;
    sbit  CLRENA25_NVIC_ICER2_bit at NVIC_ICER2.B25;
    sbit  CLRENA26_NVIC_ICER2_bit at NVIC_ICER2.B26;
    sbit  CLRENA27_NVIC_ICER2_bit at NVIC_ICER2.B27;
    sbit  CLRENA28_NVIC_ICER2_bit at NVIC_ICER2.B28;
    sbit  CLRENA29_NVIC_ICER2_bit at NVIC_ICER2.B29;
    sbit  CLRENA30_NVIC_ICER2_bit at NVIC_ICER2.B30;
    sbit  CLRENA31_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND0 = 0;
    sbit  SETPEND0_bit at NVIC_ISPR0.B0;
    const register unsigned short int SETPEND1 = 1;
    sbit  SETPEND1_bit at NVIC_ISPR0.B1;
    const register unsigned short int SETPEND2 = 2;
    sbit  SETPEND2_bit at NVIC_ISPR0.B2;
    const register unsigned short int SETPEND3 = 3;
    sbit  SETPEND3_bit at NVIC_ISPR0.B3;
    const register unsigned short int SETPEND4 = 4;
    sbit  SETPEND4_bit at NVIC_ISPR0.B4;
    const register unsigned short int SETPEND5 = 5;
    sbit  SETPEND5_bit at NVIC_ISPR0.B5;
    const register unsigned short int SETPEND6 = 6;
    sbit  SETPEND6_bit at NVIC_ISPR0.B6;
    const register unsigned short int SETPEND7 = 7;
    sbit  SETPEND7_bit at NVIC_ISPR0.B7;
    const register unsigned short int SETPEND8 = 8;
    sbit  SETPEND8_bit at NVIC_ISPR0.B8;
    const register unsigned short int SETPEND9 = 9;
    sbit  SETPEND9_bit at NVIC_ISPR0.B9;
    const register unsigned short int SETPEND10 = 10;
    sbit  SETPEND10_bit at NVIC_ISPR0.B10;
    const register unsigned short int SETPEND11 = 11;
    sbit  SETPEND11_bit at NVIC_ISPR0.B11;
    const register unsigned short int SETPEND12 = 12;
    sbit  SETPEND12_bit at NVIC_ISPR0.B12;
    const register unsigned short int SETPEND13 = 13;
    sbit  SETPEND13_bit at NVIC_ISPR0.B13;
    const register unsigned short int SETPEND14 = 14;
    sbit  SETPEND14_bit at NVIC_ISPR0.B14;
    const register unsigned short int SETPEND15 = 15;
    sbit  SETPEND15_bit at NVIC_ISPR0.B15;
    const register unsigned short int SETPEND16 = 16;
    sbit  SETPEND16_bit at NVIC_ISPR0.B16;
    const register unsigned short int SETPEND17 = 17;
    sbit  SETPEND17_bit at NVIC_ISPR0.B17;
    const register unsigned short int SETPEND18 = 18;
    sbit  SETPEND18_bit at NVIC_ISPR0.B18;
    const register unsigned short int SETPEND19 = 19;
    sbit  SETPEND19_bit at NVIC_ISPR0.B19;
    const register unsigned short int SETPEND20 = 20;
    sbit  SETPEND20_bit at NVIC_ISPR0.B20;
    const register unsigned short int SETPEND21 = 21;
    sbit  SETPEND21_bit at NVIC_ISPR0.B21;
    const register unsigned short int SETPEND22 = 22;
    sbit  SETPEND22_bit at NVIC_ISPR0.B22;
    const register unsigned short int SETPEND23 = 23;
    sbit  SETPEND23_bit at NVIC_ISPR0.B23;
    const register unsigned short int SETPEND24 = 24;
    sbit  SETPEND24_bit at NVIC_ISPR0.B24;
    const register unsigned short int SETPEND25 = 25;
    sbit  SETPEND25_bit at NVIC_ISPR0.B25;
    const register unsigned short int SETPEND26 = 26;
    sbit  SETPEND26_bit at NVIC_ISPR0.B26;
    const register unsigned short int SETPEND27 = 27;
    sbit  SETPEND27_bit at NVIC_ISPR0.B27;
    const register unsigned short int SETPEND28 = 28;
    sbit  SETPEND28_bit at NVIC_ISPR0.B28;
    const register unsigned short int SETPEND29 = 29;
    sbit  SETPEND29_bit at NVIC_ISPR0.B29;
    const register unsigned short int SETPEND30 = 30;
    sbit  SETPEND30_bit at NVIC_ISPR0.B30;
    const register unsigned short int SETPEND31 = 31;
    sbit  SETPEND31_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND0_NVIC_ISPR1_bit at NVIC_ISPR1.B0;
    sbit  SETPEND1_NVIC_ISPR1_bit at NVIC_ISPR1.B1;
    sbit  SETPEND2_NVIC_ISPR1_bit at NVIC_ISPR1.B2;
    sbit  SETPEND3_NVIC_ISPR1_bit at NVIC_ISPR1.B3;
    sbit  SETPEND4_NVIC_ISPR1_bit at NVIC_ISPR1.B4;
    sbit  SETPEND5_NVIC_ISPR1_bit at NVIC_ISPR1.B5;
    sbit  SETPEND6_NVIC_ISPR1_bit at NVIC_ISPR1.B6;
    sbit  SETPEND7_NVIC_ISPR1_bit at NVIC_ISPR1.B7;
    sbit  SETPEND8_NVIC_ISPR1_bit at NVIC_ISPR1.B8;
    sbit  SETPEND9_NVIC_ISPR1_bit at NVIC_ISPR1.B9;
    sbit  SETPEND10_NVIC_ISPR1_bit at NVIC_ISPR1.B10;
    sbit  SETPEND11_NVIC_ISPR1_bit at NVIC_ISPR1.B11;
    sbit  SETPEND12_NVIC_ISPR1_bit at NVIC_ISPR1.B12;
    sbit  SETPEND13_NVIC_ISPR1_bit at NVIC_ISPR1.B13;
    sbit  SETPEND14_NVIC_ISPR1_bit at NVIC_ISPR1.B14;
    sbit  SETPEND15_NVIC_ISPR1_bit at NVIC_ISPR1.B15;
    sbit  SETPEND16_NVIC_ISPR1_bit at NVIC_ISPR1.B16;
    sbit  SETPEND17_NVIC_ISPR1_bit at NVIC_ISPR1.B17;
    sbit  SETPEND18_NVIC_ISPR1_bit at NVIC_ISPR1.B18;
    sbit  SETPEND19_NVIC_ISPR1_bit at NVIC_ISPR1.B19;
    sbit  SETPEND20_NVIC_ISPR1_bit at NVIC_ISPR1.B20;
    sbit  SETPEND21_NVIC_ISPR1_bit at NVIC_ISPR1.B21;
    sbit  SETPEND22_NVIC_ISPR1_bit at NVIC_ISPR1.B22;
    sbit  SETPEND23_NVIC_ISPR1_bit at NVIC_ISPR1.B23;
    sbit  SETPEND24_NVIC_ISPR1_bit at NVIC_ISPR1.B24;
    sbit  SETPEND25_NVIC_ISPR1_bit at NVIC_ISPR1.B25;
    sbit  SETPEND26_NVIC_ISPR1_bit at NVIC_ISPR1.B26;
    sbit  SETPEND27_NVIC_ISPR1_bit at NVIC_ISPR1.B27;
    sbit  SETPEND28_NVIC_ISPR1_bit at NVIC_ISPR1.B28;
    sbit  SETPEND29_NVIC_ISPR1_bit at NVIC_ISPR1.B29;
    sbit  SETPEND30_NVIC_ISPR1_bit at NVIC_ISPR1.B30;
    sbit  SETPEND31_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND0_NVIC_ISPR2_bit at NVIC_ISPR2.B0;
    sbit  SETPEND1_NVIC_ISPR2_bit at NVIC_ISPR2.B1;
    sbit  SETPEND2_NVIC_ISPR2_bit at NVIC_ISPR2.B2;
    sbit  SETPEND3_NVIC_ISPR2_bit at NVIC_ISPR2.B3;
    sbit  SETPEND4_NVIC_ISPR2_bit at NVIC_ISPR2.B4;
    sbit  SETPEND5_NVIC_ISPR2_bit at NVIC_ISPR2.B5;
    sbit  SETPEND6_NVIC_ISPR2_bit at NVIC_ISPR2.B6;
    sbit  SETPEND7_NVIC_ISPR2_bit at NVIC_ISPR2.B7;
    sbit  SETPEND8_NVIC_ISPR2_bit at NVIC_ISPR2.B8;
    sbit  SETPEND9_NVIC_ISPR2_bit at NVIC_ISPR2.B9;
    sbit  SETPEND10_NVIC_ISPR2_bit at NVIC_ISPR2.B10;
    sbit  SETPEND11_NVIC_ISPR2_bit at NVIC_ISPR2.B11;
    sbit  SETPEND12_NVIC_ISPR2_bit at NVIC_ISPR2.B12;
    sbit  SETPEND13_NVIC_ISPR2_bit at NVIC_ISPR2.B13;
    sbit  SETPEND14_NVIC_ISPR2_bit at NVIC_ISPR2.B14;
    sbit  SETPEND15_NVIC_ISPR2_bit at NVIC_ISPR2.B15;
    sbit  SETPEND16_NVIC_ISPR2_bit at NVIC_ISPR2.B16;
    sbit  SETPEND17_NVIC_ISPR2_bit at NVIC_ISPR2.B17;
    sbit  SETPEND18_NVIC_ISPR2_bit at NVIC_ISPR2.B18;
    sbit  SETPEND19_NVIC_ISPR2_bit at NVIC_ISPR2.B19;
    sbit  SETPEND20_NVIC_ISPR2_bit at NVIC_ISPR2.B20;
    sbit  SETPEND21_NVIC_ISPR2_bit at NVIC_ISPR2.B21;
    sbit  SETPEND22_NVIC_ISPR2_bit at NVIC_ISPR2.B22;
    sbit  SETPEND23_NVIC_ISPR2_bit at NVIC_ISPR2.B23;
    sbit  SETPEND24_NVIC_ISPR2_bit at NVIC_ISPR2.B24;
    sbit  SETPEND25_NVIC_ISPR2_bit at NVIC_ISPR2.B25;
    sbit  SETPEND26_NVIC_ISPR2_bit at NVIC_ISPR2.B26;
    sbit  SETPEND27_NVIC_ISPR2_bit at NVIC_ISPR2.B27;
    sbit  SETPEND28_NVIC_ISPR2_bit at NVIC_ISPR2.B28;
    sbit  SETPEND29_NVIC_ISPR2_bit at NVIC_ISPR2.B29;
    sbit  SETPEND30_NVIC_ISPR2_bit at NVIC_ISPR2.B30;
    sbit  SETPEND31_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND0 = 0;
    sbit  CLRPEND0_bit at NVIC_ICPR0.B0;
    const register unsigned short int CLRPEND1 = 1;
    sbit  CLRPEND1_bit at NVIC_ICPR0.B1;
    const register unsigned short int CLRPEND2 = 2;
    sbit  CLRPEND2_bit at NVIC_ICPR0.B2;
    const register unsigned short int CLRPEND3 = 3;
    sbit  CLRPEND3_bit at NVIC_ICPR0.B3;
    const register unsigned short int CLRPEND4 = 4;
    sbit  CLRPEND4_bit at NVIC_ICPR0.B4;
    const register unsigned short int CLRPEND5 = 5;
    sbit  CLRPEND5_bit at NVIC_ICPR0.B5;
    const register unsigned short int CLRPEND6 = 6;
    sbit  CLRPEND6_bit at NVIC_ICPR0.B6;
    const register unsigned short int CLRPEND7 = 7;
    sbit  CLRPEND7_bit at NVIC_ICPR0.B7;
    const register unsigned short int CLRPEND8 = 8;
    sbit  CLRPEND8_bit at NVIC_ICPR0.B8;
    const register unsigned short int CLRPEND9 = 9;
    sbit  CLRPEND9_bit at NVIC_ICPR0.B9;
    const register unsigned short int CLRPEND10 = 10;
    sbit  CLRPEND10_bit at NVIC_ICPR0.B10;
    const register unsigned short int CLRPEND11 = 11;
    sbit  CLRPEND11_bit at NVIC_ICPR0.B11;
    const register unsigned short int CLRPEND12 = 12;
    sbit  CLRPEND12_bit at NVIC_ICPR0.B12;
    const register unsigned short int CLRPEND13 = 13;
    sbit  CLRPEND13_bit at NVIC_ICPR0.B13;
    const register unsigned short int CLRPEND14 = 14;
    sbit  CLRPEND14_bit at NVIC_ICPR0.B14;
    const register unsigned short int CLRPEND15 = 15;
    sbit  CLRPEND15_bit at NVIC_ICPR0.B15;
    const register unsigned short int CLRPEND16 = 16;
    sbit  CLRPEND16_bit at NVIC_ICPR0.B16;
    const register unsigned short int CLRPEND17 = 17;
    sbit  CLRPEND17_bit at NVIC_ICPR0.B17;
    const register unsigned short int CLRPEND18 = 18;
    sbit  CLRPEND18_bit at NVIC_ICPR0.B18;
    const register unsigned short int CLRPEND19 = 19;
    sbit  CLRPEND19_bit at NVIC_ICPR0.B19;
    const register unsigned short int CLRPEND20 = 20;
    sbit  CLRPEND20_bit at NVIC_ICPR0.B20;
    const register unsigned short int CLRPEND21 = 21;
    sbit  CLRPEND21_bit at NVIC_ICPR0.B21;
    const register unsigned short int CLRPEND22 = 22;
    sbit  CLRPEND22_bit at NVIC_ICPR0.B22;
    const register unsigned short int CLRPEND23 = 23;
    sbit  CLRPEND23_bit at NVIC_ICPR0.B23;
    const register unsigned short int CLRPEND24 = 24;
    sbit  CLRPEND24_bit at NVIC_ICPR0.B24;
    const register unsigned short int CLRPEND25 = 25;
    sbit  CLRPEND25_bit at NVIC_ICPR0.B25;
    const register unsigned short int CLRPEND26 = 26;
    sbit  CLRPEND26_bit at NVIC_ICPR0.B26;
    const register unsigned short int CLRPEND27 = 27;
    sbit  CLRPEND27_bit at NVIC_ICPR0.B27;
    const register unsigned short int CLRPEND28 = 28;
    sbit  CLRPEND28_bit at NVIC_ICPR0.B28;
    const register unsigned short int CLRPEND29 = 29;
    sbit  CLRPEND29_bit at NVIC_ICPR0.B29;
    const register unsigned short int CLRPEND30 = 30;
    sbit  CLRPEND30_bit at NVIC_ICPR0.B30;
    const register unsigned short int CLRPEND31 = 31;
    sbit  CLRPEND31_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND0_NVIC_ICPR1_bit at NVIC_ICPR1.B0;
    sbit  CLRPEND1_NVIC_ICPR1_bit at NVIC_ICPR1.B1;
    sbit  CLRPEND2_NVIC_ICPR1_bit at NVIC_ICPR1.B2;
    sbit  CLRPEND3_NVIC_ICPR1_bit at NVIC_ICPR1.B3;
    sbit  CLRPEND4_NVIC_ICPR1_bit at NVIC_ICPR1.B4;
    sbit  CLRPEND5_NVIC_ICPR1_bit at NVIC_ICPR1.B5;
    sbit  CLRPEND6_NVIC_ICPR1_bit at NVIC_ICPR1.B6;
    sbit  CLRPEND7_NVIC_ICPR1_bit at NVIC_ICPR1.B7;
    sbit  CLRPEND8_NVIC_ICPR1_bit at NVIC_ICPR1.B8;
    sbit  CLRPEND9_NVIC_ICPR1_bit at NVIC_ICPR1.B9;
    sbit  CLRPEND10_NVIC_ICPR1_bit at NVIC_ICPR1.B10;
    sbit  CLRPEND11_NVIC_ICPR1_bit at NVIC_ICPR1.B11;
    sbit  CLRPEND12_NVIC_ICPR1_bit at NVIC_ICPR1.B12;
    sbit  CLRPEND13_NVIC_ICPR1_bit at NVIC_ICPR1.B13;
    sbit  CLRPEND14_NVIC_ICPR1_bit at NVIC_ICPR1.B14;
    sbit  CLRPEND15_NVIC_ICPR1_bit at NVIC_ICPR1.B15;
    sbit  CLRPEND16_NVIC_ICPR1_bit at NVIC_ICPR1.B16;
    sbit  CLRPEND17_NVIC_ICPR1_bit at NVIC_ICPR1.B17;
    sbit  CLRPEND18_NVIC_ICPR1_bit at NVIC_ICPR1.B18;
    sbit  CLRPEND19_NVIC_ICPR1_bit at NVIC_ICPR1.B19;
    sbit  CLRPEND20_NVIC_ICPR1_bit at NVIC_ICPR1.B20;
    sbit  CLRPEND21_NVIC_ICPR1_bit at NVIC_ICPR1.B21;
    sbit  CLRPEND22_NVIC_ICPR1_bit at NVIC_ICPR1.B22;
    sbit  CLRPEND23_NVIC_ICPR1_bit at NVIC_ICPR1.B23;
    sbit  CLRPEND24_NVIC_ICPR1_bit at NVIC_ICPR1.B24;
    sbit  CLRPEND25_NVIC_ICPR1_bit at NVIC_ICPR1.B25;
    sbit  CLRPEND26_NVIC_ICPR1_bit at NVIC_ICPR1.B26;
    sbit  CLRPEND27_NVIC_ICPR1_bit at NVIC_ICPR1.B27;
    sbit  CLRPEND28_NVIC_ICPR1_bit at NVIC_ICPR1.B28;
    sbit  CLRPEND29_NVIC_ICPR1_bit at NVIC_ICPR1.B29;
    sbit  CLRPEND30_NVIC_ICPR1_bit at NVIC_ICPR1.B30;
    sbit  CLRPEND31_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND0_NVIC_ICPR2_bit at NVIC_ICPR2.B0;
    sbit  CLRPEND1_NVIC_ICPR2_bit at NVIC_ICPR2.B1;
    sbit  CLRPEND2_NVIC_ICPR2_bit at NVIC_ICPR2.B2;
    sbit  CLRPEND3_NVIC_ICPR2_bit at NVIC_ICPR2.B3;
    sbit  CLRPEND4_NVIC_ICPR2_bit at NVIC_ICPR2.B4;
    sbit  CLRPEND5_NVIC_ICPR2_bit at NVIC_ICPR2.B5;
    sbit  CLRPEND6_NVIC_ICPR2_bit at NVIC_ICPR2.B6;
    sbit  CLRPEND7_NVIC_ICPR2_bit at NVIC_ICPR2.B7;
    sbit  CLRPEND8_NVIC_ICPR2_bit at NVIC_ICPR2.B8;
    sbit  CLRPEND9_NVIC_ICPR2_bit at NVIC_ICPR2.B9;
    sbit  CLRPEND10_NVIC_ICPR2_bit at NVIC_ICPR2.B10;
    sbit  CLRPEND11_NVIC_ICPR2_bit at NVIC_ICPR2.B11;
    sbit  CLRPEND12_NVIC_ICPR2_bit at NVIC_ICPR2.B12;
    sbit  CLRPEND13_NVIC_ICPR2_bit at NVIC_ICPR2.B13;
    sbit  CLRPEND14_NVIC_ICPR2_bit at NVIC_ICPR2.B14;
    sbit  CLRPEND15_NVIC_ICPR2_bit at NVIC_ICPR2.B15;
    sbit  CLRPEND16_NVIC_ICPR2_bit at NVIC_ICPR2.B16;
    sbit  CLRPEND17_NVIC_ICPR2_bit at NVIC_ICPR2.B17;
    sbit  CLRPEND18_NVIC_ICPR2_bit at NVIC_ICPR2.B18;
    sbit  CLRPEND19_NVIC_ICPR2_bit at NVIC_ICPR2.B19;
    sbit  CLRPEND20_NVIC_ICPR2_bit at NVIC_ICPR2.B20;
    sbit  CLRPEND21_NVIC_ICPR2_bit at NVIC_ICPR2.B21;
    sbit  CLRPEND22_NVIC_ICPR2_bit at NVIC_ICPR2.B22;
    sbit  CLRPEND23_NVIC_ICPR2_bit at NVIC_ICPR2.B23;
    sbit  CLRPEND24_NVIC_ICPR2_bit at NVIC_ICPR2.B24;
    sbit  CLRPEND25_NVIC_ICPR2_bit at NVIC_ICPR2.B25;
    sbit  CLRPEND26_NVIC_ICPR2_bit at NVIC_ICPR2.B26;
    sbit  CLRPEND27_NVIC_ICPR2_bit at NVIC_ICPR2.B27;
    sbit  CLRPEND28_NVIC_ICPR2_bit at NVIC_ICPR2.B28;
    sbit  CLRPEND29_NVIC_ICPR2_bit at NVIC_ICPR2.B29;
    sbit  CLRPEND30_NVIC_ICPR2_bit at NVIC_ICPR2.B30;
    sbit  CLRPEND31_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    const register unsigned short int ACTIVE0 = 0;
    sbit  ACTIVE0_bit at NVIC_IABR0.B0;
    const register unsigned short int ACTIVE1 = 1;
    sbit  ACTIVE1_bit at NVIC_IABR0.B1;
    const register unsigned short int ACTIVE2 = 2;
    sbit  ACTIVE2_bit at NVIC_IABR0.B2;
    const register unsigned short int ACTIVE3 = 3;
    sbit  ACTIVE3_bit at NVIC_IABR0.B3;
    const register unsigned short int ACTIVE4 = 4;
    sbit  ACTIVE4_bit at NVIC_IABR0.B4;
    const register unsigned short int ACTIVE5 = 5;
    sbit  ACTIVE5_bit at NVIC_IABR0.B5;
    const register unsigned short int ACTIVE6 = 6;
    sbit  ACTIVE6_bit at NVIC_IABR0.B6;
    const register unsigned short int ACTIVE7 = 7;
    sbit  ACTIVE7_bit at NVIC_IABR0.B7;
    const register unsigned short int ACTIVE8 = 8;
    sbit  ACTIVE8_bit at NVIC_IABR0.B8;
    const register unsigned short int ACTIVE9 = 9;
    sbit  ACTIVE9_bit at NVIC_IABR0.B9;
    const register unsigned short int ACTIVE10 = 10;
    sbit  ACTIVE10_bit at NVIC_IABR0.B10;
    const register unsigned short int ACTIVE11 = 11;
    sbit  ACTIVE11_bit at NVIC_IABR0.B11;
    const register unsigned short int ACTIVE12 = 12;
    sbit  ACTIVE12_bit at NVIC_IABR0.B12;
    const register unsigned short int ACTIVE13 = 13;
    sbit  ACTIVE13_bit at NVIC_IABR0.B13;
    const register unsigned short int ACTIVE14 = 14;
    sbit  ACTIVE14_bit at NVIC_IABR0.B14;
    const register unsigned short int ACTIVE15 = 15;
    sbit  ACTIVE15_bit at NVIC_IABR0.B15;
    const register unsigned short int ACTIVE16 = 16;
    sbit  ACTIVE16_bit at NVIC_IABR0.B16;
    const register unsigned short int ACTIVE17 = 17;
    sbit  ACTIVE17_bit at NVIC_IABR0.B17;
    const register unsigned short int ACTIVE18 = 18;
    sbit  ACTIVE18_bit at NVIC_IABR0.B18;
    const register unsigned short int ACTIVE19 = 19;
    sbit  ACTIVE19_bit at NVIC_IABR0.B19;
    const register unsigned short int ACTIVE20 = 20;
    sbit  ACTIVE20_bit at NVIC_IABR0.B20;
    const register unsigned short int ACTIVE21 = 21;
    sbit  ACTIVE21_bit at NVIC_IABR0.B21;
    const register unsigned short int ACTIVE22 = 22;
    sbit  ACTIVE22_bit at NVIC_IABR0.B22;
    const register unsigned short int ACTIVE23 = 23;
    sbit  ACTIVE23_bit at NVIC_IABR0.B23;
    const register unsigned short int ACTIVE24 = 24;
    sbit  ACTIVE24_bit at NVIC_IABR0.B24;
    const register unsigned short int ACTIVE25 = 25;
    sbit  ACTIVE25_bit at NVIC_IABR0.B25;
    const register unsigned short int ACTIVE26 = 26;
    sbit  ACTIVE26_bit at NVIC_IABR0.B26;
    const register unsigned short int ACTIVE27 = 27;
    sbit  ACTIVE27_bit at NVIC_IABR0.B27;
    const register unsigned short int ACTIVE28 = 28;
    sbit  ACTIVE28_bit at NVIC_IABR0.B28;
    const register unsigned short int ACTIVE29 = 29;
    sbit  ACTIVE29_bit at NVIC_IABR0.B29;
    const register unsigned short int ACTIVE30 = 30;
    sbit  ACTIVE30_bit at NVIC_IABR0.B30;
    const register unsigned short int ACTIVE31 = 31;
    sbit  ACTIVE31_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE0_NVIC_IABR1_bit at NVIC_IABR1.B0;
    sbit  ACTIVE1_NVIC_IABR1_bit at NVIC_IABR1.B1;
    sbit  ACTIVE2_NVIC_IABR1_bit at NVIC_IABR1.B2;
    sbit  ACTIVE3_NVIC_IABR1_bit at NVIC_IABR1.B3;
    sbit  ACTIVE4_NVIC_IABR1_bit at NVIC_IABR1.B4;
    sbit  ACTIVE5_NVIC_IABR1_bit at NVIC_IABR1.B5;
    sbit  ACTIVE6_NVIC_IABR1_bit at NVIC_IABR1.B6;
    sbit  ACTIVE7_NVIC_IABR1_bit at NVIC_IABR1.B7;
    sbit  ACTIVE8_NVIC_IABR1_bit at NVIC_IABR1.B8;
    sbit  ACTIVE9_NVIC_IABR1_bit at NVIC_IABR1.B9;
    sbit  ACTIVE10_NVIC_IABR1_bit at NVIC_IABR1.B10;
    sbit  ACTIVE11_NVIC_IABR1_bit at NVIC_IABR1.B11;
    sbit  ACTIVE12_NVIC_IABR1_bit at NVIC_IABR1.B12;
    sbit  ACTIVE13_NVIC_IABR1_bit at NVIC_IABR1.B13;
    sbit  ACTIVE14_NVIC_IABR1_bit at NVIC_IABR1.B14;
    sbit  ACTIVE15_NVIC_IABR1_bit at NVIC_IABR1.B15;
    sbit  ACTIVE16_NVIC_IABR1_bit at NVIC_IABR1.B16;
    sbit  ACTIVE17_NVIC_IABR1_bit at NVIC_IABR1.B17;
    sbit  ACTIVE18_NVIC_IABR1_bit at NVIC_IABR1.B18;
    sbit  ACTIVE19_NVIC_IABR1_bit at NVIC_IABR1.B19;
    sbit  ACTIVE20_NVIC_IABR1_bit at NVIC_IABR1.B20;
    sbit  ACTIVE21_NVIC_IABR1_bit at NVIC_IABR1.B21;
    sbit  ACTIVE22_NVIC_IABR1_bit at NVIC_IABR1.B22;
    sbit  ACTIVE23_NVIC_IABR1_bit at NVIC_IABR1.B23;
    sbit  ACTIVE24_NVIC_IABR1_bit at NVIC_IABR1.B24;
    sbit  ACTIVE25_NVIC_IABR1_bit at NVIC_IABR1.B25;
    sbit  ACTIVE26_NVIC_IABR1_bit at NVIC_IABR1.B26;
    sbit  ACTIVE27_NVIC_IABR1_bit at NVIC_IABR1.B27;
    sbit  ACTIVE28_NVIC_IABR1_bit at NVIC_IABR1.B28;
    sbit  ACTIVE29_NVIC_IABR1_bit at NVIC_IABR1.B29;
    sbit  ACTIVE30_NVIC_IABR1_bit at NVIC_IABR1.B30;
    sbit  ACTIVE31_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE0_NVIC_IABR2_bit at NVIC_IABR2.B0;
    sbit  ACTIVE1_NVIC_IABR2_bit at NVIC_IABR2.B1;
    sbit  ACTIVE2_NVIC_IABR2_bit at NVIC_IABR2.B2;
    sbit  ACTIVE3_NVIC_IABR2_bit at NVIC_IABR2.B3;
    sbit  ACTIVE4_NVIC_IABR2_bit at NVIC_IABR2.B4;
    sbit  ACTIVE5_NVIC_IABR2_bit at NVIC_IABR2.B5;
    sbit  ACTIVE6_NVIC_IABR2_bit at NVIC_IABR2.B6;
    sbit  ACTIVE7_NVIC_IABR2_bit at NVIC_IABR2.B7;
    sbit  ACTIVE8_NVIC_IABR2_bit at NVIC_IABR2.B8;
    sbit  ACTIVE9_NVIC_IABR2_bit at NVIC_IABR2.B9;
    sbit  ACTIVE10_NVIC_IABR2_bit at NVIC_IABR2.B10;
    sbit  ACTIVE11_NVIC_IABR2_bit at NVIC_IABR2.B11;
    sbit  ACTIVE12_NVIC_IABR2_bit at NVIC_IABR2.B12;
    sbit  ACTIVE13_NVIC_IABR2_bit at NVIC_IABR2.B13;
    sbit  ACTIVE14_NVIC_IABR2_bit at NVIC_IABR2.B14;
    sbit  ACTIVE15_NVIC_IABR2_bit at NVIC_IABR2.B15;
    sbit  ACTIVE16_NVIC_IABR2_bit at NVIC_IABR2.B16;
    sbit  ACTIVE17_NVIC_IABR2_bit at NVIC_IABR2.B17;
    sbit  ACTIVE18_NVIC_IABR2_bit at NVIC_IABR2.B18;
    sbit  ACTIVE19_NVIC_IABR2_bit at NVIC_IABR2.B19;
    sbit  ACTIVE20_NVIC_IABR2_bit at NVIC_IABR2.B20;
    sbit  ACTIVE21_NVIC_IABR2_bit at NVIC_IABR2.B21;
    sbit  ACTIVE22_NVIC_IABR2_bit at NVIC_IABR2.B22;
    sbit  ACTIVE23_NVIC_IABR2_bit at NVIC_IABR2.B23;
    sbit  ACTIVE24_NVIC_IABR2_bit at NVIC_IABR2.B24;
    sbit  ACTIVE25_NVIC_IABR2_bit at NVIC_IABR2.B25;
    sbit  ACTIVE26_NVIC_IABR2_bit at NVIC_IABR2.B26;
    sbit  ACTIVE27_NVIC_IABR2_bit at NVIC_IABR2.B27;
    sbit  ACTIVE28_NVIC_IABR2_bit at NVIC_IABR2.B28;
    sbit  ACTIVE29_NVIC_IABR2_bit at NVIC_IABR2.B29;
    sbit  ACTIVE30_NVIC_IABR2_bit at NVIC_IABR2.B30;
    sbit  ACTIVE31_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N10 = 8;
    sbit  IPR_N10_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N11 = 9;
    sbit  IPR_N11_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N12 = 10;
    sbit  IPR_N12_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N13 = 11;
    sbit  IPR_N13_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N14 = 12;
    sbit  IPR_N14_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N15 = 13;
    sbit  IPR_N15_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N16 = 14;
    sbit  IPR_N16_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N17 = 15;
    sbit  IPR_N17_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N20 = 16;
    sbit  IPR_N20_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N21 = 17;
    sbit  IPR_N21_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N22 = 18;
    sbit  IPR_N22_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N23 = 19;
    sbit  IPR_N23_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N24 = 20;
    sbit  IPR_N24_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N25 = 21;
    sbit  IPR_N25_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N26 = 22;
    sbit  IPR_N26_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N27 = 23;
    sbit  IPR_N27_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N30 = 24;
    sbit  IPR_N30_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N31 = 25;
    sbit  IPR_N31_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N32 = 26;
    sbit  IPR_N32_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N33 = 27;
    sbit  IPR_N33_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N34 = 28;
    sbit  IPR_N34_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N35 = 29;
    sbit  IPR_N35_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N36 = 30;
    sbit  IPR_N36_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N37 = 31;
    sbit  IPR_N37_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N10_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N11_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N12_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N13_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N14_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N15_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N16_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N17_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N20_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N21_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N22_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N23_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N24_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N25_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N26_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N27_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N30_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N31_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N32_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N33_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N34_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N35_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N36_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N37_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N10_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N11_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N12_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N13_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N14_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N15_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N16_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N17_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N20_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N21_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N22_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N23_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N24_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N25_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N26_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N27_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N30_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N31_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N32_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N33_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N34_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N35_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N36_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N37_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N10_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N11_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N12_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N13_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N14_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N15_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N16_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N17_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N20_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N21_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N22_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N23_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N24_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N25_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N26_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N27_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N30_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N31_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N32_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N33_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N34_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N35_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N36_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N37_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N10_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N11_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N12_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N13_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N14_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N15_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N16_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N17_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N20_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N21_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N22_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N23_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N24_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N25_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N26_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N27_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N30_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N31_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N32_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N33_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N34_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N35_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N36_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N37_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N10_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N11_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N12_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N13_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N14_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N15_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N16_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N17_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N20_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N21_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N22_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N23_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N24_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N25_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N26_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N27_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N30_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N31_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N32_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N33_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N34_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N35_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N36_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N37_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N10_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N11_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N12_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N13_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N14_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N15_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N16_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N17_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N20_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N21_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N22_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N23_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N24_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N25_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N26_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N27_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N30_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N31_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N32_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N33_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N34_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N35_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N36_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N37_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N10_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N11_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N12_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N13_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N14_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N15_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N16_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N17_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N20_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N21_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N22_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N23_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N24_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N25_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N26_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N27_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N30_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N31_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N32_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N33_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N34_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N35_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N36_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N37_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N10_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N11_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N12_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N13_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N14_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N15_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N16_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N17_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N20_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N21_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N22_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N23_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N24_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N25_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N26_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N27_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N30_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N31_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N32_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N33_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N34_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N35_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N36_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N37_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N10_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N11_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N12_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N13_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N14_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N15_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N16_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N17_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N20_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N21_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N22_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N23_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N24_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N25_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N26_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N27_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N30_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N31_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N32_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N33_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N34_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N35_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N36_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N37_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N10_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N11_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N12_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N13_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N14_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N15_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N16_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N17_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N20_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N21_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N22_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N23_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N24_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N25_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N26_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N27_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N30_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N31_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N32_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N33_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N34_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N35_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N36_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N37_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N10_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N11_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N12_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N13_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N14_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N15_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N16_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N17_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N20_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N21_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N22_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N23_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N24_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N25_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N26_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N27_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N30_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N31_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N32_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N33_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N34_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N35_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N36_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N37_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N10_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N11_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N12_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N13_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N14_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N15_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N16_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N17_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N20_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N21_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N22_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N23_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N24_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N25_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N26_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N27_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N30_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N31_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N32_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N33_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N34_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N35_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N36_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N37_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N10_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N11_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N12_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N13_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N14_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N15_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N16_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N17_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N20_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N21_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N22_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N23_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N24_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N25_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N26_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N27_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N30_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N31_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N32_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N33_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N34_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N35_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N36_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N37_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N10_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N11_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N12_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N13_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N14_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N15_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N16_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N17_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N20_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N21_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N22_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N23_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N24_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N25_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N26_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N27_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N30_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N31_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N32_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N33_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N34_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N35_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N36_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N37_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N10_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N11_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N12_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N13_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N14_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N15_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N16_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N17_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N20_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N21_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N22_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N23_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N24_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N25_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N26_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N27_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N30_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N31_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N32_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N33_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N34_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N35_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N36_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N37_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N10_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N11_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N12_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N13_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N14_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N15_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N16_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N17_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N20_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N21_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N22_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N23_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N24_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N25_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N26_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N27_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N30_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N31_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N32_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N33_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N34_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N35_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N36_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N37_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N10_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N11_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N12_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N13_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N14_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N15_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N16_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N17_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N20_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N21_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N22_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N23_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N24_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N25_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N26_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N27_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N30_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N31_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N32_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N33_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N34_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N35_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N36_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N37_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N10_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N11_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N12_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N13_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N14_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N15_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N16_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N17_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N20_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N21_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N22_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N23_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N24_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N25_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N26_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N27_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N30_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N31_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N32_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N33_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N34_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N35_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N36_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N37_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N10_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N11_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N12_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N13_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N14_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N15_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N16_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N17_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N20_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N21_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N22_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N23_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N24_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N25_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N26_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N27_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N30_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N31_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N32_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N33_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N34_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N35_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N36_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N37_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N10_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N11_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N12_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N13_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N14_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N15_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N16_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N17_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N20_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N21_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N22_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N23_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N24_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N25_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N26_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N27_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N30_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N31_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N32_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N33_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N34_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N35_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N36_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N37_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at STK_CTRL.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at STK_CTRL.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at STK_CTRL.B1;
    const register unsigned short int ENABLE_ = 0;
    sbit  ENABLE_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at STK_LOAD.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at STK_LOAD.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at STK_LOAD.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at STK_LOAD.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at STK_LOAD.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at STK_LOAD.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at STK_LOAD.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at STK_LOAD.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at STK_LOAD.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at STK_LOAD.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at STK_LOAD.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at STK_LOAD.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at STK_LOAD.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at STK_LOAD.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at STK_LOAD.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at STK_LOAD.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at STK_LOAD.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at STK_LOAD.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at STK_LOAD.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at STK_LOAD.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at STK_LOAD.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at STK_LOAD.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at STK_LOAD.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at STK_VAL.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at STK_VAL.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at STK_VAL.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at STK_VAL.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at STK_VAL.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at STK_VAL.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at STK_VAL.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at STK_VAL.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at STK_VAL.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at STK_VAL.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at STK_VAL.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at STK_VAL.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at STK_VAL.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at STK_VAL.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at STK_VAL.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at STK_VAL.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at STK_VAL.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at STK_VAL.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at STK_VAL.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at STK_VAL.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at STK_VAL.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at STK_VAL.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at STK_VAL.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at STK_CALIB.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at STK_CALIB.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at STK_CALIB.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at STK_CALIB.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at STK_CALIB.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at STK_CALIB.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at STK_CALIB.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at STK_CALIB.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at STK_CALIB.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at STK_CALIB.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at STK_CALIB.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at STK_CALIB.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at STK_CALIB.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at STK_CALIB.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at STK_CALIB.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at STK_CALIB.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at STK_CALIB.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at STK_CALIB.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at STK_CALIB.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at STK_CALIB.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at STK_CALIB.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at STK_CALIB.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at STK_CALIB.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at STK_CALIB.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at STK_CALIB.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER0 = 24;
    sbit  IMPLEMENTER0_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER1 = 25;
    sbit  IMPLEMENTER1_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER2 = 26;
    sbit  IMPLEMENTER2_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER3 = 27;
    sbit  IMPLEMENTER3_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER4 = 28;
    sbit  IMPLEMENTER4_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER5 = 29;
    sbit  IMPLEMENTER5_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER6 = 30;
    sbit  IMPLEMENTER6_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER7 = 31;
    sbit  IMPLEMENTER7_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT0 = 20;
    sbit  VARIANT0_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT1 = 21;
    sbit  VARIANT1_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT2 = 22;
    sbit  VARIANT2_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT3 = 23;
    sbit  VARIANT3_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT0 = 16;
    sbit  CONSTANT0_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT1 = 17;
    sbit  CONSTANT1_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT2 = 18;
    sbit  CONSTANT2_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT3 = 19;
    sbit  CONSTANT3_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO0 = 4;
    sbit  PARTNO0_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO1 = 5;
    sbit  PARTNO1_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO2 = 6;
    sbit  PARTNO2_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO3 = 7;
    sbit  PARTNO3_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO4 = 8;
    sbit  PARTNO4_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO5 = 9;
    sbit  PARTNO5_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO6 = 10;
    sbit  PARTNO6_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO7 = 11;
    sbit  PARTNO7_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO8 = 12;
    sbit  PARTNO8_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO9 = 13;
    sbit  PARTNO9_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO10 = 14;
    sbit  PARTNO10_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO11 = 15;
    sbit  PARTNO11_bit at SCB_CPUID.B15;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SCB_CPUID.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SCB_CPUID.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SCB_CPUID.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING0 = 12;
    sbit  VECTPENDING0_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING1 = 13;
    sbit  VECTPENDING1_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING2 = 14;
    sbit  VECTPENDING2_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING3 = 15;
    sbit  VECTPENDING3_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING4 = 16;
    sbit  VECTPENDING4_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING5 = 17;
    sbit  VECTPENDING5_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF0 = 7;
    sbit  TBLOFF0_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF1 = 8;
    sbit  TBLOFF1_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF2 = 9;
    sbit  TBLOFF2_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF3 = 10;
    sbit  TBLOFF3_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF4 = 11;
    sbit  TBLOFF4_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF5 = 12;
    sbit  TBLOFF5_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF6 = 13;
    sbit  TBLOFF6_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF7 = 14;
    sbit  TBLOFF7_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF8 = 15;
    sbit  TBLOFF8_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF9 = 16;
    sbit  TBLOFF9_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF10 = 17;
    sbit  TBLOFF10_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF11 = 18;
    sbit  TBLOFF11_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF12 = 19;
    sbit  TBLOFF12_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF13 = 20;
    sbit  TBLOFF13_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF14 = 21;
    sbit  TBLOFF14_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF15 = 22;
    sbit  TBLOFF15_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF16 = 23;
    sbit  TBLOFF16_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF17 = 24;
    sbit  TBLOFF17_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF18 = 25;
    sbit  TBLOFF18_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF19 = 26;
    sbit  TBLOFF19_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF20 = 27;
    sbit  TBLOFF20_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF21 = 28;
    sbit  TBLOFF21_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF22 = 29;
    sbit  TBLOFF22_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF23 = 30;
    sbit  TBLOFF23_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF24 = 31;
    sbit  TBLOFF24_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY0 = 16;
    sbit  VECTKEY0_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY1 = 17;
    sbit  VECTKEY1_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY2 = 18;
    sbit  VECTKEY2_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY3 = 19;
    sbit  VECTKEY3_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY4 = 20;
    sbit  VECTKEY4_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY5 = 21;
    sbit  VECTKEY5_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY6 = 22;
    sbit  VECTKEY6_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY7 = 23;
    sbit  VECTKEY7_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY8 = 24;
    sbit  VECTKEY8_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY9 = 25;
    sbit  VECTKEY9_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY10 = 26;
    sbit  VECTKEY10_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY11 = 27;
    sbit  VECTKEY11_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY12 = 28;
    sbit  VECTKEY12_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY13 = 29;
    sbit  VECTKEY13_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY14 = 30;
    sbit  VECTKEY14_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY15 = 31;
    sbit  VECTKEY15_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP0 = 8;
    sbit  PRIGROUP0_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP1 = 9;
    sbit  PRIGROUP1_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP2 = 10;
    sbit  PRIGROUP2_bit at SCB_AIRCR.B10;
    const register unsigned short int SYSRESETREQ = 2;
    sbit  SYSRESETREQ_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_60 = 16;
    sbit  PRI_60_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_61 = 17;
    sbit  PRI_61_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_62 = 18;
    sbit  PRI_62_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_63 = 19;
    sbit  PRI_63_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_64 = 20;
    sbit  PRI_64_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_65 = 21;
    sbit  PRI_65_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_66 = 22;
    sbit  PRI_66_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_67 = 23;
    sbit  PRI_67_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_50 = 8;
    sbit  PRI_50_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_51 = 9;
    sbit  PRI_51_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_52 = 10;
    sbit  PRI_52_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_53 = 11;
    sbit  PRI_53_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_54 = 12;
    sbit  PRI_54_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_55 = 13;
    sbit  PRI_55_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_56 = 14;
    sbit  PRI_56_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_57 = 15;
    sbit  PRI_57_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_110 = 24;
    sbit  PRI_110_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_111 = 25;
    sbit  PRI_111_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_112 = 26;
    sbit  PRI_112_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_113 = 27;
    sbit  PRI_113_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_114 = 28;
    sbit  PRI_114_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_115 = 29;
    sbit  PRI_115_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_116 = 30;
    sbit  PRI_116_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_117 = 31;
    sbit  PRI_117_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_150 = 24;
    sbit  PRI_150_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_151 = 25;
    sbit  PRI_151_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_152 = 26;
    sbit  PRI_152_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_153 = 27;
    sbit  PRI_153_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_154 = 28;
    sbit  PRI_154_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_155 = 29;
    sbit  PRI_155_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_156 = 30;
    sbit  PRI_156_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_157 = 31;
    sbit  PRI_157_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_140 = 16;
    sbit  PRI_140_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_141 = 17;
    sbit  PRI_141_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_142 = 18;
    sbit  PRI_142_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_143 = 19;
    sbit  PRI_143_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_144 = 20;
    sbit  PRI_144_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_145 = 21;
    sbit  PRI_145_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_146 = 22;
    sbit  PRI_146_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_147 = 23;
    sbit  PRI_147_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at SCB_SHCRS.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at SCB_SHCRS.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at SCB_SHCRS.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at SCB_SHCRS.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at SCB_SHCRS.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at SCB_SHCRS.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at SCB_SHCRS.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at SCB_SHCRS.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at SCB_SHCRS.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at SCB_SHCRS.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at SCB_SHCRS.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at SCB_SHCRS.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at SCB_SHCRS.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at SCB_SHCRS.B0;

sfr unsigned long   volatile DFSDM1_CH0CFGR1      absolute 0x40016000;
    sbit  DFSDMEN_DFSDM1_CH0CFGR1_bit at DFSDM1_CH0CFGR1.B31;
    const register unsigned short int CKOUTSRC = 30;
    sbit  CKOUTSRC_bit at DFSDM1_CH0CFGR1.B30;
    const register unsigned short int CKOUTDIV0 = 16;
    sbit  CKOUTDIV0_bit at DFSDM1_CH0CFGR1.B16;
    const register unsigned short int CKOUTDIV1 = 17;
    sbit  CKOUTDIV1_bit at DFSDM1_CH0CFGR1.B17;
    const register unsigned short int CKOUTDIV2 = 18;
    sbit  CKOUTDIV2_bit at DFSDM1_CH0CFGR1.B18;
    const register unsigned short int CKOUTDIV3 = 19;
    sbit  CKOUTDIV3_bit at DFSDM1_CH0CFGR1.B19;
    const register unsigned short int CKOUTDIV4 = 20;
    sbit  CKOUTDIV4_bit at DFSDM1_CH0CFGR1.B20;
    const register unsigned short int CKOUTDIV5 = 21;
    sbit  CKOUTDIV5_bit at DFSDM1_CH0CFGR1.B21;
    const register unsigned short int CKOUTDIV6 = 22;
    sbit  CKOUTDIV6_bit at DFSDM1_CH0CFGR1.B22;
    const register unsigned short int CKOUTDIV7 = 23;
    sbit  CKOUTDIV7_bit at DFSDM1_CH0CFGR1.B23;
    const register unsigned short int DATPACK0 = 14;
    sbit  DATPACK0_bit at DFSDM1_CH0CFGR1.B14;
    const register unsigned short int DATPACK1 = 15;
    sbit  DATPACK1_bit at DFSDM1_CH0CFGR1.B15;
    const register unsigned short int DATMPX0 = 12;
    sbit  DATMPX0_bit at DFSDM1_CH0CFGR1.B12;
    const register unsigned short int DATMPX1 = 13;
    sbit  DATMPX1_bit at DFSDM1_CH0CFGR1.B13;
    const register unsigned short int CHINSEL = 8;
    sbit  CHINSEL_bit at DFSDM1_CH0CFGR1.B8;
    const register unsigned short int CHEN = 7;
    sbit  CHEN_bit at DFSDM1_CH0CFGR1.B7;
    const register unsigned short int CKABEN = 6;
    sbit  CKABEN_bit at DFSDM1_CH0CFGR1.B6;
    const register unsigned short int SCDEN = 5;
    sbit  SCDEN_bit at DFSDM1_CH0CFGR1.B5;
    const register unsigned short int SPICKSEL0 = 2;
    sbit  SPICKSEL0_bit at DFSDM1_CH0CFGR1.B2;
    const register unsigned short int SPICKSEL1 = 3;
    sbit  SPICKSEL1_bit at DFSDM1_CH0CFGR1.B3;
    const register unsigned short int SITP0 = 0;
    sbit  SITP0_bit at DFSDM1_CH0CFGR1.B0;
    const register unsigned short int SITP1 = 1;
    sbit  SITP1_bit at DFSDM1_CH0CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH0CFGR2      absolute 0x40016004;
    const register unsigned short int OFFSET0 = 8;
    sbit  OFFSET0_bit at DFSDM1_CH0CFGR2.B8;
    const register unsigned short int OFFSET1 = 9;
    sbit  OFFSET1_bit at DFSDM1_CH0CFGR2.B9;
    const register unsigned short int OFFSET2 = 10;
    sbit  OFFSET2_bit at DFSDM1_CH0CFGR2.B10;
    const register unsigned short int OFFSET3 = 11;
    sbit  OFFSET3_bit at DFSDM1_CH0CFGR2.B11;
    const register unsigned short int OFFSET4 = 12;
    sbit  OFFSET4_bit at DFSDM1_CH0CFGR2.B12;
    const register unsigned short int OFFSET5 = 13;
    sbit  OFFSET5_bit at DFSDM1_CH0CFGR2.B13;
    const register unsigned short int OFFSET6 = 14;
    sbit  OFFSET6_bit at DFSDM1_CH0CFGR2.B14;
    const register unsigned short int OFFSET7 = 15;
    sbit  OFFSET7_bit at DFSDM1_CH0CFGR2.B15;
    const register unsigned short int OFFSET8 = 16;
    sbit  OFFSET8_bit at DFSDM1_CH0CFGR2.B16;
    const register unsigned short int OFFSET9 = 17;
    sbit  OFFSET9_bit at DFSDM1_CH0CFGR2.B17;
    const register unsigned short int OFFSET10 = 18;
    sbit  OFFSET10_bit at DFSDM1_CH0CFGR2.B18;
    const register unsigned short int OFFSET11 = 19;
    sbit  OFFSET11_bit at DFSDM1_CH0CFGR2.B19;
    const register unsigned short int OFFSET12 = 20;
    sbit  OFFSET12_bit at DFSDM1_CH0CFGR2.B20;
    const register unsigned short int OFFSET13 = 21;
    sbit  OFFSET13_bit at DFSDM1_CH0CFGR2.B21;
    const register unsigned short int OFFSET14 = 22;
    sbit  OFFSET14_bit at DFSDM1_CH0CFGR2.B22;
    const register unsigned short int OFFSET15 = 23;
    sbit  OFFSET15_bit at DFSDM1_CH0CFGR2.B23;
    const register unsigned short int OFFSET16 = 24;
    sbit  OFFSET16_bit at DFSDM1_CH0CFGR2.B24;
    const register unsigned short int OFFSET17 = 25;
    sbit  OFFSET17_bit at DFSDM1_CH0CFGR2.B25;
    const register unsigned short int OFFSET18 = 26;
    sbit  OFFSET18_bit at DFSDM1_CH0CFGR2.B26;
    const register unsigned short int OFFSET19 = 27;
    sbit  OFFSET19_bit at DFSDM1_CH0CFGR2.B27;
    const register unsigned short int OFFSET20 = 28;
    sbit  OFFSET20_bit at DFSDM1_CH0CFGR2.B28;
    const register unsigned short int OFFSET21 = 29;
    sbit  OFFSET21_bit at DFSDM1_CH0CFGR2.B29;
    const register unsigned short int OFFSET22 = 30;
    sbit  OFFSET22_bit at DFSDM1_CH0CFGR2.B30;
    const register unsigned short int OFFSET23 = 31;
    sbit  OFFSET23_bit at DFSDM1_CH0CFGR2.B31;
    const register unsigned short int DTRBS0 = 3;
    sbit  DTRBS0_bit at DFSDM1_CH0CFGR2.B3;
    const register unsigned short int DTRBS1 = 4;
    sbit  DTRBS1_bit at DFSDM1_CH0CFGR2.B4;
    const register unsigned short int DTRBS2 = 5;
    sbit  DTRBS2_bit at DFSDM1_CH0CFGR2.B5;
    const register unsigned short int DTRBS3 = 6;
    sbit  DTRBS3_bit at DFSDM1_CH0CFGR2.B6;
    const register unsigned short int DTRBS4 = 7;
    sbit  DTRBS4_bit at DFSDM1_CH0CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH0AWSCDR     absolute 0x40016008;
    const register unsigned short int AWFORD0 = 22;
    sbit  AWFORD0_bit at DFSDM1_CH0AWSCDR.B22;
    const register unsigned short int AWFORD1 = 23;
    sbit  AWFORD1_bit at DFSDM1_CH0AWSCDR.B23;
    const register unsigned short int AWFOSR0 = 16;
    sbit  AWFOSR0_bit at DFSDM1_CH0AWSCDR.B16;
    const register unsigned short int AWFOSR1 = 17;
    sbit  AWFOSR1_bit at DFSDM1_CH0AWSCDR.B17;
    const register unsigned short int AWFOSR2 = 18;
    sbit  AWFOSR2_bit at DFSDM1_CH0AWSCDR.B18;
    const register unsigned short int AWFOSR3 = 19;
    sbit  AWFOSR3_bit at DFSDM1_CH0AWSCDR.B19;
    const register unsigned short int AWFOSR4 = 20;
    sbit  AWFOSR4_bit at DFSDM1_CH0AWSCDR.B20;
    const register unsigned short int BKSCD0 = 12;
    sbit  BKSCD0_bit at DFSDM1_CH0AWSCDR.B12;
    const register unsigned short int BKSCD1 = 13;
    sbit  BKSCD1_bit at DFSDM1_CH0AWSCDR.B13;
    const register unsigned short int BKSCD2 = 14;
    sbit  BKSCD2_bit at DFSDM1_CH0AWSCDR.B14;
    const register unsigned short int BKSCD3 = 15;
    sbit  BKSCD3_bit at DFSDM1_CH0AWSCDR.B15;
    const register unsigned short int SCDT0 = 0;
    sbit  SCDT0_bit at DFSDM1_CH0AWSCDR.B0;
    const register unsigned short int SCDT1 = 1;
    sbit  SCDT1_bit at DFSDM1_CH0AWSCDR.B1;
    const register unsigned short int SCDT2 = 2;
    sbit  SCDT2_bit at DFSDM1_CH0AWSCDR.B2;
    const register unsigned short int SCDT3 = 3;
    sbit  SCDT3_bit at DFSDM1_CH0AWSCDR.B3;
    const register unsigned short int SCDT4 = 4;
    sbit  SCDT4_bit at DFSDM1_CH0AWSCDR.B4;
    const register unsigned short int SCDT5 = 5;
    sbit  SCDT5_bit at DFSDM1_CH0AWSCDR.B5;
    const register unsigned short int SCDT6 = 6;
    sbit  SCDT6_bit at DFSDM1_CH0AWSCDR.B6;
    const register unsigned short int SCDT7 = 7;
    sbit  SCDT7_bit at DFSDM1_CH0AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH0WDATR      absolute 0x4001600C;
    const register unsigned short int WDATA0 = 0;
    sbit  WDATA0_bit at DFSDM1_CH0WDATR.B0;
    const register unsigned short int WDATA1 = 1;
    sbit  WDATA1_bit at DFSDM1_CH0WDATR.B1;
    const register unsigned short int WDATA2 = 2;
    sbit  WDATA2_bit at DFSDM1_CH0WDATR.B2;
    const register unsigned short int WDATA3 = 3;
    sbit  WDATA3_bit at DFSDM1_CH0WDATR.B3;
    const register unsigned short int WDATA4 = 4;
    sbit  WDATA4_bit at DFSDM1_CH0WDATR.B4;
    const register unsigned short int WDATA5 = 5;
    sbit  WDATA5_bit at DFSDM1_CH0WDATR.B5;
    const register unsigned short int WDATA6 = 6;
    sbit  WDATA6_bit at DFSDM1_CH0WDATR.B6;
    const register unsigned short int WDATA7 = 7;
    sbit  WDATA7_bit at DFSDM1_CH0WDATR.B7;
    const register unsigned short int WDATA8 = 8;
    sbit  WDATA8_bit at DFSDM1_CH0WDATR.B8;
    const register unsigned short int WDATA9 = 9;
    sbit  WDATA9_bit at DFSDM1_CH0WDATR.B9;
    const register unsigned short int WDATA10 = 10;
    sbit  WDATA10_bit at DFSDM1_CH0WDATR.B10;
    const register unsigned short int WDATA11 = 11;
    sbit  WDATA11_bit at DFSDM1_CH0WDATR.B11;
    const register unsigned short int WDATA12 = 12;
    sbit  WDATA12_bit at DFSDM1_CH0WDATR.B12;
    const register unsigned short int WDATA13 = 13;
    sbit  WDATA13_bit at DFSDM1_CH0WDATR.B13;
    const register unsigned short int WDATA14 = 14;
    sbit  WDATA14_bit at DFSDM1_CH0WDATR.B14;
    const register unsigned short int WDATA15 = 15;
    sbit  WDATA15_bit at DFSDM1_CH0WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH0DATINR     absolute 0x40016010;
    const register unsigned short int INDAT10 = 16;
    sbit  INDAT10_bit at DFSDM1_CH0DATINR.B16;
    const register unsigned short int INDAT11 = 17;
    sbit  INDAT11_bit at DFSDM1_CH0DATINR.B17;
    const register unsigned short int INDAT12 = 18;
    sbit  INDAT12_bit at DFSDM1_CH0DATINR.B18;
    const register unsigned short int INDAT13 = 19;
    sbit  INDAT13_bit at DFSDM1_CH0DATINR.B19;
    const register unsigned short int INDAT14 = 20;
    sbit  INDAT14_bit at DFSDM1_CH0DATINR.B20;
    const register unsigned short int INDAT15 = 21;
    sbit  INDAT15_bit at DFSDM1_CH0DATINR.B21;
    const register unsigned short int INDAT16 = 22;
    sbit  INDAT16_bit at DFSDM1_CH0DATINR.B22;
    const register unsigned short int INDAT17 = 23;
    sbit  INDAT17_bit at DFSDM1_CH0DATINR.B23;
    const register unsigned short int INDAT18 = 24;
    sbit  INDAT18_bit at DFSDM1_CH0DATINR.B24;
    const register unsigned short int INDAT19 = 25;
    sbit  INDAT19_bit at DFSDM1_CH0DATINR.B25;
    const register unsigned short int INDAT110 = 26;
    sbit  INDAT110_bit at DFSDM1_CH0DATINR.B26;
    const register unsigned short int INDAT111 = 27;
    sbit  INDAT111_bit at DFSDM1_CH0DATINR.B27;
    const register unsigned short int INDAT112 = 28;
    sbit  INDAT112_bit at DFSDM1_CH0DATINR.B28;
    const register unsigned short int INDAT113 = 29;
    sbit  INDAT113_bit at DFSDM1_CH0DATINR.B29;
    const register unsigned short int INDAT114 = 30;
    sbit  INDAT114_bit at DFSDM1_CH0DATINR.B30;
    const register unsigned short int INDAT115 = 31;
    sbit  INDAT115_bit at DFSDM1_CH0DATINR.B31;
    const register unsigned short int INDAT00 = 0;
    sbit  INDAT00_bit at DFSDM1_CH0DATINR.B0;
    const register unsigned short int INDAT01 = 1;
    sbit  INDAT01_bit at DFSDM1_CH0DATINR.B1;
    const register unsigned short int INDAT02 = 2;
    sbit  INDAT02_bit at DFSDM1_CH0DATINR.B2;
    const register unsigned short int INDAT03 = 3;
    sbit  INDAT03_bit at DFSDM1_CH0DATINR.B3;
    const register unsigned short int INDAT04 = 4;
    sbit  INDAT04_bit at DFSDM1_CH0DATINR.B4;
    const register unsigned short int INDAT05 = 5;
    sbit  INDAT05_bit at DFSDM1_CH0DATINR.B5;
    const register unsigned short int INDAT06 = 6;
    sbit  INDAT06_bit at DFSDM1_CH0DATINR.B6;
    const register unsigned short int INDAT07 = 7;
    sbit  INDAT07_bit at DFSDM1_CH0DATINR.B7;
    const register unsigned short int INDAT08 = 8;
    sbit  INDAT08_bit at DFSDM1_CH0DATINR.B8;
    const register unsigned short int INDAT09 = 9;
    sbit  INDAT09_bit at DFSDM1_CH0DATINR.B9;
    const register unsigned short int INDAT010 = 10;
    sbit  INDAT010_bit at DFSDM1_CH0DATINR.B10;
    const register unsigned short int INDAT011 = 11;
    sbit  INDAT011_bit at DFSDM1_CH0DATINR.B11;
    const register unsigned short int INDAT012 = 12;
    sbit  INDAT012_bit at DFSDM1_CH0DATINR.B12;
    const register unsigned short int INDAT013 = 13;
    sbit  INDAT013_bit at DFSDM1_CH0DATINR.B13;
    const register unsigned short int INDAT014 = 14;
    sbit  INDAT014_bit at DFSDM1_CH0DATINR.B14;
    const register unsigned short int INDAT015 = 15;
    sbit  INDAT015_bit at DFSDM1_CH0DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH1CFGR1      absolute 0x40016020;
    sbit  DATPACK0_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B8;
    sbit  CHEN_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B3;
    sbit  SITP0_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B0;
    sbit  SITP1_DFSDM1_CH1CFGR1_bit at DFSDM1_CH1CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH1CFGR2      absolute 0x40016024;
    sbit  OFFSET0_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH1CFGR2_bit at DFSDM1_CH1CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH1AWSCDR     absolute 0x40016028;
    sbit  AWFORD0_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH1AWSCDR_bit at DFSDM1_CH1AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH1WDATR      absolute 0x4001602C;
    sbit  WDATA0_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B0;
    sbit  WDATA1_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B1;
    sbit  WDATA2_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B2;
    sbit  WDATA3_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B3;
    sbit  WDATA4_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B4;
    sbit  WDATA5_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B5;
    sbit  WDATA6_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B6;
    sbit  WDATA7_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B7;
    sbit  WDATA8_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B8;
    sbit  WDATA9_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B9;
    sbit  WDATA10_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B10;
    sbit  WDATA11_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B11;
    sbit  WDATA12_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B12;
    sbit  WDATA13_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B13;
    sbit  WDATA14_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B14;
    sbit  WDATA15_DFSDM1_CH1WDATR_bit at DFSDM1_CH1WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH1DATINR     absolute 0x40016030;
    sbit  INDAT10_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B16;
    sbit  INDAT11_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B17;
    sbit  INDAT12_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B18;
    sbit  INDAT13_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B19;
    sbit  INDAT14_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B20;
    sbit  INDAT15_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B21;
    sbit  INDAT16_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B22;
    sbit  INDAT17_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B23;
    sbit  INDAT18_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B24;
    sbit  INDAT19_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B25;
    sbit  INDAT110_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B26;
    sbit  INDAT111_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B27;
    sbit  INDAT112_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B28;
    sbit  INDAT113_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B29;
    sbit  INDAT114_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B30;
    sbit  INDAT115_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B31;
    sbit  INDAT00_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B0;
    sbit  INDAT01_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B1;
    sbit  INDAT02_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B2;
    sbit  INDAT03_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B3;
    sbit  INDAT04_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B4;
    sbit  INDAT05_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B5;
    sbit  INDAT06_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B6;
    sbit  INDAT07_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B7;
    sbit  INDAT08_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B8;
    sbit  INDAT09_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B9;
    sbit  INDAT010_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B10;
    sbit  INDAT011_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B11;
    sbit  INDAT012_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B12;
    sbit  INDAT013_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B13;
    sbit  INDAT014_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B14;
    sbit  INDAT015_DFSDM1_CH1DATINR_bit at DFSDM1_CH1DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH2CFGR1      absolute 0x40016040;
    sbit  DATPACK0_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B8;
    sbit  CHEN_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B3;
    sbit  SITP0_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B0;
    sbit  SITP1_DFSDM1_CH2CFGR1_bit at DFSDM1_CH2CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH2CFGR2      absolute 0x40016044;
    sbit  OFFSET0_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH2CFGR2_bit at DFSDM1_CH2CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH2AWSCDR     absolute 0x40016048;
    sbit  AWFORD0_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH2AWSCDR_bit at DFSDM1_CH2AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH2WDATR      absolute 0x4001604C;
    sbit  WDATA0_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B0;
    sbit  WDATA1_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B1;
    sbit  WDATA2_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B2;
    sbit  WDATA3_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B3;
    sbit  WDATA4_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B4;
    sbit  WDATA5_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B5;
    sbit  WDATA6_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B6;
    sbit  WDATA7_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B7;
    sbit  WDATA8_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B8;
    sbit  WDATA9_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B9;
    sbit  WDATA10_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B10;
    sbit  WDATA11_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B11;
    sbit  WDATA12_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B12;
    sbit  WDATA13_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B13;
    sbit  WDATA14_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B14;
    sbit  WDATA15_DFSDM1_CH2WDATR_bit at DFSDM1_CH2WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH2DATINR     absolute 0x40016050;
    sbit  INDAT10_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B16;
    sbit  INDAT11_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B17;
    sbit  INDAT12_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B18;
    sbit  INDAT13_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B19;
    sbit  INDAT14_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B20;
    sbit  INDAT15_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B21;
    sbit  INDAT16_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B22;
    sbit  INDAT17_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B23;
    sbit  INDAT18_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B24;
    sbit  INDAT19_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B25;
    sbit  INDAT110_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B26;
    sbit  INDAT111_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B27;
    sbit  INDAT112_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B28;
    sbit  INDAT113_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B29;
    sbit  INDAT114_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B30;
    sbit  INDAT115_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B31;
    sbit  INDAT00_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B0;
    sbit  INDAT01_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B1;
    sbit  INDAT02_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B2;
    sbit  INDAT03_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B3;
    sbit  INDAT04_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B4;
    sbit  INDAT05_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B5;
    sbit  INDAT06_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B6;
    sbit  INDAT07_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B7;
    sbit  INDAT08_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B8;
    sbit  INDAT09_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B9;
    sbit  INDAT010_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B10;
    sbit  INDAT011_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B11;
    sbit  INDAT012_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B12;
    sbit  INDAT013_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B13;
    sbit  INDAT014_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B14;
    sbit  INDAT015_DFSDM1_CH2DATINR_bit at DFSDM1_CH2DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH3CFGR1      absolute 0x40016060;
    sbit  DATPACK0_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B8;
    sbit  CHEN_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B3;
    sbit  SITP0_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B0;
    sbit  SITP1_DFSDM1_CH3CFGR1_bit at DFSDM1_CH3CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH3CFGR2      absolute 0x40016064;
    sbit  OFFSET0_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH3CFGR2_bit at DFSDM1_CH3CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH3AWSCDR     absolute 0x40016068;
    sbit  AWFORD0_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH3AWSCDR_bit at DFSDM1_CH3AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH3WDATR      absolute 0x4001606C;
    sbit  WDATA0_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B0;
    sbit  WDATA1_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B1;
    sbit  WDATA2_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B2;
    sbit  WDATA3_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B3;
    sbit  WDATA4_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B4;
    sbit  WDATA5_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B5;
    sbit  WDATA6_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B6;
    sbit  WDATA7_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B7;
    sbit  WDATA8_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B8;
    sbit  WDATA9_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B9;
    sbit  WDATA10_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B10;
    sbit  WDATA11_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B11;
    sbit  WDATA12_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B12;
    sbit  WDATA13_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B13;
    sbit  WDATA14_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B14;
    sbit  WDATA15_DFSDM1_CH3WDATR_bit at DFSDM1_CH3WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH3DATINR     absolute 0x40016070;
    sbit  INDAT10_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B16;
    sbit  INDAT11_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B17;
    sbit  INDAT12_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B18;
    sbit  INDAT13_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B19;
    sbit  INDAT14_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B20;
    sbit  INDAT15_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B21;
    sbit  INDAT16_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B22;
    sbit  INDAT17_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B23;
    sbit  INDAT18_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B24;
    sbit  INDAT19_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B25;
    sbit  INDAT110_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B26;
    sbit  INDAT111_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B27;
    sbit  INDAT112_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B28;
    sbit  INDAT113_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B29;
    sbit  INDAT114_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B30;
    sbit  INDAT115_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B31;
    sbit  INDAT00_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B0;
    sbit  INDAT01_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B1;
    sbit  INDAT02_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B2;
    sbit  INDAT03_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B3;
    sbit  INDAT04_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B4;
    sbit  INDAT05_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B5;
    sbit  INDAT06_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B6;
    sbit  INDAT07_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B7;
    sbit  INDAT08_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B8;
    sbit  INDAT09_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B9;
    sbit  INDAT010_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B10;
    sbit  INDAT011_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B11;
    sbit  INDAT012_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B12;
    sbit  INDAT013_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B13;
    sbit  INDAT014_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B14;
    sbit  INDAT015_DFSDM1_CH3DATINR_bit at DFSDM1_CH3DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH4CFGR1      absolute 0x40016080;
    sbit  DATPACK0_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B8;
    sbit  CHEN_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B3;
    sbit  SITP0_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B0;
    sbit  SITP1_DFSDM1_CH4CFGR1_bit at DFSDM1_CH4CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH4CFGR2      absolute 0x40016084;
    sbit  OFFSET0_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH4CFGR2_bit at DFSDM1_CH4CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH4AWSCDR     absolute 0x40016088;
    sbit  AWFORD0_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH4AWSCDR_bit at DFSDM1_CH4AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH4WDATR      absolute 0x4001608C;
    sbit  WDATA0_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B0;
    sbit  WDATA1_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B1;
    sbit  WDATA2_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B2;
    sbit  WDATA3_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B3;
    sbit  WDATA4_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B4;
    sbit  WDATA5_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B5;
    sbit  WDATA6_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B6;
    sbit  WDATA7_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B7;
    sbit  WDATA8_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B8;
    sbit  WDATA9_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B9;
    sbit  WDATA10_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B10;
    sbit  WDATA11_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B11;
    sbit  WDATA12_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B12;
    sbit  WDATA13_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B13;
    sbit  WDATA14_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B14;
    sbit  WDATA15_DFSDM1_CH4WDATR_bit at DFSDM1_CH4WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH4DATINR     absolute 0x40016090;
    sbit  INDAT10_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B16;
    sbit  INDAT11_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B17;
    sbit  INDAT12_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B18;
    sbit  INDAT13_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B19;
    sbit  INDAT14_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B20;
    sbit  INDAT15_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B21;
    sbit  INDAT16_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B22;
    sbit  INDAT17_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B23;
    sbit  INDAT18_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B24;
    sbit  INDAT19_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B25;
    sbit  INDAT110_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B26;
    sbit  INDAT111_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B27;
    sbit  INDAT112_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B28;
    sbit  INDAT113_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B29;
    sbit  INDAT114_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B30;
    sbit  INDAT115_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B31;
    sbit  INDAT00_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B0;
    sbit  INDAT01_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B1;
    sbit  INDAT02_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B2;
    sbit  INDAT03_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B3;
    sbit  INDAT04_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B4;
    sbit  INDAT05_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B5;
    sbit  INDAT06_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B6;
    sbit  INDAT07_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B7;
    sbit  INDAT08_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B8;
    sbit  INDAT09_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B9;
    sbit  INDAT010_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B10;
    sbit  INDAT011_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B11;
    sbit  INDAT012_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B12;
    sbit  INDAT013_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B13;
    sbit  INDAT014_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B14;
    sbit  INDAT015_DFSDM1_CH4DATINR_bit at DFSDM1_CH4DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH5CFGR1      absolute 0x400160A0;
    sbit  DATPACK0_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B8;
    sbit  CHEN_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B3;
    sbit  SITP0_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B0;
    sbit  SITP1_DFSDM1_CH5CFGR1_bit at DFSDM1_CH5CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH5CFGR2      absolute 0x400160A4;
    sbit  OFFSET0_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH5CFGR2_bit at DFSDM1_CH5CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH5AWSCDR     absolute 0x400160A8;
    sbit  AWFORD0_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH5AWSCDR_bit at DFSDM1_CH5AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH5WDATR      absolute 0x400160AC;
    sbit  WDATA0_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B0;
    sbit  WDATA1_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B1;
    sbit  WDATA2_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B2;
    sbit  WDATA3_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B3;
    sbit  WDATA4_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B4;
    sbit  WDATA5_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B5;
    sbit  WDATA6_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B6;
    sbit  WDATA7_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B7;
    sbit  WDATA8_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B8;
    sbit  WDATA9_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B9;
    sbit  WDATA10_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B10;
    sbit  WDATA11_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B11;
    sbit  WDATA12_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B12;
    sbit  WDATA13_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B13;
    sbit  WDATA14_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B14;
    sbit  WDATA15_DFSDM1_CH5WDATR_bit at DFSDM1_CH5WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH5DATINR     absolute 0x400160B0;
    sbit  INDAT10_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B16;
    sbit  INDAT11_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B17;
    sbit  INDAT12_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B18;
    sbit  INDAT13_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B19;
    sbit  INDAT14_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B20;
    sbit  INDAT15_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B21;
    sbit  INDAT16_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B22;
    sbit  INDAT17_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B23;
    sbit  INDAT18_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B24;
    sbit  INDAT19_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B25;
    sbit  INDAT110_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B26;
    sbit  INDAT111_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B27;
    sbit  INDAT112_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B28;
    sbit  INDAT113_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B29;
    sbit  INDAT114_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B30;
    sbit  INDAT115_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B31;
    sbit  INDAT00_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B0;
    sbit  INDAT01_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B1;
    sbit  INDAT02_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B2;
    sbit  INDAT03_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B3;
    sbit  INDAT04_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B4;
    sbit  INDAT05_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B5;
    sbit  INDAT06_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B6;
    sbit  INDAT07_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B7;
    sbit  INDAT08_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B8;
    sbit  INDAT09_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B9;
    sbit  INDAT010_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B10;
    sbit  INDAT011_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B11;
    sbit  INDAT012_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B12;
    sbit  INDAT013_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B13;
    sbit  INDAT014_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B14;
    sbit  INDAT015_DFSDM1_CH5DATINR_bit at DFSDM1_CH5DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH6CFGR1      absolute 0x400160C0;
    sbit  DATPACK0_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B8;
    sbit  CHEN_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B3;
    sbit  SITP0_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B0;
    sbit  SITP1_DFSDM1_CH6CFGR1_bit at DFSDM1_CH6CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH6CFGR2      absolute 0x400160C4;
    sbit  OFFSET0_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH6CFGR2_bit at DFSDM1_CH6CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH6AWSCDR     absolute 0x400160C8;
    sbit  AWFORD0_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH6AWSCDR_bit at DFSDM1_CH6AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH6WDATR      absolute 0x400160CC;
    sbit  WDATA0_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B0;
    sbit  WDATA1_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B1;
    sbit  WDATA2_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B2;
    sbit  WDATA3_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B3;
    sbit  WDATA4_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B4;
    sbit  WDATA5_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B5;
    sbit  WDATA6_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B6;
    sbit  WDATA7_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B7;
    sbit  WDATA8_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B8;
    sbit  WDATA9_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B9;
    sbit  WDATA10_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B10;
    sbit  WDATA11_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B11;
    sbit  WDATA12_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B12;
    sbit  WDATA13_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B13;
    sbit  WDATA14_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B14;
    sbit  WDATA15_DFSDM1_CH6WDATR_bit at DFSDM1_CH6WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH6DATINR     absolute 0x400160D0;
    sbit  INDAT10_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B16;
    sbit  INDAT11_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B17;
    sbit  INDAT12_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B18;
    sbit  INDAT13_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B19;
    sbit  INDAT14_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B20;
    sbit  INDAT15_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B21;
    sbit  INDAT16_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B22;
    sbit  INDAT17_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B23;
    sbit  INDAT18_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B24;
    sbit  INDAT19_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B25;
    sbit  INDAT110_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B26;
    sbit  INDAT111_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B27;
    sbit  INDAT112_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B28;
    sbit  INDAT113_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B29;
    sbit  INDAT114_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B30;
    sbit  INDAT115_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B31;
    sbit  INDAT00_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B0;
    sbit  INDAT01_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B1;
    sbit  INDAT02_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B2;
    sbit  INDAT03_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B3;
    sbit  INDAT04_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B4;
    sbit  INDAT05_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B5;
    sbit  INDAT06_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B6;
    sbit  INDAT07_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B7;
    sbit  INDAT08_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B8;
    sbit  INDAT09_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B9;
    sbit  INDAT010_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B10;
    sbit  INDAT011_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B11;
    sbit  INDAT012_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B12;
    sbit  INDAT013_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B13;
    sbit  INDAT014_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B14;
    sbit  INDAT015_DFSDM1_CH6DATINR_bit at DFSDM1_CH6DATINR.B15;

sfr unsigned long   volatile DFSDM1_CH7CFGR1      absolute 0x400160E0;
    sbit  DATPACK0_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B14;
    sbit  DATPACK1_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B15;
    sbit  DATMPX0_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B12;
    sbit  DATMPX1_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B13;
    sbit  CHINSEL_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B8;
    sbit  CHEN_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B7;
    sbit  CKABEN_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B6;
    sbit  SCDEN_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B5;
    sbit  SPICKSEL0_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B2;
    sbit  SPICKSEL1_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B3;
    sbit  SITP0_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B0;
    sbit  SITP1_DFSDM1_CH7CFGR1_bit at DFSDM1_CH7CFGR1.B1;

sfr unsigned long   volatile DFSDM1_CH7CFGR2      absolute 0x400160E4;
    sbit  OFFSET0_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B8;
    sbit  OFFSET1_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B9;
    sbit  OFFSET2_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B10;
    sbit  OFFSET3_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B11;
    sbit  OFFSET4_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B12;
    sbit  OFFSET5_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B13;
    sbit  OFFSET6_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B14;
    sbit  OFFSET7_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B15;
    sbit  OFFSET8_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B16;
    sbit  OFFSET9_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B17;
    sbit  OFFSET10_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B18;
    sbit  OFFSET11_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B19;
    sbit  OFFSET12_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B20;
    sbit  OFFSET13_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B21;
    sbit  OFFSET14_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B22;
    sbit  OFFSET15_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B23;
    sbit  OFFSET16_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B24;
    sbit  OFFSET17_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B25;
    sbit  OFFSET18_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B26;
    sbit  OFFSET19_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B27;
    sbit  OFFSET20_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B28;
    sbit  OFFSET21_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B29;
    sbit  OFFSET22_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B30;
    sbit  OFFSET23_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B31;
    sbit  DTRBS0_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B3;
    sbit  DTRBS1_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B4;
    sbit  DTRBS2_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B5;
    sbit  DTRBS3_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B6;
    sbit  DTRBS4_DFSDM1_CH7CFGR2_bit at DFSDM1_CH7CFGR2.B7;

sfr unsigned long   volatile DFSDM1_CH7AWSCDR     absolute 0x400160E8;
    sbit  AWFORD0_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B22;
    sbit  AWFORD1_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B23;
    sbit  AWFOSR0_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B16;
    sbit  AWFOSR1_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B17;
    sbit  AWFOSR2_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B18;
    sbit  AWFOSR3_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B19;
    sbit  AWFOSR4_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B20;
    sbit  BKSCD0_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B12;
    sbit  BKSCD1_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B13;
    sbit  BKSCD2_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B14;
    sbit  BKSCD3_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B15;
    sbit  SCDT0_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B0;
    sbit  SCDT1_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B1;
    sbit  SCDT2_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B2;
    sbit  SCDT3_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B3;
    sbit  SCDT4_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B4;
    sbit  SCDT5_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B5;
    sbit  SCDT6_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B6;
    sbit  SCDT7_DFSDM1_CH7AWSCDR_bit at DFSDM1_CH7AWSCDR.B7;

sfr unsigned long   volatile DFSDM1_CH7WDATR      absolute 0x400160EC;
    sbit  WDATA0_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B0;
    sbit  WDATA1_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B1;
    sbit  WDATA2_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B2;
    sbit  WDATA3_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B3;
    sbit  WDATA4_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B4;
    sbit  WDATA5_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B5;
    sbit  WDATA6_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B6;
    sbit  WDATA7_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B7;
    sbit  WDATA8_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B8;
    sbit  WDATA9_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B9;
    sbit  WDATA10_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B10;
    sbit  WDATA11_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B11;
    sbit  WDATA12_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B12;
    sbit  WDATA13_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B13;
    sbit  WDATA14_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B14;
    sbit  WDATA15_DFSDM1_CH7WDATR_bit at DFSDM1_CH7WDATR.B15;

sfr unsigned long   volatile DFSDM1_CH7DATINR     absolute 0x400160F0;
    sbit  INDAT10_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B16;
    sbit  INDAT11_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B17;
    sbit  INDAT12_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B18;
    sbit  INDAT13_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B19;
    sbit  INDAT14_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B20;
    sbit  INDAT15_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B21;
    sbit  INDAT16_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B22;
    sbit  INDAT17_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B23;
    sbit  INDAT18_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B24;
    sbit  INDAT19_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B25;
    sbit  INDAT110_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B26;
    sbit  INDAT111_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B27;
    sbit  INDAT112_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B28;
    sbit  INDAT113_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B29;
    sbit  INDAT114_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B30;
    sbit  INDAT115_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B31;
    sbit  INDAT00_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B0;
    sbit  INDAT01_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B1;
    sbit  INDAT02_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B2;
    sbit  INDAT03_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B3;
    sbit  INDAT04_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B4;
    sbit  INDAT05_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B5;
    sbit  INDAT06_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B6;
    sbit  INDAT07_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B7;
    sbit  INDAT08_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B8;
    sbit  INDAT09_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B9;
    sbit  INDAT010_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B10;
    sbit  INDAT011_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B11;
    sbit  INDAT012_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B12;
    sbit  INDAT013_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B13;
    sbit  INDAT014_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B14;
    sbit  INDAT015_DFSDM1_CH7DATINR_bit at DFSDM1_CH7DATINR.B15;

sfr unsigned long   volatile DFSDM1_FLT0CR1       absolute 0x40016100;
    const register unsigned short int AWFSEL = 30;
    sbit  AWFSEL_bit at DFSDM1_FLT0CR1.B30;
    const register unsigned short int FAST = 29;
    sbit  FAST_bit at DFSDM1_FLT0CR1.B29;
    const register unsigned short int RCH0 = 24;
    sbit  RCH0_bit at DFSDM1_FLT0CR1.B24;
    const register unsigned short int RCH1 = 25;
    sbit  RCH1_bit at DFSDM1_FLT0CR1.B25;
    const register unsigned short int RCH2 = 26;
    sbit  RCH2_bit at DFSDM1_FLT0CR1.B26;
    const register unsigned short int RDMAEN = 21;
    sbit  RDMAEN_bit at DFSDM1_FLT0CR1.B21;
    const register unsigned short int RSYNC = 19;
    sbit  RSYNC_bit at DFSDM1_FLT0CR1.B19;
    const register unsigned short int RCONT = 18;
    sbit  RCONT_bit at DFSDM1_FLT0CR1.B18;
    const register unsigned short int RSWSTART = 17;
    sbit  RSWSTART_bit at DFSDM1_FLT0CR1.B17;
    sbit  JEXTEN0_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B13;
    sbit  JEXTEN1_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B14;
    sbit  JEXTSEL0_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B8;
    sbit  JEXTSEL1_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B9;
    sbit  JEXTSEL2_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B10;
    const register unsigned short int JDMAEN = 5;
    sbit  JDMAEN_bit at DFSDM1_FLT0CR1.B5;
    const register unsigned short int JSCAN = 4;
    sbit  JSCAN_bit at DFSDM1_FLT0CR1.B4;
    const register unsigned short int JSYNC = 3;
    sbit  JSYNC_bit at DFSDM1_FLT0CR1.B3;
    sbit  JSWSTART_DFSDM1_FLT0CR1_bit at DFSDM1_FLT0CR1.B1;
    const register unsigned short int DFEN = 0;
    sbit  DFEN_bit at DFSDM1_FLT0CR1.B0;

sfr unsigned long   volatile DFSDM1_FLT0CR2       absolute 0x40016104;
    sbit  AWDCH0_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B16;
    sbit  AWDCH1_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B17;
    sbit  AWDCH2_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B18;
    sbit  AWDCH3_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B19;
    sbit  AWDCH4_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B20;
    const register unsigned short int AWDCH5 = 21;
    sbit  AWDCH5_bit at DFSDM1_FLT0CR2.B21;
    const register unsigned short int AWDCH6 = 22;
    sbit  AWDCH6_bit at DFSDM1_FLT0CR2.B22;
    const register unsigned short int AWDCH7 = 23;
    sbit  AWDCH7_bit at DFSDM1_FLT0CR2.B23;
    const register unsigned short int EXCH0 = 8;
    sbit  EXCH0_bit at DFSDM1_FLT0CR2.B8;
    const register unsigned short int EXCH1 = 9;
    sbit  EXCH1_bit at DFSDM1_FLT0CR2.B9;
    const register unsigned short int EXCH2 = 10;
    sbit  EXCH2_bit at DFSDM1_FLT0CR2.B10;
    const register unsigned short int EXCH3 = 11;
    sbit  EXCH3_bit at DFSDM1_FLT0CR2.B11;
    const register unsigned short int EXCH4 = 12;
    sbit  EXCH4_bit at DFSDM1_FLT0CR2.B12;
    const register unsigned short int EXCH5 = 13;
    sbit  EXCH5_bit at DFSDM1_FLT0CR2.B13;
    const register unsigned short int EXCH6 = 14;
    sbit  EXCH6_bit at DFSDM1_FLT0CR2.B14;
    const register unsigned short int EXCH7 = 15;
    sbit  EXCH7_bit at DFSDM1_FLT0CR2.B15;
    const register unsigned short int CKABIE = 6;
    sbit  CKABIE_bit at DFSDM1_FLT0CR2.B6;
    const register unsigned short int SCDIE = 5;
    sbit  SCDIE_bit at DFSDM1_FLT0CR2.B5;
    sbit  AWDIE_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B4;
    const register unsigned short int ROVRIE = 3;
    sbit  ROVRIE_bit at DFSDM1_FLT0CR2.B3;
    const register unsigned short int JOVRIE = 2;
    sbit  JOVRIE_bit at DFSDM1_FLT0CR2.B2;
    const register unsigned short int REOCIE = 1;
    sbit  REOCIE_bit at DFSDM1_FLT0CR2.B1;
    sbit  JEOCIE_DFSDM1_FLT0CR2_bit at DFSDM1_FLT0CR2.B0;

sfr unsigned long   volatile DFSDM1_FLT0ISR       absolute 0x40016108;
    const register unsigned short int SCDF0 = 24;
    sbit  SCDF0_bit at DFSDM1_FLT0ISR.B24;
    const register unsigned short int SCDF1 = 25;
    sbit  SCDF1_bit at DFSDM1_FLT0ISR.B25;
    const register unsigned short int SCDF2 = 26;
    sbit  SCDF2_bit at DFSDM1_FLT0ISR.B26;
    const register unsigned short int SCDF3 = 27;
    sbit  SCDF3_bit at DFSDM1_FLT0ISR.B27;
    const register unsigned short int SCDF4 = 28;
    sbit  SCDF4_bit at DFSDM1_FLT0ISR.B28;
    const register unsigned short int SCDF5 = 29;
    sbit  SCDF5_bit at DFSDM1_FLT0ISR.B29;
    const register unsigned short int SCDF6 = 30;
    sbit  SCDF6_bit at DFSDM1_FLT0ISR.B30;
    const register unsigned short int SCDF7 = 31;
    sbit  SCDF7_bit at DFSDM1_FLT0ISR.B31;
    const register unsigned short int CKABF0 = 16;
    sbit  CKABF0_bit at DFSDM1_FLT0ISR.B16;
    const register unsigned short int CKABF1 = 17;
    sbit  CKABF1_bit at DFSDM1_FLT0ISR.B17;
    const register unsigned short int CKABF2 = 18;
    sbit  CKABF2_bit at DFSDM1_FLT0ISR.B18;
    const register unsigned short int CKABF3 = 19;
    sbit  CKABF3_bit at DFSDM1_FLT0ISR.B19;
    const register unsigned short int CKABF4 = 20;
    sbit  CKABF4_bit at DFSDM1_FLT0ISR.B20;
    const register unsigned short int CKABF5 = 21;
    sbit  CKABF5_bit at DFSDM1_FLT0ISR.B21;
    const register unsigned short int CKABF6 = 22;
    sbit  CKABF6_bit at DFSDM1_FLT0ISR.B22;
    const register unsigned short int CKABF7 = 23;
    sbit  CKABF7_bit at DFSDM1_FLT0ISR.B23;
    const register unsigned short int RCIP = 14;
    sbit  RCIP_bit at DFSDM1_FLT0ISR.B14;
    const register unsigned short int JCIP = 13;
    sbit  JCIP_bit at DFSDM1_FLT0ISR.B13;
    const register unsigned short int AWDF = 4;
    sbit  AWDF_bit at DFSDM1_FLT0ISR.B4;
    const register unsigned short int ROVRF = 3;
    sbit  ROVRF_bit at DFSDM1_FLT0ISR.B3;
    const register unsigned short int JOVRF = 2;
    sbit  JOVRF_bit at DFSDM1_FLT0ISR.B2;
    const register unsigned short int REOCF = 1;
    sbit  REOCF_bit at DFSDM1_FLT0ISR.B1;
    const register unsigned short int JEOCF = 0;
    sbit  JEOCF_bit at DFSDM1_FLT0ISR.B0;

sfr unsigned long   volatile DFSDM1_FLT0ICR       absolute 0x4001610C;
    const register unsigned short int CLRSCDF0 = 24;
    sbit  CLRSCDF0_bit at DFSDM1_FLT0ICR.B24;
    const register unsigned short int CLRSCDF1 = 25;
    sbit  CLRSCDF1_bit at DFSDM1_FLT0ICR.B25;
    const register unsigned short int CLRSCDF2 = 26;
    sbit  CLRSCDF2_bit at DFSDM1_FLT0ICR.B26;
    const register unsigned short int CLRSCDF3 = 27;
    sbit  CLRSCDF3_bit at DFSDM1_FLT0ICR.B27;
    const register unsigned short int CLRSCDF4 = 28;
    sbit  CLRSCDF4_bit at DFSDM1_FLT0ICR.B28;
    const register unsigned short int CLRSCDF5 = 29;
    sbit  CLRSCDF5_bit at DFSDM1_FLT0ICR.B29;
    const register unsigned short int CLRSCDF6 = 30;
    sbit  CLRSCDF6_bit at DFSDM1_FLT0ICR.B30;
    const register unsigned short int CLRSCDF7 = 31;
    sbit  CLRSCDF7_bit at DFSDM1_FLT0ICR.B31;
    const register unsigned short int CLRCKABF0 = 16;
    sbit  CLRCKABF0_bit at DFSDM1_FLT0ICR.B16;
    const register unsigned short int CLRCKABF1 = 17;
    sbit  CLRCKABF1_bit at DFSDM1_FLT0ICR.B17;
    const register unsigned short int CLRCKABF2 = 18;
    sbit  CLRCKABF2_bit at DFSDM1_FLT0ICR.B18;
    const register unsigned short int CLRCKABF3 = 19;
    sbit  CLRCKABF3_bit at DFSDM1_FLT0ICR.B19;
    const register unsigned short int CLRCKABF4 = 20;
    sbit  CLRCKABF4_bit at DFSDM1_FLT0ICR.B20;
    const register unsigned short int CLRCKABF5 = 21;
    sbit  CLRCKABF5_bit at DFSDM1_FLT0ICR.B21;
    const register unsigned short int CLRCKABF6 = 22;
    sbit  CLRCKABF6_bit at DFSDM1_FLT0ICR.B22;
    const register unsigned short int CLRCKABF7 = 23;
    sbit  CLRCKABF7_bit at DFSDM1_FLT0ICR.B23;
    const register unsigned short int CLRROVRF = 3;
    sbit  CLRROVRF_bit at DFSDM1_FLT0ICR.B3;
    const register unsigned short int CLRJOVRF = 2;
    sbit  CLRJOVRF_bit at DFSDM1_FLT0ICR.B2;

sfr unsigned long   volatile DFSDM1_FLT0JCHGR     absolute 0x40016110;
    const register unsigned short int JCHG0 = 0;
    sbit  JCHG0_bit at DFSDM1_FLT0JCHGR.B0;
    const register unsigned short int JCHG1 = 1;
    sbit  JCHG1_bit at DFSDM1_FLT0JCHGR.B1;
    const register unsigned short int JCHG2 = 2;
    sbit  JCHG2_bit at DFSDM1_FLT0JCHGR.B2;
    const register unsigned short int JCHG3 = 3;
    sbit  JCHG3_bit at DFSDM1_FLT0JCHGR.B3;
    const register unsigned short int JCHG4 = 4;
    sbit  JCHG4_bit at DFSDM1_FLT0JCHGR.B4;
    const register unsigned short int JCHG5 = 5;
    sbit  JCHG5_bit at DFSDM1_FLT0JCHGR.B5;
    const register unsigned short int JCHG6 = 6;
    sbit  JCHG6_bit at DFSDM1_FLT0JCHGR.B6;
    const register unsigned short int JCHG7 = 7;
    sbit  JCHG7_bit at DFSDM1_FLT0JCHGR.B7;

sfr unsigned long   volatile DFSDM1_FLT0FCR       absolute 0x40016114;
    const register unsigned short int FORD0 = 29;
    sbit  FORD0_bit at DFSDM1_FLT0FCR.B29;
    const register unsigned short int FORD1 = 30;
    sbit  FORD1_bit at DFSDM1_FLT0FCR.B30;
    const register unsigned short int FORD2 = 31;
    sbit  FORD2_bit at DFSDM1_FLT0FCR.B31;
    const register unsigned short int FOSR0 = 16;
    sbit  FOSR0_bit at DFSDM1_FLT0FCR.B16;
    const register unsigned short int FOSR1 = 17;
    sbit  FOSR1_bit at DFSDM1_FLT0FCR.B17;
    const register unsigned short int FOSR2 = 18;
    sbit  FOSR2_bit at DFSDM1_FLT0FCR.B18;
    const register unsigned short int FOSR3 = 19;
    sbit  FOSR3_bit at DFSDM1_FLT0FCR.B19;
    const register unsigned short int FOSR4 = 20;
    sbit  FOSR4_bit at DFSDM1_FLT0FCR.B20;
    const register unsigned short int FOSR5 = 21;
    sbit  FOSR5_bit at DFSDM1_FLT0FCR.B21;
    const register unsigned short int FOSR6 = 22;
    sbit  FOSR6_bit at DFSDM1_FLT0FCR.B22;
    const register unsigned short int FOSR7 = 23;
    sbit  FOSR7_bit at DFSDM1_FLT0FCR.B23;
    const register unsigned short int FOSR8 = 24;
    sbit  FOSR8_bit at DFSDM1_FLT0FCR.B24;
    const register unsigned short int FOSR9 = 25;
    sbit  FOSR9_bit at DFSDM1_FLT0FCR.B25;
    const register unsigned short int IOSR0 = 0;
    sbit  IOSR0_bit at DFSDM1_FLT0FCR.B0;
    const register unsigned short int IOSR1 = 1;
    sbit  IOSR1_bit at DFSDM1_FLT0FCR.B1;
    const register unsigned short int IOSR2 = 2;
    sbit  IOSR2_bit at DFSDM1_FLT0FCR.B2;
    const register unsigned short int IOSR3 = 3;
    sbit  IOSR3_bit at DFSDM1_FLT0FCR.B3;
    const register unsigned short int IOSR4 = 4;
    sbit  IOSR4_bit at DFSDM1_FLT0FCR.B4;
    const register unsigned short int IOSR5 = 5;
    sbit  IOSR5_bit at DFSDM1_FLT0FCR.B5;
    const register unsigned short int IOSR6 = 6;
    sbit  IOSR6_bit at DFSDM1_FLT0FCR.B6;
    const register unsigned short int IOSR7 = 7;
    sbit  IOSR7_bit at DFSDM1_FLT0FCR.B7;

sfr unsigned long   volatile DFSDM1_FLT0JDATAR    absolute 0x40016118;
    sbit  JDATA0_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B8;
    sbit  JDATA1_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B9;
    sbit  JDATA2_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B10;
    sbit  JDATA3_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B11;
    sbit  JDATA4_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B12;
    sbit  JDATA5_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B13;
    sbit  JDATA6_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B14;
    sbit  JDATA7_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B15;
    sbit  JDATA8_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B16;
    sbit  JDATA9_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B17;
    sbit  JDATA10_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B18;
    sbit  JDATA11_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B19;
    sbit  JDATA12_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B20;
    sbit  JDATA13_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B21;
    sbit  JDATA14_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B22;
    sbit  JDATA15_DFSDM1_FLT0JDATAR_bit at DFSDM1_FLT0JDATAR.B23;
    const register unsigned short int JDATA16 = 24;
    sbit  JDATA16_bit at DFSDM1_FLT0JDATAR.B24;
    const register unsigned short int JDATA17 = 25;
    sbit  JDATA17_bit at DFSDM1_FLT0JDATAR.B25;
    const register unsigned short int JDATA18 = 26;
    sbit  JDATA18_bit at DFSDM1_FLT0JDATAR.B26;
    const register unsigned short int JDATA19 = 27;
    sbit  JDATA19_bit at DFSDM1_FLT0JDATAR.B27;
    const register unsigned short int JDATA20 = 28;
    sbit  JDATA20_bit at DFSDM1_FLT0JDATAR.B28;
    const register unsigned short int JDATA21 = 29;
    sbit  JDATA21_bit at DFSDM1_FLT0JDATAR.B29;
    const register unsigned short int JDATA22 = 30;
    sbit  JDATA22_bit at DFSDM1_FLT0JDATAR.B30;
    const register unsigned short int JDATA23 = 31;
    sbit  JDATA23_bit at DFSDM1_FLT0JDATAR.B31;
    const register unsigned short int JDATACH0 = 0;
    sbit  JDATACH0_bit at DFSDM1_FLT0JDATAR.B0;
    const register unsigned short int JDATACH1 = 1;
    sbit  JDATACH1_bit at DFSDM1_FLT0JDATAR.B1;
    const register unsigned short int JDATACH2 = 2;
    sbit  JDATACH2_bit at DFSDM1_FLT0JDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT0RDATAR    absolute 0x4001611C;
    const register unsigned short int RDATA0 = 8;
    sbit  RDATA0_bit at DFSDM1_FLT0RDATAR.B8;
    const register unsigned short int RDATA1 = 9;
    sbit  RDATA1_bit at DFSDM1_FLT0RDATAR.B9;
    const register unsigned short int RDATA2 = 10;
    sbit  RDATA2_bit at DFSDM1_FLT0RDATAR.B10;
    const register unsigned short int RDATA3 = 11;
    sbit  RDATA3_bit at DFSDM1_FLT0RDATAR.B11;
    const register unsigned short int RDATA4 = 12;
    sbit  RDATA4_bit at DFSDM1_FLT0RDATAR.B12;
    const register unsigned short int RDATA5 = 13;
    sbit  RDATA5_bit at DFSDM1_FLT0RDATAR.B13;
    const register unsigned short int RDATA6 = 14;
    sbit  RDATA6_bit at DFSDM1_FLT0RDATAR.B14;
    const register unsigned short int RDATA7 = 15;
    sbit  RDATA7_bit at DFSDM1_FLT0RDATAR.B15;
    const register unsigned short int RDATA8 = 16;
    sbit  RDATA8_bit at DFSDM1_FLT0RDATAR.B16;
    const register unsigned short int RDATA9 = 17;
    sbit  RDATA9_bit at DFSDM1_FLT0RDATAR.B17;
    const register unsigned short int RDATA10 = 18;
    sbit  RDATA10_bit at DFSDM1_FLT0RDATAR.B18;
    const register unsigned short int RDATA11 = 19;
    sbit  RDATA11_bit at DFSDM1_FLT0RDATAR.B19;
    const register unsigned short int RDATA12 = 20;
    sbit  RDATA12_bit at DFSDM1_FLT0RDATAR.B20;
    const register unsigned short int RDATA13 = 21;
    sbit  RDATA13_bit at DFSDM1_FLT0RDATAR.B21;
    const register unsigned short int RDATA14 = 22;
    sbit  RDATA14_bit at DFSDM1_FLT0RDATAR.B22;
    const register unsigned short int RDATA15 = 23;
    sbit  RDATA15_bit at DFSDM1_FLT0RDATAR.B23;
    const register unsigned short int RDATA16 = 24;
    sbit  RDATA16_bit at DFSDM1_FLT0RDATAR.B24;
    const register unsigned short int RDATA17 = 25;
    sbit  RDATA17_bit at DFSDM1_FLT0RDATAR.B25;
    const register unsigned short int RDATA18 = 26;
    sbit  RDATA18_bit at DFSDM1_FLT0RDATAR.B26;
    const register unsigned short int RDATA19 = 27;
    sbit  RDATA19_bit at DFSDM1_FLT0RDATAR.B27;
    const register unsigned short int RDATA20 = 28;
    sbit  RDATA20_bit at DFSDM1_FLT0RDATAR.B28;
    const register unsigned short int RDATA21 = 29;
    sbit  RDATA21_bit at DFSDM1_FLT0RDATAR.B29;
    const register unsigned short int RDATA22 = 30;
    sbit  RDATA22_bit at DFSDM1_FLT0RDATAR.B30;
    const register unsigned short int RDATA23 = 31;
    sbit  RDATA23_bit at DFSDM1_FLT0RDATAR.B31;
    const register unsigned short int RPEND = 4;
    sbit  RPEND_bit at DFSDM1_FLT0RDATAR.B4;
    const register unsigned short int RDATACH0 = 0;
    sbit  RDATACH0_bit at DFSDM1_FLT0RDATAR.B0;
    const register unsigned short int RDATACH1 = 1;
    sbit  RDATACH1_bit at DFSDM1_FLT0RDATAR.B1;
    const register unsigned short int RDATACH2 = 2;
    sbit  RDATACH2_bit at DFSDM1_FLT0RDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT0AWHTR     absolute 0x40016120;
    const register unsigned short int AWHT0 = 8;
    sbit  AWHT0_bit at DFSDM1_FLT0AWHTR.B8;
    const register unsigned short int AWHT1 = 9;
    sbit  AWHT1_bit at DFSDM1_FLT0AWHTR.B9;
    const register unsigned short int AWHT2 = 10;
    sbit  AWHT2_bit at DFSDM1_FLT0AWHTR.B10;
    const register unsigned short int AWHT3 = 11;
    sbit  AWHT3_bit at DFSDM1_FLT0AWHTR.B11;
    const register unsigned short int AWHT4 = 12;
    sbit  AWHT4_bit at DFSDM1_FLT0AWHTR.B12;
    const register unsigned short int AWHT5 = 13;
    sbit  AWHT5_bit at DFSDM1_FLT0AWHTR.B13;
    const register unsigned short int AWHT6 = 14;
    sbit  AWHT6_bit at DFSDM1_FLT0AWHTR.B14;
    const register unsigned short int AWHT7 = 15;
    sbit  AWHT7_bit at DFSDM1_FLT0AWHTR.B15;
    const register unsigned short int AWHT8 = 16;
    sbit  AWHT8_bit at DFSDM1_FLT0AWHTR.B16;
    const register unsigned short int AWHT9 = 17;
    sbit  AWHT9_bit at DFSDM1_FLT0AWHTR.B17;
    const register unsigned short int AWHT10 = 18;
    sbit  AWHT10_bit at DFSDM1_FLT0AWHTR.B18;
    const register unsigned short int AWHT11 = 19;
    sbit  AWHT11_bit at DFSDM1_FLT0AWHTR.B19;
    const register unsigned short int AWHT12 = 20;
    sbit  AWHT12_bit at DFSDM1_FLT0AWHTR.B20;
    const register unsigned short int AWHT13 = 21;
    sbit  AWHT13_bit at DFSDM1_FLT0AWHTR.B21;
    const register unsigned short int AWHT14 = 22;
    sbit  AWHT14_bit at DFSDM1_FLT0AWHTR.B22;
    const register unsigned short int AWHT15 = 23;
    sbit  AWHT15_bit at DFSDM1_FLT0AWHTR.B23;
    const register unsigned short int AWHT16 = 24;
    sbit  AWHT16_bit at DFSDM1_FLT0AWHTR.B24;
    const register unsigned short int AWHT17 = 25;
    sbit  AWHT17_bit at DFSDM1_FLT0AWHTR.B25;
    const register unsigned short int AWHT18 = 26;
    sbit  AWHT18_bit at DFSDM1_FLT0AWHTR.B26;
    const register unsigned short int AWHT19 = 27;
    sbit  AWHT19_bit at DFSDM1_FLT0AWHTR.B27;
    const register unsigned short int AWHT20 = 28;
    sbit  AWHT20_bit at DFSDM1_FLT0AWHTR.B28;
    const register unsigned short int AWHT21 = 29;
    sbit  AWHT21_bit at DFSDM1_FLT0AWHTR.B29;
    const register unsigned short int AWHT22 = 30;
    sbit  AWHT22_bit at DFSDM1_FLT0AWHTR.B30;
    const register unsigned short int AWHT23 = 31;
    sbit  AWHT23_bit at DFSDM1_FLT0AWHTR.B31;
    const register unsigned short int BKAWH0 = 0;
    sbit  BKAWH0_bit at DFSDM1_FLT0AWHTR.B0;
    const register unsigned short int BKAWH1 = 1;
    sbit  BKAWH1_bit at DFSDM1_FLT0AWHTR.B1;
    const register unsigned short int BKAWH2 = 2;
    sbit  BKAWH2_bit at DFSDM1_FLT0AWHTR.B2;
    const register unsigned short int BKAWH3 = 3;
    sbit  BKAWH3_bit at DFSDM1_FLT0AWHTR.B3;

sfr unsigned long   volatile DFSDM1_FLT0AWLTR     absolute 0x40016124;
    const register unsigned short int AWLT0 = 8;
    sbit  AWLT0_bit at DFSDM1_FLT0AWLTR.B8;
    const register unsigned short int AWLT1 = 9;
    sbit  AWLT1_bit at DFSDM1_FLT0AWLTR.B9;
    const register unsigned short int AWLT2 = 10;
    sbit  AWLT2_bit at DFSDM1_FLT0AWLTR.B10;
    const register unsigned short int AWLT3 = 11;
    sbit  AWLT3_bit at DFSDM1_FLT0AWLTR.B11;
    const register unsigned short int AWLT4 = 12;
    sbit  AWLT4_bit at DFSDM1_FLT0AWLTR.B12;
    const register unsigned short int AWLT5 = 13;
    sbit  AWLT5_bit at DFSDM1_FLT0AWLTR.B13;
    const register unsigned short int AWLT6 = 14;
    sbit  AWLT6_bit at DFSDM1_FLT0AWLTR.B14;
    const register unsigned short int AWLT7 = 15;
    sbit  AWLT7_bit at DFSDM1_FLT0AWLTR.B15;
    const register unsigned short int AWLT8 = 16;
    sbit  AWLT8_bit at DFSDM1_FLT0AWLTR.B16;
    const register unsigned short int AWLT9 = 17;
    sbit  AWLT9_bit at DFSDM1_FLT0AWLTR.B17;
    const register unsigned short int AWLT10 = 18;
    sbit  AWLT10_bit at DFSDM1_FLT0AWLTR.B18;
    const register unsigned short int AWLT11 = 19;
    sbit  AWLT11_bit at DFSDM1_FLT0AWLTR.B19;
    const register unsigned short int AWLT12 = 20;
    sbit  AWLT12_bit at DFSDM1_FLT0AWLTR.B20;
    const register unsigned short int AWLT13 = 21;
    sbit  AWLT13_bit at DFSDM1_FLT0AWLTR.B21;
    const register unsigned short int AWLT14 = 22;
    sbit  AWLT14_bit at DFSDM1_FLT0AWLTR.B22;
    const register unsigned short int AWLT15 = 23;
    sbit  AWLT15_bit at DFSDM1_FLT0AWLTR.B23;
    const register unsigned short int AWLT16 = 24;
    sbit  AWLT16_bit at DFSDM1_FLT0AWLTR.B24;
    const register unsigned short int AWLT17 = 25;
    sbit  AWLT17_bit at DFSDM1_FLT0AWLTR.B25;
    const register unsigned short int AWLT18 = 26;
    sbit  AWLT18_bit at DFSDM1_FLT0AWLTR.B26;
    const register unsigned short int AWLT19 = 27;
    sbit  AWLT19_bit at DFSDM1_FLT0AWLTR.B27;
    const register unsigned short int AWLT20 = 28;
    sbit  AWLT20_bit at DFSDM1_FLT0AWLTR.B28;
    const register unsigned short int AWLT21 = 29;
    sbit  AWLT21_bit at DFSDM1_FLT0AWLTR.B29;
    const register unsigned short int AWLT22 = 30;
    sbit  AWLT22_bit at DFSDM1_FLT0AWLTR.B30;
    const register unsigned short int AWLT23 = 31;
    sbit  AWLT23_bit at DFSDM1_FLT0AWLTR.B31;
    const register unsigned short int BKAWL0 = 0;
    sbit  BKAWL0_bit at DFSDM1_FLT0AWLTR.B0;
    const register unsigned short int BKAWL1 = 1;
    sbit  BKAWL1_bit at DFSDM1_FLT0AWLTR.B1;
    const register unsigned short int BKAWL2 = 2;
    sbit  BKAWL2_bit at DFSDM1_FLT0AWLTR.B2;
    const register unsigned short int BKAWL3 = 3;
    sbit  BKAWL3_bit at DFSDM1_FLT0AWLTR.B3;

sfr unsigned long   volatile DFSDM1_FLT0AWSR      absolute 0x40016128;
    const register unsigned short int AWHTF0 = 8;
    sbit  AWHTF0_bit at DFSDM1_FLT0AWSR.B8;
    const register unsigned short int AWHTF1 = 9;
    sbit  AWHTF1_bit at DFSDM1_FLT0AWSR.B9;
    const register unsigned short int AWHTF2 = 10;
    sbit  AWHTF2_bit at DFSDM1_FLT0AWSR.B10;
    const register unsigned short int AWHTF3 = 11;
    sbit  AWHTF3_bit at DFSDM1_FLT0AWSR.B11;
    const register unsigned short int AWHTF4 = 12;
    sbit  AWHTF4_bit at DFSDM1_FLT0AWSR.B12;
    const register unsigned short int AWHTF5 = 13;
    sbit  AWHTF5_bit at DFSDM1_FLT0AWSR.B13;
    const register unsigned short int AWHTF6 = 14;
    sbit  AWHTF6_bit at DFSDM1_FLT0AWSR.B14;
    const register unsigned short int AWHTF7 = 15;
    sbit  AWHTF7_bit at DFSDM1_FLT0AWSR.B15;
    const register unsigned short int AWLTF0 = 0;
    sbit  AWLTF0_bit at DFSDM1_FLT0AWSR.B0;
    const register unsigned short int AWLTF1 = 1;
    sbit  AWLTF1_bit at DFSDM1_FLT0AWSR.B1;
    const register unsigned short int AWLTF2 = 2;
    sbit  AWLTF2_bit at DFSDM1_FLT0AWSR.B2;
    const register unsigned short int AWLTF3 = 3;
    sbit  AWLTF3_bit at DFSDM1_FLT0AWSR.B3;
    const register unsigned short int AWLTF4 = 4;
    sbit  AWLTF4_bit at DFSDM1_FLT0AWSR.B4;
    const register unsigned short int AWLTF5 = 5;
    sbit  AWLTF5_bit at DFSDM1_FLT0AWSR.B5;
    const register unsigned short int AWLTF6 = 6;
    sbit  AWLTF6_bit at DFSDM1_FLT0AWSR.B6;
    const register unsigned short int AWLTF7 = 7;
    sbit  AWLTF7_bit at DFSDM1_FLT0AWSR.B7;

sfr unsigned long   volatile DFSDM1_FLT0AWCFR     absolute 0x4001612C;
    const register unsigned short int CLRAWHTF0 = 8;
    sbit  CLRAWHTF0_bit at DFSDM1_FLT0AWCFR.B8;
    const register unsigned short int CLRAWHTF1 = 9;
    sbit  CLRAWHTF1_bit at DFSDM1_FLT0AWCFR.B9;
    const register unsigned short int CLRAWHTF2 = 10;
    sbit  CLRAWHTF2_bit at DFSDM1_FLT0AWCFR.B10;
    const register unsigned short int CLRAWHTF3 = 11;
    sbit  CLRAWHTF3_bit at DFSDM1_FLT0AWCFR.B11;
    const register unsigned short int CLRAWHTF4 = 12;
    sbit  CLRAWHTF4_bit at DFSDM1_FLT0AWCFR.B12;
    const register unsigned short int CLRAWHTF5 = 13;
    sbit  CLRAWHTF5_bit at DFSDM1_FLT0AWCFR.B13;
    const register unsigned short int CLRAWHTF6 = 14;
    sbit  CLRAWHTF6_bit at DFSDM1_FLT0AWCFR.B14;
    const register unsigned short int CLRAWHTF7 = 15;
    sbit  CLRAWHTF7_bit at DFSDM1_FLT0AWCFR.B15;
    const register unsigned short int CLRAWLTF0 = 0;
    sbit  CLRAWLTF0_bit at DFSDM1_FLT0AWCFR.B0;
    const register unsigned short int CLRAWLTF1 = 1;
    sbit  CLRAWLTF1_bit at DFSDM1_FLT0AWCFR.B1;
    const register unsigned short int CLRAWLTF2 = 2;
    sbit  CLRAWLTF2_bit at DFSDM1_FLT0AWCFR.B2;
    const register unsigned short int CLRAWLTF3 = 3;
    sbit  CLRAWLTF3_bit at DFSDM1_FLT0AWCFR.B3;
    const register unsigned short int CLRAWLTF4 = 4;
    sbit  CLRAWLTF4_bit at DFSDM1_FLT0AWCFR.B4;
    const register unsigned short int CLRAWLTF5 = 5;
    sbit  CLRAWLTF5_bit at DFSDM1_FLT0AWCFR.B5;
    const register unsigned short int CLRAWLTF6 = 6;
    sbit  CLRAWLTF6_bit at DFSDM1_FLT0AWCFR.B6;
    const register unsigned short int CLRAWLTF7 = 7;
    sbit  CLRAWLTF7_bit at DFSDM1_FLT0AWCFR.B7;

sfr unsigned long   volatile DFSDM1_FLT0EXMAX     absolute 0x40016130;
    const register unsigned short int EXMAX0 = 8;
    sbit  EXMAX0_bit at DFSDM1_FLT0EXMAX.B8;
    const register unsigned short int EXMAX1 = 9;
    sbit  EXMAX1_bit at DFSDM1_FLT0EXMAX.B9;
    const register unsigned short int EXMAX2 = 10;
    sbit  EXMAX2_bit at DFSDM1_FLT0EXMAX.B10;
    const register unsigned short int EXMAX3 = 11;
    sbit  EXMAX3_bit at DFSDM1_FLT0EXMAX.B11;
    const register unsigned short int EXMAX4 = 12;
    sbit  EXMAX4_bit at DFSDM1_FLT0EXMAX.B12;
    const register unsigned short int EXMAX5 = 13;
    sbit  EXMAX5_bit at DFSDM1_FLT0EXMAX.B13;
    const register unsigned short int EXMAX6 = 14;
    sbit  EXMAX6_bit at DFSDM1_FLT0EXMAX.B14;
    const register unsigned short int EXMAX7 = 15;
    sbit  EXMAX7_bit at DFSDM1_FLT0EXMAX.B15;
    const register unsigned short int EXMAX8 = 16;
    sbit  EXMAX8_bit at DFSDM1_FLT0EXMAX.B16;
    const register unsigned short int EXMAX9 = 17;
    sbit  EXMAX9_bit at DFSDM1_FLT0EXMAX.B17;
    const register unsigned short int EXMAX10 = 18;
    sbit  EXMAX10_bit at DFSDM1_FLT0EXMAX.B18;
    const register unsigned short int EXMAX11 = 19;
    sbit  EXMAX11_bit at DFSDM1_FLT0EXMAX.B19;
    const register unsigned short int EXMAX12 = 20;
    sbit  EXMAX12_bit at DFSDM1_FLT0EXMAX.B20;
    const register unsigned short int EXMAX13 = 21;
    sbit  EXMAX13_bit at DFSDM1_FLT0EXMAX.B21;
    const register unsigned short int EXMAX14 = 22;
    sbit  EXMAX14_bit at DFSDM1_FLT0EXMAX.B22;
    const register unsigned short int EXMAX15 = 23;
    sbit  EXMAX15_bit at DFSDM1_FLT0EXMAX.B23;
    const register unsigned short int EXMAX16 = 24;
    sbit  EXMAX16_bit at DFSDM1_FLT0EXMAX.B24;
    const register unsigned short int EXMAX17 = 25;
    sbit  EXMAX17_bit at DFSDM1_FLT0EXMAX.B25;
    const register unsigned short int EXMAX18 = 26;
    sbit  EXMAX18_bit at DFSDM1_FLT0EXMAX.B26;
    const register unsigned short int EXMAX19 = 27;
    sbit  EXMAX19_bit at DFSDM1_FLT0EXMAX.B27;
    const register unsigned short int EXMAX20 = 28;
    sbit  EXMAX20_bit at DFSDM1_FLT0EXMAX.B28;
    const register unsigned short int EXMAX21 = 29;
    sbit  EXMAX21_bit at DFSDM1_FLT0EXMAX.B29;
    const register unsigned short int EXMAX22 = 30;
    sbit  EXMAX22_bit at DFSDM1_FLT0EXMAX.B30;
    const register unsigned short int EXMAX23 = 31;
    sbit  EXMAX23_bit at DFSDM1_FLT0EXMAX.B31;
    const register unsigned short int EXMAXCH0 = 0;
    sbit  EXMAXCH0_bit at DFSDM1_FLT0EXMAX.B0;
    const register unsigned short int EXMAXCH1 = 1;
    sbit  EXMAXCH1_bit at DFSDM1_FLT0EXMAX.B1;
    const register unsigned short int EXMAXCH2 = 2;
    sbit  EXMAXCH2_bit at DFSDM1_FLT0EXMAX.B2;

sfr unsigned long   volatile DFSDM1_FLT0EXMIN     absolute 0x40016134;
    const register unsigned short int EXMIN0 = 8;
    sbit  EXMIN0_bit at DFSDM1_FLT0EXMIN.B8;
    const register unsigned short int EXMIN1 = 9;
    sbit  EXMIN1_bit at DFSDM1_FLT0EXMIN.B9;
    const register unsigned short int EXMIN2 = 10;
    sbit  EXMIN2_bit at DFSDM1_FLT0EXMIN.B10;
    const register unsigned short int EXMIN3 = 11;
    sbit  EXMIN3_bit at DFSDM1_FLT0EXMIN.B11;
    const register unsigned short int EXMIN4 = 12;
    sbit  EXMIN4_bit at DFSDM1_FLT0EXMIN.B12;
    const register unsigned short int EXMIN5 = 13;
    sbit  EXMIN5_bit at DFSDM1_FLT0EXMIN.B13;
    const register unsigned short int EXMIN6 = 14;
    sbit  EXMIN6_bit at DFSDM1_FLT0EXMIN.B14;
    const register unsigned short int EXMIN7 = 15;
    sbit  EXMIN7_bit at DFSDM1_FLT0EXMIN.B15;
    const register unsigned short int EXMIN8 = 16;
    sbit  EXMIN8_bit at DFSDM1_FLT0EXMIN.B16;
    const register unsigned short int EXMIN9 = 17;
    sbit  EXMIN9_bit at DFSDM1_FLT0EXMIN.B17;
    const register unsigned short int EXMIN10 = 18;
    sbit  EXMIN10_bit at DFSDM1_FLT0EXMIN.B18;
    const register unsigned short int EXMIN11 = 19;
    sbit  EXMIN11_bit at DFSDM1_FLT0EXMIN.B19;
    const register unsigned short int EXMIN12 = 20;
    sbit  EXMIN12_bit at DFSDM1_FLT0EXMIN.B20;
    const register unsigned short int EXMIN13 = 21;
    sbit  EXMIN13_bit at DFSDM1_FLT0EXMIN.B21;
    const register unsigned short int EXMIN14 = 22;
    sbit  EXMIN14_bit at DFSDM1_FLT0EXMIN.B22;
    const register unsigned short int EXMIN15 = 23;
    sbit  EXMIN15_bit at DFSDM1_FLT0EXMIN.B23;
    const register unsigned short int EXMIN16 = 24;
    sbit  EXMIN16_bit at DFSDM1_FLT0EXMIN.B24;
    const register unsigned short int EXMIN17 = 25;
    sbit  EXMIN17_bit at DFSDM1_FLT0EXMIN.B25;
    const register unsigned short int EXMIN18 = 26;
    sbit  EXMIN18_bit at DFSDM1_FLT0EXMIN.B26;
    const register unsigned short int EXMIN19 = 27;
    sbit  EXMIN19_bit at DFSDM1_FLT0EXMIN.B27;
    const register unsigned short int EXMIN20 = 28;
    sbit  EXMIN20_bit at DFSDM1_FLT0EXMIN.B28;
    const register unsigned short int EXMIN21 = 29;
    sbit  EXMIN21_bit at DFSDM1_FLT0EXMIN.B29;
    const register unsigned short int EXMIN22 = 30;
    sbit  EXMIN22_bit at DFSDM1_FLT0EXMIN.B30;
    const register unsigned short int EXMIN23 = 31;
    sbit  EXMIN23_bit at DFSDM1_FLT0EXMIN.B31;
    const register unsigned short int EXMINCH0 = 0;
    sbit  EXMINCH0_bit at DFSDM1_FLT0EXMIN.B0;
    const register unsigned short int EXMINCH1 = 1;
    sbit  EXMINCH1_bit at DFSDM1_FLT0EXMIN.B1;
    const register unsigned short int EXMINCH2 = 2;
    sbit  EXMINCH2_bit at DFSDM1_FLT0EXMIN.B2;

sfr unsigned long   volatile DFSDM1_FLT0CNVTIMR   absolute 0x40016138;
    const register unsigned short int CNVCNT0 = 4;
    sbit  CNVCNT0_bit at DFSDM1_FLT0CNVTIMR.B4;
    const register unsigned short int CNVCNT1 = 5;
    sbit  CNVCNT1_bit at DFSDM1_FLT0CNVTIMR.B5;
    const register unsigned short int CNVCNT2 = 6;
    sbit  CNVCNT2_bit at DFSDM1_FLT0CNVTIMR.B6;
    const register unsigned short int CNVCNT3 = 7;
    sbit  CNVCNT3_bit at DFSDM1_FLT0CNVTIMR.B7;
    const register unsigned short int CNVCNT4 = 8;
    sbit  CNVCNT4_bit at DFSDM1_FLT0CNVTIMR.B8;
    const register unsigned short int CNVCNT5 = 9;
    sbit  CNVCNT5_bit at DFSDM1_FLT0CNVTIMR.B9;
    const register unsigned short int CNVCNT6 = 10;
    sbit  CNVCNT6_bit at DFSDM1_FLT0CNVTIMR.B10;
    const register unsigned short int CNVCNT7 = 11;
    sbit  CNVCNT7_bit at DFSDM1_FLT0CNVTIMR.B11;
    const register unsigned short int CNVCNT8 = 12;
    sbit  CNVCNT8_bit at DFSDM1_FLT0CNVTIMR.B12;
    const register unsigned short int CNVCNT9 = 13;
    sbit  CNVCNT9_bit at DFSDM1_FLT0CNVTIMR.B13;
    const register unsigned short int CNVCNT10 = 14;
    sbit  CNVCNT10_bit at DFSDM1_FLT0CNVTIMR.B14;
    const register unsigned short int CNVCNT11 = 15;
    sbit  CNVCNT11_bit at DFSDM1_FLT0CNVTIMR.B15;
    const register unsigned short int CNVCNT12 = 16;
    sbit  CNVCNT12_bit at DFSDM1_FLT0CNVTIMR.B16;
    const register unsigned short int CNVCNT13 = 17;
    sbit  CNVCNT13_bit at DFSDM1_FLT0CNVTIMR.B17;
    const register unsigned short int CNVCNT14 = 18;
    sbit  CNVCNT14_bit at DFSDM1_FLT0CNVTIMR.B18;
    const register unsigned short int CNVCNT15 = 19;
    sbit  CNVCNT15_bit at DFSDM1_FLT0CNVTIMR.B19;
    const register unsigned short int CNVCNT16 = 20;
    sbit  CNVCNT16_bit at DFSDM1_FLT0CNVTIMR.B20;
    const register unsigned short int CNVCNT17 = 21;
    sbit  CNVCNT17_bit at DFSDM1_FLT0CNVTIMR.B21;
    const register unsigned short int CNVCNT18 = 22;
    sbit  CNVCNT18_bit at DFSDM1_FLT0CNVTIMR.B22;
    const register unsigned short int CNVCNT19 = 23;
    sbit  CNVCNT19_bit at DFSDM1_FLT0CNVTIMR.B23;
    const register unsigned short int CNVCNT20 = 24;
    sbit  CNVCNT20_bit at DFSDM1_FLT0CNVTIMR.B24;
    const register unsigned short int CNVCNT21 = 25;
    sbit  CNVCNT21_bit at DFSDM1_FLT0CNVTIMR.B25;
    const register unsigned short int CNVCNT22 = 26;
    sbit  CNVCNT22_bit at DFSDM1_FLT0CNVTIMR.B26;
    const register unsigned short int CNVCNT23 = 27;
    sbit  CNVCNT23_bit at DFSDM1_FLT0CNVTIMR.B27;
    const register unsigned short int CNVCNT24 = 28;
    sbit  CNVCNT24_bit at DFSDM1_FLT0CNVTIMR.B28;
    const register unsigned short int CNVCNT25 = 29;
    sbit  CNVCNT25_bit at DFSDM1_FLT0CNVTIMR.B29;
    const register unsigned short int CNVCNT26 = 30;
    sbit  CNVCNT26_bit at DFSDM1_FLT0CNVTIMR.B30;
    const register unsigned short int CNVCNT27 = 31;
    sbit  CNVCNT27_bit at DFSDM1_FLT0CNVTIMR.B31;

sfr unsigned long   volatile DFSDM1_FLT1CR1       absolute 0x40016180;
    sbit  AWFSEL_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B30;
    sbit  FAST_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B29;
    sbit  RCH0_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B24;
    sbit  RCH1_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B25;
    sbit  RCH2_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B26;
    sbit  RDMAEN_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B21;
    sbit  RSYNC_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B19;
    sbit  RCONT_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B18;
    sbit  RSWSTART_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B17;
    sbit  JEXTEN0_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B13;
    sbit  JEXTEN1_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B14;
    sbit  JEXTSEL0_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B8;
    sbit  JEXTSEL1_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B9;
    sbit  JEXTSEL2_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B10;
    sbit  JDMAEN_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B5;
    sbit  JSCAN_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B4;
    sbit  JSYNC_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B3;
    sbit  JSWSTART_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B1;
    sbit  DFEN_DFSDM1_FLT1CR1_bit at DFSDM1_FLT1CR1.B0;

sfr unsigned long   volatile DFSDM1_FLT1CR2       absolute 0x40016184;
    sbit  AWDCH0_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B16;
    sbit  AWDCH1_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B17;
    sbit  AWDCH2_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B18;
    sbit  AWDCH3_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B19;
    sbit  AWDCH4_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B20;
    sbit  AWDCH5_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B21;
    sbit  AWDCH6_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B22;
    sbit  AWDCH7_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B23;
    sbit  EXCH0_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B8;
    sbit  EXCH1_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B9;
    sbit  EXCH2_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B10;
    sbit  EXCH3_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B11;
    sbit  EXCH4_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B12;
    sbit  EXCH5_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B13;
    sbit  EXCH6_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B14;
    sbit  EXCH7_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B15;
    sbit  CKABIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B6;
    sbit  SCDIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B5;
    sbit  AWDIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B4;
    sbit  ROVRIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B3;
    sbit  JOVRIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B2;
    sbit  REOCIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B1;
    sbit  JEOCIE_DFSDM1_FLT1CR2_bit at DFSDM1_FLT1CR2.B0;

sfr unsigned long   volatile DFSDM1_FLT1ISR       absolute 0x40016188;
    sbit  SCDF0_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B24;
    sbit  SCDF1_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B25;
    sbit  SCDF2_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B26;
    sbit  SCDF3_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B27;
    sbit  SCDF4_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B28;
    sbit  SCDF5_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B29;
    sbit  SCDF6_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B30;
    sbit  SCDF7_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B31;
    sbit  CKABF0_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B16;
    sbit  CKABF1_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B17;
    sbit  CKABF2_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B18;
    sbit  CKABF3_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B19;
    sbit  CKABF4_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B20;
    sbit  CKABF5_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B21;
    sbit  CKABF6_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B22;
    sbit  CKABF7_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B23;
    sbit  RCIP_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B14;
    sbit  JCIP_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B13;
    sbit  AWDF_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B4;
    sbit  ROVRF_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B3;
    sbit  JOVRF_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B2;
    sbit  REOCF_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B1;
    sbit  JEOCF_DFSDM1_FLT1ISR_bit at DFSDM1_FLT1ISR.B0;

sfr unsigned long   volatile DFSDM1_FLT1ICR       absolute 0x4001618C;
    sbit  CLRSCDF0_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B24;
    sbit  CLRSCDF1_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B25;
    sbit  CLRSCDF2_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B26;
    sbit  CLRSCDF3_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B27;
    sbit  CLRSCDF4_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B28;
    sbit  CLRSCDF5_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B29;
    sbit  CLRSCDF6_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B30;
    sbit  CLRSCDF7_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B31;
    sbit  CLRCKABF0_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B16;
    sbit  CLRCKABF1_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B17;
    sbit  CLRCKABF2_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B18;
    sbit  CLRCKABF3_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B19;
    sbit  CLRCKABF4_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B20;
    sbit  CLRCKABF5_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B21;
    sbit  CLRCKABF6_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B22;
    sbit  CLRCKABF7_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B23;
    sbit  CLRROVRF_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B3;
    sbit  CLRJOVRF_DFSDM1_FLT1ICR_bit at DFSDM1_FLT1ICR.B2;

sfr unsigned long   volatile DFSDM1_FLT1JCHGR     absolute 0x40016190;
    sbit  JCHG0_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B0;
    sbit  JCHG1_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B1;
    sbit  JCHG2_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B2;
    sbit  JCHG3_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B3;
    sbit  JCHG4_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B4;
    sbit  JCHG5_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B5;
    sbit  JCHG6_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B6;
    sbit  JCHG7_DFSDM1_FLT1JCHGR_bit at DFSDM1_FLT1JCHGR.B7;

sfr unsigned long   volatile DFSDM1_FLT1FCR       absolute 0x40016194;
    sbit  FORD0_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B29;
    sbit  FORD1_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B30;
    sbit  FORD2_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B31;
    sbit  FOSR0_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B16;
    sbit  FOSR1_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B17;
    sbit  FOSR2_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B18;
    sbit  FOSR3_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B19;
    sbit  FOSR4_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B20;
    sbit  FOSR5_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B21;
    sbit  FOSR6_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B22;
    sbit  FOSR7_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B23;
    sbit  FOSR8_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B24;
    sbit  FOSR9_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B25;
    sbit  IOSR0_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B0;
    sbit  IOSR1_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B1;
    sbit  IOSR2_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B2;
    sbit  IOSR3_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B3;
    sbit  IOSR4_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B4;
    sbit  IOSR5_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B5;
    sbit  IOSR6_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B6;
    sbit  IOSR7_DFSDM1_FLT1FCR_bit at DFSDM1_FLT1FCR.B7;

sfr unsigned long   volatile DFSDM1_FLT1JDATAR    absolute 0x40016198;
    sbit  JDATA0_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B8;
    sbit  JDATA1_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B9;
    sbit  JDATA2_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B10;
    sbit  JDATA3_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B11;
    sbit  JDATA4_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B12;
    sbit  JDATA5_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B13;
    sbit  JDATA6_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B14;
    sbit  JDATA7_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B15;
    sbit  JDATA8_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B16;
    sbit  JDATA9_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B17;
    sbit  JDATA10_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B18;
    sbit  JDATA11_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B19;
    sbit  JDATA12_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B20;
    sbit  JDATA13_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B21;
    sbit  JDATA14_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B22;
    sbit  JDATA15_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B23;
    sbit  JDATA16_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B24;
    sbit  JDATA17_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B25;
    sbit  JDATA18_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B26;
    sbit  JDATA19_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B27;
    sbit  JDATA20_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B28;
    sbit  JDATA21_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B29;
    sbit  JDATA22_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B30;
    sbit  JDATA23_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B31;
    sbit  JDATACH0_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B0;
    sbit  JDATACH1_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B1;
    sbit  JDATACH2_DFSDM1_FLT1JDATAR_bit at DFSDM1_FLT1JDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT1RDATAR    absolute 0x4001619C;
    sbit  RDATA0_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B8;
    sbit  RDATA1_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B9;
    sbit  RDATA2_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B10;
    sbit  RDATA3_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B11;
    sbit  RDATA4_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B12;
    sbit  RDATA5_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B13;
    sbit  RDATA6_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B14;
    sbit  RDATA7_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B15;
    sbit  RDATA8_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B16;
    sbit  RDATA9_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B17;
    sbit  RDATA10_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B18;
    sbit  RDATA11_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B19;
    sbit  RDATA12_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B20;
    sbit  RDATA13_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B21;
    sbit  RDATA14_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B22;
    sbit  RDATA15_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B23;
    sbit  RDATA16_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B24;
    sbit  RDATA17_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B25;
    sbit  RDATA18_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B26;
    sbit  RDATA19_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B27;
    sbit  RDATA20_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B28;
    sbit  RDATA21_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B29;
    sbit  RDATA22_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B30;
    sbit  RDATA23_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B31;
    sbit  RPEND_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B4;
    sbit  RDATACH0_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B0;
    sbit  RDATACH1_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B1;
    sbit  RDATACH2_DFSDM1_FLT1RDATAR_bit at DFSDM1_FLT1RDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT1AWHTR     absolute 0x400161A0;
    sbit  AWHT0_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B8;
    sbit  AWHT1_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B9;
    sbit  AWHT2_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B10;
    sbit  AWHT3_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B11;
    sbit  AWHT4_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B12;
    sbit  AWHT5_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B13;
    sbit  AWHT6_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B14;
    sbit  AWHT7_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B15;
    sbit  AWHT8_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B16;
    sbit  AWHT9_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B17;
    sbit  AWHT10_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B18;
    sbit  AWHT11_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B19;
    sbit  AWHT12_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B20;
    sbit  AWHT13_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B21;
    sbit  AWHT14_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B22;
    sbit  AWHT15_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B23;
    sbit  AWHT16_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B24;
    sbit  AWHT17_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B25;
    sbit  AWHT18_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B26;
    sbit  AWHT19_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B27;
    sbit  AWHT20_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B28;
    sbit  AWHT21_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B29;
    sbit  AWHT22_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B30;
    sbit  AWHT23_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B31;
    sbit  BKAWH0_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B0;
    sbit  BKAWH1_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B1;
    sbit  BKAWH2_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B2;
    sbit  BKAWH3_DFSDM1_FLT1AWHTR_bit at DFSDM1_FLT1AWHTR.B3;

sfr unsigned long   volatile DFSDM1_FLT1AWLTR     absolute 0x400161A4;
    sbit  AWLT0_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B8;
    sbit  AWLT1_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B9;
    sbit  AWLT2_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B10;
    sbit  AWLT3_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B11;
    sbit  AWLT4_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B12;
    sbit  AWLT5_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B13;
    sbit  AWLT6_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B14;
    sbit  AWLT7_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B15;
    sbit  AWLT8_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B16;
    sbit  AWLT9_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B17;
    sbit  AWLT10_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B18;
    sbit  AWLT11_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B19;
    sbit  AWLT12_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B20;
    sbit  AWLT13_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B21;
    sbit  AWLT14_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B22;
    sbit  AWLT15_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B23;
    sbit  AWLT16_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B24;
    sbit  AWLT17_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B25;
    sbit  AWLT18_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B26;
    sbit  AWLT19_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B27;
    sbit  AWLT20_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B28;
    sbit  AWLT21_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B29;
    sbit  AWLT22_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B30;
    sbit  AWLT23_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B31;
    sbit  BKAWL0_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B0;
    sbit  BKAWL1_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B1;
    sbit  BKAWL2_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B2;
    sbit  BKAWL3_DFSDM1_FLT1AWLTR_bit at DFSDM1_FLT1AWLTR.B3;

sfr unsigned long   volatile DFSDM1_FLT1AWSR      absolute 0x400161A8;
    sbit  AWHTF0_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B8;
    sbit  AWHTF1_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B9;
    sbit  AWHTF2_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B10;
    sbit  AWHTF3_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B11;
    sbit  AWHTF4_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B12;
    sbit  AWHTF5_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B13;
    sbit  AWHTF6_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B14;
    sbit  AWHTF7_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B15;
    sbit  AWLTF0_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B0;
    sbit  AWLTF1_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B1;
    sbit  AWLTF2_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B2;
    sbit  AWLTF3_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B3;
    sbit  AWLTF4_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B4;
    sbit  AWLTF5_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B5;
    sbit  AWLTF6_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B6;
    sbit  AWLTF7_DFSDM1_FLT1AWSR_bit at DFSDM1_FLT1AWSR.B7;

sfr unsigned long   volatile DFSDM1_FLT1AWCFR     absolute 0x400161AC;
    sbit  CLRAWHTF0_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM1_FLT1AWCFR_bit at DFSDM1_FLT1AWCFR.B7;

sfr unsigned long   volatile DFSDM1_FLT1EXMAX     absolute 0x400161B0;
    sbit  EXMAX0_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B8;
    sbit  EXMAX1_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B9;
    sbit  EXMAX2_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B10;
    sbit  EXMAX3_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B11;
    sbit  EXMAX4_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B12;
    sbit  EXMAX5_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B13;
    sbit  EXMAX6_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B14;
    sbit  EXMAX7_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B15;
    sbit  EXMAX8_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B16;
    sbit  EXMAX9_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B17;
    sbit  EXMAX10_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B18;
    sbit  EXMAX11_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B19;
    sbit  EXMAX12_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B20;
    sbit  EXMAX13_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B21;
    sbit  EXMAX14_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B22;
    sbit  EXMAX15_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B23;
    sbit  EXMAX16_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B24;
    sbit  EXMAX17_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B25;
    sbit  EXMAX18_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B26;
    sbit  EXMAX19_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B27;
    sbit  EXMAX20_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B28;
    sbit  EXMAX21_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B29;
    sbit  EXMAX22_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B30;
    sbit  EXMAX23_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B31;
    sbit  EXMAXCH0_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B0;
    sbit  EXMAXCH1_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B1;
    sbit  EXMAXCH2_DFSDM1_FLT1EXMAX_bit at DFSDM1_FLT1EXMAX.B2;

sfr unsigned long   volatile DFSDM1_FLT1EXMIN     absolute 0x400161B4;
    sbit  EXMIN0_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B8;
    sbit  EXMIN1_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B9;
    sbit  EXMIN2_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B10;
    sbit  EXMIN3_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B11;
    sbit  EXMIN4_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B12;
    sbit  EXMIN5_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B13;
    sbit  EXMIN6_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B14;
    sbit  EXMIN7_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B15;
    sbit  EXMIN8_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B16;
    sbit  EXMIN9_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B17;
    sbit  EXMIN10_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B18;
    sbit  EXMIN11_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B19;
    sbit  EXMIN12_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B20;
    sbit  EXMIN13_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B21;
    sbit  EXMIN14_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B22;
    sbit  EXMIN15_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B23;
    sbit  EXMIN16_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B24;
    sbit  EXMIN17_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B25;
    sbit  EXMIN18_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B26;
    sbit  EXMIN19_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B27;
    sbit  EXMIN20_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B28;
    sbit  EXMIN21_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B29;
    sbit  EXMIN22_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B30;
    sbit  EXMIN23_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B31;
    sbit  EXMINCH0_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B0;
    sbit  EXMINCH1_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B1;
    sbit  EXMINCH2_DFSDM1_FLT1EXMIN_bit at DFSDM1_FLT1EXMIN.B2;

sfr unsigned long   volatile DFSDM1_FLT1CNVTIMR   absolute 0x400161B8;
    sbit  CNVCNT0_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM1_FLT1CNVTIMR_bit at DFSDM1_FLT1CNVTIMR.B31;

sfr unsigned long   volatile DFSDM1_FLT2CR1       absolute 0x40016200;
    sbit  AWFSEL_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B30;
    sbit  FAST_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B29;
    sbit  RCH0_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B24;
    sbit  RCH1_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B25;
    sbit  RCH2_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B26;
    sbit  RDMAEN_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B21;
    sbit  RSYNC_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B19;
    sbit  RCONT_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B18;
    sbit  RSWSTART_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B17;
    sbit  JEXTEN0_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B13;
    sbit  JEXTEN1_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B14;
    sbit  JEXTSEL0_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B8;
    sbit  JEXTSEL1_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B9;
    sbit  JEXTSEL2_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B10;
    sbit  JDMAEN_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B5;
    sbit  JSCAN_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B4;
    sbit  JSYNC_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B3;
    sbit  JSWSTART_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B1;
    sbit  DFEN_DFSDM1_FLT2CR1_bit at DFSDM1_FLT2CR1.B0;

sfr unsigned long   volatile DFSDM1_FLT2CR2       absolute 0x40016204;
    sbit  AWDCH0_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B16;
    sbit  AWDCH1_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B17;
    sbit  AWDCH2_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B18;
    sbit  AWDCH3_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B19;
    sbit  AWDCH4_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B20;
    sbit  AWDCH5_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B21;
    sbit  AWDCH6_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B22;
    sbit  AWDCH7_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B23;
    sbit  EXCH0_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B8;
    sbit  EXCH1_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B9;
    sbit  EXCH2_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B10;
    sbit  EXCH3_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B11;
    sbit  EXCH4_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B12;
    sbit  EXCH5_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B13;
    sbit  EXCH6_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B14;
    sbit  EXCH7_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B15;
    sbit  CKABIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B6;
    sbit  SCDIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B5;
    sbit  AWDIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B4;
    sbit  ROVRIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B3;
    sbit  JOVRIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B2;
    sbit  REOCIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B1;
    sbit  JEOCIE_DFSDM1_FLT2CR2_bit at DFSDM1_FLT2CR2.B0;

sfr unsigned long   volatile DFSDM1_FLT2ISR       absolute 0x40016208;
    sbit  SCDF0_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B24;
    sbit  SCDF1_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B25;
    sbit  SCDF2_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B26;
    sbit  SCDF3_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B27;
    sbit  SCDF4_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B28;
    sbit  SCDF5_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B29;
    sbit  SCDF6_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B30;
    sbit  SCDF7_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B31;
    sbit  CKABF0_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B16;
    sbit  CKABF1_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B17;
    sbit  CKABF2_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B18;
    sbit  CKABF3_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B19;
    sbit  CKABF4_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B20;
    sbit  CKABF5_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B21;
    sbit  CKABF6_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B22;
    sbit  CKABF7_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B23;
    sbit  RCIP_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B14;
    sbit  JCIP_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B13;
    sbit  AWDF_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B4;
    sbit  ROVRF_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B3;
    sbit  JOVRF_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B2;
    sbit  REOCF_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B1;
    sbit  JEOCF_DFSDM1_FLT2ISR_bit at DFSDM1_FLT2ISR.B0;

sfr unsigned long   volatile DFSDM1_FLT2ICR       absolute 0x4001620C;
    sbit  CLRSCDF0_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B24;
    sbit  CLRSCDF1_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B25;
    sbit  CLRSCDF2_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B26;
    sbit  CLRSCDF3_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B27;
    sbit  CLRSCDF4_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B28;
    sbit  CLRSCDF5_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B29;
    sbit  CLRSCDF6_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B30;
    sbit  CLRSCDF7_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B31;
    sbit  CLRCKABF0_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B16;
    sbit  CLRCKABF1_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B17;
    sbit  CLRCKABF2_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B18;
    sbit  CLRCKABF3_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B19;
    sbit  CLRCKABF4_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B20;
    sbit  CLRCKABF5_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B21;
    sbit  CLRCKABF6_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B22;
    sbit  CLRCKABF7_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B23;
    sbit  CLRROVRF_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B3;
    sbit  CLRJOVRF_DFSDM1_FLT2ICR_bit at DFSDM1_FLT2ICR.B2;

sfr unsigned long   volatile DFSDM1_FLT2JCHGR     absolute 0x40016210;
    sbit  JCHG0_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B0;
    sbit  JCHG1_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B1;
    sbit  JCHG2_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B2;
    sbit  JCHG3_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B3;
    sbit  JCHG4_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B4;
    sbit  JCHG5_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B5;
    sbit  JCHG6_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B6;
    sbit  JCHG7_DFSDM1_FLT2JCHGR_bit at DFSDM1_FLT2JCHGR.B7;

sfr unsigned long   volatile DFSDM1_FLT2FCR       absolute 0x40016214;
    sbit  FORD0_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B29;
    sbit  FORD1_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B30;
    sbit  FORD2_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B31;
    sbit  FOSR0_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B16;
    sbit  FOSR1_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B17;
    sbit  FOSR2_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B18;
    sbit  FOSR3_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B19;
    sbit  FOSR4_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B20;
    sbit  FOSR5_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B21;
    sbit  FOSR6_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B22;
    sbit  FOSR7_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B23;
    sbit  FOSR8_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B24;
    sbit  FOSR9_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B25;
    sbit  IOSR0_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B0;
    sbit  IOSR1_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B1;
    sbit  IOSR2_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B2;
    sbit  IOSR3_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B3;
    sbit  IOSR4_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B4;
    sbit  IOSR5_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B5;
    sbit  IOSR6_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B6;
    sbit  IOSR7_DFSDM1_FLT2FCR_bit at DFSDM1_FLT2FCR.B7;

sfr unsigned long   volatile DFSDM1_FLT2JDATAR    absolute 0x40016218;
    sbit  JDATA0_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B8;
    sbit  JDATA1_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B9;
    sbit  JDATA2_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B10;
    sbit  JDATA3_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B11;
    sbit  JDATA4_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B12;
    sbit  JDATA5_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B13;
    sbit  JDATA6_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B14;
    sbit  JDATA7_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B15;
    sbit  JDATA8_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B16;
    sbit  JDATA9_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B17;
    sbit  JDATA10_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B18;
    sbit  JDATA11_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B19;
    sbit  JDATA12_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B20;
    sbit  JDATA13_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B21;
    sbit  JDATA14_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B22;
    sbit  JDATA15_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B23;
    sbit  JDATA16_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B24;
    sbit  JDATA17_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B25;
    sbit  JDATA18_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B26;
    sbit  JDATA19_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B27;
    sbit  JDATA20_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B28;
    sbit  JDATA21_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B29;
    sbit  JDATA22_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B30;
    sbit  JDATA23_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B31;
    sbit  JDATACH0_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B0;
    sbit  JDATACH1_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B1;
    sbit  JDATACH2_DFSDM1_FLT2JDATAR_bit at DFSDM1_FLT2JDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT2RDATAR    absolute 0x4001621C;
    sbit  RDATA0_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B8;
    sbit  RDATA1_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B9;
    sbit  RDATA2_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B10;
    sbit  RDATA3_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B11;
    sbit  RDATA4_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B12;
    sbit  RDATA5_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B13;
    sbit  RDATA6_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B14;
    sbit  RDATA7_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B15;
    sbit  RDATA8_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B16;
    sbit  RDATA9_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B17;
    sbit  RDATA10_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B18;
    sbit  RDATA11_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B19;
    sbit  RDATA12_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B20;
    sbit  RDATA13_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B21;
    sbit  RDATA14_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B22;
    sbit  RDATA15_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B23;
    sbit  RDATA16_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B24;
    sbit  RDATA17_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B25;
    sbit  RDATA18_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B26;
    sbit  RDATA19_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B27;
    sbit  RDATA20_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B28;
    sbit  RDATA21_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B29;
    sbit  RDATA22_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B30;
    sbit  RDATA23_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B31;
    sbit  RPEND_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B4;
    sbit  RDATACH0_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B0;
    sbit  RDATACH1_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B1;
    sbit  RDATACH2_DFSDM1_FLT2RDATAR_bit at DFSDM1_FLT2RDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT2AWHTR     absolute 0x40016220;
    sbit  AWHT0_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B8;
    sbit  AWHT1_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B9;
    sbit  AWHT2_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B10;
    sbit  AWHT3_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B11;
    sbit  AWHT4_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B12;
    sbit  AWHT5_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B13;
    sbit  AWHT6_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B14;
    sbit  AWHT7_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B15;
    sbit  AWHT8_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B16;
    sbit  AWHT9_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B17;
    sbit  AWHT10_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B18;
    sbit  AWHT11_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B19;
    sbit  AWHT12_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B20;
    sbit  AWHT13_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B21;
    sbit  AWHT14_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B22;
    sbit  AWHT15_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B23;
    sbit  AWHT16_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B24;
    sbit  AWHT17_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B25;
    sbit  AWHT18_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B26;
    sbit  AWHT19_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B27;
    sbit  AWHT20_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B28;
    sbit  AWHT21_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B29;
    sbit  AWHT22_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B30;
    sbit  AWHT23_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B31;
    sbit  BKAWH0_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B0;
    sbit  BKAWH1_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B1;
    sbit  BKAWH2_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B2;
    sbit  BKAWH3_DFSDM1_FLT2AWHTR_bit at DFSDM1_FLT2AWHTR.B3;

sfr unsigned long   volatile DFSDM1_FLT2AWLTR     absolute 0x40016224;
    sbit  AWLT0_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B8;
    sbit  AWLT1_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B9;
    sbit  AWLT2_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B10;
    sbit  AWLT3_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B11;
    sbit  AWLT4_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B12;
    sbit  AWLT5_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B13;
    sbit  AWLT6_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B14;
    sbit  AWLT7_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B15;
    sbit  AWLT8_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B16;
    sbit  AWLT9_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B17;
    sbit  AWLT10_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B18;
    sbit  AWLT11_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B19;
    sbit  AWLT12_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B20;
    sbit  AWLT13_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B21;
    sbit  AWLT14_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B22;
    sbit  AWLT15_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B23;
    sbit  AWLT16_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B24;
    sbit  AWLT17_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B25;
    sbit  AWLT18_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B26;
    sbit  AWLT19_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B27;
    sbit  AWLT20_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B28;
    sbit  AWLT21_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B29;
    sbit  AWLT22_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B30;
    sbit  AWLT23_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B31;
    sbit  BKAWL0_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B0;
    sbit  BKAWL1_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B1;
    sbit  BKAWL2_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B2;
    sbit  BKAWL3_DFSDM1_FLT2AWLTR_bit at DFSDM1_FLT2AWLTR.B3;

sfr unsigned long   volatile DFSDM1_FLT2AWSR      absolute 0x40016228;
    sbit  AWHTF0_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B8;
    sbit  AWHTF1_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B9;
    sbit  AWHTF2_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B10;
    sbit  AWHTF3_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B11;
    sbit  AWHTF4_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B12;
    sbit  AWHTF5_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B13;
    sbit  AWHTF6_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B14;
    sbit  AWHTF7_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B15;
    sbit  AWLTF0_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B0;
    sbit  AWLTF1_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B1;
    sbit  AWLTF2_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B2;
    sbit  AWLTF3_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B3;
    sbit  AWLTF4_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B4;
    sbit  AWLTF5_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B5;
    sbit  AWLTF6_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B6;
    sbit  AWLTF7_DFSDM1_FLT2AWSR_bit at DFSDM1_FLT2AWSR.B7;

sfr unsigned long   volatile DFSDM1_FLT2AWCFR     absolute 0x4001622C;
    sbit  CLRAWHTF0_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM1_FLT2AWCFR_bit at DFSDM1_FLT2AWCFR.B7;

sfr unsigned long   volatile DFSDM1_FLT2EXMAX     absolute 0x40016230;
    sbit  EXMAX0_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B8;
    sbit  EXMAX1_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B9;
    sbit  EXMAX2_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B10;
    sbit  EXMAX3_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B11;
    sbit  EXMAX4_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B12;
    sbit  EXMAX5_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B13;
    sbit  EXMAX6_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B14;
    sbit  EXMAX7_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B15;
    sbit  EXMAX8_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B16;
    sbit  EXMAX9_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B17;
    sbit  EXMAX10_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B18;
    sbit  EXMAX11_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B19;
    sbit  EXMAX12_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B20;
    sbit  EXMAX13_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B21;
    sbit  EXMAX14_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B22;
    sbit  EXMAX15_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B23;
    sbit  EXMAX16_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B24;
    sbit  EXMAX17_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B25;
    sbit  EXMAX18_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B26;
    sbit  EXMAX19_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B27;
    sbit  EXMAX20_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B28;
    sbit  EXMAX21_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B29;
    sbit  EXMAX22_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B30;
    sbit  EXMAX23_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B31;
    sbit  EXMAXCH0_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B0;
    sbit  EXMAXCH1_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B1;
    sbit  EXMAXCH2_DFSDM1_FLT2EXMAX_bit at DFSDM1_FLT2EXMAX.B2;

sfr unsigned long   volatile DFSDM1_FLT2EXMIN     absolute 0x40016234;
    sbit  EXMIN0_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B8;
    sbit  EXMIN1_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B9;
    sbit  EXMIN2_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B10;
    sbit  EXMIN3_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B11;
    sbit  EXMIN4_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B12;
    sbit  EXMIN5_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B13;
    sbit  EXMIN6_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B14;
    sbit  EXMIN7_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B15;
    sbit  EXMIN8_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B16;
    sbit  EXMIN9_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B17;
    sbit  EXMIN10_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B18;
    sbit  EXMIN11_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B19;
    sbit  EXMIN12_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B20;
    sbit  EXMIN13_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B21;
    sbit  EXMIN14_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B22;
    sbit  EXMIN15_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B23;
    sbit  EXMIN16_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B24;
    sbit  EXMIN17_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B25;
    sbit  EXMIN18_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B26;
    sbit  EXMIN19_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B27;
    sbit  EXMIN20_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B28;
    sbit  EXMIN21_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B29;
    sbit  EXMIN22_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B30;
    sbit  EXMIN23_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B31;
    sbit  EXMINCH0_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B0;
    sbit  EXMINCH1_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B1;
    sbit  EXMINCH2_DFSDM1_FLT2EXMIN_bit at DFSDM1_FLT2EXMIN.B2;

sfr unsigned long   volatile DFSDM1_FLT2CNVTIMR   absolute 0x40016238;
    sbit  CNVCNT0_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM1_FLT2CNVTIMR_bit at DFSDM1_FLT2CNVTIMR.B31;

sfr unsigned long   volatile DFSDM1_FLT3CR1       absolute 0x40016280;
    sbit  AWFSEL_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B30;
    sbit  FAST_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B29;
    sbit  RCH0_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B24;
    sbit  RCH1_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B25;
    sbit  RCH2_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B26;
    sbit  RDMAEN_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B21;
    sbit  RSYNC_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B19;
    sbit  RCONT_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B18;
    sbit  RSWSTART_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B17;
    sbit  JEXTEN0_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B13;
    sbit  JEXTEN1_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B14;
    sbit  JEXTSEL0_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B8;
    sbit  JEXTSEL1_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B9;
    sbit  JEXTSEL2_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B10;
    sbit  JDMAEN_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B5;
    sbit  JSCAN_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B4;
    sbit  JSYNC_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B3;
    sbit  JSWSTART_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B1;
    sbit  DFEN_DFSDM1_FLT3CR1_bit at DFSDM1_FLT3CR1.B0;

sfr unsigned long   volatile DFSDM1_FLT3CR2       absolute 0x40016284;
    sbit  AWDCH0_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B16;
    sbit  AWDCH1_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B17;
    sbit  AWDCH2_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B18;
    sbit  AWDCH3_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B19;
    sbit  AWDCH4_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B20;
    sbit  AWDCH5_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B21;
    sbit  AWDCH6_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B22;
    sbit  AWDCH7_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B23;
    sbit  EXCH0_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B8;
    sbit  EXCH1_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B9;
    sbit  EXCH2_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B10;
    sbit  EXCH3_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B11;
    sbit  EXCH4_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B12;
    sbit  EXCH5_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B13;
    sbit  EXCH6_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B14;
    sbit  EXCH7_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B15;
    sbit  CKABIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B6;
    sbit  SCDIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B5;
    sbit  AWDIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B4;
    sbit  ROVRIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B3;
    sbit  JOVRIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B2;
    sbit  REOCIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B1;
    sbit  JEOCIE_DFSDM1_FLT3CR2_bit at DFSDM1_FLT3CR2.B0;

sfr unsigned long   volatile DFSDM1_FLT3ISR       absolute 0x40016288;
    sbit  SCDF0_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B24;
    sbit  SCDF1_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B25;
    sbit  SCDF2_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B26;
    sbit  SCDF3_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B27;
    sbit  SCDF4_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B28;
    sbit  SCDF5_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B29;
    sbit  SCDF6_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B30;
    sbit  SCDF7_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B31;
    sbit  CKABF0_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B16;
    sbit  CKABF1_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B17;
    sbit  CKABF2_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B18;
    sbit  CKABF3_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B19;
    sbit  CKABF4_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B20;
    sbit  CKABF5_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B21;
    sbit  CKABF6_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B22;
    sbit  CKABF7_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B23;
    sbit  RCIP_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B14;
    sbit  JCIP_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B13;
    sbit  AWDF_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B4;
    sbit  ROVRF_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B3;
    sbit  JOVRF_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B2;
    sbit  REOCF_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B1;
    sbit  JEOCF_DFSDM1_FLT3ISR_bit at DFSDM1_FLT3ISR.B0;

sfr unsigned long   volatile DFSDM1_FLT3ICR       absolute 0x4001628C;
    sbit  CLRSCDF0_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B24;
    sbit  CLRSCDF1_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B25;
    sbit  CLRSCDF2_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B26;
    sbit  CLRSCDF3_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B27;
    sbit  CLRSCDF4_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B28;
    sbit  CLRSCDF5_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B29;
    sbit  CLRSCDF6_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B30;
    sbit  CLRSCDF7_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B31;
    sbit  CLRCKABF0_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B16;
    sbit  CLRCKABF1_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B17;
    sbit  CLRCKABF2_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B18;
    sbit  CLRCKABF3_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B19;
    sbit  CLRCKABF4_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B20;
    sbit  CLRCKABF5_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B21;
    sbit  CLRCKABF6_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B22;
    sbit  CLRCKABF7_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B23;
    sbit  CLRROVRF_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B3;
    sbit  CLRJOVRF_DFSDM1_FLT3ICR_bit at DFSDM1_FLT3ICR.B2;

sfr unsigned long   volatile DFSDM1_FLT3JCHGR     absolute 0x40016290;
    sbit  JCHG0_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B0;
    sbit  JCHG1_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B1;
    sbit  JCHG2_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B2;
    sbit  JCHG3_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B3;
    sbit  JCHG4_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B4;
    sbit  JCHG5_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B5;
    sbit  JCHG6_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B6;
    sbit  JCHG7_DFSDM1_FLT3JCHGR_bit at DFSDM1_FLT3JCHGR.B7;

sfr unsigned long   volatile DFSDM1_FLT3FCR       absolute 0x40016294;
    sbit  FORD0_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B29;
    sbit  FORD1_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B30;
    sbit  FORD2_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B31;
    sbit  FOSR0_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B16;
    sbit  FOSR1_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B17;
    sbit  FOSR2_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B18;
    sbit  FOSR3_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B19;
    sbit  FOSR4_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B20;
    sbit  FOSR5_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B21;
    sbit  FOSR6_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B22;
    sbit  FOSR7_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B23;
    sbit  FOSR8_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B24;
    sbit  FOSR9_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B25;
    sbit  IOSR0_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B0;
    sbit  IOSR1_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B1;
    sbit  IOSR2_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B2;
    sbit  IOSR3_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B3;
    sbit  IOSR4_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B4;
    sbit  IOSR5_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B5;
    sbit  IOSR6_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B6;
    sbit  IOSR7_DFSDM1_FLT3FCR_bit at DFSDM1_FLT3FCR.B7;

sfr unsigned long   volatile DFSDM1_FLT3JDATAR    absolute 0x40016298;
    sbit  JDATA0_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B8;
    sbit  JDATA1_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B9;
    sbit  JDATA2_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B10;
    sbit  JDATA3_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B11;
    sbit  JDATA4_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B12;
    sbit  JDATA5_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B13;
    sbit  JDATA6_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B14;
    sbit  JDATA7_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B15;
    sbit  JDATA8_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B16;
    sbit  JDATA9_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B17;
    sbit  JDATA10_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B18;
    sbit  JDATA11_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B19;
    sbit  JDATA12_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B20;
    sbit  JDATA13_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B21;
    sbit  JDATA14_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B22;
    sbit  JDATA15_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B23;
    sbit  JDATA16_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B24;
    sbit  JDATA17_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B25;
    sbit  JDATA18_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B26;
    sbit  JDATA19_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B27;
    sbit  JDATA20_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B28;
    sbit  JDATA21_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B29;
    sbit  JDATA22_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B30;
    sbit  JDATA23_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B31;
    sbit  JDATACH0_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B0;
    sbit  JDATACH1_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B1;
    sbit  JDATACH2_DFSDM1_FLT3JDATAR_bit at DFSDM1_FLT3JDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT3RDATAR    absolute 0x4001629C;
    sbit  RDATA0_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B8;
    sbit  RDATA1_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B9;
    sbit  RDATA2_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B10;
    sbit  RDATA3_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B11;
    sbit  RDATA4_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B12;
    sbit  RDATA5_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B13;
    sbit  RDATA6_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B14;
    sbit  RDATA7_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B15;
    sbit  RDATA8_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B16;
    sbit  RDATA9_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B17;
    sbit  RDATA10_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B18;
    sbit  RDATA11_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B19;
    sbit  RDATA12_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B20;
    sbit  RDATA13_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B21;
    sbit  RDATA14_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B22;
    sbit  RDATA15_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B23;
    sbit  RDATA16_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B24;
    sbit  RDATA17_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B25;
    sbit  RDATA18_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B26;
    sbit  RDATA19_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B27;
    sbit  RDATA20_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B28;
    sbit  RDATA21_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B29;
    sbit  RDATA22_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B30;
    sbit  RDATA23_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B31;
    sbit  RPEND_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B4;
    sbit  RDATACH0_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B0;
    sbit  RDATACH1_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B1;
    sbit  RDATACH2_DFSDM1_FLT3RDATAR_bit at DFSDM1_FLT3RDATAR.B2;

sfr unsigned long   volatile DFSDM1_FLT3AWHTR     absolute 0x400162A0;
    sbit  AWHT0_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B8;
    sbit  AWHT1_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B9;
    sbit  AWHT2_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B10;
    sbit  AWHT3_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B11;
    sbit  AWHT4_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B12;
    sbit  AWHT5_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B13;
    sbit  AWHT6_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B14;
    sbit  AWHT7_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B15;
    sbit  AWHT8_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B16;
    sbit  AWHT9_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B17;
    sbit  AWHT10_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B18;
    sbit  AWHT11_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B19;
    sbit  AWHT12_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B20;
    sbit  AWHT13_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B21;
    sbit  AWHT14_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B22;
    sbit  AWHT15_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B23;
    sbit  AWHT16_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B24;
    sbit  AWHT17_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B25;
    sbit  AWHT18_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B26;
    sbit  AWHT19_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B27;
    sbit  AWHT20_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B28;
    sbit  AWHT21_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B29;
    sbit  AWHT22_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B30;
    sbit  AWHT23_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B31;
    sbit  BKAWH0_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B0;
    sbit  BKAWH1_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B1;
    sbit  BKAWH2_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B2;
    sbit  BKAWH3_DFSDM1_FLT3AWHTR_bit at DFSDM1_FLT3AWHTR.B3;

sfr unsigned long   volatile DFSDM1_FLT3AWLTR     absolute 0x400162A4;
    sbit  AWLT0_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B8;
    sbit  AWLT1_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B9;
    sbit  AWLT2_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B10;
    sbit  AWLT3_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B11;
    sbit  AWLT4_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B12;
    sbit  AWLT5_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B13;
    sbit  AWLT6_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B14;
    sbit  AWLT7_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B15;
    sbit  AWLT8_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B16;
    sbit  AWLT9_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B17;
    sbit  AWLT10_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B18;
    sbit  AWLT11_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B19;
    sbit  AWLT12_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B20;
    sbit  AWLT13_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B21;
    sbit  AWLT14_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B22;
    sbit  AWLT15_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B23;
    sbit  AWLT16_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B24;
    sbit  AWLT17_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B25;
    sbit  AWLT18_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B26;
    sbit  AWLT19_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B27;
    sbit  AWLT20_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B28;
    sbit  AWLT21_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B29;
    sbit  AWLT22_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B30;
    sbit  AWLT23_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B31;
    sbit  BKAWL0_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B0;
    sbit  BKAWL1_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B1;
    sbit  BKAWL2_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B2;
    sbit  BKAWL3_DFSDM1_FLT3AWLTR_bit at DFSDM1_FLT3AWLTR.B3;

sfr unsigned long   volatile DFSDM1_FLT3AWSR      absolute 0x400162A8;
    sbit  AWHTF0_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B8;
    sbit  AWHTF1_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B9;
    sbit  AWHTF2_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B10;
    sbit  AWHTF3_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B11;
    sbit  AWHTF4_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B12;
    sbit  AWHTF5_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B13;
    sbit  AWHTF6_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B14;
    sbit  AWHTF7_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B15;
    sbit  AWLTF0_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B0;
    sbit  AWLTF1_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B1;
    sbit  AWLTF2_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B2;
    sbit  AWLTF3_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B3;
    sbit  AWLTF4_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B4;
    sbit  AWLTF5_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B5;
    sbit  AWLTF6_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B6;
    sbit  AWLTF7_DFSDM1_FLT3AWSR_bit at DFSDM1_FLT3AWSR.B7;

sfr unsigned long   volatile DFSDM1_FLT3AWCFR     absolute 0x400162AC;
    sbit  CLRAWHTF0_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM1_FLT3AWCFR_bit at DFSDM1_FLT3AWCFR.B7;

sfr unsigned long   volatile DFSDM1_FLT3EXMAX     absolute 0x400162B0;
    sbit  EXMAX0_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B8;
    sbit  EXMAX1_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B9;
    sbit  EXMAX2_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B10;
    sbit  EXMAX3_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B11;
    sbit  EXMAX4_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B12;
    sbit  EXMAX5_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B13;
    sbit  EXMAX6_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B14;
    sbit  EXMAX7_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B15;
    sbit  EXMAX8_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B16;
    sbit  EXMAX9_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B17;
    sbit  EXMAX10_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B18;
    sbit  EXMAX11_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B19;
    sbit  EXMAX12_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B20;
    sbit  EXMAX13_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B21;
    sbit  EXMAX14_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B22;
    sbit  EXMAX15_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B23;
    sbit  EXMAX16_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B24;
    sbit  EXMAX17_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B25;
    sbit  EXMAX18_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B26;
    sbit  EXMAX19_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B27;
    sbit  EXMAX20_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B28;
    sbit  EXMAX21_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B29;
    sbit  EXMAX22_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B30;
    sbit  EXMAX23_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B31;
    sbit  EXMAXCH0_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B0;
    sbit  EXMAXCH1_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B1;
    sbit  EXMAXCH2_DFSDM1_FLT3EXMAX_bit at DFSDM1_FLT3EXMAX.B2;

sfr unsigned long   volatile DFSDM1_FLT3EXMIN     absolute 0x400162B4;
    sbit  EXMIN0_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B8;
    sbit  EXMIN1_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B9;
    sbit  EXMIN2_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B10;
    sbit  EXMIN3_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B11;
    sbit  EXMIN4_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B12;
    sbit  EXMIN5_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B13;
    sbit  EXMIN6_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B14;
    sbit  EXMIN7_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B15;
    sbit  EXMIN8_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B16;
    sbit  EXMIN9_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B17;
    sbit  EXMIN10_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B18;
    sbit  EXMIN11_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B19;
    sbit  EXMIN12_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B20;
    sbit  EXMIN13_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B21;
    sbit  EXMIN14_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B22;
    sbit  EXMIN15_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B23;
    sbit  EXMIN16_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B24;
    sbit  EXMIN17_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B25;
    sbit  EXMIN18_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B26;
    sbit  EXMIN19_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B27;
    sbit  EXMIN20_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B28;
    sbit  EXMIN21_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B29;
    sbit  EXMIN22_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B30;
    sbit  EXMIN23_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B31;
    sbit  EXMINCH0_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B0;
    sbit  EXMINCH1_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B1;
    sbit  EXMINCH2_DFSDM1_FLT3EXMIN_bit at DFSDM1_FLT3EXMIN.B2;

sfr unsigned long   volatile DFSDM1_FLT3CNVTIMR   absolute 0x400162B8;
    sbit  CNVCNT0_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM1_FLT3CNVTIMR_bit at DFSDM1_FLT3CNVTIMR.B31;

sfr unsigned long   volatile DFSDM2_CH0CFGR1      absolute 0x40016400;
    sbit  DFSDMEN_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B31;
    sbit  CKOUTSRC_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B30;
    sbit  CKOUTDIV0_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B16;
    sbit  CKOUTDIV1_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B17;
    sbit  CKOUTDIV2_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B18;
    sbit  CKOUTDIV3_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B19;
    sbit  CKOUTDIV4_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B20;
    sbit  CKOUTDIV5_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B21;
    sbit  CKOUTDIV6_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B22;
    sbit  CKOUTDIV7_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B23;
    sbit  DATPACK0_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B8;
    sbit  CHEN_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B3;
    sbit  SITP0_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B0;
    sbit  SITP1_DFSDM2_CH0CFGR1_bit at DFSDM2_CH0CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH0CFGR2      absolute 0x40016404;
    sbit  OFFSET0_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH0CFGR2_bit at DFSDM2_CH0CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH0AWSCDR     absolute 0x40016408;
    sbit  AWFORD0_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH0AWSCDR_bit at DFSDM2_CH0AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH0WDATR      absolute 0x4001640C;
    sbit  WDATA0_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B0;
    sbit  WDATA1_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B1;
    sbit  WDATA2_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B2;
    sbit  WDATA3_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B3;
    sbit  WDATA4_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B4;
    sbit  WDATA5_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B5;
    sbit  WDATA6_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B6;
    sbit  WDATA7_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B7;
    sbit  WDATA8_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B8;
    sbit  WDATA9_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B9;
    sbit  WDATA10_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B10;
    sbit  WDATA11_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B11;
    sbit  WDATA12_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B12;
    sbit  WDATA13_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B13;
    sbit  WDATA14_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B14;
    sbit  WDATA15_DFSDM2_CH0WDATR_bit at DFSDM2_CH0WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH0DATINR     absolute 0x40016410;
    sbit  INDAT10_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B16;
    sbit  INDAT11_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B17;
    sbit  INDAT12_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B18;
    sbit  INDAT13_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B19;
    sbit  INDAT14_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B20;
    sbit  INDAT15_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B21;
    sbit  INDAT16_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B22;
    sbit  INDAT17_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B23;
    sbit  INDAT18_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B24;
    sbit  INDAT19_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B25;
    sbit  INDAT110_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B26;
    sbit  INDAT111_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B27;
    sbit  INDAT112_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B28;
    sbit  INDAT113_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B29;
    sbit  INDAT114_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B30;
    sbit  INDAT115_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B31;
    sbit  INDAT00_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B0;
    sbit  INDAT01_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B1;
    sbit  INDAT02_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B2;
    sbit  INDAT03_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B3;
    sbit  INDAT04_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B4;
    sbit  INDAT05_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B5;
    sbit  INDAT06_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B6;
    sbit  INDAT07_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B7;
    sbit  INDAT08_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B8;
    sbit  INDAT09_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B9;
    sbit  INDAT010_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B10;
    sbit  INDAT011_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B11;
    sbit  INDAT012_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B12;
    sbit  INDAT013_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B13;
    sbit  INDAT014_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B14;
    sbit  INDAT015_DFSDM2_CH0DATINR_bit at DFSDM2_CH0DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH1CFGR1      absolute 0x40016420;
    sbit  DATPACK0_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B8;
    sbit  CHEN_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B3;
    sbit  SITP0_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B0;
    sbit  SITP1_DFSDM2_CH1CFGR1_bit at DFSDM2_CH1CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH1CFGR2      absolute 0x40016424;
    sbit  OFFSET0_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH1CFGR2_bit at DFSDM2_CH1CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH1AWSCDR     absolute 0x40016428;
    sbit  AWFORD0_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH1AWSCDR_bit at DFSDM2_CH1AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH1WDATR      absolute 0x4001642C;
    sbit  WDATA0_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B0;
    sbit  WDATA1_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B1;
    sbit  WDATA2_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B2;
    sbit  WDATA3_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B3;
    sbit  WDATA4_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B4;
    sbit  WDATA5_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B5;
    sbit  WDATA6_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B6;
    sbit  WDATA7_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B7;
    sbit  WDATA8_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B8;
    sbit  WDATA9_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B9;
    sbit  WDATA10_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B10;
    sbit  WDATA11_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B11;
    sbit  WDATA12_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B12;
    sbit  WDATA13_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B13;
    sbit  WDATA14_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B14;
    sbit  WDATA15_DFSDM2_CH1WDATR_bit at DFSDM2_CH1WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH1DATINR     absolute 0x40016430;
    sbit  INDAT10_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B16;
    sbit  INDAT11_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B17;
    sbit  INDAT12_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B18;
    sbit  INDAT13_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B19;
    sbit  INDAT14_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B20;
    sbit  INDAT15_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B21;
    sbit  INDAT16_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B22;
    sbit  INDAT17_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B23;
    sbit  INDAT18_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B24;
    sbit  INDAT19_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B25;
    sbit  INDAT110_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B26;
    sbit  INDAT111_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B27;
    sbit  INDAT112_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B28;
    sbit  INDAT113_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B29;
    sbit  INDAT114_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B30;
    sbit  INDAT115_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B31;
    sbit  INDAT00_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B0;
    sbit  INDAT01_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B1;
    sbit  INDAT02_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B2;
    sbit  INDAT03_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B3;
    sbit  INDAT04_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B4;
    sbit  INDAT05_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B5;
    sbit  INDAT06_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B6;
    sbit  INDAT07_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B7;
    sbit  INDAT08_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B8;
    sbit  INDAT09_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B9;
    sbit  INDAT010_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B10;
    sbit  INDAT011_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B11;
    sbit  INDAT012_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B12;
    sbit  INDAT013_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B13;
    sbit  INDAT014_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B14;
    sbit  INDAT015_DFSDM2_CH1DATINR_bit at DFSDM2_CH1DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH2CFGR1      absolute 0x40016440;
    sbit  DATPACK0_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B8;
    sbit  CHEN_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B3;
    sbit  SITP0_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B0;
    sbit  SITP1_DFSDM2_CH2CFGR1_bit at DFSDM2_CH2CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH2CFGR2      absolute 0x40016444;
    sbit  OFFSET0_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH2CFGR2_bit at DFSDM2_CH2CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH2AWSCDR     absolute 0x40016448;
    sbit  AWFORD0_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH2AWSCDR_bit at DFSDM2_CH2AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH2WDATR      absolute 0x4001644C;
    sbit  WDATA0_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B0;
    sbit  WDATA1_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B1;
    sbit  WDATA2_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B2;
    sbit  WDATA3_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B3;
    sbit  WDATA4_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B4;
    sbit  WDATA5_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B5;
    sbit  WDATA6_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B6;
    sbit  WDATA7_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B7;
    sbit  WDATA8_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B8;
    sbit  WDATA9_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B9;
    sbit  WDATA10_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B10;
    sbit  WDATA11_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B11;
    sbit  WDATA12_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B12;
    sbit  WDATA13_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B13;
    sbit  WDATA14_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B14;
    sbit  WDATA15_DFSDM2_CH2WDATR_bit at DFSDM2_CH2WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH2DATINR     absolute 0x40016450;
    sbit  INDAT10_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B16;
    sbit  INDAT11_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B17;
    sbit  INDAT12_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B18;
    sbit  INDAT13_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B19;
    sbit  INDAT14_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B20;
    sbit  INDAT15_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B21;
    sbit  INDAT16_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B22;
    sbit  INDAT17_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B23;
    sbit  INDAT18_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B24;
    sbit  INDAT19_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B25;
    sbit  INDAT110_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B26;
    sbit  INDAT111_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B27;
    sbit  INDAT112_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B28;
    sbit  INDAT113_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B29;
    sbit  INDAT114_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B30;
    sbit  INDAT115_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B31;
    sbit  INDAT00_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B0;
    sbit  INDAT01_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B1;
    sbit  INDAT02_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B2;
    sbit  INDAT03_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B3;
    sbit  INDAT04_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B4;
    sbit  INDAT05_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B5;
    sbit  INDAT06_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B6;
    sbit  INDAT07_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B7;
    sbit  INDAT08_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B8;
    sbit  INDAT09_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B9;
    sbit  INDAT010_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B10;
    sbit  INDAT011_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B11;
    sbit  INDAT012_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B12;
    sbit  INDAT013_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B13;
    sbit  INDAT014_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B14;
    sbit  INDAT015_DFSDM2_CH2DATINR_bit at DFSDM2_CH2DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH3CFGR1      absolute 0x40016460;
    sbit  DATPACK0_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B8;
    sbit  CHEN_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B3;
    sbit  SITP0_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B0;
    sbit  SITP1_DFSDM2_CH3CFGR1_bit at DFSDM2_CH3CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH3CFGR2      absolute 0x40016464;
    sbit  OFFSET0_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH3CFGR2_bit at DFSDM2_CH3CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH3AWSCDR     absolute 0x40016468;
    sbit  AWFORD0_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH3AWSCDR_bit at DFSDM2_CH3AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH3WDATR      absolute 0x4001646C;
    sbit  WDATA0_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B0;
    sbit  WDATA1_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B1;
    sbit  WDATA2_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B2;
    sbit  WDATA3_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B3;
    sbit  WDATA4_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B4;
    sbit  WDATA5_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B5;
    sbit  WDATA6_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B6;
    sbit  WDATA7_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B7;
    sbit  WDATA8_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B8;
    sbit  WDATA9_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B9;
    sbit  WDATA10_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B10;
    sbit  WDATA11_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B11;
    sbit  WDATA12_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B12;
    sbit  WDATA13_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B13;
    sbit  WDATA14_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B14;
    sbit  WDATA15_DFSDM2_CH3WDATR_bit at DFSDM2_CH3WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH3DATINR     absolute 0x40016470;
    sbit  INDAT10_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B16;
    sbit  INDAT11_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B17;
    sbit  INDAT12_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B18;
    sbit  INDAT13_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B19;
    sbit  INDAT14_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B20;
    sbit  INDAT15_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B21;
    sbit  INDAT16_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B22;
    sbit  INDAT17_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B23;
    sbit  INDAT18_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B24;
    sbit  INDAT19_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B25;
    sbit  INDAT110_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B26;
    sbit  INDAT111_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B27;
    sbit  INDAT112_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B28;
    sbit  INDAT113_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B29;
    sbit  INDAT114_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B30;
    sbit  INDAT115_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B31;
    sbit  INDAT00_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B0;
    sbit  INDAT01_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B1;
    sbit  INDAT02_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B2;
    sbit  INDAT03_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B3;
    sbit  INDAT04_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B4;
    sbit  INDAT05_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B5;
    sbit  INDAT06_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B6;
    sbit  INDAT07_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B7;
    sbit  INDAT08_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B8;
    sbit  INDAT09_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B9;
    sbit  INDAT010_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B10;
    sbit  INDAT011_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B11;
    sbit  INDAT012_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B12;
    sbit  INDAT013_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B13;
    sbit  INDAT014_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B14;
    sbit  INDAT015_DFSDM2_CH3DATINR_bit at DFSDM2_CH3DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH4CFGR1      absolute 0x40016480;
    sbit  DATPACK0_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B8;
    sbit  CHEN_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B3;
    sbit  SITP0_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B0;
    sbit  SITP1_DFSDM2_CH4CFGR1_bit at DFSDM2_CH4CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH4CFGR2      absolute 0x40016484;
    sbit  OFFSET0_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH4CFGR2_bit at DFSDM2_CH4CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH4AWSCDR     absolute 0x40016488;
    sbit  AWFORD0_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH4AWSCDR_bit at DFSDM2_CH4AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH4WDATR      absolute 0x4001648C;
    sbit  WDATA0_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B0;
    sbit  WDATA1_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B1;
    sbit  WDATA2_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B2;
    sbit  WDATA3_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B3;
    sbit  WDATA4_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B4;
    sbit  WDATA5_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B5;
    sbit  WDATA6_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B6;
    sbit  WDATA7_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B7;
    sbit  WDATA8_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B8;
    sbit  WDATA9_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B9;
    sbit  WDATA10_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B10;
    sbit  WDATA11_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B11;
    sbit  WDATA12_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B12;
    sbit  WDATA13_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B13;
    sbit  WDATA14_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B14;
    sbit  WDATA15_DFSDM2_CH4WDATR_bit at DFSDM2_CH4WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH4DATINR     absolute 0x40016490;
    sbit  INDAT10_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B16;
    sbit  INDAT11_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B17;
    sbit  INDAT12_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B18;
    sbit  INDAT13_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B19;
    sbit  INDAT14_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B20;
    sbit  INDAT15_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B21;
    sbit  INDAT16_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B22;
    sbit  INDAT17_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B23;
    sbit  INDAT18_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B24;
    sbit  INDAT19_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B25;
    sbit  INDAT110_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B26;
    sbit  INDAT111_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B27;
    sbit  INDAT112_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B28;
    sbit  INDAT113_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B29;
    sbit  INDAT114_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B30;
    sbit  INDAT115_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B31;
    sbit  INDAT00_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B0;
    sbit  INDAT01_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B1;
    sbit  INDAT02_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B2;
    sbit  INDAT03_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B3;
    sbit  INDAT04_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B4;
    sbit  INDAT05_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B5;
    sbit  INDAT06_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B6;
    sbit  INDAT07_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B7;
    sbit  INDAT08_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B8;
    sbit  INDAT09_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B9;
    sbit  INDAT010_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B10;
    sbit  INDAT011_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B11;
    sbit  INDAT012_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B12;
    sbit  INDAT013_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B13;
    sbit  INDAT014_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B14;
    sbit  INDAT015_DFSDM2_CH4DATINR_bit at DFSDM2_CH4DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH5CFGR1      absolute 0x400164A0;
    sbit  DATPACK0_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B8;
    sbit  CHEN_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B3;
    sbit  SITP0_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B0;
    sbit  SITP1_DFSDM2_CH5CFGR1_bit at DFSDM2_CH5CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH5CFGR2      absolute 0x400164A4;
    sbit  OFFSET0_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH5CFGR2_bit at DFSDM2_CH5CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH5AWSCDR     absolute 0x400164A8;
    sbit  AWFORD0_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH5AWSCDR_bit at DFSDM2_CH5AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH5WDATR      absolute 0x400164AC;
    sbit  WDATA0_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B0;
    sbit  WDATA1_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B1;
    sbit  WDATA2_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B2;
    sbit  WDATA3_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B3;
    sbit  WDATA4_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B4;
    sbit  WDATA5_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B5;
    sbit  WDATA6_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B6;
    sbit  WDATA7_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B7;
    sbit  WDATA8_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B8;
    sbit  WDATA9_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B9;
    sbit  WDATA10_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B10;
    sbit  WDATA11_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B11;
    sbit  WDATA12_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B12;
    sbit  WDATA13_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B13;
    sbit  WDATA14_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B14;
    sbit  WDATA15_DFSDM2_CH5WDATR_bit at DFSDM2_CH5WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH5DATINR     absolute 0x400164B0;
    sbit  INDAT10_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B16;
    sbit  INDAT11_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B17;
    sbit  INDAT12_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B18;
    sbit  INDAT13_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B19;
    sbit  INDAT14_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B20;
    sbit  INDAT15_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B21;
    sbit  INDAT16_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B22;
    sbit  INDAT17_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B23;
    sbit  INDAT18_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B24;
    sbit  INDAT19_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B25;
    sbit  INDAT110_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B26;
    sbit  INDAT111_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B27;
    sbit  INDAT112_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B28;
    sbit  INDAT113_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B29;
    sbit  INDAT114_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B30;
    sbit  INDAT115_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B31;
    sbit  INDAT00_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B0;
    sbit  INDAT01_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B1;
    sbit  INDAT02_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B2;
    sbit  INDAT03_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B3;
    sbit  INDAT04_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B4;
    sbit  INDAT05_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B5;
    sbit  INDAT06_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B6;
    sbit  INDAT07_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B7;
    sbit  INDAT08_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B8;
    sbit  INDAT09_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B9;
    sbit  INDAT010_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B10;
    sbit  INDAT011_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B11;
    sbit  INDAT012_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B12;
    sbit  INDAT013_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B13;
    sbit  INDAT014_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B14;
    sbit  INDAT015_DFSDM2_CH5DATINR_bit at DFSDM2_CH5DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH6CFGR1      absolute 0x400164C0;
    sbit  DATPACK0_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B8;
    sbit  CHEN_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B3;
    sbit  SITP0_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B0;
    sbit  SITP1_DFSDM2_CH6CFGR1_bit at DFSDM2_CH6CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH6CFGR2      absolute 0x400164C4;
    sbit  OFFSET0_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH6CFGR2_bit at DFSDM2_CH6CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH6AWSCDR     absolute 0x400164C8;
    sbit  AWFORD0_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH6AWSCDR_bit at DFSDM2_CH6AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH6WDATR      absolute 0x400164CC;
    sbit  WDATA0_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B0;
    sbit  WDATA1_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B1;
    sbit  WDATA2_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B2;
    sbit  WDATA3_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B3;
    sbit  WDATA4_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B4;
    sbit  WDATA5_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B5;
    sbit  WDATA6_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B6;
    sbit  WDATA7_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B7;
    sbit  WDATA8_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B8;
    sbit  WDATA9_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B9;
    sbit  WDATA10_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B10;
    sbit  WDATA11_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B11;
    sbit  WDATA12_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B12;
    sbit  WDATA13_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B13;
    sbit  WDATA14_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B14;
    sbit  WDATA15_DFSDM2_CH6WDATR_bit at DFSDM2_CH6WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH6DATINR     absolute 0x400164D0;
    sbit  INDAT10_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B16;
    sbit  INDAT11_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B17;
    sbit  INDAT12_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B18;
    sbit  INDAT13_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B19;
    sbit  INDAT14_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B20;
    sbit  INDAT15_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B21;
    sbit  INDAT16_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B22;
    sbit  INDAT17_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B23;
    sbit  INDAT18_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B24;
    sbit  INDAT19_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B25;
    sbit  INDAT110_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B26;
    sbit  INDAT111_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B27;
    sbit  INDAT112_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B28;
    sbit  INDAT113_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B29;
    sbit  INDAT114_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B30;
    sbit  INDAT115_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B31;
    sbit  INDAT00_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B0;
    sbit  INDAT01_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B1;
    sbit  INDAT02_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B2;
    sbit  INDAT03_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B3;
    sbit  INDAT04_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B4;
    sbit  INDAT05_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B5;
    sbit  INDAT06_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B6;
    sbit  INDAT07_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B7;
    sbit  INDAT08_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B8;
    sbit  INDAT09_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B9;
    sbit  INDAT010_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B10;
    sbit  INDAT011_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B11;
    sbit  INDAT012_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B12;
    sbit  INDAT013_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B13;
    sbit  INDAT014_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B14;
    sbit  INDAT015_DFSDM2_CH6DATINR_bit at DFSDM2_CH6DATINR.B15;

sfr unsigned long   volatile DFSDM2_CH7CFGR1      absolute 0x400164E0;
    sbit  DATPACK0_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B14;
    sbit  DATPACK1_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B15;
    sbit  DATMPX0_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B12;
    sbit  DATMPX1_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B13;
    sbit  CHINSEL_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B8;
    sbit  CHEN_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B7;
    sbit  CKABEN_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B6;
    sbit  SCDEN_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B5;
    sbit  SPICKSEL0_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B2;
    sbit  SPICKSEL1_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B3;
    sbit  SITP0_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B0;
    sbit  SITP1_DFSDM2_CH7CFGR1_bit at DFSDM2_CH7CFGR1.B1;

sfr unsigned long   volatile DFSDM2_CH7CFGR2      absolute 0x400164E4;
    sbit  OFFSET0_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B8;
    sbit  OFFSET1_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B9;
    sbit  OFFSET2_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B10;
    sbit  OFFSET3_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B11;
    sbit  OFFSET4_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B12;
    sbit  OFFSET5_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B13;
    sbit  OFFSET6_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B14;
    sbit  OFFSET7_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B15;
    sbit  OFFSET8_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B16;
    sbit  OFFSET9_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B17;
    sbit  OFFSET10_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B18;
    sbit  OFFSET11_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B19;
    sbit  OFFSET12_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B20;
    sbit  OFFSET13_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B21;
    sbit  OFFSET14_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B22;
    sbit  OFFSET15_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B23;
    sbit  OFFSET16_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B24;
    sbit  OFFSET17_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B25;
    sbit  OFFSET18_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B26;
    sbit  OFFSET19_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B27;
    sbit  OFFSET20_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B28;
    sbit  OFFSET21_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B29;
    sbit  OFFSET22_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B30;
    sbit  OFFSET23_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B31;
    sbit  DTRBS0_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B3;
    sbit  DTRBS1_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B4;
    sbit  DTRBS2_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B5;
    sbit  DTRBS3_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B6;
    sbit  DTRBS4_DFSDM2_CH7CFGR2_bit at DFSDM2_CH7CFGR2.B7;

sfr unsigned long   volatile DFSDM2_CH7AWSCDR     absolute 0x400164E8;
    sbit  AWFORD0_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B22;
    sbit  AWFORD1_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B23;
    sbit  AWFOSR0_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B16;
    sbit  AWFOSR1_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B17;
    sbit  AWFOSR2_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B18;
    sbit  AWFOSR3_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B19;
    sbit  AWFOSR4_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B20;
    sbit  BKSCD0_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B12;
    sbit  BKSCD1_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B13;
    sbit  BKSCD2_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B14;
    sbit  BKSCD3_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B15;
    sbit  SCDT0_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B0;
    sbit  SCDT1_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B1;
    sbit  SCDT2_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B2;
    sbit  SCDT3_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B3;
    sbit  SCDT4_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B4;
    sbit  SCDT5_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B5;
    sbit  SCDT6_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B6;
    sbit  SCDT7_DFSDM2_CH7AWSCDR_bit at DFSDM2_CH7AWSCDR.B7;

sfr unsigned long   volatile DFSDM2_CH7WDATR      absolute 0x400164EC;
    sbit  WDATA0_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B0;
    sbit  WDATA1_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B1;
    sbit  WDATA2_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B2;
    sbit  WDATA3_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B3;
    sbit  WDATA4_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B4;
    sbit  WDATA5_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B5;
    sbit  WDATA6_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B6;
    sbit  WDATA7_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B7;
    sbit  WDATA8_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B8;
    sbit  WDATA9_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B9;
    sbit  WDATA10_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B10;
    sbit  WDATA11_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B11;
    sbit  WDATA12_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B12;
    sbit  WDATA13_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B13;
    sbit  WDATA14_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B14;
    sbit  WDATA15_DFSDM2_CH7WDATR_bit at DFSDM2_CH7WDATR.B15;

sfr unsigned long   volatile DFSDM2_CH7DATINR     absolute 0x400164F0;
    sbit  INDAT10_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B16;
    sbit  INDAT11_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B17;
    sbit  INDAT12_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B18;
    sbit  INDAT13_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B19;
    sbit  INDAT14_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B20;
    sbit  INDAT15_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B21;
    sbit  INDAT16_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B22;
    sbit  INDAT17_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B23;
    sbit  INDAT18_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B24;
    sbit  INDAT19_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B25;
    sbit  INDAT110_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B26;
    sbit  INDAT111_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B27;
    sbit  INDAT112_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B28;
    sbit  INDAT113_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B29;
    sbit  INDAT114_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B30;
    sbit  INDAT115_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B31;
    sbit  INDAT00_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B0;
    sbit  INDAT01_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B1;
    sbit  INDAT02_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B2;
    sbit  INDAT03_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B3;
    sbit  INDAT04_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B4;
    sbit  INDAT05_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B5;
    sbit  INDAT06_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B6;
    sbit  INDAT07_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B7;
    sbit  INDAT08_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B8;
    sbit  INDAT09_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B9;
    sbit  INDAT010_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B10;
    sbit  INDAT011_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B11;
    sbit  INDAT012_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B12;
    sbit  INDAT013_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B13;
    sbit  INDAT014_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B14;
    sbit  INDAT015_DFSDM2_CH7DATINR_bit at DFSDM2_CH7DATINR.B15;

sfr unsigned long   volatile DFSDM2_FLT0CR1       absolute 0x40016500;
    sbit  AWFSEL_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B30;
    sbit  FAST_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B29;
    sbit  RCH0_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B24;
    sbit  RCH1_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B25;
    sbit  RCH2_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B26;
    sbit  RDMAEN_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B21;
    sbit  RSYNC_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B19;
    sbit  RCONT_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B18;
    sbit  RSWSTART_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B17;
    sbit  JEXTEN0_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B13;
    sbit  JEXTEN1_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B14;
    sbit  JEXTSEL0_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B8;
    sbit  JEXTSEL1_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B9;
    sbit  JEXTSEL2_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B10;
    sbit  JDMAEN_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B5;
    sbit  JSCAN_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B4;
    sbit  JSYNC_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B3;
    sbit  JSWSTART_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B1;
    sbit  DFEN_DFSDM2_FLT0CR1_bit at DFSDM2_FLT0CR1.B0;

sfr unsigned long   volatile DFSDM2_FLT0CR2       absolute 0x40016504;
    sbit  AWDCH0_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B16;
    sbit  AWDCH1_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B17;
    sbit  AWDCH2_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B18;
    sbit  AWDCH3_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B19;
    sbit  AWDCH4_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B20;
    sbit  AWDCH5_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B21;
    sbit  AWDCH6_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B22;
    sbit  AWDCH7_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B23;
    sbit  EXCH0_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B8;
    sbit  EXCH1_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B9;
    sbit  EXCH2_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B10;
    sbit  EXCH3_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B11;
    sbit  EXCH4_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B12;
    sbit  EXCH5_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B13;
    sbit  EXCH6_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B14;
    sbit  EXCH7_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B15;
    sbit  CKABIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B6;
    sbit  SCDIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B5;
    sbit  AWDIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B4;
    sbit  ROVRIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B3;
    sbit  JOVRIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B2;
    sbit  REOCIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B1;
    sbit  JEOCIE_DFSDM2_FLT0CR2_bit at DFSDM2_FLT0CR2.B0;

sfr unsigned long   volatile DFSDM2_FLT0ISR       absolute 0x40016508;
    sbit  SCDF0_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B24;
    sbit  SCDF1_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B25;
    sbit  SCDF2_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B26;
    sbit  SCDF3_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B27;
    sbit  SCDF4_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B28;
    sbit  SCDF5_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B29;
    sbit  SCDF6_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B30;
    sbit  SCDF7_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B31;
    sbit  CKABF0_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B16;
    sbit  CKABF1_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B17;
    sbit  CKABF2_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B18;
    sbit  CKABF3_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B19;
    sbit  CKABF4_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B20;
    sbit  CKABF5_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B21;
    sbit  CKABF6_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B22;
    sbit  CKABF7_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B23;
    sbit  RCIP_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B14;
    sbit  JCIP_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B13;
    sbit  AWDF_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B4;
    sbit  ROVRF_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B3;
    sbit  JOVRF_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B2;
    sbit  REOCF_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B1;
    sbit  JEOCF_DFSDM2_FLT0ISR_bit at DFSDM2_FLT0ISR.B0;

sfr unsigned long   volatile DFSDM2_FLT0ICR       absolute 0x4001650C;
    sbit  CLRSCDF0_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B24;
    sbit  CLRSCDF1_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B25;
    sbit  CLRSCDF2_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B26;
    sbit  CLRSCDF3_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B27;
    sbit  CLRSCDF4_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B28;
    sbit  CLRSCDF5_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B29;
    sbit  CLRSCDF6_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B30;
    sbit  CLRSCDF7_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B31;
    sbit  CLRCKABF0_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B16;
    sbit  CLRCKABF1_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B17;
    sbit  CLRCKABF2_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B18;
    sbit  CLRCKABF3_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B19;
    sbit  CLRCKABF4_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B20;
    sbit  CLRCKABF5_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B21;
    sbit  CLRCKABF6_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B22;
    sbit  CLRCKABF7_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B23;
    sbit  CLRROVRF_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B3;
    sbit  CLRJOVRF_DFSDM2_FLT0ICR_bit at DFSDM2_FLT0ICR.B2;

sfr unsigned long   volatile DFSDM2_FLT0JCHGR     absolute 0x40016510;
    sbit  JCHG0_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B0;
    sbit  JCHG1_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B1;
    sbit  JCHG2_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B2;
    sbit  JCHG3_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B3;
    sbit  JCHG4_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B4;
    sbit  JCHG5_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B5;
    sbit  JCHG6_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B6;
    sbit  JCHG7_DFSDM2_FLT0JCHGR_bit at DFSDM2_FLT0JCHGR.B7;

sfr unsigned long   volatile DFSDM2_FLT0FCR       absolute 0x40016514;
    sbit  FORD0_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B29;
    sbit  FORD1_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B30;
    sbit  FORD2_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B31;
    sbit  FOSR0_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B16;
    sbit  FOSR1_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B17;
    sbit  FOSR2_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B18;
    sbit  FOSR3_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B19;
    sbit  FOSR4_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B20;
    sbit  FOSR5_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B21;
    sbit  FOSR6_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B22;
    sbit  FOSR7_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B23;
    sbit  FOSR8_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B24;
    sbit  FOSR9_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B25;
    sbit  IOSR0_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B0;
    sbit  IOSR1_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B1;
    sbit  IOSR2_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B2;
    sbit  IOSR3_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B3;
    sbit  IOSR4_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B4;
    sbit  IOSR5_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B5;
    sbit  IOSR6_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B6;
    sbit  IOSR7_DFSDM2_FLT0FCR_bit at DFSDM2_FLT0FCR.B7;

sfr unsigned long   volatile DFSDM2_FLT0JDATAR    absolute 0x40016518;
    sbit  JDATA0_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B8;
    sbit  JDATA1_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B9;
    sbit  JDATA2_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B10;
    sbit  JDATA3_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B11;
    sbit  JDATA4_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B12;
    sbit  JDATA5_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B13;
    sbit  JDATA6_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B14;
    sbit  JDATA7_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B15;
    sbit  JDATA8_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B16;
    sbit  JDATA9_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B17;
    sbit  JDATA10_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B18;
    sbit  JDATA11_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B19;
    sbit  JDATA12_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B20;
    sbit  JDATA13_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B21;
    sbit  JDATA14_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B22;
    sbit  JDATA15_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B23;
    sbit  JDATA16_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B24;
    sbit  JDATA17_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B25;
    sbit  JDATA18_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B26;
    sbit  JDATA19_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B27;
    sbit  JDATA20_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B28;
    sbit  JDATA21_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B29;
    sbit  JDATA22_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B30;
    sbit  JDATA23_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B31;
    sbit  JDATACH0_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B0;
    sbit  JDATACH1_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B1;
    sbit  JDATACH2_DFSDM2_FLT0JDATAR_bit at DFSDM2_FLT0JDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT0RDATAR    absolute 0x4001651C;
    sbit  RDATA0_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B8;
    sbit  RDATA1_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B9;
    sbit  RDATA2_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B10;
    sbit  RDATA3_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B11;
    sbit  RDATA4_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B12;
    sbit  RDATA5_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B13;
    sbit  RDATA6_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B14;
    sbit  RDATA7_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B15;
    sbit  RDATA8_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B16;
    sbit  RDATA9_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B17;
    sbit  RDATA10_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B18;
    sbit  RDATA11_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B19;
    sbit  RDATA12_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B20;
    sbit  RDATA13_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B21;
    sbit  RDATA14_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B22;
    sbit  RDATA15_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B23;
    sbit  RDATA16_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B24;
    sbit  RDATA17_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B25;
    sbit  RDATA18_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B26;
    sbit  RDATA19_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B27;
    sbit  RDATA20_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B28;
    sbit  RDATA21_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B29;
    sbit  RDATA22_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B30;
    sbit  RDATA23_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B31;
    sbit  RPEND_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B4;
    sbit  RDATACH0_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B0;
    sbit  RDATACH1_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B1;
    sbit  RDATACH2_DFSDM2_FLT0RDATAR_bit at DFSDM2_FLT0RDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT0AWHTR     absolute 0x40016520;
    sbit  AWHT0_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B8;
    sbit  AWHT1_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B9;
    sbit  AWHT2_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B10;
    sbit  AWHT3_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B11;
    sbit  AWHT4_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B12;
    sbit  AWHT5_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B13;
    sbit  AWHT6_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B14;
    sbit  AWHT7_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B15;
    sbit  AWHT8_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B16;
    sbit  AWHT9_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B17;
    sbit  AWHT10_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B18;
    sbit  AWHT11_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B19;
    sbit  AWHT12_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B20;
    sbit  AWHT13_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B21;
    sbit  AWHT14_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B22;
    sbit  AWHT15_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B23;
    sbit  AWHT16_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B24;
    sbit  AWHT17_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B25;
    sbit  AWHT18_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B26;
    sbit  AWHT19_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B27;
    sbit  AWHT20_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B28;
    sbit  AWHT21_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B29;
    sbit  AWHT22_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B30;
    sbit  AWHT23_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B31;
    sbit  BKAWH0_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B0;
    sbit  BKAWH1_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B1;
    sbit  BKAWH2_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B2;
    sbit  BKAWH3_DFSDM2_FLT0AWHTR_bit at DFSDM2_FLT0AWHTR.B3;

sfr unsigned long   volatile DFSDM2_FLT0AWLTR     absolute 0x40016524;
    sbit  AWLT0_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B8;
    sbit  AWLT1_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B9;
    sbit  AWLT2_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B10;
    sbit  AWLT3_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B11;
    sbit  AWLT4_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B12;
    sbit  AWLT5_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B13;
    sbit  AWLT6_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B14;
    sbit  AWLT7_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B15;
    sbit  AWLT8_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B16;
    sbit  AWLT9_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B17;
    sbit  AWLT10_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B18;
    sbit  AWLT11_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B19;
    sbit  AWLT12_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B20;
    sbit  AWLT13_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B21;
    sbit  AWLT14_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B22;
    sbit  AWLT15_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B23;
    sbit  AWLT16_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B24;
    sbit  AWLT17_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B25;
    sbit  AWLT18_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B26;
    sbit  AWLT19_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B27;
    sbit  AWLT20_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B28;
    sbit  AWLT21_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B29;
    sbit  AWLT22_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B30;
    sbit  AWLT23_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B31;
    sbit  BKAWL0_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B0;
    sbit  BKAWL1_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B1;
    sbit  BKAWL2_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B2;
    sbit  BKAWL3_DFSDM2_FLT0AWLTR_bit at DFSDM2_FLT0AWLTR.B3;

sfr unsigned long   volatile DFSDM2_FLT0AWSR      absolute 0x40016528;
    sbit  AWHTF0_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B8;
    sbit  AWHTF1_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B9;
    sbit  AWHTF2_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B10;
    sbit  AWHTF3_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B11;
    sbit  AWHTF4_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B12;
    sbit  AWHTF5_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B13;
    sbit  AWHTF6_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B14;
    sbit  AWHTF7_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B15;
    sbit  AWLTF0_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B0;
    sbit  AWLTF1_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B1;
    sbit  AWLTF2_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B2;
    sbit  AWLTF3_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B3;
    sbit  AWLTF4_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B4;
    sbit  AWLTF5_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B5;
    sbit  AWLTF6_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B6;
    sbit  AWLTF7_DFSDM2_FLT0AWSR_bit at DFSDM2_FLT0AWSR.B7;

sfr unsigned long   volatile DFSDM2_FLT0AWCFR     absolute 0x4001652C;
    sbit  CLRAWHTF0_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM2_FLT0AWCFR_bit at DFSDM2_FLT0AWCFR.B7;

sfr unsigned long   volatile DFSDM2_FLT0EXMAX     absolute 0x40016530;
    sbit  EXMAX0_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B8;
    sbit  EXMAX1_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B9;
    sbit  EXMAX2_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B10;
    sbit  EXMAX3_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B11;
    sbit  EXMAX4_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B12;
    sbit  EXMAX5_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B13;
    sbit  EXMAX6_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B14;
    sbit  EXMAX7_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B15;
    sbit  EXMAX8_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B16;
    sbit  EXMAX9_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B17;
    sbit  EXMAX10_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B18;
    sbit  EXMAX11_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B19;
    sbit  EXMAX12_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B20;
    sbit  EXMAX13_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B21;
    sbit  EXMAX14_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B22;
    sbit  EXMAX15_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B23;
    sbit  EXMAX16_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B24;
    sbit  EXMAX17_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B25;
    sbit  EXMAX18_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B26;
    sbit  EXMAX19_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B27;
    sbit  EXMAX20_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B28;
    sbit  EXMAX21_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B29;
    sbit  EXMAX22_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B30;
    sbit  EXMAX23_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B31;
    sbit  EXMAXCH0_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B0;
    sbit  EXMAXCH1_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B1;
    sbit  EXMAXCH2_DFSDM2_FLT0EXMAX_bit at DFSDM2_FLT0EXMAX.B2;

sfr unsigned long   volatile DFSDM2_FLT0EXMIN     absolute 0x40016534;
    sbit  EXMIN0_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B8;
    sbit  EXMIN1_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B9;
    sbit  EXMIN2_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B10;
    sbit  EXMIN3_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B11;
    sbit  EXMIN4_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B12;
    sbit  EXMIN5_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B13;
    sbit  EXMIN6_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B14;
    sbit  EXMIN7_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B15;
    sbit  EXMIN8_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B16;
    sbit  EXMIN9_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B17;
    sbit  EXMIN10_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B18;
    sbit  EXMIN11_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B19;
    sbit  EXMIN12_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B20;
    sbit  EXMIN13_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B21;
    sbit  EXMIN14_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B22;
    sbit  EXMIN15_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B23;
    sbit  EXMIN16_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B24;
    sbit  EXMIN17_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B25;
    sbit  EXMIN18_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B26;
    sbit  EXMIN19_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B27;
    sbit  EXMIN20_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B28;
    sbit  EXMIN21_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B29;
    sbit  EXMIN22_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B30;
    sbit  EXMIN23_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B31;
    sbit  EXMINCH0_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B0;
    sbit  EXMINCH1_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B1;
    sbit  EXMINCH2_DFSDM2_FLT0EXMIN_bit at DFSDM2_FLT0EXMIN.B2;

sfr unsigned long   volatile DFSDM2_FLT0CNVTIMR   absolute 0x40016538;
    sbit  CNVCNT0_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM2_FLT0CNVTIMR_bit at DFSDM2_FLT0CNVTIMR.B31;

sfr unsigned long   volatile DFSDM2_FLT1CR1       absolute 0x40016580;
    sbit  AWFSEL_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B30;
    sbit  FAST_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B29;
    sbit  RCH0_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B24;
    sbit  RCH1_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B25;
    sbit  RCH2_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B26;
    sbit  RDMAEN_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B21;
    sbit  RSYNC_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B19;
    sbit  RCONT_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B18;
    sbit  RSWSTART_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B17;
    sbit  JEXTEN0_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B13;
    sbit  JEXTEN1_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B14;
    sbit  JEXTSEL0_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B8;
    sbit  JEXTSEL1_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B9;
    sbit  JEXTSEL2_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B10;
    sbit  JDMAEN_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B5;
    sbit  JSCAN_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B4;
    sbit  JSYNC_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B3;
    sbit  JSWSTART_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B1;
    sbit  DFEN_DFSDM2_FLT1CR1_bit at DFSDM2_FLT1CR1.B0;

sfr unsigned long   volatile DFSDM2_FLT1CR2       absolute 0x40016584;
    sbit  AWDCH0_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B16;
    sbit  AWDCH1_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B17;
    sbit  AWDCH2_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B18;
    sbit  AWDCH3_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B19;
    sbit  AWDCH4_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B20;
    sbit  AWDCH5_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B21;
    sbit  AWDCH6_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B22;
    sbit  AWDCH7_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B23;
    sbit  EXCH0_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B8;
    sbit  EXCH1_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B9;
    sbit  EXCH2_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B10;
    sbit  EXCH3_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B11;
    sbit  EXCH4_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B12;
    sbit  EXCH5_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B13;
    sbit  EXCH6_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B14;
    sbit  EXCH7_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B15;
    sbit  CKABIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B6;
    sbit  SCDIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B5;
    sbit  AWDIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B4;
    sbit  ROVRIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B3;
    sbit  JOVRIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B2;
    sbit  REOCIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B1;
    sbit  JEOCIE_DFSDM2_FLT1CR2_bit at DFSDM2_FLT1CR2.B0;

sfr unsigned long   volatile DFSDM2_FLT1ISR       absolute 0x40016588;
    sbit  SCDF0_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B24;
    sbit  SCDF1_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B25;
    sbit  SCDF2_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B26;
    sbit  SCDF3_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B27;
    sbit  SCDF4_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B28;
    sbit  SCDF5_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B29;
    sbit  SCDF6_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B30;
    sbit  SCDF7_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B31;
    sbit  CKABF0_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B16;
    sbit  CKABF1_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B17;
    sbit  CKABF2_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B18;
    sbit  CKABF3_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B19;
    sbit  CKABF4_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B20;
    sbit  CKABF5_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B21;
    sbit  CKABF6_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B22;
    sbit  CKABF7_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B23;
    sbit  RCIP_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B14;
    sbit  JCIP_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B13;
    sbit  AWDF_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B4;
    sbit  ROVRF_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B3;
    sbit  JOVRF_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B2;
    sbit  REOCF_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B1;
    sbit  JEOCF_DFSDM2_FLT1ISR_bit at DFSDM2_FLT1ISR.B0;

sfr unsigned long   volatile DFSDM2_FLT1ICR       absolute 0x4001658C;
    sbit  CLRSCDF0_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B24;
    sbit  CLRSCDF1_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B25;
    sbit  CLRSCDF2_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B26;
    sbit  CLRSCDF3_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B27;
    sbit  CLRSCDF4_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B28;
    sbit  CLRSCDF5_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B29;
    sbit  CLRSCDF6_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B30;
    sbit  CLRSCDF7_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B31;
    sbit  CLRCKABF0_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B16;
    sbit  CLRCKABF1_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B17;
    sbit  CLRCKABF2_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B18;
    sbit  CLRCKABF3_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B19;
    sbit  CLRCKABF4_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B20;
    sbit  CLRCKABF5_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B21;
    sbit  CLRCKABF6_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B22;
    sbit  CLRCKABF7_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B23;
    sbit  CLRROVRF_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B3;
    sbit  CLRJOVRF_DFSDM2_FLT1ICR_bit at DFSDM2_FLT1ICR.B2;

sfr unsigned long   volatile DFSDM2_FLT1JCHGR     absolute 0x40016590;
    sbit  JCHG0_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B0;
    sbit  JCHG1_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B1;
    sbit  JCHG2_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B2;
    sbit  JCHG3_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B3;
    sbit  JCHG4_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B4;
    sbit  JCHG5_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B5;
    sbit  JCHG6_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B6;
    sbit  JCHG7_DFSDM2_FLT1JCHGR_bit at DFSDM2_FLT1JCHGR.B7;

sfr unsigned long   volatile DFSDM2_FLT1FCR       absolute 0x40016594;
    sbit  FORD0_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B29;
    sbit  FORD1_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B30;
    sbit  FORD2_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B31;
    sbit  FOSR0_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B16;
    sbit  FOSR1_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B17;
    sbit  FOSR2_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B18;
    sbit  FOSR3_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B19;
    sbit  FOSR4_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B20;
    sbit  FOSR5_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B21;
    sbit  FOSR6_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B22;
    sbit  FOSR7_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B23;
    sbit  FOSR8_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B24;
    sbit  FOSR9_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B25;
    sbit  IOSR0_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B0;
    sbit  IOSR1_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B1;
    sbit  IOSR2_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B2;
    sbit  IOSR3_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B3;
    sbit  IOSR4_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B4;
    sbit  IOSR5_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B5;
    sbit  IOSR6_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B6;
    sbit  IOSR7_DFSDM2_FLT1FCR_bit at DFSDM2_FLT1FCR.B7;

sfr unsigned long   volatile DFSDM2_FLT1JDATAR    absolute 0x40016598;
    sbit  JDATA0_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B8;
    sbit  JDATA1_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B9;
    sbit  JDATA2_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B10;
    sbit  JDATA3_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B11;
    sbit  JDATA4_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B12;
    sbit  JDATA5_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B13;
    sbit  JDATA6_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B14;
    sbit  JDATA7_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B15;
    sbit  JDATA8_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B16;
    sbit  JDATA9_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B17;
    sbit  JDATA10_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B18;
    sbit  JDATA11_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B19;
    sbit  JDATA12_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B20;
    sbit  JDATA13_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B21;
    sbit  JDATA14_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B22;
    sbit  JDATA15_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B23;
    sbit  JDATA16_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B24;
    sbit  JDATA17_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B25;
    sbit  JDATA18_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B26;
    sbit  JDATA19_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B27;
    sbit  JDATA20_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B28;
    sbit  JDATA21_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B29;
    sbit  JDATA22_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B30;
    sbit  JDATA23_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B31;
    sbit  JDATACH0_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B0;
    sbit  JDATACH1_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B1;
    sbit  JDATACH2_DFSDM2_FLT1JDATAR_bit at DFSDM2_FLT1JDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT1RDATAR    absolute 0x4001659C;
    sbit  RDATA0_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B8;
    sbit  RDATA1_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B9;
    sbit  RDATA2_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B10;
    sbit  RDATA3_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B11;
    sbit  RDATA4_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B12;
    sbit  RDATA5_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B13;
    sbit  RDATA6_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B14;
    sbit  RDATA7_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B15;
    sbit  RDATA8_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B16;
    sbit  RDATA9_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B17;
    sbit  RDATA10_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B18;
    sbit  RDATA11_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B19;
    sbit  RDATA12_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B20;
    sbit  RDATA13_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B21;
    sbit  RDATA14_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B22;
    sbit  RDATA15_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B23;
    sbit  RDATA16_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B24;
    sbit  RDATA17_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B25;
    sbit  RDATA18_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B26;
    sbit  RDATA19_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B27;
    sbit  RDATA20_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B28;
    sbit  RDATA21_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B29;
    sbit  RDATA22_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B30;
    sbit  RDATA23_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B31;
    sbit  RPEND_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B4;
    sbit  RDATACH0_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B0;
    sbit  RDATACH1_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B1;
    sbit  RDATACH2_DFSDM2_FLT1RDATAR_bit at DFSDM2_FLT1RDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT1AWHTR     absolute 0x400165A0;
    sbit  AWHT0_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B8;
    sbit  AWHT1_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B9;
    sbit  AWHT2_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B10;
    sbit  AWHT3_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B11;
    sbit  AWHT4_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B12;
    sbit  AWHT5_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B13;
    sbit  AWHT6_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B14;
    sbit  AWHT7_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B15;
    sbit  AWHT8_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B16;
    sbit  AWHT9_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B17;
    sbit  AWHT10_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B18;
    sbit  AWHT11_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B19;
    sbit  AWHT12_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B20;
    sbit  AWHT13_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B21;
    sbit  AWHT14_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B22;
    sbit  AWHT15_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B23;
    sbit  AWHT16_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B24;
    sbit  AWHT17_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B25;
    sbit  AWHT18_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B26;
    sbit  AWHT19_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B27;
    sbit  AWHT20_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B28;
    sbit  AWHT21_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B29;
    sbit  AWHT22_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B30;
    sbit  AWHT23_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B31;
    sbit  BKAWH0_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B0;
    sbit  BKAWH1_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B1;
    sbit  BKAWH2_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B2;
    sbit  BKAWH3_DFSDM2_FLT1AWHTR_bit at DFSDM2_FLT1AWHTR.B3;

sfr unsigned long   volatile DFSDM2_FLT1AWLTR     absolute 0x400165A4;
    sbit  AWLT0_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B8;
    sbit  AWLT1_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B9;
    sbit  AWLT2_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B10;
    sbit  AWLT3_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B11;
    sbit  AWLT4_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B12;
    sbit  AWLT5_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B13;
    sbit  AWLT6_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B14;
    sbit  AWLT7_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B15;
    sbit  AWLT8_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B16;
    sbit  AWLT9_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B17;
    sbit  AWLT10_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B18;
    sbit  AWLT11_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B19;
    sbit  AWLT12_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B20;
    sbit  AWLT13_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B21;
    sbit  AWLT14_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B22;
    sbit  AWLT15_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B23;
    sbit  AWLT16_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B24;
    sbit  AWLT17_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B25;
    sbit  AWLT18_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B26;
    sbit  AWLT19_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B27;
    sbit  AWLT20_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B28;
    sbit  AWLT21_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B29;
    sbit  AWLT22_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B30;
    sbit  AWLT23_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B31;
    sbit  BKAWL0_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B0;
    sbit  BKAWL1_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B1;
    sbit  BKAWL2_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B2;
    sbit  BKAWL3_DFSDM2_FLT1AWLTR_bit at DFSDM2_FLT1AWLTR.B3;

sfr unsigned long   volatile DFSDM2_FLT1AWSR      absolute 0x400165A8;
    sbit  AWHTF0_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B8;
    sbit  AWHTF1_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B9;
    sbit  AWHTF2_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B10;
    sbit  AWHTF3_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B11;
    sbit  AWHTF4_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B12;
    sbit  AWHTF5_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B13;
    sbit  AWHTF6_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B14;
    sbit  AWHTF7_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B15;
    sbit  AWLTF0_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B0;
    sbit  AWLTF1_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B1;
    sbit  AWLTF2_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B2;
    sbit  AWLTF3_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B3;
    sbit  AWLTF4_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B4;
    sbit  AWLTF5_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B5;
    sbit  AWLTF6_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B6;
    sbit  AWLTF7_DFSDM2_FLT1AWSR_bit at DFSDM2_FLT1AWSR.B7;

sfr unsigned long   volatile DFSDM2_FLT1AWCFR     absolute 0x400165AC;
    sbit  CLRAWHTF0_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM2_FLT1AWCFR_bit at DFSDM2_FLT1AWCFR.B7;

sfr unsigned long   volatile DFSDM2_FLT1EXMAX     absolute 0x400165B0;
    sbit  EXMAX0_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B8;
    sbit  EXMAX1_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B9;
    sbit  EXMAX2_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B10;
    sbit  EXMAX3_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B11;
    sbit  EXMAX4_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B12;
    sbit  EXMAX5_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B13;
    sbit  EXMAX6_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B14;
    sbit  EXMAX7_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B15;
    sbit  EXMAX8_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B16;
    sbit  EXMAX9_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B17;
    sbit  EXMAX10_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B18;
    sbit  EXMAX11_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B19;
    sbit  EXMAX12_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B20;
    sbit  EXMAX13_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B21;
    sbit  EXMAX14_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B22;
    sbit  EXMAX15_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B23;
    sbit  EXMAX16_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B24;
    sbit  EXMAX17_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B25;
    sbit  EXMAX18_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B26;
    sbit  EXMAX19_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B27;
    sbit  EXMAX20_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B28;
    sbit  EXMAX21_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B29;
    sbit  EXMAX22_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B30;
    sbit  EXMAX23_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B31;
    sbit  EXMAXCH0_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B0;
    sbit  EXMAXCH1_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B1;
    sbit  EXMAXCH2_DFSDM2_FLT1EXMAX_bit at DFSDM2_FLT1EXMAX.B2;

sfr unsigned long   volatile DFSDM2_FLT1EXMIN     absolute 0x400165B4;
    sbit  EXMIN0_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B8;
    sbit  EXMIN1_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B9;
    sbit  EXMIN2_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B10;
    sbit  EXMIN3_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B11;
    sbit  EXMIN4_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B12;
    sbit  EXMIN5_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B13;
    sbit  EXMIN6_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B14;
    sbit  EXMIN7_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B15;
    sbit  EXMIN8_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B16;
    sbit  EXMIN9_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B17;
    sbit  EXMIN10_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B18;
    sbit  EXMIN11_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B19;
    sbit  EXMIN12_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B20;
    sbit  EXMIN13_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B21;
    sbit  EXMIN14_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B22;
    sbit  EXMIN15_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B23;
    sbit  EXMIN16_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B24;
    sbit  EXMIN17_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B25;
    sbit  EXMIN18_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B26;
    sbit  EXMIN19_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B27;
    sbit  EXMIN20_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B28;
    sbit  EXMIN21_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B29;
    sbit  EXMIN22_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B30;
    sbit  EXMIN23_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B31;
    sbit  EXMINCH0_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B0;
    sbit  EXMINCH1_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B1;
    sbit  EXMINCH2_DFSDM2_FLT1EXMIN_bit at DFSDM2_FLT1EXMIN.B2;

sfr unsigned long   volatile DFSDM2_FLT1CNVTIMR   absolute 0x400165B8;
    sbit  CNVCNT0_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM2_FLT1CNVTIMR_bit at DFSDM2_FLT1CNVTIMR.B31;

sfr unsigned long   volatile DFSDM2_FLT2CR1       absolute 0x40016600;
    sbit  AWFSEL_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B30;
    sbit  FAST_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B29;
    sbit  RCH0_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B24;
    sbit  RCH1_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B25;
    sbit  RCH2_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B26;
    sbit  RDMAEN_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B21;
    sbit  RSYNC_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B19;
    sbit  RCONT_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B18;
    sbit  RSWSTART_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B17;
    sbit  JEXTEN0_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B13;
    sbit  JEXTEN1_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B14;
    sbit  JEXTSEL0_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B8;
    sbit  JEXTSEL1_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B9;
    sbit  JEXTSEL2_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B10;
    sbit  JDMAEN_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B5;
    sbit  JSCAN_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B4;
    sbit  JSYNC_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B3;
    sbit  JSWSTART_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B1;
    sbit  DFEN_DFSDM2_FLT2CR1_bit at DFSDM2_FLT2CR1.B0;

sfr unsigned long   volatile DFSDM2_FLT2CR2       absolute 0x40016604;
    sbit  AWDCH0_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B16;
    sbit  AWDCH1_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B17;
    sbit  AWDCH2_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B18;
    sbit  AWDCH3_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B19;
    sbit  AWDCH4_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B20;
    sbit  AWDCH5_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B21;
    sbit  AWDCH6_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B22;
    sbit  AWDCH7_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B23;
    sbit  EXCH0_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B8;
    sbit  EXCH1_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B9;
    sbit  EXCH2_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B10;
    sbit  EXCH3_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B11;
    sbit  EXCH4_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B12;
    sbit  EXCH5_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B13;
    sbit  EXCH6_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B14;
    sbit  EXCH7_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B15;
    sbit  CKABIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B6;
    sbit  SCDIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B5;
    sbit  AWDIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B4;
    sbit  ROVRIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B3;
    sbit  JOVRIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B2;
    sbit  REOCIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B1;
    sbit  JEOCIE_DFSDM2_FLT2CR2_bit at DFSDM2_FLT2CR2.B0;

sfr unsigned long   volatile DFSDM2_FLT2ISR       absolute 0x40016608;
    sbit  SCDF0_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B24;
    sbit  SCDF1_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B25;
    sbit  SCDF2_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B26;
    sbit  SCDF3_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B27;
    sbit  SCDF4_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B28;
    sbit  SCDF5_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B29;
    sbit  SCDF6_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B30;
    sbit  SCDF7_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B31;
    sbit  CKABF0_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B16;
    sbit  CKABF1_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B17;
    sbit  CKABF2_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B18;
    sbit  CKABF3_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B19;
    sbit  CKABF4_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B20;
    sbit  CKABF5_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B21;
    sbit  CKABF6_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B22;
    sbit  CKABF7_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B23;
    sbit  RCIP_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B14;
    sbit  JCIP_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B13;
    sbit  AWDF_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B4;
    sbit  ROVRF_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B3;
    sbit  JOVRF_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B2;
    sbit  REOCF_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B1;
    sbit  JEOCF_DFSDM2_FLT2ISR_bit at DFSDM2_FLT2ISR.B0;

sfr unsigned long   volatile DFSDM2_FLT2ICR       absolute 0x4001660C;
    sbit  CLRSCDF0_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B24;
    sbit  CLRSCDF1_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B25;
    sbit  CLRSCDF2_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B26;
    sbit  CLRSCDF3_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B27;
    sbit  CLRSCDF4_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B28;
    sbit  CLRSCDF5_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B29;
    sbit  CLRSCDF6_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B30;
    sbit  CLRSCDF7_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B31;
    sbit  CLRCKABF0_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B16;
    sbit  CLRCKABF1_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B17;
    sbit  CLRCKABF2_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B18;
    sbit  CLRCKABF3_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B19;
    sbit  CLRCKABF4_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B20;
    sbit  CLRCKABF5_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B21;
    sbit  CLRCKABF6_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B22;
    sbit  CLRCKABF7_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B23;
    sbit  CLRROVRF_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B3;
    sbit  CLRJOVRF_DFSDM2_FLT2ICR_bit at DFSDM2_FLT2ICR.B2;

sfr unsigned long   volatile DFSDM2_FLT2JCHGR     absolute 0x40016610;
    sbit  JCHG0_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B0;
    sbit  JCHG1_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B1;
    sbit  JCHG2_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B2;
    sbit  JCHG3_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B3;
    sbit  JCHG4_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B4;
    sbit  JCHG5_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B5;
    sbit  JCHG6_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B6;
    sbit  JCHG7_DFSDM2_FLT2JCHGR_bit at DFSDM2_FLT2JCHGR.B7;

sfr unsigned long   volatile DFSDM2_FLT2FCR       absolute 0x40016614;
    sbit  FORD0_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B29;
    sbit  FORD1_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B30;
    sbit  FORD2_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B31;
    sbit  FOSR0_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B16;
    sbit  FOSR1_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B17;
    sbit  FOSR2_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B18;
    sbit  FOSR3_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B19;
    sbit  FOSR4_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B20;
    sbit  FOSR5_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B21;
    sbit  FOSR6_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B22;
    sbit  FOSR7_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B23;
    sbit  FOSR8_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B24;
    sbit  FOSR9_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B25;
    sbit  IOSR0_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B0;
    sbit  IOSR1_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B1;
    sbit  IOSR2_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B2;
    sbit  IOSR3_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B3;
    sbit  IOSR4_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B4;
    sbit  IOSR5_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B5;
    sbit  IOSR6_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B6;
    sbit  IOSR7_DFSDM2_FLT2FCR_bit at DFSDM2_FLT2FCR.B7;

sfr unsigned long   volatile DFSDM2_FLT2JDATAR    absolute 0x40016618;
    sbit  JDATA0_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B8;
    sbit  JDATA1_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B9;
    sbit  JDATA2_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B10;
    sbit  JDATA3_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B11;
    sbit  JDATA4_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B12;
    sbit  JDATA5_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B13;
    sbit  JDATA6_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B14;
    sbit  JDATA7_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B15;
    sbit  JDATA8_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B16;
    sbit  JDATA9_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B17;
    sbit  JDATA10_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B18;
    sbit  JDATA11_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B19;
    sbit  JDATA12_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B20;
    sbit  JDATA13_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B21;
    sbit  JDATA14_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B22;
    sbit  JDATA15_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B23;
    sbit  JDATA16_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B24;
    sbit  JDATA17_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B25;
    sbit  JDATA18_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B26;
    sbit  JDATA19_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B27;
    sbit  JDATA20_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B28;
    sbit  JDATA21_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B29;
    sbit  JDATA22_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B30;
    sbit  JDATA23_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B31;
    sbit  JDATACH0_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B0;
    sbit  JDATACH1_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B1;
    sbit  JDATACH2_DFSDM2_FLT2JDATAR_bit at DFSDM2_FLT2JDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT2RDATAR    absolute 0x4001661C;
    sbit  RDATA0_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B8;
    sbit  RDATA1_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B9;
    sbit  RDATA2_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B10;
    sbit  RDATA3_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B11;
    sbit  RDATA4_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B12;
    sbit  RDATA5_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B13;
    sbit  RDATA6_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B14;
    sbit  RDATA7_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B15;
    sbit  RDATA8_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B16;
    sbit  RDATA9_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B17;
    sbit  RDATA10_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B18;
    sbit  RDATA11_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B19;
    sbit  RDATA12_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B20;
    sbit  RDATA13_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B21;
    sbit  RDATA14_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B22;
    sbit  RDATA15_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B23;
    sbit  RDATA16_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B24;
    sbit  RDATA17_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B25;
    sbit  RDATA18_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B26;
    sbit  RDATA19_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B27;
    sbit  RDATA20_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B28;
    sbit  RDATA21_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B29;
    sbit  RDATA22_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B30;
    sbit  RDATA23_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B31;
    sbit  RPEND_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B4;
    sbit  RDATACH0_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B0;
    sbit  RDATACH1_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B1;
    sbit  RDATACH2_DFSDM2_FLT2RDATAR_bit at DFSDM2_FLT2RDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT2AWHTR     absolute 0x40016620;
    sbit  AWHT0_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B8;
    sbit  AWHT1_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B9;
    sbit  AWHT2_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B10;
    sbit  AWHT3_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B11;
    sbit  AWHT4_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B12;
    sbit  AWHT5_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B13;
    sbit  AWHT6_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B14;
    sbit  AWHT7_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B15;
    sbit  AWHT8_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B16;
    sbit  AWHT9_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B17;
    sbit  AWHT10_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B18;
    sbit  AWHT11_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B19;
    sbit  AWHT12_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B20;
    sbit  AWHT13_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B21;
    sbit  AWHT14_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B22;
    sbit  AWHT15_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B23;
    sbit  AWHT16_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B24;
    sbit  AWHT17_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B25;
    sbit  AWHT18_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B26;
    sbit  AWHT19_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B27;
    sbit  AWHT20_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B28;
    sbit  AWHT21_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B29;
    sbit  AWHT22_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B30;
    sbit  AWHT23_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B31;
    sbit  BKAWH0_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B0;
    sbit  BKAWH1_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B1;
    sbit  BKAWH2_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B2;
    sbit  BKAWH3_DFSDM2_FLT2AWHTR_bit at DFSDM2_FLT2AWHTR.B3;

sfr unsigned long   volatile DFSDM2_FLT2AWLTR     absolute 0x40016624;
    sbit  AWLT0_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B8;
    sbit  AWLT1_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B9;
    sbit  AWLT2_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B10;
    sbit  AWLT3_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B11;
    sbit  AWLT4_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B12;
    sbit  AWLT5_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B13;
    sbit  AWLT6_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B14;
    sbit  AWLT7_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B15;
    sbit  AWLT8_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B16;
    sbit  AWLT9_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B17;
    sbit  AWLT10_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B18;
    sbit  AWLT11_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B19;
    sbit  AWLT12_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B20;
    sbit  AWLT13_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B21;
    sbit  AWLT14_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B22;
    sbit  AWLT15_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B23;
    sbit  AWLT16_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B24;
    sbit  AWLT17_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B25;
    sbit  AWLT18_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B26;
    sbit  AWLT19_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B27;
    sbit  AWLT20_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B28;
    sbit  AWLT21_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B29;
    sbit  AWLT22_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B30;
    sbit  AWLT23_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B31;
    sbit  BKAWL0_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B0;
    sbit  BKAWL1_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B1;
    sbit  BKAWL2_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B2;
    sbit  BKAWL3_DFSDM2_FLT2AWLTR_bit at DFSDM2_FLT2AWLTR.B3;

sfr unsigned long   volatile DFSDM2_FLT2AWSR      absolute 0x40016628;
    sbit  AWHTF0_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B8;
    sbit  AWHTF1_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B9;
    sbit  AWHTF2_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B10;
    sbit  AWHTF3_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B11;
    sbit  AWHTF4_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B12;
    sbit  AWHTF5_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B13;
    sbit  AWHTF6_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B14;
    sbit  AWHTF7_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B15;
    sbit  AWLTF0_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B0;
    sbit  AWLTF1_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B1;
    sbit  AWLTF2_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B2;
    sbit  AWLTF3_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B3;
    sbit  AWLTF4_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B4;
    sbit  AWLTF5_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B5;
    sbit  AWLTF6_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B6;
    sbit  AWLTF7_DFSDM2_FLT2AWSR_bit at DFSDM2_FLT2AWSR.B7;

sfr unsigned long   volatile DFSDM2_FLT2AWCFR     absolute 0x4001662C;
    sbit  CLRAWHTF0_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM2_FLT2AWCFR_bit at DFSDM2_FLT2AWCFR.B7;

sfr unsigned long   volatile DFSDM2_FLT2EXMAX     absolute 0x40016630;
    sbit  EXMAX0_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B8;
    sbit  EXMAX1_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B9;
    sbit  EXMAX2_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B10;
    sbit  EXMAX3_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B11;
    sbit  EXMAX4_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B12;
    sbit  EXMAX5_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B13;
    sbit  EXMAX6_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B14;
    sbit  EXMAX7_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B15;
    sbit  EXMAX8_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B16;
    sbit  EXMAX9_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B17;
    sbit  EXMAX10_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B18;
    sbit  EXMAX11_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B19;
    sbit  EXMAX12_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B20;
    sbit  EXMAX13_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B21;
    sbit  EXMAX14_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B22;
    sbit  EXMAX15_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B23;
    sbit  EXMAX16_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B24;
    sbit  EXMAX17_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B25;
    sbit  EXMAX18_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B26;
    sbit  EXMAX19_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B27;
    sbit  EXMAX20_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B28;
    sbit  EXMAX21_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B29;
    sbit  EXMAX22_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B30;
    sbit  EXMAX23_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B31;
    sbit  EXMAXCH0_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B0;
    sbit  EXMAXCH1_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B1;
    sbit  EXMAXCH2_DFSDM2_FLT2EXMAX_bit at DFSDM2_FLT2EXMAX.B2;

sfr unsigned long   volatile DFSDM2_FLT2EXMIN     absolute 0x40016634;
    sbit  EXMIN0_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B8;
    sbit  EXMIN1_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B9;
    sbit  EXMIN2_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B10;
    sbit  EXMIN3_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B11;
    sbit  EXMIN4_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B12;
    sbit  EXMIN5_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B13;
    sbit  EXMIN6_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B14;
    sbit  EXMIN7_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B15;
    sbit  EXMIN8_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B16;
    sbit  EXMIN9_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B17;
    sbit  EXMIN10_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B18;
    sbit  EXMIN11_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B19;
    sbit  EXMIN12_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B20;
    sbit  EXMIN13_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B21;
    sbit  EXMIN14_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B22;
    sbit  EXMIN15_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B23;
    sbit  EXMIN16_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B24;
    sbit  EXMIN17_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B25;
    sbit  EXMIN18_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B26;
    sbit  EXMIN19_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B27;
    sbit  EXMIN20_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B28;
    sbit  EXMIN21_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B29;
    sbit  EXMIN22_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B30;
    sbit  EXMIN23_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B31;
    sbit  EXMINCH0_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B0;
    sbit  EXMINCH1_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B1;
    sbit  EXMINCH2_DFSDM2_FLT2EXMIN_bit at DFSDM2_FLT2EXMIN.B2;

sfr unsigned long   volatile DFSDM2_FLT2CNVTIMR   absolute 0x40016638;
    sbit  CNVCNT0_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM2_FLT2CNVTIMR_bit at DFSDM2_FLT2CNVTIMR.B31;

sfr unsigned long   volatile DFSDM2_FLT3CR1       absolute 0x40016680;
    sbit  AWFSEL_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B30;
    sbit  FAST_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B29;
    sbit  RCH0_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B24;
    sbit  RCH1_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B25;
    sbit  RCH2_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B26;
    sbit  RDMAEN_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B21;
    sbit  RSYNC_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B19;
    sbit  RCONT_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B18;
    sbit  RSWSTART_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B17;
    sbit  JEXTEN0_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B13;
    sbit  JEXTEN1_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B14;
    sbit  JEXTSEL0_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B8;
    sbit  JEXTSEL1_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B9;
    sbit  JEXTSEL2_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B10;
    sbit  JDMAEN_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B5;
    sbit  JSCAN_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B4;
    sbit  JSYNC_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B3;
    sbit  JSWSTART_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B1;
    sbit  DFEN_DFSDM2_FLT3CR1_bit at DFSDM2_FLT3CR1.B0;

sfr unsigned long   volatile DFSDM2_FLT3CR2       absolute 0x40016684;
    sbit  AWDCH0_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B16;
    sbit  AWDCH1_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B17;
    sbit  AWDCH2_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B18;
    sbit  AWDCH3_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B19;
    sbit  AWDCH4_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B20;
    sbit  AWDCH5_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B21;
    sbit  AWDCH6_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B22;
    sbit  AWDCH7_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B23;
    sbit  EXCH0_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B8;
    sbit  EXCH1_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B9;
    sbit  EXCH2_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B10;
    sbit  EXCH3_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B11;
    sbit  EXCH4_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B12;
    sbit  EXCH5_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B13;
    sbit  EXCH6_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B14;
    sbit  EXCH7_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B15;
    sbit  CKABIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B6;
    sbit  SCDIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B5;
    sbit  AWDIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B4;
    sbit  ROVRIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B3;
    sbit  JOVRIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B2;
    sbit  REOCIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B1;
    sbit  JEOCIE_DFSDM2_FLT3CR2_bit at DFSDM2_FLT3CR2.B0;

sfr unsigned long   volatile DFSDM2_FLT3ISR       absolute 0x40016688;
    sbit  SCDF0_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B24;
    sbit  SCDF1_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B25;
    sbit  SCDF2_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B26;
    sbit  SCDF3_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B27;
    sbit  SCDF4_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B28;
    sbit  SCDF5_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B29;
    sbit  SCDF6_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B30;
    sbit  SCDF7_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B31;
    sbit  CKABF0_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B16;
    sbit  CKABF1_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B17;
    sbit  CKABF2_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B18;
    sbit  CKABF3_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B19;
    sbit  CKABF4_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B20;
    sbit  CKABF5_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B21;
    sbit  CKABF6_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B22;
    sbit  CKABF7_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B23;
    sbit  RCIP_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B14;
    sbit  JCIP_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B13;
    sbit  AWDF_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B4;
    sbit  ROVRF_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B3;
    sbit  JOVRF_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B2;
    sbit  REOCF_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B1;
    sbit  JEOCF_DFSDM2_FLT3ISR_bit at DFSDM2_FLT3ISR.B0;

sfr unsigned long   volatile DFSDM2_FLT3ICR       absolute 0x4001668C;
    sbit  CLRSCDF0_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B24;
    sbit  CLRSCDF1_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B25;
    sbit  CLRSCDF2_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B26;
    sbit  CLRSCDF3_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B27;
    sbit  CLRSCDF4_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B28;
    sbit  CLRSCDF5_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B29;
    sbit  CLRSCDF6_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B30;
    sbit  CLRSCDF7_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B31;
    sbit  CLRCKABF0_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B16;
    sbit  CLRCKABF1_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B17;
    sbit  CLRCKABF2_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B18;
    sbit  CLRCKABF3_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B19;
    sbit  CLRCKABF4_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B20;
    sbit  CLRCKABF5_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B21;
    sbit  CLRCKABF6_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B22;
    sbit  CLRCKABF7_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B23;
    sbit  CLRROVRF_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B3;
    sbit  CLRJOVRF_DFSDM2_FLT3ICR_bit at DFSDM2_FLT3ICR.B2;

sfr unsigned long   volatile DFSDM2_FLT3JCHGR     absolute 0x40016690;
    sbit  JCHG0_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B0;
    sbit  JCHG1_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B1;
    sbit  JCHG2_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B2;
    sbit  JCHG3_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B3;
    sbit  JCHG4_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B4;
    sbit  JCHG5_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B5;
    sbit  JCHG6_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B6;
    sbit  JCHG7_DFSDM2_FLT3JCHGR_bit at DFSDM2_FLT3JCHGR.B7;

sfr unsigned long   volatile DFSDM2_FLT3FCR       absolute 0x40016694;
    sbit  FORD0_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B29;
    sbit  FORD1_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B30;
    sbit  FORD2_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B31;
    sbit  FOSR0_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B16;
    sbit  FOSR1_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B17;
    sbit  FOSR2_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B18;
    sbit  FOSR3_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B19;
    sbit  FOSR4_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B20;
    sbit  FOSR5_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B21;
    sbit  FOSR6_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B22;
    sbit  FOSR7_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B23;
    sbit  FOSR8_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B24;
    sbit  FOSR9_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B25;
    sbit  IOSR0_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B0;
    sbit  IOSR1_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B1;
    sbit  IOSR2_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B2;
    sbit  IOSR3_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B3;
    sbit  IOSR4_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B4;
    sbit  IOSR5_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B5;
    sbit  IOSR6_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B6;
    sbit  IOSR7_DFSDM2_FLT3FCR_bit at DFSDM2_FLT3FCR.B7;

sfr unsigned long   volatile DFSDM2_FLT3JDATAR    absolute 0x40016698;
    sbit  JDATA0_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B8;
    sbit  JDATA1_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B9;
    sbit  JDATA2_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B10;
    sbit  JDATA3_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B11;
    sbit  JDATA4_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B12;
    sbit  JDATA5_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B13;
    sbit  JDATA6_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B14;
    sbit  JDATA7_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B15;
    sbit  JDATA8_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B16;
    sbit  JDATA9_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B17;
    sbit  JDATA10_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B18;
    sbit  JDATA11_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B19;
    sbit  JDATA12_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B20;
    sbit  JDATA13_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B21;
    sbit  JDATA14_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B22;
    sbit  JDATA15_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B23;
    sbit  JDATA16_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B24;
    sbit  JDATA17_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B25;
    sbit  JDATA18_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B26;
    sbit  JDATA19_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B27;
    sbit  JDATA20_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B28;
    sbit  JDATA21_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B29;
    sbit  JDATA22_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B30;
    sbit  JDATA23_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B31;
    sbit  JDATACH0_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B0;
    sbit  JDATACH1_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B1;
    sbit  JDATACH2_DFSDM2_FLT3JDATAR_bit at DFSDM2_FLT3JDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT3RDATAR    absolute 0x4001669C;
    sbit  RDATA0_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B8;
    sbit  RDATA1_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B9;
    sbit  RDATA2_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B10;
    sbit  RDATA3_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B11;
    sbit  RDATA4_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B12;
    sbit  RDATA5_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B13;
    sbit  RDATA6_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B14;
    sbit  RDATA7_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B15;
    sbit  RDATA8_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B16;
    sbit  RDATA9_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B17;
    sbit  RDATA10_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B18;
    sbit  RDATA11_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B19;
    sbit  RDATA12_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B20;
    sbit  RDATA13_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B21;
    sbit  RDATA14_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B22;
    sbit  RDATA15_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B23;
    sbit  RDATA16_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B24;
    sbit  RDATA17_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B25;
    sbit  RDATA18_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B26;
    sbit  RDATA19_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B27;
    sbit  RDATA20_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B28;
    sbit  RDATA21_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B29;
    sbit  RDATA22_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B30;
    sbit  RDATA23_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B31;
    sbit  RPEND_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B4;
    sbit  RDATACH0_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B0;
    sbit  RDATACH1_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B1;
    sbit  RDATACH2_DFSDM2_FLT3RDATAR_bit at DFSDM2_FLT3RDATAR.B2;

sfr unsigned long   volatile DFSDM2_FLT3AWHTR     absolute 0x400166A0;
    sbit  AWHT0_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B8;
    sbit  AWHT1_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B9;
    sbit  AWHT2_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B10;
    sbit  AWHT3_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B11;
    sbit  AWHT4_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B12;
    sbit  AWHT5_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B13;
    sbit  AWHT6_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B14;
    sbit  AWHT7_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B15;
    sbit  AWHT8_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B16;
    sbit  AWHT9_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B17;
    sbit  AWHT10_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B18;
    sbit  AWHT11_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B19;
    sbit  AWHT12_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B20;
    sbit  AWHT13_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B21;
    sbit  AWHT14_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B22;
    sbit  AWHT15_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B23;
    sbit  AWHT16_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B24;
    sbit  AWHT17_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B25;
    sbit  AWHT18_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B26;
    sbit  AWHT19_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B27;
    sbit  AWHT20_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B28;
    sbit  AWHT21_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B29;
    sbit  AWHT22_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B30;
    sbit  AWHT23_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B31;
    sbit  BKAWH0_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B0;
    sbit  BKAWH1_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B1;
    sbit  BKAWH2_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B2;
    sbit  BKAWH3_DFSDM2_FLT3AWHTR_bit at DFSDM2_FLT3AWHTR.B3;

sfr unsigned long   volatile DFSDM2_FLT3AWLTR     absolute 0x400166A4;
    sbit  AWLT0_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B8;
    sbit  AWLT1_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B9;
    sbit  AWLT2_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B10;
    sbit  AWLT3_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B11;
    sbit  AWLT4_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B12;
    sbit  AWLT5_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B13;
    sbit  AWLT6_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B14;
    sbit  AWLT7_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B15;
    sbit  AWLT8_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B16;
    sbit  AWLT9_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B17;
    sbit  AWLT10_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B18;
    sbit  AWLT11_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B19;
    sbit  AWLT12_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B20;
    sbit  AWLT13_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B21;
    sbit  AWLT14_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B22;
    sbit  AWLT15_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B23;
    sbit  AWLT16_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B24;
    sbit  AWLT17_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B25;
    sbit  AWLT18_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B26;
    sbit  AWLT19_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B27;
    sbit  AWLT20_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B28;
    sbit  AWLT21_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B29;
    sbit  AWLT22_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B30;
    sbit  AWLT23_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B31;
    sbit  BKAWL0_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B0;
    sbit  BKAWL1_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B1;
    sbit  BKAWL2_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B2;
    sbit  BKAWL3_DFSDM2_FLT3AWLTR_bit at DFSDM2_FLT3AWLTR.B3;

sfr unsigned long   volatile DFSDM2_FLT3AWSR      absolute 0x400166A8;
    sbit  AWHTF0_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B8;
    sbit  AWHTF1_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B9;
    sbit  AWHTF2_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B10;
    sbit  AWHTF3_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B11;
    sbit  AWHTF4_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B12;
    sbit  AWHTF5_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B13;
    sbit  AWHTF6_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B14;
    sbit  AWHTF7_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B15;
    sbit  AWLTF0_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B0;
    sbit  AWLTF1_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B1;
    sbit  AWLTF2_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B2;
    sbit  AWLTF3_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B3;
    sbit  AWLTF4_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B4;
    sbit  AWLTF5_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B5;
    sbit  AWLTF6_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B6;
    sbit  AWLTF7_DFSDM2_FLT3AWSR_bit at DFSDM2_FLT3AWSR.B7;

sfr unsigned long   volatile DFSDM2_FLT3AWCFR     absolute 0x400166AC;
    sbit  CLRAWHTF0_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B8;
    sbit  CLRAWHTF1_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B9;
    sbit  CLRAWHTF2_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B10;
    sbit  CLRAWHTF3_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B11;
    sbit  CLRAWHTF4_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B12;
    sbit  CLRAWHTF5_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B13;
    sbit  CLRAWHTF6_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B14;
    sbit  CLRAWHTF7_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B15;
    sbit  CLRAWLTF0_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B0;
    sbit  CLRAWLTF1_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B1;
    sbit  CLRAWLTF2_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B2;
    sbit  CLRAWLTF3_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B3;
    sbit  CLRAWLTF4_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B4;
    sbit  CLRAWLTF5_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B5;
    sbit  CLRAWLTF6_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B6;
    sbit  CLRAWLTF7_DFSDM2_FLT3AWCFR_bit at DFSDM2_FLT3AWCFR.B7;

sfr unsigned long   volatile DFSDM2_FLT3EXMAX     absolute 0x400166B0;
    sbit  EXMAX0_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B8;
    sbit  EXMAX1_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B9;
    sbit  EXMAX2_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B10;
    sbit  EXMAX3_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B11;
    sbit  EXMAX4_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B12;
    sbit  EXMAX5_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B13;
    sbit  EXMAX6_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B14;
    sbit  EXMAX7_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B15;
    sbit  EXMAX8_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B16;
    sbit  EXMAX9_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B17;
    sbit  EXMAX10_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B18;
    sbit  EXMAX11_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B19;
    sbit  EXMAX12_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B20;
    sbit  EXMAX13_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B21;
    sbit  EXMAX14_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B22;
    sbit  EXMAX15_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B23;
    sbit  EXMAX16_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B24;
    sbit  EXMAX17_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B25;
    sbit  EXMAX18_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B26;
    sbit  EXMAX19_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B27;
    sbit  EXMAX20_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B28;
    sbit  EXMAX21_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B29;
    sbit  EXMAX22_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B30;
    sbit  EXMAX23_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B31;
    sbit  EXMAXCH0_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B0;
    sbit  EXMAXCH1_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B1;
    sbit  EXMAXCH2_DFSDM2_FLT3EXMAX_bit at DFSDM2_FLT3EXMAX.B2;

sfr unsigned long   volatile DFSDM2_FLT3EXMIN     absolute 0x400166B4;
    sbit  EXMIN0_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B8;
    sbit  EXMIN1_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B9;
    sbit  EXMIN2_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B10;
    sbit  EXMIN3_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B11;
    sbit  EXMIN4_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B12;
    sbit  EXMIN5_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B13;
    sbit  EXMIN6_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B14;
    sbit  EXMIN7_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B15;
    sbit  EXMIN8_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B16;
    sbit  EXMIN9_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B17;
    sbit  EXMIN10_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B18;
    sbit  EXMIN11_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B19;
    sbit  EXMIN12_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B20;
    sbit  EXMIN13_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B21;
    sbit  EXMIN14_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B22;
    sbit  EXMIN15_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B23;
    sbit  EXMIN16_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B24;
    sbit  EXMIN17_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B25;
    sbit  EXMIN18_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B26;
    sbit  EXMIN19_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B27;
    sbit  EXMIN20_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B28;
    sbit  EXMIN21_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B29;
    sbit  EXMIN22_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B30;
    sbit  EXMIN23_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B31;
    sbit  EXMINCH0_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B0;
    sbit  EXMINCH1_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B1;
    sbit  EXMINCH2_DFSDM2_FLT3EXMIN_bit at DFSDM2_FLT3EXMIN.B2;

sfr unsigned long   volatile DFSDM2_FLT3CNVTIMR   absolute 0x400166B8;
    sbit  CNVCNT0_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B4;
    sbit  CNVCNT1_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B5;
    sbit  CNVCNT2_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B6;
    sbit  CNVCNT3_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B7;
    sbit  CNVCNT4_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B8;
    sbit  CNVCNT5_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B9;
    sbit  CNVCNT6_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B10;
    sbit  CNVCNT7_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B11;
    sbit  CNVCNT8_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B12;
    sbit  CNVCNT9_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B13;
    sbit  CNVCNT10_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B14;
    sbit  CNVCNT11_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B15;
    sbit  CNVCNT12_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B16;
    sbit  CNVCNT13_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B17;
    sbit  CNVCNT14_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B18;
    sbit  CNVCNT15_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B19;
    sbit  CNVCNT16_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B20;
    sbit  CNVCNT17_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B21;
    sbit  CNVCNT18_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B22;
    sbit  CNVCNT19_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B23;
    sbit  CNVCNT20_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B24;
    sbit  CNVCNT21_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B25;
    sbit  CNVCNT22_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B26;
    sbit  CNVCNT23_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B27;
    sbit  CNVCNT24_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B28;
    sbit  CNVCNT25_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B29;
    sbit  CNVCNT26_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B30;
    sbit  CNVCNT27_DFSDM2_FLT3CNVTIMR_bit at DFSDM2_FLT3CNVTIMR.B31;

sfr unsigned long   volatile TIM6_CR1             absolute 0x40001000;
    sbit  CEN_TIM6_CR1_bit at TIM6_CR1.B0;
    sbit  UDIS_TIM6_CR1_bit at TIM6_CR1.B1;
    sbit  URS_TIM6_CR1_bit at TIM6_CR1.B2;
    sbit  OPM_TIM6_CR1_bit at TIM6_CR1.B3;
    sbit  ARPE_TIM6_CR1_bit at TIM6_CR1.B7;
    const register unsigned short int UIFREMAP = 11;
    sbit  UIFREMAP_bit at TIM6_CR1.B11;

sfr unsigned long   volatile TIM6_CR2             absolute 0x40001004;
    sbit  MMS0_TIM6_CR2_bit at TIM6_CR2.B4;
    sbit  MMS1_TIM6_CR2_bit at TIM6_CR2.B5;
    sbit  MMS2_TIM6_CR2_bit at TIM6_CR2.B6;

sfr unsigned long   volatile TIM6_DIER            absolute 0x4000100C;
    sbit  UDE_TIM6_DIER_bit at TIM6_DIER.B8;
    sbit  UIE_TIM6_DIER_bit at TIM6_DIER.B0;

sfr unsigned long   volatile TIM6_SR              absolute 0x40001010;
    sbit  UIF_TIM6_SR_bit at TIM6_SR.B0;

sfr unsigned long   volatile TIM6_EGR             absolute 0x40001014;
    sbit  UG_TIM6_EGR_bit at TIM6_EGR.B0;

sfr unsigned long   volatile TIM6_CNT             absolute 0x40001024;
    sbit  CNT0_TIM6_CNT_bit at TIM6_CNT.B0;
    sbit  CNT1_TIM6_CNT_bit at TIM6_CNT.B1;
    sbit  CNT2_TIM6_CNT_bit at TIM6_CNT.B2;
    sbit  CNT3_TIM6_CNT_bit at TIM6_CNT.B3;
    sbit  CNT4_TIM6_CNT_bit at TIM6_CNT.B4;
    sbit  CNT5_TIM6_CNT_bit at TIM6_CNT.B5;
    sbit  CNT6_TIM6_CNT_bit at TIM6_CNT.B6;
    sbit  CNT7_TIM6_CNT_bit at TIM6_CNT.B7;
    sbit  CNT8_TIM6_CNT_bit at TIM6_CNT.B8;
    sbit  CNT9_TIM6_CNT_bit at TIM6_CNT.B9;
    sbit  CNT10_TIM6_CNT_bit at TIM6_CNT.B10;
    sbit  CNT11_TIM6_CNT_bit at TIM6_CNT.B11;
    sbit  CNT12_TIM6_CNT_bit at TIM6_CNT.B12;
    sbit  CNT13_TIM6_CNT_bit at TIM6_CNT.B13;
    sbit  CNT14_TIM6_CNT_bit at TIM6_CNT.B14;
    sbit  CNT15_TIM6_CNT_bit at TIM6_CNT.B15;
    const register unsigned short int UIFCPY = 31;
    sbit  UIFCPY_bit at TIM6_CNT.B31;

sfr unsigned long   volatile TIM6_PSC             absolute 0x40001028;
    sbit  PSC0_TIM6_PSC_bit at TIM6_PSC.B0;
    sbit  PSC1_TIM6_PSC_bit at TIM6_PSC.B1;
    sbit  PSC2_TIM6_PSC_bit at TIM6_PSC.B2;
    sbit  PSC3_TIM6_PSC_bit at TIM6_PSC.B3;
    sbit  PSC4_TIM6_PSC_bit at TIM6_PSC.B4;
    sbit  PSC5_TIM6_PSC_bit at TIM6_PSC.B5;
    sbit  PSC6_TIM6_PSC_bit at TIM6_PSC.B6;
    sbit  PSC7_TIM6_PSC_bit at TIM6_PSC.B7;
    sbit  PSC8_TIM6_PSC_bit at TIM6_PSC.B8;
    sbit  PSC9_TIM6_PSC_bit at TIM6_PSC.B9;
    sbit  PSC10_TIM6_PSC_bit at TIM6_PSC.B10;
    sbit  PSC11_TIM6_PSC_bit at TIM6_PSC.B11;
    sbit  PSC12_TIM6_PSC_bit at TIM6_PSC.B12;
    sbit  PSC13_TIM6_PSC_bit at TIM6_PSC.B13;
    sbit  PSC14_TIM6_PSC_bit at TIM6_PSC.B14;
    sbit  PSC15_TIM6_PSC_bit at TIM6_PSC.B15;

sfr unsigned long   volatile TIM6_ARR             absolute 0x4000102C;
    sbit  ARR0_TIM6_ARR_bit at TIM6_ARR.B0;
    sbit  ARR1_TIM6_ARR_bit at TIM6_ARR.B1;
    sbit  ARR2_TIM6_ARR_bit at TIM6_ARR.B2;
    sbit  ARR3_TIM6_ARR_bit at TIM6_ARR.B3;
    sbit  ARR4_TIM6_ARR_bit at TIM6_ARR.B4;
    sbit  ARR5_TIM6_ARR_bit at TIM6_ARR.B5;
    sbit  ARR6_TIM6_ARR_bit at TIM6_ARR.B6;
    sbit  ARR7_TIM6_ARR_bit at TIM6_ARR.B7;
    sbit  ARR8_TIM6_ARR_bit at TIM6_ARR.B8;
    sbit  ARR9_TIM6_ARR_bit at TIM6_ARR.B9;
    sbit  ARR10_TIM6_ARR_bit at TIM6_ARR.B10;
    sbit  ARR11_TIM6_ARR_bit at TIM6_ARR.B11;
    sbit  ARR12_TIM6_ARR_bit at TIM6_ARR.B12;
    sbit  ARR13_TIM6_ARR_bit at TIM6_ARR.B13;
    sbit  ARR14_TIM6_ARR_bit at TIM6_ARR.B14;
    sbit  ARR15_TIM6_ARR_bit at TIM6_ARR.B15;

sfr unsigned long   volatile TIM7_CR1             absolute 0x40001400;
    sbit  CEN_TIM7_CR1_bit at TIM7_CR1.B0;
    sbit  UDIS_TIM7_CR1_bit at TIM7_CR1.B1;
    sbit  URS_TIM7_CR1_bit at TIM7_CR1.B2;
    sbit  OPM_TIM7_CR1_bit at TIM7_CR1.B3;
    sbit  ARPE_TIM7_CR1_bit at TIM7_CR1.B7;
    sbit  UIFREMAP_TIM7_CR1_bit at TIM7_CR1.B11;

sfr unsigned long   volatile TIM7_CR2             absolute 0x40001404;
    sbit  MMS0_TIM7_CR2_bit at TIM7_CR2.B4;
    sbit  MMS1_TIM7_CR2_bit at TIM7_CR2.B5;
    sbit  MMS2_TIM7_CR2_bit at TIM7_CR2.B6;

sfr unsigned long   volatile TIM7_DIER            absolute 0x4000140C;
    sbit  UDE_TIM7_DIER_bit at TIM7_DIER.B8;
    sbit  UIE_TIM7_DIER_bit at TIM7_DIER.B0;

sfr unsigned long   volatile TIM7_SR              absolute 0x40001410;
    sbit  UIF_TIM7_SR_bit at TIM7_SR.B0;

sfr unsigned long   volatile TIM7_EGR             absolute 0x40001414;
    sbit  UG_TIM7_EGR_bit at TIM7_EGR.B0;

sfr unsigned long   volatile TIM7_CNT             absolute 0x40001424;
    sbit  CNT0_TIM7_CNT_bit at TIM7_CNT.B0;
    sbit  CNT1_TIM7_CNT_bit at TIM7_CNT.B1;
    sbit  CNT2_TIM7_CNT_bit at TIM7_CNT.B2;
    sbit  CNT3_TIM7_CNT_bit at TIM7_CNT.B3;
    sbit  CNT4_TIM7_CNT_bit at TIM7_CNT.B4;
    sbit  CNT5_TIM7_CNT_bit at TIM7_CNT.B5;
    sbit  CNT6_TIM7_CNT_bit at TIM7_CNT.B6;
    sbit  CNT7_TIM7_CNT_bit at TIM7_CNT.B7;
    sbit  CNT8_TIM7_CNT_bit at TIM7_CNT.B8;
    sbit  CNT9_TIM7_CNT_bit at TIM7_CNT.B9;
    sbit  CNT10_TIM7_CNT_bit at TIM7_CNT.B10;
    sbit  CNT11_TIM7_CNT_bit at TIM7_CNT.B11;
    sbit  CNT12_TIM7_CNT_bit at TIM7_CNT.B12;
    sbit  CNT13_TIM7_CNT_bit at TIM7_CNT.B13;
    sbit  CNT14_TIM7_CNT_bit at TIM7_CNT.B14;
    sbit  CNT15_TIM7_CNT_bit at TIM7_CNT.B15;
    sbit  UIFCPY_TIM7_CNT_bit at TIM7_CNT.B31;

sfr unsigned long   volatile TIM7_PSC             absolute 0x40001428;
    sbit  PSC0_TIM7_PSC_bit at TIM7_PSC.B0;
    sbit  PSC1_TIM7_PSC_bit at TIM7_PSC.B1;
    sbit  PSC2_TIM7_PSC_bit at TIM7_PSC.B2;
    sbit  PSC3_TIM7_PSC_bit at TIM7_PSC.B3;
    sbit  PSC4_TIM7_PSC_bit at TIM7_PSC.B4;
    sbit  PSC5_TIM7_PSC_bit at TIM7_PSC.B5;
    sbit  PSC6_TIM7_PSC_bit at TIM7_PSC.B6;
    sbit  PSC7_TIM7_PSC_bit at TIM7_PSC.B7;
    sbit  PSC8_TIM7_PSC_bit at TIM7_PSC.B8;
    sbit  PSC9_TIM7_PSC_bit at TIM7_PSC.B9;
    sbit  PSC10_TIM7_PSC_bit at TIM7_PSC.B10;
    sbit  PSC11_TIM7_PSC_bit at TIM7_PSC.B11;
    sbit  PSC12_TIM7_PSC_bit at TIM7_PSC.B12;
    sbit  PSC13_TIM7_PSC_bit at TIM7_PSC.B13;
    sbit  PSC14_TIM7_PSC_bit at TIM7_PSC.B14;
    sbit  PSC15_TIM7_PSC_bit at TIM7_PSC.B15;

sfr unsigned long   volatile TIM7_ARR             absolute 0x4000142C;
    sbit  ARR0_TIM7_ARR_bit at TIM7_ARR.B0;
    sbit  ARR1_TIM7_ARR_bit at TIM7_ARR.B1;
    sbit  ARR2_TIM7_ARR_bit at TIM7_ARR.B2;
    sbit  ARR3_TIM7_ARR_bit at TIM7_ARR.B3;
    sbit  ARR4_TIM7_ARR_bit at TIM7_ARR.B4;
    sbit  ARR5_TIM7_ARR_bit at TIM7_ARR.B5;
    sbit  ARR6_TIM7_ARR_bit at TIM7_ARR.B6;
    sbit  ARR7_TIM7_ARR_bit at TIM7_ARR.B7;
    sbit  ARR8_TIM7_ARR_bit at TIM7_ARR.B8;
    sbit  ARR9_TIM7_ARR_bit at TIM7_ARR.B9;
    sbit  ARR10_TIM7_ARR_bit at TIM7_ARR.B10;
    sbit  ARR11_TIM7_ARR_bit at TIM7_ARR.B11;
    sbit  ARR12_TIM7_ARR_bit at TIM7_ARR.B12;
    sbit  ARR13_TIM7_ARR_bit at TIM7_ARR.B13;
    sbit  ARR14_TIM7_ARR_bit at TIM7_ARR.B14;
    sbit  ARR15_TIM7_ARR_bit at TIM7_ARR.B15;

sfr unsigned long   volatile TIM12_CR1            absolute 0x40001800;
    sbit  CKD0_TIM12_CR1_bit at TIM12_CR1.B8;
    sbit  CKD1_TIM12_CR1_bit at TIM12_CR1.B9;
    sbit  ARPE_TIM12_CR1_bit at TIM12_CR1.B7;
    sbit  OPM_TIM12_CR1_bit at TIM12_CR1.B3;
    sbit  URS_TIM12_CR1_bit at TIM12_CR1.B2;
    sbit  UDIS_TIM12_CR1_bit at TIM12_CR1.B1;
    sbit  CEN_TIM12_CR1_bit at TIM12_CR1.B0;

sfr unsigned long   volatile TIM12_SMCR           absolute 0x40001808;
    sbit  MSM_TIM12_SMCR_bit at TIM12_SMCR.B7;
    sbit  TS0_TIM12_SMCR_bit at TIM12_SMCR.B4;
    sbit  TS1_TIM12_SMCR_bit at TIM12_SMCR.B5;
    sbit  TS2_TIM12_SMCR_bit at TIM12_SMCR.B6;
    sbit  SMS0_TIM12_SMCR_bit at TIM12_SMCR.B0;
    sbit  SMS1_TIM12_SMCR_bit at TIM12_SMCR.B1;
    sbit  SMS2_TIM12_SMCR_bit at TIM12_SMCR.B2;

sfr unsigned long   volatile TIM12_DIER           absolute 0x4000180C;
    sbit  TIE_TIM12_DIER_bit at TIM12_DIER.B6;
    sbit  CC2IE_TIM12_DIER_bit at TIM12_DIER.B2;
    sbit  CC1IE_TIM12_DIER_bit at TIM12_DIER.B1;
    sbit  UIE_TIM12_DIER_bit at TIM12_DIER.B0;

sfr unsigned long   volatile TIM12_SR             absolute 0x40001810;
    sbit  CC2OF_TIM12_SR_bit at TIM12_SR.B10;
    sbit  CC1OF_TIM12_SR_bit at TIM12_SR.B9;
    sbit  TIF_TIM12_SR_bit at TIM12_SR.B6;
    sbit  CC2IF_TIM12_SR_bit at TIM12_SR.B2;
    sbit  CC1IF_TIM12_SR_bit at TIM12_SR.B1;
    sbit  UIF_TIM12_SR_bit at TIM12_SR.B0;

sfr unsigned long   volatile TIM12_EGR            absolute 0x40001814;
    sbit  TG_TIM12_EGR_bit at TIM12_EGR.B6;
    sbit  CC2G_TIM12_EGR_bit at TIM12_EGR.B2;
    sbit  CC1G_TIM12_EGR_bit at TIM12_EGR.B1;
    sbit  UG_TIM12_EGR_bit at TIM12_EGR.B0;

sfr unsigned long   volatile TIM12_CCMR1_Output   absolute 0x40001818;
    sbit  OC2M0_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B12;
    sbit  OC2M1_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B13;
    sbit  OC2M2_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B14;
    sbit  OC2PE_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B11;
    sbit  OC2FE_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B10;
    sbit  CC2S0_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B8;
    sbit  CC2S1_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B9;
    sbit  OC1M0_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B4;
    sbit  OC1M1_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B5;
    sbit  OC1M2_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B6;
    sbit  OC1PE_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B3;
    sbit  OC1FE_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B2;
    sbit  CC1S0_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B0;
    sbit  CC1S1_TIM12_CCMR1_Output_bit at TIM12_CCMR1_Output.B1;

sfr unsigned long   volatile TIM12_CCMR1_Input    absolute 0x40001818;
    sbit  IC2F0_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B12;
    sbit  IC2F1_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B13;
    sbit  IC2F2_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B14;
    sbit  IC2F3_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B15;
    const register unsigned short int IC2PSC0 = 10;
    sbit  IC2PSC0_bit at TIM12_CCMR1_Input.B10;
    const register unsigned short int IC2PSC1 = 11;
    sbit  IC2PSC1_bit at TIM12_CCMR1_Input.B11;
    sbit  CC2S0_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B8;
    sbit  CC2S1_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B9;
    sbit  IC1F0_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B4;
    sbit  IC1F1_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B5;
    sbit  IC1F2_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B6;
    const register unsigned short int IC1PSC0 = 2;
    sbit  IC1PSC0_bit at TIM12_CCMR1_Input.B2;
    const register unsigned short int IC1PSC1 = 3;
    sbit  IC1PSC1_bit at TIM12_CCMR1_Input.B3;
    sbit  CC1S0_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B0;
    sbit  CC1S1_TIM12_CCMR1_Input_bit at TIM12_CCMR1_Input.B1;

sfr unsigned long   volatile TIM12_CCER           absolute 0x40001820;
    sbit  CC2NP_TIM12_CCER_bit at TIM12_CCER.B7;
    sbit  CC2P_TIM12_CCER_bit at TIM12_CCER.B5;
    sbit  CC2E_TIM12_CCER_bit at TIM12_CCER.B4;
    sbit  CC1NP_TIM12_CCER_bit at TIM12_CCER.B3;
    sbit  CC1P_TIM12_CCER_bit at TIM12_CCER.B1;
    sbit  CC1E_TIM12_CCER_bit at TIM12_CCER.B0;

sfr unsigned long   volatile TIM12_CNT            absolute 0x40001824;
    sbit  CNT0_TIM12_CNT_bit at TIM12_CNT.B0;
    sbit  CNT1_TIM12_CNT_bit at TIM12_CNT.B1;
    sbit  CNT2_TIM12_CNT_bit at TIM12_CNT.B2;
    sbit  CNT3_TIM12_CNT_bit at TIM12_CNT.B3;
    sbit  CNT4_TIM12_CNT_bit at TIM12_CNT.B4;
    sbit  CNT5_TIM12_CNT_bit at TIM12_CNT.B5;
    sbit  CNT6_TIM12_CNT_bit at TIM12_CNT.B6;
    sbit  CNT7_TIM12_CNT_bit at TIM12_CNT.B7;
    sbit  CNT8_TIM12_CNT_bit at TIM12_CNT.B8;
    sbit  CNT9_TIM12_CNT_bit at TIM12_CNT.B9;
    sbit  CNT10_TIM12_CNT_bit at TIM12_CNT.B10;
    sbit  CNT11_TIM12_CNT_bit at TIM12_CNT.B11;
    sbit  CNT12_TIM12_CNT_bit at TIM12_CNT.B12;
    sbit  CNT13_TIM12_CNT_bit at TIM12_CNT.B13;
    sbit  CNT14_TIM12_CNT_bit at TIM12_CNT.B14;
    sbit  CNT15_TIM12_CNT_bit at TIM12_CNT.B15;

sfr unsigned long   volatile TIM12_PSC            absolute 0x40001828;
    sbit  PSC0_TIM12_PSC_bit at TIM12_PSC.B0;
    sbit  PSC1_TIM12_PSC_bit at TIM12_PSC.B1;
    sbit  PSC2_TIM12_PSC_bit at TIM12_PSC.B2;
    sbit  PSC3_TIM12_PSC_bit at TIM12_PSC.B3;
    sbit  PSC4_TIM12_PSC_bit at TIM12_PSC.B4;
    sbit  PSC5_TIM12_PSC_bit at TIM12_PSC.B5;
    sbit  PSC6_TIM12_PSC_bit at TIM12_PSC.B6;
    sbit  PSC7_TIM12_PSC_bit at TIM12_PSC.B7;
    sbit  PSC8_TIM12_PSC_bit at TIM12_PSC.B8;
    sbit  PSC9_TIM12_PSC_bit at TIM12_PSC.B9;
    sbit  PSC10_TIM12_PSC_bit at TIM12_PSC.B10;
    sbit  PSC11_TIM12_PSC_bit at TIM12_PSC.B11;
    sbit  PSC12_TIM12_PSC_bit at TIM12_PSC.B12;
    sbit  PSC13_TIM12_PSC_bit at TIM12_PSC.B13;
    sbit  PSC14_TIM12_PSC_bit at TIM12_PSC.B14;
    sbit  PSC15_TIM12_PSC_bit at TIM12_PSC.B15;

sfr unsigned long   volatile TIM12_ARR            absolute 0x4000182C;
    sbit  ARR0_TIM12_ARR_bit at TIM12_ARR.B0;
    sbit  ARR1_TIM12_ARR_bit at TIM12_ARR.B1;
    sbit  ARR2_TIM12_ARR_bit at TIM12_ARR.B2;
    sbit  ARR3_TIM12_ARR_bit at TIM12_ARR.B3;
    sbit  ARR4_TIM12_ARR_bit at TIM12_ARR.B4;
    sbit  ARR5_TIM12_ARR_bit at TIM12_ARR.B5;
    sbit  ARR6_TIM12_ARR_bit at TIM12_ARR.B6;
    sbit  ARR7_TIM12_ARR_bit at TIM12_ARR.B7;
    sbit  ARR8_TIM12_ARR_bit at TIM12_ARR.B8;
    sbit  ARR9_TIM12_ARR_bit at TIM12_ARR.B9;
    sbit  ARR10_TIM12_ARR_bit at TIM12_ARR.B10;
    sbit  ARR11_TIM12_ARR_bit at TIM12_ARR.B11;
    sbit  ARR12_TIM12_ARR_bit at TIM12_ARR.B12;
    sbit  ARR13_TIM12_ARR_bit at TIM12_ARR.B13;
    sbit  ARR14_TIM12_ARR_bit at TIM12_ARR.B14;
    sbit  ARR15_TIM12_ARR_bit at TIM12_ARR.B15;

sfr unsigned long   volatile TIM12_CCR1           absolute 0x40001834;
    sbit  CCR10_TIM12_CCR1_bit at TIM12_CCR1.B0;
    sbit  CCR11_TIM12_CCR1_bit at TIM12_CCR1.B1;
    sbit  CCR12_TIM12_CCR1_bit at TIM12_CCR1.B2;
    sbit  CCR13_TIM12_CCR1_bit at TIM12_CCR1.B3;
    sbit  CCR14_TIM12_CCR1_bit at TIM12_CCR1.B4;
    sbit  CCR15_TIM12_CCR1_bit at TIM12_CCR1.B5;
    sbit  CCR16_TIM12_CCR1_bit at TIM12_CCR1.B6;
    sbit  CCR17_TIM12_CCR1_bit at TIM12_CCR1.B7;
    sbit  CCR18_TIM12_CCR1_bit at TIM12_CCR1.B8;
    sbit  CCR19_TIM12_CCR1_bit at TIM12_CCR1.B9;
    sbit  CCR110_TIM12_CCR1_bit at TIM12_CCR1.B10;
    sbit  CCR111_TIM12_CCR1_bit at TIM12_CCR1.B11;
    sbit  CCR112_TIM12_CCR1_bit at TIM12_CCR1.B12;
    sbit  CCR113_TIM12_CCR1_bit at TIM12_CCR1.B13;
    sbit  CCR114_TIM12_CCR1_bit at TIM12_CCR1.B14;
    sbit  CCR115_TIM12_CCR1_bit at TIM12_CCR1.B15;

sfr unsigned long   volatile TIM12_CCR2           absolute 0x40001838;
    sbit  CCR20_TIM12_CCR2_bit at TIM12_CCR2.B0;
    sbit  CCR21_TIM12_CCR2_bit at TIM12_CCR2.B1;
    sbit  CCR22_TIM12_CCR2_bit at TIM12_CCR2.B2;
    sbit  CCR23_TIM12_CCR2_bit at TIM12_CCR2.B3;
    sbit  CCR24_TIM12_CCR2_bit at TIM12_CCR2.B4;
    sbit  CCR25_TIM12_CCR2_bit at TIM12_CCR2.B5;
    sbit  CCR26_TIM12_CCR2_bit at TIM12_CCR2.B6;
    sbit  CCR27_TIM12_CCR2_bit at TIM12_CCR2.B7;
    sbit  CCR28_TIM12_CCR2_bit at TIM12_CCR2.B8;
    sbit  CCR29_TIM12_CCR2_bit at TIM12_CCR2.B9;
    sbit  CCR210_TIM12_CCR2_bit at TIM12_CCR2.B10;
    sbit  CCR211_TIM12_CCR2_bit at TIM12_CCR2.B11;
    sbit  CCR212_TIM12_CCR2_bit at TIM12_CCR2.B12;
    sbit  CCR213_TIM12_CCR2_bit at TIM12_CCR2.B13;
    sbit  CCR214_TIM12_CCR2_bit at TIM12_CCR2.B14;
    sbit  CCR215_TIM12_CCR2_bit at TIM12_CCR2.B15;

sfr unsigned long   volatile TIM13_CR1            absolute 0x40001C00;
    sbit  CKD0_TIM13_CR1_bit at TIM13_CR1.B8;
    sbit  CKD1_TIM13_CR1_bit at TIM13_CR1.B9;
    sbit  ARPE_TIM13_CR1_bit at TIM13_CR1.B7;
    sbit  URS_TIM13_CR1_bit at TIM13_CR1.B2;
    sbit  UDIS_TIM13_CR1_bit at TIM13_CR1.B1;
    sbit  CEN_TIM13_CR1_bit at TIM13_CR1.B0;

sfr unsigned long   volatile TIM13_DIER           absolute 0x40001C0C;
    sbit  CC1IE_TIM13_DIER_bit at TIM13_DIER.B1;
    sbit  UIE_TIM13_DIER_bit at TIM13_DIER.B0;

sfr unsigned long   volatile TIM13_SR             absolute 0x40001C10;
    sbit  CC1OF_TIM13_SR_bit at TIM13_SR.B9;
    sbit  CC1IF_TIM13_SR_bit at TIM13_SR.B1;
    sbit  UIF_TIM13_SR_bit at TIM13_SR.B0;

sfr unsigned long   volatile TIM13_EGR            absolute 0x40001C14;
    sbit  CC1G_TIM13_EGR_bit at TIM13_EGR.B1;
    sbit  UG_TIM13_EGR_bit at TIM13_EGR.B0;

sfr unsigned long   volatile TIM13_CCMR1_Output   absolute 0x40001C18;
    sbit  CC1S0_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B0;
    sbit  CC1S1_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B1;
    sbit  OC1FE_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B2;
    sbit  OC1PE_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B3;
    sbit  OC1M0_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B4;
    sbit  OC1M1_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B5;
    sbit  OC1M2_TIM13_CCMR1_Output_bit at TIM13_CCMR1_Output.B6;

sfr unsigned long   volatile TIM13_CCMR1_Input    absolute 0x40001C18;
    sbit  IC1F0_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B4;
    sbit  IC1F1_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B5;
    sbit  IC1F2_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B6;
    sbit  IC1F3_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B3;
    sbit  CC1S0_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B0;
    sbit  CC1S1_TIM13_CCMR1_Input_bit at TIM13_CCMR1_Input.B1;

sfr unsigned long   volatile TIM13_CCER           absolute 0x40001C20;
    sbit  CC1NP_TIM13_CCER_bit at TIM13_CCER.B3;
    sbit  CC1P_TIM13_CCER_bit at TIM13_CCER.B1;
    sbit  CC1E_TIM13_CCER_bit at TIM13_CCER.B0;

sfr unsigned long   volatile TIM13_CNT            absolute 0x40001C24;
    sbit  CNT0_TIM13_CNT_bit at TIM13_CNT.B0;
    sbit  CNT1_TIM13_CNT_bit at TIM13_CNT.B1;
    sbit  CNT2_TIM13_CNT_bit at TIM13_CNT.B2;
    sbit  CNT3_TIM13_CNT_bit at TIM13_CNT.B3;
    sbit  CNT4_TIM13_CNT_bit at TIM13_CNT.B4;
    sbit  CNT5_TIM13_CNT_bit at TIM13_CNT.B5;
    sbit  CNT6_TIM13_CNT_bit at TIM13_CNT.B6;
    sbit  CNT7_TIM13_CNT_bit at TIM13_CNT.B7;
    sbit  CNT8_TIM13_CNT_bit at TIM13_CNT.B8;
    sbit  CNT9_TIM13_CNT_bit at TIM13_CNT.B9;
    sbit  CNT10_TIM13_CNT_bit at TIM13_CNT.B10;
    sbit  CNT11_TIM13_CNT_bit at TIM13_CNT.B11;
    sbit  CNT12_TIM13_CNT_bit at TIM13_CNT.B12;
    sbit  CNT13_TIM13_CNT_bit at TIM13_CNT.B13;
    sbit  CNT14_TIM13_CNT_bit at TIM13_CNT.B14;
    sbit  CNT15_TIM13_CNT_bit at TIM13_CNT.B15;

sfr unsigned long   volatile TIM13_PSC            absolute 0x40001C28;
    sbit  PSC0_TIM13_PSC_bit at TIM13_PSC.B0;
    sbit  PSC1_TIM13_PSC_bit at TIM13_PSC.B1;
    sbit  PSC2_TIM13_PSC_bit at TIM13_PSC.B2;
    sbit  PSC3_TIM13_PSC_bit at TIM13_PSC.B3;
    sbit  PSC4_TIM13_PSC_bit at TIM13_PSC.B4;
    sbit  PSC5_TIM13_PSC_bit at TIM13_PSC.B5;
    sbit  PSC6_TIM13_PSC_bit at TIM13_PSC.B6;
    sbit  PSC7_TIM13_PSC_bit at TIM13_PSC.B7;
    sbit  PSC8_TIM13_PSC_bit at TIM13_PSC.B8;
    sbit  PSC9_TIM13_PSC_bit at TIM13_PSC.B9;
    sbit  PSC10_TIM13_PSC_bit at TIM13_PSC.B10;
    sbit  PSC11_TIM13_PSC_bit at TIM13_PSC.B11;
    sbit  PSC12_TIM13_PSC_bit at TIM13_PSC.B12;
    sbit  PSC13_TIM13_PSC_bit at TIM13_PSC.B13;
    sbit  PSC14_TIM13_PSC_bit at TIM13_PSC.B14;
    sbit  PSC15_TIM13_PSC_bit at TIM13_PSC.B15;

sfr unsigned long   volatile TIM13_ARR            absolute 0x40001C2C;
    sbit  ARR0_TIM13_ARR_bit at TIM13_ARR.B0;
    sbit  ARR1_TIM13_ARR_bit at TIM13_ARR.B1;
    sbit  ARR2_TIM13_ARR_bit at TIM13_ARR.B2;
    sbit  ARR3_TIM13_ARR_bit at TIM13_ARR.B3;
    sbit  ARR4_TIM13_ARR_bit at TIM13_ARR.B4;
    sbit  ARR5_TIM13_ARR_bit at TIM13_ARR.B5;
    sbit  ARR6_TIM13_ARR_bit at TIM13_ARR.B6;
    sbit  ARR7_TIM13_ARR_bit at TIM13_ARR.B7;
    sbit  ARR8_TIM13_ARR_bit at TIM13_ARR.B8;
    sbit  ARR9_TIM13_ARR_bit at TIM13_ARR.B9;
    sbit  ARR10_TIM13_ARR_bit at TIM13_ARR.B10;
    sbit  ARR11_TIM13_ARR_bit at TIM13_ARR.B11;
    sbit  ARR12_TIM13_ARR_bit at TIM13_ARR.B12;
    sbit  ARR13_TIM13_ARR_bit at TIM13_ARR.B13;
    sbit  ARR14_TIM13_ARR_bit at TIM13_ARR.B14;
    sbit  ARR15_TIM13_ARR_bit at TIM13_ARR.B15;

sfr unsigned long   volatile TIM13_CCR1           absolute 0x40001C34;
    sbit  CCR10_TIM13_CCR1_bit at TIM13_CCR1.B0;
    sbit  CCR11_TIM13_CCR1_bit at TIM13_CCR1.B1;
    sbit  CCR12_TIM13_CCR1_bit at TIM13_CCR1.B2;
    sbit  CCR13_TIM13_CCR1_bit at TIM13_CCR1.B3;
    sbit  CCR14_TIM13_CCR1_bit at TIM13_CCR1.B4;
    sbit  CCR15_TIM13_CCR1_bit at TIM13_CCR1.B5;
    sbit  CCR16_TIM13_CCR1_bit at TIM13_CCR1.B6;
    sbit  CCR17_TIM13_CCR1_bit at TIM13_CCR1.B7;
    sbit  CCR18_TIM13_CCR1_bit at TIM13_CCR1.B8;
    sbit  CCR19_TIM13_CCR1_bit at TIM13_CCR1.B9;
    sbit  CCR110_TIM13_CCR1_bit at TIM13_CCR1.B10;
    sbit  CCR111_TIM13_CCR1_bit at TIM13_CCR1.B11;
    sbit  CCR112_TIM13_CCR1_bit at TIM13_CCR1.B12;
    sbit  CCR113_TIM13_CCR1_bit at TIM13_CCR1.B13;
    sbit  CCR114_TIM13_CCR1_bit at TIM13_CCR1.B14;
    sbit  CCR115_TIM13_CCR1_bit at TIM13_CCR1.B15;

sfr unsigned long   volatile TIM14_CR1            absolute 0x40002000;
    sbit  CKD0_TIM14_CR1_bit at TIM14_CR1.B8;
    sbit  CKD1_TIM14_CR1_bit at TIM14_CR1.B9;
    sbit  ARPE_TIM14_CR1_bit at TIM14_CR1.B7;
    sbit  URS_TIM14_CR1_bit at TIM14_CR1.B2;
    sbit  UDIS_TIM14_CR1_bit at TIM14_CR1.B1;
    sbit  CEN_TIM14_CR1_bit at TIM14_CR1.B0;

sfr unsigned long   volatile TIM14_DIER           absolute 0x4000200C;
    sbit  CC1IE_TIM14_DIER_bit at TIM14_DIER.B1;
    sbit  UIE_TIM14_DIER_bit at TIM14_DIER.B0;

sfr unsigned long   volatile TIM14_SR             absolute 0x40002010;
    sbit  CC1OF_TIM14_SR_bit at TIM14_SR.B9;
    sbit  CC1IF_TIM14_SR_bit at TIM14_SR.B1;
    sbit  UIF_TIM14_SR_bit at TIM14_SR.B0;

sfr unsigned long   volatile TIM14_EGR            absolute 0x40002014;
    sbit  CC1G_TIM14_EGR_bit at TIM14_EGR.B1;
    sbit  UG_TIM14_EGR_bit at TIM14_EGR.B0;

sfr unsigned long   volatile TIM14_CCMR1_Output   absolute 0x40002018;
    sbit  CC1S0_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B0;
    sbit  CC1S1_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B1;
    sbit  OC1FE_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B2;
    sbit  OC1PE_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B3;
    sbit  OC1M0_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B4;
    sbit  OC1M1_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B5;
    sbit  OC1M2_TIM14_CCMR1_Output_bit at TIM14_CCMR1_Output.B6;

sfr unsigned long   volatile TIM14_CCMR1_Input    absolute 0x40002018;
    sbit  IC1F0_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B4;
    sbit  IC1F1_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B5;
    sbit  IC1F2_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B6;
    sbit  IC1F3_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B7;
    sbit  IC1PSC0_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B2;
    sbit  IC1PSC1_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B3;
    sbit  CC1S0_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B0;
    sbit  CC1S1_TIM14_CCMR1_Input_bit at TIM14_CCMR1_Input.B1;

sfr unsigned long   volatile TIM14_CCER           absolute 0x40002020;
    sbit  CC1NP_TIM14_CCER_bit at TIM14_CCER.B3;
    sbit  CC1P_TIM14_CCER_bit at TIM14_CCER.B1;
    sbit  CC1E_TIM14_CCER_bit at TIM14_CCER.B0;

sfr unsigned long   volatile TIM14_CNT            absolute 0x40002024;
    sbit  CNT0_TIM14_CNT_bit at TIM14_CNT.B0;
    sbit  CNT1_TIM14_CNT_bit at TIM14_CNT.B1;
    sbit  CNT2_TIM14_CNT_bit at TIM14_CNT.B2;
    sbit  CNT3_TIM14_CNT_bit at TIM14_CNT.B3;
    sbit  CNT4_TIM14_CNT_bit at TIM14_CNT.B4;
    sbit  CNT5_TIM14_CNT_bit at TIM14_CNT.B5;
    sbit  CNT6_TIM14_CNT_bit at TIM14_CNT.B6;
    sbit  CNT7_TIM14_CNT_bit at TIM14_CNT.B7;
    sbit  CNT8_TIM14_CNT_bit at TIM14_CNT.B8;
    sbit  CNT9_TIM14_CNT_bit at TIM14_CNT.B9;
    sbit  CNT10_TIM14_CNT_bit at TIM14_CNT.B10;
    sbit  CNT11_TIM14_CNT_bit at TIM14_CNT.B11;
    sbit  CNT12_TIM14_CNT_bit at TIM14_CNT.B12;
    sbit  CNT13_TIM14_CNT_bit at TIM14_CNT.B13;
    sbit  CNT14_TIM14_CNT_bit at TIM14_CNT.B14;
    sbit  CNT15_TIM14_CNT_bit at TIM14_CNT.B15;

sfr unsigned long   volatile TIM14_PSC            absolute 0x40002028;
    sbit  PSC0_TIM14_PSC_bit at TIM14_PSC.B0;
    sbit  PSC1_TIM14_PSC_bit at TIM14_PSC.B1;
    sbit  PSC2_TIM14_PSC_bit at TIM14_PSC.B2;
    sbit  PSC3_TIM14_PSC_bit at TIM14_PSC.B3;
    sbit  PSC4_TIM14_PSC_bit at TIM14_PSC.B4;
    sbit  PSC5_TIM14_PSC_bit at TIM14_PSC.B5;
    sbit  PSC6_TIM14_PSC_bit at TIM14_PSC.B6;
    sbit  PSC7_TIM14_PSC_bit at TIM14_PSC.B7;
    sbit  PSC8_TIM14_PSC_bit at TIM14_PSC.B8;
    sbit  PSC9_TIM14_PSC_bit at TIM14_PSC.B9;
    sbit  PSC10_TIM14_PSC_bit at TIM14_PSC.B10;
    sbit  PSC11_TIM14_PSC_bit at TIM14_PSC.B11;
    sbit  PSC12_TIM14_PSC_bit at TIM14_PSC.B12;
    sbit  PSC13_TIM14_PSC_bit at TIM14_PSC.B13;
    sbit  PSC14_TIM14_PSC_bit at TIM14_PSC.B14;
    sbit  PSC15_TIM14_PSC_bit at TIM14_PSC.B15;

sfr unsigned long   volatile TIM14_ARR            absolute 0x4000202C;
    sbit  ARR0_TIM14_ARR_bit at TIM14_ARR.B0;
    sbit  ARR1_TIM14_ARR_bit at TIM14_ARR.B1;
    sbit  ARR2_TIM14_ARR_bit at TIM14_ARR.B2;
    sbit  ARR3_TIM14_ARR_bit at TIM14_ARR.B3;
    sbit  ARR4_TIM14_ARR_bit at TIM14_ARR.B4;
    sbit  ARR5_TIM14_ARR_bit at TIM14_ARR.B5;
    sbit  ARR6_TIM14_ARR_bit at TIM14_ARR.B6;
    sbit  ARR7_TIM14_ARR_bit at TIM14_ARR.B7;
    sbit  ARR8_TIM14_ARR_bit at TIM14_ARR.B8;
    sbit  ARR9_TIM14_ARR_bit at TIM14_ARR.B9;
    sbit  ARR10_TIM14_ARR_bit at TIM14_ARR.B10;
    sbit  ARR11_TIM14_ARR_bit at TIM14_ARR.B11;
    sbit  ARR12_TIM14_ARR_bit at TIM14_ARR.B12;
    sbit  ARR13_TIM14_ARR_bit at TIM14_ARR.B13;
    sbit  ARR14_TIM14_ARR_bit at TIM14_ARR.B14;
    sbit  ARR15_TIM14_ARR_bit at TIM14_ARR.B15;

sfr unsigned long   volatile TIM14_CCR1           absolute 0x40002034;
    sbit  CCR10_TIM14_CCR1_bit at TIM14_CCR1.B0;
    sbit  CCR11_TIM14_CCR1_bit at TIM14_CCR1.B1;
    sbit  CCR12_TIM14_CCR1_bit at TIM14_CCR1.B2;
    sbit  CCR13_TIM14_CCR1_bit at TIM14_CCR1.B3;
    sbit  CCR14_TIM14_CCR1_bit at TIM14_CCR1.B4;
    sbit  CCR15_TIM14_CCR1_bit at TIM14_CCR1.B5;
    sbit  CCR16_TIM14_CCR1_bit at TIM14_CCR1.B6;
    sbit  CCR17_TIM14_CCR1_bit at TIM14_CCR1.B7;
    sbit  CCR18_TIM14_CCR1_bit at TIM14_CCR1.B8;
    sbit  CCR19_TIM14_CCR1_bit at TIM14_CCR1.B9;
    sbit  CCR110_TIM14_CCR1_bit at TIM14_CCR1.B10;
    sbit  CCR111_TIM14_CCR1_bit at TIM14_CCR1.B11;
    sbit  CCR112_TIM14_CCR1_bit at TIM14_CCR1.B12;
    sbit  CCR113_TIM14_CCR1_bit at TIM14_CCR1.B13;
    sbit  CCR114_TIM14_CCR1_bit at TIM14_CCR1.B14;
    sbit  CCR115_TIM14_CCR1_bit at TIM14_CCR1.B15;

sfr far unsigned long   volatile RNG_CR               absolute 0x50060800;
    const register unsigned short int IE = 3;
    sbit  IE_bit at RNG_CR.B3;
    sbit  RNGEN_RNG_CR_bit at RNG_CR.B2;

sfr far unsigned long   volatile RNG_SR               absolute 0x50060804;
    const register unsigned short int SEIS = 6;
    sbit  SEIS_bit at RNG_SR.B6;
    const register unsigned short int CEIS = 5;
    sbit  CEIS_bit at RNG_SR.B5;
    const register unsigned short int SECS = 2;
    sbit  SECS_bit at RNG_SR.B2;
    const register unsigned short int CECS = 1;
    sbit  CECS_bit at RNG_SR.B1;
    const register unsigned short int DRDY = 0;
    sbit  DRDY_bit at RNG_SR.B0;

sfr far unsigned long   volatile RNG_DR               absolute 0x50060808;
    const register unsigned short int RNDATA0 = 0;
    sbit  RNDATA0_bit at RNG_DR.B0;
    const register unsigned short int RNDATA1 = 1;
    sbit  RNDATA1_bit at RNG_DR.B1;
    const register unsigned short int RNDATA2 = 2;
    sbit  RNDATA2_bit at RNG_DR.B2;
    const register unsigned short int RNDATA3 = 3;
    sbit  RNDATA3_bit at RNG_DR.B3;
    const register unsigned short int RNDATA4 = 4;
    sbit  RNDATA4_bit at RNG_DR.B4;
    const register unsigned short int RNDATA5 = 5;
    sbit  RNDATA5_bit at RNG_DR.B5;
    const register unsigned short int RNDATA6 = 6;
    sbit  RNDATA6_bit at RNG_DR.B6;
    const register unsigned short int RNDATA7 = 7;
    sbit  RNDATA7_bit at RNG_DR.B7;
    const register unsigned short int RNDATA8 = 8;
    sbit  RNDATA8_bit at RNG_DR.B8;
    const register unsigned short int RNDATA9 = 9;
    sbit  RNDATA9_bit at RNG_DR.B9;
    const register unsigned short int RNDATA10 = 10;
    sbit  RNDATA10_bit at RNG_DR.B10;
    const register unsigned short int RNDATA11 = 11;
    sbit  RNDATA11_bit at RNG_DR.B11;
    const register unsigned short int RNDATA12 = 12;
    sbit  RNDATA12_bit at RNG_DR.B12;
    const register unsigned short int RNDATA13 = 13;
    sbit  RNDATA13_bit at RNG_DR.B13;
    const register unsigned short int RNDATA14 = 14;
    sbit  RNDATA14_bit at RNG_DR.B14;
    const register unsigned short int RNDATA15 = 15;
    sbit  RNDATA15_bit at RNG_DR.B15;
    const register unsigned short int RNDATA16 = 16;
    sbit  RNDATA16_bit at RNG_DR.B16;
    const register unsigned short int RNDATA17 = 17;
    sbit  RNDATA17_bit at RNG_DR.B17;
    const register unsigned short int RNDATA18 = 18;
    sbit  RNDATA18_bit at RNG_DR.B18;
    const register unsigned short int RNDATA19 = 19;
    sbit  RNDATA19_bit at RNG_DR.B19;
    const register unsigned short int RNDATA20 = 20;
    sbit  RNDATA20_bit at RNG_DR.B20;
    const register unsigned short int RNDATA21 = 21;
    sbit  RNDATA21_bit at RNG_DR.B21;
    const register unsigned short int RNDATA22 = 22;
    sbit  RNDATA22_bit at RNG_DR.B22;
    const register unsigned short int RNDATA23 = 23;
    sbit  RNDATA23_bit at RNG_DR.B23;
    const register unsigned short int RNDATA24 = 24;
    sbit  RNDATA24_bit at RNG_DR.B24;
    const register unsigned short int RNDATA25 = 25;
    sbit  RNDATA25_bit at RNG_DR.B25;
    const register unsigned short int RNDATA26 = 26;
    sbit  RNDATA26_bit at RNG_DR.B26;
    const register unsigned short int RNDATA27 = 27;
    sbit  RNDATA27_bit at RNG_DR.B27;
    const register unsigned short int RNDATA28 = 28;
    sbit  RNDATA28_bit at RNG_DR.B28;
    const register unsigned short int RNDATA29 = 29;
    sbit  RNDATA29_bit at RNG_DR.B29;
    const register unsigned short int RNDATA30 = 30;
    sbit  RNDATA30_bit at RNG_DR.B30;
    const register unsigned short int RNDATA31 = 31;
    sbit  RNDATA31_bit at RNG_DR.B31;

sfr unsigned long   volatile CAN1_MCR             absolute 0x40006400;
    const register unsigned short int DBF = 16;
    sbit  DBF_bit at CAN1_MCR.B16;
    const register unsigned short int RESET_ = 15;
    sbit  RESET_bit at CAN1_MCR.B15;
    const register unsigned short int TTCM = 7;
    sbit  TTCM_bit at CAN1_MCR.B7;
    const register unsigned short int ABOM = 6;
    sbit  ABOM_bit at CAN1_MCR.B6;
    const register unsigned short int AWUM = 5;
    sbit  AWUM_bit at CAN1_MCR.B5;
    const register unsigned short int NART = 4;
    sbit  NART_bit at CAN1_MCR.B4;
    const register unsigned short int RFLM = 3;
    sbit  RFLM_bit at CAN1_MCR.B3;
    const register unsigned short int TXFP = 2;
    sbit  TXFP_bit at CAN1_MCR.B2;
    const register unsigned short int SLEEP = 1;
    sbit  SLEEP_bit at CAN1_MCR.B1;
    const register unsigned short int INRQ = 0;
    sbit  INRQ_bit at CAN1_MCR.B0;

sfr unsigned long   volatile CAN1_MSR             absolute 0x40006404;
    const register unsigned short int RX_ = 11;
    sbit  RX_bit at CAN1_MSR.B11;
    const register unsigned short int SAMP = 10;
    sbit  SAMP_bit at CAN1_MSR.B10;
    const register unsigned short int RXM = 9;
    sbit  RXM_bit at CAN1_MSR.B9;
    const register unsigned short int TXM = 8;
    sbit  TXM_bit at CAN1_MSR.B8;
    const register unsigned short int SLAKI = 4;
    sbit  SLAKI_bit at CAN1_MSR.B4;
    const register unsigned short int WKUI = 3;
    sbit  WKUI_bit at CAN1_MSR.B3;
    const register unsigned short int ERRI = 2;
    sbit  ERRI_bit at CAN1_MSR.B2;
    const register unsigned short int SLAK = 1;
    sbit  SLAK_bit at CAN1_MSR.B1;
    const register unsigned short int INAK = 0;
    sbit  INAK_bit at CAN1_MSR.B0;

sfr unsigned long   volatile CAN1_TSR             absolute 0x40006408;
    const register unsigned short int LOW2 = 31;
    sbit  LOW2_bit at CAN1_TSR.B31;
    const register unsigned short int LOW1 = 30;
    sbit  LOW1_bit at CAN1_TSR.B30;
    const register unsigned short int LOW0 = 29;
    sbit  LOW0_bit at CAN1_TSR.B29;
    const register unsigned short int TME2 = 28;
    sbit  TME2_bit at CAN1_TSR.B28;
    const register unsigned short int TME1 = 27;
    sbit  TME1_bit at CAN1_TSR.B27;
    const register unsigned short int TME0 = 26;
    sbit  TME0_bit at CAN1_TSR.B26;
    const register unsigned short int CODE0 = 24;
    sbit  CODE0_bit at CAN1_TSR.B24;
    const register unsigned short int CODE1 = 25;
    sbit  CODE1_bit at CAN1_TSR.B25;
    const register unsigned short int ABRQ2 = 23;
    sbit  ABRQ2_bit at CAN1_TSR.B23;
    const register unsigned short int TERR2 = 19;
    sbit  TERR2_bit at CAN1_TSR.B19;
    const register unsigned short int ALST2 = 18;
    sbit  ALST2_bit at CAN1_TSR.B18;
    const register unsigned short int TXOK2 = 17;
    sbit  TXOK2_bit at CAN1_TSR.B17;
    const register unsigned short int RQCP2 = 16;
    sbit  RQCP2_bit at CAN1_TSR.B16;
    const register unsigned short int ABRQ1 = 15;
    sbit  ABRQ1_bit at CAN1_TSR.B15;
    const register unsigned short int TERR1 = 11;
    sbit  TERR1_bit at CAN1_TSR.B11;
    const register unsigned short int ALST1 = 10;
    sbit  ALST1_bit at CAN1_TSR.B10;
    const register unsigned short int TXOK1 = 9;
    sbit  TXOK1_bit at CAN1_TSR.B9;
    const register unsigned short int RQCP1 = 8;
    sbit  RQCP1_bit at CAN1_TSR.B8;
    const register unsigned short int ABRQ0 = 7;
    sbit  ABRQ0_bit at CAN1_TSR.B7;
    const register unsigned short int TERR0 = 3;
    sbit  TERR0_bit at CAN1_TSR.B3;
    const register unsigned short int ALST0 = 2;
    sbit  ALST0_bit at CAN1_TSR.B2;
    const register unsigned short int TXOK0 = 1;
    sbit  TXOK0_bit at CAN1_TSR.B1;
    const register unsigned short int RQCP0 = 0;
    sbit  RQCP0_bit at CAN1_TSR.B0;

sfr unsigned long   volatile CAN1_RF0R            absolute 0x4000640C;
    const register unsigned short int RFOM0 = 5;
    sbit  RFOM0_bit at CAN1_RF0R.B5;
    const register unsigned short int FOVR0 = 4;
    sbit  FOVR0_bit at CAN1_RF0R.B4;
    const register unsigned short int FULL0 = 3;
    sbit  FULL0_bit at CAN1_RF0R.B3;
    const register unsigned short int FMP00 = 0;
    sbit  FMP00_bit at CAN1_RF0R.B0;
    const register unsigned short int FMP01 = 1;
    sbit  FMP01_bit at CAN1_RF0R.B1;

sfr unsigned long   volatile CAN1_RF1R            absolute 0x40006410;
    const register unsigned short int RFOM1 = 5;
    sbit  RFOM1_bit at CAN1_RF1R.B5;
    const register unsigned short int FOVR1 = 4;
    sbit  FOVR1_bit at CAN1_RF1R.B4;
    const register unsigned short int FULL1 = 3;
    sbit  FULL1_bit at CAN1_RF1R.B3;
    const register unsigned short int FMP10 = 0;
    sbit  FMP10_bit at CAN1_RF1R.B0;
    const register unsigned short int FMP11 = 1;
    sbit  FMP11_bit at CAN1_RF1R.B1;

sfr unsigned long   volatile CAN1_IER             absolute 0x40006414;
    const register unsigned short int SLKIE = 17;
    sbit  SLKIE_bit at CAN1_IER.B17;
    const register unsigned short int WKUIE = 16;
    sbit  WKUIE_bit at CAN1_IER.B16;
    sbit  ERRIE_CAN1_IER_bit at CAN1_IER.B15;
    const register unsigned short int LECIE = 11;
    sbit  LECIE_bit at CAN1_IER.B11;
    const register unsigned short int BOFIE = 10;
    sbit  BOFIE_bit at CAN1_IER.B10;
    const register unsigned short int EPVIE = 9;
    sbit  EPVIE_bit at CAN1_IER.B9;
    const register unsigned short int EWGIE = 8;
    sbit  EWGIE_bit at CAN1_IER.B8;
    const register unsigned short int FOVIE1 = 6;
    sbit  FOVIE1_bit at CAN1_IER.B6;
    const register unsigned short int FFIE1 = 5;
    sbit  FFIE1_bit at CAN1_IER.B5;
    const register unsigned short int FMPIE1 = 4;
    sbit  FMPIE1_bit at CAN1_IER.B4;
    const register unsigned short int FOVIE0 = 3;
    sbit  FOVIE0_bit at CAN1_IER.B3;
    const register unsigned short int FFIE0 = 2;
    sbit  FFIE0_bit at CAN1_IER.B2;
    const register unsigned short int FMPIE0 = 1;
    sbit  FMPIE0_bit at CAN1_IER.B1;
    const register unsigned short int TMEIE = 0;
    sbit  TMEIE_bit at CAN1_IER.B0;

sfr unsigned long   volatile CAN1_ESR             absolute 0x40006418;
    const register unsigned short int REC0 = 24;
    sbit  REC0_bit at CAN1_ESR.B24;
    const register unsigned short int REC1 = 25;
    sbit  REC1_bit at CAN1_ESR.B25;
    const register unsigned short int REC2 = 26;
    sbit  REC2_bit at CAN1_ESR.B26;
    const register unsigned short int REC3 = 27;
    sbit  REC3_bit at CAN1_ESR.B27;
    const register unsigned short int REC4 = 28;
    sbit  REC4_bit at CAN1_ESR.B28;
    const register unsigned short int REC5 = 29;
    sbit  REC5_bit at CAN1_ESR.B29;
    const register unsigned short int REC6 = 30;
    sbit  REC6_bit at CAN1_ESR.B30;
    const register unsigned short int REC7 = 31;
    sbit  REC7_bit at CAN1_ESR.B31;
    const register unsigned short int TEC0 = 16;
    sbit  TEC0_bit at CAN1_ESR.B16;
    const register unsigned short int TEC1 = 17;
    sbit  TEC1_bit at CAN1_ESR.B17;
    const register unsigned short int TEC2 = 18;
    sbit  TEC2_bit at CAN1_ESR.B18;
    const register unsigned short int TEC3 = 19;
    sbit  TEC3_bit at CAN1_ESR.B19;
    const register unsigned short int TEC4 = 20;
    sbit  TEC4_bit at CAN1_ESR.B20;
    const register unsigned short int TEC5 = 21;
    sbit  TEC5_bit at CAN1_ESR.B21;
    const register unsigned short int TEC6 = 22;
    sbit  TEC6_bit at CAN1_ESR.B22;
    const register unsigned short int TEC7 = 23;
    sbit  TEC7_bit at CAN1_ESR.B23;
    const register unsigned short int LEC0 = 4;
    sbit  LEC0_bit at CAN1_ESR.B4;
    const register unsigned short int LEC1 = 5;
    sbit  LEC1_bit at CAN1_ESR.B5;
    const register unsigned short int LEC2 = 6;
    sbit  LEC2_bit at CAN1_ESR.B6;
    const register unsigned short int BOFF = 2;
    sbit  BOFF_bit at CAN1_ESR.B2;
    const register unsigned short int EPVF = 1;
    sbit  EPVF_bit at CAN1_ESR.B1;
    const register unsigned short int EWGF = 0;
    sbit  EWGF_bit at CAN1_ESR.B0;

sfr unsigned long   volatile CAN1_BTR             absolute 0x4000641C;
    const register unsigned short int SILM = 31;
    sbit  SILM_bit at CAN1_BTR.B31;
    const register unsigned short int LBKM = 30;
    sbit  LBKM_bit at CAN1_BTR.B30;
    const register unsigned short int SJW0 = 24;
    sbit  SJW0_bit at CAN1_BTR.B24;
    const register unsigned short int SJW1 = 25;
    sbit  SJW1_bit at CAN1_BTR.B25;
    const register unsigned short int TS20 = 20;
    sbit  TS20_bit at CAN1_BTR.B20;
    const register unsigned short int TS21 = 21;
    sbit  TS21_bit at CAN1_BTR.B21;
    const register unsigned short int TS22 = 22;
    sbit  TS22_bit at CAN1_BTR.B22;
    const register unsigned short int TS10 = 16;
    sbit  TS10_bit at CAN1_BTR.B16;
    const register unsigned short int TS11 = 17;
    sbit  TS11_bit at CAN1_BTR.B17;
    const register unsigned short int TS12 = 18;
    sbit  TS12_bit at CAN1_BTR.B18;
    const register unsigned short int TS13 = 19;
    sbit  TS13_bit at CAN1_BTR.B19;
    const register unsigned short int BRP0 = 0;
    sbit  BRP0_bit at CAN1_BTR.B0;
    const register unsigned short int BRP1 = 1;
    sbit  BRP1_bit at CAN1_BTR.B1;
    const register unsigned short int BRP2 = 2;
    sbit  BRP2_bit at CAN1_BTR.B2;
    const register unsigned short int BRP3 = 3;
    sbit  BRP3_bit at CAN1_BTR.B3;
    const register unsigned short int BRP4 = 4;
    sbit  BRP4_bit at CAN1_BTR.B4;
    const register unsigned short int BRP5 = 5;
    sbit  BRP5_bit at CAN1_BTR.B5;
    const register unsigned short int BRP6 = 6;
    sbit  BRP6_bit at CAN1_BTR.B6;
    const register unsigned short int BRP7 = 7;
    sbit  BRP7_bit at CAN1_BTR.B7;
    const register unsigned short int BRP8 = 8;
    sbit  BRP8_bit at CAN1_BTR.B8;
    const register unsigned short int BRP9 = 9;
    sbit  BRP9_bit at CAN1_BTR.B9;

sfr unsigned long   volatile CAN1_TI0R            absolute 0x40006580;
    const register unsigned short int STID0 = 21;
    sbit  STID0_bit at CAN1_TI0R.B21;
    const register unsigned short int STID1 = 22;
    sbit  STID1_bit at CAN1_TI0R.B22;
    const register unsigned short int STID2 = 23;
    sbit  STID2_bit at CAN1_TI0R.B23;
    const register unsigned short int STID3 = 24;
    sbit  STID3_bit at CAN1_TI0R.B24;
    const register unsigned short int STID4 = 25;
    sbit  STID4_bit at CAN1_TI0R.B25;
    const register unsigned short int STID5 = 26;
    sbit  STID5_bit at CAN1_TI0R.B26;
    const register unsigned short int STID6 = 27;
    sbit  STID6_bit at CAN1_TI0R.B27;
    const register unsigned short int STID7 = 28;
    sbit  STID7_bit at CAN1_TI0R.B28;
    const register unsigned short int STID8 = 29;
    sbit  STID8_bit at CAN1_TI0R.B29;
    const register unsigned short int STID9 = 30;
    sbit  STID9_bit at CAN1_TI0R.B30;
    const register unsigned short int STID10 = 31;
    sbit  STID10_bit at CAN1_TI0R.B31;
    const register unsigned short int EXID0 = 3;
    sbit  EXID0_bit at CAN1_TI0R.B3;
    const register unsigned short int EXID1 = 4;
    sbit  EXID1_bit at CAN1_TI0R.B4;
    const register unsigned short int EXID2 = 5;
    sbit  EXID2_bit at CAN1_TI0R.B5;
    const register unsigned short int EXID3 = 6;
    sbit  EXID3_bit at CAN1_TI0R.B6;
    const register unsigned short int EXID4 = 7;
    sbit  EXID4_bit at CAN1_TI0R.B7;
    const register unsigned short int EXID5 = 8;
    sbit  EXID5_bit at CAN1_TI0R.B8;
    const register unsigned short int EXID6 = 9;
    sbit  EXID6_bit at CAN1_TI0R.B9;
    const register unsigned short int EXID7 = 10;
    sbit  EXID7_bit at CAN1_TI0R.B10;
    const register unsigned short int EXID8 = 11;
    sbit  EXID8_bit at CAN1_TI0R.B11;
    const register unsigned short int EXID9 = 12;
    sbit  EXID9_bit at CAN1_TI0R.B12;
    const register unsigned short int EXID10 = 13;
    sbit  EXID10_bit at CAN1_TI0R.B13;
    const register unsigned short int EXID11 = 14;
    sbit  EXID11_bit at CAN1_TI0R.B14;
    const register unsigned short int EXID12 = 15;
    sbit  EXID12_bit at CAN1_TI0R.B15;
    const register unsigned short int EXID13 = 16;
    sbit  EXID13_bit at CAN1_TI0R.B16;
    const register unsigned short int EXID14 = 17;
    sbit  EXID14_bit at CAN1_TI0R.B17;
    const register unsigned short int EXID15 = 18;
    sbit  EXID15_bit at CAN1_TI0R.B18;
    const register unsigned short int EXID16 = 19;
    sbit  EXID16_bit at CAN1_TI0R.B19;
    const register unsigned short int EXID17 = 20;
    sbit  EXID17_bit at CAN1_TI0R.B20;
    const register unsigned short int IDE = 2;
    sbit  IDE_bit at CAN1_TI0R.B2;
    const register unsigned short int RTR = 1;
    sbit  RTR_bit at CAN1_TI0R.B1;
    const register unsigned short int TXRQ = 0;
    sbit  TXRQ_bit at CAN1_TI0R.B0;

sfr unsigned long   volatile CAN1_TDT0R           absolute 0x40006584;
    const register unsigned short int TIME0 = 16;
    sbit  TIME0_bit at CAN1_TDT0R.B16;
    const register unsigned short int TIME1 = 17;
    sbit  TIME1_bit at CAN1_TDT0R.B17;
    const register unsigned short int TIME2 = 18;
    sbit  TIME2_bit at CAN1_TDT0R.B18;
    const register unsigned short int TIME3 = 19;
    sbit  TIME3_bit at CAN1_TDT0R.B19;
    const register unsigned short int TIME4 = 20;
    sbit  TIME4_bit at CAN1_TDT0R.B20;
    const register unsigned short int TIME5 = 21;
    sbit  TIME5_bit at CAN1_TDT0R.B21;
    const register unsigned short int TIME6 = 22;
    sbit  TIME6_bit at CAN1_TDT0R.B22;
    const register unsigned short int TIME7 = 23;
    sbit  TIME7_bit at CAN1_TDT0R.B23;
    const register unsigned short int TIME8 = 24;
    sbit  TIME8_bit at CAN1_TDT0R.B24;
    const register unsigned short int TIME9 = 25;
    sbit  TIME9_bit at CAN1_TDT0R.B25;
    const register unsigned short int TIME10 = 26;
    sbit  TIME10_bit at CAN1_TDT0R.B26;
    const register unsigned short int TIME11 = 27;
    sbit  TIME11_bit at CAN1_TDT0R.B27;
    const register unsigned short int TIME12 = 28;
    sbit  TIME12_bit at CAN1_TDT0R.B28;
    const register unsigned short int TIME13 = 29;
    sbit  TIME13_bit at CAN1_TDT0R.B29;
    const register unsigned short int TIME14 = 30;
    sbit  TIME14_bit at CAN1_TDT0R.B30;
    const register unsigned short int TIME15 = 31;
    sbit  TIME15_bit at CAN1_TDT0R.B31;
    const register unsigned short int TGT = 8;
    sbit  TGT_bit at CAN1_TDT0R.B8;
    const register unsigned short int DLC0 = 0;
    sbit  DLC0_bit at CAN1_TDT0R.B0;
    const register unsigned short int DLC1 = 1;
    sbit  DLC1_bit at CAN1_TDT0R.B1;
    const register unsigned short int DLC2 = 2;
    sbit  DLC2_bit at CAN1_TDT0R.B2;
    const register unsigned short int DLC3 = 3;
    sbit  DLC3_bit at CAN1_TDT0R.B3;

sfr unsigned long   volatile CAN1_TDL0R           absolute 0x40006588;
    const register unsigned short int DATA30 = 24;
    sbit  DATA30_bit at CAN1_TDL0R.B24;
    const register unsigned short int DATA31 = 25;
    sbit  DATA31_bit at CAN1_TDL0R.B25;
    const register unsigned short int DATA32 = 26;
    sbit  DATA32_bit at CAN1_TDL0R.B26;
    const register unsigned short int DATA33 = 27;
    sbit  DATA33_bit at CAN1_TDL0R.B27;
    const register unsigned short int DATA34 = 28;
    sbit  DATA34_bit at CAN1_TDL0R.B28;
    const register unsigned short int DATA35 = 29;
    sbit  DATA35_bit at CAN1_TDL0R.B29;
    const register unsigned short int DATA36 = 30;
    sbit  DATA36_bit at CAN1_TDL0R.B30;
    const register unsigned short int DATA37 = 31;
    sbit  DATA37_bit at CAN1_TDL0R.B31;
    const register unsigned short int DATA20 = 16;
    sbit  DATA20_bit at CAN1_TDL0R.B16;
    const register unsigned short int DATA21 = 17;
    sbit  DATA21_bit at CAN1_TDL0R.B17;
    const register unsigned short int DATA22 = 18;
    sbit  DATA22_bit at CAN1_TDL0R.B18;
    const register unsigned short int DATA23 = 19;
    sbit  DATA23_bit at CAN1_TDL0R.B19;
    const register unsigned short int DATA24 = 20;
    sbit  DATA24_bit at CAN1_TDL0R.B20;
    const register unsigned short int DATA25 = 21;
    sbit  DATA25_bit at CAN1_TDL0R.B21;
    const register unsigned short int DATA26 = 22;
    sbit  DATA26_bit at CAN1_TDL0R.B22;
    const register unsigned short int DATA27 = 23;
    sbit  DATA27_bit at CAN1_TDL0R.B23;
    sbit  DATA10_CAN1_TDL0R_bit at CAN1_TDL0R.B8;
    sbit  DATA11_CAN1_TDL0R_bit at CAN1_TDL0R.B9;
    sbit  DATA12_CAN1_TDL0R_bit at CAN1_TDL0R.B10;
    sbit  DATA13_CAN1_TDL0R_bit at CAN1_TDL0R.B11;
    sbit  DATA14_CAN1_TDL0R_bit at CAN1_TDL0R.B12;
    sbit  DATA15_CAN1_TDL0R_bit at CAN1_TDL0R.B13;
    const register unsigned short int DATA16 = 14;
    sbit  DATA16_bit at CAN1_TDL0R.B14;
    const register unsigned short int DATA17 = 15;
    sbit  DATA17_bit at CAN1_TDL0R.B15;
    const register unsigned short int DATA00 = 0;
    sbit  DATA00_bit at CAN1_TDL0R.B0;
    const register unsigned short int DATA01 = 1;
    sbit  DATA01_bit at CAN1_TDL0R.B1;
    const register unsigned short int DATA02 = 2;
    sbit  DATA02_bit at CAN1_TDL0R.B2;
    const register unsigned short int DATA03 = 3;
    sbit  DATA03_bit at CAN1_TDL0R.B3;
    const register unsigned short int DATA04 = 4;
    sbit  DATA04_bit at CAN1_TDL0R.B4;
    const register unsigned short int DATA05 = 5;
    sbit  DATA05_bit at CAN1_TDL0R.B5;
    const register unsigned short int DATA06 = 6;
    sbit  DATA06_bit at CAN1_TDL0R.B6;
    const register unsigned short int DATA07 = 7;
    sbit  DATA07_bit at CAN1_TDL0R.B7;

sfr unsigned long   volatile CAN1_TDH0R           absolute 0x4000658C;
    const register unsigned short int DATA70 = 24;
    sbit  DATA70_bit at CAN1_TDH0R.B24;
    const register unsigned short int DATA71 = 25;
    sbit  DATA71_bit at CAN1_TDH0R.B25;
    const register unsigned short int DATA72 = 26;
    sbit  DATA72_bit at CAN1_TDH0R.B26;
    const register unsigned short int DATA73 = 27;
    sbit  DATA73_bit at CAN1_TDH0R.B27;
    const register unsigned short int DATA74 = 28;
    sbit  DATA74_bit at CAN1_TDH0R.B28;
    const register unsigned short int DATA75 = 29;
    sbit  DATA75_bit at CAN1_TDH0R.B29;
    const register unsigned short int DATA76 = 30;
    sbit  DATA76_bit at CAN1_TDH0R.B30;
    const register unsigned short int DATA77 = 31;
    sbit  DATA77_bit at CAN1_TDH0R.B31;
    const register unsigned short int DATA60 = 16;
    sbit  DATA60_bit at CAN1_TDH0R.B16;
    const register unsigned short int DATA61 = 17;
    sbit  DATA61_bit at CAN1_TDH0R.B17;
    const register unsigned short int DATA62 = 18;
    sbit  DATA62_bit at CAN1_TDH0R.B18;
    const register unsigned short int DATA63 = 19;
    sbit  DATA63_bit at CAN1_TDH0R.B19;
    const register unsigned short int DATA64 = 20;
    sbit  DATA64_bit at CAN1_TDH0R.B20;
    const register unsigned short int DATA65 = 21;
    sbit  DATA65_bit at CAN1_TDH0R.B21;
    const register unsigned short int DATA66 = 22;
    sbit  DATA66_bit at CAN1_TDH0R.B22;
    const register unsigned short int DATA67 = 23;
    sbit  DATA67_bit at CAN1_TDH0R.B23;
    const register unsigned short int DATA50 = 8;
    sbit  DATA50_bit at CAN1_TDH0R.B8;
    const register unsigned short int DATA51 = 9;
    sbit  DATA51_bit at CAN1_TDH0R.B9;
    const register unsigned short int DATA52 = 10;
    sbit  DATA52_bit at CAN1_TDH0R.B10;
    const register unsigned short int DATA53 = 11;
    sbit  DATA53_bit at CAN1_TDH0R.B11;
    const register unsigned short int DATA54 = 12;
    sbit  DATA54_bit at CAN1_TDH0R.B12;
    const register unsigned short int DATA55 = 13;
    sbit  DATA55_bit at CAN1_TDH0R.B13;
    const register unsigned short int DATA56 = 14;
    sbit  DATA56_bit at CAN1_TDH0R.B14;
    const register unsigned short int DATA57 = 15;
    sbit  DATA57_bit at CAN1_TDH0R.B15;
    const register unsigned short int DATA40 = 0;
    sbit  DATA40_bit at CAN1_TDH0R.B0;
    const register unsigned short int DATA41 = 1;
    sbit  DATA41_bit at CAN1_TDH0R.B1;
    const register unsigned short int DATA42 = 2;
    sbit  DATA42_bit at CAN1_TDH0R.B2;
    const register unsigned short int DATA43 = 3;
    sbit  DATA43_bit at CAN1_TDH0R.B3;
    const register unsigned short int DATA44 = 4;
    sbit  DATA44_bit at CAN1_TDH0R.B4;
    const register unsigned short int DATA45 = 5;
    sbit  DATA45_bit at CAN1_TDH0R.B5;
    const register unsigned short int DATA46 = 6;
    sbit  DATA46_bit at CAN1_TDH0R.B6;
    const register unsigned short int DATA47 = 7;
    sbit  DATA47_bit at CAN1_TDH0R.B7;

sfr unsigned long   volatile CAN1_TI1R            absolute 0x40006590;
    sbit  STID0_CAN1_TI1R_bit at CAN1_TI1R.B21;
    sbit  STID1_CAN1_TI1R_bit at CAN1_TI1R.B22;
    sbit  STID2_CAN1_TI1R_bit at CAN1_TI1R.B23;
    sbit  STID3_CAN1_TI1R_bit at CAN1_TI1R.B24;
    sbit  STID4_CAN1_TI1R_bit at CAN1_TI1R.B25;
    sbit  STID5_CAN1_TI1R_bit at CAN1_TI1R.B26;
    sbit  STID6_CAN1_TI1R_bit at CAN1_TI1R.B27;
    sbit  STID7_CAN1_TI1R_bit at CAN1_TI1R.B28;
    sbit  STID8_CAN1_TI1R_bit at CAN1_TI1R.B29;
    sbit  STID9_CAN1_TI1R_bit at CAN1_TI1R.B30;
    sbit  STID10_CAN1_TI1R_bit at CAN1_TI1R.B31;
    sbit  EXID0_CAN1_TI1R_bit at CAN1_TI1R.B3;
    sbit  EXID1_CAN1_TI1R_bit at CAN1_TI1R.B4;
    sbit  EXID2_CAN1_TI1R_bit at CAN1_TI1R.B5;
    sbit  EXID3_CAN1_TI1R_bit at CAN1_TI1R.B6;
    sbit  EXID4_CAN1_TI1R_bit at CAN1_TI1R.B7;
    sbit  EXID5_CAN1_TI1R_bit at CAN1_TI1R.B8;
    sbit  EXID6_CAN1_TI1R_bit at CAN1_TI1R.B9;
    sbit  EXID7_CAN1_TI1R_bit at CAN1_TI1R.B10;
    sbit  EXID8_CAN1_TI1R_bit at CAN1_TI1R.B11;
    sbit  EXID9_CAN1_TI1R_bit at CAN1_TI1R.B12;
    sbit  EXID10_CAN1_TI1R_bit at CAN1_TI1R.B13;
    sbit  EXID11_CAN1_TI1R_bit at CAN1_TI1R.B14;
    sbit  EXID12_CAN1_TI1R_bit at CAN1_TI1R.B15;
    sbit  EXID13_CAN1_TI1R_bit at CAN1_TI1R.B16;
    sbit  EXID14_CAN1_TI1R_bit at CAN1_TI1R.B17;
    sbit  EXID15_CAN1_TI1R_bit at CAN1_TI1R.B18;
    sbit  EXID16_CAN1_TI1R_bit at CAN1_TI1R.B19;
    sbit  EXID17_CAN1_TI1R_bit at CAN1_TI1R.B20;
    sbit  IDE_CAN1_TI1R_bit at CAN1_TI1R.B2;
    sbit  RTR_CAN1_TI1R_bit at CAN1_TI1R.B1;
    sbit  TXRQ_CAN1_TI1R_bit at CAN1_TI1R.B0;

sfr unsigned long   volatile CAN1_TDT1R           absolute 0x40006594;
    sbit  TIME0_CAN1_TDT1R_bit at CAN1_TDT1R.B16;
    sbit  TIME1_CAN1_TDT1R_bit at CAN1_TDT1R.B17;
    sbit  TIME2_CAN1_TDT1R_bit at CAN1_TDT1R.B18;
    sbit  TIME3_CAN1_TDT1R_bit at CAN1_TDT1R.B19;
    sbit  TIME4_CAN1_TDT1R_bit at CAN1_TDT1R.B20;
    sbit  TIME5_CAN1_TDT1R_bit at CAN1_TDT1R.B21;
    sbit  TIME6_CAN1_TDT1R_bit at CAN1_TDT1R.B22;
    sbit  TIME7_CAN1_TDT1R_bit at CAN1_TDT1R.B23;
    sbit  TIME8_CAN1_TDT1R_bit at CAN1_TDT1R.B24;
    sbit  TIME9_CAN1_TDT1R_bit at CAN1_TDT1R.B25;
    sbit  TIME10_CAN1_TDT1R_bit at CAN1_TDT1R.B26;
    sbit  TIME11_CAN1_TDT1R_bit at CAN1_TDT1R.B27;
    sbit  TIME12_CAN1_TDT1R_bit at CAN1_TDT1R.B28;
    sbit  TIME13_CAN1_TDT1R_bit at CAN1_TDT1R.B29;
    sbit  TIME14_CAN1_TDT1R_bit at CAN1_TDT1R.B30;
    sbit  TIME15_CAN1_TDT1R_bit at CAN1_TDT1R.B31;
    sbit  TGT_CAN1_TDT1R_bit at CAN1_TDT1R.B8;
    sbit  DLC0_CAN1_TDT1R_bit at CAN1_TDT1R.B0;
    sbit  DLC1_CAN1_TDT1R_bit at CAN1_TDT1R.B1;
    sbit  DLC2_CAN1_TDT1R_bit at CAN1_TDT1R.B2;
    sbit  DLC3_CAN1_TDT1R_bit at CAN1_TDT1R.B3;

sfr unsigned long   volatile CAN1_TDL1R           absolute 0x40006598;
    sbit  DATA30_CAN1_TDL1R_bit at CAN1_TDL1R.B24;
    sbit  DATA31_CAN1_TDL1R_bit at CAN1_TDL1R.B25;
    sbit  DATA32_CAN1_TDL1R_bit at CAN1_TDL1R.B26;
    sbit  DATA33_CAN1_TDL1R_bit at CAN1_TDL1R.B27;
    sbit  DATA34_CAN1_TDL1R_bit at CAN1_TDL1R.B28;
    sbit  DATA35_CAN1_TDL1R_bit at CAN1_TDL1R.B29;
    sbit  DATA36_CAN1_TDL1R_bit at CAN1_TDL1R.B30;
    sbit  DATA37_CAN1_TDL1R_bit at CAN1_TDL1R.B31;
    sbit  DATA20_CAN1_TDL1R_bit at CAN1_TDL1R.B16;
    sbit  DATA21_CAN1_TDL1R_bit at CAN1_TDL1R.B17;
    sbit  DATA22_CAN1_TDL1R_bit at CAN1_TDL1R.B18;
    sbit  DATA23_CAN1_TDL1R_bit at CAN1_TDL1R.B19;
    sbit  DATA24_CAN1_TDL1R_bit at CAN1_TDL1R.B20;
    sbit  DATA25_CAN1_TDL1R_bit at CAN1_TDL1R.B21;
    sbit  DATA26_CAN1_TDL1R_bit at CAN1_TDL1R.B22;
    sbit  DATA27_CAN1_TDL1R_bit at CAN1_TDL1R.B23;
    sbit  DATA10_CAN1_TDL1R_bit at CAN1_TDL1R.B8;
    sbit  DATA11_CAN1_TDL1R_bit at CAN1_TDL1R.B9;
    sbit  DATA12_CAN1_TDL1R_bit at CAN1_TDL1R.B10;
    sbit  DATA13_CAN1_TDL1R_bit at CAN1_TDL1R.B11;
    sbit  DATA14_CAN1_TDL1R_bit at CAN1_TDL1R.B12;
    sbit  DATA15_CAN1_TDL1R_bit at CAN1_TDL1R.B13;
    sbit  DATA16_CAN1_TDL1R_bit at CAN1_TDL1R.B14;
    sbit  DATA17_CAN1_TDL1R_bit at CAN1_TDL1R.B15;
    sbit  DATA00_CAN1_TDL1R_bit at CAN1_TDL1R.B0;
    sbit  DATA01_CAN1_TDL1R_bit at CAN1_TDL1R.B1;
    sbit  DATA02_CAN1_TDL1R_bit at CAN1_TDL1R.B2;
    sbit  DATA03_CAN1_TDL1R_bit at CAN1_TDL1R.B3;
    sbit  DATA04_CAN1_TDL1R_bit at CAN1_TDL1R.B4;
    sbit  DATA05_CAN1_TDL1R_bit at CAN1_TDL1R.B5;
    sbit  DATA06_CAN1_TDL1R_bit at CAN1_TDL1R.B6;
    sbit  DATA07_CAN1_TDL1R_bit at CAN1_TDL1R.B7;

sfr unsigned long   volatile CAN1_TDH1R           absolute 0x4000659C;
    sbit  DATA70_CAN1_TDH1R_bit at CAN1_TDH1R.B24;
    sbit  DATA71_CAN1_TDH1R_bit at CAN1_TDH1R.B25;
    sbit  DATA72_CAN1_TDH1R_bit at CAN1_TDH1R.B26;
    sbit  DATA73_CAN1_TDH1R_bit at CAN1_TDH1R.B27;
    sbit  DATA74_CAN1_TDH1R_bit at CAN1_TDH1R.B28;
    sbit  DATA75_CAN1_TDH1R_bit at CAN1_TDH1R.B29;
    sbit  DATA76_CAN1_TDH1R_bit at CAN1_TDH1R.B30;
    sbit  DATA77_CAN1_TDH1R_bit at CAN1_TDH1R.B31;
    sbit  DATA60_CAN1_TDH1R_bit at CAN1_TDH1R.B16;
    sbit  DATA61_CAN1_TDH1R_bit at CAN1_TDH1R.B17;
    sbit  DATA62_CAN1_TDH1R_bit at CAN1_TDH1R.B18;
    sbit  DATA63_CAN1_TDH1R_bit at CAN1_TDH1R.B19;
    sbit  DATA64_CAN1_TDH1R_bit at CAN1_TDH1R.B20;
    sbit  DATA65_CAN1_TDH1R_bit at CAN1_TDH1R.B21;
    sbit  DATA66_CAN1_TDH1R_bit at CAN1_TDH1R.B22;
    sbit  DATA67_CAN1_TDH1R_bit at CAN1_TDH1R.B23;
    sbit  DATA50_CAN1_TDH1R_bit at CAN1_TDH1R.B8;
    sbit  DATA51_CAN1_TDH1R_bit at CAN1_TDH1R.B9;
    sbit  DATA52_CAN1_TDH1R_bit at CAN1_TDH1R.B10;
    sbit  DATA53_CAN1_TDH1R_bit at CAN1_TDH1R.B11;
    sbit  DATA54_CAN1_TDH1R_bit at CAN1_TDH1R.B12;
    sbit  DATA55_CAN1_TDH1R_bit at CAN1_TDH1R.B13;
    sbit  DATA56_CAN1_TDH1R_bit at CAN1_TDH1R.B14;
    sbit  DATA57_CAN1_TDH1R_bit at CAN1_TDH1R.B15;
    sbit  DATA40_CAN1_TDH1R_bit at CAN1_TDH1R.B0;
    sbit  DATA41_CAN1_TDH1R_bit at CAN1_TDH1R.B1;
    sbit  DATA42_CAN1_TDH1R_bit at CAN1_TDH1R.B2;
    sbit  DATA43_CAN1_TDH1R_bit at CAN1_TDH1R.B3;
    sbit  DATA44_CAN1_TDH1R_bit at CAN1_TDH1R.B4;
    sbit  DATA45_CAN1_TDH1R_bit at CAN1_TDH1R.B5;
    sbit  DATA46_CAN1_TDH1R_bit at CAN1_TDH1R.B6;
    sbit  DATA47_CAN1_TDH1R_bit at CAN1_TDH1R.B7;

sfr unsigned long   volatile CAN1_TI2R            absolute 0x400065A0;
    sbit  STID0_CAN1_TI2R_bit at CAN1_TI2R.B21;
    sbit  STID1_CAN1_TI2R_bit at CAN1_TI2R.B22;
    sbit  STID2_CAN1_TI2R_bit at CAN1_TI2R.B23;
    sbit  STID3_CAN1_TI2R_bit at CAN1_TI2R.B24;
    sbit  STID4_CAN1_TI2R_bit at CAN1_TI2R.B25;
    sbit  STID5_CAN1_TI2R_bit at CAN1_TI2R.B26;
    sbit  STID6_CAN1_TI2R_bit at CAN1_TI2R.B27;
    sbit  STID7_CAN1_TI2R_bit at CAN1_TI2R.B28;
    sbit  STID8_CAN1_TI2R_bit at CAN1_TI2R.B29;
    sbit  STID9_CAN1_TI2R_bit at CAN1_TI2R.B30;
    sbit  STID10_CAN1_TI2R_bit at CAN1_TI2R.B31;
    sbit  EXID0_CAN1_TI2R_bit at CAN1_TI2R.B3;
    sbit  EXID1_CAN1_TI2R_bit at CAN1_TI2R.B4;
    sbit  EXID2_CAN1_TI2R_bit at CAN1_TI2R.B5;
    sbit  EXID3_CAN1_TI2R_bit at CAN1_TI2R.B6;
    sbit  EXID4_CAN1_TI2R_bit at CAN1_TI2R.B7;
    sbit  EXID5_CAN1_TI2R_bit at CAN1_TI2R.B8;
    sbit  EXID6_CAN1_TI2R_bit at CAN1_TI2R.B9;
    sbit  EXID7_CAN1_TI2R_bit at CAN1_TI2R.B10;
    sbit  EXID8_CAN1_TI2R_bit at CAN1_TI2R.B11;
    sbit  EXID9_CAN1_TI2R_bit at CAN1_TI2R.B12;
    sbit  EXID10_CAN1_TI2R_bit at CAN1_TI2R.B13;
    sbit  EXID11_CAN1_TI2R_bit at CAN1_TI2R.B14;
    sbit  EXID12_CAN1_TI2R_bit at CAN1_TI2R.B15;
    sbit  EXID13_CAN1_TI2R_bit at CAN1_TI2R.B16;
    sbit  EXID14_CAN1_TI2R_bit at CAN1_TI2R.B17;
    sbit  EXID15_CAN1_TI2R_bit at CAN1_TI2R.B18;
    sbit  EXID16_CAN1_TI2R_bit at CAN1_TI2R.B19;
    sbit  EXID17_CAN1_TI2R_bit at CAN1_TI2R.B20;
    sbit  IDE_CAN1_TI2R_bit at CAN1_TI2R.B2;
    sbit  RTR_CAN1_TI2R_bit at CAN1_TI2R.B1;
    sbit  TXRQ_CAN1_TI2R_bit at CAN1_TI2R.B0;

sfr unsigned long   volatile CAN1_TDT2R           absolute 0x400065A4;
    sbit  TIME0_CAN1_TDT2R_bit at CAN1_TDT2R.B16;
    sbit  TIME1_CAN1_TDT2R_bit at CAN1_TDT2R.B17;
    sbit  TIME2_CAN1_TDT2R_bit at CAN1_TDT2R.B18;
    sbit  TIME3_CAN1_TDT2R_bit at CAN1_TDT2R.B19;
    sbit  TIME4_CAN1_TDT2R_bit at CAN1_TDT2R.B20;
    sbit  TIME5_CAN1_TDT2R_bit at CAN1_TDT2R.B21;
    sbit  TIME6_CAN1_TDT2R_bit at CAN1_TDT2R.B22;
    sbit  TIME7_CAN1_TDT2R_bit at CAN1_TDT2R.B23;
    sbit  TIME8_CAN1_TDT2R_bit at CAN1_TDT2R.B24;
    sbit  TIME9_CAN1_TDT2R_bit at CAN1_TDT2R.B25;
    sbit  TIME10_CAN1_TDT2R_bit at CAN1_TDT2R.B26;
    sbit  TIME11_CAN1_TDT2R_bit at CAN1_TDT2R.B27;
    sbit  TIME12_CAN1_TDT2R_bit at CAN1_TDT2R.B28;
    sbit  TIME13_CAN1_TDT2R_bit at CAN1_TDT2R.B29;
    sbit  TIME14_CAN1_TDT2R_bit at CAN1_TDT2R.B30;
    sbit  TIME15_CAN1_TDT2R_bit at CAN1_TDT2R.B31;
    sbit  TGT_CAN1_TDT2R_bit at CAN1_TDT2R.B8;
    sbit  DLC0_CAN1_TDT2R_bit at CAN1_TDT2R.B0;
    sbit  DLC1_CAN1_TDT2R_bit at CAN1_TDT2R.B1;
    sbit  DLC2_CAN1_TDT2R_bit at CAN1_TDT2R.B2;
    sbit  DLC3_CAN1_TDT2R_bit at CAN1_TDT2R.B3;

sfr unsigned long   volatile CAN1_TDL2R           absolute 0x400065A8;
    sbit  DATA30_CAN1_TDL2R_bit at CAN1_TDL2R.B24;
    sbit  DATA31_CAN1_TDL2R_bit at CAN1_TDL2R.B25;
    sbit  DATA32_CAN1_TDL2R_bit at CAN1_TDL2R.B26;
    sbit  DATA33_CAN1_TDL2R_bit at CAN1_TDL2R.B27;
    sbit  DATA34_CAN1_TDL2R_bit at CAN1_TDL2R.B28;
    sbit  DATA35_CAN1_TDL2R_bit at CAN1_TDL2R.B29;
    sbit  DATA36_CAN1_TDL2R_bit at CAN1_TDL2R.B30;
    sbit  DATA37_CAN1_TDL2R_bit at CAN1_TDL2R.B31;
    sbit  DATA20_CAN1_TDL2R_bit at CAN1_TDL2R.B16;
    sbit  DATA21_CAN1_TDL2R_bit at CAN1_TDL2R.B17;
    sbit  DATA22_CAN1_TDL2R_bit at CAN1_TDL2R.B18;
    sbit  DATA23_CAN1_TDL2R_bit at CAN1_TDL2R.B19;
    sbit  DATA24_CAN1_TDL2R_bit at CAN1_TDL2R.B20;
    sbit  DATA25_CAN1_TDL2R_bit at CAN1_TDL2R.B21;
    sbit  DATA26_CAN1_TDL2R_bit at CAN1_TDL2R.B22;
    sbit  DATA27_CAN1_TDL2R_bit at CAN1_TDL2R.B23;
    sbit  DATA10_CAN1_TDL2R_bit at CAN1_TDL2R.B8;
    sbit  DATA11_CAN1_TDL2R_bit at CAN1_TDL2R.B9;
    sbit  DATA12_CAN1_TDL2R_bit at CAN1_TDL2R.B10;
    sbit  DATA13_CAN1_TDL2R_bit at CAN1_TDL2R.B11;
    sbit  DATA14_CAN1_TDL2R_bit at CAN1_TDL2R.B12;
    sbit  DATA15_CAN1_TDL2R_bit at CAN1_TDL2R.B13;
    sbit  DATA16_CAN1_TDL2R_bit at CAN1_TDL2R.B14;
    sbit  DATA17_CAN1_TDL2R_bit at CAN1_TDL2R.B15;
    sbit  DATA00_CAN1_TDL2R_bit at CAN1_TDL2R.B0;
    sbit  DATA01_CAN1_TDL2R_bit at CAN1_TDL2R.B1;
    sbit  DATA02_CAN1_TDL2R_bit at CAN1_TDL2R.B2;
    sbit  DATA03_CAN1_TDL2R_bit at CAN1_TDL2R.B3;
    sbit  DATA04_CAN1_TDL2R_bit at CAN1_TDL2R.B4;
    sbit  DATA05_CAN1_TDL2R_bit at CAN1_TDL2R.B5;
    sbit  DATA06_CAN1_TDL2R_bit at CAN1_TDL2R.B6;
    sbit  DATA07_CAN1_TDL2R_bit at CAN1_TDL2R.B7;

sfr unsigned long   volatile CAN1_TDH2R           absolute 0x400065AC;
    sbit  DATA70_CAN1_TDH2R_bit at CAN1_TDH2R.B24;
    sbit  DATA71_CAN1_TDH2R_bit at CAN1_TDH2R.B25;
    sbit  DATA72_CAN1_TDH2R_bit at CAN1_TDH2R.B26;
    sbit  DATA73_CAN1_TDH2R_bit at CAN1_TDH2R.B27;
    sbit  DATA74_CAN1_TDH2R_bit at CAN1_TDH2R.B28;
    sbit  DATA75_CAN1_TDH2R_bit at CAN1_TDH2R.B29;
    sbit  DATA76_CAN1_TDH2R_bit at CAN1_TDH2R.B30;
    sbit  DATA77_CAN1_TDH2R_bit at CAN1_TDH2R.B31;
    sbit  DATA60_CAN1_TDH2R_bit at CAN1_TDH2R.B16;
    sbit  DATA61_CAN1_TDH2R_bit at CAN1_TDH2R.B17;
    sbit  DATA62_CAN1_TDH2R_bit at CAN1_TDH2R.B18;
    sbit  DATA63_CAN1_TDH2R_bit at CAN1_TDH2R.B19;
    sbit  DATA64_CAN1_TDH2R_bit at CAN1_TDH2R.B20;
    sbit  DATA65_CAN1_TDH2R_bit at CAN1_TDH2R.B21;
    sbit  DATA66_CAN1_TDH2R_bit at CAN1_TDH2R.B22;
    sbit  DATA67_CAN1_TDH2R_bit at CAN1_TDH2R.B23;
    sbit  DATA50_CAN1_TDH2R_bit at CAN1_TDH2R.B8;
    sbit  DATA51_CAN1_TDH2R_bit at CAN1_TDH2R.B9;
    sbit  DATA52_CAN1_TDH2R_bit at CAN1_TDH2R.B10;
    sbit  DATA53_CAN1_TDH2R_bit at CAN1_TDH2R.B11;
    sbit  DATA54_CAN1_TDH2R_bit at CAN1_TDH2R.B12;
    sbit  DATA55_CAN1_TDH2R_bit at CAN1_TDH2R.B13;
    sbit  DATA56_CAN1_TDH2R_bit at CAN1_TDH2R.B14;
    sbit  DATA57_CAN1_TDH2R_bit at CAN1_TDH2R.B15;
    sbit  DATA40_CAN1_TDH2R_bit at CAN1_TDH2R.B0;
    sbit  DATA41_CAN1_TDH2R_bit at CAN1_TDH2R.B1;
    sbit  DATA42_CAN1_TDH2R_bit at CAN1_TDH2R.B2;
    sbit  DATA43_CAN1_TDH2R_bit at CAN1_TDH2R.B3;
    sbit  DATA44_CAN1_TDH2R_bit at CAN1_TDH2R.B4;
    sbit  DATA45_CAN1_TDH2R_bit at CAN1_TDH2R.B5;
    sbit  DATA46_CAN1_TDH2R_bit at CAN1_TDH2R.B6;
    sbit  DATA47_CAN1_TDH2R_bit at CAN1_TDH2R.B7;

sfr unsigned long   volatile CAN1_RI0R            absolute 0x400065B0;
    sbit  STID0_CAN1_RI0R_bit at CAN1_RI0R.B21;
    sbit  STID1_CAN1_RI0R_bit at CAN1_RI0R.B22;
    sbit  STID2_CAN1_RI0R_bit at CAN1_RI0R.B23;
    sbit  STID3_CAN1_RI0R_bit at CAN1_RI0R.B24;
    sbit  STID4_CAN1_RI0R_bit at CAN1_RI0R.B25;
    sbit  STID5_CAN1_RI0R_bit at CAN1_RI0R.B26;
    sbit  STID6_CAN1_RI0R_bit at CAN1_RI0R.B27;
    sbit  STID7_CAN1_RI0R_bit at CAN1_RI0R.B28;
    sbit  STID8_CAN1_RI0R_bit at CAN1_RI0R.B29;
    sbit  STID9_CAN1_RI0R_bit at CAN1_RI0R.B30;
    sbit  STID10_CAN1_RI0R_bit at CAN1_RI0R.B31;
    sbit  EXID0_CAN1_RI0R_bit at CAN1_RI0R.B3;
    sbit  EXID1_CAN1_RI0R_bit at CAN1_RI0R.B4;
    sbit  EXID2_CAN1_RI0R_bit at CAN1_RI0R.B5;
    sbit  EXID3_CAN1_RI0R_bit at CAN1_RI0R.B6;
    sbit  EXID4_CAN1_RI0R_bit at CAN1_RI0R.B7;
    sbit  EXID5_CAN1_RI0R_bit at CAN1_RI0R.B8;
    sbit  EXID6_CAN1_RI0R_bit at CAN1_RI0R.B9;
    sbit  EXID7_CAN1_RI0R_bit at CAN1_RI0R.B10;
    sbit  EXID8_CAN1_RI0R_bit at CAN1_RI0R.B11;
    sbit  EXID9_CAN1_RI0R_bit at CAN1_RI0R.B12;
    sbit  EXID10_CAN1_RI0R_bit at CAN1_RI0R.B13;
    sbit  EXID11_CAN1_RI0R_bit at CAN1_RI0R.B14;
    sbit  EXID12_CAN1_RI0R_bit at CAN1_RI0R.B15;
    sbit  EXID13_CAN1_RI0R_bit at CAN1_RI0R.B16;
    sbit  EXID14_CAN1_RI0R_bit at CAN1_RI0R.B17;
    sbit  EXID15_CAN1_RI0R_bit at CAN1_RI0R.B18;
    sbit  EXID16_CAN1_RI0R_bit at CAN1_RI0R.B19;
    sbit  EXID17_CAN1_RI0R_bit at CAN1_RI0R.B20;
    sbit  IDE_CAN1_RI0R_bit at CAN1_RI0R.B2;
    sbit  RTR_CAN1_RI0R_bit at CAN1_RI0R.B1;

sfr unsigned long   volatile CAN1_RDT0R           absolute 0x400065B4;
    sbit  TIME0_CAN1_RDT0R_bit at CAN1_RDT0R.B16;
    sbit  TIME1_CAN1_RDT0R_bit at CAN1_RDT0R.B17;
    sbit  TIME2_CAN1_RDT0R_bit at CAN1_RDT0R.B18;
    sbit  TIME3_CAN1_RDT0R_bit at CAN1_RDT0R.B19;
    sbit  TIME4_CAN1_RDT0R_bit at CAN1_RDT0R.B20;
    sbit  TIME5_CAN1_RDT0R_bit at CAN1_RDT0R.B21;
    sbit  TIME6_CAN1_RDT0R_bit at CAN1_RDT0R.B22;
    sbit  TIME7_CAN1_RDT0R_bit at CAN1_RDT0R.B23;
    sbit  TIME8_CAN1_RDT0R_bit at CAN1_RDT0R.B24;
    sbit  TIME9_CAN1_RDT0R_bit at CAN1_RDT0R.B25;
    sbit  TIME10_CAN1_RDT0R_bit at CAN1_RDT0R.B26;
    sbit  TIME11_CAN1_RDT0R_bit at CAN1_RDT0R.B27;
    sbit  TIME12_CAN1_RDT0R_bit at CAN1_RDT0R.B28;
    sbit  TIME13_CAN1_RDT0R_bit at CAN1_RDT0R.B29;
    sbit  TIME14_CAN1_RDT0R_bit at CAN1_RDT0R.B30;
    sbit  TIME15_CAN1_RDT0R_bit at CAN1_RDT0R.B31;
    const register unsigned short int FMI0 = 8;
    sbit  FMI0_bit at CAN1_RDT0R.B8;
    const register unsigned short int FMI1 = 9;
    sbit  FMI1_bit at CAN1_RDT0R.B9;
    const register unsigned short int FMI2 = 10;
    sbit  FMI2_bit at CAN1_RDT0R.B10;
    const register unsigned short int FMI3 = 11;
    sbit  FMI3_bit at CAN1_RDT0R.B11;
    const register unsigned short int FMI4 = 12;
    sbit  FMI4_bit at CAN1_RDT0R.B12;
    const register unsigned short int FMI5 = 13;
    sbit  FMI5_bit at CAN1_RDT0R.B13;
    const register unsigned short int FMI6 = 14;
    sbit  FMI6_bit at CAN1_RDT0R.B14;
    const register unsigned short int FMI7 = 15;
    sbit  FMI7_bit at CAN1_RDT0R.B15;
    sbit  DLC0_CAN1_RDT0R_bit at CAN1_RDT0R.B0;
    sbit  DLC1_CAN1_RDT0R_bit at CAN1_RDT0R.B1;
    sbit  DLC2_CAN1_RDT0R_bit at CAN1_RDT0R.B2;
    sbit  DLC3_CAN1_RDT0R_bit at CAN1_RDT0R.B3;

sfr unsigned long   volatile CAN1_RDL0R           absolute 0x400065B8;
    sbit  DATA30_CAN1_RDL0R_bit at CAN1_RDL0R.B24;
    sbit  DATA31_CAN1_RDL0R_bit at CAN1_RDL0R.B25;
    sbit  DATA32_CAN1_RDL0R_bit at CAN1_RDL0R.B26;
    sbit  DATA33_CAN1_RDL0R_bit at CAN1_RDL0R.B27;
    sbit  DATA34_CAN1_RDL0R_bit at CAN1_RDL0R.B28;
    sbit  DATA35_CAN1_RDL0R_bit at CAN1_RDL0R.B29;
    sbit  DATA36_CAN1_RDL0R_bit at CAN1_RDL0R.B30;
    sbit  DATA37_CAN1_RDL0R_bit at CAN1_RDL0R.B31;
    sbit  DATA20_CAN1_RDL0R_bit at CAN1_RDL0R.B16;
    sbit  DATA21_CAN1_RDL0R_bit at CAN1_RDL0R.B17;
    sbit  DATA22_CAN1_RDL0R_bit at CAN1_RDL0R.B18;
    sbit  DATA23_CAN1_RDL0R_bit at CAN1_RDL0R.B19;
    sbit  DATA24_CAN1_RDL0R_bit at CAN1_RDL0R.B20;
    sbit  DATA25_CAN1_RDL0R_bit at CAN1_RDL0R.B21;
    sbit  DATA26_CAN1_RDL0R_bit at CAN1_RDL0R.B22;
    sbit  DATA27_CAN1_RDL0R_bit at CAN1_RDL0R.B23;
    sbit  DATA10_CAN1_RDL0R_bit at CAN1_RDL0R.B8;
    sbit  DATA11_CAN1_RDL0R_bit at CAN1_RDL0R.B9;
    sbit  DATA12_CAN1_RDL0R_bit at CAN1_RDL0R.B10;
    sbit  DATA13_CAN1_RDL0R_bit at CAN1_RDL0R.B11;
    sbit  DATA14_CAN1_RDL0R_bit at CAN1_RDL0R.B12;
    sbit  DATA15_CAN1_RDL0R_bit at CAN1_RDL0R.B13;
    sbit  DATA16_CAN1_RDL0R_bit at CAN1_RDL0R.B14;
    sbit  DATA17_CAN1_RDL0R_bit at CAN1_RDL0R.B15;
    sbit  DATA00_CAN1_RDL0R_bit at CAN1_RDL0R.B0;
    sbit  DATA01_CAN1_RDL0R_bit at CAN1_RDL0R.B1;
    sbit  DATA02_CAN1_RDL0R_bit at CAN1_RDL0R.B2;
    sbit  DATA03_CAN1_RDL0R_bit at CAN1_RDL0R.B3;
    sbit  DATA04_CAN1_RDL0R_bit at CAN1_RDL0R.B4;
    sbit  DATA05_CAN1_RDL0R_bit at CAN1_RDL0R.B5;
    sbit  DATA06_CAN1_RDL0R_bit at CAN1_RDL0R.B6;
    sbit  DATA07_CAN1_RDL0R_bit at CAN1_RDL0R.B7;

sfr unsigned long   volatile CAN1_RDH0R           absolute 0x400065BC;
    sbit  DATA70_CAN1_RDH0R_bit at CAN1_RDH0R.B24;
    sbit  DATA71_CAN1_RDH0R_bit at CAN1_RDH0R.B25;
    sbit  DATA72_CAN1_RDH0R_bit at CAN1_RDH0R.B26;
    sbit  DATA73_CAN1_RDH0R_bit at CAN1_RDH0R.B27;
    sbit  DATA74_CAN1_RDH0R_bit at CAN1_RDH0R.B28;
    sbit  DATA75_CAN1_RDH0R_bit at CAN1_RDH0R.B29;
    sbit  DATA76_CAN1_RDH0R_bit at CAN1_RDH0R.B30;
    sbit  DATA77_CAN1_RDH0R_bit at CAN1_RDH0R.B31;
    sbit  DATA60_CAN1_RDH0R_bit at CAN1_RDH0R.B16;
    sbit  DATA61_CAN1_RDH0R_bit at CAN1_RDH0R.B17;
    sbit  DATA62_CAN1_RDH0R_bit at CAN1_RDH0R.B18;
    sbit  DATA63_CAN1_RDH0R_bit at CAN1_RDH0R.B19;
    sbit  DATA64_CAN1_RDH0R_bit at CAN1_RDH0R.B20;
    sbit  DATA65_CAN1_RDH0R_bit at CAN1_RDH0R.B21;
    sbit  DATA66_CAN1_RDH0R_bit at CAN1_RDH0R.B22;
    sbit  DATA67_CAN1_RDH0R_bit at CAN1_RDH0R.B23;
    sbit  DATA50_CAN1_RDH0R_bit at CAN1_RDH0R.B8;
    sbit  DATA51_CAN1_RDH0R_bit at CAN1_RDH0R.B9;
    sbit  DATA52_CAN1_RDH0R_bit at CAN1_RDH0R.B10;
    sbit  DATA53_CAN1_RDH0R_bit at CAN1_RDH0R.B11;
    sbit  DATA54_CAN1_RDH0R_bit at CAN1_RDH0R.B12;
    sbit  DATA55_CAN1_RDH0R_bit at CAN1_RDH0R.B13;
    sbit  DATA56_CAN1_RDH0R_bit at CAN1_RDH0R.B14;
    sbit  DATA57_CAN1_RDH0R_bit at CAN1_RDH0R.B15;
    sbit  DATA40_CAN1_RDH0R_bit at CAN1_RDH0R.B0;
    sbit  DATA41_CAN1_RDH0R_bit at CAN1_RDH0R.B1;
    sbit  DATA42_CAN1_RDH0R_bit at CAN1_RDH0R.B2;
    sbit  DATA43_CAN1_RDH0R_bit at CAN1_RDH0R.B3;
    sbit  DATA44_CAN1_RDH0R_bit at CAN1_RDH0R.B4;
    sbit  DATA45_CAN1_RDH0R_bit at CAN1_RDH0R.B5;
    sbit  DATA46_CAN1_RDH0R_bit at CAN1_RDH0R.B6;
    sbit  DATA47_CAN1_RDH0R_bit at CAN1_RDH0R.B7;

sfr unsigned long   volatile CAN1_RI1R            absolute 0x400065C0;
    sbit  STID0_CAN1_RI1R_bit at CAN1_RI1R.B21;
    sbit  STID1_CAN1_RI1R_bit at CAN1_RI1R.B22;
    sbit  STID2_CAN1_RI1R_bit at CAN1_RI1R.B23;
    sbit  STID3_CAN1_RI1R_bit at CAN1_RI1R.B24;
    sbit  STID4_CAN1_RI1R_bit at CAN1_RI1R.B25;
    sbit  STID5_CAN1_RI1R_bit at CAN1_RI1R.B26;
    sbit  STID6_CAN1_RI1R_bit at CAN1_RI1R.B27;
    sbit  STID7_CAN1_RI1R_bit at CAN1_RI1R.B28;
    sbit  STID8_CAN1_RI1R_bit at CAN1_RI1R.B29;
    sbit  STID9_CAN1_RI1R_bit at CAN1_RI1R.B30;
    sbit  STID10_CAN1_RI1R_bit at CAN1_RI1R.B31;
    sbit  EXID0_CAN1_RI1R_bit at CAN1_RI1R.B3;
    sbit  EXID1_CAN1_RI1R_bit at CAN1_RI1R.B4;
    sbit  EXID2_CAN1_RI1R_bit at CAN1_RI1R.B5;
    sbit  EXID3_CAN1_RI1R_bit at CAN1_RI1R.B6;
    sbit  EXID4_CAN1_RI1R_bit at CAN1_RI1R.B7;
    sbit  EXID5_CAN1_RI1R_bit at CAN1_RI1R.B8;
    sbit  EXID6_CAN1_RI1R_bit at CAN1_RI1R.B9;
    sbit  EXID7_CAN1_RI1R_bit at CAN1_RI1R.B10;
    sbit  EXID8_CAN1_RI1R_bit at CAN1_RI1R.B11;
    sbit  EXID9_CAN1_RI1R_bit at CAN1_RI1R.B12;
    sbit  EXID10_CAN1_RI1R_bit at CAN1_RI1R.B13;
    sbit  EXID11_CAN1_RI1R_bit at CAN1_RI1R.B14;
    sbit  EXID12_CAN1_RI1R_bit at CAN1_RI1R.B15;
    sbit  EXID13_CAN1_RI1R_bit at CAN1_RI1R.B16;
    sbit  EXID14_CAN1_RI1R_bit at CAN1_RI1R.B17;
    sbit  EXID15_CAN1_RI1R_bit at CAN1_RI1R.B18;
    sbit  EXID16_CAN1_RI1R_bit at CAN1_RI1R.B19;
    sbit  EXID17_CAN1_RI1R_bit at CAN1_RI1R.B20;
    sbit  IDE_CAN1_RI1R_bit at CAN1_RI1R.B2;
    sbit  RTR_CAN1_RI1R_bit at CAN1_RI1R.B1;

sfr unsigned long   volatile CAN1_RDT1R           absolute 0x400065C4;
    sbit  TIME0_CAN1_RDT1R_bit at CAN1_RDT1R.B16;
    sbit  TIME1_CAN1_RDT1R_bit at CAN1_RDT1R.B17;
    sbit  TIME2_CAN1_RDT1R_bit at CAN1_RDT1R.B18;
    sbit  TIME3_CAN1_RDT1R_bit at CAN1_RDT1R.B19;
    sbit  TIME4_CAN1_RDT1R_bit at CAN1_RDT1R.B20;
    sbit  TIME5_CAN1_RDT1R_bit at CAN1_RDT1R.B21;
    sbit  TIME6_CAN1_RDT1R_bit at CAN1_RDT1R.B22;
    sbit  TIME7_CAN1_RDT1R_bit at CAN1_RDT1R.B23;
    sbit  TIME8_CAN1_RDT1R_bit at CAN1_RDT1R.B24;
    sbit  TIME9_CAN1_RDT1R_bit at CAN1_RDT1R.B25;
    sbit  TIME10_CAN1_RDT1R_bit at CAN1_RDT1R.B26;
    sbit  TIME11_CAN1_RDT1R_bit at CAN1_RDT1R.B27;
    sbit  TIME12_CAN1_RDT1R_bit at CAN1_RDT1R.B28;
    sbit  TIME13_CAN1_RDT1R_bit at CAN1_RDT1R.B29;
    sbit  TIME14_CAN1_RDT1R_bit at CAN1_RDT1R.B30;
    sbit  TIME15_CAN1_RDT1R_bit at CAN1_RDT1R.B31;
    sbit  FMI0_CAN1_RDT1R_bit at CAN1_RDT1R.B8;
    sbit  FMI1_CAN1_RDT1R_bit at CAN1_RDT1R.B9;
    sbit  FMI2_CAN1_RDT1R_bit at CAN1_RDT1R.B10;
    sbit  FMI3_CAN1_RDT1R_bit at CAN1_RDT1R.B11;
    sbit  FMI4_CAN1_RDT1R_bit at CAN1_RDT1R.B12;
    sbit  FMI5_CAN1_RDT1R_bit at CAN1_RDT1R.B13;
    sbit  FMI6_CAN1_RDT1R_bit at CAN1_RDT1R.B14;
    sbit  FMI7_CAN1_RDT1R_bit at CAN1_RDT1R.B15;
    sbit  DLC0_CAN1_RDT1R_bit at CAN1_RDT1R.B0;
    sbit  DLC1_CAN1_RDT1R_bit at CAN1_RDT1R.B1;
    sbit  DLC2_CAN1_RDT1R_bit at CAN1_RDT1R.B2;
    sbit  DLC3_CAN1_RDT1R_bit at CAN1_RDT1R.B3;

sfr unsigned long   volatile CAN1_RDL1R           absolute 0x400065C8;
    sbit  DATA30_CAN1_RDL1R_bit at CAN1_RDL1R.B24;
    sbit  DATA31_CAN1_RDL1R_bit at CAN1_RDL1R.B25;
    sbit  DATA32_CAN1_RDL1R_bit at CAN1_RDL1R.B26;
    sbit  DATA33_CAN1_RDL1R_bit at CAN1_RDL1R.B27;
    sbit  DATA34_CAN1_RDL1R_bit at CAN1_RDL1R.B28;
    sbit  DATA35_CAN1_RDL1R_bit at CAN1_RDL1R.B29;
    sbit  DATA36_CAN1_RDL1R_bit at CAN1_RDL1R.B30;
    sbit  DATA37_CAN1_RDL1R_bit at CAN1_RDL1R.B31;
    sbit  DATA20_CAN1_RDL1R_bit at CAN1_RDL1R.B16;
    sbit  DATA21_CAN1_RDL1R_bit at CAN1_RDL1R.B17;
    sbit  DATA22_CAN1_RDL1R_bit at CAN1_RDL1R.B18;
    sbit  DATA23_CAN1_RDL1R_bit at CAN1_RDL1R.B19;
    sbit  DATA24_CAN1_RDL1R_bit at CAN1_RDL1R.B20;
    sbit  DATA25_CAN1_RDL1R_bit at CAN1_RDL1R.B21;
    sbit  DATA26_CAN1_RDL1R_bit at CAN1_RDL1R.B22;
    sbit  DATA27_CAN1_RDL1R_bit at CAN1_RDL1R.B23;
    sbit  DATA10_CAN1_RDL1R_bit at CAN1_RDL1R.B8;
    sbit  DATA11_CAN1_RDL1R_bit at CAN1_RDL1R.B9;
    sbit  DATA12_CAN1_RDL1R_bit at CAN1_RDL1R.B10;
    sbit  DATA13_CAN1_RDL1R_bit at CAN1_RDL1R.B11;
    sbit  DATA14_CAN1_RDL1R_bit at CAN1_RDL1R.B12;
    sbit  DATA15_CAN1_RDL1R_bit at CAN1_RDL1R.B13;
    sbit  DATA16_CAN1_RDL1R_bit at CAN1_RDL1R.B14;
    sbit  DATA17_CAN1_RDL1R_bit at CAN1_RDL1R.B15;
    sbit  DATA00_CAN1_RDL1R_bit at CAN1_RDL1R.B0;
    sbit  DATA01_CAN1_RDL1R_bit at CAN1_RDL1R.B1;
    sbit  DATA02_CAN1_RDL1R_bit at CAN1_RDL1R.B2;
    sbit  DATA03_CAN1_RDL1R_bit at CAN1_RDL1R.B3;
    sbit  DATA04_CAN1_RDL1R_bit at CAN1_RDL1R.B4;
    sbit  DATA05_CAN1_RDL1R_bit at CAN1_RDL1R.B5;
    sbit  DATA06_CAN1_RDL1R_bit at CAN1_RDL1R.B6;
    sbit  DATA07_CAN1_RDL1R_bit at CAN1_RDL1R.B7;

sfr unsigned long   volatile CAN1_RDH1R           absolute 0x400065CC;
    sbit  DATA70_CAN1_RDH1R_bit at CAN1_RDH1R.B24;
    sbit  DATA71_CAN1_RDH1R_bit at CAN1_RDH1R.B25;
    sbit  DATA72_CAN1_RDH1R_bit at CAN1_RDH1R.B26;
    sbit  DATA73_CAN1_RDH1R_bit at CAN1_RDH1R.B27;
    sbit  DATA74_CAN1_RDH1R_bit at CAN1_RDH1R.B28;
    sbit  DATA75_CAN1_RDH1R_bit at CAN1_RDH1R.B29;
    sbit  DATA76_CAN1_RDH1R_bit at CAN1_RDH1R.B30;
    sbit  DATA77_CAN1_RDH1R_bit at CAN1_RDH1R.B31;
    sbit  DATA60_CAN1_RDH1R_bit at CAN1_RDH1R.B16;
    sbit  DATA61_CAN1_RDH1R_bit at CAN1_RDH1R.B17;
    sbit  DATA62_CAN1_RDH1R_bit at CAN1_RDH1R.B18;
    sbit  DATA63_CAN1_RDH1R_bit at CAN1_RDH1R.B19;
    sbit  DATA64_CAN1_RDH1R_bit at CAN1_RDH1R.B20;
    sbit  DATA65_CAN1_RDH1R_bit at CAN1_RDH1R.B21;
    sbit  DATA66_CAN1_RDH1R_bit at CAN1_RDH1R.B22;
    sbit  DATA67_CAN1_RDH1R_bit at CAN1_RDH1R.B23;
    sbit  DATA50_CAN1_RDH1R_bit at CAN1_RDH1R.B8;
    sbit  DATA51_CAN1_RDH1R_bit at CAN1_RDH1R.B9;
    sbit  DATA52_CAN1_RDH1R_bit at CAN1_RDH1R.B10;
    sbit  DATA53_CAN1_RDH1R_bit at CAN1_RDH1R.B11;
    sbit  DATA54_CAN1_RDH1R_bit at CAN1_RDH1R.B12;
    sbit  DATA55_CAN1_RDH1R_bit at CAN1_RDH1R.B13;
    sbit  DATA56_CAN1_RDH1R_bit at CAN1_RDH1R.B14;
    sbit  DATA57_CAN1_RDH1R_bit at CAN1_RDH1R.B15;
    sbit  DATA40_CAN1_RDH1R_bit at CAN1_RDH1R.B0;
    sbit  DATA41_CAN1_RDH1R_bit at CAN1_RDH1R.B1;
    sbit  DATA42_CAN1_RDH1R_bit at CAN1_RDH1R.B2;
    sbit  DATA43_CAN1_RDH1R_bit at CAN1_RDH1R.B3;
    sbit  DATA44_CAN1_RDH1R_bit at CAN1_RDH1R.B4;
    sbit  DATA45_CAN1_RDH1R_bit at CAN1_RDH1R.B5;
    sbit  DATA46_CAN1_RDH1R_bit at CAN1_RDH1R.B6;
    sbit  DATA47_CAN1_RDH1R_bit at CAN1_RDH1R.B7;

sfr unsigned long   volatile CAN1_FMR             absolute 0x40006600;
    const register unsigned short int CAN2SB0 = 8;
    sbit  CAN2SB0_bit at CAN1_FMR.B8;
    const register unsigned short int CAN2SB1 = 9;
    sbit  CAN2SB1_bit at CAN1_FMR.B9;
    const register unsigned short int CAN2SB2 = 10;
    sbit  CAN2SB2_bit at CAN1_FMR.B10;
    const register unsigned short int CAN2SB3 = 11;
    sbit  CAN2SB3_bit at CAN1_FMR.B11;
    const register unsigned short int CAN2SB4 = 12;
    sbit  CAN2SB4_bit at CAN1_FMR.B12;
    const register unsigned short int CAN2SB5 = 13;
    sbit  CAN2SB5_bit at CAN1_FMR.B13;
    const register unsigned short int FINIT = 0;
    sbit  FINIT_bit at CAN1_FMR.B0;

sfr unsigned long   volatile CAN1_FM1R            absolute 0x40006604;
    const register unsigned short int FBM0 = 0;
    sbit  FBM0_bit at CAN1_FM1R.B0;
    const register unsigned short int FBM1 = 1;
    sbit  FBM1_bit at CAN1_FM1R.B1;
    const register unsigned short int FBM2 = 2;
    sbit  FBM2_bit at CAN1_FM1R.B2;
    const register unsigned short int FBM3 = 3;
    sbit  FBM3_bit at CAN1_FM1R.B3;
    const register unsigned short int FBM4 = 4;
    sbit  FBM4_bit at CAN1_FM1R.B4;
    const register unsigned short int FBM5 = 5;
    sbit  FBM5_bit at CAN1_FM1R.B5;
    const register unsigned short int FBM6 = 6;
    sbit  FBM6_bit at CAN1_FM1R.B6;
    const register unsigned short int FBM7 = 7;
    sbit  FBM7_bit at CAN1_FM1R.B7;
    const register unsigned short int FBM8 = 8;
    sbit  FBM8_bit at CAN1_FM1R.B8;
    const register unsigned short int FBM9 = 9;
    sbit  FBM9_bit at CAN1_FM1R.B9;
    const register unsigned short int FBM10 = 10;
    sbit  FBM10_bit at CAN1_FM1R.B10;
    const register unsigned short int FBM11 = 11;
    sbit  FBM11_bit at CAN1_FM1R.B11;
    const register unsigned short int FBM12 = 12;
    sbit  FBM12_bit at CAN1_FM1R.B12;
    const register unsigned short int FBM13 = 13;
    sbit  FBM13_bit at CAN1_FM1R.B13;
    const register unsigned short int FBM14 = 14;
    sbit  FBM14_bit at CAN1_FM1R.B14;
    const register unsigned short int FBM15 = 15;
    sbit  FBM15_bit at CAN1_FM1R.B15;
    const register unsigned short int FBM16 = 16;
    sbit  FBM16_bit at CAN1_FM1R.B16;
    const register unsigned short int FBM17 = 17;
    sbit  FBM17_bit at CAN1_FM1R.B17;
    const register unsigned short int FBM18 = 18;
    sbit  FBM18_bit at CAN1_FM1R.B18;
    const register unsigned short int FBM19 = 19;
    sbit  FBM19_bit at CAN1_FM1R.B19;
    const register unsigned short int FBM20 = 20;
    sbit  FBM20_bit at CAN1_FM1R.B20;
    const register unsigned short int FBM21 = 21;
    sbit  FBM21_bit at CAN1_FM1R.B21;
    const register unsigned short int FBM22 = 22;
    sbit  FBM22_bit at CAN1_FM1R.B22;
    const register unsigned short int FBM23 = 23;
    sbit  FBM23_bit at CAN1_FM1R.B23;
    const register unsigned short int FBM24 = 24;
    sbit  FBM24_bit at CAN1_FM1R.B24;
    const register unsigned short int FBM25 = 25;
    sbit  FBM25_bit at CAN1_FM1R.B25;
    const register unsigned short int FBM26 = 26;
    sbit  FBM26_bit at CAN1_FM1R.B26;
    const register unsigned short int FBM27 = 27;
    sbit  FBM27_bit at CAN1_FM1R.B27;

sfr unsigned long   volatile CAN1_FS1R            absolute 0x4000660C;
    const register unsigned short int FSC0 = 0;
    sbit  FSC0_bit at CAN1_FS1R.B0;
    const register unsigned short int FSC1 = 1;
    sbit  FSC1_bit at CAN1_FS1R.B1;
    const register unsigned short int FSC2 = 2;
    sbit  FSC2_bit at CAN1_FS1R.B2;
    const register unsigned short int FSC3 = 3;
    sbit  FSC3_bit at CAN1_FS1R.B3;
    const register unsigned short int FSC4 = 4;
    sbit  FSC4_bit at CAN1_FS1R.B4;
    const register unsigned short int FSC5 = 5;
    sbit  FSC5_bit at CAN1_FS1R.B5;
    const register unsigned short int FSC6 = 6;
    sbit  FSC6_bit at CAN1_FS1R.B6;
    const register unsigned short int FSC7 = 7;
    sbit  FSC7_bit at CAN1_FS1R.B7;
    const register unsigned short int FSC8 = 8;
    sbit  FSC8_bit at CAN1_FS1R.B8;
    const register unsigned short int FSC9 = 9;
    sbit  FSC9_bit at CAN1_FS1R.B9;
    const register unsigned short int FSC10 = 10;
    sbit  FSC10_bit at CAN1_FS1R.B10;
    const register unsigned short int FSC11 = 11;
    sbit  FSC11_bit at CAN1_FS1R.B11;
    const register unsigned short int FSC12 = 12;
    sbit  FSC12_bit at CAN1_FS1R.B12;
    const register unsigned short int FSC13 = 13;
    sbit  FSC13_bit at CAN1_FS1R.B13;
    const register unsigned short int FSC14 = 14;
    sbit  FSC14_bit at CAN1_FS1R.B14;
    const register unsigned short int FSC15 = 15;
    sbit  FSC15_bit at CAN1_FS1R.B15;
    const register unsigned short int FSC16 = 16;
    sbit  FSC16_bit at CAN1_FS1R.B16;
    const register unsigned short int FSC17 = 17;
    sbit  FSC17_bit at CAN1_FS1R.B17;
    const register unsigned short int FSC18 = 18;
    sbit  FSC18_bit at CAN1_FS1R.B18;
    const register unsigned short int FSC19 = 19;
    sbit  FSC19_bit at CAN1_FS1R.B19;
    const register unsigned short int FSC20 = 20;
    sbit  FSC20_bit at CAN1_FS1R.B20;
    const register unsigned short int FSC21 = 21;
    sbit  FSC21_bit at CAN1_FS1R.B21;
    const register unsigned short int FSC22 = 22;
    sbit  FSC22_bit at CAN1_FS1R.B22;
    const register unsigned short int FSC23 = 23;
    sbit  FSC23_bit at CAN1_FS1R.B23;
    const register unsigned short int FSC24 = 24;
    sbit  FSC24_bit at CAN1_FS1R.B24;
    const register unsigned short int FSC25 = 25;
    sbit  FSC25_bit at CAN1_FS1R.B25;
    const register unsigned short int FSC26 = 26;
    sbit  FSC26_bit at CAN1_FS1R.B26;
    const register unsigned short int FSC27 = 27;
    sbit  FSC27_bit at CAN1_FS1R.B27;

sfr unsigned long   volatile CAN1_FFA1R           absolute 0x40006614;
    const register unsigned short int FFA0 = 0;
    sbit  FFA0_bit at CAN1_FFA1R.B0;
    const register unsigned short int FFA1 = 1;
    sbit  FFA1_bit at CAN1_FFA1R.B1;
    const register unsigned short int FFA2 = 2;
    sbit  FFA2_bit at CAN1_FFA1R.B2;
    const register unsigned short int FFA3 = 3;
    sbit  FFA3_bit at CAN1_FFA1R.B3;
    const register unsigned short int FFA4 = 4;
    sbit  FFA4_bit at CAN1_FFA1R.B4;
    const register unsigned short int FFA5 = 5;
    sbit  FFA5_bit at CAN1_FFA1R.B5;
    const register unsigned short int FFA6 = 6;
    sbit  FFA6_bit at CAN1_FFA1R.B6;
    const register unsigned short int FFA7 = 7;
    sbit  FFA7_bit at CAN1_FFA1R.B7;
    const register unsigned short int FFA8 = 8;
    sbit  FFA8_bit at CAN1_FFA1R.B8;
    const register unsigned short int FFA9 = 9;
    sbit  FFA9_bit at CAN1_FFA1R.B9;
    const register unsigned short int FFA10 = 10;
    sbit  FFA10_bit at CAN1_FFA1R.B10;
    const register unsigned short int FFA11 = 11;
    sbit  FFA11_bit at CAN1_FFA1R.B11;
    const register unsigned short int FFA12 = 12;
    sbit  FFA12_bit at CAN1_FFA1R.B12;
    const register unsigned short int FFA13 = 13;
    sbit  FFA13_bit at CAN1_FFA1R.B13;
    const register unsigned short int FFA14 = 14;
    sbit  FFA14_bit at CAN1_FFA1R.B14;
    const register unsigned short int FFA15 = 15;
    sbit  FFA15_bit at CAN1_FFA1R.B15;
    const register unsigned short int FFA16 = 16;
    sbit  FFA16_bit at CAN1_FFA1R.B16;
    const register unsigned short int FFA17 = 17;
    sbit  FFA17_bit at CAN1_FFA1R.B17;
    const register unsigned short int FFA18 = 18;
    sbit  FFA18_bit at CAN1_FFA1R.B18;
    const register unsigned short int FFA19 = 19;
    sbit  FFA19_bit at CAN1_FFA1R.B19;
    const register unsigned short int FFA20 = 20;
    sbit  FFA20_bit at CAN1_FFA1R.B20;
    const register unsigned short int FFA21 = 21;
    sbit  FFA21_bit at CAN1_FFA1R.B21;
    const register unsigned short int FFA22 = 22;
    sbit  FFA22_bit at CAN1_FFA1R.B22;
    const register unsigned short int FFA23 = 23;
    sbit  FFA23_bit at CAN1_FFA1R.B23;
    const register unsigned short int FFA24 = 24;
    sbit  FFA24_bit at CAN1_FFA1R.B24;
    const register unsigned short int FFA25 = 25;
    sbit  FFA25_bit at CAN1_FFA1R.B25;
    const register unsigned short int FFA26 = 26;
    sbit  FFA26_bit at CAN1_FFA1R.B26;
    const register unsigned short int FFA27 = 27;
    sbit  FFA27_bit at CAN1_FFA1R.B27;

sfr unsigned long   volatile CAN1_FA1R            absolute 0x4000661C;
    const register unsigned short int FACT0 = 0;
    sbit  FACT0_bit at CAN1_FA1R.B0;
    const register unsigned short int FACT1 = 1;
    sbit  FACT1_bit at CAN1_FA1R.B1;
    const register unsigned short int FACT2 = 2;
    sbit  FACT2_bit at CAN1_FA1R.B2;
    const register unsigned short int FACT3 = 3;
    sbit  FACT3_bit at CAN1_FA1R.B3;
    const register unsigned short int FACT4 = 4;
    sbit  FACT4_bit at CAN1_FA1R.B4;
    const register unsigned short int FACT5 = 5;
    sbit  FACT5_bit at CAN1_FA1R.B5;
    const register unsigned short int FACT6 = 6;
    sbit  FACT6_bit at CAN1_FA1R.B6;
    const register unsigned short int FACT7 = 7;
    sbit  FACT7_bit at CAN1_FA1R.B7;
    const register unsigned short int FACT8 = 8;
    sbit  FACT8_bit at CAN1_FA1R.B8;
    const register unsigned short int FACT9 = 9;
    sbit  FACT9_bit at CAN1_FA1R.B9;
    const register unsigned short int FACT10 = 10;
    sbit  FACT10_bit at CAN1_FA1R.B10;
    const register unsigned short int FACT11 = 11;
    sbit  FACT11_bit at CAN1_FA1R.B11;
    const register unsigned short int FACT12 = 12;
    sbit  FACT12_bit at CAN1_FA1R.B12;
    const register unsigned short int FACT13 = 13;
    sbit  FACT13_bit at CAN1_FA1R.B13;
    const register unsigned short int FACT14 = 14;
    sbit  FACT14_bit at CAN1_FA1R.B14;
    const register unsigned short int FACT15 = 15;
    sbit  FACT15_bit at CAN1_FA1R.B15;
    const register unsigned short int FACT16 = 16;
    sbit  FACT16_bit at CAN1_FA1R.B16;
    const register unsigned short int FACT17 = 17;
    sbit  FACT17_bit at CAN1_FA1R.B17;
    const register unsigned short int FACT18 = 18;
    sbit  FACT18_bit at CAN1_FA1R.B18;
    const register unsigned short int FACT19 = 19;
    sbit  FACT19_bit at CAN1_FA1R.B19;
    const register unsigned short int FACT20 = 20;
    sbit  FACT20_bit at CAN1_FA1R.B20;
    const register unsigned short int FACT21 = 21;
    sbit  FACT21_bit at CAN1_FA1R.B21;
    const register unsigned short int FACT22 = 22;
    sbit  FACT22_bit at CAN1_FA1R.B22;
    const register unsigned short int FACT23 = 23;
    sbit  FACT23_bit at CAN1_FA1R.B23;
    const register unsigned short int FACT24 = 24;
    sbit  FACT24_bit at CAN1_FA1R.B24;
    const register unsigned short int FACT25 = 25;
    sbit  FACT25_bit at CAN1_FA1R.B25;
    const register unsigned short int FACT26 = 26;
    sbit  FACT26_bit at CAN1_FA1R.B26;
    const register unsigned short int FACT27 = 27;
    sbit  FACT27_bit at CAN1_FA1R.B27;

sfr unsigned long   volatile CAN1_F0R1            absolute 0x40006640;
    const register unsigned short int FB0 = 0;
    sbit  FB0_bit at CAN1_F0R1.B0;
    const register unsigned short int FB1 = 1;
    sbit  FB1_bit at CAN1_F0R1.B1;
    const register unsigned short int FB2 = 2;
    sbit  FB2_bit at CAN1_F0R1.B2;
    const register unsigned short int FB3 = 3;
    sbit  FB3_bit at CAN1_F0R1.B3;
    const register unsigned short int FB4 = 4;
    sbit  FB4_bit at CAN1_F0R1.B4;
    const register unsigned short int FB5 = 5;
    sbit  FB5_bit at CAN1_F0R1.B5;
    const register unsigned short int FB6 = 6;
    sbit  FB6_bit at CAN1_F0R1.B6;
    const register unsigned short int FB7 = 7;
    sbit  FB7_bit at CAN1_F0R1.B7;
    const register unsigned short int FB8 = 8;
    sbit  FB8_bit at CAN1_F0R1.B8;
    const register unsigned short int FB9 = 9;
    sbit  FB9_bit at CAN1_F0R1.B9;
    const register unsigned short int FB10 = 10;
    sbit  FB10_bit at CAN1_F0R1.B10;
    const register unsigned short int FB11 = 11;
    sbit  FB11_bit at CAN1_F0R1.B11;
    const register unsigned short int FB12 = 12;
    sbit  FB12_bit at CAN1_F0R1.B12;
    const register unsigned short int FB13 = 13;
    sbit  FB13_bit at CAN1_F0R1.B13;
    const register unsigned short int FB14 = 14;
    sbit  FB14_bit at CAN1_F0R1.B14;
    const register unsigned short int FB15 = 15;
    sbit  FB15_bit at CAN1_F0R1.B15;
    const register unsigned short int FB16 = 16;
    sbit  FB16_bit at CAN1_F0R1.B16;
    const register unsigned short int FB17 = 17;
    sbit  FB17_bit at CAN1_F0R1.B17;
    const register unsigned short int FB18 = 18;
    sbit  FB18_bit at CAN1_F0R1.B18;
    const register unsigned short int FB19 = 19;
    sbit  FB19_bit at CAN1_F0R1.B19;
    const register unsigned short int FB20 = 20;
    sbit  FB20_bit at CAN1_F0R1.B20;
    const register unsigned short int FB21 = 21;
    sbit  FB21_bit at CAN1_F0R1.B21;
    const register unsigned short int FB22 = 22;
    sbit  FB22_bit at CAN1_F0R1.B22;
    const register unsigned short int FB23 = 23;
    sbit  FB23_bit at CAN1_F0R1.B23;
    const register unsigned short int FB24 = 24;
    sbit  FB24_bit at CAN1_F0R1.B24;
    const register unsigned short int FB25 = 25;
    sbit  FB25_bit at CAN1_F0R1.B25;
    const register unsigned short int FB26 = 26;
    sbit  FB26_bit at CAN1_F0R1.B26;
    const register unsigned short int FB27 = 27;
    sbit  FB27_bit at CAN1_F0R1.B27;
    const register unsigned short int FB28 = 28;
    sbit  FB28_bit at CAN1_F0R1.B28;
    const register unsigned short int FB29 = 29;
    sbit  FB29_bit at CAN1_F0R1.B29;
    const register unsigned short int FB30 = 30;
    sbit  FB30_bit at CAN1_F0R1.B30;
    const register unsigned short int FB31 = 31;
    sbit  FB31_bit at CAN1_F0R1.B31;

sfr unsigned long   volatile CAN1_F0R2            absolute 0x40006644;
    sbit  FB0_CAN1_F0R2_bit at CAN1_F0R2.B0;
    sbit  FB1_CAN1_F0R2_bit at CAN1_F0R2.B1;
    sbit  FB2_CAN1_F0R2_bit at CAN1_F0R2.B2;
    sbit  FB3_CAN1_F0R2_bit at CAN1_F0R2.B3;
    sbit  FB4_CAN1_F0R2_bit at CAN1_F0R2.B4;
    sbit  FB5_CAN1_F0R2_bit at CAN1_F0R2.B5;
    sbit  FB6_CAN1_F0R2_bit at CAN1_F0R2.B6;
    sbit  FB7_CAN1_F0R2_bit at CAN1_F0R2.B7;
    sbit  FB8_CAN1_F0R2_bit at CAN1_F0R2.B8;
    sbit  FB9_CAN1_F0R2_bit at CAN1_F0R2.B9;
    sbit  FB10_CAN1_F0R2_bit at CAN1_F0R2.B10;
    sbit  FB11_CAN1_F0R2_bit at CAN1_F0R2.B11;
    sbit  FB12_CAN1_F0R2_bit at CAN1_F0R2.B12;
    sbit  FB13_CAN1_F0R2_bit at CAN1_F0R2.B13;
    sbit  FB14_CAN1_F0R2_bit at CAN1_F0R2.B14;
    sbit  FB15_CAN1_F0R2_bit at CAN1_F0R2.B15;
    sbit  FB16_CAN1_F0R2_bit at CAN1_F0R2.B16;
    sbit  FB17_CAN1_F0R2_bit at CAN1_F0R2.B17;
    sbit  FB18_CAN1_F0R2_bit at CAN1_F0R2.B18;
    sbit  FB19_CAN1_F0R2_bit at CAN1_F0R2.B19;
    sbit  FB20_CAN1_F0R2_bit at CAN1_F0R2.B20;
    sbit  FB21_CAN1_F0R2_bit at CAN1_F0R2.B21;
    sbit  FB22_CAN1_F0R2_bit at CAN1_F0R2.B22;
    sbit  FB23_CAN1_F0R2_bit at CAN1_F0R2.B23;
    sbit  FB24_CAN1_F0R2_bit at CAN1_F0R2.B24;
    sbit  FB25_CAN1_F0R2_bit at CAN1_F0R2.B25;
    sbit  FB26_CAN1_F0R2_bit at CAN1_F0R2.B26;
    sbit  FB27_CAN1_F0R2_bit at CAN1_F0R2.B27;
    sbit  FB28_CAN1_F0R2_bit at CAN1_F0R2.B28;
    sbit  FB29_CAN1_F0R2_bit at CAN1_F0R2.B29;
    sbit  FB30_CAN1_F0R2_bit at CAN1_F0R2.B30;
    sbit  FB31_CAN1_F0R2_bit at CAN1_F0R2.B31;

sfr unsigned long   volatile CAN1_F1R1            absolute 0x40006648;
    sbit  FB0_CAN1_F1R1_bit at CAN1_F1R1.B0;
    sbit  FB1_CAN1_F1R1_bit at CAN1_F1R1.B1;
    sbit  FB2_CAN1_F1R1_bit at CAN1_F1R1.B2;
    sbit  FB3_CAN1_F1R1_bit at CAN1_F1R1.B3;
    sbit  FB4_CAN1_F1R1_bit at CAN1_F1R1.B4;
    sbit  FB5_CAN1_F1R1_bit at CAN1_F1R1.B5;
    sbit  FB6_CAN1_F1R1_bit at CAN1_F1R1.B6;
    sbit  FB7_CAN1_F1R1_bit at CAN1_F1R1.B7;
    sbit  FB8_CAN1_F1R1_bit at CAN1_F1R1.B8;
    sbit  FB9_CAN1_F1R1_bit at CAN1_F1R1.B9;
    sbit  FB10_CAN1_F1R1_bit at CAN1_F1R1.B10;
    sbit  FB11_CAN1_F1R1_bit at CAN1_F1R1.B11;
    sbit  FB12_CAN1_F1R1_bit at CAN1_F1R1.B12;
    sbit  FB13_CAN1_F1R1_bit at CAN1_F1R1.B13;
    sbit  FB14_CAN1_F1R1_bit at CAN1_F1R1.B14;
    sbit  FB15_CAN1_F1R1_bit at CAN1_F1R1.B15;
    sbit  FB16_CAN1_F1R1_bit at CAN1_F1R1.B16;
    sbit  FB17_CAN1_F1R1_bit at CAN1_F1R1.B17;
    sbit  FB18_CAN1_F1R1_bit at CAN1_F1R1.B18;
    sbit  FB19_CAN1_F1R1_bit at CAN1_F1R1.B19;
    sbit  FB20_CAN1_F1R1_bit at CAN1_F1R1.B20;
    sbit  FB21_CAN1_F1R1_bit at CAN1_F1R1.B21;
    sbit  FB22_CAN1_F1R1_bit at CAN1_F1R1.B22;
    sbit  FB23_CAN1_F1R1_bit at CAN1_F1R1.B23;
    sbit  FB24_CAN1_F1R1_bit at CAN1_F1R1.B24;
    sbit  FB25_CAN1_F1R1_bit at CAN1_F1R1.B25;
    sbit  FB26_CAN1_F1R1_bit at CAN1_F1R1.B26;
    sbit  FB27_CAN1_F1R1_bit at CAN1_F1R1.B27;
    sbit  FB28_CAN1_F1R1_bit at CAN1_F1R1.B28;
    sbit  FB29_CAN1_F1R1_bit at CAN1_F1R1.B29;
    sbit  FB30_CAN1_F1R1_bit at CAN1_F1R1.B30;
    sbit  FB31_CAN1_F1R1_bit at CAN1_F1R1.B31;

sfr unsigned long   volatile CAN1_F1R2            absolute 0x4000664C;
    sbit  FB0_CAN1_F1R2_bit at CAN1_F1R2.B0;
    sbit  FB1_CAN1_F1R2_bit at CAN1_F1R2.B1;
    sbit  FB2_CAN1_F1R2_bit at CAN1_F1R2.B2;
    sbit  FB3_CAN1_F1R2_bit at CAN1_F1R2.B3;
    sbit  FB4_CAN1_F1R2_bit at CAN1_F1R2.B4;
    sbit  FB5_CAN1_F1R2_bit at CAN1_F1R2.B5;
    sbit  FB6_CAN1_F1R2_bit at CAN1_F1R2.B6;
    sbit  FB7_CAN1_F1R2_bit at CAN1_F1R2.B7;
    sbit  FB8_CAN1_F1R2_bit at CAN1_F1R2.B8;
    sbit  FB9_CAN1_F1R2_bit at CAN1_F1R2.B9;
    sbit  FB10_CAN1_F1R2_bit at CAN1_F1R2.B10;
    sbit  FB11_CAN1_F1R2_bit at CAN1_F1R2.B11;
    sbit  FB12_CAN1_F1R2_bit at CAN1_F1R2.B12;
    sbit  FB13_CAN1_F1R2_bit at CAN1_F1R2.B13;
    sbit  FB14_CAN1_F1R2_bit at CAN1_F1R2.B14;
    sbit  FB15_CAN1_F1R2_bit at CAN1_F1R2.B15;
    sbit  FB16_CAN1_F1R2_bit at CAN1_F1R2.B16;
    sbit  FB17_CAN1_F1R2_bit at CAN1_F1R2.B17;
    sbit  FB18_CAN1_F1R2_bit at CAN1_F1R2.B18;
    sbit  FB19_CAN1_F1R2_bit at CAN1_F1R2.B19;
    sbit  FB20_CAN1_F1R2_bit at CAN1_F1R2.B20;
    sbit  FB21_CAN1_F1R2_bit at CAN1_F1R2.B21;
    sbit  FB22_CAN1_F1R2_bit at CAN1_F1R2.B22;
    sbit  FB23_CAN1_F1R2_bit at CAN1_F1R2.B23;
    sbit  FB24_CAN1_F1R2_bit at CAN1_F1R2.B24;
    sbit  FB25_CAN1_F1R2_bit at CAN1_F1R2.B25;
    sbit  FB26_CAN1_F1R2_bit at CAN1_F1R2.B26;
    sbit  FB27_CAN1_F1R2_bit at CAN1_F1R2.B27;
    sbit  FB28_CAN1_F1R2_bit at CAN1_F1R2.B28;
    sbit  FB29_CAN1_F1R2_bit at CAN1_F1R2.B29;
    sbit  FB30_CAN1_F1R2_bit at CAN1_F1R2.B30;
    sbit  FB31_CAN1_F1R2_bit at CAN1_F1R2.B31;

sfr unsigned long   volatile CAN1_F2R1            absolute 0x40006650;
    sbit  FB0_CAN1_F2R1_bit at CAN1_F2R1.B0;
    sbit  FB1_CAN1_F2R1_bit at CAN1_F2R1.B1;
    sbit  FB2_CAN1_F2R1_bit at CAN1_F2R1.B2;
    sbit  FB3_CAN1_F2R1_bit at CAN1_F2R1.B3;
    sbit  FB4_CAN1_F2R1_bit at CAN1_F2R1.B4;
    sbit  FB5_CAN1_F2R1_bit at CAN1_F2R1.B5;
    sbit  FB6_CAN1_F2R1_bit at CAN1_F2R1.B6;
    sbit  FB7_CAN1_F2R1_bit at CAN1_F2R1.B7;
    sbit  FB8_CAN1_F2R1_bit at CAN1_F2R1.B8;
    sbit  FB9_CAN1_F2R1_bit at CAN1_F2R1.B9;
    sbit  FB10_CAN1_F2R1_bit at CAN1_F2R1.B10;
    sbit  FB11_CAN1_F2R1_bit at CAN1_F2R1.B11;
    sbit  FB12_CAN1_F2R1_bit at CAN1_F2R1.B12;
    sbit  FB13_CAN1_F2R1_bit at CAN1_F2R1.B13;
    sbit  FB14_CAN1_F2R1_bit at CAN1_F2R1.B14;
    sbit  FB15_CAN1_F2R1_bit at CAN1_F2R1.B15;
    sbit  FB16_CAN1_F2R1_bit at CAN1_F2R1.B16;
    sbit  FB17_CAN1_F2R1_bit at CAN1_F2R1.B17;
    sbit  FB18_CAN1_F2R1_bit at CAN1_F2R1.B18;
    sbit  FB19_CAN1_F2R1_bit at CAN1_F2R1.B19;
    sbit  FB20_CAN1_F2R1_bit at CAN1_F2R1.B20;
    sbit  FB21_CAN1_F2R1_bit at CAN1_F2R1.B21;
    sbit  FB22_CAN1_F2R1_bit at CAN1_F2R1.B22;
    sbit  FB23_CAN1_F2R1_bit at CAN1_F2R1.B23;
    sbit  FB24_CAN1_F2R1_bit at CAN1_F2R1.B24;
    sbit  FB25_CAN1_F2R1_bit at CAN1_F2R1.B25;
    sbit  FB26_CAN1_F2R1_bit at CAN1_F2R1.B26;
    sbit  FB27_CAN1_F2R1_bit at CAN1_F2R1.B27;
    sbit  FB28_CAN1_F2R1_bit at CAN1_F2R1.B28;
    sbit  FB29_CAN1_F2R1_bit at CAN1_F2R1.B29;
    sbit  FB30_CAN1_F2R1_bit at CAN1_F2R1.B30;
    sbit  FB31_CAN1_F2R1_bit at CAN1_F2R1.B31;

sfr unsigned long   volatile CAN1_F2R2            absolute 0x40006654;
    sbit  FB0_CAN1_F2R2_bit at CAN1_F2R2.B0;
    sbit  FB1_CAN1_F2R2_bit at CAN1_F2R2.B1;
    sbit  FB2_CAN1_F2R2_bit at CAN1_F2R2.B2;
    sbit  FB3_CAN1_F2R2_bit at CAN1_F2R2.B3;
    sbit  FB4_CAN1_F2R2_bit at CAN1_F2R2.B4;
    sbit  FB5_CAN1_F2R2_bit at CAN1_F2R2.B5;
    sbit  FB6_CAN1_F2R2_bit at CAN1_F2R2.B6;
    sbit  FB7_CAN1_F2R2_bit at CAN1_F2R2.B7;
    sbit  FB8_CAN1_F2R2_bit at CAN1_F2R2.B8;
    sbit  FB9_CAN1_F2R2_bit at CAN1_F2R2.B9;
    sbit  FB10_CAN1_F2R2_bit at CAN1_F2R2.B10;
    sbit  FB11_CAN1_F2R2_bit at CAN1_F2R2.B11;
    sbit  FB12_CAN1_F2R2_bit at CAN1_F2R2.B12;
    sbit  FB13_CAN1_F2R2_bit at CAN1_F2R2.B13;
    sbit  FB14_CAN1_F2R2_bit at CAN1_F2R2.B14;
    sbit  FB15_CAN1_F2R2_bit at CAN1_F2R2.B15;
    sbit  FB16_CAN1_F2R2_bit at CAN1_F2R2.B16;
    sbit  FB17_CAN1_F2R2_bit at CAN1_F2R2.B17;
    sbit  FB18_CAN1_F2R2_bit at CAN1_F2R2.B18;
    sbit  FB19_CAN1_F2R2_bit at CAN1_F2R2.B19;
    sbit  FB20_CAN1_F2R2_bit at CAN1_F2R2.B20;
    sbit  FB21_CAN1_F2R2_bit at CAN1_F2R2.B21;
    sbit  FB22_CAN1_F2R2_bit at CAN1_F2R2.B22;
    sbit  FB23_CAN1_F2R2_bit at CAN1_F2R2.B23;
    sbit  FB24_CAN1_F2R2_bit at CAN1_F2R2.B24;
    sbit  FB25_CAN1_F2R2_bit at CAN1_F2R2.B25;
    sbit  FB26_CAN1_F2R2_bit at CAN1_F2R2.B26;
    sbit  FB27_CAN1_F2R2_bit at CAN1_F2R2.B27;
    sbit  FB28_CAN1_F2R2_bit at CAN1_F2R2.B28;
    sbit  FB29_CAN1_F2R2_bit at CAN1_F2R2.B29;
    sbit  FB30_CAN1_F2R2_bit at CAN1_F2R2.B30;
    sbit  FB31_CAN1_F2R2_bit at CAN1_F2R2.B31;

sfr unsigned long   volatile CAN1_F3R1            absolute 0x40006658;
    sbit  FB0_CAN1_F3R1_bit at CAN1_F3R1.B0;
    sbit  FB1_CAN1_F3R1_bit at CAN1_F3R1.B1;
    sbit  FB2_CAN1_F3R1_bit at CAN1_F3R1.B2;
    sbit  FB3_CAN1_F3R1_bit at CAN1_F3R1.B3;
    sbit  FB4_CAN1_F3R1_bit at CAN1_F3R1.B4;
    sbit  FB5_CAN1_F3R1_bit at CAN1_F3R1.B5;
    sbit  FB6_CAN1_F3R1_bit at CAN1_F3R1.B6;
    sbit  FB7_CAN1_F3R1_bit at CAN1_F3R1.B7;
    sbit  FB8_CAN1_F3R1_bit at CAN1_F3R1.B8;
    sbit  FB9_CAN1_F3R1_bit at CAN1_F3R1.B9;
    sbit  FB10_CAN1_F3R1_bit at CAN1_F3R1.B10;
    sbit  FB11_CAN1_F3R1_bit at CAN1_F3R1.B11;
    sbit  FB12_CAN1_F3R1_bit at CAN1_F3R1.B12;
    sbit  FB13_CAN1_F3R1_bit at CAN1_F3R1.B13;
    sbit  FB14_CAN1_F3R1_bit at CAN1_F3R1.B14;
    sbit  FB15_CAN1_F3R1_bit at CAN1_F3R1.B15;
    sbit  FB16_CAN1_F3R1_bit at CAN1_F3R1.B16;
    sbit  FB17_CAN1_F3R1_bit at CAN1_F3R1.B17;
    sbit  FB18_CAN1_F3R1_bit at CAN1_F3R1.B18;
    sbit  FB19_CAN1_F3R1_bit at CAN1_F3R1.B19;
    sbit  FB20_CAN1_F3R1_bit at CAN1_F3R1.B20;
    sbit  FB21_CAN1_F3R1_bit at CAN1_F3R1.B21;
    sbit  FB22_CAN1_F3R1_bit at CAN1_F3R1.B22;
    sbit  FB23_CAN1_F3R1_bit at CAN1_F3R1.B23;
    sbit  FB24_CAN1_F3R1_bit at CAN1_F3R1.B24;
    sbit  FB25_CAN1_F3R1_bit at CAN1_F3R1.B25;
    sbit  FB26_CAN1_F3R1_bit at CAN1_F3R1.B26;
    sbit  FB27_CAN1_F3R1_bit at CAN1_F3R1.B27;
    sbit  FB28_CAN1_F3R1_bit at CAN1_F3R1.B28;
    sbit  FB29_CAN1_F3R1_bit at CAN1_F3R1.B29;
    sbit  FB30_CAN1_F3R1_bit at CAN1_F3R1.B30;
    sbit  FB31_CAN1_F3R1_bit at CAN1_F3R1.B31;

sfr unsigned long   volatile CAN1_F3R2            absolute 0x4000665C;
    sbit  FB0_CAN1_F3R2_bit at CAN1_F3R2.B0;
    sbit  FB1_CAN1_F3R2_bit at CAN1_F3R2.B1;
    sbit  FB2_CAN1_F3R2_bit at CAN1_F3R2.B2;
    sbit  FB3_CAN1_F3R2_bit at CAN1_F3R2.B3;
    sbit  FB4_CAN1_F3R2_bit at CAN1_F3R2.B4;
    sbit  FB5_CAN1_F3R2_bit at CAN1_F3R2.B5;
    sbit  FB6_CAN1_F3R2_bit at CAN1_F3R2.B6;
    sbit  FB7_CAN1_F3R2_bit at CAN1_F3R2.B7;
    sbit  FB8_CAN1_F3R2_bit at CAN1_F3R2.B8;
    sbit  FB9_CAN1_F3R2_bit at CAN1_F3R2.B9;
    sbit  FB10_CAN1_F3R2_bit at CAN1_F3R2.B10;
    sbit  FB11_CAN1_F3R2_bit at CAN1_F3R2.B11;
    sbit  FB12_CAN1_F3R2_bit at CAN1_F3R2.B12;
    sbit  FB13_CAN1_F3R2_bit at CAN1_F3R2.B13;
    sbit  FB14_CAN1_F3R2_bit at CAN1_F3R2.B14;
    sbit  FB15_CAN1_F3R2_bit at CAN1_F3R2.B15;
    sbit  FB16_CAN1_F3R2_bit at CAN1_F3R2.B16;
    sbit  FB17_CAN1_F3R2_bit at CAN1_F3R2.B17;
    sbit  FB18_CAN1_F3R2_bit at CAN1_F3R2.B18;
    sbit  FB19_CAN1_F3R2_bit at CAN1_F3R2.B19;
    sbit  FB20_CAN1_F3R2_bit at CAN1_F3R2.B20;
    sbit  FB21_CAN1_F3R2_bit at CAN1_F3R2.B21;
    sbit  FB22_CAN1_F3R2_bit at CAN1_F3R2.B22;
    sbit  FB23_CAN1_F3R2_bit at CAN1_F3R2.B23;
    sbit  FB24_CAN1_F3R2_bit at CAN1_F3R2.B24;
    sbit  FB25_CAN1_F3R2_bit at CAN1_F3R2.B25;
    sbit  FB26_CAN1_F3R2_bit at CAN1_F3R2.B26;
    sbit  FB27_CAN1_F3R2_bit at CAN1_F3R2.B27;
    sbit  FB28_CAN1_F3R2_bit at CAN1_F3R2.B28;
    sbit  FB29_CAN1_F3R2_bit at CAN1_F3R2.B29;
    sbit  FB30_CAN1_F3R2_bit at CAN1_F3R2.B30;
    sbit  FB31_CAN1_F3R2_bit at CAN1_F3R2.B31;

sfr unsigned long   volatile CAN1_F4R1            absolute 0x40006660;
    sbit  FB0_CAN1_F4R1_bit at CAN1_F4R1.B0;
    sbit  FB1_CAN1_F4R1_bit at CAN1_F4R1.B1;
    sbit  FB2_CAN1_F4R1_bit at CAN1_F4R1.B2;
    sbit  FB3_CAN1_F4R1_bit at CAN1_F4R1.B3;
    sbit  FB4_CAN1_F4R1_bit at CAN1_F4R1.B4;
    sbit  FB5_CAN1_F4R1_bit at CAN1_F4R1.B5;
    sbit  FB6_CAN1_F4R1_bit at CAN1_F4R1.B6;
    sbit  FB7_CAN1_F4R1_bit at CAN1_F4R1.B7;
    sbit  FB8_CAN1_F4R1_bit at CAN1_F4R1.B8;
    sbit  FB9_CAN1_F4R1_bit at CAN1_F4R1.B9;
    sbit  FB10_CAN1_F4R1_bit at CAN1_F4R1.B10;
    sbit  FB11_CAN1_F4R1_bit at CAN1_F4R1.B11;
    sbit  FB12_CAN1_F4R1_bit at CAN1_F4R1.B12;
    sbit  FB13_CAN1_F4R1_bit at CAN1_F4R1.B13;
    sbit  FB14_CAN1_F4R1_bit at CAN1_F4R1.B14;
    sbit  FB15_CAN1_F4R1_bit at CAN1_F4R1.B15;
    sbit  FB16_CAN1_F4R1_bit at CAN1_F4R1.B16;
    sbit  FB17_CAN1_F4R1_bit at CAN1_F4R1.B17;
    sbit  FB18_CAN1_F4R1_bit at CAN1_F4R1.B18;
    sbit  FB19_CAN1_F4R1_bit at CAN1_F4R1.B19;
    sbit  FB20_CAN1_F4R1_bit at CAN1_F4R1.B20;
    sbit  FB21_CAN1_F4R1_bit at CAN1_F4R1.B21;
    sbit  FB22_CAN1_F4R1_bit at CAN1_F4R1.B22;
    sbit  FB23_CAN1_F4R1_bit at CAN1_F4R1.B23;
    sbit  FB24_CAN1_F4R1_bit at CAN1_F4R1.B24;
    sbit  FB25_CAN1_F4R1_bit at CAN1_F4R1.B25;
    sbit  FB26_CAN1_F4R1_bit at CAN1_F4R1.B26;
    sbit  FB27_CAN1_F4R1_bit at CAN1_F4R1.B27;
    sbit  FB28_CAN1_F4R1_bit at CAN1_F4R1.B28;
    sbit  FB29_CAN1_F4R1_bit at CAN1_F4R1.B29;
    sbit  FB30_CAN1_F4R1_bit at CAN1_F4R1.B30;
    sbit  FB31_CAN1_F4R1_bit at CAN1_F4R1.B31;

sfr unsigned long   volatile CAN1_F4R2            absolute 0x40006664;
    sbit  FB0_CAN1_F4R2_bit at CAN1_F4R2.B0;
    sbit  FB1_CAN1_F4R2_bit at CAN1_F4R2.B1;
    sbit  FB2_CAN1_F4R2_bit at CAN1_F4R2.B2;
    sbit  FB3_CAN1_F4R2_bit at CAN1_F4R2.B3;
    sbit  FB4_CAN1_F4R2_bit at CAN1_F4R2.B4;
    sbit  FB5_CAN1_F4R2_bit at CAN1_F4R2.B5;
    sbit  FB6_CAN1_F4R2_bit at CAN1_F4R2.B6;
    sbit  FB7_CAN1_F4R2_bit at CAN1_F4R2.B7;
    sbit  FB8_CAN1_F4R2_bit at CAN1_F4R2.B8;
    sbit  FB9_CAN1_F4R2_bit at CAN1_F4R2.B9;
    sbit  FB10_CAN1_F4R2_bit at CAN1_F4R2.B10;
    sbit  FB11_CAN1_F4R2_bit at CAN1_F4R2.B11;
    sbit  FB12_CAN1_F4R2_bit at CAN1_F4R2.B12;
    sbit  FB13_CAN1_F4R2_bit at CAN1_F4R2.B13;
    sbit  FB14_CAN1_F4R2_bit at CAN1_F4R2.B14;
    sbit  FB15_CAN1_F4R2_bit at CAN1_F4R2.B15;
    sbit  FB16_CAN1_F4R2_bit at CAN1_F4R2.B16;
    sbit  FB17_CAN1_F4R2_bit at CAN1_F4R2.B17;
    sbit  FB18_CAN1_F4R2_bit at CAN1_F4R2.B18;
    sbit  FB19_CAN1_F4R2_bit at CAN1_F4R2.B19;
    sbit  FB20_CAN1_F4R2_bit at CAN1_F4R2.B20;
    sbit  FB21_CAN1_F4R2_bit at CAN1_F4R2.B21;
    sbit  FB22_CAN1_F4R2_bit at CAN1_F4R2.B22;
    sbit  FB23_CAN1_F4R2_bit at CAN1_F4R2.B23;
    sbit  FB24_CAN1_F4R2_bit at CAN1_F4R2.B24;
    sbit  FB25_CAN1_F4R2_bit at CAN1_F4R2.B25;
    sbit  FB26_CAN1_F4R2_bit at CAN1_F4R2.B26;
    sbit  FB27_CAN1_F4R2_bit at CAN1_F4R2.B27;
    sbit  FB28_CAN1_F4R2_bit at CAN1_F4R2.B28;
    sbit  FB29_CAN1_F4R2_bit at CAN1_F4R2.B29;
    sbit  FB30_CAN1_F4R2_bit at CAN1_F4R2.B30;
    sbit  FB31_CAN1_F4R2_bit at CAN1_F4R2.B31;

sfr unsigned long   volatile CAN1_F5R1            absolute 0x40006668;
    sbit  FB0_CAN1_F5R1_bit at CAN1_F5R1.B0;
    sbit  FB1_CAN1_F5R1_bit at CAN1_F5R1.B1;
    sbit  FB2_CAN1_F5R1_bit at CAN1_F5R1.B2;
    sbit  FB3_CAN1_F5R1_bit at CAN1_F5R1.B3;
    sbit  FB4_CAN1_F5R1_bit at CAN1_F5R1.B4;
    sbit  FB5_CAN1_F5R1_bit at CAN1_F5R1.B5;
    sbit  FB6_CAN1_F5R1_bit at CAN1_F5R1.B6;
    sbit  FB7_CAN1_F5R1_bit at CAN1_F5R1.B7;
    sbit  FB8_CAN1_F5R1_bit at CAN1_F5R1.B8;
    sbit  FB9_CAN1_F5R1_bit at CAN1_F5R1.B9;
    sbit  FB10_CAN1_F5R1_bit at CAN1_F5R1.B10;
    sbit  FB11_CAN1_F5R1_bit at CAN1_F5R1.B11;
    sbit  FB12_CAN1_F5R1_bit at CAN1_F5R1.B12;
    sbit  FB13_CAN1_F5R1_bit at CAN1_F5R1.B13;
    sbit  FB14_CAN1_F5R1_bit at CAN1_F5R1.B14;
    sbit  FB15_CAN1_F5R1_bit at CAN1_F5R1.B15;
    sbit  FB16_CAN1_F5R1_bit at CAN1_F5R1.B16;
    sbit  FB17_CAN1_F5R1_bit at CAN1_F5R1.B17;
    sbit  FB18_CAN1_F5R1_bit at CAN1_F5R1.B18;
    sbit  FB19_CAN1_F5R1_bit at CAN1_F5R1.B19;
    sbit  FB20_CAN1_F5R1_bit at CAN1_F5R1.B20;
    sbit  FB21_CAN1_F5R1_bit at CAN1_F5R1.B21;
    sbit  FB22_CAN1_F5R1_bit at CAN1_F5R1.B22;
    sbit  FB23_CAN1_F5R1_bit at CAN1_F5R1.B23;
    sbit  FB24_CAN1_F5R1_bit at CAN1_F5R1.B24;
    sbit  FB25_CAN1_F5R1_bit at CAN1_F5R1.B25;
    sbit  FB26_CAN1_F5R1_bit at CAN1_F5R1.B26;
    sbit  FB27_CAN1_F5R1_bit at CAN1_F5R1.B27;
    sbit  FB28_CAN1_F5R1_bit at CAN1_F5R1.B28;
    sbit  FB29_CAN1_F5R1_bit at CAN1_F5R1.B29;
    sbit  FB30_CAN1_F5R1_bit at CAN1_F5R1.B30;
    sbit  FB31_CAN1_F5R1_bit at CAN1_F5R1.B31;

sfr unsigned long   volatile CAN1_F5R2            absolute 0x4000666C;
    sbit  FB0_CAN1_F5R2_bit at CAN1_F5R2.B0;
    sbit  FB1_CAN1_F5R2_bit at CAN1_F5R2.B1;
    sbit  FB2_CAN1_F5R2_bit at CAN1_F5R2.B2;
    sbit  FB3_CAN1_F5R2_bit at CAN1_F5R2.B3;
    sbit  FB4_CAN1_F5R2_bit at CAN1_F5R2.B4;
    sbit  FB5_CAN1_F5R2_bit at CAN1_F5R2.B5;
    sbit  FB6_CAN1_F5R2_bit at CAN1_F5R2.B6;
    sbit  FB7_CAN1_F5R2_bit at CAN1_F5R2.B7;
    sbit  FB8_CAN1_F5R2_bit at CAN1_F5R2.B8;
    sbit  FB9_CAN1_F5R2_bit at CAN1_F5R2.B9;
    sbit  FB10_CAN1_F5R2_bit at CAN1_F5R2.B10;
    sbit  FB11_CAN1_F5R2_bit at CAN1_F5R2.B11;
    sbit  FB12_CAN1_F5R2_bit at CAN1_F5R2.B12;
    sbit  FB13_CAN1_F5R2_bit at CAN1_F5R2.B13;
    sbit  FB14_CAN1_F5R2_bit at CAN1_F5R2.B14;
    sbit  FB15_CAN1_F5R2_bit at CAN1_F5R2.B15;
    sbit  FB16_CAN1_F5R2_bit at CAN1_F5R2.B16;
    sbit  FB17_CAN1_F5R2_bit at CAN1_F5R2.B17;
    sbit  FB18_CAN1_F5R2_bit at CAN1_F5R2.B18;
    sbit  FB19_CAN1_F5R2_bit at CAN1_F5R2.B19;
    sbit  FB20_CAN1_F5R2_bit at CAN1_F5R2.B20;
    sbit  FB21_CAN1_F5R2_bit at CAN1_F5R2.B21;
    sbit  FB22_CAN1_F5R2_bit at CAN1_F5R2.B22;
    sbit  FB23_CAN1_F5R2_bit at CAN1_F5R2.B23;
    sbit  FB24_CAN1_F5R2_bit at CAN1_F5R2.B24;
    sbit  FB25_CAN1_F5R2_bit at CAN1_F5R2.B25;
    sbit  FB26_CAN1_F5R2_bit at CAN1_F5R2.B26;
    sbit  FB27_CAN1_F5R2_bit at CAN1_F5R2.B27;
    sbit  FB28_CAN1_F5R2_bit at CAN1_F5R2.B28;
    sbit  FB29_CAN1_F5R2_bit at CAN1_F5R2.B29;
    sbit  FB30_CAN1_F5R2_bit at CAN1_F5R2.B30;
    sbit  FB31_CAN1_F5R2_bit at CAN1_F5R2.B31;

sfr unsigned long   volatile CAN1_F6R1            absolute 0x40006670;
    sbit  FB0_CAN1_F6R1_bit at CAN1_F6R1.B0;
    sbit  FB1_CAN1_F6R1_bit at CAN1_F6R1.B1;
    sbit  FB2_CAN1_F6R1_bit at CAN1_F6R1.B2;
    sbit  FB3_CAN1_F6R1_bit at CAN1_F6R1.B3;
    sbit  FB4_CAN1_F6R1_bit at CAN1_F6R1.B4;
    sbit  FB5_CAN1_F6R1_bit at CAN1_F6R1.B5;
    sbit  FB6_CAN1_F6R1_bit at CAN1_F6R1.B6;
    sbit  FB7_CAN1_F6R1_bit at CAN1_F6R1.B7;
    sbit  FB8_CAN1_F6R1_bit at CAN1_F6R1.B8;
    sbit  FB9_CAN1_F6R1_bit at CAN1_F6R1.B9;
    sbit  FB10_CAN1_F6R1_bit at CAN1_F6R1.B10;
    sbit  FB11_CAN1_F6R1_bit at CAN1_F6R1.B11;
    sbit  FB12_CAN1_F6R1_bit at CAN1_F6R1.B12;
    sbit  FB13_CAN1_F6R1_bit at CAN1_F6R1.B13;
    sbit  FB14_CAN1_F6R1_bit at CAN1_F6R1.B14;
    sbit  FB15_CAN1_F6R1_bit at CAN1_F6R1.B15;
    sbit  FB16_CAN1_F6R1_bit at CAN1_F6R1.B16;
    sbit  FB17_CAN1_F6R1_bit at CAN1_F6R1.B17;
    sbit  FB18_CAN1_F6R1_bit at CAN1_F6R1.B18;
    sbit  FB19_CAN1_F6R1_bit at CAN1_F6R1.B19;
    sbit  FB20_CAN1_F6R1_bit at CAN1_F6R1.B20;
    sbit  FB21_CAN1_F6R1_bit at CAN1_F6R1.B21;
    sbit  FB22_CAN1_F6R1_bit at CAN1_F6R1.B22;
    sbit  FB23_CAN1_F6R1_bit at CAN1_F6R1.B23;
    sbit  FB24_CAN1_F6R1_bit at CAN1_F6R1.B24;
    sbit  FB25_CAN1_F6R1_bit at CAN1_F6R1.B25;
    sbit  FB26_CAN1_F6R1_bit at CAN1_F6R1.B26;
    sbit  FB27_CAN1_F6R1_bit at CAN1_F6R1.B27;
    sbit  FB28_CAN1_F6R1_bit at CAN1_F6R1.B28;
    sbit  FB29_CAN1_F6R1_bit at CAN1_F6R1.B29;
    sbit  FB30_CAN1_F6R1_bit at CAN1_F6R1.B30;
    sbit  FB31_CAN1_F6R1_bit at CAN1_F6R1.B31;

sfr unsigned long   volatile CAN1_F6R2            absolute 0x40006674;
    sbit  FB0_CAN1_F6R2_bit at CAN1_F6R2.B0;
    sbit  FB1_CAN1_F6R2_bit at CAN1_F6R2.B1;
    sbit  FB2_CAN1_F6R2_bit at CAN1_F6R2.B2;
    sbit  FB3_CAN1_F6R2_bit at CAN1_F6R2.B3;
    sbit  FB4_CAN1_F6R2_bit at CAN1_F6R2.B4;
    sbit  FB5_CAN1_F6R2_bit at CAN1_F6R2.B5;
    sbit  FB6_CAN1_F6R2_bit at CAN1_F6R2.B6;
    sbit  FB7_CAN1_F6R2_bit at CAN1_F6R2.B7;
    sbit  FB8_CAN1_F6R2_bit at CAN1_F6R2.B8;
    sbit  FB9_CAN1_F6R2_bit at CAN1_F6R2.B9;
    sbit  FB10_CAN1_F6R2_bit at CAN1_F6R2.B10;
    sbit  FB11_CAN1_F6R2_bit at CAN1_F6R2.B11;
    sbit  FB12_CAN1_F6R2_bit at CAN1_F6R2.B12;
    sbit  FB13_CAN1_F6R2_bit at CAN1_F6R2.B13;
    sbit  FB14_CAN1_F6R2_bit at CAN1_F6R2.B14;
    sbit  FB15_CAN1_F6R2_bit at CAN1_F6R2.B15;
    sbit  FB16_CAN1_F6R2_bit at CAN1_F6R2.B16;
    sbit  FB17_CAN1_F6R2_bit at CAN1_F6R2.B17;
    sbit  FB18_CAN1_F6R2_bit at CAN1_F6R2.B18;
    sbit  FB19_CAN1_F6R2_bit at CAN1_F6R2.B19;
    sbit  FB20_CAN1_F6R2_bit at CAN1_F6R2.B20;
    sbit  FB21_CAN1_F6R2_bit at CAN1_F6R2.B21;
    sbit  FB22_CAN1_F6R2_bit at CAN1_F6R2.B22;
    sbit  FB23_CAN1_F6R2_bit at CAN1_F6R2.B23;
    sbit  FB24_CAN1_F6R2_bit at CAN1_F6R2.B24;
    sbit  FB25_CAN1_F6R2_bit at CAN1_F6R2.B25;
    sbit  FB26_CAN1_F6R2_bit at CAN1_F6R2.B26;
    sbit  FB27_CAN1_F6R2_bit at CAN1_F6R2.B27;
    sbit  FB28_CAN1_F6R2_bit at CAN1_F6R2.B28;
    sbit  FB29_CAN1_F6R2_bit at CAN1_F6R2.B29;
    sbit  FB30_CAN1_F6R2_bit at CAN1_F6R2.B30;
    sbit  FB31_CAN1_F6R2_bit at CAN1_F6R2.B31;

sfr unsigned long   volatile CAN1_F7R1            absolute 0x40006678;
    sbit  FB0_CAN1_F7R1_bit at CAN1_F7R1.B0;
    sbit  FB1_CAN1_F7R1_bit at CAN1_F7R1.B1;
    sbit  FB2_CAN1_F7R1_bit at CAN1_F7R1.B2;
    sbit  FB3_CAN1_F7R1_bit at CAN1_F7R1.B3;
    sbit  FB4_CAN1_F7R1_bit at CAN1_F7R1.B4;
    sbit  FB5_CAN1_F7R1_bit at CAN1_F7R1.B5;
    sbit  FB6_CAN1_F7R1_bit at CAN1_F7R1.B6;
    sbit  FB7_CAN1_F7R1_bit at CAN1_F7R1.B7;
    sbit  FB8_CAN1_F7R1_bit at CAN1_F7R1.B8;
    sbit  FB9_CAN1_F7R1_bit at CAN1_F7R1.B9;
    sbit  FB10_CAN1_F7R1_bit at CAN1_F7R1.B10;
    sbit  FB11_CAN1_F7R1_bit at CAN1_F7R1.B11;
    sbit  FB12_CAN1_F7R1_bit at CAN1_F7R1.B12;
    sbit  FB13_CAN1_F7R1_bit at CAN1_F7R1.B13;
    sbit  FB14_CAN1_F7R1_bit at CAN1_F7R1.B14;
    sbit  FB15_CAN1_F7R1_bit at CAN1_F7R1.B15;
    sbit  FB16_CAN1_F7R1_bit at CAN1_F7R1.B16;
    sbit  FB17_CAN1_F7R1_bit at CAN1_F7R1.B17;
    sbit  FB18_CAN1_F7R1_bit at CAN1_F7R1.B18;
    sbit  FB19_CAN1_F7R1_bit at CAN1_F7R1.B19;
    sbit  FB20_CAN1_F7R1_bit at CAN1_F7R1.B20;
    sbit  FB21_CAN1_F7R1_bit at CAN1_F7R1.B21;
    sbit  FB22_CAN1_F7R1_bit at CAN1_F7R1.B22;
    sbit  FB23_CAN1_F7R1_bit at CAN1_F7R1.B23;
    sbit  FB24_CAN1_F7R1_bit at CAN1_F7R1.B24;
    sbit  FB25_CAN1_F7R1_bit at CAN1_F7R1.B25;
    sbit  FB26_CAN1_F7R1_bit at CAN1_F7R1.B26;
    sbit  FB27_CAN1_F7R1_bit at CAN1_F7R1.B27;
    sbit  FB28_CAN1_F7R1_bit at CAN1_F7R1.B28;
    sbit  FB29_CAN1_F7R1_bit at CAN1_F7R1.B29;
    sbit  FB30_CAN1_F7R1_bit at CAN1_F7R1.B30;
    sbit  FB31_CAN1_F7R1_bit at CAN1_F7R1.B31;

sfr unsigned long   volatile CAN1_F7R2            absolute 0x4000667C;
    sbit  FB0_CAN1_F7R2_bit at CAN1_F7R2.B0;
    sbit  FB1_CAN1_F7R2_bit at CAN1_F7R2.B1;
    sbit  FB2_CAN1_F7R2_bit at CAN1_F7R2.B2;
    sbit  FB3_CAN1_F7R2_bit at CAN1_F7R2.B3;
    sbit  FB4_CAN1_F7R2_bit at CAN1_F7R2.B4;
    sbit  FB5_CAN1_F7R2_bit at CAN1_F7R2.B5;
    sbit  FB6_CAN1_F7R2_bit at CAN1_F7R2.B6;
    sbit  FB7_CAN1_F7R2_bit at CAN1_F7R2.B7;
    sbit  FB8_CAN1_F7R2_bit at CAN1_F7R2.B8;
    sbit  FB9_CAN1_F7R2_bit at CAN1_F7R2.B9;
    sbit  FB10_CAN1_F7R2_bit at CAN1_F7R2.B10;
    sbit  FB11_CAN1_F7R2_bit at CAN1_F7R2.B11;
    sbit  FB12_CAN1_F7R2_bit at CAN1_F7R2.B12;
    sbit  FB13_CAN1_F7R2_bit at CAN1_F7R2.B13;
    sbit  FB14_CAN1_F7R2_bit at CAN1_F7R2.B14;
    sbit  FB15_CAN1_F7R2_bit at CAN1_F7R2.B15;
    sbit  FB16_CAN1_F7R2_bit at CAN1_F7R2.B16;
    sbit  FB17_CAN1_F7R2_bit at CAN1_F7R2.B17;
    sbit  FB18_CAN1_F7R2_bit at CAN1_F7R2.B18;
    sbit  FB19_CAN1_F7R2_bit at CAN1_F7R2.B19;
    sbit  FB20_CAN1_F7R2_bit at CAN1_F7R2.B20;
    sbit  FB21_CAN1_F7R2_bit at CAN1_F7R2.B21;
    sbit  FB22_CAN1_F7R2_bit at CAN1_F7R2.B22;
    sbit  FB23_CAN1_F7R2_bit at CAN1_F7R2.B23;
    sbit  FB24_CAN1_F7R2_bit at CAN1_F7R2.B24;
    sbit  FB25_CAN1_F7R2_bit at CAN1_F7R2.B25;
    sbit  FB26_CAN1_F7R2_bit at CAN1_F7R2.B26;
    sbit  FB27_CAN1_F7R2_bit at CAN1_F7R2.B27;
    sbit  FB28_CAN1_F7R2_bit at CAN1_F7R2.B28;
    sbit  FB29_CAN1_F7R2_bit at CAN1_F7R2.B29;
    sbit  FB30_CAN1_F7R2_bit at CAN1_F7R2.B30;
    sbit  FB31_CAN1_F7R2_bit at CAN1_F7R2.B31;

sfr unsigned long   volatile CAN1_F8R1            absolute 0x40006680;
    sbit  FB0_CAN1_F8R1_bit at CAN1_F8R1.B0;
    sbit  FB1_CAN1_F8R1_bit at CAN1_F8R1.B1;
    sbit  FB2_CAN1_F8R1_bit at CAN1_F8R1.B2;
    sbit  FB3_CAN1_F8R1_bit at CAN1_F8R1.B3;
    sbit  FB4_CAN1_F8R1_bit at CAN1_F8R1.B4;
    sbit  FB5_CAN1_F8R1_bit at CAN1_F8R1.B5;
    sbit  FB6_CAN1_F8R1_bit at CAN1_F8R1.B6;
    sbit  FB7_CAN1_F8R1_bit at CAN1_F8R1.B7;
    sbit  FB8_CAN1_F8R1_bit at CAN1_F8R1.B8;
    sbit  FB9_CAN1_F8R1_bit at CAN1_F8R1.B9;
    sbit  FB10_CAN1_F8R1_bit at CAN1_F8R1.B10;
    sbit  FB11_CAN1_F8R1_bit at CAN1_F8R1.B11;
    sbit  FB12_CAN1_F8R1_bit at CAN1_F8R1.B12;
    sbit  FB13_CAN1_F8R1_bit at CAN1_F8R1.B13;
    sbit  FB14_CAN1_F8R1_bit at CAN1_F8R1.B14;
    sbit  FB15_CAN1_F8R1_bit at CAN1_F8R1.B15;
    sbit  FB16_CAN1_F8R1_bit at CAN1_F8R1.B16;
    sbit  FB17_CAN1_F8R1_bit at CAN1_F8R1.B17;
    sbit  FB18_CAN1_F8R1_bit at CAN1_F8R1.B18;
    sbit  FB19_CAN1_F8R1_bit at CAN1_F8R1.B19;
    sbit  FB20_CAN1_F8R1_bit at CAN1_F8R1.B20;
    sbit  FB21_CAN1_F8R1_bit at CAN1_F8R1.B21;
    sbit  FB22_CAN1_F8R1_bit at CAN1_F8R1.B22;
    sbit  FB23_CAN1_F8R1_bit at CAN1_F8R1.B23;
    sbit  FB24_CAN1_F8R1_bit at CAN1_F8R1.B24;
    sbit  FB25_CAN1_F8R1_bit at CAN1_F8R1.B25;
    sbit  FB26_CAN1_F8R1_bit at CAN1_F8R1.B26;
    sbit  FB27_CAN1_F8R1_bit at CAN1_F8R1.B27;
    sbit  FB28_CAN1_F8R1_bit at CAN1_F8R1.B28;
    sbit  FB29_CAN1_F8R1_bit at CAN1_F8R1.B29;
    sbit  FB30_CAN1_F8R1_bit at CAN1_F8R1.B30;
    sbit  FB31_CAN1_F8R1_bit at CAN1_F8R1.B31;

sfr unsigned long   volatile CAN1_F8R2            absolute 0x40006684;
    sbit  FB0_CAN1_F8R2_bit at CAN1_F8R2.B0;
    sbit  FB1_CAN1_F8R2_bit at CAN1_F8R2.B1;
    sbit  FB2_CAN1_F8R2_bit at CAN1_F8R2.B2;
    sbit  FB3_CAN1_F8R2_bit at CAN1_F8R2.B3;
    sbit  FB4_CAN1_F8R2_bit at CAN1_F8R2.B4;
    sbit  FB5_CAN1_F8R2_bit at CAN1_F8R2.B5;
    sbit  FB6_CAN1_F8R2_bit at CAN1_F8R2.B6;
    sbit  FB7_CAN1_F8R2_bit at CAN1_F8R2.B7;
    sbit  FB8_CAN1_F8R2_bit at CAN1_F8R2.B8;
    sbit  FB9_CAN1_F8R2_bit at CAN1_F8R2.B9;
    sbit  FB10_CAN1_F8R2_bit at CAN1_F8R2.B10;
    sbit  FB11_CAN1_F8R2_bit at CAN1_F8R2.B11;
    sbit  FB12_CAN1_F8R2_bit at CAN1_F8R2.B12;
    sbit  FB13_CAN1_F8R2_bit at CAN1_F8R2.B13;
    sbit  FB14_CAN1_F8R2_bit at CAN1_F8R2.B14;
    sbit  FB15_CAN1_F8R2_bit at CAN1_F8R2.B15;
    sbit  FB16_CAN1_F8R2_bit at CAN1_F8R2.B16;
    sbit  FB17_CAN1_F8R2_bit at CAN1_F8R2.B17;
    sbit  FB18_CAN1_F8R2_bit at CAN1_F8R2.B18;
    sbit  FB19_CAN1_F8R2_bit at CAN1_F8R2.B19;
    sbit  FB20_CAN1_F8R2_bit at CAN1_F8R2.B20;
    sbit  FB21_CAN1_F8R2_bit at CAN1_F8R2.B21;
    sbit  FB22_CAN1_F8R2_bit at CAN1_F8R2.B22;
    sbit  FB23_CAN1_F8R2_bit at CAN1_F8R2.B23;
    sbit  FB24_CAN1_F8R2_bit at CAN1_F8R2.B24;
    sbit  FB25_CAN1_F8R2_bit at CAN1_F8R2.B25;
    sbit  FB26_CAN1_F8R2_bit at CAN1_F8R2.B26;
    sbit  FB27_CAN1_F8R2_bit at CAN1_F8R2.B27;
    sbit  FB28_CAN1_F8R2_bit at CAN1_F8R2.B28;
    sbit  FB29_CAN1_F8R2_bit at CAN1_F8R2.B29;
    sbit  FB30_CAN1_F8R2_bit at CAN1_F8R2.B30;
    sbit  FB31_CAN1_F8R2_bit at CAN1_F8R2.B31;

sfr unsigned long   volatile CAN1_F9R1            absolute 0x40006688;
    sbit  FB0_CAN1_F9R1_bit at CAN1_F9R1.B0;
    sbit  FB1_CAN1_F9R1_bit at CAN1_F9R1.B1;
    sbit  FB2_CAN1_F9R1_bit at CAN1_F9R1.B2;
    sbit  FB3_CAN1_F9R1_bit at CAN1_F9R1.B3;
    sbit  FB4_CAN1_F9R1_bit at CAN1_F9R1.B4;
    sbit  FB5_CAN1_F9R1_bit at CAN1_F9R1.B5;
    sbit  FB6_CAN1_F9R1_bit at CAN1_F9R1.B6;
    sbit  FB7_CAN1_F9R1_bit at CAN1_F9R1.B7;
    sbit  FB8_CAN1_F9R1_bit at CAN1_F9R1.B8;
    sbit  FB9_CAN1_F9R1_bit at CAN1_F9R1.B9;
    sbit  FB10_CAN1_F9R1_bit at CAN1_F9R1.B10;
    sbit  FB11_CAN1_F9R1_bit at CAN1_F9R1.B11;
    sbit  FB12_CAN1_F9R1_bit at CAN1_F9R1.B12;
    sbit  FB13_CAN1_F9R1_bit at CAN1_F9R1.B13;
    sbit  FB14_CAN1_F9R1_bit at CAN1_F9R1.B14;
    sbit  FB15_CAN1_F9R1_bit at CAN1_F9R1.B15;
    sbit  FB16_CAN1_F9R1_bit at CAN1_F9R1.B16;
    sbit  FB17_CAN1_F9R1_bit at CAN1_F9R1.B17;
    sbit  FB18_CAN1_F9R1_bit at CAN1_F9R1.B18;
    sbit  FB19_CAN1_F9R1_bit at CAN1_F9R1.B19;
    sbit  FB20_CAN1_F9R1_bit at CAN1_F9R1.B20;
    sbit  FB21_CAN1_F9R1_bit at CAN1_F9R1.B21;
    sbit  FB22_CAN1_F9R1_bit at CAN1_F9R1.B22;
    sbit  FB23_CAN1_F9R1_bit at CAN1_F9R1.B23;
    sbit  FB24_CAN1_F9R1_bit at CAN1_F9R1.B24;
    sbit  FB25_CAN1_F9R1_bit at CAN1_F9R1.B25;
    sbit  FB26_CAN1_F9R1_bit at CAN1_F9R1.B26;
    sbit  FB27_CAN1_F9R1_bit at CAN1_F9R1.B27;
    sbit  FB28_CAN1_F9R1_bit at CAN1_F9R1.B28;
    sbit  FB29_CAN1_F9R1_bit at CAN1_F9R1.B29;
    sbit  FB30_CAN1_F9R1_bit at CAN1_F9R1.B30;
    sbit  FB31_CAN1_F9R1_bit at CAN1_F9R1.B31;

sfr unsigned long   volatile CAN1_F9R2            absolute 0x4000668C;
    sbit  FB0_CAN1_F9R2_bit at CAN1_F9R2.B0;
    sbit  FB1_CAN1_F9R2_bit at CAN1_F9R2.B1;
    sbit  FB2_CAN1_F9R2_bit at CAN1_F9R2.B2;
    sbit  FB3_CAN1_F9R2_bit at CAN1_F9R2.B3;
    sbit  FB4_CAN1_F9R2_bit at CAN1_F9R2.B4;
    sbit  FB5_CAN1_F9R2_bit at CAN1_F9R2.B5;
    sbit  FB6_CAN1_F9R2_bit at CAN1_F9R2.B6;
    sbit  FB7_CAN1_F9R2_bit at CAN1_F9R2.B7;
    sbit  FB8_CAN1_F9R2_bit at CAN1_F9R2.B8;
    sbit  FB9_CAN1_F9R2_bit at CAN1_F9R2.B9;
    sbit  FB10_CAN1_F9R2_bit at CAN1_F9R2.B10;
    sbit  FB11_CAN1_F9R2_bit at CAN1_F9R2.B11;
    sbit  FB12_CAN1_F9R2_bit at CAN1_F9R2.B12;
    sbit  FB13_CAN1_F9R2_bit at CAN1_F9R2.B13;
    sbit  FB14_CAN1_F9R2_bit at CAN1_F9R2.B14;
    sbit  FB15_CAN1_F9R2_bit at CAN1_F9R2.B15;
    sbit  FB16_CAN1_F9R2_bit at CAN1_F9R2.B16;
    sbit  FB17_CAN1_F9R2_bit at CAN1_F9R2.B17;
    sbit  FB18_CAN1_F9R2_bit at CAN1_F9R2.B18;
    sbit  FB19_CAN1_F9R2_bit at CAN1_F9R2.B19;
    sbit  FB20_CAN1_F9R2_bit at CAN1_F9R2.B20;
    sbit  FB21_CAN1_F9R2_bit at CAN1_F9R2.B21;
    sbit  FB22_CAN1_F9R2_bit at CAN1_F9R2.B22;
    sbit  FB23_CAN1_F9R2_bit at CAN1_F9R2.B23;
    sbit  FB24_CAN1_F9R2_bit at CAN1_F9R2.B24;
    sbit  FB25_CAN1_F9R2_bit at CAN1_F9R2.B25;
    sbit  FB26_CAN1_F9R2_bit at CAN1_F9R2.B26;
    sbit  FB27_CAN1_F9R2_bit at CAN1_F9R2.B27;
    sbit  FB28_CAN1_F9R2_bit at CAN1_F9R2.B28;
    sbit  FB29_CAN1_F9R2_bit at CAN1_F9R2.B29;
    sbit  FB30_CAN1_F9R2_bit at CAN1_F9R2.B30;
    sbit  FB31_CAN1_F9R2_bit at CAN1_F9R2.B31;

sfr unsigned long   volatile CAN1_F10R1           absolute 0x40006690;
    sbit  FB0_CAN1_F10R1_bit at CAN1_F10R1.B0;
    sbit  FB1_CAN1_F10R1_bit at CAN1_F10R1.B1;
    sbit  FB2_CAN1_F10R1_bit at CAN1_F10R1.B2;
    sbit  FB3_CAN1_F10R1_bit at CAN1_F10R1.B3;
    sbit  FB4_CAN1_F10R1_bit at CAN1_F10R1.B4;
    sbit  FB5_CAN1_F10R1_bit at CAN1_F10R1.B5;
    sbit  FB6_CAN1_F10R1_bit at CAN1_F10R1.B6;
    sbit  FB7_CAN1_F10R1_bit at CAN1_F10R1.B7;
    sbit  FB8_CAN1_F10R1_bit at CAN1_F10R1.B8;
    sbit  FB9_CAN1_F10R1_bit at CAN1_F10R1.B9;
    sbit  FB10_CAN1_F10R1_bit at CAN1_F10R1.B10;
    sbit  FB11_CAN1_F10R1_bit at CAN1_F10R1.B11;
    sbit  FB12_CAN1_F10R1_bit at CAN1_F10R1.B12;
    sbit  FB13_CAN1_F10R1_bit at CAN1_F10R1.B13;
    sbit  FB14_CAN1_F10R1_bit at CAN1_F10R1.B14;
    sbit  FB15_CAN1_F10R1_bit at CAN1_F10R1.B15;
    sbit  FB16_CAN1_F10R1_bit at CAN1_F10R1.B16;
    sbit  FB17_CAN1_F10R1_bit at CAN1_F10R1.B17;
    sbit  FB18_CAN1_F10R1_bit at CAN1_F10R1.B18;
    sbit  FB19_CAN1_F10R1_bit at CAN1_F10R1.B19;
    sbit  FB20_CAN1_F10R1_bit at CAN1_F10R1.B20;
    sbit  FB21_CAN1_F10R1_bit at CAN1_F10R1.B21;
    sbit  FB22_CAN1_F10R1_bit at CAN1_F10R1.B22;
    sbit  FB23_CAN1_F10R1_bit at CAN1_F10R1.B23;
    sbit  FB24_CAN1_F10R1_bit at CAN1_F10R1.B24;
    sbit  FB25_CAN1_F10R1_bit at CAN1_F10R1.B25;
    sbit  FB26_CAN1_F10R1_bit at CAN1_F10R1.B26;
    sbit  FB27_CAN1_F10R1_bit at CAN1_F10R1.B27;
    sbit  FB28_CAN1_F10R1_bit at CAN1_F10R1.B28;
    sbit  FB29_CAN1_F10R1_bit at CAN1_F10R1.B29;
    sbit  FB30_CAN1_F10R1_bit at CAN1_F10R1.B30;
    sbit  FB31_CAN1_F10R1_bit at CAN1_F10R1.B31;

sfr unsigned long   volatile CAN1_F10R2           absolute 0x40006694;
    sbit  FB0_CAN1_F10R2_bit at CAN1_F10R2.B0;
    sbit  FB1_CAN1_F10R2_bit at CAN1_F10R2.B1;
    sbit  FB2_CAN1_F10R2_bit at CAN1_F10R2.B2;
    sbit  FB3_CAN1_F10R2_bit at CAN1_F10R2.B3;
    sbit  FB4_CAN1_F10R2_bit at CAN1_F10R2.B4;
    sbit  FB5_CAN1_F10R2_bit at CAN1_F10R2.B5;
    sbit  FB6_CAN1_F10R2_bit at CAN1_F10R2.B6;
    sbit  FB7_CAN1_F10R2_bit at CAN1_F10R2.B7;
    sbit  FB8_CAN1_F10R2_bit at CAN1_F10R2.B8;
    sbit  FB9_CAN1_F10R2_bit at CAN1_F10R2.B9;
    sbit  FB10_CAN1_F10R2_bit at CAN1_F10R2.B10;
    sbit  FB11_CAN1_F10R2_bit at CAN1_F10R2.B11;
    sbit  FB12_CAN1_F10R2_bit at CAN1_F10R2.B12;
    sbit  FB13_CAN1_F10R2_bit at CAN1_F10R2.B13;
    sbit  FB14_CAN1_F10R2_bit at CAN1_F10R2.B14;
    sbit  FB15_CAN1_F10R2_bit at CAN1_F10R2.B15;
    sbit  FB16_CAN1_F10R2_bit at CAN1_F10R2.B16;
    sbit  FB17_CAN1_F10R2_bit at CAN1_F10R2.B17;
    sbit  FB18_CAN1_F10R2_bit at CAN1_F10R2.B18;
    sbit  FB19_CAN1_F10R2_bit at CAN1_F10R2.B19;
    sbit  FB20_CAN1_F10R2_bit at CAN1_F10R2.B20;
    sbit  FB21_CAN1_F10R2_bit at CAN1_F10R2.B21;
    sbit  FB22_CAN1_F10R2_bit at CAN1_F10R2.B22;
    sbit  FB23_CAN1_F10R2_bit at CAN1_F10R2.B23;
    sbit  FB24_CAN1_F10R2_bit at CAN1_F10R2.B24;
    sbit  FB25_CAN1_F10R2_bit at CAN1_F10R2.B25;
    sbit  FB26_CAN1_F10R2_bit at CAN1_F10R2.B26;
    sbit  FB27_CAN1_F10R2_bit at CAN1_F10R2.B27;
    sbit  FB28_CAN1_F10R2_bit at CAN1_F10R2.B28;
    sbit  FB29_CAN1_F10R2_bit at CAN1_F10R2.B29;
    sbit  FB30_CAN1_F10R2_bit at CAN1_F10R2.B30;
    sbit  FB31_CAN1_F10R2_bit at CAN1_F10R2.B31;

sfr unsigned long   volatile CAN1_F11R1           absolute 0x40006698;
    sbit  FB0_CAN1_F11R1_bit at CAN1_F11R1.B0;
    sbit  FB1_CAN1_F11R1_bit at CAN1_F11R1.B1;
    sbit  FB2_CAN1_F11R1_bit at CAN1_F11R1.B2;
    sbit  FB3_CAN1_F11R1_bit at CAN1_F11R1.B3;
    sbit  FB4_CAN1_F11R1_bit at CAN1_F11R1.B4;
    sbit  FB5_CAN1_F11R1_bit at CAN1_F11R1.B5;
    sbit  FB6_CAN1_F11R1_bit at CAN1_F11R1.B6;
    sbit  FB7_CAN1_F11R1_bit at CAN1_F11R1.B7;
    sbit  FB8_CAN1_F11R1_bit at CAN1_F11R1.B8;
    sbit  FB9_CAN1_F11R1_bit at CAN1_F11R1.B9;
    sbit  FB10_CAN1_F11R1_bit at CAN1_F11R1.B10;
    sbit  FB11_CAN1_F11R1_bit at CAN1_F11R1.B11;
    sbit  FB12_CAN1_F11R1_bit at CAN1_F11R1.B12;
    sbit  FB13_CAN1_F11R1_bit at CAN1_F11R1.B13;
    sbit  FB14_CAN1_F11R1_bit at CAN1_F11R1.B14;
    sbit  FB15_CAN1_F11R1_bit at CAN1_F11R1.B15;
    sbit  FB16_CAN1_F11R1_bit at CAN1_F11R1.B16;
    sbit  FB17_CAN1_F11R1_bit at CAN1_F11R1.B17;
    sbit  FB18_CAN1_F11R1_bit at CAN1_F11R1.B18;
    sbit  FB19_CAN1_F11R1_bit at CAN1_F11R1.B19;
    sbit  FB20_CAN1_F11R1_bit at CAN1_F11R1.B20;
    sbit  FB21_CAN1_F11R1_bit at CAN1_F11R1.B21;
    sbit  FB22_CAN1_F11R1_bit at CAN1_F11R1.B22;
    sbit  FB23_CAN1_F11R1_bit at CAN1_F11R1.B23;
    sbit  FB24_CAN1_F11R1_bit at CAN1_F11R1.B24;
    sbit  FB25_CAN1_F11R1_bit at CAN1_F11R1.B25;
    sbit  FB26_CAN1_F11R1_bit at CAN1_F11R1.B26;
    sbit  FB27_CAN1_F11R1_bit at CAN1_F11R1.B27;
    sbit  FB28_CAN1_F11R1_bit at CAN1_F11R1.B28;
    sbit  FB29_CAN1_F11R1_bit at CAN1_F11R1.B29;
    sbit  FB30_CAN1_F11R1_bit at CAN1_F11R1.B30;
    sbit  FB31_CAN1_F11R1_bit at CAN1_F11R1.B31;

sfr unsigned long   volatile CAN1_F11R2           absolute 0x4000669C;
    sbit  FB0_CAN1_F11R2_bit at CAN1_F11R2.B0;
    sbit  FB1_CAN1_F11R2_bit at CAN1_F11R2.B1;
    sbit  FB2_CAN1_F11R2_bit at CAN1_F11R2.B2;
    sbit  FB3_CAN1_F11R2_bit at CAN1_F11R2.B3;
    sbit  FB4_CAN1_F11R2_bit at CAN1_F11R2.B4;
    sbit  FB5_CAN1_F11R2_bit at CAN1_F11R2.B5;
    sbit  FB6_CAN1_F11R2_bit at CAN1_F11R2.B6;
    sbit  FB7_CAN1_F11R2_bit at CAN1_F11R2.B7;
    sbit  FB8_CAN1_F11R2_bit at CAN1_F11R2.B8;
    sbit  FB9_CAN1_F11R2_bit at CAN1_F11R2.B9;
    sbit  FB10_CAN1_F11R2_bit at CAN1_F11R2.B10;
    sbit  FB11_CAN1_F11R2_bit at CAN1_F11R2.B11;
    sbit  FB12_CAN1_F11R2_bit at CAN1_F11R2.B12;
    sbit  FB13_CAN1_F11R2_bit at CAN1_F11R2.B13;
    sbit  FB14_CAN1_F11R2_bit at CAN1_F11R2.B14;
    sbit  FB15_CAN1_F11R2_bit at CAN1_F11R2.B15;
    sbit  FB16_CAN1_F11R2_bit at CAN1_F11R2.B16;
    sbit  FB17_CAN1_F11R2_bit at CAN1_F11R2.B17;
    sbit  FB18_CAN1_F11R2_bit at CAN1_F11R2.B18;
    sbit  FB19_CAN1_F11R2_bit at CAN1_F11R2.B19;
    sbit  FB20_CAN1_F11R2_bit at CAN1_F11R2.B20;
    sbit  FB21_CAN1_F11R2_bit at CAN1_F11R2.B21;
    sbit  FB22_CAN1_F11R2_bit at CAN1_F11R2.B22;
    sbit  FB23_CAN1_F11R2_bit at CAN1_F11R2.B23;
    sbit  FB24_CAN1_F11R2_bit at CAN1_F11R2.B24;
    sbit  FB25_CAN1_F11R2_bit at CAN1_F11R2.B25;
    sbit  FB26_CAN1_F11R2_bit at CAN1_F11R2.B26;
    sbit  FB27_CAN1_F11R2_bit at CAN1_F11R2.B27;
    sbit  FB28_CAN1_F11R2_bit at CAN1_F11R2.B28;
    sbit  FB29_CAN1_F11R2_bit at CAN1_F11R2.B29;
    sbit  FB30_CAN1_F11R2_bit at CAN1_F11R2.B30;
    sbit  FB31_CAN1_F11R2_bit at CAN1_F11R2.B31;

sfr unsigned long   volatile CAN1_F12R1           absolute 0x400066A0;
    sbit  FB0_CAN1_F12R1_bit at CAN1_F12R1.B0;
    sbit  FB1_CAN1_F12R1_bit at CAN1_F12R1.B1;
    sbit  FB2_CAN1_F12R1_bit at CAN1_F12R1.B2;
    sbit  FB3_CAN1_F12R1_bit at CAN1_F12R1.B3;
    sbit  FB4_CAN1_F12R1_bit at CAN1_F12R1.B4;
    sbit  FB5_CAN1_F12R1_bit at CAN1_F12R1.B5;
    sbit  FB6_CAN1_F12R1_bit at CAN1_F12R1.B6;
    sbit  FB7_CAN1_F12R1_bit at CAN1_F12R1.B7;
    sbit  FB8_CAN1_F12R1_bit at CAN1_F12R1.B8;
    sbit  FB9_CAN1_F12R1_bit at CAN1_F12R1.B9;
    sbit  FB10_CAN1_F12R1_bit at CAN1_F12R1.B10;
    sbit  FB11_CAN1_F12R1_bit at CAN1_F12R1.B11;
    sbit  FB12_CAN1_F12R1_bit at CAN1_F12R1.B12;
    sbit  FB13_CAN1_F12R1_bit at CAN1_F12R1.B13;
    sbit  FB14_CAN1_F12R1_bit at CAN1_F12R1.B14;
    sbit  FB15_CAN1_F12R1_bit at CAN1_F12R1.B15;
    sbit  FB16_CAN1_F12R1_bit at CAN1_F12R1.B16;
    sbit  FB17_CAN1_F12R1_bit at CAN1_F12R1.B17;
    sbit  FB18_CAN1_F12R1_bit at CAN1_F12R1.B18;
    sbit  FB19_CAN1_F12R1_bit at CAN1_F12R1.B19;
    sbit  FB20_CAN1_F12R1_bit at CAN1_F12R1.B20;
    sbit  FB21_CAN1_F12R1_bit at CAN1_F12R1.B21;
    sbit  FB22_CAN1_F12R1_bit at CAN1_F12R1.B22;
    sbit  FB23_CAN1_F12R1_bit at CAN1_F12R1.B23;
    sbit  FB24_CAN1_F12R1_bit at CAN1_F12R1.B24;
    sbit  FB25_CAN1_F12R1_bit at CAN1_F12R1.B25;
    sbit  FB26_CAN1_F12R1_bit at CAN1_F12R1.B26;
    sbit  FB27_CAN1_F12R1_bit at CAN1_F12R1.B27;
    sbit  FB28_CAN1_F12R1_bit at CAN1_F12R1.B28;
    sbit  FB29_CAN1_F12R1_bit at CAN1_F12R1.B29;
    sbit  FB30_CAN1_F12R1_bit at CAN1_F12R1.B30;
    sbit  FB31_CAN1_F12R1_bit at CAN1_F12R1.B31;

sfr unsigned long   volatile CAN1_F12R2           absolute 0x400066A4;
    sbit  FB0_CAN1_F12R2_bit at CAN1_F12R2.B0;
    sbit  FB1_CAN1_F12R2_bit at CAN1_F12R2.B1;
    sbit  FB2_CAN1_F12R2_bit at CAN1_F12R2.B2;
    sbit  FB3_CAN1_F12R2_bit at CAN1_F12R2.B3;
    sbit  FB4_CAN1_F12R2_bit at CAN1_F12R2.B4;
    sbit  FB5_CAN1_F12R2_bit at CAN1_F12R2.B5;
    sbit  FB6_CAN1_F12R2_bit at CAN1_F12R2.B6;
    sbit  FB7_CAN1_F12R2_bit at CAN1_F12R2.B7;
    sbit  FB8_CAN1_F12R2_bit at CAN1_F12R2.B8;
    sbit  FB9_CAN1_F12R2_bit at CAN1_F12R2.B9;
    sbit  FB10_CAN1_F12R2_bit at CAN1_F12R2.B10;
    sbit  FB11_CAN1_F12R2_bit at CAN1_F12R2.B11;
    sbit  FB12_CAN1_F12R2_bit at CAN1_F12R2.B12;
    sbit  FB13_CAN1_F12R2_bit at CAN1_F12R2.B13;
    sbit  FB14_CAN1_F12R2_bit at CAN1_F12R2.B14;
    sbit  FB15_CAN1_F12R2_bit at CAN1_F12R2.B15;
    sbit  FB16_CAN1_F12R2_bit at CAN1_F12R2.B16;
    sbit  FB17_CAN1_F12R2_bit at CAN1_F12R2.B17;
    sbit  FB18_CAN1_F12R2_bit at CAN1_F12R2.B18;
    sbit  FB19_CAN1_F12R2_bit at CAN1_F12R2.B19;
    sbit  FB20_CAN1_F12R2_bit at CAN1_F12R2.B20;
    sbit  FB21_CAN1_F12R2_bit at CAN1_F12R2.B21;
    sbit  FB22_CAN1_F12R2_bit at CAN1_F12R2.B22;
    sbit  FB23_CAN1_F12R2_bit at CAN1_F12R2.B23;
    sbit  FB24_CAN1_F12R2_bit at CAN1_F12R2.B24;
    sbit  FB25_CAN1_F12R2_bit at CAN1_F12R2.B25;
    sbit  FB26_CAN1_F12R2_bit at CAN1_F12R2.B26;
    sbit  FB27_CAN1_F12R2_bit at CAN1_F12R2.B27;
    sbit  FB28_CAN1_F12R2_bit at CAN1_F12R2.B28;
    sbit  FB29_CAN1_F12R2_bit at CAN1_F12R2.B29;
    sbit  FB30_CAN1_F12R2_bit at CAN1_F12R2.B30;
    sbit  FB31_CAN1_F12R2_bit at CAN1_F12R2.B31;

sfr unsigned long   volatile CAN1_F13R1           absolute 0x400066A8;
    sbit  FB0_CAN1_F13R1_bit at CAN1_F13R1.B0;
    sbit  FB1_CAN1_F13R1_bit at CAN1_F13R1.B1;
    sbit  FB2_CAN1_F13R1_bit at CAN1_F13R1.B2;
    sbit  FB3_CAN1_F13R1_bit at CAN1_F13R1.B3;
    sbit  FB4_CAN1_F13R1_bit at CAN1_F13R1.B4;
    sbit  FB5_CAN1_F13R1_bit at CAN1_F13R1.B5;
    sbit  FB6_CAN1_F13R1_bit at CAN1_F13R1.B6;
    sbit  FB7_CAN1_F13R1_bit at CAN1_F13R1.B7;
    sbit  FB8_CAN1_F13R1_bit at CAN1_F13R1.B8;
    sbit  FB9_CAN1_F13R1_bit at CAN1_F13R1.B9;
    sbit  FB10_CAN1_F13R1_bit at CAN1_F13R1.B10;
    sbit  FB11_CAN1_F13R1_bit at CAN1_F13R1.B11;
    sbit  FB12_CAN1_F13R1_bit at CAN1_F13R1.B12;
    sbit  FB13_CAN1_F13R1_bit at CAN1_F13R1.B13;
    sbit  FB14_CAN1_F13R1_bit at CAN1_F13R1.B14;
    sbit  FB15_CAN1_F13R1_bit at CAN1_F13R1.B15;
    sbit  FB16_CAN1_F13R1_bit at CAN1_F13R1.B16;
    sbit  FB17_CAN1_F13R1_bit at CAN1_F13R1.B17;
    sbit  FB18_CAN1_F13R1_bit at CAN1_F13R1.B18;
    sbit  FB19_CAN1_F13R1_bit at CAN1_F13R1.B19;
    sbit  FB20_CAN1_F13R1_bit at CAN1_F13R1.B20;
    sbit  FB21_CAN1_F13R1_bit at CAN1_F13R1.B21;
    sbit  FB22_CAN1_F13R1_bit at CAN1_F13R1.B22;
    sbit  FB23_CAN1_F13R1_bit at CAN1_F13R1.B23;
    sbit  FB24_CAN1_F13R1_bit at CAN1_F13R1.B24;
    sbit  FB25_CAN1_F13R1_bit at CAN1_F13R1.B25;
    sbit  FB26_CAN1_F13R1_bit at CAN1_F13R1.B26;
    sbit  FB27_CAN1_F13R1_bit at CAN1_F13R1.B27;
    sbit  FB28_CAN1_F13R1_bit at CAN1_F13R1.B28;
    sbit  FB29_CAN1_F13R1_bit at CAN1_F13R1.B29;
    sbit  FB30_CAN1_F13R1_bit at CAN1_F13R1.B30;
    sbit  FB31_CAN1_F13R1_bit at CAN1_F13R1.B31;

sfr unsigned long   volatile CAN1_F13R2           absolute 0x400066AC;
    sbit  FB0_CAN1_F13R2_bit at CAN1_F13R2.B0;
    sbit  FB1_CAN1_F13R2_bit at CAN1_F13R2.B1;
    sbit  FB2_CAN1_F13R2_bit at CAN1_F13R2.B2;
    sbit  FB3_CAN1_F13R2_bit at CAN1_F13R2.B3;
    sbit  FB4_CAN1_F13R2_bit at CAN1_F13R2.B4;
    sbit  FB5_CAN1_F13R2_bit at CAN1_F13R2.B5;
    sbit  FB6_CAN1_F13R2_bit at CAN1_F13R2.B6;
    sbit  FB7_CAN1_F13R2_bit at CAN1_F13R2.B7;
    sbit  FB8_CAN1_F13R2_bit at CAN1_F13R2.B8;
    sbit  FB9_CAN1_F13R2_bit at CAN1_F13R2.B9;
    sbit  FB10_CAN1_F13R2_bit at CAN1_F13R2.B10;
    sbit  FB11_CAN1_F13R2_bit at CAN1_F13R2.B11;
    sbit  FB12_CAN1_F13R2_bit at CAN1_F13R2.B12;
    sbit  FB13_CAN1_F13R2_bit at CAN1_F13R2.B13;
    sbit  FB14_CAN1_F13R2_bit at CAN1_F13R2.B14;
    sbit  FB15_CAN1_F13R2_bit at CAN1_F13R2.B15;
    sbit  FB16_CAN1_F13R2_bit at CAN1_F13R2.B16;
    sbit  FB17_CAN1_F13R2_bit at CAN1_F13R2.B17;
    sbit  FB18_CAN1_F13R2_bit at CAN1_F13R2.B18;
    sbit  FB19_CAN1_F13R2_bit at CAN1_F13R2.B19;
    sbit  FB20_CAN1_F13R2_bit at CAN1_F13R2.B20;
    sbit  FB21_CAN1_F13R2_bit at CAN1_F13R2.B21;
    sbit  FB22_CAN1_F13R2_bit at CAN1_F13R2.B22;
    sbit  FB23_CAN1_F13R2_bit at CAN1_F13R2.B23;
    sbit  FB24_CAN1_F13R2_bit at CAN1_F13R2.B24;
    sbit  FB25_CAN1_F13R2_bit at CAN1_F13R2.B25;
    sbit  FB26_CAN1_F13R2_bit at CAN1_F13R2.B26;
    sbit  FB27_CAN1_F13R2_bit at CAN1_F13R2.B27;
    sbit  FB28_CAN1_F13R2_bit at CAN1_F13R2.B28;
    sbit  FB29_CAN1_F13R2_bit at CAN1_F13R2.B29;
    sbit  FB30_CAN1_F13R2_bit at CAN1_F13R2.B30;
    sbit  FB31_CAN1_F13R2_bit at CAN1_F13R2.B31;

sfr unsigned long   volatile CAN1_F14R1           absolute 0x400066B0;
    sbit  FB0_CAN1_F14R1_bit at CAN1_F14R1.B0;
    sbit  FB1_CAN1_F14R1_bit at CAN1_F14R1.B1;
    sbit  FB2_CAN1_F14R1_bit at CAN1_F14R1.B2;
    sbit  FB3_CAN1_F14R1_bit at CAN1_F14R1.B3;
    sbit  FB4_CAN1_F14R1_bit at CAN1_F14R1.B4;
    sbit  FB5_CAN1_F14R1_bit at CAN1_F14R1.B5;
    sbit  FB6_CAN1_F14R1_bit at CAN1_F14R1.B6;
    sbit  FB7_CAN1_F14R1_bit at CAN1_F14R1.B7;
    sbit  FB8_CAN1_F14R1_bit at CAN1_F14R1.B8;
    sbit  FB9_CAN1_F14R1_bit at CAN1_F14R1.B9;
    sbit  FB10_CAN1_F14R1_bit at CAN1_F14R1.B10;
    sbit  FB11_CAN1_F14R1_bit at CAN1_F14R1.B11;
    sbit  FB12_CAN1_F14R1_bit at CAN1_F14R1.B12;
    sbit  FB13_CAN1_F14R1_bit at CAN1_F14R1.B13;
    sbit  FB14_CAN1_F14R1_bit at CAN1_F14R1.B14;
    sbit  FB15_CAN1_F14R1_bit at CAN1_F14R1.B15;
    sbit  FB16_CAN1_F14R1_bit at CAN1_F14R1.B16;
    sbit  FB17_CAN1_F14R1_bit at CAN1_F14R1.B17;
    sbit  FB18_CAN1_F14R1_bit at CAN1_F14R1.B18;
    sbit  FB19_CAN1_F14R1_bit at CAN1_F14R1.B19;
    sbit  FB20_CAN1_F14R1_bit at CAN1_F14R1.B20;
    sbit  FB21_CAN1_F14R1_bit at CAN1_F14R1.B21;
    sbit  FB22_CAN1_F14R1_bit at CAN1_F14R1.B22;
    sbit  FB23_CAN1_F14R1_bit at CAN1_F14R1.B23;
    sbit  FB24_CAN1_F14R1_bit at CAN1_F14R1.B24;
    sbit  FB25_CAN1_F14R1_bit at CAN1_F14R1.B25;
    sbit  FB26_CAN1_F14R1_bit at CAN1_F14R1.B26;
    sbit  FB27_CAN1_F14R1_bit at CAN1_F14R1.B27;
    sbit  FB28_CAN1_F14R1_bit at CAN1_F14R1.B28;
    sbit  FB29_CAN1_F14R1_bit at CAN1_F14R1.B29;
    sbit  FB30_CAN1_F14R1_bit at CAN1_F14R1.B30;
    sbit  FB31_CAN1_F14R1_bit at CAN1_F14R1.B31;

sfr unsigned long   volatile CAN1_F14R2           absolute 0x400066B4;
    sbit  FB0_CAN1_F14R2_bit at CAN1_F14R2.B0;
    sbit  FB1_CAN1_F14R2_bit at CAN1_F14R2.B1;
    sbit  FB2_CAN1_F14R2_bit at CAN1_F14R2.B2;
    sbit  FB3_CAN1_F14R2_bit at CAN1_F14R2.B3;
    sbit  FB4_CAN1_F14R2_bit at CAN1_F14R2.B4;
    sbit  FB5_CAN1_F14R2_bit at CAN1_F14R2.B5;
    sbit  FB6_CAN1_F14R2_bit at CAN1_F14R2.B6;
    sbit  FB7_CAN1_F14R2_bit at CAN1_F14R2.B7;
    sbit  FB8_CAN1_F14R2_bit at CAN1_F14R2.B8;
    sbit  FB9_CAN1_F14R2_bit at CAN1_F14R2.B9;
    sbit  FB10_CAN1_F14R2_bit at CAN1_F14R2.B10;
    sbit  FB11_CAN1_F14R2_bit at CAN1_F14R2.B11;
    sbit  FB12_CAN1_F14R2_bit at CAN1_F14R2.B12;
    sbit  FB13_CAN1_F14R2_bit at CAN1_F14R2.B13;
    sbit  FB14_CAN1_F14R2_bit at CAN1_F14R2.B14;
    sbit  FB15_CAN1_F14R2_bit at CAN1_F14R2.B15;
    sbit  FB16_CAN1_F14R2_bit at CAN1_F14R2.B16;
    sbit  FB17_CAN1_F14R2_bit at CAN1_F14R2.B17;
    sbit  FB18_CAN1_F14R2_bit at CAN1_F14R2.B18;
    sbit  FB19_CAN1_F14R2_bit at CAN1_F14R2.B19;
    sbit  FB20_CAN1_F14R2_bit at CAN1_F14R2.B20;
    sbit  FB21_CAN1_F14R2_bit at CAN1_F14R2.B21;
    sbit  FB22_CAN1_F14R2_bit at CAN1_F14R2.B22;
    sbit  FB23_CAN1_F14R2_bit at CAN1_F14R2.B23;
    sbit  FB24_CAN1_F14R2_bit at CAN1_F14R2.B24;
    sbit  FB25_CAN1_F14R2_bit at CAN1_F14R2.B25;
    sbit  FB26_CAN1_F14R2_bit at CAN1_F14R2.B26;
    sbit  FB27_CAN1_F14R2_bit at CAN1_F14R2.B27;
    sbit  FB28_CAN1_F14R2_bit at CAN1_F14R2.B28;
    sbit  FB29_CAN1_F14R2_bit at CAN1_F14R2.B29;
    sbit  FB30_CAN1_F14R2_bit at CAN1_F14R2.B30;
    sbit  FB31_CAN1_F14R2_bit at CAN1_F14R2.B31;

sfr unsigned long   volatile CAN1_F15R1           absolute 0x400066B8;
    sbit  FB0_CAN1_F15R1_bit at CAN1_F15R1.B0;
    sbit  FB1_CAN1_F15R1_bit at CAN1_F15R1.B1;
    sbit  FB2_CAN1_F15R1_bit at CAN1_F15R1.B2;
    sbit  FB3_CAN1_F15R1_bit at CAN1_F15R1.B3;
    sbit  FB4_CAN1_F15R1_bit at CAN1_F15R1.B4;
    sbit  FB5_CAN1_F15R1_bit at CAN1_F15R1.B5;
    sbit  FB6_CAN1_F15R1_bit at CAN1_F15R1.B6;
    sbit  FB7_CAN1_F15R1_bit at CAN1_F15R1.B7;
    sbit  FB8_CAN1_F15R1_bit at CAN1_F15R1.B8;
    sbit  FB9_CAN1_F15R1_bit at CAN1_F15R1.B9;
    sbit  FB10_CAN1_F15R1_bit at CAN1_F15R1.B10;
    sbit  FB11_CAN1_F15R1_bit at CAN1_F15R1.B11;
    sbit  FB12_CAN1_F15R1_bit at CAN1_F15R1.B12;
    sbit  FB13_CAN1_F15R1_bit at CAN1_F15R1.B13;
    sbit  FB14_CAN1_F15R1_bit at CAN1_F15R1.B14;
    sbit  FB15_CAN1_F15R1_bit at CAN1_F15R1.B15;
    sbit  FB16_CAN1_F15R1_bit at CAN1_F15R1.B16;
    sbit  FB17_CAN1_F15R1_bit at CAN1_F15R1.B17;
    sbit  FB18_CAN1_F15R1_bit at CAN1_F15R1.B18;
    sbit  FB19_CAN1_F15R1_bit at CAN1_F15R1.B19;
    sbit  FB20_CAN1_F15R1_bit at CAN1_F15R1.B20;
    sbit  FB21_CAN1_F15R1_bit at CAN1_F15R1.B21;
    sbit  FB22_CAN1_F15R1_bit at CAN1_F15R1.B22;
    sbit  FB23_CAN1_F15R1_bit at CAN1_F15R1.B23;
    sbit  FB24_CAN1_F15R1_bit at CAN1_F15R1.B24;
    sbit  FB25_CAN1_F15R1_bit at CAN1_F15R1.B25;
    sbit  FB26_CAN1_F15R1_bit at CAN1_F15R1.B26;
    sbit  FB27_CAN1_F15R1_bit at CAN1_F15R1.B27;
    sbit  FB28_CAN1_F15R1_bit at CAN1_F15R1.B28;
    sbit  FB29_CAN1_F15R1_bit at CAN1_F15R1.B29;
    sbit  FB30_CAN1_F15R1_bit at CAN1_F15R1.B30;
    sbit  FB31_CAN1_F15R1_bit at CAN1_F15R1.B31;

sfr unsigned long   volatile CAN1_F15R2           absolute 0x400066BC;
    sbit  FB0_CAN1_F15R2_bit at CAN1_F15R2.B0;
    sbit  FB1_CAN1_F15R2_bit at CAN1_F15R2.B1;
    sbit  FB2_CAN1_F15R2_bit at CAN1_F15R2.B2;
    sbit  FB3_CAN1_F15R2_bit at CAN1_F15R2.B3;
    sbit  FB4_CAN1_F15R2_bit at CAN1_F15R2.B4;
    sbit  FB5_CAN1_F15R2_bit at CAN1_F15R2.B5;
    sbit  FB6_CAN1_F15R2_bit at CAN1_F15R2.B6;
    sbit  FB7_CAN1_F15R2_bit at CAN1_F15R2.B7;
    sbit  FB8_CAN1_F15R2_bit at CAN1_F15R2.B8;
    sbit  FB9_CAN1_F15R2_bit at CAN1_F15R2.B9;
    sbit  FB10_CAN1_F15R2_bit at CAN1_F15R2.B10;
    sbit  FB11_CAN1_F15R2_bit at CAN1_F15R2.B11;
    sbit  FB12_CAN1_F15R2_bit at CAN1_F15R2.B12;
    sbit  FB13_CAN1_F15R2_bit at CAN1_F15R2.B13;
    sbit  FB14_CAN1_F15R2_bit at CAN1_F15R2.B14;
    sbit  FB15_CAN1_F15R2_bit at CAN1_F15R2.B15;
    sbit  FB16_CAN1_F15R2_bit at CAN1_F15R2.B16;
    sbit  FB17_CAN1_F15R2_bit at CAN1_F15R2.B17;
    sbit  FB18_CAN1_F15R2_bit at CAN1_F15R2.B18;
    sbit  FB19_CAN1_F15R2_bit at CAN1_F15R2.B19;
    sbit  FB20_CAN1_F15R2_bit at CAN1_F15R2.B20;
    sbit  FB21_CAN1_F15R2_bit at CAN1_F15R2.B21;
    sbit  FB22_CAN1_F15R2_bit at CAN1_F15R2.B22;
    sbit  FB23_CAN1_F15R2_bit at CAN1_F15R2.B23;
    sbit  FB24_CAN1_F15R2_bit at CAN1_F15R2.B24;
    sbit  FB25_CAN1_F15R2_bit at CAN1_F15R2.B25;
    sbit  FB26_CAN1_F15R2_bit at CAN1_F15R2.B26;
    sbit  FB27_CAN1_F15R2_bit at CAN1_F15R2.B27;
    sbit  FB28_CAN1_F15R2_bit at CAN1_F15R2.B28;
    sbit  FB29_CAN1_F15R2_bit at CAN1_F15R2.B29;
    sbit  FB30_CAN1_F15R2_bit at CAN1_F15R2.B30;
    sbit  FB31_CAN1_F15R2_bit at CAN1_F15R2.B31;

sfr unsigned long   volatile CAN1_F16R1           absolute 0x400066C0;
    sbit  FB0_CAN1_F16R1_bit at CAN1_F16R1.B0;
    sbit  FB1_CAN1_F16R1_bit at CAN1_F16R1.B1;
    sbit  FB2_CAN1_F16R1_bit at CAN1_F16R1.B2;
    sbit  FB3_CAN1_F16R1_bit at CAN1_F16R1.B3;
    sbit  FB4_CAN1_F16R1_bit at CAN1_F16R1.B4;
    sbit  FB5_CAN1_F16R1_bit at CAN1_F16R1.B5;
    sbit  FB6_CAN1_F16R1_bit at CAN1_F16R1.B6;
    sbit  FB7_CAN1_F16R1_bit at CAN1_F16R1.B7;
    sbit  FB8_CAN1_F16R1_bit at CAN1_F16R1.B8;
    sbit  FB9_CAN1_F16R1_bit at CAN1_F16R1.B9;
    sbit  FB10_CAN1_F16R1_bit at CAN1_F16R1.B10;
    sbit  FB11_CAN1_F16R1_bit at CAN1_F16R1.B11;
    sbit  FB12_CAN1_F16R1_bit at CAN1_F16R1.B12;
    sbit  FB13_CAN1_F16R1_bit at CAN1_F16R1.B13;
    sbit  FB14_CAN1_F16R1_bit at CAN1_F16R1.B14;
    sbit  FB15_CAN1_F16R1_bit at CAN1_F16R1.B15;
    sbit  FB16_CAN1_F16R1_bit at CAN1_F16R1.B16;
    sbit  FB17_CAN1_F16R1_bit at CAN1_F16R1.B17;
    sbit  FB18_CAN1_F16R1_bit at CAN1_F16R1.B18;
    sbit  FB19_CAN1_F16R1_bit at CAN1_F16R1.B19;
    sbit  FB20_CAN1_F16R1_bit at CAN1_F16R1.B20;
    sbit  FB21_CAN1_F16R1_bit at CAN1_F16R1.B21;
    sbit  FB22_CAN1_F16R1_bit at CAN1_F16R1.B22;
    sbit  FB23_CAN1_F16R1_bit at CAN1_F16R1.B23;
    sbit  FB24_CAN1_F16R1_bit at CAN1_F16R1.B24;
    sbit  FB25_CAN1_F16R1_bit at CAN1_F16R1.B25;
    sbit  FB26_CAN1_F16R1_bit at CAN1_F16R1.B26;
    sbit  FB27_CAN1_F16R1_bit at CAN1_F16R1.B27;
    sbit  FB28_CAN1_F16R1_bit at CAN1_F16R1.B28;
    sbit  FB29_CAN1_F16R1_bit at CAN1_F16R1.B29;
    sbit  FB30_CAN1_F16R1_bit at CAN1_F16R1.B30;
    sbit  FB31_CAN1_F16R1_bit at CAN1_F16R1.B31;

sfr unsigned long   volatile CAN1_F16R2           absolute 0x400066C4;
    sbit  FB0_CAN1_F16R2_bit at CAN1_F16R2.B0;
    sbit  FB1_CAN1_F16R2_bit at CAN1_F16R2.B1;
    sbit  FB2_CAN1_F16R2_bit at CAN1_F16R2.B2;
    sbit  FB3_CAN1_F16R2_bit at CAN1_F16R2.B3;
    sbit  FB4_CAN1_F16R2_bit at CAN1_F16R2.B4;
    sbit  FB5_CAN1_F16R2_bit at CAN1_F16R2.B5;
    sbit  FB6_CAN1_F16R2_bit at CAN1_F16R2.B6;
    sbit  FB7_CAN1_F16R2_bit at CAN1_F16R2.B7;
    sbit  FB8_CAN1_F16R2_bit at CAN1_F16R2.B8;
    sbit  FB9_CAN1_F16R2_bit at CAN1_F16R2.B9;
    sbit  FB10_CAN1_F16R2_bit at CAN1_F16R2.B10;
    sbit  FB11_CAN1_F16R2_bit at CAN1_F16R2.B11;
    sbit  FB12_CAN1_F16R2_bit at CAN1_F16R2.B12;
    sbit  FB13_CAN1_F16R2_bit at CAN1_F16R2.B13;
    sbit  FB14_CAN1_F16R2_bit at CAN1_F16R2.B14;
    sbit  FB15_CAN1_F16R2_bit at CAN1_F16R2.B15;
    sbit  FB16_CAN1_F16R2_bit at CAN1_F16R2.B16;
    sbit  FB17_CAN1_F16R2_bit at CAN1_F16R2.B17;
    sbit  FB18_CAN1_F16R2_bit at CAN1_F16R2.B18;
    sbit  FB19_CAN1_F16R2_bit at CAN1_F16R2.B19;
    sbit  FB20_CAN1_F16R2_bit at CAN1_F16R2.B20;
    sbit  FB21_CAN1_F16R2_bit at CAN1_F16R2.B21;
    sbit  FB22_CAN1_F16R2_bit at CAN1_F16R2.B22;
    sbit  FB23_CAN1_F16R2_bit at CAN1_F16R2.B23;
    sbit  FB24_CAN1_F16R2_bit at CAN1_F16R2.B24;
    sbit  FB25_CAN1_F16R2_bit at CAN1_F16R2.B25;
    sbit  FB26_CAN1_F16R2_bit at CAN1_F16R2.B26;
    sbit  FB27_CAN1_F16R2_bit at CAN1_F16R2.B27;
    sbit  FB28_CAN1_F16R2_bit at CAN1_F16R2.B28;
    sbit  FB29_CAN1_F16R2_bit at CAN1_F16R2.B29;
    sbit  FB30_CAN1_F16R2_bit at CAN1_F16R2.B30;
    sbit  FB31_CAN1_F16R2_bit at CAN1_F16R2.B31;

sfr unsigned long   volatile CAN1_F17R1           absolute 0x400066C8;
    sbit  FB0_CAN1_F17R1_bit at CAN1_F17R1.B0;
    sbit  FB1_CAN1_F17R1_bit at CAN1_F17R1.B1;
    sbit  FB2_CAN1_F17R1_bit at CAN1_F17R1.B2;
    sbit  FB3_CAN1_F17R1_bit at CAN1_F17R1.B3;
    sbit  FB4_CAN1_F17R1_bit at CAN1_F17R1.B4;
    sbit  FB5_CAN1_F17R1_bit at CAN1_F17R1.B5;
    sbit  FB6_CAN1_F17R1_bit at CAN1_F17R1.B6;
    sbit  FB7_CAN1_F17R1_bit at CAN1_F17R1.B7;
    sbit  FB8_CAN1_F17R1_bit at CAN1_F17R1.B8;
    sbit  FB9_CAN1_F17R1_bit at CAN1_F17R1.B9;
    sbit  FB10_CAN1_F17R1_bit at CAN1_F17R1.B10;
    sbit  FB11_CAN1_F17R1_bit at CAN1_F17R1.B11;
    sbit  FB12_CAN1_F17R1_bit at CAN1_F17R1.B12;
    sbit  FB13_CAN1_F17R1_bit at CAN1_F17R1.B13;
    sbit  FB14_CAN1_F17R1_bit at CAN1_F17R1.B14;
    sbit  FB15_CAN1_F17R1_bit at CAN1_F17R1.B15;
    sbit  FB16_CAN1_F17R1_bit at CAN1_F17R1.B16;
    sbit  FB17_CAN1_F17R1_bit at CAN1_F17R1.B17;
    sbit  FB18_CAN1_F17R1_bit at CAN1_F17R1.B18;
    sbit  FB19_CAN1_F17R1_bit at CAN1_F17R1.B19;
    sbit  FB20_CAN1_F17R1_bit at CAN1_F17R1.B20;
    sbit  FB21_CAN1_F17R1_bit at CAN1_F17R1.B21;
    sbit  FB22_CAN1_F17R1_bit at CAN1_F17R1.B22;
    sbit  FB23_CAN1_F17R1_bit at CAN1_F17R1.B23;
    sbit  FB24_CAN1_F17R1_bit at CAN1_F17R1.B24;
    sbit  FB25_CAN1_F17R1_bit at CAN1_F17R1.B25;
    sbit  FB26_CAN1_F17R1_bit at CAN1_F17R1.B26;
    sbit  FB27_CAN1_F17R1_bit at CAN1_F17R1.B27;
    sbit  FB28_CAN1_F17R1_bit at CAN1_F17R1.B28;
    sbit  FB29_CAN1_F17R1_bit at CAN1_F17R1.B29;
    sbit  FB30_CAN1_F17R1_bit at CAN1_F17R1.B30;
    sbit  FB31_CAN1_F17R1_bit at CAN1_F17R1.B31;

sfr unsigned long   volatile CAN1_F17R2           absolute 0x400066CC;
    sbit  FB0_CAN1_F17R2_bit at CAN1_F17R2.B0;
    sbit  FB1_CAN1_F17R2_bit at CAN1_F17R2.B1;
    sbit  FB2_CAN1_F17R2_bit at CAN1_F17R2.B2;
    sbit  FB3_CAN1_F17R2_bit at CAN1_F17R2.B3;
    sbit  FB4_CAN1_F17R2_bit at CAN1_F17R2.B4;
    sbit  FB5_CAN1_F17R2_bit at CAN1_F17R2.B5;
    sbit  FB6_CAN1_F17R2_bit at CAN1_F17R2.B6;
    sbit  FB7_CAN1_F17R2_bit at CAN1_F17R2.B7;
    sbit  FB8_CAN1_F17R2_bit at CAN1_F17R2.B8;
    sbit  FB9_CAN1_F17R2_bit at CAN1_F17R2.B9;
    sbit  FB10_CAN1_F17R2_bit at CAN1_F17R2.B10;
    sbit  FB11_CAN1_F17R2_bit at CAN1_F17R2.B11;
    sbit  FB12_CAN1_F17R2_bit at CAN1_F17R2.B12;
    sbit  FB13_CAN1_F17R2_bit at CAN1_F17R2.B13;
    sbit  FB14_CAN1_F17R2_bit at CAN1_F17R2.B14;
    sbit  FB15_CAN1_F17R2_bit at CAN1_F17R2.B15;
    sbit  FB16_CAN1_F17R2_bit at CAN1_F17R2.B16;
    sbit  FB17_CAN1_F17R2_bit at CAN1_F17R2.B17;
    sbit  FB18_CAN1_F17R2_bit at CAN1_F17R2.B18;
    sbit  FB19_CAN1_F17R2_bit at CAN1_F17R2.B19;
    sbit  FB20_CAN1_F17R2_bit at CAN1_F17R2.B20;
    sbit  FB21_CAN1_F17R2_bit at CAN1_F17R2.B21;
    sbit  FB22_CAN1_F17R2_bit at CAN1_F17R2.B22;
    sbit  FB23_CAN1_F17R2_bit at CAN1_F17R2.B23;
    sbit  FB24_CAN1_F17R2_bit at CAN1_F17R2.B24;
    sbit  FB25_CAN1_F17R2_bit at CAN1_F17R2.B25;
    sbit  FB26_CAN1_F17R2_bit at CAN1_F17R2.B26;
    sbit  FB27_CAN1_F17R2_bit at CAN1_F17R2.B27;
    sbit  FB28_CAN1_F17R2_bit at CAN1_F17R2.B28;
    sbit  FB29_CAN1_F17R2_bit at CAN1_F17R2.B29;
    sbit  FB30_CAN1_F17R2_bit at CAN1_F17R2.B30;
    sbit  FB31_CAN1_F17R2_bit at CAN1_F17R2.B31;

sfr unsigned long   volatile CAN1_F18R1           absolute 0x400066D0;
    sbit  FB0_CAN1_F18R1_bit at CAN1_F18R1.B0;
    sbit  FB1_CAN1_F18R1_bit at CAN1_F18R1.B1;
    sbit  FB2_CAN1_F18R1_bit at CAN1_F18R1.B2;
    sbit  FB3_CAN1_F18R1_bit at CAN1_F18R1.B3;
    sbit  FB4_CAN1_F18R1_bit at CAN1_F18R1.B4;
    sbit  FB5_CAN1_F18R1_bit at CAN1_F18R1.B5;
    sbit  FB6_CAN1_F18R1_bit at CAN1_F18R1.B6;
    sbit  FB7_CAN1_F18R1_bit at CAN1_F18R1.B7;
    sbit  FB8_CAN1_F18R1_bit at CAN1_F18R1.B8;
    sbit  FB9_CAN1_F18R1_bit at CAN1_F18R1.B9;
    sbit  FB10_CAN1_F18R1_bit at CAN1_F18R1.B10;
    sbit  FB11_CAN1_F18R1_bit at CAN1_F18R1.B11;
    sbit  FB12_CAN1_F18R1_bit at CAN1_F18R1.B12;
    sbit  FB13_CAN1_F18R1_bit at CAN1_F18R1.B13;
    sbit  FB14_CAN1_F18R1_bit at CAN1_F18R1.B14;
    sbit  FB15_CAN1_F18R1_bit at CAN1_F18R1.B15;
    sbit  FB16_CAN1_F18R1_bit at CAN1_F18R1.B16;
    sbit  FB17_CAN1_F18R1_bit at CAN1_F18R1.B17;
    sbit  FB18_CAN1_F18R1_bit at CAN1_F18R1.B18;
    sbit  FB19_CAN1_F18R1_bit at CAN1_F18R1.B19;
    sbit  FB20_CAN1_F18R1_bit at CAN1_F18R1.B20;
    sbit  FB21_CAN1_F18R1_bit at CAN1_F18R1.B21;
    sbit  FB22_CAN1_F18R1_bit at CAN1_F18R1.B22;
    sbit  FB23_CAN1_F18R1_bit at CAN1_F18R1.B23;
    sbit  FB24_CAN1_F18R1_bit at CAN1_F18R1.B24;
    sbit  FB25_CAN1_F18R1_bit at CAN1_F18R1.B25;
    sbit  FB26_CAN1_F18R1_bit at CAN1_F18R1.B26;
    sbit  FB27_CAN1_F18R1_bit at CAN1_F18R1.B27;
    sbit  FB28_CAN1_F18R1_bit at CAN1_F18R1.B28;
    sbit  FB29_CAN1_F18R1_bit at CAN1_F18R1.B29;
    sbit  FB30_CAN1_F18R1_bit at CAN1_F18R1.B30;
    sbit  FB31_CAN1_F18R1_bit at CAN1_F18R1.B31;

sfr unsigned long   volatile CAN1_F18R2           absolute 0x400066D4;
    sbit  FB0_CAN1_F18R2_bit at CAN1_F18R2.B0;
    sbit  FB1_CAN1_F18R2_bit at CAN1_F18R2.B1;
    sbit  FB2_CAN1_F18R2_bit at CAN1_F18R2.B2;
    sbit  FB3_CAN1_F18R2_bit at CAN1_F18R2.B3;
    sbit  FB4_CAN1_F18R2_bit at CAN1_F18R2.B4;
    sbit  FB5_CAN1_F18R2_bit at CAN1_F18R2.B5;
    sbit  FB6_CAN1_F18R2_bit at CAN1_F18R2.B6;
    sbit  FB7_CAN1_F18R2_bit at CAN1_F18R2.B7;
    sbit  FB8_CAN1_F18R2_bit at CAN1_F18R2.B8;
    sbit  FB9_CAN1_F18R2_bit at CAN1_F18R2.B9;
    sbit  FB10_CAN1_F18R2_bit at CAN1_F18R2.B10;
    sbit  FB11_CAN1_F18R2_bit at CAN1_F18R2.B11;
    sbit  FB12_CAN1_F18R2_bit at CAN1_F18R2.B12;
    sbit  FB13_CAN1_F18R2_bit at CAN1_F18R2.B13;
    sbit  FB14_CAN1_F18R2_bit at CAN1_F18R2.B14;
    sbit  FB15_CAN1_F18R2_bit at CAN1_F18R2.B15;
    sbit  FB16_CAN1_F18R2_bit at CAN1_F18R2.B16;
    sbit  FB17_CAN1_F18R2_bit at CAN1_F18R2.B17;
    sbit  FB18_CAN1_F18R2_bit at CAN1_F18R2.B18;
    sbit  FB19_CAN1_F18R2_bit at CAN1_F18R2.B19;
    sbit  FB20_CAN1_F18R2_bit at CAN1_F18R2.B20;
    sbit  FB21_CAN1_F18R2_bit at CAN1_F18R2.B21;
    sbit  FB22_CAN1_F18R2_bit at CAN1_F18R2.B22;
    sbit  FB23_CAN1_F18R2_bit at CAN1_F18R2.B23;
    sbit  FB24_CAN1_F18R2_bit at CAN1_F18R2.B24;
    sbit  FB25_CAN1_F18R2_bit at CAN1_F18R2.B25;
    sbit  FB26_CAN1_F18R2_bit at CAN1_F18R2.B26;
    sbit  FB27_CAN1_F18R2_bit at CAN1_F18R2.B27;
    sbit  FB28_CAN1_F18R2_bit at CAN1_F18R2.B28;
    sbit  FB29_CAN1_F18R2_bit at CAN1_F18R2.B29;
    sbit  FB30_CAN1_F18R2_bit at CAN1_F18R2.B30;
    sbit  FB31_CAN1_F18R2_bit at CAN1_F18R2.B31;

sfr unsigned long   volatile CAN1_F19R1           absolute 0x400066D8;
    sbit  FB0_CAN1_F19R1_bit at CAN1_F19R1.B0;
    sbit  FB1_CAN1_F19R1_bit at CAN1_F19R1.B1;
    sbit  FB2_CAN1_F19R1_bit at CAN1_F19R1.B2;
    sbit  FB3_CAN1_F19R1_bit at CAN1_F19R1.B3;
    sbit  FB4_CAN1_F19R1_bit at CAN1_F19R1.B4;
    sbit  FB5_CAN1_F19R1_bit at CAN1_F19R1.B5;
    sbit  FB6_CAN1_F19R1_bit at CAN1_F19R1.B6;
    sbit  FB7_CAN1_F19R1_bit at CAN1_F19R1.B7;
    sbit  FB8_CAN1_F19R1_bit at CAN1_F19R1.B8;
    sbit  FB9_CAN1_F19R1_bit at CAN1_F19R1.B9;
    sbit  FB10_CAN1_F19R1_bit at CAN1_F19R1.B10;
    sbit  FB11_CAN1_F19R1_bit at CAN1_F19R1.B11;
    sbit  FB12_CAN1_F19R1_bit at CAN1_F19R1.B12;
    sbit  FB13_CAN1_F19R1_bit at CAN1_F19R1.B13;
    sbit  FB14_CAN1_F19R1_bit at CAN1_F19R1.B14;
    sbit  FB15_CAN1_F19R1_bit at CAN1_F19R1.B15;
    sbit  FB16_CAN1_F19R1_bit at CAN1_F19R1.B16;
    sbit  FB17_CAN1_F19R1_bit at CAN1_F19R1.B17;
    sbit  FB18_CAN1_F19R1_bit at CAN1_F19R1.B18;
    sbit  FB19_CAN1_F19R1_bit at CAN1_F19R1.B19;
    sbit  FB20_CAN1_F19R1_bit at CAN1_F19R1.B20;
    sbit  FB21_CAN1_F19R1_bit at CAN1_F19R1.B21;
    sbit  FB22_CAN1_F19R1_bit at CAN1_F19R1.B22;
    sbit  FB23_CAN1_F19R1_bit at CAN1_F19R1.B23;
    sbit  FB24_CAN1_F19R1_bit at CAN1_F19R1.B24;
    sbit  FB25_CAN1_F19R1_bit at CAN1_F19R1.B25;
    sbit  FB26_CAN1_F19R1_bit at CAN1_F19R1.B26;
    sbit  FB27_CAN1_F19R1_bit at CAN1_F19R1.B27;
    sbit  FB28_CAN1_F19R1_bit at CAN1_F19R1.B28;
    sbit  FB29_CAN1_F19R1_bit at CAN1_F19R1.B29;
    sbit  FB30_CAN1_F19R1_bit at CAN1_F19R1.B30;
    sbit  FB31_CAN1_F19R1_bit at CAN1_F19R1.B31;

sfr unsigned long   volatile CAN1_F19R2           absolute 0x400066DC;
    sbit  FB0_CAN1_F19R2_bit at CAN1_F19R2.B0;
    sbit  FB1_CAN1_F19R2_bit at CAN1_F19R2.B1;
    sbit  FB2_CAN1_F19R2_bit at CAN1_F19R2.B2;
    sbit  FB3_CAN1_F19R2_bit at CAN1_F19R2.B3;
    sbit  FB4_CAN1_F19R2_bit at CAN1_F19R2.B4;
    sbit  FB5_CAN1_F19R2_bit at CAN1_F19R2.B5;
    sbit  FB6_CAN1_F19R2_bit at CAN1_F19R2.B6;
    sbit  FB7_CAN1_F19R2_bit at CAN1_F19R2.B7;
    sbit  FB8_CAN1_F19R2_bit at CAN1_F19R2.B8;
    sbit  FB9_CAN1_F19R2_bit at CAN1_F19R2.B9;
    sbit  FB10_CAN1_F19R2_bit at CAN1_F19R2.B10;
    sbit  FB11_CAN1_F19R2_bit at CAN1_F19R2.B11;
    sbit  FB12_CAN1_F19R2_bit at CAN1_F19R2.B12;
    sbit  FB13_CAN1_F19R2_bit at CAN1_F19R2.B13;
    sbit  FB14_CAN1_F19R2_bit at CAN1_F19R2.B14;
    sbit  FB15_CAN1_F19R2_bit at CAN1_F19R2.B15;
    sbit  FB16_CAN1_F19R2_bit at CAN1_F19R2.B16;
    sbit  FB17_CAN1_F19R2_bit at CAN1_F19R2.B17;
    sbit  FB18_CAN1_F19R2_bit at CAN1_F19R2.B18;
    sbit  FB19_CAN1_F19R2_bit at CAN1_F19R2.B19;
    sbit  FB20_CAN1_F19R2_bit at CAN1_F19R2.B20;
    sbit  FB21_CAN1_F19R2_bit at CAN1_F19R2.B21;
    sbit  FB22_CAN1_F19R2_bit at CAN1_F19R2.B22;
    sbit  FB23_CAN1_F19R2_bit at CAN1_F19R2.B23;
    sbit  FB24_CAN1_F19R2_bit at CAN1_F19R2.B24;
    sbit  FB25_CAN1_F19R2_bit at CAN1_F19R2.B25;
    sbit  FB26_CAN1_F19R2_bit at CAN1_F19R2.B26;
    sbit  FB27_CAN1_F19R2_bit at CAN1_F19R2.B27;
    sbit  FB28_CAN1_F19R2_bit at CAN1_F19R2.B28;
    sbit  FB29_CAN1_F19R2_bit at CAN1_F19R2.B29;
    sbit  FB30_CAN1_F19R2_bit at CAN1_F19R2.B30;
    sbit  FB31_CAN1_F19R2_bit at CAN1_F19R2.B31;

sfr unsigned long   volatile CAN1_F20R1           absolute 0x400066E0;
    sbit  FB0_CAN1_F20R1_bit at CAN1_F20R1.B0;
    sbit  FB1_CAN1_F20R1_bit at CAN1_F20R1.B1;
    sbit  FB2_CAN1_F20R1_bit at CAN1_F20R1.B2;
    sbit  FB3_CAN1_F20R1_bit at CAN1_F20R1.B3;
    sbit  FB4_CAN1_F20R1_bit at CAN1_F20R1.B4;
    sbit  FB5_CAN1_F20R1_bit at CAN1_F20R1.B5;
    sbit  FB6_CAN1_F20R1_bit at CAN1_F20R1.B6;
    sbit  FB7_CAN1_F20R1_bit at CAN1_F20R1.B7;
    sbit  FB8_CAN1_F20R1_bit at CAN1_F20R1.B8;
    sbit  FB9_CAN1_F20R1_bit at CAN1_F20R1.B9;
    sbit  FB10_CAN1_F20R1_bit at CAN1_F20R1.B10;
    sbit  FB11_CAN1_F20R1_bit at CAN1_F20R1.B11;
    sbit  FB12_CAN1_F20R1_bit at CAN1_F20R1.B12;
    sbit  FB13_CAN1_F20R1_bit at CAN1_F20R1.B13;
    sbit  FB14_CAN1_F20R1_bit at CAN1_F20R1.B14;
    sbit  FB15_CAN1_F20R1_bit at CAN1_F20R1.B15;
    sbit  FB16_CAN1_F20R1_bit at CAN1_F20R1.B16;
    sbit  FB17_CAN1_F20R1_bit at CAN1_F20R1.B17;
    sbit  FB18_CAN1_F20R1_bit at CAN1_F20R1.B18;
    sbit  FB19_CAN1_F20R1_bit at CAN1_F20R1.B19;
    sbit  FB20_CAN1_F20R1_bit at CAN1_F20R1.B20;
    sbit  FB21_CAN1_F20R1_bit at CAN1_F20R1.B21;
    sbit  FB22_CAN1_F20R1_bit at CAN1_F20R1.B22;
    sbit  FB23_CAN1_F20R1_bit at CAN1_F20R1.B23;
    sbit  FB24_CAN1_F20R1_bit at CAN1_F20R1.B24;
    sbit  FB25_CAN1_F20R1_bit at CAN1_F20R1.B25;
    sbit  FB26_CAN1_F20R1_bit at CAN1_F20R1.B26;
    sbit  FB27_CAN1_F20R1_bit at CAN1_F20R1.B27;
    sbit  FB28_CAN1_F20R1_bit at CAN1_F20R1.B28;
    sbit  FB29_CAN1_F20R1_bit at CAN1_F20R1.B29;
    sbit  FB30_CAN1_F20R1_bit at CAN1_F20R1.B30;
    sbit  FB31_CAN1_F20R1_bit at CAN1_F20R1.B31;

sfr unsigned long   volatile CAN1_F20R2           absolute 0x400066E4;
    sbit  FB0_CAN1_F20R2_bit at CAN1_F20R2.B0;
    sbit  FB1_CAN1_F20R2_bit at CAN1_F20R2.B1;
    sbit  FB2_CAN1_F20R2_bit at CAN1_F20R2.B2;
    sbit  FB3_CAN1_F20R2_bit at CAN1_F20R2.B3;
    sbit  FB4_CAN1_F20R2_bit at CAN1_F20R2.B4;
    sbit  FB5_CAN1_F20R2_bit at CAN1_F20R2.B5;
    sbit  FB6_CAN1_F20R2_bit at CAN1_F20R2.B6;
    sbit  FB7_CAN1_F20R2_bit at CAN1_F20R2.B7;
    sbit  FB8_CAN1_F20R2_bit at CAN1_F20R2.B8;
    sbit  FB9_CAN1_F20R2_bit at CAN1_F20R2.B9;
    sbit  FB10_CAN1_F20R2_bit at CAN1_F20R2.B10;
    sbit  FB11_CAN1_F20R2_bit at CAN1_F20R2.B11;
    sbit  FB12_CAN1_F20R2_bit at CAN1_F20R2.B12;
    sbit  FB13_CAN1_F20R2_bit at CAN1_F20R2.B13;
    sbit  FB14_CAN1_F20R2_bit at CAN1_F20R2.B14;
    sbit  FB15_CAN1_F20R2_bit at CAN1_F20R2.B15;
    sbit  FB16_CAN1_F20R2_bit at CAN1_F20R2.B16;
    sbit  FB17_CAN1_F20R2_bit at CAN1_F20R2.B17;
    sbit  FB18_CAN1_F20R2_bit at CAN1_F20R2.B18;
    sbit  FB19_CAN1_F20R2_bit at CAN1_F20R2.B19;
    sbit  FB20_CAN1_F20R2_bit at CAN1_F20R2.B20;
    sbit  FB21_CAN1_F20R2_bit at CAN1_F20R2.B21;
    sbit  FB22_CAN1_F20R2_bit at CAN1_F20R2.B22;
    sbit  FB23_CAN1_F20R2_bit at CAN1_F20R2.B23;
    sbit  FB24_CAN1_F20R2_bit at CAN1_F20R2.B24;
    sbit  FB25_CAN1_F20R2_bit at CAN1_F20R2.B25;
    sbit  FB26_CAN1_F20R2_bit at CAN1_F20R2.B26;
    sbit  FB27_CAN1_F20R2_bit at CAN1_F20R2.B27;
    sbit  FB28_CAN1_F20R2_bit at CAN1_F20R2.B28;
    sbit  FB29_CAN1_F20R2_bit at CAN1_F20R2.B29;
    sbit  FB30_CAN1_F20R2_bit at CAN1_F20R2.B30;
    sbit  FB31_CAN1_F20R2_bit at CAN1_F20R2.B31;

sfr unsigned long   volatile CAN1_F21R1           absolute 0x400066E8;
    sbit  FB0_CAN1_F21R1_bit at CAN1_F21R1.B0;
    sbit  FB1_CAN1_F21R1_bit at CAN1_F21R1.B1;
    sbit  FB2_CAN1_F21R1_bit at CAN1_F21R1.B2;
    sbit  FB3_CAN1_F21R1_bit at CAN1_F21R1.B3;
    sbit  FB4_CAN1_F21R1_bit at CAN1_F21R1.B4;
    sbit  FB5_CAN1_F21R1_bit at CAN1_F21R1.B5;
    sbit  FB6_CAN1_F21R1_bit at CAN1_F21R1.B6;
    sbit  FB7_CAN1_F21R1_bit at CAN1_F21R1.B7;
    sbit  FB8_CAN1_F21R1_bit at CAN1_F21R1.B8;
    sbit  FB9_CAN1_F21R1_bit at CAN1_F21R1.B9;
    sbit  FB10_CAN1_F21R1_bit at CAN1_F21R1.B10;
    sbit  FB11_CAN1_F21R1_bit at CAN1_F21R1.B11;
    sbit  FB12_CAN1_F21R1_bit at CAN1_F21R1.B12;
    sbit  FB13_CAN1_F21R1_bit at CAN1_F21R1.B13;
    sbit  FB14_CAN1_F21R1_bit at CAN1_F21R1.B14;
    sbit  FB15_CAN1_F21R1_bit at CAN1_F21R1.B15;
    sbit  FB16_CAN1_F21R1_bit at CAN1_F21R1.B16;
    sbit  FB17_CAN1_F21R1_bit at CAN1_F21R1.B17;
    sbit  FB18_CAN1_F21R1_bit at CAN1_F21R1.B18;
    sbit  FB19_CAN1_F21R1_bit at CAN1_F21R1.B19;
    sbit  FB20_CAN1_F21R1_bit at CAN1_F21R1.B20;
    sbit  FB21_CAN1_F21R1_bit at CAN1_F21R1.B21;
    sbit  FB22_CAN1_F21R1_bit at CAN1_F21R1.B22;
    sbit  FB23_CAN1_F21R1_bit at CAN1_F21R1.B23;
    sbit  FB24_CAN1_F21R1_bit at CAN1_F21R1.B24;
    sbit  FB25_CAN1_F21R1_bit at CAN1_F21R1.B25;
    sbit  FB26_CAN1_F21R1_bit at CAN1_F21R1.B26;
    sbit  FB27_CAN1_F21R1_bit at CAN1_F21R1.B27;
    sbit  FB28_CAN1_F21R1_bit at CAN1_F21R1.B28;
    sbit  FB29_CAN1_F21R1_bit at CAN1_F21R1.B29;
    sbit  FB30_CAN1_F21R1_bit at CAN1_F21R1.B30;
    sbit  FB31_CAN1_F21R1_bit at CAN1_F21R1.B31;

sfr unsigned long   volatile CAN1_F21R2           absolute 0x400066EC;
    sbit  FB0_CAN1_F21R2_bit at CAN1_F21R2.B0;
    sbit  FB1_CAN1_F21R2_bit at CAN1_F21R2.B1;
    sbit  FB2_CAN1_F21R2_bit at CAN1_F21R2.B2;
    sbit  FB3_CAN1_F21R2_bit at CAN1_F21R2.B3;
    sbit  FB4_CAN1_F21R2_bit at CAN1_F21R2.B4;
    sbit  FB5_CAN1_F21R2_bit at CAN1_F21R2.B5;
    sbit  FB6_CAN1_F21R2_bit at CAN1_F21R2.B6;
    sbit  FB7_CAN1_F21R2_bit at CAN1_F21R2.B7;
    sbit  FB8_CAN1_F21R2_bit at CAN1_F21R2.B8;
    sbit  FB9_CAN1_F21R2_bit at CAN1_F21R2.B9;
    sbit  FB10_CAN1_F21R2_bit at CAN1_F21R2.B10;
    sbit  FB11_CAN1_F21R2_bit at CAN1_F21R2.B11;
    sbit  FB12_CAN1_F21R2_bit at CAN1_F21R2.B12;
    sbit  FB13_CAN1_F21R2_bit at CAN1_F21R2.B13;
    sbit  FB14_CAN1_F21R2_bit at CAN1_F21R2.B14;
    sbit  FB15_CAN1_F21R2_bit at CAN1_F21R2.B15;
    sbit  FB16_CAN1_F21R2_bit at CAN1_F21R2.B16;
    sbit  FB17_CAN1_F21R2_bit at CAN1_F21R2.B17;
    sbit  FB18_CAN1_F21R2_bit at CAN1_F21R2.B18;
    sbit  FB19_CAN1_F21R2_bit at CAN1_F21R2.B19;
    sbit  FB20_CAN1_F21R2_bit at CAN1_F21R2.B20;
    sbit  FB21_CAN1_F21R2_bit at CAN1_F21R2.B21;
    sbit  FB22_CAN1_F21R2_bit at CAN1_F21R2.B22;
    sbit  FB23_CAN1_F21R2_bit at CAN1_F21R2.B23;
    sbit  FB24_CAN1_F21R2_bit at CAN1_F21R2.B24;
    sbit  FB25_CAN1_F21R2_bit at CAN1_F21R2.B25;
    sbit  FB26_CAN1_F21R2_bit at CAN1_F21R2.B26;
    sbit  FB27_CAN1_F21R2_bit at CAN1_F21R2.B27;
    sbit  FB28_CAN1_F21R2_bit at CAN1_F21R2.B28;
    sbit  FB29_CAN1_F21R2_bit at CAN1_F21R2.B29;
    sbit  FB30_CAN1_F21R2_bit at CAN1_F21R2.B30;
    sbit  FB31_CAN1_F21R2_bit at CAN1_F21R2.B31;

sfr unsigned long   volatile CAN1_F22R1           absolute 0x400066F0;
    sbit  FB0_CAN1_F22R1_bit at CAN1_F22R1.B0;
    sbit  FB1_CAN1_F22R1_bit at CAN1_F22R1.B1;
    sbit  FB2_CAN1_F22R1_bit at CAN1_F22R1.B2;
    sbit  FB3_CAN1_F22R1_bit at CAN1_F22R1.B3;
    sbit  FB4_CAN1_F22R1_bit at CAN1_F22R1.B4;
    sbit  FB5_CAN1_F22R1_bit at CAN1_F22R1.B5;
    sbit  FB6_CAN1_F22R1_bit at CAN1_F22R1.B6;
    sbit  FB7_CAN1_F22R1_bit at CAN1_F22R1.B7;
    sbit  FB8_CAN1_F22R1_bit at CAN1_F22R1.B8;
    sbit  FB9_CAN1_F22R1_bit at CAN1_F22R1.B9;
    sbit  FB10_CAN1_F22R1_bit at CAN1_F22R1.B10;
    sbit  FB11_CAN1_F22R1_bit at CAN1_F22R1.B11;
    sbit  FB12_CAN1_F22R1_bit at CAN1_F22R1.B12;
    sbit  FB13_CAN1_F22R1_bit at CAN1_F22R1.B13;
    sbit  FB14_CAN1_F22R1_bit at CAN1_F22R1.B14;
    sbit  FB15_CAN1_F22R1_bit at CAN1_F22R1.B15;
    sbit  FB16_CAN1_F22R1_bit at CAN1_F22R1.B16;
    sbit  FB17_CAN1_F22R1_bit at CAN1_F22R1.B17;
    sbit  FB18_CAN1_F22R1_bit at CAN1_F22R1.B18;
    sbit  FB19_CAN1_F22R1_bit at CAN1_F22R1.B19;
    sbit  FB20_CAN1_F22R1_bit at CAN1_F22R1.B20;
    sbit  FB21_CAN1_F22R1_bit at CAN1_F22R1.B21;
    sbit  FB22_CAN1_F22R1_bit at CAN1_F22R1.B22;
    sbit  FB23_CAN1_F22R1_bit at CAN1_F22R1.B23;
    sbit  FB24_CAN1_F22R1_bit at CAN1_F22R1.B24;
    sbit  FB25_CAN1_F22R1_bit at CAN1_F22R1.B25;
    sbit  FB26_CAN1_F22R1_bit at CAN1_F22R1.B26;
    sbit  FB27_CAN1_F22R1_bit at CAN1_F22R1.B27;
    sbit  FB28_CAN1_F22R1_bit at CAN1_F22R1.B28;
    sbit  FB29_CAN1_F22R1_bit at CAN1_F22R1.B29;
    sbit  FB30_CAN1_F22R1_bit at CAN1_F22R1.B30;
    sbit  FB31_CAN1_F22R1_bit at CAN1_F22R1.B31;

sfr unsigned long   volatile CAN1_F22R2           absolute 0x400066F4;
    sbit  FB0_CAN1_F22R2_bit at CAN1_F22R2.B0;
    sbit  FB1_CAN1_F22R2_bit at CAN1_F22R2.B1;
    sbit  FB2_CAN1_F22R2_bit at CAN1_F22R2.B2;
    sbit  FB3_CAN1_F22R2_bit at CAN1_F22R2.B3;
    sbit  FB4_CAN1_F22R2_bit at CAN1_F22R2.B4;
    sbit  FB5_CAN1_F22R2_bit at CAN1_F22R2.B5;
    sbit  FB6_CAN1_F22R2_bit at CAN1_F22R2.B6;
    sbit  FB7_CAN1_F22R2_bit at CAN1_F22R2.B7;
    sbit  FB8_CAN1_F22R2_bit at CAN1_F22R2.B8;
    sbit  FB9_CAN1_F22R2_bit at CAN1_F22R2.B9;
    sbit  FB10_CAN1_F22R2_bit at CAN1_F22R2.B10;
    sbit  FB11_CAN1_F22R2_bit at CAN1_F22R2.B11;
    sbit  FB12_CAN1_F22R2_bit at CAN1_F22R2.B12;
    sbit  FB13_CAN1_F22R2_bit at CAN1_F22R2.B13;
    sbit  FB14_CAN1_F22R2_bit at CAN1_F22R2.B14;
    sbit  FB15_CAN1_F22R2_bit at CAN1_F22R2.B15;
    sbit  FB16_CAN1_F22R2_bit at CAN1_F22R2.B16;
    sbit  FB17_CAN1_F22R2_bit at CAN1_F22R2.B17;
    sbit  FB18_CAN1_F22R2_bit at CAN1_F22R2.B18;
    sbit  FB19_CAN1_F22R2_bit at CAN1_F22R2.B19;
    sbit  FB20_CAN1_F22R2_bit at CAN1_F22R2.B20;
    sbit  FB21_CAN1_F22R2_bit at CAN1_F22R2.B21;
    sbit  FB22_CAN1_F22R2_bit at CAN1_F22R2.B22;
    sbit  FB23_CAN1_F22R2_bit at CAN1_F22R2.B23;
    sbit  FB24_CAN1_F22R2_bit at CAN1_F22R2.B24;
    sbit  FB25_CAN1_F22R2_bit at CAN1_F22R2.B25;
    sbit  FB26_CAN1_F22R2_bit at CAN1_F22R2.B26;
    sbit  FB27_CAN1_F22R2_bit at CAN1_F22R2.B27;
    sbit  FB28_CAN1_F22R2_bit at CAN1_F22R2.B28;
    sbit  FB29_CAN1_F22R2_bit at CAN1_F22R2.B29;
    sbit  FB30_CAN1_F22R2_bit at CAN1_F22R2.B30;
    sbit  FB31_CAN1_F22R2_bit at CAN1_F22R2.B31;

sfr unsigned long   volatile CAN1_F23R1           absolute 0x400066F8;
    sbit  FB0_CAN1_F23R1_bit at CAN1_F23R1.B0;
    sbit  FB1_CAN1_F23R1_bit at CAN1_F23R1.B1;
    sbit  FB2_CAN1_F23R1_bit at CAN1_F23R1.B2;
    sbit  FB3_CAN1_F23R1_bit at CAN1_F23R1.B3;
    sbit  FB4_CAN1_F23R1_bit at CAN1_F23R1.B4;
    sbit  FB5_CAN1_F23R1_bit at CAN1_F23R1.B5;
    sbit  FB6_CAN1_F23R1_bit at CAN1_F23R1.B6;
    sbit  FB7_CAN1_F23R1_bit at CAN1_F23R1.B7;
    sbit  FB8_CAN1_F23R1_bit at CAN1_F23R1.B8;
    sbit  FB9_CAN1_F23R1_bit at CAN1_F23R1.B9;
    sbit  FB10_CAN1_F23R1_bit at CAN1_F23R1.B10;
    sbit  FB11_CAN1_F23R1_bit at CAN1_F23R1.B11;
    sbit  FB12_CAN1_F23R1_bit at CAN1_F23R1.B12;
    sbit  FB13_CAN1_F23R1_bit at CAN1_F23R1.B13;
    sbit  FB14_CAN1_F23R1_bit at CAN1_F23R1.B14;
    sbit  FB15_CAN1_F23R1_bit at CAN1_F23R1.B15;
    sbit  FB16_CAN1_F23R1_bit at CAN1_F23R1.B16;
    sbit  FB17_CAN1_F23R1_bit at CAN1_F23R1.B17;
    sbit  FB18_CAN1_F23R1_bit at CAN1_F23R1.B18;
    sbit  FB19_CAN1_F23R1_bit at CAN1_F23R1.B19;
    sbit  FB20_CAN1_F23R1_bit at CAN1_F23R1.B20;
    sbit  FB21_CAN1_F23R1_bit at CAN1_F23R1.B21;
    sbit  FB22_CAN1_F23R1_bit at CAN1_F23R1.B22;
    sbit  FB23_CAN1_F23R1_bit at CAN1_F23R1.B23;
    sbit  FB24_CAN1_F23R1_bit at CAN1_F23R1.B24;
    sbit  FB25_CAN1_F23R1_bit at CAN1_F23R1.B25;
    sbit  FB26_CAN1_F23R1_bit at CAN1_F23R1.B26;
    sbit  FB27_CAN1_F23R1_bit at CAN1_F23R1.B27;
    sbit  FB28_CAN1_F23R1_bit at CAN1_F23R1.B28;
    sbit  FB29_CAN1_F23R1_bit at CAN1_F23R1.B29;
    sbit  FB30_CAN1_F23R1_bit at CAN1_F23R1.B30;
    sbit  FB31_CAN1_F23R1_bit at CAN1_F23R1.B31;

sfr unsigned long   volatile CAN1_F23R2           absolute 0x400066FC;
    sbit  FB0_CAN1_F23R2_bit at CAN1_F23R2.B0;
    sbit  FB1_CAN1_F23R2_bit at CAN1_F23R2.B1;
    sbit  FB2_CAN1_F23R2_bit at CAN1_F23R2.B2;
    sbit  FB3_CAN1_F23R2_bit at CAN1_F23R2.B3;
    sbit  FB4_CAN1_F23R2_bit at CAN1_F23R2.B4;
    sbit  FB5_CAN1_F23R2_bit at CAN1_F23R2.B5;
    sbit  FB6_CAN1_F23R2_bit at CAN1_F23R2.B6;
    sbit  FB7_CAN1_F23R2_bit at CAN1_F23R2.B7;
    sbit  FB8_CAN1_F23R2_bit at CAN1_F23R2.B8;
    sbit  FB9_CAN1_F23R2_bit at CAN1_F23R2.B9;
    sbit  FB10_CAN1_F23R2_bit at CAN1_F23R2.B10;
    sbit  FB11_CAN1_F23R2_bit at CAN1_F23R2.B11;
    sbit  FB12_CAN1_F23R2_bit at CAN1_F23R2.B12;
    sbit  FB13_CAN1_F23R2_bit at CAN1_F23R2.B13;
    sbit  FB14_CAN1_F23R2_bit at CAN1_F23R2.B14;
    sbit  FB15_CAN1_F23R2_bit at CAN1_F23R2.B15;
    sbit  FB16_CAN1_F23R2_bit at CAN1_F23R2.B16;
    sbit  FB17_CAN1_F23R2_bit at CAN1_F23R2.B17;
    sbit  FB18_CAN1_F23R2_bit at CAN1_F23R2.B18;
    sbit  FB19_CAN1_F23R2_bit at CAN1_F23R2.B19;
    sbit  FB20_CAN1_F23R2_bit at CAN1_F23R2.B20;
    sbit  FB21_CAN1_F23R2_bit at CAN1_F23R2.B21;
    sbit  FB22_CAN1_F23R2_bit at CAN1_F23R2.B22;
    sbit  FB23_CAN1_F23R2_bit at CAN1_F23R2.B23;
    sbit  FB24_CAN1_F23R2_bit at CAN1_F23R2.B24;
    sbit  FB25_CAN1_F23R2_bit at CAN1_F23R2.B25;
    sbit  FB26_CAN1_F23R2_bit at CAN1_F23R2.B26;
    sbit  FB27_CAN1_F23R2_bit at CAN1_F23R2.B27;
    sbit  FB28_CAN1_F23R2_bit at CAN1_F23R2.B28;
    sbit  FB29_CAN1_F23R2_bit at CAN1_F23R2.B29;
    sbit  FB30_CAN1_F23R2_bit at CAN1_F23R2.B30;
    sbit  FB31_CAN1_F23R2_bit at CAN1_F23R2.B31;

sfr unsigned long   volatile CAN1_F24R1           absolute 0x40006700;
    sbit  FB0_CAN1_F24R1_bit at CAN1_F24R1.B0;
    sbit  FB1_CAN1_F24R1_bit at CAN1_F24R1.B1;
    sbit  FB2_CAN1_F24R1_bit at CAN1_F24R1.B2;
    sbit  FB3_CAN1_F24R1_bit at CAN1_F24R1.B3;
    sbit  FB4_CAN1_F24R1_bit at CAN1_F24R1.B4;
    sbit  FB5_CAN1_F24R1_bit at CAN1_F24R1.B5;
    sbit  FB6_CAN1_F24R1_bit at CAN1_F24R1.B6;
    sbit  FB7_CAN1_F24R1_bit at CAN1_F24R1.B7;
    sbit  FB8_CAN1_F24R1_bit at CAN1_F24R1.B8;
    sbit  FB9_CAN1_F24R1_bit at CAN1_F24R1.B9;
    sbit  FB10_CAN1_F24R1_bit at CAN1_F24R1.B10;
    sbit  FB11_CAN1_F24R1_bit at CAN1_F24R1.B11;
    sbit  FB12_CAN1_F24R1_bit at CAN1_F24R1.B12;
    sbit  FB13_CAN1_F24R1_bit at CAN1_F24R1.B13;
    sbit  FB14_CAN1_F24R1_bit at CAN1_F24R1.B14;
    sbit  FB15_CAN1_F24R1_bit at CAN1_F24R1.B15;
    sbit  FB16_CAN1_F24R1_bit at CAN1_F24R1.B16;
    sbit  FB17_CAN1_F24R1_bit at CAN1_F24R1.B17;
    sbit  FB18_CAN1_F24R1_bit at CAN1_F24R1.B18;
    sbit  FB19_CAN1_F24R1_bit at CAN1_F24R1.B19;
    sbit  FB20_CAN1_F24R1_bit at CAN1_F24R1.B20;
    sbit  FB21_CAN1_F24R1_bit at CAN1_F24R1.B21;
    sbit  FB22_CAN1_F24R1_bit at CAN1_F24R1.B22;
    sbit  FB23_CAN1_F24R1_bit at CAN1_F24R1.B23;
    sbit  FB24_CAN1_F24R1_bit at CAN1_F24R1.B24;
    sbit  FB25_CAN1_F24R1_bit at CAN1_F24R1.B25;
    sbit  FB26_CAN1_F24R1_bit at CAN1_F24R1.B26;
    sbit  FB27_CAN1_F24R1_bit at CAN1_F24R1.B27;
    sbit  FB28_CAN1_F24R1_bit at CAN1_F24R1.B28;
    sbit  FB29_CAN1_F24R1_bit at CAN1_F24R1.B29;
    sbit  FB30_CAN1_F24R1_bit at CAN1_F24R1.B30;
    sbit  FB31_CAN1_F24R1_bit at CAN1_F24R1.B31;

sfr unsigned long   volatile CAN1_F24R2           absolute 0x40006704;
    sbit  FB0_CAN1_F24R2_bit at CAN1_F24R2.B0;
    sbit  FB1_CAN1_F24R2_bit at CAN1_F24R2.B1;
    sbit  FB2_CAN1_F24R2_bit at CAN1_F24R2.B2;
    sbit  FB3_CAN1_F24R2_bit at CAN1_F24R2.B3;
    sbit  FB4_CAN1_F24R2_bit at CAN1_F24R2.B4;
    sbit  FB5_CAN1_F24R2_bit at CAN1_F24R2.B5;
    sbit  FB6_CAN1_F24R2_bit at CAN1_F24R2.B6;
    sbit  FB7_CAN1_F24R2_bit at CAN1_F24R2.B7;
    sbit  FB8_CAN1_F24R2_bit at CAN1_F24R2.B8;
    sbit  FB9_CAN1_F24R2_bit at CAN1_F24R2.B9;
    sbit  FB10_CAN1_F24R2_bit at CAN1_F24R2.B10;
    sbit  FB11_CAN1_F24R2_bit at CAN1_F24R2.B11;
    sbit  FB12_CAN1_F24R2_bit at CAN1_F24R2.B12;
    sbit  FB13_CAN1_F24R2_bit at CAN1_F24R2.B13;
    sbit  FB14_CAN1_F24R2_bit at CAN1_F24R2.B14;
    sbit  FB15_CAN1_F24R2_bit at CAN1_F24R2.B15;
    sbit  FB16_CAN1_F24R2_bit at CAN1_F24R2.B16;
    sbit  FB17_CAN1_F24R2_bit at CAN1_F24R2.B17;
    sbit  FB18_CAN1_F24R2_bit at CAN1_F24R2.B18;
    sbit  FB19_CAN1_F24R2_bit at CAN1_F24R2.B19;
    sbit  FB20_CAN1_F24R2_bit at CAN1_F24R2.B20;
    sbit  FB21_CAN1_F24R2_bit at CAN1_F24R2.B21;
    sbit  FB22_CAN1_F24R2_bit at CAN1_F24R2.B22;
    sbit  FB23_CAN1_F24R2_bit at CAN1_F24R2.B23;
    sbit  FB24_CAN1_F24R2_bit at CAN1_F24R2.B24;
    sbit  FB25_CAN1_F24R2_bit at CAN1_F24R2.B25;
    sbit  FB26_CAN1_F24R2_bit at CAN1_F24R2.B26;
    sbit  FB27_CAN1_F24R2_bit at CAN1_F24R2.B27;
    sbit  FB28_CAN1_F24R2_bit at CAN1_F24R2.B28;
    sbit  FB29_CAN1_F24R2_bit at CAN1_F24R2.B29;
    sbit  FB30_CAN1_F24R2_bit at CAN1_F24R2.B30;
    sbit  FB31_CAN1_F24R2_bit at CAN1_F24R2.B31;

sfr unsigned long   volatile CAN1_F25R1           absolute 0x40006708;
    sbit  FB0_CAN1_F25R1_bit at CAN1_F25R1.B0;
    sbit  FB1_CAN1_F25R1_bit at CAN1_F25R1.B1;
    sbit  FB2_CAN1_F25R1_bit at CAN1_F25R1.B2;
    sbit  FB3_CAN1_F25R1_bit at CAN1_F25R1.B3;
    sbit  FB4_CAN1_F25R1_bit at CAN1_F25R1.B4;
    sbit  FB5_CAN1_F25R1_bit at CAN1_F25R1.B5;
    sbit  FB6_CAN1_F25R1_bit at CAN1_F25R1.B6;
    sbit  FB7_CAN1_F25R1_bit at CAN1_F25R1.B7;
    sbit  FB8_CAN1_F25R1_bit at CAN1_F25R1.B8;
    sbit  FB9_CAN1_F25R1_bit at CAN1_F25R1.B9;
    sbit  FB10_CAN1_F25R1_bit at CAN1_F25R1.B10;
    sbit  FB11_CAN1_F25R1_bit at CAN1_F25R1.B11;
    sbit  FB12_CAN1_F25R1_bit at CAN1_F25R1.B12;
    sbit  FB13_CAN1_F25R1_bit at CAN1_F25R1.B13;
    sbit  FB14_CAN1_F25R1_bit at CAN1_F25R1.B14;
    sbit  FB15_CAN1_F25R1_bit at CAN1_F25R1.B15;
    sbit  FB16_CAN1_F25R1_bit at CAN1_F25R1.B16;
    sbit  FB17_CAN1_F25R1_bit at CAN1_F25R1.B17;
    sbit  FB18_CAN1_F25R1_bit at CAN1_F25R1.B18;
    sbit  FB19_CAN1_F25R1_bit at CAN1_F25R1.B19;
    sbit  FB20_CAN1_F25R1_bit at CAN1_F25R1.B20;
    sbit  FB21_CAN1_F25R1_bit at CAN1_F25R1.B21;
    sbit  FB22_CAN1_F25R1_bit at CAN1_F25R1.B22;
    sbit  FB23_CAN1_F25R1_bit at CAN1_F25R1.B23;
    sbit  FB24_CAN1_F25R1_bit at CAN1_F25R1.B24;
    sbit  FB25_CAN1_F25R1_bit at CAN1_F25R1.B25;
    sbit  FB26_CAN1_F25R1_bit at CAN1_F25R1.B26;
    sbit  FB27_CAN1_F25R1_bit at CAN1_F25R1.B27;
    sbit  FB28_CAN1_F25R1_bit at CAN1_F25R1.B28;
    sbit  FB29_CAN1_F25R1_bit at CAN1_F25R1.B29;
    sbit  FB30_CAN1_F25R1_bit at CAN1_F25R1.B30;
    sbit  FB31_CAN1_F25R1_bit at CAN1_F25R1.B31;

sfr unsigned long   volatile CAN1_F25R2           absolute 0x4000670C;
    sbit  FB0_CAN1_F25R2_bit at CAN1_F25R2.B0;
    sbit  FB1_CAN1_F25R2_bit at CAN1_F25R2.B1;
    sbit  FB2_CAN1_F25R2_bit at CAN1_F25R2.B2;
    sbit  FB3_CAN1_F25R2_bit at CAN1_F25R2.B3;
    sbit  FB4_CAN1_F25R2_bit at CAN1_F25R2.B4;
    sbit  FB5_CAN1_F25R2_bit at CAN1_F25R2.B5;
    sbit  FB6_CAN1_F25R2_bit at CAN1_F25R2.B6;
    sbit  FB7_CAN1_F25R2_bit at CAN1_F25R2.B7;
    sbit  FB8_CAN1_F25R2_bit at CAN1_F25R2.B8;
    sbit  FB9_CAN1_F25R2_bit at CAN1_F25R2.B9;
    sbit  FB10_CAN1_F25R2_bit at CAN1_F25R2.B10;
    sbit  FB11_CAN1_F25R2_bit at CAN1_F25R2.B11;
    sbit  FB12_CAN1_F25R2_bit at CAN1_F25R2.B12;
    sbit  FB13_CAN1_F25R2_bit at CAN1_F25R2.B13;
    sbit  FB14_CAN1_F25R2_bit at CAN1_F25R2.B14;
    sbit  FB15_CAN1_F25R2_bit at CAN1_F25R2.B15;
    sbit  FB16_CAN1_F25R2_bit at CAN1_F25R2.B16;
    sbit  FB17_CAN1_F25R2_bit at CAN1_F25R2.B17;
    sbit  FB18_CAN1_F25R2_bit at CAN1_F25R2.B18;
    sbit  FB19_CAN1_F25R2_bit at CAN1_F25R2.B19;
    sbit  FB20_CAN1_F25R2_bit at CAN1_F25R2.B20;
    sbit  FB21_CAN1_F25R2_bit at CAN1_F25R2.B21;
    sbit  FB22_CAN1_F25R2_bit at CAN1_F25R2.B22;
    sbit  FB23_CAN1_F25R2_bit at CAN1_F25R2.B23;
    sbit  FB24_CAN1_F25R2_bit at CAN1_F25R2.B24;
    sbit  FB25_CAN1_F25R2_bit at CAN1_F25R2.B25;
    sbit  FB26_CAN1_F25R2_bit at CAN1_F25R2.B26;
    sbit  FB27_CAN1_F25R2_bit at CAN1_F25R2.B27;
    sbit  FB28_CAN1_F25R2_bit at CAN1_F25R2.B28;
    sbit  FB29_CAN1_F25R2_bit at CAN1_F25R2.B29;
    sbit  FB30_CAN1_F25R2_bit at CAN1_F25R2.B30;
    sbit  FB31_CAN1_F25R2_bit at CAN1_F25R2.B31;

sfr unsigned long   volatile CAN1_F26R1           absolute 0x40006710;
    sbit  FB0_CAN1_F26R1_bit at CAN1_F26R1.B0;
    sbit  FB1_CAN1_F26R1_bit at CAN1_F26R1.B1;
    sbit  FB2_CAN1_F26R1_bit at CAN1_F26R1.B2;
    sbit  FB3_CAN1_F26R1_bit at CAN1_F26R1.B3;
    sbit  FB4_CAN1_F26R1_bit at CAN1_F26R1.B4;
    sbit  FB5_CAN1_F26R1_bit at CAN1_F26R1.B5;
    sbit  FB6_CAN1_F26R1_bit at CAN1_F26R1.B6;
    sbit  FB7_CAN1_F26R1_bit at CAN1_F26R1.B7;
    sbit  FB8_CAN1_F26R1_bit at CAN1_F26R1.B8;
    sbit  FB9_CAN1_F26R1_bit at CAN1_F26R1.B9;
    sbit  FB10_CAN1_F26R1_bit at CAN1_F26R1.B10;
    sbit  FB11_CAN1_F26R1_bit at CAN1_F26R1.B11;
    sbit  FB12_CAN1_F26R1_bit at CAN1_F26R1.B12;
    sbit  FB13_CAN1_F26R1_bit at CAN1_F26R1.B13;
    sbit  FB14_CAN1_F26R1_bit at CAN1_F26R1.B14;
    sbit  FB15_CAN1_F26R1_bit at CAN1_F26R1.B15;
    sbit  FB16_CAN1_F26R1_bit at CAN1_F26R1.B16;
    sbit  FB17_CAN1_F26R1_bit at CAN1_F26R1.B17;
    sbit  FB18_CAN1_F26R1_bit at CAN1_F26R1.B18;
    sbit  FB19_CAN1_F26R1_bit at CAN1_F26R1.B19;
    sbit  FB20_CAN1_F26R1_bit at CAN1_F26R1.B20;
    sbit  FB21_CAN1_F26R1_bit at CAN1_F26R1.B21;
    sbit  FB22_CAN1_F26R1_bit at CAN1_F26R1.B22;
    sbit  FB23_CAN1_F26R1_bit at CAN1_F26R1.B23;
    sbit  FB24_CAN1_F26R1_bit at CAN1_F26R1.B24;
    sbit  FB25_CAN1_F26R1_bit at CAN1_F26R1.B25;
    sbit  FB26_CAN1_F26R1_bit at CAN1_F26R1.B26;
    sbit  FB27_CAN1_F26R1_bit at CAN1_F26R1.B27;
    sbit  FB28_CAN1_F26R1_bit at CAN1_F26R1.B28;
    sbit  FB29_CAN1_F26R1_bit at CAN1_F26R1.B29;
    sbit  FB30_CAN1_F26R1_bit at CAN1_F26R1.B30;
    sbit  FB31_CAN1_F26R1_bit at CAN1_F26R1.B31;

sfr unsigned long   volatile CAN1_F26R2           absolute 0x40006714;
    sbit  FB0_CAN1_F26R2_bit at CAN1_F26R2.B0;
    sbit  FB1_CAN1_F26R2_bit at CAN1_F26R2.B1;
    sbit  FB2_CAN1_F26R2_bit at CAN1_F26R2.B2;
    sbit  FB3_CAN1_F26R2_bit at CAN1_F26R2.B3;
    sbit  FB4_CAN1_F26R2_bit at CAN1_F26R2.B4;
    sbit  FB5_CAN1_F26R2_bit at CAN1_F26R2.B5;
    sbit  FB6_CAN1_F26R2_bit at CAN1_F26R2.B6;
    sbit  FB7_CAN1_F26R2_bit at CAN1_F26R2.B7;
    sbit  FB8_CAN1_F26R2_bit at CAN1_F26R2.B8;
    sbit  FB9_CAN1_F26R2_bit at CAN1_F26R2.B9;
    sbit  FB10_CAN1_F26R2_bit at CAN1_F26R2.B10;
    sbit  FB11_CAN1_F26R2_bit at CAN1_F26R2.B11;
    sbit  FB12_CAN1_F26R2_bit at CAN1_F26R2.B12;
    sbit  FB13_CAN1_F26R2_bit at CAN1_F26R2.B13;
    sbit  FB14_CAN1_F26R2_bit at CAN1_F26R2.B14;
    sbit  FB15_CAN1_F26R2_bit at CAN1_F26R2.B15;
    sbit  FB16_CAN1_F26R2_bit at CAN1_F26R2.B16;
    sbit  FB17_CAN1_F26R2_bit at CAN1_F26R2.B17;
    sbit  FB18_CAN1_F26R2_bit at CAN1_F26R2.B18;
    sbit  FB19_CAN1_F26R2_bit at CAN1_F26R2.B19;
    sbit  FB20_CAN1_F26R2_bit at CAN1_F26R2.B20;
    sbit  FB21_CAN1_F26R2_bit at CAN1_F26R2.B21;
    sbit  FB22_CAN1_F26R2_bit at CAN1_F26R2.B22;
    sbit  FB23_CAN1_F26R2_bit at CAN1_F26R2.B23;
    sbit  FB24_CAN1_F26R2_bit at CAN1_F26R2.B24;
    sbit  FB25_CAN1_F26R2_bit at CAN1_F26R2.B25;
    sbit  FB26_CAN1_F26R2_bit at CAN1_F26R2.B26;
    sbit  FB27_CAN1_F26R2_bit at CAN1_F26R2.B27;
    sbit  FB28_CAN1_F26R2_bit at CAN1_F26R2.B28;
    sbit  FB29_CAN1_F26R2_bit at CAN1_F26R2.B29;
    sbit  FB30_CAN1_F26R2_bit at CAN1_F26R2.B30;
    sbit  FB31_CAN1_F26R2_bit at CAN1_F26R2.B31;

sfr unsigned long   volatile CAN1_F27R1           absolute 0x40006718;
    sbit  FB0_CAN1_F27R1_bit at CAN1_F27R1.B0;
    sbit  FB1_CAN1_F27R1_bit at CAN1_F27R1.B1;
    sbit  FB2_CAN1_F27R1_bit at CAN1_F27R1.B2;
    sbit  FB3_CAN1_F27R1_bit at CAN1_F27R1.B3;
    sbit  FB4_CAN1_F27R1_bit at CAN1_F27R1.B4;
    sbit  FB5_CAN1_F27R1_bit at CAN1_F27R1.B5;
    sbit  FB6_CAN1_F27R1_bit at CAN1_F27R1.B6;
    sbit  FB7_CAN1_F27R1_bit at CAN1_F27R1.B7;
    sbit  FB8_CAN1_F27R1_bit at CAN1_F27R1.B8;
    sbit  FB9_CAN1_F27R1_bit at CAN1_F27R1.B9;
    sbit  FB10_CAN1_F27R1_bit at CAN1_F27R1.B10;
    sbit  FB11_CAN1_F27R1_bit at CAN1_F27R1.B11;
    sbit  FB12_CAN1_F27R1_bit at CAN1_F27R1.B12;
    sbit  FB13_CAN1_F27R1_bit at CAN1_F27R1.B13;
    sbit  FB14_CAN1_F27R1_bit at CAN1_F27R1.B14;
    sbit  FB15_CAN1_F27R1_bit at CAN1_F27R1.B15;
    sbit  FB16_CAN1_F27R1_bit at CAN1_F27R1.B16;
    sbit  FB17_CAN1_F27R1_bit at CAN1_F27R1.B17;
    sbit  FB18_CAN1_F27R1_bit at CAN1_F27R1.B18;
    sbit  FB19_CAN1_F27R1_bit at CAN1_F27R1.B19;
    sbit  FB20_CAN1_F27R1_bit at CAN1_F27R1.B20;
    sbit  FB21_CAN1_F27R1_bit at CAN1_F27R1.B21;
    sbit  FB22_CAN1_F27R1_bit at CAN1_F27R1.B22;
    sbit  FB23_CAN1_F27R1_bit at CAN1_F27R1.B23;
    sbit  FB24_CAN1_F27R1_bit at CAN1_F27R1.B24;
    sbit  FB25_CAN1_F27R1_bit at CAN1_F27R1.B25;
    sbit  FB26_CAN1_F27R1_bit at CAN1_F27R1.B26;
    sbit  FB27_CAN1_F27R1_bit at CAN1_F27R1.B27;
    sbit  FB28_CAN1_F27R1_bit at CAN1_F27R1.B28;
    sbit  FB29_CAN1_F27R1_bit at CAN1_F27R1.B29;
    sbit  FB30_CAN1_F27R1_bit at CAN1_F27R1.B30;
    sbit  FB31_CAN1_F27R1_bit at CAN1_F27R1.B31;

sfr unsigned long   volatile CAN1_F27R2           absolute 0x4000671C;
    sbit  FB0_CAN1_F27R2_bit at CAN1_F27R2.B0;
    sbit  FB1_CAN1_F27R2_bit at CAN1_F27R2.B1;
    sbit  FB2_CAN1_F27R2_bit at CAN1_F27R2.B2;
    sbit  FB3_CAN1_F27R2_bit at CAN1_F27R2.B3;
    sbit  FB4_CAN1_F27R2_bit at CAN1_F27R2.B4;
    sbit  FB5_CAN1_F27R2_bit at CAN1_F27R2.B5;
    sbit  FB6_CAN1_F27R2_bit at CAN1_F27R2.B6;
    sbit  FB7_CAN1_F27R2_bit at CAN1_F27R2.B7;
    sbit  FB8_CAN1_F27R2_bit at CAN1_F27R2.B8;
    sbit  FB9_CAN1_F27R2_bit at CAN1_F27R2.B9;
    sbit  FB10_CAN1_F27R2_bit at CAN1_F27R2.B10;
    sbit  FB11_CAN1_F27R2_bit at CAN1_F27R2.B11;
    sbit  FB12_CAN1_F27R2_bit at CAN1_F27R2.B12;
    sbit  FB13_CAN1_F27R2_bit at CAN1_F27R2.B13;
    sbit  FB14_CAN1_F27R2_bit at CAN1_F27R2.B14;
    sbit  FB15_CAN1_F27R2_bit at CAN1_F27R2.B15;
    sbit  FB16_CAN1_F27R2_bit at CAN1_F27R2.B16;
    sbit  FB17_CAN1_F27R2_bit at CAN1_F27R2.B17;
    sbit  FB18_CAN1_F27R2_bit at CAN1_F27R2.B18;
    sbit  FB19_CAN1_F27R2_bit at CAN1_F27R2.B19;
    sbit  FB20_CAN1_F27R2_bit at CAN1_F27R2.B20;
    sbit  FB21_CAN1_F27R2_bit at CAN1_F27R2.B21;
    sbit  FB22_CAN1_F27R2_bit at CAN1_F27R2.B22;
    sbit  FB23_CAN1_F27R2_bit at CAN1_F27R2.B23;
    sbit  FB24_CAN1_F27R2_bit at CAN1_F27R2.B24;
    sbit  FB25_CAN1_F27R2_bit at CAN1_F27R2.B25;
    sbit  FB26_CAN1_F27R2_bit at CAN1_F27R2.B26;
    sbit  FB27_CAN1_F27R2_bit at CAN1_F27R2.B27;
    sbit  FB28_CAN1_F27R2_bit at CAN1_F27R2.B28;
    sbit  FB29_CAN1_F27R2_bit at CAN1_F27R2.B29;
    sbit  FB30_CAN1_F27R2_bit at CAN1_F27R2.B30;
    sbit  FB31_CAN1_F27R2_bit at CAN1_F27R2.B31;

sfr unsigned long   volatile CAN2_MCR             absolute 0x40006800;
    sbit  DBF_CAN2_MCR_bit at CAN2_MCR.B16;
    sbit  RESET_CAN2_MCR_bit at CAN2_MCR.B15;
    sbit  TTCM_CAN2_MCR_bit at CAN2_MCR.B7;
    sbit  ABOM_CAN2_MCR_bit at CAN2_MCR.B6;
    sbit  AWUM_CAN2_MCR_bit at CAN2_MCR.B5;
    sbit  NART_CAN2_MCR_bit at CAN2_MCR.B4;
    sbit  RFLM_CAN2_MCR_bit at CAN2_MCR.B3;
    sbit  TXFP_CAN2_MCR_bit at CAN2_MCR.B2;
    sbit  SLEEP_CAN2_MCR_bit at CAN2_MCR.B1;
    sbit  INRQ_CAN2_MCR_bit at CAN2_MCR.B0;

sfr unsigned long   volatile CAN2_MSR             absolute 0x40006804;
    sbit  RX_CAN2_MSR_bit at CAN2_MSR.B11;
    sbit  SAMP_CAN2_MSR_bit at CAN2_MSR.B10;
    sbit  RXM_CAN2_MSR_bit at CAN2_MSR.B9;
    sbit  TXM_CAN2_MSR_bit at CAN2_MSR.B8;
    sbit  SLAKI_CAN2_MSR_bit at CAN2_MSR.B4;
    sbit  WKUI_CAN2_MSR_bit at CAN2_MSR.B3;
    sbit  ERRI_CAN2_MSR_bit at CAN2_MSR.B2;
    sbit  SLAK_CAN2_MSR_bit at CAN2_MSR.B1;
    sbit  INAK_CAN2_MSR_bit at CAN2_MSR.B0;

sfr unsigned long   volatile CAN2_TSR             absolute 0x40006808;
    sbit  LOW2_CAN2_TSR_bit at CAN2_TSR.B31;
    sbit  LOW1_CAN2_TSR_bit at CAN2_TSR.B30;
    sbit  LOW0_CAN2_TSR_bit at CAN2_TSR.B29;
    sbit  TME2_CAN2_TSR_bit at CAN2_TSR.B28;
    sbit  TME1_CAN2_TSR_bit at CAN2_TSR.B27;
    sbit  TME0_CAN2_TSR_bit at CAN2_TSR.B26;
    sbit  CODE0_CAN2_TSR_bit at CAN2_TSR.B24;
    sbit  CODE1_CAN2_TSR_bit at CAN2_TSR.B25;
    sbit  ABRQ2_CAN2_TSR_bit at CAN2_TSR.B23;
    sbit  TERR2_CAN2_TSR_bit at CAN2_TSR.B19;
    sbit  ALST2_CAN2_TSR_bit at CAN2_TSR.B18;
    sbit  TXOK2_CAN2_TSR_bit at CAN2_TSR.B17;
    sbit  RQCP2_CAN2_TSR_bit at CAN2_TSR.B16;
    sbit  ABRQ1_CAN2_TSR_bit at CAN2_TSR.B15;
    sbit  TERR1_CAN2_TSR_bit at CAN2_TSR.B11;
    sbit  ALST1_CAN2_TSR_bit at CAN2_TSR.B10;
    sbit  TXOK1_CAN2_TSR_bit at CAN2_TSR.B9;
    sbit  RQCP1_CAN2_TSR_bit at CAN2_TSR.B8;
    sbit  ABRQ0_CAN2_TSR_bit at CAN2_TSR.B7;
    sbit  TERR0_CAN2_TSR_bit at CAN2_TSR.B3;
    sbit  ALST0_CAN2_TSR_bit at CAN2_TSR.B2;
    sbit  TXOK0_CAN2_TSR_bit at CAN2_TSR.B1;
    sbit  RQCP0_CAN2_TSR_bit at CAN2_TSR.B0;

sfr unsigned long   volatile CAN2_RF0R            absolute 0x4000680C;
    sbit  RFOM0_CAN2_RF0R_bit at CAN2_RF0R.B5;
    sbit  FOVR0_CAN2_RF0R_bit at CAN2_RF0R.B4;
    sbit  FULL0_CAN2_RF0R_bit at CAN2_RF0R.B3;
    sbit  FMP00_CAN2_RF0R_bit at CAN2_RF0R.B0;
    sbit  FMP01_CAN2_RF0R_bit at CAN2_RF0R.B1;

sfr unsigned long   volatile CAN2_RF1R            absolute 0x40006810;
    sbit  RFOM1_CAN2_RF1R_bit at CAN2_RF1R.B5;
    sbit  FOVR1_CAN2_RF1R_bit at CAN2_RF1R.B4;
    sbit  FULL1_CAN2_RF1R_bit at CAN2_RF1R.B3;
    sbit  FMP10_CAN2_RF1R_bit at CAN2_RF1R.B0;
    sbit  FMP11_CAN2_RF1R_bit at CAN2_RF1R.B1;

sfr unsigned long   volatile CAN2_IER             absolute 0x40006814;
    sbit  SLKIE_CAN2_IER_bit at CAN2_IER.B17;
    sbit  WKUIE_CAN2_IER_bit at CAN2_IER.B16;
    sbit  ERRIE_CAN2_IER_bit at CAN2_IER.B15;
    sbit  LECIE_CAN2_IER_bit at CAN2_IER.B11;
    sbit  BOFIE_CAN2_IER_bit at CAN2_IER.B10;
    sbit  EPVIE_CAN2_IER_bit at CAN2_IER.B9;
    sbit  EWGIE_CAN2_IER_bit at CAN2_IER.B8;
    sbit  FOVIE1_CAN2_IER_bit at CAN2_IER.B6;
    sbit  FFIE1_CAN2_IER_bit at CAN2_IER.B5;
    sbit  FMPIE1_CAN2_IER_bit at CAN2_IER.B4;
    sbit  FOVIE0_CAN2_IER_bit at CAN2_IER.B3;
    sbit  FFIE0_CAN2_IER_bit at CAN2_IER.B2;
    sbit  FMPIE0_CAN2_IER_bit at CAN2_IER.B1;
    sbit  TMEIE_CAN2_IER_bit at CAN2_IER.B0;

sfr unsigned long   volatile CAN2_ESR             absolute 0x40006818;
    sbit  REC0_CAN2_ESR_bit at CAN2_ESR.B24;
    sbit  REC1_CAN2_ESR_bit at CAN2_ESR.B25;
    sbit  REC2_CAN2_ESR_bit at CAN2_ESR.B26;
    sbit  REC3_CAN2_ESR_bit at CAN2_ESR.B27;
    sbit  REC4_CAN2_ESR_bit at CAN2_ESR.B28;
    sbit  REC5_CAN2_ESR_bit at CAN2_ESR.B29;
    sbit  REC6_CAN2_ESR_bit at CAN2_ESR.B30;
    sbit  REC7_CAN2_ESR_bit at CAN2_ESR.B31;
    sbit  TEC0_CAN2_ESR_bit at CAN2_ESR.B16;
    sbit  TEC1_CAN2_ESR_bit at CAN2_ESR.B17;
    sbit  TEC2_CAN2_ESR_bit at CAN2_ESR.B18;
    sbit  TEC3_CAN2_ESR_bit at CAN2_ESR.B19;
    sbit  TEC4_CAN2_ESR_bit at CAN2_ESR.B20;
    sbit  TEC5_CAN2_ESR_bit at CAN2_ESR.B21;
    sbit  TEC6_CAN2_ESR_bit at CAN2_ESR.B22;
    sbit  TEC7_CAN2_ESR_bit at CAN2_ESR.B23;
    sbit  LEC0_CAN2_ESR_bit at CAN2_ESR.B4;
    sbit  LEC1_CAN2_ESR_bit at CAN2_ESR.B5;
    sbit  LEC2_CAN2_ESR_bit at CAN2_ESR.B6;
    sbit  BOFF_CAN2_ESR_bit at CAN2_ESR.B2;
    sbit  EPVF_CAN2_ESR_bit at CAN2_ESR.B1;
    sbit  EWGF_CAN2_ESR_bit at CAN2_ESR.B0;

sfr unsigned long   volatile CAN2_BTR             absolute 0x4000681C;
    sbit  SILM_CAN2_BTR_bit at CAN2_BTR.B31;
    sbit  LBKM_CAN2_BTR_bit at CAN2_BTR.B30;
    sbit  SJW0_CAN2_BTR_bit at CAN2_BTR.B24;
    sbit  SJW1_CAN2_BTR_bit at CAN2_BTR.B25;
    sbit  TS20_CAN2_BTR_bit at CAN2_BTR.B20;
    sbit  TS21_CAN2_BTR_bit at CAN2_BTR.B21;
    sbit  TS22_CAN2_BTR_bit at CAN2_BTR.B22;
    sbit  TS10_CAN2_BTR_bit at CAN2_BTR.B16;
    sbit  TS11_CAN2_BTR_bit at CAN2_BTR.B17;
    sbit  TS12_CAN2_BTR_bit at CAN2_BTR.B18;
    sbit  TS13_CAN2_BTR_bit at CAN2_BTR.B19;
    sbit  BRP0_CAN2_BTR_bit at CAN2_BTR.B0;
    sbit  BRP1_CAN2_BTR_bit at CAN2_BTR.B1;
    sbit  BRP2_CAN2_BTR_bit at CAN2_BTR.B2;
    sbit  BRP3_CAN2_BTR_bit at CAN2_BTR.B3;
    sbit  BRP4_CAN2_BTR_bit at CAN2_BTR.B4;
    sbit  BRP5_CAN2_BTR_bit at CAN2_BTR.B5;
    sbit  BRP6_CAN2_BTR_bit at CAN2_BTR.B6;
    sbit  BRP7_CAN2_BTR_bit at CAN2_BTR.B7;
    sbit  BRP8_CAN2_BTR_bit at CAN2_BTR.B8;
    sbit  BRP9_CAN2_BTR_bit at CAN2_BTR.B9;

sfr unsigned long   volatile CAN2_TI0R            absolute 0x40006980;
    sbit  STID0_CAN2_TI0R_bit at CAN2_TI0R.B21;
    sbit  STID1_CAN2_TI0R_bit at CAN2_TI0R.B22;
    sbit  STID2_CAN2_TI0R_bit at CAN2_TI0R.B23;
    sbit  STID3_CAN2_TI0R_bit at CAN2_TI0R.B24;
    sbit  STID4_CAN2_TI0R_bit at CAN2_TI0R.B25;
    sbit  STID5_CAN2_TI0R_bit at CAN2_TI0R.B26;
    sbit  STID6_CAN2_TI0R_bit at CAN2_TI0R.B27;
    sbit  STID7_CAN2_TI0R_bit at CAN2_TI0R.B28;
    sbit  STID8_CAN2_TI0R_bit at CAN2_TI0R.B29;
    sbit  STID9_CAN2_TI0R_bit at CAN2_TI0R.B30;
    sbit  STID10_CAN2_TI0R_bit at CAN2_TI0R.B31;
    sbit  EXID0_CAN2_TI0R_bit at CAN2_TI0R.B3;
    sbit  EXID1_CAN2_TI0R_bit at CAN2_TI0R.B4;
    sbit  EXID2_CAN2_TI0R_bit at CAN2_TI0R.B5;
    sbit  EXID3_CAN2_TI0R_bit at CAN2_TI0R.B6;
    sbit  EXID4_CAN2_TI0R_bit at CAN2_TI0R.B7;
    sbit  EXID5_CAN2_TI0R_bit at CAN2_TI0R.B8;
    sbit  EXID6_CAN2_TI0R_bit at CAN2_TI0R.B9;
    sbit  EXID7_CAN2_TI0R_bit at CAN2_TI0R.B10;
    sbit  EXID8_CAN2_TI0R_bit at CAN2_TI0R.B11;
    sbit  EXID9_CAN2_TI0R_bit at CAN2_TI0R.B12;
    sbit  EXID10_CAN2_TI0R_bit at CAN2_TI0R.B13;
    sbit  EXID11_CAN2_TI0R_bit at CAN2_TI0R.B14;
    sbit  EXID12_CAN2_TI0R_bit at CAN2_TI0R.B15;
    sbit  EXID13_CAN2_TI0R_bit at CAN2_TI0R.B16;
    sbit  EXID14_CAN2_TI0R_bit at CAN2_TI0R.B17;
    sbit  EXID15_CAN2_TI0R_bit at CAN2_TI0R.B18;
    sbit  EXID16_CAN2_TI0R_bit at CAN2_TI0R.B19;
    sbit  EXID17_CAN2_TI0R_bit at CAN2_TI0R.B20;
    sbit  IDE_CAN2_TI0R_bit at CAN2_TI0R.B2;
    sbit  RTR_CAN2_TI0R_bit at CAN2_TI0R.B1;
    sbit  TXRQ_CAN2_TI0R_bit at CAN2_TI0R.B0;

sfr unsigned long   volatile CAN2_TDT0R           absolute 0x40006984;
    sbit  TIME0_CAN2_TDT0R_bit at CAN2_TDT0R.B16;
    sbit  TIME1_CAN2_TDT0R_bit at CAN2_TDT0R.B17;
    sbit  TIME2_CAN2_TDT0R_bit at CAN2_TDT0R.B18;
    sbit  TIME3_CAN2_TDT0R_bit at CAN2_TDT0R.B19;
    sbit  TIME4_CAN2_TDT0R_bit at CAN2_TDT0R.B20;
    sbit  TIME5_CAN2_TDT0R_bit at CAN2_TDT0R.B21;
    sbit  TIME6_CAN2_TDT0R_bit at CAN2_TDT0R.B22;
    sbit  TIME7_CAN2_TDT0R_bit at CAN2_TDT0R.B23;
    sbit  TIME8_CAN2_TDT0R_bit at CAN2_TDT0R.B24;
    sbit  TIME9_CAN2_TDT0R_bit at CAN2_TDT0R.B25;
    sbit  TIME10_CAN2_TDT0R_bit at CAN2_TDT0R.B26;
    sbit  TIME11_CAN2_TDT0R_bit at CAN2_TDT0R.B27;
    sbit  TIME12_CAN2_TDT0R_bit at CAN2_TDT0R.B28;
    sbit  TIME13_CAN2_TDT0R_bit at CAN2_TDT0R.B29;
    sbit  TIME14_CAN2_TDT0R_bit at CAN2_TDT0R.B30;
    sbit  TIME15_CAN2_TDT0R_bit at CAN2_TDT0R.B31;
    sbit  TGT_CAN2_TDT0R_bit at CAN2_TDT0R.B8;
    sbit  DLC0_CAN2_TDT0R_bit at CAN2_TDT0R.B0;
    sbit  DLC1_CAN2_TDT0R_bit at CAN2_TDT0R.B1;
    sbit  DLC2_CAN2_TDT0R_bit at CAN2_TDT0R.B2;
    sbit  DLC3_CAN2_TDT0R_bit at CAN2_TDT0R.B3;

sfr unsigned long   volatile CAN2_TDL0R           absolute 0x40006988;
    sbit  DATA30_CAN2_TDL0R_bit at CAN2_TDL0R.B24;
    sbit  DATA31_CAN2_TDL0R_bit at CAN2_TDL0R.B25;
    sbit  DATA32_CAN2_TDL0R_bit at CAN2_TDL0R.B26;
    sbit  DATA33_CAN2_TDL0R_bit at CAN2_TDL0R.B27;
    sbit  DATA34_CAN2_TDL0R_bit at CAN2_TDL0R.B28;
    sbit  DATA35_CAN2_TDL0R_bit at CAN2_TDL0R.B29;
    sbit  DATA36_CAN2_TDL0R_bit at CAN2_TDL0R.B30;
    sbit  DATA37_CAN2_TDL0R_bit at CAN2_TDL0R.B31;
    sbit  DATA20_CAN2_TDL0R_bit at CAN2_TDL0R.B16;
    sbit  DATA21_CAN2_TDL0R_bit at CAN2_TDL0R.B17;
    sbit  DATA22_CAN2_TDL0R_bit at CAN2_TDL0R.B18;
    sbit  DATA23_CAN2_TDL0R_bit at CAN2_TDL0R.B19;
    sbit  DATA24_CAN2_TDL0R_bit at CAN2_TDL0R.B20;
    sbit  DATA25_CAN2_TDL0R_bit at CAN2_TDL0R.B21;
    sbit  DATA26_CAN2_TDL0R_bit at CAN2_TDL0R.B22;
    sbit  DATA27_CAN2_TDL0R_bit at CAN2_TDL0R.B23;
    sbit  DATA10_CAN2_TDL0R_bit at CAN2_TDL0R.B8;
    sbit  DATA11_CAN2_TDL0R_bit at CAN2_TDL0R.B9;
    sbit  DATA12_CAN2_TDL0R_bit at CAN2_TDL0R.B10;
    sbit  DATA13_CAN2_TDL0R_bit at CAN2_TDL0R.B11;
    sbit  DATA14_CAN2_TDL0R_bit at CAN2_TDL0R.B12;
    sbit  DATA15_CAN2_TDL0R_bit at CAN2_TDL0R.B13;
    sbit  DATA16_CAN2_TDL0R_bit at CAN2_TDL0R.B14;
    sbit  DATA17_CAN2_TDL0R_bit at CAN2_TDL0R.B15;
    sbit  DATA00_CAN2_TDL0R_bit at CAN2_TDL0R.B0;
    sbit  DATA01_CAN2_TDL0R_bit at CAN2_TDL0R.B1;
    sbit  DATA02_CAN2_TDL0R_bit at CAN2_TDL0R.B2;
    sbit  DATA03_CAN2_TDL0R_bit at CAN2_TDL0R.B3;
    sbit  DATA04_CAN2_TDL0R_bit at CAN2_TDL0R.B4;
    sbit  DATA05_CAN2_TDL0R_bit at CAN2_TDL0R.B5;
    sbit  DATA06_CAN2_TDL0R_bit at CAN2_TDL0R.B6;
    sbit  DATA07_CAN2_TDL0R_bit at CAN2_TDL0R.B7;

sfr unsigned long   volatile CAN2_TDH0R           absolute 0x4000698C;
    sbit  DATA70_CAN2_TDH0R_bit at CAN2_TDH0R.B24;
    sbit  DATA71_CAN2_TDH0R_bit at CAN2_TDH0R.B25;
    sbit  DATA72_CAN2_TDH0R_bit at CAN2_TDH0R.B26;
    sbit  DATA73_CAN2_TDH0R_bit at CAN2_TDH0R.B27;
    sbit  DATA74_CAN2_TDH0R_bit at CAN2_TDH0R.B28;
    sbit  DATA75_CAN2_TDH0R_bit at CAN2_TDH0R.B29;
    sbit  DATA76_CAN2_TDH0R_bit at CAN2_TDH0R.B30;
    sbit  DATA77_CAN2_TDH0R_bit at CAN2_TDH0R.B31;
    sbit  DATA60_CAN2_TDH0R_bit at CAN2_TDH0R.B16;
    sbit  DATA61_CAN2_TDH0R_bit at CAN2_TDH0R.B17;
    sbit  DATA62_CAN2_TDH0R_bit at CAN2_TDH0R.B18;
    sbit  DATA63_CAN2_TDH0R_bit at CAN2_TDH0R.B19;
    sbit  DATA64_CAN2_TDH0R_bit at CAN2_TDH0R.B20;
    sbit  DATA65_CAN2_TDH0R_bit at CAN2_TDH0R.B21;
    sbit  DATA66_CAN2_TDH0R_bit at CAN2_TDH0R.B22;
    sbit  DATA67_CAN2_TDH0R_bit at CAN2_TDH0R.B23;
    sbit  DATA50_CAN2_TDH0R_bit at CAN2_TDH0R.B8;
    sbit  DATA51_CAN2_TDH0R_bit at CAN2_TDH0R.B9;
    sbit  DATA52_CAN2_TDH0R_bit at CAN2_TDH0R.B10;
    sbit  DATA53_CAN2_TDH0R_bit at CAN2_TDH0R.B11;
    sbit  DATA54_CAN2_TDH0R_bit at CAN2_TDH0R.B12;
    sbit  DATA55_CAN2_TDH0R_bit at CAN2_TDH0R.B13;
    sbit  DATA56_CAN2_TDH0R_bit at CAN2_TDH0R.B14;
    sbit  DATA57_CAN2_TDH0R_bit at CAN2_TDH0R.B15;
    sbit  DATA40_CAN2_TDH0R_bit at CAN2_TDH0R.B0;
    sbit  DATA41_CAN2_TDH0R_bit at CAN2_TDH0R.B1;
    sbit  DATA42_CAN2_TDH0R_bit at CAN2_TDH0R.B2;
    sbit  DATA43_CAN2_TDH0R_bit at CAN2_TDH0R.B3;
    sbit  DATA44_CAN2_TDH0R_bit at CAN2_TDH0R.B4;
    sbit  DATA45_CAN2_TDH0R_bit at CAN2_TDH0R.B5;
    sbit  DATA46_CAN2_TDH0R_bit at CAN2_TDH0R.B6;
    sbit  DATA47_CAN2_TDH0R_bit at CAN2_TDH0R.B7;

sfr unsigned long   volatile CAN2_TI1R            absolute 0x40006990;
    sbit  STID0_CAN2_TI1R_bit at CAN2_TI1R.B21;
    sbit  STID1_CAN2_TI1R_bit at CAN2_TI1R.B22;
    sbit  STID2_CAN2_TI1R_bit at CAN2_TI1R.B23;
    sbit  STID3_CAN2_TI1R_bit at CAN2_TI1R.B24;
    sbit  STID4_CAN2_TI1R_bit at CAN2_TI1R.B25;
    sbit  STID5_CAN2_TI1R_bit at CAN2_TI1R.B26;
    sbit  STID6_CAN2_TI1R_bit at CAN2_TI1R.B27;
    sbit  STID7_CAN2_TI1R_bit at CAN2_TI1R.B28;
    sbit  STID8_CAN2_TI1R_bit at CAN2_TI1R.B29;
    sbit  STID9_CAN2_TI1R_bit at CAN2_TI1R.B30;
    sbit  STID10_CAN2_TI1R_bit at CAN2_TI1R.B31;
    sbit  EXID0_CAN2_TI1R_bit at CAN2_TI1R.B3;
    sbit  EXID1_CAN2_TI1R_bit at CAN2_TI1R.B4;
    sbit  EXID2_CAN2_TI1R_bit at CAN2_TI1R.B5;
    sbit  EXID3_CAN2_TI1R_bit at CAN2_TI1R.B6;
    sbit  EXID4_CAN2_TI1R_bit at CAN2_TI1R.B7;
    sbit  EXID5_CAN2_TI1R_bit at CAN2_TI1R.B8;
    sbit  EXID6_CAN2_TI1R_bit at CAN2_TI1R.B9;
    sbit  EXID7_CAN2_TI1R_bit at CAN2_TI1R.B10;
    sbit  EXID8_CAN2_TI1R_bit at CAN2_TI1R.B11;
    sbit  EXID9_CAN2_TI1R_bit at CAN2_TI1R.B12;
    sbit  EXID10_CAN2_TI1R_bit at CAN2_TI1R.B13;
    sbit  EXID11_CAN2_TI1R_bit at CAN2_TI1R.B14;
    sbit  EXID12_CAN2_TI1R_bit at CAN2_TI1R.B15;
    sbit  EXID13_CAN2_TI1R_bit at CAN2_TI1R.B16;
    sbit  EXID14_CAN2_TI1R_bit at CAN2_TI1R.B17;
    sbit  EXID15_CAN2_TI1R_bit at CAN2_TI1R.B18;
    sbit  EXID16_CAN2_TI1R_bit at CAN2_TI1R.B19;
    sbit  EXID17_CAN2_TI1R_bit at CAN2_TI1R.B20;
    sbit  IDE_CAN2_TI1R_bit at CAN2_TI1R.B2;
    sbit  RTR_CAN2_TI1R_bit at CAN2_TI1R.B1;
    sbit  TXRQ_CAN2_TI1R_bit at CAN2_TI1R.B0;

sfr unsigned long   volatile CAN2_TDT1R           absolute 0x40006994;
    sbit  TIME0_CAN2_TDT1R_bit at CAN2_TDT1R.B16;
    sbit  TIME1_CAN2_TDT1R_bit at CAN2_TDT1R.B17;
    sbit  TIME2_CAN2_TDT1R_bit at CAN2_TDT1R.B18;
    sbit  TIME3_CAN2_TDT1R_bit at CAN2_TDT1R.B19;
    sbit  TIME4_CAN2_TDT1R_bit at CAN2_TDT1R.B20;
    sbit  TIME5_CAN2_TDT1R_bit at CAN2_TDT1R.B21;
    sbit  TIME6_CAN2_TDT1R_bit at CAN2_TDT1R.B22;
    sbit  TIME7_CAN2_TDT1R_bit at CAN2_TDT1R.B23;
    sbit  TIME8_CAN2_TDT1R_bit at CAN2_TDT1R.B24;
    sbit  TIME9_CAN2_TDT1R_bit at CAN2_TDT1R.B25;
    sbit  TIME10_CAN2_TDT1R_bit at CAN2_TDT1R.B26;
    sbit  TIME11_CAN2_TDT1R_bit at CAN2_TDT1R.B27;
    sbit  TIME12_CAN2_TDT1R_bit at CAN2_TDT1R.B28;
    sbit  TIME13_CAN2_TDT1R_bit at CAN2_TDT1R.B29;
    sbit  TIME14_CAN2_TDT1R_bit at CAN2_TDT1R.B30;
    sbit  TIME15_CAN2_TDT1R_bit at CAN2_TDT1R.B31;
    sbit  TGT_CAN2_TDT1R_bit at CAN2_TDT1R.B8;
    sbit  DLC0_CAN2_TDT1R_bit at CAN2_TDT1R.B0;
    sbit  DLC1_CAN2_TDT1R_bit at CAN2_TDT1R.B1;
    sbit  DLC2_CAN2_TDT1R_bit at CAN2_TDT1R.B2;
    sbit  DLC3_CAN2_TDT1R_bit at CAN2_TDT1R.B3;

sfr unsigned long   volatile CAN2_TDL1R           absolute 0x40006998;
    sbit  DATA30_CAN2_TDL1R_bit at CAN2_TDL1R.B24;
    sbit  DATA31_CAN2_TDL1R_bit at CAN2_TDL1R.B25;
    sbit  DATA32_CAN2_TDL1R_bit at CAN2_TDL1R.B26;
    sbit  DATA33_CAN2_TDL1R_bit at CAN2_TDL1R.B27;
    sbit  DATA34_CAN2_TDL1R_bit at CAN2_TDL1R.B28;
    sbit  DATA35_CAN2_TDL1R_bit at CAN2_TDL1R.B29;
    sbit  DATA36_CAN2_TDL1R_bit at CAN2_TDL1R.B30;
    sbit  DATA37_CAN2_TDL1R_bit at CAN2_TDL1R.B31;
    sbit  DATA20_CAN2_TDL1R_bit at CAN2_TDL1R.B16;
    sbit  DATA21_CAN2_TDL1R_bit at CAN2_TDL1R.B17;
    sbit  DATA22_CAN2_TDL1R_bit at CAN2_TDL1R.B18;
    sbit  DATA23_CAN2_TDL1R_bit at CAN2_TDL1R.B19;
    sbit  DATA24_CAN2_TDL1R_bit at CAN2_TDL1R.B20;
    sbit  DATA25_CAN2_TDL1R_bit at CAN2_TDL1R.B21;
    sbit  DATA26_CAN2_TDL1R_bit at CAN2_TDL1R.B22;
    sbit  DATA27_CAN2_TDL1R_bit at CAN2_TDL1R.B23;
    sbit  DATA10_CAN2_TDL1R_bit at CAN2_TDL1R.B8;
    sbit  DATA11_CAN2_TDL1R_bit at CAN2_TDL1R.B9;
    sbit  DATA12_CAN2_TDL1R_bit at CAN2_TDL1R.B10;
    sbit  DATA13_CAN2_TDL1R_bit at CAN2_TDL1R.B11;
    sbit  DATA14_CAN2_TDL1R_bit at CAN2_TDL1R.B12;
    sbit  DATA15_CAN2_TDL1R_bit at CAN2_TDL1R.B13;
    sbit  DATA16_CAN2_TDL1R_bit at CAN2_TDL1R.B14;
    sbit  DATA17_CAN2_TDL1R_bit at CAN2_TDL1R.B15;
    sbit  DATA00_CAN2_TDL1R_bit at CAN2_TDL1R.B0;
    sbit  DATA01_CAN2_TDL1R_bit at CAN2_TDL1R.B1;
    sbit  DATA02_CAN2_TDL1R_bit at CAN2_TDL1R.B2;
    sbit  DATA03_CAN2_TDL1R_bit at CAN2_TDL1R.B3;
    sbit  DATA04_CAN2_TDL1R_bit at CAN2_TDL1R.B4;
    sbit  DATA05_CAN2_TDL1R_bit at CAN2_TDL1R.B5;
    sbit  DATA06_CAN2_TDL1R_bit at CAN2_TDL1R.B6;
    sbit  DATA07_CAN2_TDL1R_bit at CAN2_TDL1R.B7;

sfr unsigned long   volatile CAN2_TDH1R           absolute 0x4000699C;
    sbit  DATA70_CAN2_TDH1R_bit at CAN2_TDH1R.B24;
    sbit  DATA71_CAN2_TDH1R_bit at CAN2_TDH1R.B25;
    sbit  DATA72_CAN2_TDH1R_bit at CAN2_TDH1R.B26;
    sbit  DATA73_CAN2_TDH1R_bit at CAN2_TDH1R.B27;
    sbit  DATA74_CAN2_TDH1R_bit at CAN2_TDH1R.B28;
    sbit  DATA75_CAN2_TDH1R_bit at CAN2_TDH1R.B29;
    sbit  DATA76_CAN2_TDH1R_bit at CAN2_TDH1R.B30;
    sbit  DATA77_CAN2_TDH1R_bit at CAN2_TDH1R.B31;
    sbit  DATA60_CAN2_TDH1R_bit at CAN2_TDH1R.B16;
    sbit  DATA61_CAN2_TDH1R_bit at CAN2_TDH1R.B17;
    sbit  DATA62_CAN2_TDH1R_bit at CAN2_TDH1R.B18;
    sbit  DATA63_CAN2_TDH1R_bit at CAN2_TDH1R.B19;
    sbit  DATA64_CAN2_TDH1R_bit at CAN2_TDH1R.B20;
    sbit  DATA65_CAN2_TDH1R_bit at CAN2_TDH1R.B21;
    sbit  DATA66_CAN2_TDH1R_bit at CAN2_TDH1R.B22;
    sbit  DATA67_CAN2_TDH1R_bit at CAN2_TDH1R.B23;
    sbit  DATA50_CAN2_TDH1R_bit at CAN2_TDH1R.B8;
    sbit  DATA51_CAN2_TDH1R_bit at CAN2_TDH1R.B9;
    sbit  DATA52_CAN2_TDH1R_bit at CAN2_TDH1R.B10;
    sbit  DATA53_CAN2_TDH1R_bit at CAN2_TDH1R.B11;
    sbit  DATA54_CAN2_TDH1R_bit at CAN2_TDH1R.B12;
    sbit  DATA55_CAN2_TDH1R_bit at CAN2_TDH1R.B13;
    sbit  DATA56_CAN2_TDH1R_bit at CAN2_TDH1R.B14;
    sbit  DATA57_CAN2_TDH1R_bit at CAN2_TDH1R.B15;
    sbit  DATA40_CAN2_TDH1R_bit at CAN2_TDH1R.B0;
    sbit  DATA41_CAN2_TDH1R_bit at CAN2_TDH1R.B1;
    sbit  DATA42_CAN2_TDH1R_bit at CAN2_TDH1R.B2;
    sbit  DATA43_CAN2_TDH1R_bit at CAN2_TDH1R.B3;
    sbit  DATA44_CAN2_TDH1R_bit at CAN2_TDH1R.B4;
    sbit  DATA45_CAN2_TDH1R_bit at CAN2_TDH1R.B5;
    sbit  DATA46_CAN2_TDH1R_bit at CAN2_TDH1R.B6;
    sbit  DATA47_CAN2_TDH1R_bit at CAN2_TDH1R.B7;

sfr unsigned long   volatile CAN2_TI2R            absolute 0x400069A0;
    sbit  STID0_CAN2_TI2R_bit at CAN2_TI2R.B21;
    sbit  STID1_CAN2_TI2R_bit at CAN2_TI2R.B22;
    sbit  STID2_CAN2_TI2R_bit at CAN2_TI2R.B23;
    sbit  STID3_CAN2_TI2R_bit at CAN2_TI2R.B24;
    sbit  STID4_CAN2_TI2R_bit at CAN2_TI2R.B25;
    sbit  STID5_CAN2_TI2R_bit at CAN2_TI2R.B26;
    sbit  STID6_CAN2_TI2R_bit at CAN2_TI2R.B27;
    sbit  STID7_CAN2_TI2R_bit at CAN2_TI2R.B28;
    sbit  STID8_CAN2_TI2R_bit at CAN2_TI2R.B29;
    sbit  STID9_CAN2_TI2R_bit at CAN2_TI2R.B30;
    sbit  STID10_CAN2_TI2R_bit at CAN2_TI2R.B31;
    sbit  EXID0_CAN2_TI2R_bit at CAN2_TI2R.B3;
    sbit  EXID1_CAN2_TI2R_bit at CAN2_TI2R.B4;
    sbit  EXID2_CAN2_TI2R_bit at CAN2_TI2R.B5;
    sbit  EXID3_CAN2_TI2R_bit at CAN2_TI2R.B6;
    sbit  EXID4_CAN2_TI2R_bit at CAN2_TI2R.B7;
    sbit  EXID5_CAN2_TI2R_bit at CAN2_TI2R.B8;
    sbit  EXID6_CAN2_TI2R_bit at CAN2_TI2R.B9;
    sbit  EXID7_CAN2_TI2R_bit at CAN2_TI2R.B10;
    sbit  EXID8_CAN2_TI2R_bit at CAN2_TI2R.B11;
    sbit  EXID9_CAN2_TI2R_bit at CAN2_TI2R.B12;
    sbit  EXID10_CAN2_TI2R_bit at CAN2_TI2R.B13;
    sbit  EXID11_CAN2_TI2R_bit at CAN2_TI2R.B14;
    sbit  EXID12_CAN2_TI2R_bit at CAN2_TI2R.B15;
    sbit  EXID13_CAN2_TI2R_bit at CAN2_TI2R.B16;
    sbit  EXID14_CAN2_TI2R_bit at CAN2_TI2R.B17;
    sbit  EXID15_CAN2_TI2R_bit at CAN2_TI2R.B18;
    sbit  EXID16_CAN2_TI2R_bit at CAN2_TI2R.B19;
    sbit  EXID17_CAN2_TI2R_bit at CAN2_TI2R.B20;
    sbit  IDE_CAN2_TI2R_bit at CAN2_TI2R.B2;
    sbit  RTR_CAN2_TI2R_bit at CAN2_TI2R.B1;
    sbit  TXRQ_CAN2_TI2R_bit at CAN2_TI2R.B0;

sfr unsigned long   volatile CAN2_TDT2R           absolute 0x400069A4;
    sbit  TIME0_CAN2_TDT2R_bit at CAN2_TDT2R.B16;
    sbit  TIME1_CAN2_TDT2R_bit at CAN2_TDT2R.B17;
    sbit  TIME2_CAN2_TDT2R_bit at CAN2_TDT2R.B18;
    sbit  TIME3_CAN2_TDT2R_bit at CAN2_TDT2R.B19;
    sbit  TIME4_CAN2_TDT2R_bit at CAN2_TDT2R.B20;
    sbit  TIME5_CAN2_TDT2R_bit at CAN2_TDT2R.B21;
    sbit  TIME6_CAN2_TDT2R_bit at CAN2_TDT2R.B22;
    sbit  TIME7_CAN2_TDT2R_bit at CAN2_TDT2R.B23;
    sbit  TIME8_CAN2_TDT2R_bit at CAN2_TDT2R.B24;
    sbit  TIME9_CAN2_TDT2R_bit at CAN2_TDT2R.B25;
    sbit  TIME10_CAN2_TDT2R_bit at CAN2_TDT2R.B26;
    sbit  TIME11_CAN2_TDT2R_bit at CAN2_TDT2R.B27;
    sbit  TIME12_CAN2_TDT2R_bit at CAN2_TDT2R.B28;
    sbit  TIME13_CAN2_TDT2R_bit at CAN2_TDT2R.B29;
    sbit  TIME14_CAN2_TDT2R_bit at CAN2_TDT2R.B30;
    sbit  TIME15_CAN2_TDT2R_bit at CAN2_TDT2R.B31;
    sbit  TGT_CAN2_TDT2R_bit at CAN2_TDT2R.B8;
    sbit  DLC0_CAN2_TDT2R_bit at CAN2_TDT2R.B0;
    sbit  DLC1_CAN2_TDT2R_bit at CAN2_TDT2R.B1;
    sbit  DLC2_CAN2_TDT2R_bit at CAN2_TDT2R.B2;
    sbit  DLC3_CAN2_TDT2R_bit at CAN2_TDT2R.B3;

sfr unsigned long   volatile CAN2_TDL2R           absolute 0x400069A8;
    sbit  DATA30_CAN2_TDL2R_bit at CAN2_TDL2R.B24;
    sbit  DATA31_CAN2_TDL2R_bit at CAN2_TDL2R.B25;
    sbit  DATA32_CAN2_TDL2R_bit at CAN2_TDL2R.B26;
    sbit  DATA33_CAN2_TDL2R_bit at CAN2_TDL2R.B27;
    sbit  DATA34_CAN2_TDL2R_bit at CAN2_TDL2R.B28;
    sbit  DATA35_CAN2_TDL2R_bit at CAN2_TDL2R.B29;
    sbit  DATA36_CAN2_TDL2R_bit at CAN2_TDL2R.B30;
    sbit  DATA37_CAN2_TDL2R_bit at CAN2_TDL2R.B31;
    sbit  DATA20_CAN2_TDL2R_bit at CAN2_TDL2R.B16;
    sbit  DATA21_CAN2_TDL2R_bit at CAN2_TDL2R.B17;
    sbit  DATA22_CAN2_TDL2R_bit at CAN2_TDL2R.B18;
    sbit  DATA23_CAN2_TDL2R_bit at CAN2_TDL2R.B19;
    sbit  DATA24_CAN2_TDL2R_bit at CAN2_TDL2R.B20;
    sbit  DATA25_CAN2_TDL2R_bit at CAN2_TDL2R.B21;
    sbit  DATA26_CAN2_TDL2R_bit at CAN2_TDL2R.B22;
    sbit  DATA27_CAN2_TDL2R_bit at CAN2_TDL2R.B23;
    sbit  DATA10_CAN2_TDL2R_bit at CAN2_TDL2R.B8;
    sbit  DATA11_CAN2_TDL2R_bit at CAN2_TDL2R.B9;
    sbit  DATA12_CAN2_TDL2R_bit at CAN2_TDL2R.B10;
    sbit  DATA13_CAN2_TDL2R_bit at CAN2_TDL2R.B11;
    sbit  DATA14_CAN2_TDL2R_bit at CAN2_TDL2R.B12;
    sbit  DATA15_CAN2_TDL2R_bit at CAN2_TDL2R.B13;
    sbit  DATA16_CAN2_TDL2R_bit at CAN2_TDL2R.B14;
    sbit  DATA17_CAN2_TDL2R_bit at CAN2_TDL2R.B15;
    sbit  DATA00_CAN2_TDL2R_bit at CAN2_TDL2R.B0;
    sbit  DATA01_CAN2_TDL2R_bit at CAN2_TDL2R.B1;
    sbit  DATA02_CAN2_TDL2R_bit at CAN2_TDL2R.B2;
    sbit  DATA03_CAN2_TDL2R_bit at CAN2_TDL2R.B3;
    sbit  DATA04_CAN2_TDL2R_bit at CAN2_TDL2R.B4;
    sbit  DATA05_CAN2_TDL2R_bit at CAN2_TDL2R.B5;
    sbit  DATA06_CAN2_TDL2R_bit at CAN2_TDL2R.B6;
    sbit  DATA07_CAN2_TDL2R_bit at CAN2_TDL2R.B7;

sfr unsigned long   volatile CAN2_TDH2R           absolute 0x400069AC;
    sbit  DATA70_CAN2_TDH2R_bit at CAN2_TDH2R.B24;
    sbit  DATA71_CAN2_TDH2R_bit at CAN2_TDH2R.B25;
    sbit  DATA72_CAN2_TDH2R_bit at CAN2_TDH2R.B26;
    sbit  DATA73_CAN2_TDH2R_bit at CAN2_TDH2R.B27;
    sbit  DATA74_CAN2_TDH2R_bit at CAN2_TDH2R.B28;
    sbit  DATA75_CAN2_TDH2R_bit at CAN2_TDH2R.B29;
    sbit  DATA76_CAN2_TDH2R_bit at CAN2_TDH2R.B30;
    sbit  DATA77_CAN2_TDH2R_bit at CAN2_TDH2R.B31;
    sbit  DATA60_CAN2_TDH2R_bit at CAN2_TDH2R.B16;
    sbit  DATA61_CAN2_TDH2R_bit at CAN2_TDH2R.B17;
    sbit  DATA62_CAN2_TDH2R_bit at CAN2_TDH2R.B18;
    sbit  DATA63_CAN2_TDH2R_bit at CAN2_TDH2R.B19;
    sbit  DATA64_CAN2_TDH2R_bit at CAN2_TDH2R.B20;
    sbit  DATA65_CAN2_TDH2R_bit at CAN2_TDH2R.B21;
    sbit  DATA66_CAN2_TDH2R_bit at CAN2_TDH2R.B22;
    sbit  DATA67_CAN2_TDH2R_bit at CAN2_TDH2R.B23;
    sbit  DATA50_CAN2_TDH2R_bit at CAN2_TDH2R.B8;
    sbit  DATA51_CAN2_TDH2R_bit at CAN2_TDH2R.B9;
    sbit  DATA52_CAN2_TDH2R_bit at CAN2_TDH2R.B10;
    sbit  DATA53_CAN2_TDH2R_bit at CAN2_TDH2R.B11;
    sbit  DATA54_CAN2_TDH2R_bit at CAN2_TDH2R.B12;
    sbit  DATA55_CAN2_TDH2R_bit at CAN2_TDH2R.B13;
    sbit  DATA56_CAN2_TDH2R_bit at CAN2_TDH2R.B14;
    sbit  DATA57_CAN2_TDH2R_bit at CAN2_TDH2R.B15;
    sbit  DATA40_CAN2_TDH2R_bit at CAN2_TDH2R.B0;
    sbit  DATA41_CAN2_TDH2R_bit at CAN2_TDH2R.B1;
    sbit  DATA42_CAN2_TDH2R_bit at CAN2_TDH2R.B2;
    sbit  DATA43_CAN2_TDH2R_bit at CAN2_TDH2R.B3;
    sbit  DATA44_CAN2_TDH2R_bit at CAN2_TDH2R.B4;
    sbit  DATA45_CAN2_TDH2R_bit at CAN2_TDH2R.B5;
    sbit  DATA46_CAN2_TDH2R_bit at CAN2_TDH2R.B6;
    sbit  DATA47_CAN2_TDH2R_bit at CAN2_TDH2R.B7;

sfr unsigned long   volatile CAN2_RI0R            absolute 0x400069B0;
    sbit  STID0_CAN2_RI0R_bit at CAN2_RI0R.B21;
    sbit  STID1_CAN2_RI0R_bit at CAN2_RI0R.B22;
    sbit  STID2_CAN2_RI0R_bit at CAN2_RI0R.B23;
    sbit  STID3_CAN2_RI0R_bit at CAN2_RI0R.B24;
    sbit  STID4_CAN2_RI0R_bit at CAN2_RI0R.B25;
    sbit  STID5_CAN2_RI0R_bit at CAN2_RI0R.B26;
    sbit  STID6_CAN2_RI0R_bit at CAN2_RI0R.B27;
    sbit  STID7_CAN2_RI0R_bit at CAN2_RI0R.B28;
    sbit  STID8_CAN2_RI0R_bit at CAN2_RI0R.B29;
    sbit  STID9_CAN2_RI0R_bit at CAN2_RI0R.B30;
    sbit  STID10_CAN2_RI0R_bit at CAN2_RI0R.B31;
    sbit  EXID0_CAN2_RI0R_bit at CAN2_RI0R.B3;
    sbit  EXID1_CAN2_RI0R_bit at CAN2_RI0R.B4;
    sbit  EXID2_CAN2_RI0R_bit at CAN2_RI0R.B5;
    sbit  EXID3_CAN2_RI0R_bit at CAN2_RI0R.B6;
    sbit  EXID4_CAN2_RI0R_bit at CAN2_RI0R.B7;
    sbit  EXID5_CAN2_RI0R_bit at CAN2_RI0R.B8;
    sbit  EXID6_CAN2_RI0R_bit at CAN2_RI0R.B9;
    sbit  EXID7_CAN2_RI0R_bit at CAN2_RI0R.B10;
    sbit  EXID8_CAN2_RI0R_bit at CAN2_RI0R.B11;
    sbit  EXID9_CAN2_RI0R_bit at CAN2_RI0R.B12;
    sbit  EXID10_CAN2_RI0R_bit at CAN2_RI0R.B13;
    sbit  EXID11_CAN2_RI0R_bit at CAN2_RI0R.B14;
    sbit  EXID12_CAN2_RI0R_bit at CAN2_RI0R.B15;
    sbit  EXID13_CAN2_RI0R_bit at CAN2_RI0R.B16;
    sbit  EXID14_CAN2_RI0R_bit at CAN2_RI0R.B17;
    sbit  EXID15_CAN2_RI0R_bit at CAN2_RI0R.B18;
    sbit  EXID16_CAN2_RI0R_bit at CAN2_RI0R.B19;
    sbit  EXID17_CAN2_RI0R_bit at CAN2_RI0R.B20;
    sbit  IDE_CAN2_RI0R_bit at CAN2_RI0R.B2;
    sbit  RTR_CAN2_RI0R_bit at CAN2_RI0R.B1;

sfr unsigned long   volatile CAN2_RDT0R           absolute 0x400069B4;
    sbit  TIME0_CAN2_RDT0R_bit at CAN2_RDT0R.B16;
    sbit  TIME1_CAN2_RDT0R_bit at CAN2_RDT0R.B17;
    sbit  TIME2_CAN2_RDT0R_bit at CAN2_RDT0R.B18;
    sbit  TIME3_CAN2_RDT0R_bit at CAN2_RDT0R.B19;
    sbit  TIME4_CAN2_RDT0R_bit at CAN2_RDT0R.B20;
    sbit  TIME5_CAN2_RDT0R_bit at CAN2_RDT0R.B21;
    sbit  TIME6_CAN2_RDT0R_bit at CAN2_RDT0R.B22;
    sbit  TIME7_CAN2_RDT0R_bit at CAN2_RDT0R.B23;
    sbit  TIME8_CAN2_RDT0R_bit at CAN2_RDT0R.B24;
    sbit  TIME9_CAN2_RDT0R_bit at CAN2_RDT0R.B25;
    sbit  TIME10_CAN2_RDT0R_bit at CAN2_RDT0R.B26;
    sbit  TIME11_CAN2_RDT0R_bit at CAN2_RDT0R.B27;
    sbit  TIME12_CAN2_RDT0R_bit at CAN2_RDT0R.B28;
    sbit  TIME13_CAN2_RDT0R_bit at CAN2_RDT0R.B29;
    sbit  TIME14_CAN2_RDT0R_bit at CAN2_RDT0R.B30;
    sbit  TIME15_CAN2_RDT0R_bit at CAN2_RDT0R.B31;
    sbit  FMI0_CAN2_RDT0R_bit at CAN2_RDT0R.B8;
    sbit  FMI1_CAN2_RDT0R_bit at CAN2_RDT0R.B9;
    sbit  FMI2_CAN2_RDT0R_bit at CAN2_RDT0R.B10;
    sbit  FMI3_CAN2_RDT0R_bit at CAN2_RDT0R.B11;
    sbit  FMI4_CAN2_RDT0R_bit at CAN2_RDT0R.B12;
    sbit  FMI5_CAN2_RDT0R_bit at CAN2_RDT0R.B13;
    sbit  FMI6_CAN2_RDT0R_bit at CAN2_RDT0R.B14;
    sbit  FMI7_CAN2_RDT0R_bit at CAN2_RDT0R.B15;
    sbit  DLC0_CAN2_RDT0R_bit at CAN2_RDT0R.B0;
    sbit  DLC1_CAN2_RDT0R_bit at CAN2_RDT0R.B1;
    sbit  DLC2_CAN2_RDT0R_bit at CAN2_RDT0R.B2;
    sbit  DLC3_CAN2_RDT0R_bit at CAN2_RDT0R.B3;

sfr unsigned long   volatile CAN2_RDL0R           absolute 0x400069B8;
    sbit  DATA30_CAN2_RDL0R_bit at CAN2_RDL0R.B24;
    sbit  DATA31_CAN2_RDL0R_bit at CAN2_RDL0R.B25;
    sbit  DATA32_CAN2_RDL0R_bit at CAN2_RDL0R.B26;
    sbit  DATA33_CAN2_RDL0R_bit at CAN2_RDL0R.B27;
    sbit  DATA34_CAN2_RDL0R_bit at CAN2_RDL0R.B28;
    sbit  DATA35_CAN2_RDL0R_bit at CAN2_RDL0R.B29;
    sbit  DATA36_CAN2_RDL0R_bit at CAN2_RDL0R.B30;
    sbit  DATA37_CAN2_RDL0R_bit at CAN2_RDL0R.B31;
    sbit  DATA20_CAN2_RDL0R_bit at CAN2_RDL0R.B16;
    sbit  DATA21_CAN2_RDL0R_bit at CAN2_RDL0R.B17;
    sbit  DATA22_CAN2_RDL0R_bit at CAN2_RDL0R.B18;
    sbit  DATA23_CAN2_RDL0R_bit at CAN2_RDL0R.B19;
    sbit  DATA24_CAN2_RDL0R_bit at CAN2_RDL0R.B20;
    sbit  DATA25_CAN2_RDL0R_bit at CAN2_RDL0R.B21;
    sbit  DATA26_CAN2_RDL0R_bit at CAN2_RDL0R.B22;
    sbit  DATA27_CAN2_RDL0R_bit at CAN2_RDL0R.B23;
    sbit  DATA10_CAN2_RDL0R_bit at CAN2_RDL0R.B8;
    sbit  DATA11_CAN2_RDL0R_bit at CAN2_RDL0R.B9;
    sbit  DATA12_CAN2_RDL0R_bit at CAN2_RDL0R.B10;
    sbit  DATA13_CAN2_RDL0R_bit at CAN2_RDL0R.B11;
    sbit  DATA14_CAN2_RDL0R_bit at CAN2_RDL0R.B12;
    sbit  DATA15_CAN2_RDL0R_bit at CAN2_RDL0R.B13;
    sbit  DATA16_CAN2_RDL0R_bit at CAN2_RDL0R.B14;
    sbit  DATA17_CAN2_RDL0R_bit at CAN2_RDL0R.B15;
    sbit  DATA00_CAN2_RDL0R_bit at CAN2_RDL0R.B0;
    sbit  DATA01_CAN2_RDL0R_bit at CAN2_RDL0R.B1;
    sbit  DATA02_CAN2_RDL0R_bit at CAN2_RDL0R.B2;
    sbit  DATA03_CAN2_RDL0R_bit at CAN2_RDL0R.B3;
    sbit  DATA04_CAN2_RDL0R_bit at CAN2_RDL0R.B4;
    sbit  DATA05_CAN2_RDL0R_bit at CAN2_RDL0R.B5;
    sbit  DATA06_CAN2_RDL0R_bit at CAN2_RDL0R.B6;
    sbit  DATA07_CAN2_RDL0R_bit at CAN2_RDL0R.B7;

sfr unsigned long   volatile CAN2_RDH0R           absolute 0x400069BC;
    sbit  DATA70_CAN2_RDH0R_bit at CAN2_RDH0R.B24;
    sbit  DATA71_CAN2_RDH0R_bit at CAN2_RDH0R.B25;
    sbit  DATA72_CAN2_RDH0R_bit at CAN2_RDH0R.B26;
    sbit  DATA73_CAN2_RDH0R_bit at CAN2_RDH0R.B27;
    sbit  DATA74_CAN2_RDH0R_bit at CAN2_RDH0R.B28;
    sbit  DATA75_CAN2_RDH0R_bit at CAN2_RDH0R.B29;
    sbit  DATA76_CAN2_RDH0R_bit at CAN2_RDH0R.B30;
    sbit  DATA77_CAN2_RDH0R_bit at CAN2_RDH0R.B31;
    sbit  DATA60_CAN2_RDH0R_bit at CAN2_RDH0R.B16;
    sbit  DATA61_CAN2_RDH0R_bit at CAN2_RDH0R.B17;
    sbit  DATA62_CAN2_RDH0R_bit at CAN2_RDH0R.B18;
    sbit  DATA63_CAN2_RDH0R_bit at CAN2_RDH0R.B19;
    sbit  DATA64_CAN2_RDH0R_bit at CAN2_RDH0R.B20;
    sbit  DATA65_CAN2_RDH0R_bit at CAN2_RDH0R.B21;
    sbit  DATA66_CAN2_RDH0R_bit at CAN2_RDH0R.B22;
    sbit  DATA67_CAN2_RDH0R_bit at CAN2_RDH0R.B23;
    sbit  DATA50_CAN2_RDH0R_bit at CAN2_RDH0R.B8;
    sbit  DATA51_CAN2_RDH0R_bit at CAN2_RDH0R.B9;
    sbit  DATA52_CAN2_RDH0R_bit at CAN2_RDH0R.B10;
    sbit  DATA53_CAN2_RDH0R_bit at CAN2_RDH0R.B11;
    sbit  DATA54_CAN2_RDH0R_bit at CAN2_RDH0R.B12;
    sbit  DATA55_CAN2_RDH0R_bit at CAN2_RDH0R.B13;
    sbit  DATA56_CAN2_RDH0R_bit at CAN2_RDH0R.B14;
    sbit  DATA57_CAN2_RDH0R_bit at CAN2_RDH0R.B15;
    sbit  DATA40_CAN2_RDH0R_bit at CAN2_RDH0R.B0;
    sbit  DATA41_CAN2_RDH0R_bit at CAN2_RDH0R.B1;
    sbit  DATA42_CAN2_RDH0R_bit at CAN2_RDH0R.B2;
    sbit  DATA43_CAN2_RDH0R_bit at CAN2_RDH0R.B3;
    sbit  DATA44_CAN2_RDH0R_bit at CAN2_RDH0R.B4;
    sbit  DATA45_CAN2_RDH0R_bit at CAN2_RDH0R.B5;
    sbit  DATA46_CAN2_RDH0R_bit at CAN2_RDH0R.B6;
    sbit  DATA47_CAN2_RDH0R_bit at CAN2_RDH0R.B7;

sfr unsigned long   volatile CAN2_RI1R            absolute 0x400069C0;
    sbit  STID0_CAN2_RI1R_bit at CAN2_RI1R.B21;
    sbit  STID1_CAN2_RI1R_bit at CAN2_RI1R.B22;
    sbit  STID2_CAN2_RI1R_bit at CAN2_RI1R.B23;
    sbit  STID3_CAN2_RI1R_bit at CAN2_RI1R.B24;
    sbit  STID4_CAN2_RI1R_bit at CAN2_RI1R.B25;
    sbit  STID5_CAN2_RI1R_bit at CAN2_RI1R.B26;
    sbit  STID6_CAN2_RI1R_bit at CAN2_RI1R.B27;
    sbit  STID7_CAN2_RI1R_bit at CAN2_RI1R.B28;
    sbit  STID8_CAN2_RI1R_bit at CAN2_RI1R.B29;
    sbit  STID9_CAN2_RI1R_bit at CAN2_RI1R.B30;
    sbit  STID10_CAN2_RI1R_bit at CAN2_RI1R.B31;
    sbit  EXID0_CAN2_RI1R_bit at CAN2_RI1R.B3;
    sbit  EXID1_CAN2_RI1R_bit at CAN2_RI1R.B4;
    sbit  EXID2_CAN2_RI1R_bit at CAN2_RI1R.B5;
    sbit  EXID3_CAN2_RI1R_bit at CAN2_RI1R.B6;
    sbit  EXID4_CAN2_RI1R_bit at CAN2_RI1R.B7;
    sbit  EXID5_CAN2_RI1R_bit at CAN2_RI1R.B8;
    sbit  EXID6_CAN2_RI1R_bit at CAN2_RI1R.B9;
    sbit  EXID7_CAN2_RI1R_bit at CAN2_RI1R.B10;
    sbit  EXID8_CAN2_RI1R_bit at CAN2_RI1R.B11;
    sbit  EXID9_CAN2_RI1R_bit at CAN2_RI1R.B12;
    sbit  EXID10_CAN2_RI1R_bit at CAN2_RI1R.B13;
    sbit  EXID11_CAN2_RI1R_bit at CAN2_RI1R.B14;
    sbit  EXID12_CAN2_RI1R_bit at CAN2_RI1R.B15;
    sbit  EXID13_CAN2_RI1R_bit at CAN2_RI1R.B16;
    sbit  EXID14_CAN2_RI1R_bit at CAN2_RI1R.B17;
    sbit  EXID15_CAN2_RI1R_bit at CAN2_RI1R.B18;
    sbit  EXID16_CAN2_RI1R_bit at CAN2_RI1R.B19;
    sbit  EXID17_CAN2_RI1R_bit at CAN2_RI1R.B20;
    sbit  IDE_CAN2_RI1R_bit at CAN2_RI1R.B2;
    sbit  RTR_CAN2_RI1R_bit at CAN2_RI1R.B1;

sfr unsigned long   volatile CAN2_RDT1R           absolute 0x400069C4;
    sbit  TIME0_CAN2_RDT1R_bit at CAN2_RDT1R.B16;
    sbit  TIME1_CAN2_RDT1R_bit at CAN2_RDT1R.B17;
    sbit  TIME2_CAN2_RDT1R_bit at CAN2_RDT1R.B18;
    sbit  TIME3_CAN2_RDT1R_bit at CAN2_RDT1R.B19;
    sbit  TIME4_CAN2_RDT1R_bit at CAN2_RDT1R.B20;
    sbit  TIME5_CAN2_RDT1R_bit at CAN2_RDT1R.B21;
    sbit  TIME6_CAN2_RDT1R_bit at CAN2_RDT1R.B22;
    sbit  TIME7_CAN2_RDT1R_bit at CAN2_RDT1R.B23;
    sbit  TIME8_CAN2_RDT1R_bit at CAN2_RDT1R.B24;
    sbit  TIME9_CAN2_RDT1R_bit at CAN2_RDT1R.B25;
    sbit  TIME10_CAN2_RDT1R_bit at CAN2_RDT1R.B26;
    sbit  TIME11_CAN2_RDT1R_bit at CAN2_RDT1R.B27;
    sbit  TIME12_CAN2_RDT1R_bit at CAN2_RDT1R.B28;
    sbit  TIME13_CAN2_RDT1R_bit at CAN2_RDT1R.B29;
    sbit  TIME14_CAN2_RDT1R_bit at CAN2_RDT1R.B30;
    sbit  TIME15_CAN2_RDT1R_bit at CAN2_RDT1R.B31;
    sbit  FMI0_CAN2_RDT1R_bit at CAN2_RDT1R.B8;
    sbit  FMI1_CAN2_RDT1R_bit at CAN2_RDT1R.B9;
    sbit  FMI2_CAN2_RDT1R_bit at CAN2_RDT1R.B10;
    sbit  FMI3_CAN2_RDT1R_bit at CAN2_RDT1R.B11;
    sbit  FMI4_CAN2_RDT1R_bit at CAN2_RDT1R.B12;
    sbit  FMI5_CAN2_RDT1R_bit at CAN2_RDT1R.B13;
    sbit  FMI6_CAN2_RDT1R_bit at CAN2_RDT1R.B14;
    sbit  FMI7_CAN2_RDT1R_bit at CAN2_RDT1R.B15;
    sbit  DLC0_CAN2_RDT1R_bit at CAN2_RDT1R.B0;
    sbit  DLC1_CAN2_RDT1R_bit at CAN2_RDT1R.B1;
    sbit  DLC2_CAN2_RDT1R_bit at CAN2_RDT1R.B2;
    sbit  DLC3_CAN2_RDT1R_bit at CAN2_RDT1R.B3;

sfr unsigned long   volatile CAN2_RDL1R           absolute 0x400069C8;
    sbit  DATA30_CAN2_RDL1R_bit at CAN2_RDL1R.B24;
    sbit  DATA31_CAN2_RDL1R_bit at CAN2_RDL1R.B25;
    sbit  DATA32_CAN2_RDL1R_bit at CAN2_RDL1R.B26;
    sbit  DATA33_CAN2_RDL1R_bit at CAN2_RDL1R.B27;
    sbit  DATA34_CAN2_RDL1R_bit at CAN2_RDL1R.B28;
    sbit  DATA35_CAN2_RDL1R_bit at CAN2_RDL1R.B29;
    sbit  DATA36_CAN2_RDL1R_bit at CAN2_RDL1R.B30;
    sbit  DATA37_CAN2_RDL1R_bit at CAN2_RDL1R.B31;
    sbit  DATA20_CAN2_RDL1R_bit at CAN2_RDL1R.B16;
    sbit  DATA21_CAN2_RDL1R_bit at CAN2_RDL1R.B17;
    sbit  DATA22_CAN2_RDL1R_bit at CAN2_RDL1R.B18;
    sbit  DATA23_CAN2_RDL1R_bit at CAN2_RDL1R.B19;
    sbit  DATA24_CAN2_RDL1R_bit at CAN2_RDL1R.B20;
    sbit  DATA25_CAN2_RDL1R_bit at CAN2_RDL1R.B21;
    sbit  DATA26_CAN2_RDL1R_bit at CAN2_RDL1R.B22;
    sbit  DATA27_CAN2_RDL1R_bit at CAN2_RDL1R.B23;
    sbit  DATA10_CAN2_RDL1R_bit at CAN2_RDL1R.B8;
    sbit  DATA11_CAN2_RDL1R_bit at CAN2_RDL1R.B9;
    sbit  DATA12_CAN2_RDL1R_bit at CAN2_RDL1R.B10;
    sbit  DATA13_CAN2_RDL1R_bit at CAN2_RDL1R.B11;
    sbit  DATA14_CAN2_RDL1R_bit at CAN2_RDL1R.B12;
    sbit  DATA15_CAN2_RDL1R_bit at CAN2_RDL1R.B13;
    sbit  DATA16_CAN2_RDL1R_bit at CAN2_RDL1R.B14;
    sbit  DATA17_CAN2_RDL1R_bit at CAN2_RDL1R.B15;
    sbit  DATA00_CAN2_RDL1R_bit at CAN2_RDL1R.B0;
    sbit  DATA01_CAN2_RDL1R_bit at CAN2_RDL1R.B1;
    sbit  DATA02_CAN2_RDL1R_bit at CAN2_RDL1R.B2;
    sbit  DATA03_CAN2_RDL1R_bit at CAN2_RDL1R.B3;
    sbit  DATA04_CAN2_RDL1R_bit at CAN2_RDL1R.B4;
    sbit  DATA05_CAN2_RDL1R_bit at CAN2_RDL1R.B5;
    sbit  DATA06_CAN2_RDL1R_bit at CAN2_RDL1R.B6;
    sbit  DATA07_CAN2_RDL1R_bit at CAN2_RDL1R.B7;

sfr unsigned long   volatile CAN2_RDH1R           absolute 0x400069CC;
    sbit  DATA70_CAN2_RDH1R_bit at CAN2_RDH1R.B24;
    sbit  DATA71_CAN2_RDH1R_bit at CAN2_RDH1R.B25;
    sbit  DATA72_CAN2_RDH1R_bit at CAN2_RDH1R.B26;
    sbit  DATA73_CAN2_RDH1R_bit at CAN2_RDH1R.B27;
    sbit  DATA74_CAN2_RDH1R_bit at CAN2_RDH1R.B28;
    sbit  DATA75_CAN2_RDH1R_bit at CAN2_RDH1R.B29;
    sbit  DATA76_CAN2_RDH1R_bit at CAN2_RDH1R.B30;
    sbit  DATA77_CAN2_RDH1R_bit at CAN2_RDH1R.B31;
    sbit  DATA60_CAN2_RDH1R_bit at CAN2_RDH1R.B16;
    sbit  DATA61_CAN2_RDH1R_bit at CAN2_RDH1R.B17;
    sbit  DATA62_CAN2_RDH1R_bit at CAN2_RDH1R.B18;
    sbit  DATA63_CAN2_RDH1R_bit at CAN2_RDH1R.B19;
    sbit  DATA64_CAN2_RDH1R_bit at CAN2_RDH1R.B20;
    sbit  DATA65_CAN2_RDH1R_bit at CAN2_RDH1R.B21;
    sbit  DATA66_CAN2_RDH1R_bit at CAN2_RDH1R.B22;
    sbit  DATA67_CAN2_RDH1R_bit at CAN2_RDH1R.B23;
    sbit  DATA50_CAN2_RDH1R_bit at CAN2_RDH1R.B8;
    sbit  DATA51_CAN2_RDH1R_bit at CAN2_RDH1R.B9;
    sbit  DATA52_CAN2_RDH1R_bit at CAN2_RDH1R.B10;
    sbit  DATA53_CAN2_RDH1R_bit at CAN2_RDH1R.B11;
    sbit  DATA54_CAN2_RDH1R_bit at CAN2_RDH1R.B12;
    sbit  DATA55_CAN2_RDH1R_bit at CAN2_RDH1R.B13;
    sbit  DATA56_CAN2_RDH1R_bit at CAN2_RDH1R.B14;
    sbit  DATA57_CAN2_RDH1R_bit at CAN2_RDH1R.B15;
    sbit  DATA40_CAN2_RDH1R_bit at CAN2_RDH1R.B0;
    sbit  DATA41_CAN2_RDH1R_bit at CAN2_RDH1R.B1;
    sbit  DATA42_CAN2_RDH1R_bit at CAN2_RDH1R.B2;
    sbit  DATA43_CAN2_RDH1R_bit at CAN2_RDH1R.B3;
    sbit  DATA44_CAN2_RDH1R_bit at CAN2_RDH1R.B4;
    sbit  DATA45_CAN2_RDH1R_bit at CAN2_RDH1R.B5;
    sbit  DATA46_CAN2_RDH1R_bit at CAN2_RDH1R.B6;
    sbit  DATA47_CAN2_RDH1R_bit at CAN2_RDH1R.B7;

sfr unsigned long   volatile CAN2_FMR             absolute 0x40006A00;
    sbit  CAN2SB0_CAN2_FMR_bit at CAN2_FMR.B8;
    sbit  CAN2SB1_CAN2_FMR_bit at CAN2_FMR.B9;
    sbit  CAN2SB2_CAN2_FMR_bit at CAN2_FMR.B10;
    sbit  CAN2SB3_CAN2_FMR_bit at CAN2_FMR.B11;
    sbit  CAN2SB4_CAN2_FMR_bit at CAN2_FMR.B12;
    sbit  CAN2SB5_CAN2_FMR_bit at CAN2_FMR.B13;
    sbit  FINIT_CAN2_FMR_bit at CAN2_FMR.B0;

sfr unsigned long   volatile CAN2_FM1R            absolute 0x40006A04;
    sbit  FBM0_CAN2_FM1R_bit at CAN2_FM1R.B0;
    sbit  FBM1_CAN2_FM1R_bit at CAN2_FM1R.B1;
    sbit  FBM2_CAN2_FM1R_bit at CAN2_FM1R.B2;
    sbit  FBM3_CAN2_FM1R_bit at CAN2_FM1R.B3;
    sbit  FBM4_CAN2_FM1R_bit at CAN2_FM1R.B4;
    sbit  FBM5_CAN2_FM1R_bit at CAN2_FM1R.B5;
    sbit  FBM6_CAN2_FM1R_bit at CAN2_FM1R.B6;
    sbit  FBM7_CAN2_FM1R_bit at CAN2_FM1R.B7;
    sbit  FBM8_CAN2_FM1R_bit at CAN2_FM1R.B8;
    sbit  FBM9_CAN2_FM1R_bit at CAN2_FM1R.B9;
    sbit  FBM10_CAN2_FM1R_bit at CAN2_FM1R.B10;
    sbit  FBM11_CAN2_FM1R_bit at CAN2_FM1R.B11;
    sbit  FBM12_CAN2_FM1R_bit at CAN2_FM1R.B12;
    sbit  FBM13_CAN2_FM1R_bit at CAN2_FM1R.B13;
    sbit  FBM14_CAN2_FM1R_bit at CAN2_FM1R.B14;
    sbit  FBM15_CAN2_FM1R_bit at CAN2_FM1R.B15;
    sbit  FBM16_CAN2_FM1R_bit at CAN2_FM1R.B16;
    sbit  FBM17_CAN2_FM1R_bit at CAN2_FM1R.B17;
    sbit  FBM18_CAN2_FM1R_bit at CAN2_FM1R.B18;
    sbit  FBM19_CAN2_FM1R_bit at CAN2_FM1R.B19;
    sbit  FBM20_CAN2_FM1R_bit at CAN2_FM1R.B20;
    sbit  FBM21_CAN2_FM1R_bit at CAN2_FM1R.B21;
    sbit  FBM22_CAN2_FM1R_bit at CAN2_FM1R.B22;
    sbit  FBM23_CAN2_FM1R_bit at CAN2_FM1R.B23;
    sbit  FBM24_CAN2_FM1R_bit at CAN2_FM1R.B24;
    sbit  FBM25_CAN2_FM1R_bit at CAN2_FM1R.B25;
    sbit  FBM26_CAN2_FM1R_bit at CAN2_FM1R.B26;
    sbit  FBM27_CAN2_FM1R_bit at CAN2_FM1R.B27;

sfr unsigned long   volatile CAN2_FS1R            absolute 0x40006A0C;
    sbit  FSC0_CAN2_FS1R_bit at CAN2_FS1R.B0;
    sbit  FSC1_CAN2_FS1R_bit at CAN2_FS1R.B1;
    sbit  FSC2_CAN2_FS1R_bit at CAN2_FS1R.B2;
    sbit  FSC3_CAN2_FS1R_bit at CAN2_FS1R.B3;
    sbit  FSC4_CAN2_FS1R_bit at CAN2_FS1R.B4;
    sbit  FSC5_CAN2_FS1R_bit at CAN2_FS1R.B5;
    sbit  FSC6_CAN2_FS1R_bit at CAN2_FS1R.B6;
    sbit  FSC7_CAN2_FS1R_bit at CAN2_FS1R.B7;
    sbit  FSC8_CAN2_FS1R_bit at CAN2_FS1R.B8;
    sbit  FSC9_CAN2_FS1R_bit at CAN2_FS1R.B9;
    sbit  FSC10_CAN2_FS1R_bit at CAN2_FS1R.B10;
    sbit  FSC11_CAN2_FS1R_bit at CAN2_FS1R.B11;
    sbit  FSC12_CAN2_FS1R_bit at CAN2_FS1R.B12;
    sbit  FSC13_CAN2_FS1R_bit at CAN2_FS1R.B13;
    sbit  FSC14_CAN2_FS1R_bit at CAN2_FS1R.B14;
    sbit  FSC15_CAN2_FS1R_bit at CAN2_FS1R.B15;
    sbit  FSC16_CAN2_FS1R_bit at CAN2_FS1R.B16;
    sbit  FSC17_CAN2_FS1R_bit at CAN2_FS1R.B17;
    sbit  FSC18_CAN2_FS1R_bit at CAN2_FS1R.B18;
    sbit  FSC19_CAN2_FS1R_bit at CAN2_FS1R.B19;
    sbit  FSC20_CAN2_FS1R_bit at CAN2_FS1R.B20;
    sbit  FSC21_CAN2_FS1R_bit at CAN2_FS1R.B21;
    sbit  FSC22_CAN2_FS1R_bit at CAN2_FS1R.B22;
    sbit  FSC23_CAN2_FS1R_bit at CAN2_FS1R.B23;
    sbit  FSC24_CAN2_FS1R_bit at CAN2_FS1R.B24;
    sbit  FSC25_CAN2_FS1R_bit at CAN2_FS1R.B25;
    sbit  FSC26_CAN2_FS1R_bit at CAN2_FS1R.B26;
    sbit  FSC27_CAN2_FS1R_bit at CAN2_FS1R.B27;

sfr unsigned long   volatile CAN2_FFA1R           absolute 0x40006A14;
    sbit  FFA0_CAN2_FFA1R_bit at CAN2_FFA1R.B0;
    sbit  FFA1_CAN2_FFA1R_bit at CAN2_FFA1R.B1;
    sbit  FFA2_CAN2_FFA1R_bit at CAN2_FFA1R.B2;
    sbit  FFA3_CAN2_FFA1R_bit at CAN2_FFA1R.B3;
    sbit  FFA4_CAN2_FFA1R_bit at CAN2_FFA1R.B4;
    sbit  FFA5_CAN2_FFA1R_bit at CAN2_FFA1R.B5;
    sbit  FFA6_CAN2_FFA1R_bit at CAN2_FFA1R.B6;
    sbit  FFA7_CAN2_FFA1R_bit at CAN2_FFA1R.B7;
    sbit  FFA8_CAN2_FFA1R_bit at CAN2_FFA1R.B8;
    sbit  FFA9_CAN2_FFA1R_bit at CAN2_FFA1R.B9;
    sbit  FFA10_CAN2_FFA1R_bit at CAN2_FFA1R.B10;
    sbit  FFA11_CAN2_FFA1R_bit at CAN2_FFA1R.B11;
    sbit  FFA12_CAN2_FFA1R_bit at CAN2_FFA1R.B12;
    sbit  FFA13_CAN2_FFA1R_bit at CAN2_FFA1R.B13;
    sbit  FFA14_CAN2_FFA1R_bit at CAN2_FFA1R.B14;
    sbit  FFA15_CAN2_FFA1R_bit at CAN2_FFA1R.B15;
    sbit  FFA16_CAN2_FFA1R_bit at CAN2_FFA1R.B16;
    sbit  FFA17_CAN2_FFA1R_bit at CAN2_FFA1R.B17;
    sbit  FFA18_CAN2_FFA1R_bit at CAN2_FFA1R.B18;
    sbit  FFA19_CAN2_FFA1R_bit at CAN2_FFA1R.B19;
    sbit  FFA20_CAN2_FFA1R_bit at CAN2_FFA1R.B20;
    sbit  FFA21_CAN2_FFA1R_bit at CAN2_FFA1R.B21;
    sbit  FFA22_CAN2_FFA1R_bit at CAN2_FFA1R.B22;
    sbit  FFA23_CAN2_FFA1R_bit at CAN2_FFA1R.B23;
    sbit  FFA24_CAN2_FFA1R_bit at CAN2_FFA1R.B24;
    sbit  FFA25_CAN2_FFA1R_bit at CAN2_FFA1R.B25;
    sbit  FFA26_CAN2_FFA1R_bit at CAN2_FFA1R.B26;
    sbit  FFA27_CAN2_FFA1R_bit at CAN2_FFA1R.B27;

sfr unsigned long   volatile CAN2_FA1R            absolute 0x40006A1C;
    sbit  FACT0_CAN2_FA1R_bit at CAN2_FA1R.B0;
    sbit  FACT1_CAN2_FA1R_bit at CAN2_FA1R.B1;
    sbit  FACT2_CAN2_FA1R_bit at CAN2_FA1R.B2;
    sbit  FACT3_CAN2_FA1R_bit at CAN2_FA1R.B3;
    sbit  FACT4_CAN2_FA1R_bit at CAN2_FA1R.B4;
    sbit  FACT5_CAN2_FA1R_bit at CAN2_FA1R.B5;
    sbit  FACT6_CAN2_FA1R_bit at CAN2_FA1R.B6;
    sbit  FACT7_CAN2_FA1R_bit at CAN2_FA1R.B7;
    sbit  FACT8_CAN2_FA1R_bit at CAN2_FA1R.B8;
    sbit  FACT9_CAN2_FA1R_bit at CAN2_FA1R.B9;
    sbit  FACT10_CAN2_FA1R_bit at CAN2_FA1R.B10;
    sbit  FACT11_CAN2_FA1R_bit at CAN2_FA1R.B11;
    sbit  FACT12_CAN2_FA1R_bit at CAN2_FA1R.B12;
    sbit  FACT13_CAN2_FA1R_bit at CAN2_FA1R.B13;
    sbit  FACT14_CAN2_FA1R_bit at CAN2_FA1R.B14;
    sbit  FACT15_CAN2_FA1R_bit at CAN2_FA1R.B15;
    sbit  FACT16_CAN2_FA1R_bit at CAN2_FA1R.B16;
    sbit  FACT17_CAN2_FA1R_bit at CAN2_FA1R.B17;
    sbit  FACT18_CAN2_FA1R_bit at CAN2_FA1R.B18;
    sbit  FACT19_CAN2_FA1R_bit at CAN2_FA1R.B19;
    sbit  FACT20_CAN2_FA1R_bit at CAN2_FA1R.B20;
    sbit  FACT21_CAN2_FA1R_bit at CAN2_FA1R.B21;
    sbit  FACT22_CAN2_FA1R_bit at CAN2_FA1R.B22;
    sbit  FACT23_CAN2_FA1R_bit at CAN2_FA1R.B23;
    sbit  FACT24_CAN2_FA1R_bit at CAN2_FA1R.B24;
    sbit  FACT25_CAN2_FA1R_bit at CAN2_FA1R.B25;
    sbit  FACT26_CAN2_FA1R_bit at CAN2_FA1R.B26;
    sbit  FACT27_CAN2_FA1R_bit at CAN2_FA1R.B27;

sfr unsigned long   volatile CAN2_F0R1            absolute 0x40006A40;
    sbit  FB0_CAN2_F0R1_bit at CAN2_F0R1.B0;
    sbit  FB1_CAN2_F0R1_bit at CAN2_F0R1.B1;
    sbit  FB2_CAN2_F0R1_bit at CAN2_F0R1.B2;
    sbit  FB3_CAN2_F0R1_bit at CAN2_F0R1.B3;
    sbit  FB4_CAN2_F0R1_bit at CAN2_F0R1.B4;
    sbit  FB5_CAN2_F0R1_bit at CAN2_F0R1.B5;
    sbit  FB6_CAN2_F0R1_bit at CAN2_F0R1.B6;
    sbit  FB7_CAN2_F0R1_bit at CAN2_F0R1.B7;
    sbit  FB8_CAN2_F0R1_bit at CAN2_F0R1.B8;
    sbit  FB9_CAN2_F0R1_bit at CAN2_F0R1.B9;
    sbit  FB10_CAN2_F0R1_bit at CAN2_F0R1.B10;
    sbit  FB11_CAN2_F0R1_bit at CAN2_F0R1.B11;
    sbit  FB12_CAN2_F0R1_bit at CAN2_F0R1.B12;
    sbit  FB13_CAN2_F0R1_bit at CAN2_F0R1.B13;
    sbit  FB14_CAN2_F0R1_bit at CAN2_F0R1.B14;
    sbit  FB15_CAN2_F0R1_bit at CAN2_F0R1.B15;
    sbit  FB16_CAN2_F0R1_bit at CAN2_F0R1.B16;
    sbit  FB17_CAN2_F0R1_bit at CAN2_F0R1.B17;
    sbit  FB18_CAN2_F0R1_bit at CAN2_F0R1.B18;
    sbit  FB19_CAN2_F0R1_bit at CAN2_F0R1.B19;
    sbit  FB20_CAN2_F0R1_bit at CAN2_F0R1.B20;
    sbit  FB21_CAN2_F0R1_bit at CAN2_F0R1.B21;
    sbit  FB22_CAN2_F0R1_bit at CAN2_F0R1.B22;
    sbit  FB23_CAN2_F0R1_bit at CAN2_F0R1.B23;
    sbit  FB24_CAN2_F0R1_bit at CAN2_F0R1.B24;
    sbit  FB25_CAN2_F0R1_bit at CAN2_F0R1.B25;
    sbit  FB26_CAN2_F0R1_bit at CAN2_F0R1.B26;
    sbit  FB27_CAN2_F0R1_bit at CAN2_F0R1.B27;
    sbit  FB28_CAN2_F0R1_bit at CAN2_F0R1.B28;
    sbit  FB29_CAN2_F0R1_bit at CAN2_F0R1.B29;
    sbit  FB30_CAN2_F0R1_bit at CAN2_F0R1.B30;
    sbit  FB31_CAN2_F0R1_bit at CAN2_F0R1.B31;

sfr unsigned long   volatile CAN2_F0R2            absolute 0x40006A44;
    sbit  FB0_CAN2_F0R2_bit at CAN2_F0R2.B0;
    sbit  FB1_CAN2_F0R2_bit at CAN2_F0R2.B1;
    sbit  FB2_CAN2_F0R2_bit at CAN2_F0R2.B2;
    sbit  FB3_CAN2_F0R2_bit at CAN2_F0R2.B3;
    sbit  FB4_CAN2_F0R2_bit at CAN2_F0R2.B4;
    sbit  FB5_CAN2_F0R2_bit at CAN2_F0R2.B5;
    sbit  FB6_CAN2_F0R2_bit at CAN2_F0R2.B6;
    sbit  FB7_CAN2_F0R2_bit at CAN2_F0R2.B7;
    sbit  FB8_CAN2_F0R2_bit at CAN2_F0R2.B8;
    sbit  FB9_CAN2_F0R2_bit at CAN2_F0R2.B9;
    sbit  FB10_CAN2_F0R2_bit at CAN2_F0R2.B10;
    sbit  FB11_CAN2_F0R2_bit at CAN2_F0R2.B11;
    sbit  FB12_CAN2_F0R2_bit at CAN2_F0R2.B12;
    sbit  FB13_CAN2_F0R2_bit at CAN2_F0R2.B13;
    sbit  FB14_CAN2_F0R2_bit at CAN2_F0R2.B14;
    sbit  FB15_CAN2_F0R2_bit at CAN2_F0R2.B15;
    sbit  FB16_CAN2_F0R2_bit at CAN2_F0R2.B16;
    sbit  FB17_CAN2_F0R2_bit at CAN2_F0R2.B17;
    sbit  FB18_CAN2_F0R2_bit at CAN2_F0R2.B18;
    sbit  FB19_CAN2_F0R2_bit at CAN2_F0R2.B19;
    sbit  FB20_CAN2_F0R2_bit at CAN2_F0R2.B20;
    sbit  FB21_CAN2_F0R2_bit at CAN2_F0R2.B21;
    sbit  FB22_CAN2_F0R2_bit at CAN2_F0R2.B22;
    sbit  FB23_CAN2_F0R2_bit at CAN2_F0R2.B23;
    sbit  FB24_CAN2_F0R2_bit at CAN2_F0R2.B24;
    sbit  FB25_CAN2_F0R2_bit at CAN2_F0R2.B25;
    sbit  FB26_CAN2_F0R2_bit at CAN2_F0R2.B26;
    sbit  FB27_CAN2_F0R2_bit at CAN2_F0R2.B27;
    sbit  FB28_CAN2_F0R2_bit at CAN2_F0R2.B28;
    sbit  FB29_CAN2_F0R2_bit at CAN2_F0R2.B29;
    sbit  FB30_CAN2_F0R2_bit at CAN2_F0R2.B30;
    sbit  FB31_CAN2_F0R2_bit at CAN2_F0R2.B31;

sfr unsigned long   volatile CAN2_F1R1            absolute 0x40006A48;
    sbit  FB0_CAN2_F1R1_bit at CAN2_F1R1.B0;
    sbit  FB1_CAN2_F1R1_bit at CAN2_F1R1.B1;
    sbit  FB2_CAN2_F1R1_bit at CAN2_F1R1.B2;
    sbit  FB3_CAN2_F1R1_bit at CAN2_F1R1.B3;
    sbit  FB4_CAN2_F1R1_bit at CAN2_F1R1.B4;
    sbit  FB5_CAN2_F1R1_bit at CAN2_F1R1.B5;
    sbit  FB6_CAN2_F1R1_bit at CAN2_F1R1.B6;
    sbit  FB7_CAN2_F1R1_bit at CAN2_F1R1.B7;
    sbit  FB8_CAN2_F1R1_bit at CAN2_F1R1.B8;
    sbit  FB9_CAN2_F1R1_bit at CAN2_F1R1.B9;
    sbit  FB10_CAN2_F1R1_bit at CAN2_F1R1.B10;
    sbit  FB11_CAN2_F1R1_bit at CAN2_F1R1.B11;
    sbit  FB12_CAN2_F1R1_bit at CAN2_F1R1.B12;
    sbit  FB13_CAN2_F1R1_bit at CAN2_F1R1.B13;
    sbit  FB14_CAN2_F1R1_bit at CAN2_F1R1.B14;
    sbit  FB15_CAN2_F1R1_bit at CAN2_F1R1.B15;
    sbit  FB16_CAN2_F1R1_bit at CAN2_F1R1.B16;
    sbit  FB17_CAN2_F1R1_bit at CAN2_F1R1.B17;
    sbit  FB18_CAN2_F1R1_bit at CAN2_F1R1.B18;
    sbit  FB19_CAN2_F1R1_bit at CAN2_F1R1.B19;
    sbit  FB20_CAN2_F1R1_bit at CAN2_F1R1.B20;
    sbit  FB21_CAN2_F1R1_bit at CAN2_F1R1.B21;
    sbit  FB22_CAN2_F1R1_bit at CAN2_F1R1.B22;
    sbit  FB23_CAN2_F1R1_bit at CAN2_F1R1.B23;
    sbit  FB24_CAN2_F1R1_bit at CAN2_F1R1.B24;
    sbit  FB25_CAN2_F1R1_bit at CAN2_F1R1.B25;
    sbit  FB26_CAN2_F1R1_bit at CAN2_F1R1.B26;
    sbit  FB27_CAN2_F1R1_bit at CAN2_F1R1.B27;
    sbit  FB28_CAN2_F1R1_bit at CAN2_F1R1.B28;
    sbit  FB29_CAN2_F1R1_bit at CAN2_F1R1.B29;
    sbit  FB30_CAN2_F1R1_bit at CAN2_F1R1.B30;
    sbit  FB31_CAN2_F1R1_bit at CAN2_F1R1.B31;

sfr unsigned long   volatile CAN2_F1R2            absolute 0x40006A4C;
    sbit  FB0_CAN2_F1R2_bit at CAN2_F1R2.B0;
    sbit  FB1_CAN2_F1R2_bit at CAN2_F1R2.B1;
    sbit  FB2_CAN2_F1R2_bit at CAN2_F1R2.B2;
    sbit  FB3_CAN2_F1R2_bit at CAN2_F1R2.B3;
    sbit  FB4_CAN2_F1R2_bit at CAN2_F1R2.B4;
    sbit  FB5_CAN2_F1R2_bit at CAN2_F1R2.B5;
    sbit  FB6_CAN2_F1R2_bit at CAN2_F1R2.B6;
    sbit  FB7_CAN2_F1R2_bit at CAN2_F1R2.B7;
    sbit  FB8_CAN2_F1R2_bit at CAN2_F1R2.B8;
    sbit  FB9_CAN2_F1R2_bit at CAN2_F1R2.B9;
    sbit  FB10_CAN2_F1R2_bit at CAN2_F1R2.B10;
    sbit  FB11_CAN2_F1R2_bit at CAN2_F1R2.B11;
    sbit  FB12_CAN2_F1R2_bit at CAN2_F1R2.B12;
    sbit  FB13_CAN2_F1R2_bit at CAN2_F1R2.B13;
    sbit  FB14_CAN2_F1R2_bit at CAN2_F1R2.B14;
    sbit  FB15_CAN2_F1R2_bit at CAN2_F1R2.B15;
    sbit  FB16_CAN2_F1R2_bit at CAN2_F1R2.B16;
    sbit  FB17_CAN2_F1R2_bit at CAN2_F1R2.B17;
    sbit  FB18_CAN2_F1R2_bit at CAN2_F1R2.B18;
    sbit  FB19_CAN2_F1R2_bit at CAN2_F1R2.B19;
    sbit  FB20_CAN2_F1R2_bit at CAN2_F1R2.B20;
    sbit  FB21_CAN2_F1R2_bit at CAN2_F1R2.B21;
    sbit  FB22_CAN2_F1R2_bit at CAN2_F1R2.B22;
    sbit  FB23_CAN2_F1R2_bit at CAN2_F1R2.B23;
    sbit  FB24_CAN2_F1R2_bit at CAN2_F1R2.B24;
    sbit  FB25_CAN2_F1R2_bit at CAN2_F1R2.B25;
    sbit  FB26_CAN2_F1R2_bit at CAN2_F1R2.B26;
    sbit  FB27_CAN2_F1R2_bit at CAN2_F1R2.B27;
    sbit  FB28_CAN2_F1R2_bit at CAN2_F1R2.B28;
    sbit  FB29_CAN2_F1R2_bit at CAN2_F1R2.B29;
    sbit  FB30_CAN2_F1R2_bit at CAN2_F1R2.B30;
    sbit  FB31_CAN2_F1R2_bit at CAN2_F1R2.B31;

sfr unsigned long   volatile CAN2_F2R1            absolute 0x40006A50;
    sbit  FB0_CAN2_F2R1_bit at CAN2_F2R1.B0;
    sbit  FB1_CAN2_F2R1_bit at CAN2_F2R1.B1;
    sbit  FB2_CAN2_F2R1_bit at CAN2_F2R1.B2;
    sbit  FB3_CAN2_F2R1_bit at CAN2_F2R1.B3;
    sbit  FB4_CAN2_F2R1_bit at CAN2_F2R1.B4;
    sbit  FB5_CAN2_F2R1_bit at CAN2_F2R1.B5;
    sbit  FB6_CAN2_F2R1_bit at CAN2_F2R1.B6;
    sbit  FB7_CAN2_F2R1_bit at CAN2_F2R1.B7;
    sbit  FB8_CAN2_F2R1_bit at CAN2_F2R1.B8;
    sbit  FB9_CAN2_F2R1_bit at CAN2_F2R1.B9;
    sbit  FB10_CAN2_F2R1_bit at CAN2_F2R1.B10;
    sbit  FB11_CAN2_F2R1_bit at CAN2_F2R1.B11;
    sbit  FB12_CAN2_F2R1_bit at CAN2_F2R1.B12;
    sbit  FB13_CAN2_F2R1_bit at CAN2_F2R1.B13;
    sbit  FB14_CAN2_F2R1_bit at CAN2_F2R1.B14;
    sbit  FB15_CAN2_F2R1_bit at CAN2_F2R1.B15;
    sbit  FB16_CAN2_F2R1_bit at CAN2_F2R1.B16;
    sbit  FB17_CAN2_F2R1_bit at CAN2_F2R1.B17;
    sbit  FB18_CAN2_F2R1_bit at CAN2_F2R1.B18;
    sbit  FB19_CAN2_F2R1_bit at CAN2_F2R1.B19;
    sbit  FB20_CAN2_F2R1_bit at CAN2_F2R1.B20;
    sbit  FB21_CAN2_F2R1_bit at CAN2_F2R1.B21;
    sbit  FB22_CAN2_F2R1_bit at CAN2_F2R1.B22;
    sbit  FB23_CAN2_F2R1_bit at CAN2_F2R1.B23;
    sbit  FB24_CAN2_F2R1_bit at CAN2_F2R1.B24;
    sbit  FB25_CAN2_F2R1_bit at CAN2_F2R1.B25;
    sbit  FB26_CAN2_F2R1_bit at CAN2_F2R1.B26;
    sbit  FB27_CAN2_F2R1_bit at CAN2_F2R1.B27;
    sbit  FB28_CAN2_F2R1_bit at CAN2_F2R1.B28;
    sbit  FB29_CAN2_F2R1_bit at CAN2_F2R1.B29;
    sbit  FB30_CAN2_F2R1_bit at CAN2_F2R1.B30;
    sbit  FB31_CAN2_F2R1_bit at CAN2_F2R1.B31;

sfr unsigned long   volatile CAN2_F2R2            absolute 0x40006A54;
    sbit  FB0_CAN2_F2R2_bit at CAN2_F2R2.B0;
    sbit  FB1_CAN2_F2R2_bit at CAN2_F2R2.B1;
    sbit  FB2_CAN2_F2R2_bit at CAN2_F2R2.B2;
    sbit  FB3_CAN2_F2R2_bit at CAN2_F2R2.B3;
    sbit  FB4_CAN2_F2R2_bit at CAN2_F2R2.B4;
    sbit  FB5_CAN2_F2R2_bit at CAN2_F2R2.B5;
    sbit  FB6_CAN2_F2R2_bit at CAN2_F2R2.B6;
    sbit  FB7_CAN2_F2R2_bit at CAN2_F2R2.B7;
    sbit  FB8_CAN2_F2R2_bit at CAN2_F2R2.B8;
    sbit  FB9_CAN2_F2R2_bit at CAN2_F2R2.B9;
    sbit  FB10_CAN2_F2R2_bit at CAN2_F2R2.B10;
    sbit  FB11_CAN2_F2R2_bit at CAN2_F2R2.B11;
    sbit  FB12_CAN2_F2R2_bit at CAN2_F2R2.B12;
    sbit  FB13_CAN2_F2R2_bit at CAN2_F2R2.B13;
    sbit  FB14_CAN2_F2R2_bit at CAN2_F2R2.B14;
    sbit  FB15_CAN2_F2R2_bit at CAN2_F2R2.B15;
    sbit  FB16_CAN2_F2R2_bit at CAN2_F2R2.B16;
    sbit  FB17_CAN2_F2R2_bit at CAN2_F2R2.B17;
    sbit  FB18_CAN2_F2R2_bit at CAN2_F2R2.B18;
    sbit  FB19_CAN2_F2R2_bit at CAN2_F2R2.B19;
    sbit  FB20_CAN2_F2R2_bit at CAN2_F2R2.B20;
    sbit  FB21_CAN2_F2R2_bit at CAN2_F2R2.B21;
    sbit  FB22_CAN2_F2R2_bit at CAN2_F2R2.B22;
    sbit  FB23_CAN2_F2R2_bit at CAN2_F2R2.B23;
    sbit  FB24_CAN2_F2R2_bit at CAN2_F2R2.B24;
    sbit  FB25_CAN2_F2R2_bit at CAN2_F2R2.B25;
    sbit  FB26_CAN2_F2R2_bit at CAN2_F2R2.B26;
    sbit  FB27_CAN2_F2R2_bit at CAN2_F2R2.B27;
    sbit  FB28_CAN2_F2R2_bit at CAN2_F2R2.B28;
    sbit  FB29_CAN2_F2R2_bit at CAN2_F2R2.B29;
    sbit  FB30_CAN2_F2R2_bit at CAN2_F2R2.B30;
    sbit  FB31_CAN2_F2R2_bit at CAN2_F2R2.B31;

sfr unsigned long   volatile CAN2_F3R1            absolute 0x40006A58;
    sbit  FB0_CAN2_F3R1_bit at CAN2_F3R1.B0;
    sbit  FB1_CAN2_F3R1_bit at CAN2_F3R1.B1;
    sbit  FB2_CAN2_F3R1_bit at CAN2_F3R1.B2;
    sbit  FB3_CAN2_F3R1_bit at CAN2_F3R1.B3;
    sbit  FB4_CAN2_F3R1_bit at CAN2_F3R1.B4;
    sbit  FB5_CAN2_F3R1_bit at CAN2_F3R1.B5;
    sbit  FB6_CAN2_F3R1_bit at CAN2_F3R1.B6;
    sbit  FB7_CAN2_F3R1_bit at CAN2_F3R1.B7;
    sbit  FB8_CAN2_F3R1_bit at CAN2_F3R1.B8;
    sbit  FB9_CAN2_F3R1_bit at CAN2_F3R1.B9;
    sbit  FB10_CAN2_F3R1_bit at CAN2_F3R1.B10;
    sbit  FB11_CAN2_F3R1_bit at CAN2_F3R1.B11;
    sbit  FB12_CAN2_F3R1_bit at CAN2_F3R1.B12;
    sbit  FB13_CAN2_F3R1_bit at CAN2_F3R1.B13;
    sbit  FB14_CAN2_F3R1_bit at CAN2_F3R1.B14;
    sbit  FB15_CAN2_F3R1_bit at CAN2_F3R1.B15;
    sbit  FB16_CAN2_F3R1_bit at CAN2_F3R1.B16;
    sbit  FB17_CAN2_F3R1_bit at CAN2_F3R1.B17;
    sbit  FB18_CAN2_F3R1_bit at CAN2_F3R1.B18;
    sbit  FB19_CAN2_F3R1_bit at CAN2_F3R1.B19;
    sbit  FB20_CAN2_F3R1_bit at CAN2_F3R1.B20;
    sbit  FB21_CAN2_F3R1_bit at CAN2_F3R1.B21;
    sbit  FB22_CAN2_F3R1_bit at CAN2_F3R1.B22;
    sbit  FB23_CAN2_F3R1_bit at CAN2_F3R1.B23;
    sbit  FB24_CAN2_F3R1_bit at CAN2_F3R1.B24;
    sbit  FB25_CAN2_F3R1_bit at CAN2_F3R1.B25;
    sbit  FB26_CAN2_F3R1_bit at CAN2_F3R1.B26;
    sbit  FB27_CAN2_F3R1_bit at CAN2_F3R1.B27;
    sbit  FB28_CAN2_F3R1_bit at CAN2_F3R1.B28;
    sbit  FB29_CAN2_F3R1_bit at CAN2_F3R1.B29;
    sbit  FB30_CAN2_F3R1_bit at CAN2_F3R1.B30;
    sbit  FB31_CAN2_F3R1_bit at CAN2_F3R1.B31;

sfr unsigned long   volatile CAN2_F3R2            absolute 0x40006A5C;
    sbit  FB0_CAN2_F3R2_bit at CAN2_F3R2.B0;
    sbit  FB1_CAN2_F3R2_bit at CAN2_F3R2.B1;
    sbit  FB2_CAN2_F3R2_bit at CAN2_F3R2.B2;
    sbit  FB3_CAN2_F3R2_bit at CAN2_F3R2.B3;
    sbit  FB4_CAN2_F3R2_bit at CAN2_F3R2.B4;
    sbit  FB5_CAN2_F3R2_bit at CAN2_F3R2.B5;
    sbit  FB6_CAN2_F3R2_bit at CAN2_F3R2.B6;
    sbit  FB7_CAN2_F3R2_bit at CAN2_F3R2.B7;
    sbit  FB8_CAN2_F3R2_bit at CAN2_F3R2.B8;
    sbit  FB9_CAN2_F3R2_bit at CAN2_F3R2.B9;
    sbit  FB10_CAN2_F3R2_bit at CAN2_F3R2.B10;
    sbit  FB11_CAN2_F3R2_bit at CAN2_F3R2.B11;
    sbit  FB12_CAN2_F3R2_bit at CAN2_F3R2.B12;
    sbit  FB13_CAN2_F3R2_bit at CAN2_F3R2.B13;
    sbit  FB14_CAN2_F3R2_bit at CAN2_F3R2.B14;
    sbit  FB15_CAN2_F3R2_bit at CAN2_F3R2.B15;
    sbit  FB16_CAN2_F3R2_bit at CAN2_F3R2.B16;
    sbit  FB17_CAN2_F3R2_bit at CAN2_F3R2.B17;
    sbit  FB18_CAN2_F3R2_bit at CAN2_F3R2.B18;
    sbit  FB19_CAN2_F3R2_bit at CAN2_F3R2.B19;
    sbit  FB20_CAN2_F3R2_bit at CAN2_F3R2.B20;
    sbit  FB21_CAN2_F3R2_bit at CAN2_F3R2.B21;
    sbit  FB22_CAN2_F3R2_bit at CAN2_F3R2.B22;
    sbit  FB23_CAN2_F3R2_bit at CAN2_F3R2.B23;
    sbit  FB24_CAN2_F3R2_bit at CAN2_F3R2.B24;
    sbit  FB25_CAN2_F3R2_bit at CAN2_F3R2.B25;
    sbit  FB26_CAN2_F3R2_bit at CAN2_F3R2.B26;
    sbit  FB27_CAN2_F3R2_bit at CAN2_F3R2.B27;
    sbit  FB28_CAN2_F3R2_bit at CAN2_F3R2.B28;
    sbit  FB29_CAN2_F3R2_bit at CAN2_F3R2.B29;
    sbit  FB30_CAN2_F3R2_bit at CAN2_F3R2.B30;
    sbit  FB31_CAN2_F3R2_bit at CAN2_F3R2.B31;

sfr unsigned long   volatile CAN2_F4R1            absolute 0x40006A60;
    sbit  FB0_CAN2_F4R1_bit at CAN2_F4R1.B0;
    sbit  FB1_CAN2_F4R1_bit at CAN2_F4R1.B1;
    sbit  FB2_CAN2_F4R1_bit at CAN2_F4R1.B2;
    sbit  FB3_CAN2_F4R1_bit at CAN2_F4R1.B3;
    sbit  FB4_CAN2_F4R1_bit at CAN2_F4R1.B4;
    sbit  FB5_CAN2_F4R1_bit at CAN2_F4R1.B5;
    sbit  FB6_CAN2_F4R1_bit at CAN2_F4R1.B6;
    sbit  FB7_CAN2_F4R1_bit at CAN2_F4R1.B7;
    sbit  FB8_CAN2_F4R1_bit at CAN2_F4R1.B8;
    sbit  FB9_CAN2_F4R1_bit at CAN2_F4R1.B9;
    sbit  FB10_CAN2_F4R1_bit at CAN2_F4R1.B10;
    sbit  FB11_CAN2_F4R1_bit at CAN2_F4R1.B11;
    sbit  FB12_CAN2_F4R1_bit at CAN2_F4R1.B12;
    sbit  FB13_CAN2_F4R1_bit at CAN2_F4R1.B13;
    sbit  FB14_CAN2_F4R1_bit at CAN2_F4R1.B14;
    sbit  FB15_CAN2_F4R1_bit at CAN2_F4R1.B15;
    sbit  FB16_CAN2_F4R1_bit at CAN2_F4R1.B16;
    sbit  FB17_CAN2_F4R1_bit at CAN2_F4R1.B17;
    sbit  FB18_CAN2_F4R1_bit at CAN2_F4R1.B18;
    sbit  FB19_CAN2_F4R1_bit at CAN2_F4R1.B19;
    sbit  FB20_CAN2_F4R1_bit at CAN2_F4R1.B20;
    sbit  FB21_CAN2_F4R1_bit at CAN2_F4R1.B21;
    sbit  FB22_CAN2_F4R1_bit at CAN2_F4R1.B22;
    sbit  FB23_CAN2_F4R1_bit at CAN2_F4R1.B23;
    sbit  FB24_CAN2_F4R1_bit at CAN2_F4R1.B24;
    sbit  FB25_CAN2_F4R1_bit at CAN2_F4R1.B25;
    sbit  FB26_CAN2_F4R1_bit at CAN2_F4R1.B26;
    sbit  FB27_CAN2_F4R1_bit at CAN2_F4R1.B27;
    sbit  FB28_CAN2_F4R1_bit at CAN2_F4R1.B28;
    sbit  FB29_CAN2_F4R1_bit at CAN2_F4R1.B29;
    sbit  FB30_CAN2_F4R1_bit at CAN2_F4R1.B30;
    sbit  FB31_CAN2_F4R1_bit at CAN2_F4R1.B31;

sfr unsigned long   volatile CAN2_F4R2            absolute 0x40006A64;
    sbit  FB0_CAN2_F4R2_bit at CAN2_F4R2.B0;
    sbit  FB1_CAN2_F4R2_bit at CAN2_F4R2.B1;
    sbit  FB2_CAN2_F4R2_bit at CAN2_F4R2.B2;
    sbit  FB3_CAN2_F4R2_bit at CAN2_F4R2.B3;
    sbit  FB4_CAN2_F4R2_bit at CAN2_F4R2.B4;
    sbit  FB5_CAN2_F4R2_bit at CAN2_F4R2.B5;
    sbit  FB6_CAN2_F4R2_bit at CAN2_F4R2.B6;
    sbit  FB7_CAN2_F4R2_bit at CAN2_F4R2.B7;
    sbit  FB8_CAN2_F4R2_bit at CAN2_F4R2.B8;
    sbit  FB9_CAN2_F4R2_bit at CAN2_F4R2.B9;
    sbit  FB10_CAN2_F4R2_bit at CAN2_F4R2.B10;
    sbit  FB11_CAN2_F4R2_bit at CAN2_F4R2.B11;
    sbit  FB12_CAN2_F4R2_bit at CAN2_F4R2.B12;
    sbit  FB13_CAN2_F4R2_bit at CAN2_F4R2.B13;
    sbit  FB14_CAN2_F4R2_bit at CAN2_F4R2.B14;
    sbit  FB15_CAN2_F4R2_bit at CAN2_F4R2.B15;
    sbit  FB16_CAN2_F4R2_bit at CAN2_F4R2.B16;
    sbit  FB17_CAN2_F4R2_bit at CAN2_F4R2.B17;
    sbit  FB18_CAN2_F4R2_bit at CAN2_F4R2.B18;
    sbit  FB19_CAN2_F4R2_bit at CAN2_F4R2.B19;
    sbit  FB20_CAN2_F4R2_bit at CAN2_F4R2.B20;
    sbit  FB21_CAN2_F4R2_bit at CAN2_F4R2.B21;
    sbit  FB22_CAN2_F4R2_bit at CAN2_F4R2.B22;
    sbit  FB23_CAN2_F4R2_bit at CAN2_F4R2.B23;
    sbit  FB24_CAN2_F4R2_bit at CAN2_F4R2.B24;
    sbit  FB25_CAN2_F4R2_bit at CAN2_F4R2.B25;
    sbit  FB26_CAN2_F4R2_bit at CAN2_F4R2.B26;
    sbit  FB27_CAN2_F4R2_bit at CAN2_F4R2.B27;
    sbit  FB28_CAN2_F4R2_bit at CAN2_F4R2.B28;
    sbit  FB29_CAN2_F4R2_bit at CAN2_F4R2.B29;
    sbit  FB30_CAN2_F4R2_bit at CAN2_F4R2.B30;
    sbit  FB31_CAN2_F4R2_bit at CAN2_F4R2.B31;

sfr unsigned long   volatile CAN2_F5R1            absolute 0x40006A68;
    sbit  FB0_CAN2_F5R1_bit at CAN2_F5R1.B0;
    sbit  FB1_CAN2_F5R1_bit at CAN2_F5R1.B1;
    sbit  FB2_CAN2_F5R1_bit at CAN2_F5R1.B2;
    sbit  FB3_CAN2_F5R1_bit at CAN2_F5R1.B3;
    sbit  FB4_CAN2_F5R1_bit at CAN2_F5R1.B4;
    sbit  FB5_CAN2_F5R1_bit at CAN2_F5R1.B5;
    sbit  FB6_CAN2_F5R1_bit at CAN2_F5R1.B6;
    sbit  FB7_CAN2_F5R1_bit at CAN2_F5R1.B7;
    sbit  FB8_CAN2_F5R1_bit at CAN2_F5R1.B8;
    sbit  FB9_CAN2_F5R1_bit at CAN2_F5R1.B9;
    sbit  FB10_CAN2_F5R1_bit at CAN2_F5R1.B10;
    sbit  FB11_CAN2_F5R1_bit at CAN2_F5R1.B11;
    sbit  FB12_CAN2_F5R1_bit at CAN2_F5R1.B12;
    sbit  FB13_CAN2_F5R1_bit at CAN2_F5R1.B13;
    sbit  FB14_CAN2_F5R1_bit at CAN2_F5R1.B14;
    sbit  FB15_CAN2_F5R1_bit at CAN2_F5R1.B15;
    sbit  FB16_CAN2_F5R1_bit at CAN2_F5R1.B16;
    sbit  FB17_CAN2_F5R1_bit at CAN2_F5R1.B17;
    sbit  FB18_CAN2_F5R1_bit at CAN2_F5R1.B18;
    sbit  FB19_CAN2_F5R1_bit at CAN2_F5R1.B19;
    sbit  FB20_CAN2_F5R1_bit at CAN2_F5R1.B20;
    sbit  FB21_CAN2_F5R1_bit at CAN2_F5R1.B21;
    sbit  FB22_CAN2_F5R1_bit at CAN2_F5R1.B22;
    sbit  FB23_CAN2_F5R1_bit at CAN2_F5R1.B23;
    sbit  FB24_CAN2_F5R1_bit at CAN2_F5R1.B24;
    sbit  FB25_CAN2_F5R1_bit at CAN2_F5R1.B25;
    sbit  FB26_CAN2_F5R1_bit at CAN2_F5R1.B26;
    sbit  FB27_CAN2_F5R1_bit at CAN2_F5R1.B27;
    sbit  FB28_CAN2_F5R1_bit at CAN2_F5R1.B28;
    sbit  FB29_CAN2_F5R1_bit at CAN2_F5R1.B29;
    sbit  FB30_CAN2_F5R1_bit at CAN2_F5R1.B30;
    sbit  FB31_CAN2_F5R1_bit at CAN2_F5R1.B31;

sfr unsigned long   volatile CAN2_F5R2            absolute 0x40006A6C;
    sbit  FB0_CAN2_F5R2_bit at CAN2_F5R2.B0;
    sbit  FB1_CAN2_F5R2_bit at CAN2_F5R2.B1;
    sbit  FB2_CAN2_F5R2_bit at CAN2_F5R2.B2;
    sbit  FB3_CAN2_F5R2_bit at CAN2_F5R2.B3;
    sbit  FB4_CAN2_F5R2_bit at CAN2_F5R2.B4;
    sbit  FB5_CAN2_F5R2_bit at CAN2_F5R2.B5;
    sbit  FB6_CAN2_F5R2_bit at CAN2_F5R2.B6;
    sbit  FB7_CAN2_F5R2_bit at CAN2_F5R2.B7;
    sbit  FB8_CAN2_F5R2_bit at CAN2_F5R2.B8;
    sbit  FB9_CAN2_F5R2_bit at CAN2_F5R2.B9;
    sbit  FB10_CAN2_F5R2_bit at CAN2_F5R2.B10;
    sbit  FB11_CAN2_F5R2_bit at CAN2_F5R2.B11;
    sbit  FB12_CAN2_F5R2_bit at CAN2_F5R2.B12;
    sbit  FB13_CAN2_F5R2_bit at CAN2_F5R2.B13;
    sbit  FB14_CAN2_F5R2_bit at CAN2_F5R2.B14;
    sbit  FB15_CAN2_F5R2_bit at CAN2_F5R2.B15;
    sbit  FB16_CAN2_F5R2_bit at CAN2_F5R2.B16;
    sbit  FB17_CAN2_F5R2_bit at CAN2_F5R2.B17;
    sbit  FB18_CAN2_F5R2_bit at CAN2_F5R2.B18;
    sbit  FB19_CAN2_F5R2_bit at CAN2_F5R2.B19;
    sbit  FB20_CAN2_F5R2_bit at CAN2_F5R2.B20;
    sbit  FB21_CAN2_F5R2_bit at CAN2_F5R2.B21;
    sbit  FB22_CAN2_F5R2_bit at CAN2_F5R2.B22;
    sbit  FB23_CAN2_F5R2_bit at CAN2_F5R2.B23;
    sbit  FB24_CAN2_F5R2_bit at CAN2_F5R2.B24;
    sbit  FB25_CAN2_F5R2_bit at CAN2_F5R2.B25;
    sbit  FB26_CAN2_F5R2_bit at CAN2_F5R2.B26;
    sbit  FB27_CAN2_F5R2_bit at CAN2_F5R2.B27;
    sbit  FB28_CAN2_F5R2_bit at CAN2_F5R2.B28;
    sbit  FB29_CAN2_F5R2_bit at CAN2_F5R2.B29;
    sbit  FB30_CAN2_F5R2_bit at CAN2_F5R2.B30;
    sbit  FB31_CAN2_F5R2_bit at CAN2_F5R2.B31;

sfr unsigned long   volatile CAN2_F6R1            absolute 0x40006A70;
    sbit  FB0_CAN2_F6R1_bit at CAN2_F6R1.B0;
    sbit  FB1_CAN2_F6R1_bit at CAN2_F6R1.B1;
    sbit  FB2_CAN2_F6R1_bit at CAN2_F6R1.B2;
    sbit  FB3_CAN2_F6R1_bit at CAN2_F6R1.B3;
    sbit  FB4_CAN2_F6R1_bit at CAN2_F6R1.B4;
    sbit  FB5_CAN2_F6R1_bit at CAN2_F6R1.B5;
    sbit  FB6_CAN2_F6R1_bit at CAN2_F6R1.B6;
    sbit  FB7_CAN2_F6R1_bit at CAN2_F6R1.B7;
    sbit  FB8_CAN2_F6R1_bit at CAN2_F6R1.B8;
    sbit  FB9_CAN2_F6R1_bit at CAN2_F6R1.B9;
    sbit  FB10_CAN2_F6R1_bit at CAN2_F6R1.B10;
    sbit  FB11_CAN2_F6R1_bit at CAN2_F6R1.B11;
    sbit  FB12_CAN2_F6R1_bit at CAN2_F6R1.B12;
    sbit  FB13_CAN2_F6R1_bit at CAN2_F6R1.B13;
    sbit  FB14_CAN2_F6R1_bit at CAN2_F6R1.B14;
    sbit  FB15_CAN2_F6R1_bit at CAN2_F6R1.B15;
    sbit  FB16_CAN2_F6R1_bit at CAN2_F6R1.B16;
    sbit  FB17_CAN2_F6R1_bit at CAN2_F6R1.B17;
    sbit  FB18_CAN2_F6R1_bit at CAN2_F6R1.B18;
    sbit  FB19_CAN2_F6R1_bit at CAN2_F6R1.B19;
    sbit  FB20_CAN2_F6R1_bit at CAN2_F6R1.B20;
    sbit  FB21_CAN2_F6R1_bit at CAN2_F6R1.B21;
    sbit  FB22_CAN2_F6R1_bit at CAN2_F6R1.B22;
    sbit  FB23_CAN2_F6R1_bit at CAN2_F6R1.B23;
    sbit  FB24_CAN2_F6R1_bit at CAN2_F6R1.B24;
    sbit  FB25_CAN2_F6R1_bit at CAN2_F6R1.B25;
    sbit  FB26_CAN2_F6R1_bit at CAN2_F6R1.B26;
    sbit  FB27_CAN2_F6R1_bit at CAN2_F6R1.B27;
    sbit  FB28_CAN2_F6R1_bit at CAN2_F6R1.B28;
    sbit  FB29_CAN2_F6R1_bit at CAN2_F6R1.B29;
    sbit  FB30_CAN2_F6R1_bit at CAN2_F6R1.B30;
    sbit  FB31_CAN2_F6R1_bit at CAN2_F6R1.B31;

sfr unsigned long   volatile CAN2_F6R2            absolute 0x40006A74;
    sbit  FB0_CAN2_F6R2_bit at CAN2_F6R2.B0;
    sbit  FB1_CAN2_F6R2_bit at CAN2_F6R2.B1;
    sbit  FB2_CAN2_F6R2_bit at CAN2_F6R2.B2;
    sbit  FB3_CAN2_F6R2_bit at CAN2_F6R2.B3;
    sbit  FB4_CAN2_F6R2_bit at CAN2_F6R2.B4;
    sbit  FB5_CAN2_F6R2_bit at CAN2_F6R2.B5;
    sbit  FB6_CAN2_F6R2_bit at CAN2_F6R2.B6;
    sbit  FB7_CAN2_F6R2_bit at CAN2_F6R2.B7;
    sbit  FB8_CAN2_F6R2_bit at CAN2_F6R2.B8;
    sbit  FB9_CAN2_F6R2_bit at CAN2_F6R2.B9;
    sbit  FB10_CAN2_F6R2_bit at CAN2_F6R2.B10;
    sbit  FB11_CAN2_F6R2_bit at CAN2_F6R2.B11;
    sbit  FB12_CAN2_F6R2_bit at CAN2_F6R2.B12;
    sbit  FB13_CAN2_F6R2_bit at CAN2_F6R2.B13;
    sbit  FB14_CAN2_F6R2_bit at CAN2_F6R2.B14;
    sbit  FB15_CAN2_F6R2_bit at CAN2_F6R2.B15;
    sbit  FB16_CAN2_F6R2_bit at CAN2_F6R2.B16;
    sbit  FB17_CAN2_F6R2_bit at CAN2_F6R2.B17;
    sbit  FB18_CAN2_F6R2_bit at CAN2_F6R2.B18;
    sbit  FB19_CAN2_F6R2_bit at CAN2_F6R2.B19;
    sbit  FB20_CAN2_F6R2_bit at CAN2_F6R2.B20;
    sbit  FB21_CAN2_F6R2_bit at CAN2_F6R2.B21;
    sbit  FB22_CAN2_F6R2_bit at CAN2_F6R2.B22;
    sbit  FB23_CAN2_F6R2_bit at CAN2_F6R2.B23;
    sbit  FB24_CAN2_F6R2_bit at CAN2_F6R2.B24;
    sbit  FB25_CAN2_F6R2_bit at CAN2_F6R2.B25;
    sbit  FB26_CAN2_F6R2_bit at CAN2_F6R2.B26;
    sbit  FB27_CAN2_F6R2_bit at CAN2_F6R2.B27;
    sbit  FB28_CAN2_F6R2_bit at CAN2_F6R2.B28;
    sbit  FB29_CAN2_F6R2_bit at CAN2_F6R2.B29;
    sbit  FB30_CAN2_F6R2_bit at CAN2_F6R2.B30;
    sbit  FB31_CAN2_F6R2_bit at CAN2_F6R2.B31;

sfr unsigned long   volatile CAN2_F7R1            absolute 0x40006A78;
    sbit  FB0_CAN2_F7R1_bit at CAN2_F7R1.B0;
    sbit  FB1_CAN2_F7R1_bit at CAN2_F7R1.B1;
    sbit  FB2_CAN2_F7R1_bit at CAN2_F7R1.B2;
    sbit  FB3_CAN2_F7R1_bit at CAN2_F7R1.B3;
    sbit  FB4_CAN2_F7R1_bit at CAN2_F7R1.B4;
    sbit  FB5_CAN2_F7R1_bit at CAN2_F7R1.B5;
    sbit  FB6_CAN2_F7R1_bit at CAN2_F7R1.B6;
    sbit  FB7_CAN2_F7R1_bit at CAN2_F7R1.B7;
    sbit  FB8_CAN2_F7R1_bit at CAN2_F7R1.B8;
    sbit  FB9_CAN2_F7R1_bit at CAN2_F7R1.B9;
    sbit  FB10_CAN2_F7R1_bit at CAN2_F7R1.B10;
    sbit  FB11_CAN2_F7R1_bit at CAN2_F7R1.B11;
    sbit  FB12_CAN2_F7R1_bit at CAN2_F7R1.B12;
    sbit  FB13_CAN2_F7R1_bit at CAN2_F7R1.B13;
    sbit  FB14_CAN2_F7R1_bit at CAN2_F7R1.B14;
    sbit  FB15_CAN2_F7R1_bit at CAN2_F7R1.B15;
    sbit  FB16_CAN2_F7R1_bit at CAN2_F7R1.B16;
    sbit  FB17_CAN2_F7R1_bit at CAN2_F7R1.B17;
    sbit  FB18_CAN2_F7R1_bit at CAN2_F7R1.B18;
    sbit  FB19_CAN2_F7R1_bit at CAN2_F7R1.B19;
    sbit  FB20_CAN2_F7R1_bit at CAN2_F7R1.B20;
    sbit  FB21_CAN2_F7R1_bit at CAN2_F7R1.B21;
    sbit  FB22_CAN2_F7R1_bit at CAN2_F7R1.B22;
    sbit  FB23_CAN2_F7R1_bit at CAN2_F7R1.B23;
    sbit  FB24_CAN2_F7R1_bit at CAN2_F7R1.B24;
    sbit  FB25_CAN2_F7R1_bit at CAN2_F7R1.B25;
    sbit  FB26_CAN2_F7R1_bit at CAN2_F7R1.B26;
    sbit  FB27_CAN2_F7R1_bit at CAN2_F7R1.B27;
    sbit  FB28_CAN2_F7R1_bit at CAN2_F7R1.B28;
    sbit  FB29_CAN2_F7R1_bit at CAN2_F7R1.B29;
    sbit  FB30_CAN2_F7R1_bit at CAN2_F7R1.B30;
    sbit  FB31_CAN2_F7R1_bit at CAN2_F7R1.B31;

sfr unsigned long   volatile CAN2_F7R2            absolute 0x40006A7C;
    sbit  FB0_CAN2_F7R2_bit at CAN2_F7R2.B0;
    sbit  FB1_CAN2_F7R2_bit at CAN2_F7R2.B1;
    sbit  FB2_CAN2_F7R2_bit at CAN2_F7R2.B2;
    sbit  FB3_CAN2_F7R2_bit at CAN2_F7R2.B3;
    sbit  FB4_CAN2_F7R2_bit at CAN2_F7R2.B4;
    sbit  FB5_CAN2_F7R2_bit at CAN2_F7R2.B5;
    sbit  FB6_CAN2_F7R2_bit at CAN2_F7R2.B6;
    sbit  FB7_CAN2_F7R2_bit at CAN2_F7R2.B7;
    sbit  FB8_CAN2_F7R2_bit at CAN2_F7R2.B8;
    sbit  FB9_CAN2_F7R2_bit at CAN2_F7R2.B9;
    sbit  FB10_CAN2_F7R2_bit at CAN2_F7R2.B10;
    sbit  FB11_CAN2_F7R2_bit at CAN2_F7R2.B11;
    sbit  FB12_CAN2_F7R2_bit at CAN2_F7R2.B12;
    sbit  FB13_CAN2_F7R2_bit at CAN2_F7R2.B13;
    sbit  FB14_CAN2_F7R2_bit at CAN2_F7R2.B14;
    sbit  FB15_CAN2_F7R2_bit at CAN2_F7R2.B15;
    sbit  FB16_CAN2_F7R2_bit at CAN2_F7R2.B16;
    sbit  FB17_CAN2_F7R2_bit at CAN2_F7R2.B17;
    sbit  FB18_CAN2_F7R2_bit at CAN2_F7R2.B18;
    sbit  FB19_CAN2_F7R2_bit at CAN2_F7R2.B19;
    sbit  FB20_CAN2_F7R2_bit at CAN2_F7R2.B20;
    sbit  FB21_CAN2_F7R2_bit at CAN2_F7R2.B21;
    sbit  FB22_CAN2_F7R2_bit at CAN2_F7R2.B22;
    sbit  FB23_CAN2_F7R2_bit at CAN2_F7R2.B23;
    sbit  FB24_CAN2_F7R2_bit at CAN2_F7R2.B24;
    sbit  FB25_CAN2_F7R2_bit at CAN2_F7R2.B25;
    sbit  FB26_CAN2_F7R2_bit at CAN2_F7R2.B26;
    sbit  FB27_CAN2_F7R2_bit at CAN2_F7R2.B27;
    sbit  FB28_CAN2_F7R2_bit at CAN2_F7R2.B28;
    sbit  FB29_CAN2_F7R2_bit at CAN2_F7R2.B29;
    sbit  FB30_CAN2_F7R2_bit at CAN2_F7R2.B30;
    sbit  FB31_CAN2_F7R2_bit at CAN2_F7R2.B31;

sfr unsigned long   volatile CAN2_F8R1            absolute 0x40006A80;
    sbit  FB0_CAN2_F8R1_bit at CAN2_F8R1.B0;
    sbit  FB1_CAN2_F8R1_bit at CAN2_F8R1.B1;
    sbit  FB2_CAN2_F8R1_bit at CAN2_F8R1.B2;
    sbit  FB3_CAN2_F8R1_bit at CAN2_F8R1.B3;
    sbit  FB4_CAN2_F8R1_bit at CAN2_F8R1.B4;
    sbit  FB5_CAN2_F8R1_bit at CAN2_F8R1.B5;
    sbit  FB6_CAN2_F8R1_bit at CAN2_F8R1.B6;
    sbit  FB7_CAN2_F8R1_bit at CAN2_F8R1.B7;
    sbit  FB8_CAN2_F8R1_bit at CAN2_F8R1.B8;
    sbit  FB9_CAN2_F8R1_bit at CAN2_F8R1.B9;
    sbit  FB10_CAN2_F8R1_bit at CAN2_F8R1.B10;
    sbit  FB11_CAN2_F8R1_bit at CAN2_F8R1.B11;
    sbit  FB12_CAN2_F8R1_bit at CAN2_F8R1.B12;
    sbit  FB13_CAN2_F8R1_bit at CAN2_F8R1.B13;
    sbit  FB14_CAN2_F8R1_bit at CAN2_F8R1.B14;
    sbit  FB15_CAN2_F8R1_bit at CAN2_F8R1.B15;
    sbit  FB16_CAN2_F8R1_bit at CAN2_F8R1.B16;
    sbit  FB17_CAN2_F8R1_bit at CAN2_F8R1.B17;
    sbit  FB18_CAN2_F8R1_bit at CAN2_F8R1.B18;
    sbit  FB19_CAN2_F8R1_bit at CAN2_F8R1.B19;
    sbit  FB20_CAN2_F8R1_bit at CAN2_F8R1.B20;
    sbit  FB21_CAN2_F8R1_bit at CAN2_F8R1.B21;
    sbit  FB22_CAN2_F8R1_bit at CAN2_F8R1.B22;
    sbit  FB23_CAN2_F8R1_bit at CAN2_F8R1.B23;
    sbit  FB24_CAN2_F8R1_bit at CAN2_F8R1.B24;
    sbit  FB25_CAN2_F8R1_bit at CAN2_F8R1.B25;
    sbit  FB26_CAN2_F8R1_bit at CAN2_F8R1.B26;
    sbit  FB27_CAN2_F8R1_bit at CAN2_F8R1.B27;
    sbit  FB28_CAN2_F8R1_bit at CAN2_F8R1.B28;
    sbit  FB29_CAN2_F8R1_bit at CAN2_F8R1.B29;
    sbit  FB30_CAN2_F8R1_bit at CAN2_F8R1.B30;
    sbit  FB31_CAN2_F8R1_bit at CAN2_F8R1.B31;

sfr unsigned long   volatile CAN2_F8R2            absolute 0x40006A84;
    sbit  FB0_CAN2_F8R2_bit at CAN2_F8R2.B0;
    sbit  FB1_CAN2_F8R2_bit at CAN2_F8R2.B1;
    sbit  FB2_CAN2_F8R2_bit at CAN2_F8R2.B2;
    sbit  FB3_CAN2_F8R2_bit at CAN2_F8R2.B3;
    sbit  FB4_CAN2_F8R2_bit at CAN2_F8R2.B4;
    sbit  FB5_CAN2_F8R2_bit at CAN2_F8R2.B5;
    sbit  FB6_CAN2_F8R2_bit at CAN2_F8R2.B6;
    sbit  FB7_CAN2_F8R2_bit at CAN2_F8R2.B7;
    sbit  FB8_CAN2_F8R2_bit at CAN2_F8R2.B8;
    sbit  FB9_CAN2_F8R2_bit at CAN2_F8R2.B9;
    sbit  FB10_CAN2_F8R2_bit at CAN2_F8R2.B10;
    sbit  FB11_CAN2_F8R2_bit at CAN2_F8R2.B11;
    sbit  FB12_CAN2_F8R2_bit at CAN2_F8R2.B12;
    sbit  FB13_CAN2_F8R2_bit at CAN2_F8R2.B13;
    sbit  FB14_CAN2_F8R2_bit at CAN2_F8R2.B14;
    sbit  FB15_CAN2_F8R2_bit at CAN2_F8R2.B15;
    sbit  FB16_CAN2_F8R2_bit at CAN2_F8R2.B16;
    sbit  FB17_CAN2_F8R2_bit at CAN2_F8R2.B17;
    sbit  FB18_CAN2_F8R2_bit at CAN2_F8R2.B18;
    sbit  FB19_CAN2_F8R2_bit at CAN2_F8R2.B19;
    sbit  FB20_CAN2_F8R2_bit at CAN2_F8R2.B20;
    sbit  FB21_CAN2_F8R2_bit at CAN2_F8R2.B21;
    sbit  FB22_CAN2_F8R2_bit at CAN2_F8R2.B22;
    sbit  FB23_CAN2_F8R2_bit at CAN2_F8R2.B23;
    sbit  FB24_CAN2_F8R2_bit at CAN2_F8R2.B24;
    sbit  FB25_CAN2_F8R2_bit at CAN2_F8R2.B25;
    sbit  FB26_CAN2_F8R2_bit at CAN2_F8R2.B26;
    sbit  FB27_CAN2_F8R2_bit at CAN2_F8R2.B27;
    sbit  FB28_CAN2_F8R2_bit at CAN2_F8R2.B28;
    sbit  FB29_CAN2_F8R2_bit at CAN2_F8R2.B29;
    sbit  FB30_CAN2_F8R2_bit at CAN2_F8R2.B30;
    sbit  FB31_CAN2_F8R2_bit at CAN2_F8R2.B31;

sfr unsigned long   volatile CAN2_F9R1            absolute 0x40006A88;
    sbit  FB0_CAN2_F9R1_bit at CAN2_F9R1.B0;
    sbit  FB1_CAN2_F9R1_bit at CAN2_F9R1.B1;
    sbit  FB2_CAN2_F9R1_bit at CAN2_F9R1.B2;
    sbit  FB3_CAN2_F9R1_bit at CAN2_F9R1.B3;
    sbit  FB4_CAN2_F9R1_bit at CAN2_F9R1.B4;
    sbit  FB5_CAN2_F9R1_bit at CAN2_F9R1.B5;
    sbit  FB6_CAN2_F9R1_bit at CAN2_F9R1.B6;
    sbit  FB7_CAN2_F9R1_bit at CAN2_F9R1.B7;
    sbit  FB8_CAN2_F9R1_bit at CAN2_F9R1.B8;
    sbit  FB9_CAN2_F9R1_bit at CAN2_F9R1.B9;
    sbit  FB10_CAN2_F9R1_bit at CAN2_F9R1.B10;
    sbit  FB11_CAN2_F9R1_bit at CAN2_F9R1.B11;
    sbit  FB12_CAN2_F9R1_bit at CAN2_F9R1.B12;
    sbit  FB13_CAN2_F9R1_bit at CAN2_F9R1.B13;
    sbit  FB14_CAN2_F9R1_bit at CAN2_F9R1.B14;
    sbit  FB15_CAN2_F9R1_bit at CAN2_F9R1.B15;
    sbit  FB16_CAN2_F9R1_bit at CAN2_F9R1.B16;
    sbit  FB17_CAN2_F9R1_bit at CAN2_F9R1.B17;
    sbit  FB18_CAN2_F9R1_bit at CAN2_F9R1.B18;
    sbit  FB19_CAN2_F9R1_bit at CAN2_F9R1.B19;
    sbit  FB20_CAN2_F9R1_bit at CAN2_F9R1.B20;
    sbit  FB21_CAN2_F9R1_bit at CAN2_F9R1.B21;
    sbit  FB22_CAN2_F9R1_bit at CAN2_F9R1.B22;
    sbit  FB23_CAN2_F9R1_bit at CAN2_F9R1.B23;
    sbit  FB24_CAN2_F9R1_bit at CAN2_F9R1.B24;
    sbit  FB25_CAN2_F9R1_bit at CAN2_F9R1.B25;
    sbit  FB26_CAN2_F9R1_bit at CAN2_F9R1.B26;
    sbit  FB27_CAN2_F9R1_bit at CAN2_F9R1.B27;
    sbit  FB28_CAN2_F9R1_bit at CAN2_F9R1.B28;
    sbit  FB29_CAN2_F9R1_bit at CAN2_F9R1.B29;
    sbit  FB30_CAN2_F9R1_bit at CAN2_F9R1.B30;
    sbit  FB31_CAN2_F9R1_bit at CAN2_F9R1.B31;

sfr unsigned long   volatile CAN2_F9R2            absolute 0x40006A8C;
    sbit  FB0_CAN2_F9R2_bit at CAN2_F9R2.B0;
    sbit  FB1_CAN2_F9R2_bit at CAN2_F9R2.B1;
    sbit  FB2_CAN2_F9R2_bit at CAN2_F9R2.B2;
    sbit  FB3_CAN2_F9R2_bit at CAN2_F9R2.B3;
    sbit  FB4_CAN2_F9R2_bit at CAN2_F9R2.B4;
    sbit  FB5_CAN2_F9R2_bit at CAN2_F9R2.B5;
    sbit  FB6_CAN2_F9R2_bit at CAN2_F9R2.B6;
    sbit  FB7_CAN2_F9R2_bit at CAN2_F9R2.B7;
    sbit  FB8_CAN2_F9R2_bit at CAN2_F9R2.B8;
    sbit  FB9_CAN2_F9R2_bit at CAN2_F9R2.B9;
    sbit  FB10_CAN2_F9R2_bit at CAN2_F9R2.B10;
    sbit  FB11_CAN2_F9R2_bit at CAN2_F9R2.B11;
    sbit  FB12_CAN2_F9R2_bit at CAN2_F9R2.B12;
    sbit  FB13_CAN2_F9R2_bit at CAN2_F9R2.B13;
    sbit  FB14_CAN2_F9R2_bit at CAN2_F9R2.B14;
    sbit  FB15_CAN2_F9R2_bit at CAN2_F9R2.B15;
    sbit  FB16_CAN2_F9R2_bit at CAN2_F9R2.B16;
    sbit  FB17_CAN2_F9R2_bit at CAN2_F9R2.B17;
    sbit  FB18_CAN2_F9R2_bit at CAN2_F9R2.B18;
    sbit  FB19_CAN2_F9R2_bit at CAN2_F9R2.B19;
    sbit  FB20_CAN2_F9R2_bit at CAN2_F9R2.B20;
    sbit  FB21_CAN2_F9R2_bit at CAN2_F9R2.B21;
    sbit  FB22_CAN2_F9R2_bit at CAN2_F9R2.B22;
    sbit  FB23_CAN2_F9R2_bit at CAN2_F9R2.B23;
    sbit  FB24_CAN2_F9R2_bit at CAN2_F9R2.B24;
    sbit  FB25_CAN2_F9R2_bit at CAN2_F9R2.B25;
    sbit  FB26_CAN2_F9R2_bit at CAN2_F9R2.B26;
    sbit  FB27_CAN2_F9R2_bit at CAN2_F9R2.B27;
    sbit  FB28_CAN2_F9R2_bit at CAN2_F9R2.B28;
    sbit  FB29_CAN2_F9R2_bit at CAN2_F9R2.B29;
    sbit  FB30_CAN2_F9R2_bit at CAN2_F9R2.B30;
    sbit  FB31_CAN2_F9R2_bit at CAN2_F9R2.B31;

sfr unsigned long   volatile CAN2_F10R1           absolute 0x40006A90;
    sbit  FB0_CAN2_F10R1_bit at CAN2_F10R1.B0;
    sbit  FB1_CAN2_F10R1_bit at CAN2_F10R1.B1;
    sbit  FB2_CAN2_F10R1_bit at CAN2_F10R1.B2;
    sbit  FB3_CAN2_F10R1_bit at CAN2_F10R1.B3;
    sbit  FB4_CAN2_F10R1_bit at CAN2_F10R1.B4;
    sbit  FB5_CAN2_F10R1_bit at CAN2_F10R1.B5;
    sbit  FB6_CAN2_F10R1_bit at CAN2_F10R1.B6;
    sbit  FB7_CAN2_F10R1_bit at CAN2_F10R1.B7;
    sbit  FB8_CAN2_F10R1_bit at CAN2_F10R1.B8;
    sbit  FB9_CAN2_F10R1_bit at CAN2_F10R1.B9;
    sbit  FB10_CAN2_F10R1_bit at CAN2_F10R1.B10;
    sbit  FB11_CAN2_F10R1_bit at CAN2_F10R1.B11;
    sbit  FB12_CAN2_F10R1_bit at CAN2_F10R1.B12;
    sbit  FB13_CAN2_F10R1_bit at CAN2_F10R1.B13;
    sbit  FB14_CAN2_F10R1_bit at CAN2_F10R1.B14;
    sbit  FB15_CAN2_F10R1_bit at CAN2_F10R1.B15;
    sbit  FB16_CAN2_F10R1_bit at CAN2_F10R1.B16;
    sbit  FB17_CAN2_F10R1_bit at CAN2_F10R1.B17;
    sbit  FB18_CAN2_F10R1_bit at CAN2_F10R1.B18;
    sbit  FB19_CAN2_F10R1_bit at CAN2_F10R1.B19;
    sbit  FB20_CAN2_F10R1_bit at CAN2_F10R1.B20;
    sbit  FB21_CAN2_F10R1_bit at CAN2_F10R1.B21;
    sbit  FB22_CAN2_F10R1_bit at CAN2_F10R1.B22;
    sbit  FB23_CAN2_F10R1_bit at CAN2_F10R1.B23;
    sbit  FB24_CAN2_F10R1_bit at CAN2_F10R1.B24;
    sbit  FB25_CAN2_F10R1_bit at CAN2_F10R1.B25;
    sbit  FB26_CAN2_F10R1_bit at CAN2_F10R1.B26;
    sbit  FB27_CAN2_F10R1_bit at CAN2_F10R1.B27;
    sbit  FB28_CAN2_F10R1_bit at CAN2_F10R1.B28;
    sbit  FB29_CAN2_F10R1_bit at CAN2_F10R1.B29;
    sbit  FB30_CAN2_F10R1_bit at CAN2_F10R1.B30;
    sbit  FB31_CAN2_F10R1_bit at CAN2_F10R1.B31;

sfr unsigned long   volatile CAN2_F10R2           absolute 0x40006A94;
    sbit  FB0_CAN2_F10R2_bit at CAN2_F10R2.B0;
    sbit  FB1_CAN2_F10R2_bit at CAN2_F10R2.B1;
    sbit  FB2_CAN2_F10R2_bit at CAN2_F10R2.B2;
    sbit  FB3_CAN2_F10R2_bit at CAN2_F10R2.B3;
    sbit  FB4_CAN2_F10R2_bit at CAN2_F10R2.B4;
    sbit  FB5_CAN2_F10R2_bit at CAN2_F10R2.B5;
    sbit  FB6_CAN2_F10R2_bit at CAN2_F10R2.B6;
    sbit  FB7_CAN2_F10R2_bit at CAN2_F10R2.B7;
    sbit  FB8_CAN2_F10R2_bit at CAN2_F10R2.B8;
    sbit  FB9_CAN2_F10R2_bit at CAN2_F10R2.B9;
    sbit  FB10_CAN2_F10R2_bit at CAN2_F10R2.B10;
    sbit  FB11_CAN2_F10R2_bit at CAN2_F10R2.B11;
    sbit  FB12_CAN2_F10R2_bit at CAN2_F10R2.B12;
    sbit  FB13_CAN2_F10R2_bit at CAN2_F10R2.B13;
    sbit  FB14_CAN2_F10R2_bit at CAN2_F10R2.B14;
    sbit  FB15_CAN2_F10R2_bit at CAN2_F10R2.B15;
    sbit  FB16_CAN2_F10R2_bit at CAN2_F10R2.B16;
    sbit  FB17_CAN2_F10R2_bit at CAN2_F10R2.B17;
    sbit  FB18_CAN2_F10R2_bit at CAN2_F10R2.B18;
    sbit  FB19_CAN2_F10R2_bit at CAN2_F10R2.B19;
    sbit  FB20_CAN2_F10R2_bit at CAN2_F10R2.B20;
    sbit  FB21_CAN2_F10R2_bit at CAN2_F10R2.B21;
    sbit  FB22_CAN2_F10R2_bit at CAN2_F10R2.B22;
    sbit  FB23_CAN2_F10R2_bit at CAN2_F10R2.B23;
    sbit  FB24_CAN2_F10R2_bit at CAN2_F10R2.B24;
    sbit  FB25_CAN2_F10R2_bit at CAN2_F10R2.B25;
    sbit  FB26_CAN2_F10R2_bit at CAN2_F10R2.B26;
    sbit  FB27_CAN2_F10R2_bit at CAN2_F10R2.B27;
    sbit  FB28_CAN2_F10R2_bit at CAN2_F10R2.B28;
    sbit  FB29_CAN2_F10R2_bit at CAN2_F10R2.B29;
    sbit  FB30_CAN2_F10R2_bit at CAN2_F10R2.B30;
    sbit  FB31_CAN2_F10R2_bit at CAN2_F10R2.B31;

sfr unsigned long   volatile CAN2_F11R1           absolute 0x40006A98;
    sbit  FB0_CAN2_F11R1_bit at CAN2_F11R1.B0;
    sbit  FB1_CAN2_F11R1_bit at CAN2_F11R1.B1;
    sbit  FB2_CAN2_F11R1_bit at CAN2_F11R1.B2;
    sbit  FB3_CAN2_F11R1_bit at CAN2_F11R1.B3;
    sbit  FB4_CAN2_F11R1_bit at CAN2_F11R1.B4;
    sbit  FB5_CAN2_F11R1_bit at CAN2_F11R1.B5;
    sbit  FB6_CAN2_F11R1_bit at CAN2_F11R1.B6;
    sbit  FB7_CAN2_F11R1_bit at CAN2_F11R1.B7;
    sbit  FB8_CAN2_F11R1_bit at CAN2_F11R1.B8;
    sbit  FB9_CAN2_F11R1_bit at CAN2_F11R1.B9;
    sbit  FB10_CAN2_F11R1_bit at CAN2_F11R1.B10;
    sbit  FB11_CAN2_F11R1_bit at CAN2_F11R1.B11;
    sbit  FB12_CAN2_F11R1_bit at CAN2_F11R1.B12;
    sbit  FB13_CAN2_F11R1_bit at CAN2_F11R1.B13;
    sbit  FB14_CAN2_F11R1_bit at CAN2_F11R1.B14;
    sbit  FB15_CAN2_F11R1_bit at CAN2_F11R1.B15;
    sbit  FB16_CAN2_F11R1_bit at CAN2_F11R1.B16;
    sbit  FB17_CAN2_F11R1_bit at CAN2_F11R1.B17;
    sbit  FB18_CAN2_F11R1_bit at CAN2_F11R1.B18;
    sbit  FB19_CAN2_F11R1_bit at CAN2_F11R1.B19;
    sbit  FB20_CAN2_F11R1_bit at CAN2_F11R1.B20;
    sbit  FB21_CAN2_F11R1_bit at CAN2_F11R1.B21;
    sbit  FB22_CAN2_F11R1_bit at CAN2_F11R1.B22;
    sbit  FB23_CAN2_F11R1_bit at CAN2_F11R1.B23;
    sbit  FB24_CAN2_F11R1_bit at CAN2_F11R1.B24;
    sbit  FB25_CAN2_F11R1_bit at CAN2_F11R1.B25;
    sbit  FB26_CAN2_F11R1_bit at CAN2_F11R1.B26;
    sbit  FB27_CAN2_F11R1_bit at CAN2_F11R1.B27;
    sbit  FB28_CAN2_F11R1_bit at CAN2_F11R1.B28;
    sbit  FB29_CAN2_F11R1_bit at CAN2_F11R1.B29;
    sbit  FB30_CAN2_F11R1_bit at CAN2_F11R1.B30;
    sbit  FB31_CAN2_F11R1_bit at CAN2_F11R1.B31;

sfr unsigned long   volatile CAN2_F11R2           absolute 0x40006A9C;
    sbit  FB0_CAN2_F11R2_bit at CAN2_F11R2.B0;
    sbit  FB1_CAN2_F11R2_bit at CAN2_F11R2.B1;
    sbit  FB2_CAN2_F11R2_bit at CAN2_F11R2.B2;
    sbit  FB3_CAN2_F11R2_bit at CAN2_F11R2.B3;
    sbit  FB4_CAN2_F11R2_bit at CAN2_F11R2.B4;
    sbit  FB5_CAN2_F11R2_bit at CAN2_F11R2.B5;
    sbit  FB6_CAN2_F11R2_bit at CAN2_F11R2.B6;
    sbit  FB7_CAN2_F11R2_bit at CAN2_F11R2.B7;
    sbit  FB8_CAN2_F11R2_bit at CAN2_F11R2.B8;
    sbit  FB9_CAN2_F11R2_bit at CAN2_F11R2.B9;
    sbit  FB10_CAN2_F11R2_bit at CAN2_F11R2.B10;
    sbit  FB11_CAN2_F11R2_bit at CAN2_F11R2.B11;
    sbit  FB12_CAN2_F11R2_bit at CAN2_F11R2.B12;
    sbit  FB13_CAN2_F11R2_bit at CAN2_F11R2.B13;
    sbit  FB14_CAN2_F11R2_bit at CAN2_F11R2.B14;
    sbit  FB15_CAN2_F11R2_bit at CAN2_F11R2.B15;
    sbit  FB16_CAN2_F11R2_bit at CAN2_F11R2.B16;
    sbit  FB17_CAN2_F11R2_bit at CAN2_F11R2.B17;
    sbit  FB18_CAN2_F11R2_bit at CAN2_F11R2.B18;
    sbit  FB19_CAN2_F11R2_bit at CAN2_F11R2.B19;
    sbit  FB20_CAN2_F11R2_bit at CAN2_F11R2.B20;
    sbit  FB21_CAN2_F11R2_bit at CAN2_F11R2.B21;
    sbit  FB22_CAN2_F11R2_bit at CAN2_F11R2.B22;
    sbit  FB23_CAN2_F11R2_bit at CAN2_F11R2.B23;
    sbit  FB24_CAN2_F11R2_bit at CAN2_F11R2.B24;
    sbit  FB25_CAN2_F11R2_bit at CAN2_F11R2.B25;
    sbit  FB26_CAN2_F11R2_bit at CAN2_F11R2.B26;
    sbit  FB27_CAN2_F11R2_bit at CAN2_F11R2.B27;
    sbit  FB28_CAN2_F11R2_bit at CAN2_F11R2.B28;
    sbit  FB29_CAN2_F11R2_bit at CAN2_F11R2.B29;
    sbit  FB30_CAN2_F11R2_bit at CAN2_F11R2.B30;
    sbit  FB31_CAN2_F11R2_bit at CAN2_F11R2.B31;

sfr unsigned long   volatile CAN2_F12R1           absolute 0x40006AA0;
    sbit  FB0_CAN2_F12R1_bit at CAN2_F12R1.B0;
    sbit  FB1_CAN2_F12R1_bit at CAN2_F12R1.B1;
    sbit  FB2_CAN2_F12R1_bit at CAN2_F12R1.B2;
    sbit  FB3_CAN2_F12R1_bit at CAN2_F12R1.B3;
    sbit  FB4_CAN2_F12R1_bit at CAN2_F12R1.B4;
    sbit  FB5_CAN2_F12R1_bit at CAN2_F12R1.B5;
    sbit  FB6_CAN2_F12R1_bit at CAN2_F12R1.B6;
    sbit  FB7_CAN2_F12R1_bit at CAN2_F12R1.B7;
    sbit  FB8_CAN2_F12R1_bit at CAN2_F12R1.B8;
    sbit  FB9_CAN2_F12R1_bit at CAN2_F12R1.B9;
    sbit  FB10_CAN2_F12R1_bit at CAN2_F12R1.B10;
    sbit  FB11_CAN2_F12R1_bit at CAN2_F12R1.B11;
    sbit  FB12_CAN2_F12R1_bit at CAN2_F12R1.B12;
    sbit  FB13_CAN2_F12R1_bit at CAN2_F12R1.B13;
    sbit  FB14_CAN2_F12R1_bit at CAN2_F12R1.B14;
    sbit  FB15_CAN2_F12R1_bit at CAN2_F12R1.B15;
    sbit  FB16_CAN2_F12R1_bit at CAN2_F12R1.B16;
    sbit  FB17_CAN2_F12R1_bit at CAN2_F12R1.B17;
    sbit  FB18_CAN2_F12R1_bit at CAN2_F12R1.B18;
    sbit  FB19_CAN2_F12R1_bit at CAN2_F12R1.B19;
    sbit  FB20_CAN2_F12R1_bit at CAN2_F12R1.B20;
    sbit  FB21_CAN2_F12R1_bit at CAN2_F12R1.B21;
    sbit  FB22_CAN2_F12R1_bit at CAN2_F12R1.B22;
    sbit  FB23_CAN2_F12R1_bit at CAN2_F12R1.B23;
    sbit  FB24_CAN2_F12R1_bit at CAN2_F12R1.B24;
    sbit  FB25_CAN2_F12R1_bit at CAN2_F12R1.B25;
    sbit  FB26_CAN2_F12R1_bit at CAN2_F12R1.B26;
    sbit  FB27_CAN2_F12R1_bit at CAN2_F12R1.B27;
    sbit  FB28_CAN2_F12R1_bit at CAN2_F12R1.B28;
    sbit  FB29_CAN2_F12R1_bit at CAN2_F12R1.B29;
    sbit  FB30_CAN2_F12R1_bit at CAN2_F12R1.B30;
    sbit  FB31_CAN2_F12R1_bit at CAN2_F12R1.B31;

sfr unsigned long   volatile CAN2_F12R2           absolute 0x40006AA4;
    sbit  FB0_CAN2_F12R2_bit at CAN2_F12R2.B0;
    sbit  FB1_CAN2_F12R2_bit at CAN2_F12R2.B1;
    sbit  FB2_CAN2_F12R2_bit at CAN2_F12R2.B2;
    sbit  FB3_CAN2_F12R2_bit at CAN2_F12R2.B3;
    sbit  FB4_CAN2_F12R2_bit at CAN2_F12R2.B4;
    sbit  FB5_CAN2_F12R2_bit at CAN2_F12R2.B5;
    sbit  FB6_CAN2_F12R2_bit at CAN2_F12R2.B6;
    sbit  FB7_CAN2_F12R2_bit at CAN2_F12R2.B7;
    sbit  FB8_CAN2_F12R2_bit at CAN2_F12R2.B8;
    sbit  FB9_CAN2_F12R2_bit at CAN2_F12R2.B9;
    sbit  FB10_CAN2_F12R2_bit at CAN2_F12R2.B10;
    sbit  FB11_CAN2_F12R2_bit at CAN2_F12R2.B11;
    sbit  FB12_CAN2_F12R2_bit at CAN2_F12R2.B12;
    sbit  FB13_CAN2_F12R2_bit at CAN2_F12R2.B13;
    sbit  FB14_CAN2_F12R2_bit at CAN2_F12R2.B14;
    sbit  FB15_CAN2_F12R2_bit at CAN2_F12R2.B15;
    sbit  FB16_CAN2_F12R2_bit at CAN2_F12R2.B16;
    sbit  FB17_CAN2_F12R2_bit at CAN2_F12R2.B17;
    sbit  FB18_CAN2_F12R2_bit at CAN2_F12R2.B18;
    sbit  FB19_CAN2_F12R2_bit at CAN2_F12R2.B19;
    sbit  FB20_CAN2_F12R2_bit at CAN2_F12R2.B20;
    sbit  FB21_CAN2_F12R2_bit at CAN2_F12R2.B21;
    sbit  FB22_CAN2_F12R2_bit at CAN2_F12R2.B22;
    sbit  FB23_CAN2_F12R2_bit at CAN2_F12R2.B23;
    sbit  FB24_CAN2_F12R2_bit at CAN2_F12R2.B24;
    sbit  FB25_CAN2_F12R2_bit at CAN2_F12R2.B25;
    sbit  FB26_CAN2_F12R2_bit at CAN2_F12R2.B26;
    sbit  FB27_CAN2_F12R2_bit at CAN2_F12R2.B27;
    sbit  FB28_CAN2_F12R2_bit at CAN2_F12R2.B28;
    sbit  FB29_CAN2_F12R2_bit at CAN2_F12R2.B29;
    sbit  FB30_CAN2_F12R2_bit at CAN2_F12R2.B30;
    sbit  FB31_CAN2_F12R2_bit at CAN2_F12R2.B31;

sfr unsigned long   volatile CAN2_F13R1           absolute 0x40006AA8;
    sbit  FB0_CAN2_F13R1_bit at CAN2_F13R1.B0;
    sbit  FB1_CAN2_F13R1_bit at CAN2_F13R1.B1;
    sbit  FB2_CAN2_F13R1_bit at CAN2_F13R1.B2;
    sbit  FB3_CAN2_F13R1_bit at CAN2_F13R1.B3;
    sbit  FB4_CAN2_F13R1_bit at CAN2_F13R1.B4;
    sbit  FB5_CAN2_F13R1_bit at CAN2_F13R1.B5;
    sbit  FB6_CAN2_F13R1_bit at CAN2_F13R1.B6;
    sbit  FB7_CAN2_F13R1_bit at CAN2_F13R1.B7;
    sbit  FB8_CAN2_F13R1_bit at CAN2_F13R1.B8;
    sbit  FB9_CAN2_F13R1_bit at CAN2_F13R1.B9;
    sbit  FB10_CAN2_F13R1_bit at CAN2_F13R1.B10;
    sbit  FB11_CAN2_F13R1_bit at CAN2_F13R1.B11;
    sbit  FB12_CAN2_F13R1_bit at CAN2_F13R1.B12;
    sbit  FB13_CAN2_F13R1_bit at CAN2_F13R1.B13;
    sbit  FB14_CAN2_F13R1_bit at CAN2_F13R1.B14;
    sbit  FB15_CAN2_F13R1_bit at CAN2_F13R1.B15;
    sbit  FB16_CAN2_F13R1_bit at CAN2_F13R1.B16;
    sbit  FB17_CAN2_F13R1_bit at CAN2_F13R1.B17;
    sbit  FB18_CAN2_F13R1_bit at CAN2_F13R1.B18;
    sbit  FB19_CAN2_F13R1_bit at CAN2_F13R1.B19;
    sbit  FB20_CAN2_F13R1_bit at CAN2_F13R1.B20;
    sbit  FB21_CAN2_F13R1_bit at CAN2_F13R1.B21;
    sbit  FB22_CAN2_F13R1_bit at CAN2_F13R1.B22;
    sbit  FB23_CAN2_F13R1_bit at CAN2_F13R1.B23;
    sbit  FB24_CAN2_F13R1_bit at CAN2_F13R1.B24;
    sbit  FB25_CAN2_F13R1_bit at CAN2_F13R1.B25;
    sbit  FB26_CAN2_F13R1_bit at CAN2_F13R1.B26;
    sbit  FB27_CAN2_F13R1_bit at CAN2_F13R1.B27;
    sbit  FB28_CAN2_F13R1_bit at CAN2_F13R1.B28;
    sbit  FB29_CAN2_F13R1_bit at CAN2_F13R1.B29;
    sbit  FB30_CAN2_F13R1_bit at CAN2_F13R1.B30;
    sbit  FB31_CAN2_F13R1_bit at CAN2_F13R1.B31;

sfr unsigned long   volatile CAN2_F13R2           absolute 0x40006AAC;
    sbit  FB0_CAN2_F13R2_bit at CAN2_F13R2.B0;
    sbit  FB1_CAN2_F13R2_bit at CAN2_F13R2.B1;
    sbit  FB2_CAN2_F13R2_bit at CAN2_F13R2.B2;
    sbit  FB3_CAN2_F13R2_bit at CAN2_F13R2.B3;
    sbit  FB4_CAN2_F13R2_bit at CAN2_F13R2.B4;
    sbit  FB5_CAN2_F13R2_bit at CAN2_F13R2.B5;
    sbit  FB6_CAN2_F13R2_bit at CAN2_F13R2.B6;
    sbit  FB7_CAN2_F13R2_bit at CAN2_F13R2.B7;
    sbit  FB8_CAN2_F13R2_bit at CAN2_F13R2.B8;
    sbit  FB9_CAN2_F13R2_bit at CAN2_F13R2.B9;
    sbit  FB10_CAN2_F13R2_bit at CAN2_F13R2.B10;
    sbit  FB11_CAN2_F13R2_bit at CAN2_F13R2.B11;
    sbit  FB12_CAN2_F13R2_bit at CAN2_F13R2.B12;
    sbit  FB13_CAN2_F13R2_bit at CAN2_F13R2.B13;
    sbit  FB14_CAN2_F13R2_bit at CAN2_F13R2.B14;
    sbit  FB15_CAN2_F13R2_bit at CAN2_F13R2.B15;
    sbit  FB16_CAN2_F13R2_bit at CAN2_F13R2.B16;
    sbit  FB17_CAN2_F13R2_bit at CAN2_F13R2.B17;
    sbit  FB18_CAN2_F13R2_bit at CAN2_F13R2.B18;
    sbit  FB19_CAN2_F13R2_bit at CAN2_F13R2.B19;
    sbit  FB20_CAN2_F13R2_bit at CAN2_F13R2.B20;
    sbit  FB21_CAN2_F13R2_bit at CAN2_F13R2.B21;
    sbit  FB22_CAN2_F13R2_bit at CAN2_F13R2.B22;
    sbit  FB23_CAN2_F13R2_bit at CAN2_F13R2.B23;
    sbit  FB24_CAN2_F13R2_bit at CAN2_F13R2.B24;
    sbit  FB25_CAN2_F13R2_bit at CAN2_F13R2.B25;
    sbit  FB26_CAN2_F13R2_bit at CAN2_F13R2.B26;
    sbit  FB27_CAN2_F13R2_bit at CAN2_F13R2.B27;
    sbit  FB28_CAN2_F13R2_bit at CAN2_F13R2.B28;
    sbit  FB29_CAN2_F13R2_bit at CAN2_F13R2.B29;
    sbit  FB30_CAN2_F13R2_bit at CAN2_F13R2.B30;
    sbit  FB31_CAN2_F13R2_bit at CAN2_F13R2.B31;

sfr unsigned long   volatile CAN2_F14R1           absolute 0x40006AB0;
    sbit  FB0_CAN2_F14R1_bit at CAN2_F14R1.B0;
    sbit  FB1_CAN2_F14R1_bit at CAN2_F14R1.B1;
    sbit  FB2_CAN2_F14R1_bit at CAN2_F14R1.B2;
    sbit  FB3_CAN2_F14R1_bit at CAN2_F14R1.B3;
    sbit  FB4_CAN2_F14R1_bit at CAN2_F14R1.B4;
    sbit  FB5_CAN2_F14R1_bit at CAN2_F14R1.B5;
    sbit  FB6_CAN2_F14R1_bit at CAN2_F14R1.B6;
    sbit  FB7_CAN2_F14R1_bit at CAN2_F14R1.B7;
    sbit  FB8_CAN2_F14R1_bit at CAN2_F14R1.B8;
    sbit  FB9_CAN2_F14R1_bit at CAN2_F14R1.B9;
    sbit  FB10_CAN2_F14R1_bit at CAN2_F14R1.B10;
    sbit  FB11_CAN2_F14R1_bit at CAN2_F14R1.B11;
    sbit  FB12_CAN2_F14R1_bit at CAN2_F14R1.B12;
    sbit  FB13_CAN2_F14R1_bit at CAN2_F14R1.B13;
    sbit  FB14_CAN2_F14R1_bit at CAN2_F14R1.B14;
    sbit  FB15_CAN2_F14R1_bit at CAN2_F14R1.B15;
    sbit  FB16_CAN2_F14R1_bit at CAN2_F14R1.B16;
    sbit  FB17_CAN2_F14R1_bit at CAN2_F14R1.B17;
    sbit  FB18_CAN2_F14R1_bit at CAN2_F14R1.B18;
    sbit  FB19_CAN2_F14R1_bit at CAN2_F14R1.B19;
    sbit  FB20_CAN2_F14R1_bit at CAN2_F14R1.B20;
    sbit  FB21_CAN2_F14R1_bit at CAN2_F14R1.B21;
    sbit  FB22_CAN2_F14R1_bit at CAN2_F14R1.B22;
    sbit  FB23_CAN2_F14R1_bit at CAN2_F14R1.B23;
    sbit  FB24_CAN2_F14R1_bit at CAN2_F14R1.B24;
    sbit  FB25_CAN2_F14R1_bit at CAN2_F14R1.B25;
    sbit  FB26_CAN2_F14R1_bit at CAN2_F14R1.B26;
    sbit  FB27_CAN2_F14R1_bit at CAN2_F14R1.B27;
    sbit  FB28_CAN2_F14R1_bit at CAN2_F14R1.B28;
    sbit  FB29_CAN2_F14R1_bit at CAN2_F14R1.B29;
    sbit  FB30_CAN2_F14R1_bit at CAN2_F14R1.B30;
    sbit  FB31_CAN2_F14R1_bit at CAN2_F14R1.B31;

sfr unsigned long   volatile CAN2_F14R2           absolute 0x40006AB4;
    sbit  FB0_CAN2_F14R2_bit at CAN2_F14R2.B0;
    sbit  FB1_CAN2_F14R2_bit at CAN2_F14R2.B1;
    sbit  FB2_CAN2_F14R2_bit at CAN2_F14R2.B2;
    sbit  FB3_CAN2_F14R2_bit at CAN2_F14R2.B3;
    sbit  FB4_CAN2_F14R2_bit at CAN2_F14R2.B4;
    sbit  FB5_CAN2_F14R2_bit at CAN2_F14R2.B5;
    sbit  FB6_CAN2_F14R2_bit at CAN2_F14R2.B6;
    sbit  FB7_CAN2_F14R2_bit at CAN2_F14R2.B7;
    sbit  FB8_CAN2_F14R2_bit at CAN2_F14R2.B8;
    sbit  FB9_CAN2_F14R2_bit at CAN2_F14R2.B9;
    sbit  FB10_CAN2_F14R2_bit at CAN2_F14R2.B10;
    sbit  FB11_CAN2_F14R2_bit at CAN2_F14R2.B11;
    sbit  FB12_CAN2_F14R2_bit at CAN2_F14R2.B12;
    sbit  FB13_CAN2_F14R2_bit at CAN2_F14R2.B13;
    sbit  FB14_CAN2_F14R2_bit at CAN2_F14R2.B14;
    sbit  FB15_CAN2_F14R2_bit at CAN2_F14R2.B15;
    sbit  FB16_CAN2_F14R2_bit at CAN2_F14R2.B16;
    sbit  FB17_CAN2_F14R2_bit at CAN2_F14R2.B17;
    sbit  FB18_CAN2_F14R2_bit at CAN2_F14R2.B18;
    sbit  FB19_CAN2_F14R2_bit at CAN2_F14R2.B19;
    sbit  FB20_CAN2_F14R2_bit at CAN2_F14R2.B20;
    sbit  FB21_CAN2_F14R2_bit at CAN2_F14R2.B21;
    sbit  FB22_CAN2_F14R2_bit at CAN2_F14R2.B22;
    sbit  FB23_CAN2_F14R2_bit at CAN2_F14R2.B23;
    sbit  FB24_CAN2_F14R2_bit at CAN2_F14R2.B24;
    sbit  FB25_CAN2_F14R2_bit at CAN2_F14R2.B25;
    sbit  FB26_CAN2_F14R2_bit at CAN2_F14R2.B26;
    sbit  FB27_CAN2_F14R2_bit at CAN2_F14R2.B27;
    sbit  FB28_CAN2_F14R2_bit at CAN2_F14R2.B28;
    sbit  FB29_CAN2_F14R2_bit at CAN2_F14R2.B29;
    sbit  FB30_CAN2_F14R2_bit at CAN2_F14R2.B30;
    sbit  FB31_CAN2_F14R2_bit at CAN2_F14R2.B31;

sfr unsigned long   volatile CAN2_F15R1           absolute 0x40006AB8;
    sbit  FB0_CAN2_F15R1_bit at CAN2_F15R1.B0;
    sbit  FB1_CAN2_F15R1_bit at CAN2_F15R1.B1;
    sbit  FB2_CAN2_F15R1_bit at CAN2_F15R1.B2;
    sbit  FB3_CAN2_F15R1_bit at CAN2_F15R1.B3;
    sbit  FB4_CAN2_F15R1_bit at CAN2_F15R1.B4;
    sbit  FB5_CAN2_F15R1_bit at CAN2_F15R1.B5;
    sbit  FB6_CAN2_F15R1_bit at CAN2_F15R1.B6;
    sbit  FB7_CAN2_F15R1_bit at CAN2_F15R1.B7;
    sbit  FB8_CAN2_F15R1_bit at CAN2_F15R1.B8;
    sbit  FB9_CAN2_F15R1_bit at CAN2_F15R1.B9;
    sbit  FB10_CAN2_F15R1_bit at CAN2_F15R1.B10;
    sbit  FB11_CAN2_F15R1_bit at CAN2_F15R1.B11;
    sbit  FB12_CAN2_F15R1_bit at CAN2_F15R1.B12;
    sbit  FB13_CAN2_F15R1_bit at CAN2_F15R1.B13;
    sbit  FB14_CAN2_F15R1_bit at CAN2_F15R1.B14;
    sbit  FB15_CAN2_F15R1_bit at CAN2_F15R1.B15;
    sbit  FB16_CAN2_F15R1_bit at CAN2_F15R1.B16;
    sbit  FB17_CAN2_F15R1_bit at CAN2_F15R1.B17;
    sbit  FB18_CAN2_F15R1_bit at CAN2_F15R1.B18;
    sbit  FB19_CAN2_F15R1_bit at CAN2_F15R1.B19;
    sbit  FB20_CAN2_F15R1_bit at CAN2_F15R1.B20;
    sbit  FB21_CAN2_F15R1_bit at CAN2_F15R1.B21;
    sbit  FB22_CAN2_F15R1_bit at CAN2_F15R1.B22;
    sbit  FB23_CAN2_F15R1_bit at CAN2_F15R1.B23;
    sbit  FB24_CAN2_F15R1_bit at CAN2_F15R1.B24;
    sbit  FB25_CAN2_F15R1_bit at CAN2_F15R1.B25;
    sbit  FB26_CAN2_F15R1_bit at CAN2_F15R1.B26;
    sbit  FB27_CAN2_F15R1_bit at CAN2_F15R1.B27;
    sbit  FB28_CAN2_F15R1_bit at CAN2_F15R1.B28;
    sbit  FB29_CAN2_F15R1_bit at CAN2_F15R1.B29;
    sbit  FB30_CAN2_F15R1_bit at CAN2_F15R1.B30;
    sbit  FB31_CAN2_F15R1_bit at CAN2_F15R1.B31;

sfr unsigned long   volatile CAN2_F15R2           absolute 0x40006ABC;
    sbit  FB0_CAN2_F15R2_bit at CAN2_F15R2.B0;
    sbit  FB1_CAN2_F15R2_bit at CAN2_F15R2.B1;
    sbit  FB2_CAN2_F15R2_bit at CAN2_F15R2.B2;
    sbit  FB3_CAN2_F15R2_bit at CAN2_F15R2.B3;
    sbit  FB4_CAN2_F15R2_bit at CAN2_F15R2.B4;
    sbit  FB5_CAN2_F15R2_bit at CAN2_F15R2.B5;
    sbit  FB6_CAN2_F15R2_bit at CAN2_F15R2.B6;
    sbit  FB7_CAN2_F15R2_bit at CAN2_F15R2.B7;
    sbit  FB8_CAN2_F15R2_bit at CAN2_F15R2.B8;
    sbit  FB9_CAN2_F15R2_bit at CAN2_F15R2.B9;
    sbit  FB10_CAN2_F15R2_bit at CAN2_F15R2.B10;
    sbit  FB11_CAN2_F15R2_bit at CAN2_F15R2.B11;
    sbit  FB12_CAN2_F15R2_bit at CAN2_F15R2.B12;
    sbit  FB13_CAN2_F15R2_bit at CAN2_F15R2.B13;
    sbit  FB14_CAN2_F15R2_bit at CAN2_F15R2.B14;
    sbit  FB15_CAN2_F15R2_bit at CAN2_F15R2.B15;
    sbit  FB16_CAN2_F15R2_bit at CAN2_F15R2.B16;
    sbit  FB17_CAN2_F15R2_bit at CAN2_F15R2.B17;
    sbit  FB18_CAN2_F15R2_bit at CAN2_F15R2.B18;
    sbit  FB19_CAN2_F15R2_bit at CAN2_F15R2.B19;
    sbit  FB20_CAN2_F15R2_bit at CAN2_F15R2.B20;
    sbit  FB21_CAN2_F15R2_bit at CAN2_F15R2.B21;
    sbit  FB22_CAN2_F15R2_bit at CAN2_F15R2.B22;
    sbit  FB23_CAN2_F15R2_bit at CAN2_F15R2.B23;
    sbit  FB24_CAN2_F15R2_bit at CAN2_F15R2.B24;
    sbit  FB25_CAN2_F15R2_bit at CAN2_F15R2.B25;
    sbit  FB26_CAN2_F15R2_bit at CAN2_F15R2.B26;
    sbit  FB27_CAN2_F15R2_bit at CAN2_F15R2.B27;
    sbit  FB28_CAN2_F15R2_bit at CAN2_F15R2.B28;
    sbit  FB29_CAN2_F15R2_bit at CAN2_F15R2.B29;
    sbit  FB30_CAN2_F15R2_bit at CAN2_F15R2.B30;
    sbit  FB31_CAN2_F15R2_bit at CAN2_F15R2.B31;

sfr unsigned long   volatile CAN2_F16R1           absolute 0x40006AC0;
    sbit  FB0_CAN2_F16R1_bit at CAN2_F16R1.B0;
    sbit  FB1_CAN2_F16R1_bit at CAN2_F16R1.B1;
    sbit  FB2_CAN2_F16R1_bit at CAN2_F16R1.B2;
    sbit  FB3_CAN2_F16R1_bit at CAN2_F16R1.B3;
    sbit  FB4_CAN2_F16R1_bit at CAN2_F16R1.B4;
    sbit  FB5_CAN2_F16R1_bit at CAN2_F16R1.B5;
    sbit  FB6_CAN2_F16R1_bit at CAN2_F16R1.B6;
    sbit  FB7_CAN2_F16R1_bit at CAN2_F16R1.B7;
    sbit  FB8_CAN2_F16R1_bit at CAN2_F16R1.B8;
    sbit  FB9_CAN2_F16R1_bit at CAN2_F16R1.B9;
    sbit  FB10_CAN2_F16R1_bit at CAN2_F16R1.B10;
    sbit  FB11_CAN2_F16R1_bit at CAN2_F16R1.B11;
    sbit  FB12_CAN2_F16R1_bit at CAN2_F16R1.B12;
    sbit  FB13_CAN2_F16R1_bit at CAN2_F16R1.B13;
    sbit  FB14_CAN2_F16R1_bit at CAN2_F16R1.B14;
    sbit  FB15_CAN2_F16R1_bit at CAN2_F16R1.B15;
    sbit  FB16_CAN2_F16R1_bit at CAN2_F16R1.B16;
    sbit  FB17_CAN2_F16R1_bit at CAN2_F16R1.B17;
    sbit  FB18_CAN2_F16R1_bit at CAN2_F16R1.B18;
    sbit  FB19_CAN2_F16R1_bit at CAN2_F16R1.B19;
    sbit  FB20_CAN2_F16R1_bit at CAN2_F16R1.B20;
    sbit  FB21_CAN2_F16R1_bit at CAN2_F16R1.B21;
    sbit  FB22_CAN2_F16R1_bit at CAN2_F16R1.B22;
    sbit  FB23_CAN2_F16R1_bit at CAN2_F16R1.B23;
    sbit  FB24_CAN2_F16R1_bit at CAN2_F16R1.B24;
    sbit  FB25_CAN2_F16R1_bit at CAN2_F16R1.B25;
    sbit  FB26_CAN2_F16R1_bit at CAN2_F16R1.B26;
    sbit  FB27_CAN2_F16R1_bit at CAN2_F16R1.B27;
    sbit  FB28_CAN2_F16R1_bit at CAN2_F16R1.B28;
    sbit  FB29_CAN2_F16R1_bit at CAN2_F16R1.B29;
    sbit  FB30_CAN2_F16R1_bit at CAN2_F16R1.B30;
    sbit  FB31_CAN2_F16R1_bit at CAN2_F16R1.B31;

sfr unsigned long   volatile CAN2_F16R2           absolute 0x40006AC4;
    sbit  FB0_CAN2_F16R2_bit at CAN2_F16R2.B0;
    sbit  FB1_CAN2_F16R2_bit at CAN2_F16R2.B1;
    sbit  FB2_CAN2_F16R2_bit at CAN2_F16R2.B2;
    sbit  FB3_CAN2_F16R2_bit at CAN2_F16R2.B3;
    sbit  FB4_CAN2_F16R2_bit at CAN2_F16R2.B4;
    sbit  FB5_CAN2_F16R2_bit at CAN2_F16R2.B5;
    sbit  FB6_CAN2_F16R2_bit at CAN2_F16R2.B6;
    sbit  FB7_CAN2_F16R2_bit at CAN2_F16R2.B7;
    sbit  FB8_CAN2_F16R2_bit at CAN2_F16R2.B8;
    sbit  FB9_CAN2_F16R2_bit at CAN2_F16R2.B9;
    sbit  FB10_CAN2_F16R2_bit at CAN2_F16R2.B10;
    sbit  FB11_CAN2_F16R2_bit at CAN2_F16R2.B11;
    sbit  FB12_CAN2_F16R2_bit at CAN2_F16R2.B12;
    sbit  FB13_CAN2_F16R2_bit at CAN2_F16R2.B13;
    sbit  FB14_CAN2_F16R2_bit at CAN2_F16R2.B14;
    sbit  FB15_CAN2_F16R2_bit at CAN2_F16R2.B15;
    sbit  FB16_CAN2_F16R2_bit at CAN2_F16R2.B16;
    sbit  FB17_CAN2_F16R2_bit at CAN2_F16R2.B17;
    sbit  FB18_CAN2_F16R2_bit at CAN2_F16R2.B18;
    sbit  FB19_CAN2_F16R2_bit at CAN2_F16R2.B19;
    sbit  FB20_CAN2_F16R2_bit at CAN2_F16R2.B20;
    sbit  FB21_CAN2_F16R2_bit at CAN2_F16R2.B21;
    sbit  FB22_CAN2_F16R2_bit at CAN2_F16R2.B22;
    sbit  FB23_CAN2_F16R2_bit at CAN2_F16R2.B23;
    sbit  FB24_CAN2_F16R2_bit at CAN2_F16R2.B24;
    sbit  FB25_CAN2_F16R2_bit at CAN2_F16R2.B25;
    sbit  FB26_CAN2_F16R2_bit at CAN2_F16R2.B26;
    sbit  FB27_CAN2_F16R2_bit at CAN2_F16R2.B27;
    sbit  FB28_CAN2_F16R2_bit at CAN2_F16R2.B28;
    sbit  FB29_CAN2_F16R2_bit at CAN2_F16R2.B29;
    sbit  FB30_CAN2_F16R2_bit at CAN2_F16R2.B30;
    sbit  FB31_CAN2_F16R2_bit at CAN2_F16R2.B31;

sfr unsigned long   volatile CAN2_F17R1           absolute 0x40006AC8;
    sbit  FB0_CAN2_F17R1_bit at CAN2_F17R1.B0;
    sbit  FB1_CAN2_F17R1_bit at CAN2_F17R1.B1;
    sbit  FB2_CAN2_F17R1_bit at CAN2_F17R1.B2;
    sbit  FB3_CAN2_F17R1_bit at CAN2_F17R1.B3;
    sbit  FB4_CAN2_F17R1_bit at CAN2_F17R1.B4;
    sbit  FB5_CAN2_F17R1_bit at CAN2_F17R1.B5;
    sbit  FB6_CAN2_F17R1_bit at CAN2_F17R1.B6;
    sbit  FB7_CAN2_F17R1_bit at CAN2_F17R1.B7;
    sbit  FB8_CAN2_F17R1_bit at CAN2_F17R1.B8;
    sbit  FB9_CAN2_F17R1_bit at CAN2_F17R1.B9;
    sbit  FB10_CAN2_F17R1_bit at CAN2_F17R1.B10;
    sbit  FB11_CAN2_F17R1_bit at CAN2_F17R1.B11;
    sbit  FB12_CAN2_F17R1_bit at CAN2_F17R1.B12;
    sbit  FB13_CAN2_F17R1_bit at CAN2_F17R1.B13;
    sbit  FB14_CAN2_F17R1_bit at CAN2_F17R1.B14;
    sbit  FB15_CAN2_F17R1_bit at CAN2_F17R1.B15;
    sbit  FB16_CAN2_F17R1_bit at CAN2_F17R1.B16;
    sbit  FB17_CAN2_F17R1_bit at CAN2_F17R1.B17;
    sbit  FB18_CAN2_F17R1_bit at CAN2_F17R1.B18;
    sbit  FB19_CAN2_F17R1_bit at CAN2_F17R1.B19;
    sbit  FB20_CAN2_F17R1_bit at CAN2_F17R1.B20;
    sbit  FB21_CAN2_F17R1_bit at CAN2_F17R1.B21;
    sbit  FB22_CAN2_F17R1_bit at CAN2_F17R1.B22;
    sbit  FB23_CAN2_F17R1_bit at CAN2_F17R1.B23;
    sbit  FB24_CAN2_F17R1_bit at CAN2_F17R1.B24;
    sbit  FB25_CAN2_F17R1_bit at CAN2_F17R1.B25;
    sbit  FB26_CAN2_F17R1_bit at CAN2_F17R1.B26;
    sbit  FB27_CAN2_F17R1_bit at CAN2_F17R1.B27;
    sbit  FB28_CAN2_F17R1_bit at CAN2_F17R1.B28;
    sbit  FB29_CAN2_F17R1_bit at CAN2_F17R1.B29;
    sbit  FB30_CAN2_F17R1_bit at CAN2_F17R1.B30;
    sbit  FB31_CAN2_F17R1_bit at CAN2_F17R1.B31;

sfr unsigned long   volatile CAN2_F17R2           absolute 0x40006ACC;
    sbit  FB0_CAN2_F17R2_bit at CAN2_F17R2.B0;
    sbit  FB1_CAN2_F17R2_bit at CAN2_F17R2.B1;
    sbit  FB2_CAN2_F17R2_bit at CAN2_F17R2.B2;
    sbit  FB3_CAN2_F17R2_bit at CAN2_F17R2.B3;
    sbit  FB4_CAN2_F17R2_bit at CAN2_F17R2.B4;
    sbit  FB5_CAN2_F17R2_bit at CAN2_F17R2.B5;
    sbit  FB6_CAN2_F17R2_bit at CAN2_F17R2.B6;
    sbit  FB7_CAN2_F17R2_bit at CAN2_F17R2.B7;
    sbit  FB8_CAN2_F17R2_bit at CAN2_F17R2.B8;
    sbit  FB9_CAN2_F17R2_bit at CAN2_F17R2.B9;
    sbit  FB10_CAN2_F17R2_bit at CAN2_F17R2.B10;
    sbit  FB11_CAN2_F17R2_bit at CAN2_F17R2.B11;
    sbit  FB12_CAN2_F17R2_bit at CAN2_F17R2.B12;
    sbit  FB13_CAN2_F17R2_bit at CAN2_F17R2.B13;
    sbit  FB14_CAN2_F17R2_bit at CAN2_F17R2.B14;
    sbit  FB15_CAN2_F17R2_bit at CAN2_F17R2.B15;
    sbit  FB16_CAN2_F17R2_bit at CAN2_F17R2.B16;
    sbit  FB17_CAN2_F17R2_bit at CAN2_F17R2.B17;
    sbit  FB18_CAN2_F17R2_bit at CAN2_F17R2.B18;
    sbit  FB19_CAN2_F17R2_bit at CAN2_F17R2.B19;
    sbit  FB20_CAN2_F17R2_bit at CAN2_F17R2.B20;
    sbit  FB21_CAN2_F17R2_bit at CAN2_F17R2.B21;
    sbit  FB22_CAN2_F17R2_bit at CAN2_F17R2.B22;
    sbit  FB23_CAN2_F17R2_bit at CAN2_F17R2.B23;
    sbit  FB24_CAN2_F17R2_bit at CAN2_F17R2.B24;
    sbit  FB25_CAN2_F17R2_bit at CAN2_F17R2.B25;
    sbit  FB26_CAN2_F17R2_bit at CAN2_F17R2.B26;
    sbit  FB27_CAN2_F17R2_bit at CAN2_F17R2.B27;
    sbit  FB28_CAN2_F17R2_bit at CAN2_F17R2.B28;
    sbit  FB29_CAN2_F17R2_bit at CAN2_F17R2.B29;
    sbit  FB30_CAN2_F17R2_bit at CAN2_F17R2.B30;
    sbit  FB31_CAN2_F17R2_bit at CAN2_F17R2.B31;

sfr unsigned long   volatile CAN2_F18R1           absolute 0x40006AD0;
    sbit  FB0_CAN2_F18R1_bit at CAN2_F18R1.B0;
    sbit  FB1_CAN2_F18R1_bit at CAN2_F18R1.B1;
    sbit  FB2_CAN2_F18R1_bit at CAN2_F18R1.B2;
    sbit  FB3_CAN2_F18R1_bit at CAN2_F18R1.B3;
    sbit  FB4_CAN2_F18R1_bit at CAN2_F18R1.B4;
    sbit  FB5_CAN2_F18R1_bit at CAN2_F18R1.B5;
    sbit  FB6_CAN2_F18R1_bit at CAN2_F18R1.B6;
    sbit  FB7_CAN2_F18R1_bit at CAN2_F18R1.B7;
    sbit  FB8_CAN2_F18R1_bit at CAN2_F18R1.B8;
    sbit  FB9_CAN2_F18R1_bit at CAN2_F18R1.B9;
    sbit  FB10_CAN2_F18R1_bit at CAN2_F18R1.B10;
    sbit  FB11_CAN2_F18R1_bit at CAN2_F18R1.B11;
    sbit  FB12_CAN2_F18R1_bit at CAN2_F18R1.B12;
    sbit  FB13_CAN2_F18R1_bit at CAN2_F18R1.B13;
    sbit  FB14_CAN2_F18R1_bit at CAN2_F18R1.B14;
    sbit  FB15_CAN2_F18R1_bit at CAN2_F18R1.B15;
    sbit  FB16_CAN2_F18R1_bit at CAN2_F18R1.B16;
    sbit  FB17_CAN2_F18R1_bit at CAN2_F18R1.B17;
    sbit  FB18_CAN2_F18R1_bit at CAN2_F18R1.B18;
    sbit  FB19_CAN2_F18R1_bit at CAN2_F18R1.B19;
    sbit  FB20_CAN2_F18R1_bit at CAN2_F18R1.B20;
    sbit  FB21_CAN2_F18R1_bit at CAN2_F18R1.B21;
    sbit  FB22_CAN2_F18R1_bit at CAN2_F18R1.B22;
    sbit  FB23_CAN2_F18R1_bit at CAN2_F18R1.B23;
    sbit  FB24_CAN2_F18R1_bit at CAN2_F18R1.B24;
    sbit  FB25_CAN2_F18R1_bit at CAN2_F18R1.B25;
    sbit  FB26_CAN2_F18R1_bit at CAN2_F18R1.B26;
    sbit  FB27_CAN2_F18R1_bit at CAN2_F18R1.B27;
    sbit  FB28_CAN2_F18R1_bit at CAN2_F18R1.B28;
    sbit  FB29_CAN2_F18R1_bit at CAN2_F18R1.B29;
    sbit  FB30_CAN2_F18R1_bit at CAN2_F18R1.B30;
    sbit  FB31_CAN2_F18R1_bit at CAN2_F18R1.B31;

sfr unsigned long   volatile CAN2_F18R2           absolute 0x40006AD4;
    sbit  FB0_CAN2_F18R2_bit at CAN2_F18R2.B0;
    sbit  FB1_CAN2_F18R2_bit at CAN2_F18R2.B1;
    sbit  FB2_CAN2_F18R2_bit at CAN2_F18R2.B2;
    sbit  FB3_CAN2_F18R2_bit at CAN2_F18R2.B3;
    sbit  FB4_CAN2_F18R2_bit at CAN2_F18R2.B4;
    sbit  FB5_CAN2_F18R2_bit at CAN2_F18R2.B5;
    sbit  FB6_CAN2_F18R2_bit at CAN2_F18R2.B6;
    sbit  FB7_CAN2_F18R2_bit at CAN2_F18R2.B7;
    sbit  FB8_CAN2_F18R2_bit at CAN2_F18R2.B8;
    sbit  FB9_CAN2_F18R2_bit at CAN2_F18R2.B9;
    sbit  FB10_CAN2_F18R2_bit at CAN2_F18R2.B10;
    sbit  FB11_CAN2_F18R2_bit at CAN2_F18R2.B11;
    sbit  FB12_CAN2_F18R2_bit at CAN2_F18R2.B12;
    sbit  FB13_CAN2_F18R2_bit at CAN2_F18R2.B13;
    sbit  FB14_CAN2_F18R2_bit at CAN2_F18R2.B14;
    sbit  FB15_CAN2_F18R2_bit at CAN2_F18R2.B15;
    sbit  FB16_CAN2_F18R2_bit at CAN2_F18R2.B16;
    sbit  FB17_CAN2_F18R2_bit at CAN2_F18R2.B17;
    sbit  FB18_CAN2_F18R2_bit at CAN2_F18R2.B18;
    sbit  FB19_CAN2_F18R2_bit at CAN2_F18R2.B19;
    sbit  FB20_CAN2_F18R2_bit at CAN2_F18R2.B20;
    sbit  FB21_CAN2_F18R2_bit at CAN2_F18R2.B21;
    sbit  FB22_CAN2_F18R2_bit at CAN2_F18R2.B22;
    sbit  FB23_CAN2_F18R2_bit at CAN2_F18R2.B23;
    sbit  FB24_CAN2_F18R2_bit at CAN2_F18R2.B24;
    sbit  FB25_CAN2_F18R2_bit at CAN2_F18R2.B25;
    sbit  FB26_CAN2_F18R2_bit at CAN2_F18R2.B26;
    sbit  FB27_CAN2_F18R2_bit at CAN2_F18R2.B27;
    sbit  FB28_CAN2_F18R2_bit at CAN2_F18R2.B28;
    sbit  FB29_CAN2_F18R2_bit at CAN2_F18R2.B29;
    sbit  FB30_CAN2_F18R2_bit at CAN2_F18R2.B30;
    sbit  FB31_CAN2_F18R2_bit at CAN2_F18R2.B31;

sfr unsigned long   volatile CAN2_F19R1           absolute 0x40006AD8;
    sbit  FB0_CAN2_F19R1_bit at CAN2_F19R1.B0;
    sbit  FB1_CAN2_F19R1_bit at CAN2_F19R1.B1;
    sbit  FB2_CAN2_F19R1_bit at CAN2_F19R1.B2;
    sbit  FB3_CAN2_F19R1_bit at CAN2_F19R1.B3;
    sbit  FB4_CAN2_F19R1_bit at CAN2_F19R1.B4;
    sbit  FB5_CAN2_F19R1_bit at CAN2_F19R1.B5;
    sbit  FB6_CAN2_F19R1_bit at CAN2_F19R1.B6;
    sbit  FB7_CAN2_F19R1_bit at CAN2_F19R1.B7;
    sbit  FB8_CAN2_F19R1_bit at CAN2_F19R1.B8;
    sbit  FB9_CAN2_F19R1_bit at CAN2_F19R1.B9;
    sbit  FB10_CAN2_F19R1_bit at CAN2_F19R1.B10;
    sbit  FB11_CAN2_F19R1_bit at CAN2_F19R1.B11;
    sbit  FB12_CAN2_F19R1_bit at CAN2_F19R1.B12;
    sbit  FB13_CAN2_F19R1_bit at CAN2_F19R1.B13;
    sbit  FB14_CAN2_F19R1_bit at CAN2_F19R1.B14;
    sbit  FB15_CAN2_F19R1_bit at CAN2_F19R1.B15;
    sbit  FB16_CAN2_F19R1_bit at CAN2_F19R1.B16;
    sbit  FB17_CAN2_F19R1_bit at CAN2_F19R1.B17;
    sbit  FB18_CAN2_F19R1_bit at CAN2_F19R1.B18;
    sbit  FB19_CAN2_F19R1_bit at CAN2_F19R1.B19;
    sbit  FB20_CAN2_F19R1_bit at CAN2_F19R1.B20;
    sbit  FB21_CAN2_F19R1_bit at CAN2_F19R1.B21;
    sbit  FB22_CAN2_F19R1_bit at CAN2_F19R1.B22;
    sbit  FB23_CAN2_F19R1_bit at CAN2_F19R1.B23;
    sbit  FB24_CAN2_F19R1_bit at CAN2_F19R1.B24;
    sbit  FB25_CAN2_F19R1_bit at CAN2_F19R1.B25;
    sbit  FB26_CAN2_F19R1_bit at CAN2_F19R1.B26;
    sbit  FB27_CAN2_F19R1_bit at CAN2_F19R1.B27;
    sbit  FB28_CAN2_F19R1_bit at CAN2_F19R1.B28;
    sbit  FB29_CAN2_F19R1_bit at CAN2_F19R1.B29;
    sbit  FB30_CAN2_F19R1_bit at CAN2_F19R1.B30;
    sbit  FB31_CAN2_F19R1_bit at CAN2_F19R1.B31;

sfr unsigned long   volatile CAN2_F19R2           absolute 0x40006ADC;
    sbit  FB0_CAN2_F19R2_bit at CAN2_F19R2.B0;
    sbit  FB1_CAN2_F19R2_bit at CAN2_F19R2.B1;
    sbit  FB2_CAN2_F19R2_bit at CAN2_F19R2.B2;
    sbit  FB3_CAN2_F19R2_bit at CAN2_F19R2.B3;
    sbit  FB4_CAN2_F19R2_bit at CAN2_F19R2.B4;
    sbit  FB5_CAN2_F19R2_bit at CAN2_F19R2.B5;
    sbit  FB6_CAN2_F19R2_bit at CAN2_F19R2.B6;
    sbit  FB7_CAN2_F19R2_bit at CAN2_F19R2.B7;
    sbit  FB8_CAN2_F19R2_bit at CAN2_F19R2.B8;
    sbit  FB9_CAN2_F19R2_bit at CAN2_F19R2.B9;
    sbit  FB10_CAN2_F19R2_bit at CAN2_F19R2.B10;
    sbit  FB11_CAN2_F19R2_bit at CAN2_F19R2.B11;
    sbit  FB12_CAN2_F19R2_bit at CAN2_F19R2.B12;
    sbit  FB13_CAN2_F19R2_bit at CAN2_F19R2.B13;
    sbit  FB14_CAN2_F19R2_bit at CAN2_F19R2.B14;
    sbit  FB15_CAN2_F19R2_bit at CAN2_F19R2.B15;
    sbit  FB16_CAN2_F19R2_bit at CAN2_F19R2.B16;
    sbit  FB17_CAN2_F19R2_bit at CAN2_F19R2.B17;
    sbit  FB18_CAN2_F19R2_bit at CAN2_F19R2.B18;
    sbit  FB19_CAN2_F19R2_bit at CAN2_F19R2.B19;
    sbit  FB20_CAN2_F19R2_bit at CAN2_F19R2.B20;
    sbit  FB21_CAN2_F19R2_bit at CAN2_F19R2.B21;
    sbit  FB22_CAN2_F19R2_bit at CAN2_F19R2.B22;
    sbit  FB23_CAN2_F19R2_bit at CAN2_F19R2.B23;
    sbit  FB24_CAN2_F19R2_bit at CAN2_F19R2.B24;
    sbit  FB25_CAN2_F19R2_bit at CAN2_F19R2.B25;
    sbit  FB26_CAN2_F19R2_bit at CAN2_F19R2.B26;
    sbit  FB27_CAN2_F19R2_bit at CAN2_F19R2.B27;
    sbit  FB28_CAN2_F19R2_bit at CAN2_F19R2.B28;
    sbit  FB29_CAN2_F19R2_bit at CAN2_F19R2.B29;
    sbit  FB30_CAN2_F19R2_bit at CAN2_F19R2.B30;
    sbit  FB31_CAN2_F19R2_bit at CAN2_F19R2.B31;

sfr unsigned long   volatile CAN2_F20R1           absolute 0x40006AE0;
    sbit  FB0_CAN2_F20R1_bit at CAN2_F20R1.B0;
    sbit  FB1_CAN2_F20R1_bit at CAN2_F20R1.B1;
    sbit  FB2_CAN2_F20R1_bit at CAN2_F20R1.B2;
    sbit  FB3_CAN2_F20R1_bit at CAN2_F20R1.B3;
    sbit  FB4_CAN2_F20R1_bit at CAN2_F20R1.B4;
    sbit  FB5_CAN2_F20R1_bit at CAN2_F20R1.B5;
    sbit  FB6_CAN2_F20R1_bit at CAN2_F20R1.B6;
    sbit  FB7_CAN2_F20R1_bit at CAN2_F20R1.B7;
    sbit  FB8_CAN2_F20R1_bit at CAN2_F20R1.B8;
    sbit  FB9_CAN2_F20R1_bit at CAN2_F20R1.B9;
    sbit  FB10_CAN2_F20R1_bit at CAN2_F20R1.B10;
    sbit  FB11_CAN2_F20R1_bit at CAN2_F20R1.B11;
    sbit  FB12_CAN2_F20R1_bit at CAN2_F20R1.B12;
    sbit  FB13_CAN2_F20R1_bit at CAN2_F20R1.B13;
    sbit  FB14_CAN2_F20R1_bit at CAN2_F20R1.B14;
    sbit  FB15_CAN2_F20R1_bit at CAN2_F20R1.B15;
    sbit  FB16_CAN2_F20R1_bit at CAN2_F20R1.B16;
    sbit  FB17_CAN2_F20R1_bit at CAN2_F20R1.B17;
    sbit  FB18_CAN2_F20R1_bit at CAN2_F20R1.B18;
    sbit  FB19_CAN2_F20R1_bit at CAN2_F20R1.B19;
    sbit  FB20_CAN2_F20R1_bit at CAN2_F20R1.B20;
    sbit  FB21_CAN2_F20R1_bit at CAN2_F20R1.B21;
    sbit  FB22_CAN2_F20R1_bit at CAN2_F20R1.B22;
    sbit  FB23_CAN2_F20R1_bit at CAN2_F20R1.B23;
    sbit  FB24_CAN2_F20R1_bit at CAN2_F20R1.B24;
    sbit  FB25_CAN2_F20R1_bit at CAN2_F20R1.B25;
    sbit  FB26_CAN2_F20R1_bit at CAN2_F20R1.B26;
    sbit  FB27_CAN2_F20R1_bit at CAN2_F20R1.B27;
    sbit  FB28_CAN2_F20R1_bit at CAN2_F20R1.B28;
    sbit  FB29_CAN2_F20R1_bit at CAN2_F20R1.B29;
    sbit  FB30_CAN2_F20R1_bit at CAN2_F20R1.B30;
    sbit  FB31_CAN2_F20R1_bit at CAN2_F20R1.B31;

sfr unsigned long   volatile CAN2_F20R2           absolute 0x40006AE4;
    sbit  FB0_CAN2_F20R2_bit at CAN2_F20R2.B0;
    sbit  FB1_CAN2_F20R2_bit at CAN2_F20R2.B1;
    sbit  FB2_CAN2_F20R2_bit at CAN2_F20R2.B2;
    sbit  FB3_CAN2_F20R2_bit at CAN2_F20R2.B3;
    sbit  FB4_CAN2_F20R2_bit at CAN2_F20R2.B4;
    sbit  FB5_CAN2_F20R2_bit at CAN2_F20R2.B5;
    sbit  FB6_CAN2_F20R2_bit at CAN2_F20R2.B6;
    sbit  FB7_CAN2_F20R2_bit at CAN2_F20R2.B7;
    sbit  FB8_CAN2_F20R2_bit at CAN2_F20R2.B8;
    sbit  FB9_CAN2_F20R2_bit at CAN2_F20R2.B9;
    sbit  FB10_CAN2_F20R2_bit at CAN2_F20R2.B10;
    sbit  FB11_CAN2_F20R2_bit at CAN2_F20R2.B11;
    sbit  FB12_CAN2_F20R2_bit at CAN2_F20R2.B12;
    sbit  FB13_CAN2_F20R2_bit at CAN2_F20R2.B13;
    sbit  FB14_CAN2_F20R2_bit at CAN2_F20R2.B14;
    sbit  FB15_CAN2_F20R2_bit at CAN2_F20R2.B15;
    sbit  FB16_CAN2_F20R2_bit at CAN2_F20R2.B16;
    sbit  FB17_CAN2_F20R2_bit at CAN2_F20R2.B17;
    sbit  FB18_CAN2_F20R2_bit at CAN2_F20R2.B18;
    sbit  FB19_CAN2_F20R2_bit at CAN2_F20R2.B19;
    sbit  FB20_CAN2_F20R2_bit at CAN2_F20R2.B20;
    sbit  FB21_CAN2_F20R2_bit at CAN2_F20R2.B21;
    sbit  FB22_CAN2_F20R2_bit at CAN2_F20R2.B22;
    sbit  FB23_CAN2_F20R2_bit at CAN2_F20R2.B23;
    sbit  FB24_CAN2_F20R2_bit at CAN2_F20R2.B24;
    sbit  FB25_CAN2_F20R2_bit at CAN2_F20R2.B25;
    sbit  FB26_CAN2_F20R2_bit at CAN2_F20R2.B26;
    sbit  FB27_CAN2_F20R2_bit at CAN2_F20R2.B27;
    sbit  FB28_CAN2_F20R2_bit at CAN2_F20R2.B28;
    sbit  FB29_CAN2_F20R2_bit at CAN2_F20R2.B29;
    sbit  FB30_CAN2_F20R2_bit at CAN2_F20R2.B30;
    sbit  FB31_CAN2_F20R2_bit at CAN2_F20R2.B31;

sfr unsigned long   volatile CAN2_F21R1           absolute 0x40006AE8;
    sbit  FB0_CAN2_F21R1_bit at CAN2_F21R1.B0;
    sbit  FB1_CAN2_F21R1_bit at CAN2_F21R1.B1;
    sbit  FB2_CAN2_F21R1_bit at CAN2_F21R1.B2;
    sbit  FB3_CAN2_F21R1_bit at CAN2_F21R1.B3;
    sbit  FB4_CAN2_F21R1_bit at CAN2_F21R1.B4;
    sbit  FB5_CAN2_F21R1_bit at CAN2_F21R1.B5;
    sbit  FB6_CAN2_F21R1_bit at CAN2_F21R1.B6;
    sbit  FB7_CAN2_F21R1_bit at CAN2_F21R1.B7;
    sbit  FB8_CAN2_F21R1_bit at CAN2_F21R1.B8;
    sbit  FB9_CAN2_F21R1_bit at CAN2_F21R1.B9;
    sbit  FB10_CAN2_F21R1_bit at CAN2_F21R1.B10;
    sbit  FB11_CAN2_F21R1_bit at CAN2_F21R1.B11;
    sbit  FB12_CAN2_F21R1_bit at CAN2_F21R1.B12;
    sbit  FB13_CAN2_F21R1_bit at CAN2_F21R1.B13;
    sbit  FB14_CAN2_F21R1_bit at CAN2_F21R1.B14;
    sbit  FB15_CAN2_F21R1_bit at CAN2_F21R1.B15;
    sbit  FB16_CAN2_F21R1_bit at CAN2_F21R1.B16;
    sbit  FB17_CAN2_F21R1_bit at CAN2_F21R1.B17;
    sbit  FB18_CAN2_F21R1_bit at CAN2_F21R1.B18;
    sbit  FB19_CAN2_F21R1_bit at CAN2_F21R1.B19;
    sbit  FB20_CAN2_F21R1_bit at CAN2_F21R1.B20;
    sbit  FB21_CAN2_F21R1_bit at CAN2_F21R1.B21;
    sbit  FB22_CAN2_F21R1_bit at CAN2_F21R1.B22;
    sbit  FB23_CAN2_F21R1_bit at CAN2_F21R1.B23;
    sbit  FB24_CAN2_F21R1_bit at CAN2_F21R1.B24;
    sbit  FB25_CAN2_F21R1_bit at CAN2_F21R1.B25;
    sbit  FB26_CAN2_F21R1_bit at CAN2_F21R1.B26;
    sbit  FB27_CAN2_F21R1_bit at CAN2_F21R1.B27;
    sbit  FB28_CAN2_F21R1_bit at CAN2_F21R1.B28;
    sbit  FB29_CAN2_F21R1_bit at CAN2_F21R1.B29;
    sbit  FB30_CAN2_F21R1_bit at CAN2_F21R1.B30;
    sbit  FB31_CAN2_F21R1_bit at CAN2_F21R1.B31;

sfr unsigned long   volatile CAN2_F21R2           absolute 0x40006AEC;
    sbit  FB0_CAN2_F21R2_bit at CAN2_F21R2.B0;
    sbit  FB1_CAN2_F21R2_bit at CAN2_F21R2.B1;
    sbit  FB2_CAN2_F21R2_bit at CAN2_F21R2.B2;
    sbit  FB3_CAN2_F21R2_bit at CAN2_F21R2.B3;
    sbit  FB4_CAN2_F21R2_bit at CAN2_F21R2.B4;
    sbit  FB5_CAN2_F21R2_bit at CAN2_F21R2.B5;
    sbit  FB6_CAN2_F21R2_bit at CAN2_F21R2.B6;
    sbit  FB7_CAN2_F21R2_bit at CAN2_F21R2.B7;
    sbit  FB8_CAN2_F21R2_bit at CAN2_F21R2.B8;
    sbit  FB9_CAN2_F21R2_bit at CAN2_F21R2.B9;
    sbit  FB10_CAN2_F21R2_bit at CAN2_F21R2.B10;
    sbit  FB11_CAN2_F21R2_bit at CAN2_F21R2.B11;
    sbit  FB12_CAN2_F21R2_bit at CAN2_F21R2.B12;
    sbit  FB13_CAN2_F21R2_bit at CAN2_F21R2.B13;
    sbit  FB14_CAN2_F21R2_bit at CAN2_F21R2.B14;
    sbit  FB15_CAN2_F21R2_bit at CAN2_F21R2.B15;
    sbit  FB16_CAN2_F21R2_bit at CAN2_F21R2.B16;
    sbit  FB17_CAN2_F21R2_bit at CAN2_F21R2.B17;
    sbit  FB18_CAN2_F21R2_bit at CAN2_F21R2.B18;
    sbit  FB19_CAN2_F21R2_bit at CAN2_F21R2.B19;
    sbit  FB20_CAN2_F21R2_bit at CAN2_F21R2.B20;
    sbit  FB21_CAN2_F21R2_bit at CAN2_F21R2.B21;
    sbit  FB22_CAN2_F21R2_bit at CAN2_F21R2.B22;
    sbit  FB23_CAN2_F21R2_bit at CAN2_F21R2.B23;
    sbit  FB24_CAN2_F21R2_bit at CAN2_F21R2.B24;
    sbit  FB25_CAN2_F21R2_bit at CAN2_F21R2.B25;
    sbit  FB26_CAN2_F21R2_bit at CAN2_F21R2.B26;
    sbit  FB27_CAN2_F21R2_bit at CAN2_F21R2.B27;
    sbit  FB28_CAN2_F21R2_bit at CAN2_F21R2.B28;
    sbit  FB29_CAN2_F21R2_bit at CAN2_F21R2.B29;
    sbit  FB30_CAN2_F21R2_bit at CAN2_F21R2.B30;
    sbit  FB31_CAN2_F21R2_bit at CAN2_F21R2.B31;

sfr unsigned long   volatile CAN2_F22R1           absolute 0x40006AF0;
    sbit  FB0_CAN2_F22R1_bit at CAN2_F22R1.B0;
    sbit  FB1_CAN2_F22R1_bit at CAN2_F22R1.B1;
    sbit  FB2_CAN2_F22R1_bit at CAN2_F22R1.B2;
    sbit  FB3_CAN2_F22R1_bit at CAN2_F22R1.B3;
    sbit  FB4_CAN2_F22R1_bit at CAN2_F22R1.B4;
    sbit  FB5_CAN2_F22R1_bit at CAN2_F22R1.B5;
    sbit  FB6_CAN2_F22R1_bit at CAN2_F22R1.B6;
    sbit  FB7_CAN2_F22R1_bit at CAN2_F22R1.B7;
    sbit  FB8_CAN2_F22R1_bit at CAN2_F22R1.B8;
    sbit  FB9_CAN2_F22R1_bit at CAN2_F22R1.B9;
    sbit  FB10_CAN2_F22R1_bit at CAN2_F22R1.B10;
    sbit  FB11_CAN2_F22R1_bit at CAN2_F22R1.B11;
    sbit  FB12_CAN2_F22R1_bit at CAN2_F22R1.B12;
    sbit  FB13_CAN2_F22R1_bit at CAN2_F22R1.B13;
    sbit  FB14_CAN2_F22R1_bit at CAN2_F22R1.B14;
    sbit  FB15_CAN2_F22R1_bit at CAN2_F22R1.B15;
    sbit  FB16_CAN2_F22R1_bit at CAN2_F22R1.B16;
    sbit  FB17_CAN2_F22R1_bit at CAN2_F22R1.B17;
    sbit  FB18_CAN2_F22R1_bit at CAN2_F22R1.B18;
    sbit  FB19_CAN2_F22R1_bit at CAN2_F22R1.B19;
    sbit  FB20_CAN2_F22R1_bit at CAN2_F22R1.B20;
    sbit  FB21_CAN2_F22R1_bit at CAN2_F22R1.B21;
    sbit  FB22_CAN2_F22R1_bit at CAN2_F22R1.B22;
    sbit  FB23_CAN2_F22R1_bit at CAN2_F22R1.B23;
    sbit  FB24_CAN2_F22R1_bit at CAN2_F22R1.B24;
    sbit  FB25_CAN2_F22R1_bit at CAN2_F22R1.B25;
    sbit  FB26_CAN2_F22R1_bit at CAN2_F22R1.B26;
    sbit  FB27_CAN2_F22R1_bit at CAN2_F22R1.B27;
    sbit  FB28_CAN2_F22R1_bit at CAN2_F22R1.B28;
    sbit  FB29_CAN2_F22R1_bit at CAN2_F22R1.B29;
    sbit  FB30_CAN2_F22R1_bit at CAN2_F22R1.B30;
    sbit  FB31_CAN2_F22R1_bit at CAN2_F22R1.B31;

sfr unsigned long   volatile CAN2_F22R2           absolute 0x40006AF4;
    sbit  FB0_CAN2_F22R2_bit at CAN2_F22R2.B0;
    sbit  FB1_CAN2_F22R2_bit at CAN2_F22R2.B1;
    sbit  FB2_CAN2_F22R2_bit at CAN2_F22R2.B2;
    sbit  FB3_CAN2_F22R2_bit at CAN2_F22R2.B3;
    sbit  FB4_CAN2_F22R2_bit at CAN2_F22R2.B4;
    sbit  FB5_CAN2_F22R2_bit at CAN2_F22R2.B5;
    sbit  FB6_CAN2_F22R2_bit at CAN2_F22R2.B6;
    sbit  FB7_CAN2_F22R2_bit at CAN2_F22R2.B7;
    sbit  FB8_CAN2_F22R2_bit at CAN2_F22R2.B8;
    sbit  FB9_CAN2_F22R2_bit at CAN2_F22R2.B9;
    sbit  FB10_CAN2_F22R2_bit at CAN2_F22R2.B10;
    sbit  FB11_CAN2_F22R2_bit at CAN2_F22R2.B11;
    sbit  FB12_CAN2_F22R2_bit at CAN2_F22R2.B12;
    sbit  FB13_CAN2_F22R2_bit at CAN2_F22R2.B13;
    sbit  FB14_CAN2_F22R2_bit at CAN2_F22R2.B14;
    sbit  FB15_CAN2_F22R2_bit at CAN2_F22R2.B15;
    sbit  FB16_CAN2_F22R2_bit at CAN2_F22R2.B16;
    sbit  FB17_CAN2_F22R2_bit at CAN2_F22R2.B17;
    sbit  FB18_CAN2_F22R2_bit at CAN2_F22R2.B18;
    sbit  FB19_CAN2_F22R2_bit at CAN2_F22R2.B19;
    sbit  FB20_CAN2_F22R2_bit at CAN2_F22R2.B20;
    sbit  FB21_CAN2_F22R2_bit at CAN2_F22R2.B21;
    sbit  FB22_CAN2_F22R2_bit at CAN2_F22R2.B22;
    sbit  FB23_CAN2_F22R2_bit at CAN2_F22R2.B23;
    sbit  FB24_CAN2_F22R2_bit at CAN2_F22R2.B24;
    sbit  FB25_CAN2_F22R2_bit at CAN2_F22R2.B25;
    sbit  FB26_CAN2_F22R2_bit at CAN2_F22R2.B26;
    sbit  FB27_CAN2_F22R2_bit at CAN2_F22R2.B27;
    sbit  FB28_CAN2_F22R2_bit at CAN2_F22R2.B28;
    sbit  FB29_CAN2_F22R2_bit at CAN2_F22R2.B29;
    sbit  FB30_CAN2_F22R2_bit at CAN2_F22R2.B30;
    sbit  FB31_CAN2_F22R2_bit at CAN2_F22R2.B31;

sfr unsigned long   volatile CAN2_F23R1           absolute 0x40006AF8;
    sbit  FB0_CAN2_F23R1_bit at CAN2_F23R1.B0;
    sbit  FB1_CAN2_F23R1_bit at CAN2_F23R1.B1;
    sbit  FB2_CAN2_F23R1_bit at CAN2_F23R1.B2;
    sbit  FB3_CAN2_F23R1_bit at CAN2_F23R1.B3;
    sbit  FB4_CAN2_F23R1_bit at CAN2_F23R1.B4;
    sbit  FB5_CAN2_F23R1_bit at CAN2_F23R1.B5;
    sbit  FB6_CAN2_F23R1_bit at CAN2_F23R1.B6;
    sbit  FB7_CAN2_F23R1_bit at CAN2_F23R1.B7;
    sbit  FB8_CAN2_F23R1_bit at CAN2_F23R1.B8;
    sbit  FB9_CAN2_F23R1_bit at CAN2_F23R1.B9;
    sbit  FB10_CAN2_F23R1_bit at CAN2_F23R1.B10;
    sbit  FB11_CAN2_F23R1_bit at CAN2_F23R1.B11;
    sbit  FB12_CAN2_F23R1_bit at CAN2_F23R1.B12;
    sbit  FB13_CAN2_F23R1_bit at CAN2_F23R1.B13;
    sbit  FB14_CAN2_F23R1_bit at CAN2_F23R1.B14;
    sbit  FB15_CAN2_F23R1_bit at CAN2_F23R1.B15;
    sbit  FB16_CAN2_F23R1_bit at CAN2_F23R1.B16;
    sbit  FB17_CAN2_F23R1_bit at CAN2_F23R1.B17;
    sbit  FB18_CAN2_F23R1_bit at CAN2_F23R1.B18;
    sbit  FB19_CAN2_F23R1_bit at CAN2_F23R1.B19;
    sbit  FB20_CAN2_F23R1_bit at CAN2_F23R1.B20;
    sbit  FB21_CAN2_F23R1_bit at CAN2_F23R1.B21;
    sbit  FB22_CAN2_F23R1_bit at CAN2_F23R1.B22;
    sbit  FB23_CAN2_F23R1_bit at CAN2_F23R1.B23;
    sbit  FB24_CAN2_F23R1_bit at CAN2_F23R1.B24;
    sbit  FB25_CAN2_F23R1_bit at CAN2_F23R1.B25;
    sbit  FB26_CAN2_F23R1_bit at CAN2_F23R1.B26;
    sbit  FB27_CAN2_F23R1_bit at CAN2_F23R1.B27;
    sbit  FB28_CAN2_F23R1_bit at CAN2_F23R1.B28;
    sbit  FB29_CAN2_F23R1_bit at CAN2_F23R1.B29;
    sbit  FB30_CAN2_F23R1_bit at CAN2_F23R1.B30;
    sbit  FB31_CAN2_F23R1_bit at CAN2_F23R1.B31;

sfr unsigned long   volatile CAN2_F23R2           absolute 0x40006AFC;
    sbit  FB0_CAN2_F23R2_bit at CAN2_F23R2.B0;
    sbit  FB1_CAN2_F23R2_bit at CAN2_F23R2.B1;
    sbit  FB2_CAN2_F23R2_bit at CAN2_F23R2.B2;
    sbit  FB3_CAN2_F23R2_bit at CAN2_F23R2.B3;
    sbit  FB4_CAN2_F23R2_bit at CAN2_F23R2.B4;
    sbit  FB5_CAN2_F23R2_bit at CAN2_F23R2.B5;
    sbit  FB6_CAN2_F23R2_bit at CAN2_F23R2.B6;
    sbit  FB7_CAN2_F23R2_bit at CAN2_F23R2.B7;
    sbit  FB8_CAN2_F23R2_bit at CAN2_F23R2.B8;
    sbit  FB9_CAN2_F23R2_bit at CAN2_F23R2.B9;
    sbit  FB10_CAN2_F23R2_bit at CAN2_F23R2.B10;
    sbit  FB11_CAN2_F23R2_bit at CAN2_F23R2.B11;
    sbit  FB12_CAN2_F23R2_bit at CAN2_F23R2.B12;
    sbit  FB13_CAN2_F23R2_bit at CAN2_F23R2.B13;
    sbit  FB14_CAN2_F23R2_bit at CAN2_F23R2.B14;
    sbit  FB15_CAN2_F23R2_bit at CAN2_F23R2.B15;
    sbit  FB16_CAN2_F23R2_bit at CAN2_F23R2.B16;
    sbit  FB17_CAN2_F23R2_bit at CAN2_F23R2.B17;
    sbit  FB18_CAN2_F23R2_bit at CAN2_F23R2.B18;
    sbit  FB19_CAN2_F23R2_bit at CAN2_F23R2.B19;
    sbit  FB20_CAN2_F23R2_bit at CAN2_F23R2.B20;
    sbit  FB21_CAN2_F23R2_bit at CAN2_F23R2.B21;
    sbit  FB22_CAN2_F23R2_bit at CAN2_F23R2.B22;
    sbit  FB23_CAN2_F23R2_bit at CAN2_F23R2.B23;
    sbit  FB24_CAN2_F23R2_bit at CAN2_F23R2.B24;
    sbit  FB25_CAN2_F23R2_bit at CAN2_F23R2.B25;
    sbit  FB26_CAN2_F23R2_bit at CAN2_F23R2.B26;
    sbit  FB27_CAN2_F23R2_bit at CAN2_F23R2.B27;
    sbit  FB28_CAN2_F23R2_bit at CAN2_F23R2.B28;
    sbit  FB29_CAN2_F23R2_bit at CAN2_F23R2.B29;
    sbit  FB30_CAN2_F23R2_bit at CAN2_F23R2.B30;
    sbit  FB31_CAN2_F23R2_bit at CAN2_F23R2.B31;

sfr unsigned long   volatile CAN2_F24R1           absolute 0x40006B00;
    sbit  FB0_CAN2_F24R1_bit at CAN2_F24R1.B0;
    sbit  FB1_CAN2_F24R1_bit at CAN2_F24R1.B1;
    sbit  FB2_CAN2_F24R1_bit at CAN2_F24R1.B2;
    sbit  FB3_CAN2_F24R1_bit at CAN2_F24R1.B3;
    sbit  FB4_CAN2_F24R1_bit at CAN2_F24R1.B4;
    sbit  FB5_CAN2_F24R1_bit at CAN2_F24R1.B5;
    sbit  FB6_CAN2_F24R1_bit at CAN2_F24R1.B6;
    sbit  FB7_CAN2_F24R1_bit at CAN2_F24R1.B7;
    sbit  FB8_CAN2_F24R1_bit at CAN2_F24R1.B8;
    sbit  FB9_CAN2_F24R1_bit at CAN2_F24R1.B9;
    sbit  FB10_CAN2_F24R1_bit at CAN2_F24R1.B10;
    sbit  FB11_CAN2_F24R1_bit at CAN2_F24R1.B11;
    sbit  FB12_CAN2_F24R1_bit at CAN2_F24R1.B12;
    sbit  FB13_CAN2_F24R1_bit at CAN2_F24R1.B13;
    sbit  FB14_CAN2_F24R1_bit at CAN2_F24R1.B14;
    sbit  FB15_CAN2_F24R1_bit at CAN2_F24R1.B15;
    sbit  FB16_CAN2_F24R1_bit at CAN2_F24R1.B16;
    sbit  FB17_CAN2_F24R1_bit at CAN2_F24R1.B17;
    sbit  FB18_CAN2_F24R1_bit at CAN2_F24R1.B18;
    sbit  FB19_CAN2_F24R1_bit at CAN2_F24R1.B19;
    sbit  FB20_CAN2_F24R1_bit at CAN2_F24R1.B20;
    sbit  FB21_CAN2_F24R1_bit at CAN2_F24R1.B21;
    sbit  FB22_CAN2_F24R1_bit at CAN2_F24R1.B22;
    sbit  FB23_CAN2_F24R1_bit at CAN2_F24R1.B23;
    sbit  FB24_CAN2_F24R1_bit at CAN2_F24R1.B24;
    sbit  FB25_CAN2_F24R1_bit at CAN2_F24R1.B25;
    sbit  FB26_CAN2_F24R1_bit at CAN2_F24R1.B26;
    sbit  FB27_CAN2_F24R1_bit at CAN2_F24R1.B27;
    sbit  FB28_CAN2_F24R1_bit at CAN2_F24R1.B28;
    sbit  FB29_CAN2_F24R1_bit at CAN2_F24R1.B29;
    sbit  FB30_CAN2_F24R1_bit at CAN2_F24R1.B30;
    sbit  FB31_CAN2_F24R1_bit at CAN2_F24R1.B31;

sfr unsigned long   volatile CAN2_F24R2           absolute 0x40006B04;
    sbit  FB0_CAN2_F24R2_bit at CAN2_F24R2.B0;
    sbit  FB1_CAN2_F24R2_bit at CAN2_F24R2.B1;
    sbit  FB2_CAN2_F24R2_bit at CAN2_F24R2.B2;
    sbit  FB3_CAN2_F24R2_bit at CAN2_F24R2.B3;
    sbit  FB4_CAN2_F24R2_bit at CAN2_F24R2.B4;
    sbit  FB5_CAN2_F24R2_bit at CAN2_F24R2.B5;
    sbit  FB6_CAN2_F24R2_bit at CAN2_F24R2.B6;
    sbit  FB7_CAN2_F24R2_bit at CAN2_F24R2.B7;
    sbit  FB8_CAN2_F24R2_bit at CAN2_F24R2.B8;
    sbit  FB9_CAN2_F24R2_bit at CAN2_F24R2.B9;
    sbit  FB10_CAN2_F24R2_bit at CAN2_F24R2.B10;
    sbit  FB11_CAN2_F24R2_bit at CAN2_F24R2.B11;
    sbit  FB12_CAN2_F24R2_bit at CAN2_F24R2.B12;
    sbit  FB13_CAN2_F24R2_bit at CAN2_F24R2.B13;
    sbit  FB14_CAN2_F24R2_bit at CAN2_F24R2.B14;
    sbit  FB15_CAN2_F24R2_bit at CAN2_F24R2.B15;
    sbit  FB16_CAN2_F24R2_bit at CAN2_F24R2.B16;
    sbit  FB17_CAN2_F24R2_bit at CAN2_F24R2.B17;
    sbit  FB18_CAN2_F24R2_bit at CAN2_F24R2.B18;
    sbit  FB19_CAN2_F24R2_bit at CAN2_F24R2.B19;
    sbit  FB20_CAN2_F24R2_bit at CAN2_F24R2.B20;
    sbit  FB21_CAN2_F24R2_bit at CAN2_F24R2.B21;
    sbit  FB22_CAN2_F24R2_bit at CAN2_F24R2.B22;
    sbit  FB23_CAN2_F24R2_bit at CAN2_F24R2.B23;
    sbit  FB24_CAN2_F24R2_bit at CAN2_F24R2.B24;
    sbit  FB25_CAN2_F24R2_bit at CAN2_F24R2.B25;
    sbit  FB26_CAN2_F24R2_bit at CAN2_F24R2.B26;
    sbit  FB27_CAN2_F24R2_bit at CAN2_F24R2.B27;
    sbit  FB28_CAN2_F24R2_bit at CAN2_F24R2.B28;
    sbit  FB29_CAN2_F24R2_bit at CAN2_F24R2.B29;
    sbit  FB30_CAN2_F24R2_bit at CAN2_F24R2.B30;
    sbit  FB31_CAN2_F24R2_bit at CAN2_F24R2.B31;

sfr unsigned long   volatile CAN2_F25R1           absolute 0x40006B08;
    sbit  FB0_CAN2_F25R1_bit at CAN2_F25R1.B0;
    sbit  FB1_CAN2_F25R1_bit at CAN2_F25R1.B1;
    sbit  FB2_CAN2_F25R1_bit at CAN2_F25R1.B2;
    sbit  FB3_CAN2_F25R1_bit at CAN2_F25R1.B3;
    sbit  FB4_CAN2_F25R1_bit at CAN2_F25R1.B4;
    sbit  FB5_CAN2_F25R1_bit at CAN2_F25R1.B5;
    sbit  FB6_CAN2_F25R1_bit at CAN2_F25R1.B6;
    sbit  FB7_CAN2_F25R1_bit at CAN2_F25R1.B7;
    sbit  FB8_CAN2_F25R1_bit at CAN2_F25R1.B8;
    sbit  FB9_CAN2_F25R1_bit at CAN2_F25R1.B9;
    sbit  FB10_CAN2_F25R1_bit at CAN2_F25R1.B10;
    sbit  FB11_CAN2_F25R1_bit at CAN2_F25R1.B11;
    sbit  FB12_CAN2_F25R1_bit at CAN2_F25R1.B12;
    sbit  FB13_CAN2_F25R1_bit at CAN2_F25R1.B13;
    sbit  FB14_CAN2_F25R1_bit at CAN2_F25R1.B14;
    sbit  FB15_CAN2_F25R1_bit at CAN2_F25R1.B15;
    sbit  FB16_CAN2_F25R1_bit at CAN2_F25R1.B16;
    sbit  FB17_CAN2_F25R1_bit at CAN2_F25R1.B17;
    sbit  FB18_CAN2_F25R1_bit at CAN2_F25R1.B18;
    sbit  FB19_CAN2_F25R1_bit at CAN2_F25R1.B19;
    sbit  FB20_CAN2_F25R1_bit at CAN2_F25R1.B20;
    sbit  FB21_CAN2_F25R1_bit at CAN2_F25R1.B21;
    sbit  FB22_CAN2_F25R1_bit at CAN2_F25R1.B22;
    sbit  FB23_CAN2_F25R1_bit at CAN2_F25R1.B23;
    sbit  FB24_CAN2_F25R1_bit at CAN2_F25R1.B24;
    sbit  FB25_CAN2_F25R1_bit at CAN2_F25R1.B25;
    sbit  FB26_CAN2_F25R1_bit at CAN2_F25R1.B26;
    sbit  FB27_CAN2_F25R1_bit at CAN2_F25R1.B27;
    sbit  FB28_CAN2_F25R1_bit at CAN2_F25R1.B28;
    sbit  FB29_CAN2_F25R1_bit at CAN2_F25R1.B29;
    sbit  FB30_CAN2_F25R1_bit at CAN2_F25R1.B30;
    sbit  FB31_CAN2_F25R1_bit at CAN2_F25R1.B31;

sfr unsigned long   volatile CAN2_F25R2           absolute 0x40006B0C;
    sbit  FB0_CAN2_F25R2_bit at CAN2_F25R2.B0;
    sbit  FB1_CAN2_F25R2_bit at CAN2_F25R2.B1;
    sbit  FB2_CAN2_F25R2_bit at CAN2_F25R2.B2;
    sbit  FB3_CAN2_F25R2_bit at CAN2_F25R2.B3;
    sbit  FB4_CAN2_F25R2_bit at CAN2_F25R2.B4;
    sbit  FB5_CAN2_F25R2_bit at CAN2_F25R2.B5;
    sbit  FB6_CAN2_F25R2_bit at CAN2_F25R2.B6;
    sbit  FB7_CAN2_F25R2_bit at CAN2_F25R2.B7;
    sbit  FB8_CAN2_F25R2_bit at CAN2_F25R2.B8;
    sbit  FB9_CAN2_F25R2_bit at CAN2_F25R2.B9;
    sbit  FB10_CAN2_F25R2_bit at CAN2_F25R2.B10;
    sbit  FB11_CAN2_F25R2_bit at CAN2_F25R2.B11;
    sbit  FB12_CAN2_F25R2_bit at CAN2_F25R2.B12;
    sbit  FB13_CAN2_F25R2_bit at CAN2_F25R2.B13;
    sbit  FB14_CAN2_F25R2_bit at CAN2_F25R2.B14;
    sbit  FB15_CAN2_F25R2_bit at CAN2_F25R2.B15;
    sbit  FB16_CAN2_F25R2_bit at CAN2_F25R2.B16;
    sbit  FB17_CAN2_F25R2_bit at CAN2_F25R2.B17;
    sbit  FB18_CAN2_F25R2_bit at CAN2_F25R2.B18;
    sbit  FB19_CAN2_F25R2_bit at CAN2_F25R2.B19;
    sbit  FB20_CAN2_F25R2_bit at CAN2_F25R2.B20;
    sbit  FB21_CAN2_F25R2_bit at CAN2_F25R2.B21;
    sbit  FB22_CAN2_F25R2_bit at CAN2_F25R2.B22;
    sbit  FB23_CAN2_F25R2_bit at CAN2_F25R2.B23;
    sbit  FB24_CAN2_F25R2_bit at CAN2_F25R2.B24;
    sbit  FB25_CAN2_F25R2_bit at CAN2_F25R2.B25;
    sbit  FB26_CAN2_F25R2_bit at CAN2_F25R2.B26;
    sbit  FB27_CAN2_F25R2_bit at CAN2_F25R2.B27;
    sbit  FB28_CAN2_F25R2_bit at CAN2_F25R2.B28;
    sbit  FB29_CAN2_F25R2_bit at CAN2_F25R2.B29;
    sbit  FB30_CAN2_F25R2_bit at CAN2_F25R2.B30;
    sbit  FB31_CAN2_F25R2_bit at CAN2_F25R2.B31;

sfr unsigned long   volatile CAN2_F26R1           absolute 0x40006B10;
    sbit  FB0_CAN2_F26R1_bit at CAN2_F26R1.B0;
    sbit  FB1_CAN2_F26R1_bit at CAN2_F26R1.B1;
    sbit  FB2_CAN2_F26R1_bit at CAN2_F26R1.B2;
    sbit  FB3_CAN2_F26R1_bit at CAN2_F26R1.B3;
    sbit  FB4_CAN2_F26R1_bit at CAN2_F26R1.B4;
    sbit  FB5_CAN2_F26R1_bit at CAN2_F26R1.B5;
    sbit  FB6_CAN2_F26R1_bit at CAN2_F26R1.B6;
    sbit  FB7_CAN2_F26R1_bit at CAN2_F26R1.B7;
    sbit  FB8_CAN2_F26R1_bit at CAN2_F26R1.B8;
    sbit  FB9_CAN2_F26R1_bit at CAN2_F26R1.B9;
    sbit  FB10_CAN2_F26R1_bit at CAN2_F26R1.B10;
    sbit  FB11_CAN2_F26R1_bit at CAN2_F26R1.B11;
    sbit  FB12_CAN2_F26R1_bit at CAN2_F26R1.B12;
    sbit  FB13_CAN2_F26R1_bit at CAN2_F26R1.B13;
    sbit  FB14_CAN2_F26R1_bit at CAN2_F26R1.B14;
    sbit  FB15_CAN2_F26R1_bit at CAN2_F26R1.B15;
    sbit  FB16_CAN2_F26R1_bit at CAN2_F26R1.B16;
    sbit  FB17_CAN2_F26R1_bit at CAN2_F26R1.B17;
    sbit  FB18_CAN2_F26R1_bit at CAN2_F26R1.B18;
    sbit  FB19_CAN2_F26R1_bit at CAN2_F26R1.B19;
    sbit  FB20_CAN2_F26R1_bit at CAN2_F26R1.B20;
    sbit  FB21_CAN2_F26R1_bit at CAN2_F26R1.B21;
    sbit  FB22_CAN2_F26R1_bit at CAN2_F26R1.B22;
    sbit  FB23_CAN2_F26R1_bit at CAN2_F26R1.B23;
    sbit  FB24_CAN2_F26R1_bit at CAN2_F26R1.B24;
    sbit  FB25_CAN2_F26R1_bit at CAN2_F26R1.B25;
    sbit  FB26_CAN2_F26R1_bit at CAN2_F26R1.B26;
    sbit  FB27_CAN2_F26R1_bit at CAN2_F26R1.B27;
    sbit  FB28_CAN2_F26R1_bit at CAN2_F26R1.B28;
    sbit  FB29_CAN2_F26R1_bit at CAN2_F26R1.B29;
    sbit  FB30_CAN2_F26R1_bit at CAN2_F26R1.B30;
    sbit  FB31_CAN2_F26R1_bit at CAN2_F26R1.B31;

sfr unsigned long   volatile CAN2_F26R2           absolute 0x40006B14;
    sbit  FB0_CAN2_F26R2_bit at CAN2_F26R2.B0;
    sbit  FB1_CAN2_F26R2_bit at CAN2_F26R2.B1;
    sbit  FB2_CAN2_F26R2_bit at CAN2_F26R2.B2;
    sbit  FB3_CAN2_F26R2_bit at CAN2_F26R2.B3;
    sbit  FB4_CAN2_F26R2_bit at CAN2_F26R2.B4;
    sbit  FB5_CAN2_F26R2_bit at CAN2_F26R2.B5;
    sbit  FB6_CAN2_F26R2_bit at CAN2_F26R2.B6;
    sbit  FB7_CAN2_F26R2_bit at CAN2_F26R2.B7;
    sbit  FB8_CAN2_F26R2_bit at CAN2_F26R2.B8;
    sbit  FB9_CAN2_F26R2_bit at CAN2_F26R2.B9;
    sbit  FB10_CAN2_F26R2_bit at CAN2_F26R2.B10;
    sbit  FB11_CAN2_F26R2_bit at CAN2_F26R2.B11;
    sbit  FB12_CAN2_F26R2_bit at CAN2_F26R2.B12;
    sbit  FB13_CAN2_F26R2_bit at CAN2_F26R2.B13;
    sbit  FB14_CAN2_F26R2_bit at CAN2_F26R2.B14;
    sbit  FB15_CAN2_F26R2_bit at CAN2_F26R2.B15;
    sbit  FB16_CAN2_F26R2_bit at CAN2_F26R2.B16;
    sbit  FB17_CAN2_F26R2_bit at CAN2_F26R2.B17;
    sbit  FB18_CAN2_F26R2_bit at CAN2_F26R2.B18;
    sbit  FB19_CAN2_F26R2_bit at CAN2_F26R2.B19;
    sbit  FB20_CAN2_F26R2_bit at CAN2_F26R2.B20;
    sbit  FB21_CAN2_F26R2_bit at CAN2_F26R2.B21;
    sbit  FB22_CAN2_F26R2_bit at CAN2_F26R2.B22;
    sbit  FB23_CAN2_F26R2_bit at CAN2_F26R2.B23;
    sbit  FB24_CAN2_F26R2_bit at CAN2_F26R2.B24;
    sbit  FB25_CAN2_F26R2_bit at CAN2_F26R2.B25;
    sbit  FB26_CAN2_F26R2_bit at CAN2_F26R2.B26;
    sbit  FB27_CAN2_F26R2_bit at CAN2_F26R2.B27;
    sbit  FB28_CAN2_F26R2_bit at CAN2_F26R2.B28;
    sbit  FB29_CAN2_F26R2_bit at CAN2_F26R2.B29;
    sbit  FB30_CAN2_F26R2_bit at CAN2_F26R2.B30;
    sbit  FB31_CAN2_F26R2_bit at CAN2_F26R2.B31;

sfr unsigned long   volatile CAN2_F27R1           absolute 0x40006B18;
    sbit  FB0_CAN2_F27R1_bit at CAN2_F27R1.B0;
    sbit  FB1_CAN2_F27R1_bit at CAN2_F27R1.B1;
    sbit  FB2_CAN2_F27R1_bit at CAN2_F27R1.B2;
    sbit  FB3_CAN2_F27R1_bit at CAN2_F27R1.B3;
    sbit  FB4_CAN2_F27R1_bit at CAN2_F27R1.B4;
    sbit  FB5_CAN2_F27R1_bit at CAN2_F27R1.B5;
    sbit  FB6_CAN2_F27R1_bit at CAN2_F27R1.B6;
    sbit  FB7_CAN2_F27R1_bit at CAN2_F27R1.B7;
    sbit  FB8_CAN2_F27R1_bit at CAN2_F27R1.B8;
    sbit  FB9_CAN2_F27R1_bit at CAN2_F27R1.B9;
    sbit  FB10_CAN2_F27R1_bit at CAN2_F27R1.B10;
    sbit  FB11_CAN2_F27R1_bit at CAN2_F27R1.B11;
    sbit  FB12_CAN2_F27R1_bit at CAN2_F27R1.B12;
    sbit  FB13_CAN2_F27R1_bit at CAN2_F27R1.B13;
    sbit  FB14_CAN2_F27R1_bit at CAN2_F27R1.B14;
    sbit  FB15_CAN2_F27R1_bit at CAN2_F27R1.B15;
    sbit  FB16_CAN2_F27R1_bit at CAN2_F27R1.B16;
    sbit  FB17_CAN2_F27R1_bit at CAN2_F27R1.B17;
    sbit  FB18_CAN2_F27R1_bit at CAN2_F27R1.B18;
    sbit  FB19_CAN2_F27R1_bit at CAN2_F27R1.B19;
    sbit  FB20_CAN2_F27R1_bit at CAN2_F27R1.B20;
    sbit  FB21_CAN2_F27R1_bit at CAN2_F27R1.B21;
    sbit  FB22_CAN2_F27R1_bit at CAN2_F27R1.B22;
    sbit  FB23_CAN2_F27R1_bit at CAN2_F27R1.B23;
    sbit  FB24_CAN2_F27R1_bit at CAN2_F27R1.B24;
    sbit  FB25_CAN2_F27R1_bit at CAN2_F27R1.B25;
    sbit  FB26_CAN2_F27R1_bit at CAN2_F27R1.B26;
    sbit  FB27_CAN2_F27R1_bit at CAN2_F27R1.B27;
    sbit  FB28_CAN2_F27R1_bit at CAN2_F27R1.B28;
    sbit  FB29_CAN2_F27R1_bit at CAN2_F27R1.B29;
    sbit  FB30_CAN2_F27R1_bit at CAN2_F27R1.B30;
    sbit  FB31_CAN2_F27R1_bit at CAN2_F27R1.B31;

sfr unsigned long   volatile CAN2_F27R2           absolute 0x40006B1C;
    sbit  FB0_CAN2_F27R2_bit at CAN2_F27R2.B0;
    sbit  FB1_CAN2_F27R2_bit at CAN2_F27R2.B1;
    sbit  FB2_CAN2_F27R2_bit at CAN2_F27R2.B2;
    sbit  FB3_CAN2_F27R2_bit at CAN2_F27R2.B3;
    sbit  FB4_CAN2_F27R2_bit at CAN2_F27R2.B4;
    sbit  FB5_CAN2_F27R2_bit at CAN2_F27R2.B5;
    sbit  FB6_CAN2_F27R2_bit at CAN2_F27R2.B6;
    sbit  FB7_CAN2_F27R2_bit at CAN2_F27R2.B7;
    sbit  FB8_CAN2_F27R2_bit at CAN2_F27R2.B8;
    sbit  FB9_CAN2_F27R2_bit at CAN2_F27R2.B9;
    sbit  FB10_CAN2_F27R2_bit at CAN2_F27R2.B10;
    sbit  FB11_CAN2_F27R2_bit at CAN2_F27R2.B11;
    sbit  FB12_CAN2_F27R2_bit at CAN2_F27R2.B12;
    sbit  FB13_CAN2_F27R2_bit at CAN2_F27R2.B13;
    sbit  FB14_CAN2_F27R2_bit at CAN2_F27R2.B14;
    sbit  FB15_CAN2_F27R2_bit at CAN2_F27R2.B15;
    sbit  FB16_CAN2_F27R2_bit at CAN2_F27R2.B16;
    sbit  FB17_CAN2_F27R2_bit at CAN2_F27R2.B17;
    sbit  FB18_CAN2_F27R2_bit at CAN2_F27R2.B18;
    sbit  FB19_CAN2_F27R2_bit at CAN2_F27R2.B19;
    sbit  FB20_CAN2_F27R2_bit at CAN2_F27R2.B20;
    sbit  FB21_CAN2_F27R2_bit at CAN2_F27R2.B21;
    sbit  FB22_CAN2_F27R2_bit at CAN2_F27R2.B22;
    sbit  FB23_CAN2_F27R2_bit at CAN2_F27R2.B23;
    sbit  FB24_CAN2_F27R2_bit at CAN2_F27R2.B24;
    sbit  FB25_CAN2_F27R2_bit at CAN2_F27R2.B25;
    sbit  FB26_CAN2_F27R2_bit at CAN2_F27R2.B26;
    sbit  FB27_CAN2_F27R2_bit at CAN2_F27R2.B27;
    sbit  FB28_CAN2_F27R2_bit at CAN2_F27R2.B28;
    sbit  FB29_CAN2_F27R2_bit at CAN2_F27R2.B29;
    sbit  FB30_CAN2_F27R2_bit at CAN2_F27R2.B30;
    sbit  FB31_CAN2_F27R2_bit at CAN2_F27R2.B31;

sfr unsigned long   volatile CAN3_MCR             absolute 0x40006C00;
    sbit  DBF_CAN3_MCR_bit at CAN3_MCR.B16;
    sbit  RESET_CAN3_MCR_bit at CAN3_MCR.B15;
    sbit  TTCM_CAN3_MCR_bit at CAN3_MCR.B7;
    sbit  ABOM_CAN3_MCR_bit at CAN3_MCR.B6;
    sbit  AWUM_CAN3_MCR_bit at CAN3_MCR.B5;
    sbit  NART_CAN3_MCR_bit at CAN3_MCR.B4;
    sbit  RFLM_CAN3_MCR_bit at CAN3_MCR.B3;
    sbit  TXFP_CAN3_MCR_bit at CAN3_MCR.B2;
    sbit  SLEEP_CAN3_MCR_bit at CAN3_MCR.B1;
    sbit  INRQ_CAN3_MCR_bit at CAN3_MCR.B0;

sfr unsigned long   volatile CAN3_MSR             absolute 0x40006C04;
    sbit  RX_CAN3_MSR_bit at CAN3_MSR.B11;
    sbit  SAMP_CAN3_MSR_bit at CAN3_MSR.B10;
    sbit  RXM_CAN3_MSR_bit at CAN3_MSR.B9;
    sbit  TXM_CAN3_MSR_bit at CAN3_MSR.B8;
    sbit  SLAKI_CAN3_MSR_bit at CAN3_MSR.B4;
    sbit  WKUI_CAN3_MSR_bit at CAN3_MSR.B3;
    sbit  ERRI_CAN3_MSR_bit at CAN3_MSR.B2;
    sbit  SLAK_CAN3_MSR_bit at CAN3_MSR.B1;
    sbit  INAK_CAN3_MSR_bit at CAN3_MSR.B0;

sfr unsigned long   volatile CAN3_TSR             absolute 0x40006C08;
    sbit  LOW2_CAN3_TSR_bit at CAN3_TSR.B31;
    sbit  LOW1_CAN3_TSR_bit at CAN3_TSR.B30;
    sbit  LOW0_CAN3_TSR_bit at CAN3_TSR.B29;
    sbit  TME2_CAN3_TSR_bit at CAN3_TSR.B28;
    sbit  TME1_CAN3_TSR_bit at CAN3_TSR.B27;
    sbit  TME0_CAN3_TSR_bit at CAN3_TSR.B26;
    sbit  CODE0_CAN3_TSR_bit at CAN3_TSR.B24;
    sbit  CODE1_CAN3_TSR_bit at CAN3_TSR.B25;
    sbit  ABRQ2_CAN3_TSR_bit at CAN3_TSR.B23;
    sbit  TERR2_CAN3_TSR_bit at CAN3_TSR.B19;
    sbit  ALST2_CAN3_TSR_bit at CAN3_TSR.B18;
    sbit  TXOK2_CAN3_TSR_bit at CAN3_TSR.B17;
    sbit  RQCP2_CAN3_TSR_bit at CAN3_TSR.B16;
    sbit  ABRQ1_CAN3_TSR_bit at CAN3_TSR.B15;
    sbit  TERR1_CAN3_TSR_bit at CAN3_TSR.B11;
    sbit  ALST1_CAN3_TSR_bit at CAN3_TSR.B10;
    sbit  TXOK1_CAN3_TSR_bit at CAN3_TSR.B9;
    sbit  RQCP1_CAN3_TSR_bit at CAN3_TSR.B8;
    sbit  ABRQ0_CAN3_TSR_bit at CAN3_TSR.B7;
    sbit  TERR0_CAN3_TSR_bit at CAN3_TSR.B3;
    sbit  ALST0_CAN3_TSR_bit at CAN3_TSR.B2;
    sbit  TXOK0_CAN3_TSR_bit at CAN3_TSR.B1;
    sbit  RQCP0_CAN3_TSR_bit at CAN3_TSR.B0;

sfr unsigned long   volatile CAN3_RF0R            absolute 0x40006C0C;
    sbit  RFOM0_CAN3_RF0R_bit at CAN3_RF0R.B5;
    sbit  FOVR0_CAN3_RF0R_bit at CAN3_RF0R.B4;
    sbit  FULL0_CAN3_RF0R_bit at CAN3_RF0R.B3;
    sbit  FMP00_CAN3_RF0R_bit at CAN3_RF0R.B0;
    sbit  FMP01_CAN3_RF0R_bit at CAN3_RF0R.B1;

sfr unsigned long   volatile CAN3_RF1R            absolute 0x40006C10;
    sbit  RFOM1_CAN3_RF1R_bit at CAN3_RF1R.B5;
    sbit  FOVR1_CAN3_RF1R_bit at CAN3_RF1R.B4;
    sbit  FULL1_CAN3_RF1R_bit at CAN3_RF1R.B3;
    sbit  FMP10_CAN3_RF1R_bit at CAN3_RF1R.B0;
    sbit  FMP11_CAN3_RF1R_bit at CAN3_RF1R.B1;

sfr unsigned long   volatile CAN3_IER             absolute 0x40006C14;
    sbit  SLKIE_CAN3_IER_bit at CAN3_IER.B17;
    sbit  WKUIE_CAN3_IER_bit at CAN3_IER.B16;
    sbit  ERRIE_CAN3_IER_bit at CAN3_IER.B15;
    sbit  LECIE_CAN3_IER_bit at CAN3_IER.B11;
    sbit  BOFIE_CAN3_IER_bit at CAN3_IER.B10;
    sbit  EPVIE_CAN3_IER_bit at CAN3_IER.B9;
    sbit  EWGIE_CAN3_IER_bit at CAN3_IER.B8;
    sbit  FOVIE1_CAN3_IER_bit at CAN3_IER.B6;
    sbit  FFIE1_CAN3_IER_bit at CAN3_IER.B5;
    sbit  FMPIE1_CAN3_IER_bit at CAN3_IER.B4;
    sbit  FOVIE0_CAN3_IER_bit at CAN3_IER.B3;
    sbit  FFIE0_CAN3_IER_bit at CAN3_IER.B2;
    sbit  FMPIE0_CAN3_IER_bit at CAN3_IER.B1;
    sbit  TMEIE_CAN3_IER_bit at CAN3_IER.B0;

sfr unsigned long   volatile CAN3_ESR             absolute 0x40006C18;
    sbit  REC0_CAN3_ESR_bit at CAN3_ESR.B24;
    sbit  REC1_CAN3_ESR_bit at CAN3_ESR.B25;
    sbit  REC2_CAN3_ESR_bit at CAN3_ESR.B26;
    sbit  REC3_CAN3_ESR_bit at CAN3_ESR.B27;
    sbit  REC4_CAN3_ESR_bit at CAN3_ESR.B28;
    sbit  REC5_CAN3_ESR_bit at CAN3_ESR.B29;
    sbit  REC6_CAN3_ESR_bit at CAN3_ESR.B30;
    sbit  REC7_CAN3_ESR_bit at CAN3_ESR.B31;
    sbit  TEC0_CAN3_ESR_bit at CAN3_ESR.B16;
    sbit  TEC1_CAN3_ESR_bit at CAN3_ESR.B17;
    sbit  TEC2_CAN3_ESR_bit at CAN3_ESR.B18;
    sbit  TEC3_CAN3_ESR_bit at CAN3_ESR.B19;
    sbit  TEC4_CAN3_ESR_bit at CAN3_ESR.B20;
    sbit  TEC5_CAN3_ESR_bit at CAN3_ESR.B21;
    sbit  TEC6_CAN3_ESR_bit at CAN3_ESR.B22;
    sbit  TEC7_CAN3_ESR_bit at CAN3_ESR.B23;
    sbit  LEC0_CAN3_ESR_bit at CAN3_ESR.B4;
    sbit  LEC1_CAN3_ESR_bit at CAN3_ESR.B5;
    sbit  LEC2_CAN3_ESR_bit at CAN3_ESR.B6;
    sbit  BOFF_CAN3_ESR_bit at CAN3_ESR.B2;
    sbit  EPVF_CAN3_ESR_bit at CAN3_ESR.B1;
    sbit  EWGF_CAN3_ESR_bit at CAN3_ESR.B0;

sfr unsigned long   volatile CAN3_BTR             absolute 0x40006C1C;
    sbit  SILM_CAN3_BTR_bit at CAN3_BTR.B31;
    sbit  LBKM_CAN3_BTR_bit at CAN3_BTR.B30;
    sbit  SJW0_CAN3_BTR_bit at CAN3_BTR.B24;
    sbit  SJW1_CAN3_BTR_bit at CAN3_BTR.B25;
    sbit  TS20_CAN3_BTR_bit at CAN3_BTR.B20;
    sbit  TS21_CAN3_BTR_bit at CAN3_BTR.B21;
    sbit  TS22_CAN3_BTR_bit at CAN3_BTR.B22;
    sbit  TS10_CAN3_BTR_bit at CAN3_BTR.B16;
    sbit  TS11_CAN3_BTR_bit at CAN3_BTR.B17;
    sbit  TS12_CAN3_BTR_bit at CAN3_BTR.B18;
    sbit  TS13_CAN3_BTR_bit at CAN3_BTR.B19;
    sbit  BRP0_CAN3_BTR_bit at CAN3_BTR.B0;
    sbit  BRP1_CAN3_BTR_bit at CAN3_BTR.B1;
    sbit  BRP2_CAN3_BTR_bit at CAN3_BTR.B2;
    sbit  BRP3_CAN3_BTR_bit at CAN3_BTR.B3;
    sbit  BRP4_CAN3_BTR_bit at CAN3_BTR.B4;
    sbit  BRP5_CAN3_BTR_bit at CAN3_BTR.B5;
    sbit  BRP6_CAN3_BTR_bit at CAN3_BTR.B6;
    sbit  BRP7_CAN3_BTR_bit at CAN3_BTR.B7;
    sbit  BRP8_CAN3_BTR_bit at CAN3_BTR.B8;
    sbit  BRP9_CAN3_BTR_bit at CAN3_BTR.B9;

sfr unsigned long   volatile CAN3_TI0R            absolute 0x40006D80;
    sbit  STID0_CAN3_TI0R_bit at CAN3_TI0R.B21;
    sbit  STID1_CAN3_TI0R_bit at CAN3_TI0R.B22;
    sbit  STID2_CAN3_TI0R_bit at CAN3_TI0R.B23;
    sbit  STID3_CAN3_TI0R_bit at CAN3_TI0R.B24;
    sbit  STID4_CAN3_TI0R_bit at CAN3_TI0R.B25;
    sbit  STID5_CAN3_TI0R_bit at CAN3_TI0R.B26;
    sbit  STID6_CAN3_TI0R_bit at CAN3_TI0R.B27;
    sbit  STID7_CAN3_TI0R_bit at CAN3_TI0R.B28;
    sbit  STID8_CAN3_TI0R_bit at CAN3_TI0R.B29;
    sbit  STID9_CAN3_TI0R_bit at CAN3_TI0R.B30;
    sbit  STID10_CAN3_TI0R_bit at CAN3_TI0R.B31;
    sbit  EXID0_CAN3_TI0R_bit at CAN3_TI0R.B3;
    sbit  EXID1_CAN3_TI0R_bit at CAN3_TI0R.B4;
    sbit  EXID2_CAN3_TI0R_bit at CAN3_TI0R.B5;
    sbit  EXID3_CAN3_TI0R_bit at CAN3_TI0R.B6;
    sbit  EXID4_CAN3_TI0R_bit at CAN3_TI0R.B7;
    sbit  EXID5_CAN3_TI0R_bit at CAN3_TI0R.B8;
    sbit  EXID6_CAN3_TI0R_bit at CAN3_TI0R.B9;
    sbit  EXID7_CAN3_TI0R_bit at CAN3_TI0R.B10;
    sbit  EXID8_CAN3_TI0R_bit at CAN3_TI0R.B11;
    sbit  EXID9_CAN3_TI0R_bit at CAN3_TI0R.B12;
    sbit  EXID10_CAN3_TI0R_bit at CAN3_TI0R.B13;
    sbit  EXID11_CAN3_TI0R_bit at CAN3_TI0R.B14;
    sbit  EXID12_CAN3_TI0R_bit at CAN3_TI0R.B15;
    sbit  EXID13_CAN3_TI0R_bit at CAN3_TI0R.B16;
    sbit  EXID14_CAN3_TI0R_bit at CAN3_TI0R.B17;
    sbit  EXID15_CAN3_TI0R_bit at CAN3_TI0R.B18;
    sbit  EXID16_CAN3_TI0R_bit at CAN3_TI0R.B19;
    sbit  EXID17_CAN3_TI0R_bit at CAN3_TI0R.B20;
    sbit  IDE_CAN3_TI0R_bit at CAN3_TI0R.B2;
    sbit  RTR_CAN3_TI0R_bit at CAN3_TI0R.B1;
    sbit  TXRQ_CAN3_TI0R_bit at CAN3_TI0R.B0;

sfr unsigned long   volatile CAN3_TDT0R           absolute 0x40006D84;
    sbit  TIME0_CAN3_TDT0R_bit at CAN3_TDT0R.B16;
    sbit  TIME1_CAN3_TDT0R_bit at CAN3_TDT0R.B17;
    sbit  TIME2_CAN3_TDT0R_bit at CAN3_TDT0R.B18;
    sbit  TIME3_CAN3_TDT0R_bit at CAN3_TDT0R.B19;
    sbit  TIME4_CAN3_TDT0R_bit at CAN3_TDT0R.B20;
    sbit  TIME5_CAN3_TDT0R_bit at CAN3_TDT0R.B21;
    sbit  TIME6_CAN3_TDT0R_bit at CAN3_TDT0R.B22;
    sbit  TIME7_CAN3_TDT0R_bit at CAN3_TDT0R.B23;
    sbit  TIME8_CAN3_TDT0R_bit at CAN3_TDT0R.B24;
    sbit  TIME9_CAN3_TDT0R_bit at CAN3_TDT0R.B25;
    sbit  TIME10_CAN3_TDT0R_bit at CAN3_TDT0R.B26;
    sbit  TIME11_CAN3_TDT0R_bit at CAN3_TDT0R.B27;
    sbit  TIME12_CAN3_TDT0R_bit at CAN3_TDT0R.B28;
    sbit  TIME13_CAN3_TDT0R_bit at CAN3_TDT0R.B29;
    sbit  TIME14_CAN3_TDT0R_bit at CAN3_TDT0R.B30;
    sbit  TIME15_CAN3_TDT0R_bit at CAN3_TDT0R.B31;
    sbit  TGT_CAN3_TDT0R_bit at CAN3_TDT0R.B8;
    sbit  DLC0_CAN3_TDT0R_bit at CAN3_TDT0R.B0;
    sbit  DLC1_CAN3_TDT0R_bit at CAN3_TDT0R.B1;
    sbit  DLC2_CAN3_TDT0R_bit at CAN3_TDT0R.B2;
    sbit  DLC3_CAN3_TDT0R_bit at CAN3_TDT0R.B3;

sfr unsigned long   volatile CAN3_TDL0R           absolute 0x40006D88;
    sbit  DATA30_CAN3_TDL0R_bit at CAN3_TDL0R.B24;
    sbit  DATA31_CAN3_TDL0R_bit at CAN3_TDL0R.B25;
    sbit  DATA32_CAN3_TDL0R_bit at CAN3_TDL0R.B26;
    sbit  DATA33_CAN3_TDL0R_bit at CAN3_TDL0R.B27;
    sbit  DATA34_CAN3_TDL0R_bit at CAN3_TDL0R.B28;
    sbit  DATA35_CAN3_TDL0R_bit at CAN3_TDL0R.B29;
    sbit  DATA36_CAN3_TDL0R_bit at CAN3_TDL0R.B30;
    sbit  DATA37_CAN3_TDL0R_bit at CAN3_TDL0R.B31;
    sbit  DATA20_CAN3_TDL0R_bit at CAN3_TDL0R.B16;
    sbit  DATA21_CAN3_TDL0R_bit at CAN3_TDL0R.B17;
    sbit  DATA22_CAN3_TDL0R_bit at CAN3_TDL0R.B18;
    sbit  DATA23_CAN3_TDL0R_bit at CAN3_TDL0R.B19;
    sbit  DATA24_CAN3_TDL0R_bit at CAN3_TDL0R.B20;
    sbit  DATA25_CAN3_TDL0R_bit at CAN3_TDL0R.B21;
    sbit  DATA26_CAN3_TDL0R_bit at CAN3_TDL0R.B22;
    sbit  DATA27_CAN3_TDL0R_bit at CAN3_TDL0R.B23;
    sbit  DATA10_CAN3_TDL0R_bit at CAN3_TDL0R.B8;
    sbit  DATA11_CAN3_TDL0R_bit at CAN3_TDL0R.B9;
    sbit  DATA12_CAN3_TDL0R_bit at CAN3_TDL0R.B10;
    sbit  DATA13_CAN3_TDL0R_bit at CAN3_TDL0R.B11;
    sbit  DATA14_CAN3_TDL0R_bit at CAN3_TDL0R.B12;
    sbit  DATA15_CAN3_TDL0R_bit at CAN3_TDL0R.B13;
    sbit  DATA16_CAN3_TDL0R_bit at CAN3_TDL0R.B14;
    sbit  DATA17_CAN3_TDL0R_bit at CAN3_TDL0R.B15;
    sbit  DATA00_CAN3_TDL0R_bit at CAN3_TDL0R.B0;
    sbit  DATA01_CAN3_TDL0R_bit at CAN3_TDL0R.B1;
    sbit  DATA02_CAN3_TDL0R_bit at CAN3_TDL0R.B2;
    sbit  DATA03_CAN3_TDL0R_bit at CAN3_TDL0R.B3;
    sbit  DATA04_CAN3_TDL0R_bit at CAN3_TDL0R.B4;
    sbit  DATA05_CAN3_TDL0R_bit at CAN3_TDL0R.B5;
    sbit  DATA06_CAN3_TDL0R_bit at CAN3_TDL0R.B6;
    sbit  DATA07_CAN3_TDL0R_bit at CAN3_TDL0R.B7;

sfr unsigned long   volatile CAN3_TDH0R           absolute 0x40006D8C;
    sbit  DATA70_CAN3_TDH0R_bit at CAN3_TDH0R.B24;
    sbit  DATA71_CAN3_TDH0R_bit at CAN3_TDH0R.B25;
    sbit  DATA72_CAN3_TDH0R_bit at CAN3_TDH0R.B26;
    sbit  DATA73_CAN3_TDH0R_bit at CAN3_TDH0R.B27;
    sbit  DATA74_CAN3_TDH0R_bit at CAN3_TDH0R.B28;
    sbit  DATA75_CAN3_TDH0R_bit at CAN3_TDH0R.B29;
    sbit  DATA76_CAN3_TDH0R_bit at CAN3_TDH0R.B30;
    sbit  DATA77_CAN3_TDH0R_bit at CAN3_TDH0R.B31;
    sbit  DATA60_CAN3_TDH0R_bit at CAN3_TDH0R.B16;
    sbit  DATA61_CAN3_TDH0R_bit at CAN3_TDH0R.B17;
    sbit  DATA62_CAN3_TDH0R_bit at CAN3_TDH0R.B18;
    sbit  DATA63_CAN3_TDH0R_bit at CAN3_TDH0R.B19;
    sbit  DATA64_CAN3_TDH0R_bit at CAN3_TDH0R.B20;
    sbit  DATA65_CAN3_TDH0R_bit at CAN3_TDH0R.B21;
    sbit  DATA66_CAN3_TDH0R_bit at CAN3_TDH0R.B22;
    sbit  DATA67_CAN3_TDH0R_bit at CAN3_TDH0R.B23;
    sbit  DATA50_CAN3_TDH0R_bit at CAN3_TDH0R.B8;
    sbit  DATA51_CAN3_TDH0R_bit at CAN3_TDH0R.B9;
    sbit  DATA52_CAN3_TDH0R_bit at CAN3_TDH0R.B10;
    sbit  DATA53_CAN3_TDH0R_bit at CAN3_TDH0R.B11;
    sbit  DATA54_CAN3_TDH0R_bit at CAN3_TDH0R.B12;
    sbit  DATA55_CAN3_TDH0R_bit at CAN3_TDH0R.B13;
    sbit  DATA56_CAN3_TDH0R_bit at CAN3_TDH0R.B14;
    sbit  DATA57_CAN3_TDH0R_bit at CAN3_TDH0R.B15;
    sbit  DATA40_CAN3_TDH0R_bit at CAN3_TDH0R.B0;
    sbit  DATA41_CAN3_TDH0R_bit at CAN3_TDH0R.B1;
    sbit  DATA42_CAN3_TDH0R_bit at CAN3_TDH0R.B2;
    sbit  DATA43_CAN3_TDH0R_bit at CAN3_TDH0R.B3;
    sbit  DATA44_CAN3_TDH0R_bit at CAN3_TDH0R.B4;
    sbit  DATA45_CAN3_TDH0R_bit at CAN3_TDH0R.B5;
    sbit  DATA46_CAN3_TDH0R_bit at CAN3_TDH0R.B6;
    sbit  DATA47_CAN3_TDH0R_bit at CAN3_TDH0R.B7;

sfr unsigned long   volatile CAN3_TI1R            absolute 0x40006D90;
    sbit  STID0_CAN3_TI1R_bit at CAN3_TI1R.B21;
    sbit  STID1_CAN3_TI1R_bit at CAN3_TI1R.B22;
    sbit  STID2_CAN3_TI1R_bit at CAN3_TI1R.B23;
    sbit  STID3_CAN3_TI1R_bit at CAN3_TI1R.B24;
    sbit  STID4_CAN3_TI1R_bit at CAN3_TI1R.B25;
    sbit  STID5_CAN3_TI1R_bit at CAN3_TI1R.B26;
    sbit  STID6_CAN3_TI1R_bit at CAN3_TI1R.B27;
    sbit  STID7_CAN3_TI1R_bit at CAN3_TI1R.B28;
    sbit  STID8_CAN3_TI1R_bit at CAN3_TI1R.B29;
    sbit  STID9_CAN3_TI1R_bit at CAN3_TI1R.B30;
    sbit  STID10_CAN3_TI1R_bit at CAN3_TI1R.B31;
    sbit  EXID0_CAN3_TI1R_bit at CAN3_TI1R.B3;
    sbit  EXID1_CAN3_TI1R_bit at CAN3_TI1R.B4;
    sbit  EXID2_CAN3_TI1R_bit at CAN3_TI1R.B5;
    sbit  EXID3_CAN3_TI1R_bit at CAN3_TI1R.B6;
    sbit  EXID4_CAN3_TI1R_bit at CAN3_TI1R.B7;
    sbit  EXID5_CAN3_TI1R_bit at CAN3_TI1R.B8;
    sbit  EXID6_CAN3_TI1R_bit at CAN3_TI1R.B9;
    sbit  EXID7_CAN3_TI1R_bit at CAN3_TI1R.B10;
    sbit  EXID8_CAN3_TI1R_bit at CAN3_TI1R.B11;
    sbit  EXID9_CAN3_TI1R_bit at CAN3_TI1R.B12;
    sbit  EXID10_CAN3_TI1R_bit at CAN3_TI1R.B13;
    sbit  EXID11_CAN3_TI1R_bit at CAN3_TI1R.B14;
    sbit  EXID12_CAN3_TI1R_bit at CAN3_TI1R.B15;
    sbit  EXID13_CAN3_TI1R_bit at CAN3_TI1R.B16;
    sbit  EXID14_CAN3_TI1R_bit at CAN3_TI1R.B17;
    sbit  EXID15_CAN3_TI1R_bit at CAN3_TI1R.B18;
    sbit  EXID16_CAN3_TI1R_bit at CAN3_TI1R.B19;
    sbit  EXID17_CAN3_TI1R_bit at CAN3_TI1R.B20;
    sbit  IDE_CAN3_TI1R_bit at CAN3_TI1R.B2;
    sbit  RTR_CAN3_TI1R_bit at CAN3_TI1R.B1;
    sbit  TXRQ_CAN3_TI1R_bit at CAN3_TI1R.B0;

sfr unsigned long   volatile CAN3_TDT1R           absolute 0x40006D94;
    sbit  TIME0_CAN3_TDT1R_bit at CAN3_TDT1R.B16;
    sbit  TIME1_CAN3_TDT1R_bit at CAN3_TDT1R.B17;
    sbit  TIME2_CAN3_TDT1R_bit at CAN3_TDT1R.B18;
    sbit  TIME3_CAN3_TDT1R_bit at CAN3_TDT1R.B19;
    sbit  TIME4_CAN3_TDT1R_bit at CAN3_TDT1R.B20;
    sbit  TIME5_CAN3_TDT1R_bit at CAN3_TDT1R.B21;
    sbit  TIME6_CAN3_TDT1R_bit at CAN3_TDT1R.B22;
    sbit  TIME7_CAN3_TDT1R_bit at CAN3_TDT1R.B23;
    sbit  TIME8_CAN3_TDT1R_bit at CAN3_TDT1R.B24;
    sbit  TIME9_CAN3_TDT1R_bit at CAN3_TDT1R.B25;
    sbit  TIME10_CAN3_TDT1R_bit at CAN3_TDT1R.B26;
    sbit  TIME11_CAN3_TDT1R_bit at CAN3_TDT1R.B27;
    sbit  TIME12_CAN3_TDT1R_bit at CAN3_TDT1R.B28;
    sbit  TIME13_CAN3_TDT1R_bit at CAN3_TDT1R.B29;
    sbit  TIME14_CAN3_TDT1R_bit at CAN3_TDT1R.B30;
    sbit  TIME15_CAN3_TDT1R_bit at CAN3_TDT1R.B31;
    sbit  TGT_CAN3_TDT1R_bit at CAN3_TDT1R.B8;
    sbit  DLC0_CAN3_TDT1R_bit at CAN3_TDT1R.B0;
    sbit  DLC1_CAN3_TDT1R_bit at CAN3_TDT1R.B1;
    sbit  DLC2_CAN3_TDT1R_bit at CAN3_TDT1R.B2;
    sbit  DLC3_CAN3_TDT1R_bit at CAN3_TDT1R.B3;

sfr unsigned long   volatile CAN3_TDL1R           absolute 0x40006D98;
    sbit  DATA30_CAN3_TDL1R_bit at CAN3_TDL1R.B24;
    sbit  DATA31_CAN3_TDL1R_bit at CAN3_TDL1R.B25;
    sbit  DATA32_CAN3_TDL1R_bit at CAN3_TDL1R.B26;
    sbit  DATA33_CAN3_TDL1R_bit at CAN3_TDL1R.B27;
    sbit  DATA34_CAN3_TDL1R_bit at CAN3_TDL1R.B28;
    sbit  DATA35_CAN3_TDL1R_bit at CAN3_TDL1R.B29;
    sbit  DATA36_CAN3_TDL1R_bit at CAN3_TDL1R.B30;
    sbit  DATA37_CAN3_TDL1R_bit at CAN3_TDL1R.B31;
    sbit  DATA20_CAN3_TDL1R_bit at CAN3_TDL1R.B16;
    sbit  DATA21_CAN3_TDL1R_bit at CAN3_TDL1R.B17;
    sbit  DATA22_CAN3_TDL1R_bit at CAN3_TDL1R.B18;
    sbit  DATA23_CAN3_TDL1R_bit at CAN3_TDL1R.B19;
    sbit  DATA24_CAN3_TDL1R_bit at CAN3_TDL1R.B20;
    sbit  DATA25_CAN3_TDL1R_bit at CAN3_TDL1R.B21;
    sbit  DATA26_CAN3_TDL1R_bit at CAN3_TDL1R.B22;
    sbit  DATA27_CAN3_TDL1R_bit at CAN3_TDL1R.B23;
    sbit  DATA10_CAN3_TDL1R_bit at CAN3_TDL1R.B8;
    sbit  DATA11_CAN3_TDL1R_bit at CAN3_TDL1R.B9;
    sbit  DATA12_CAN3_TDL1R_bit at CAN3_TDL1R.B10;
    sbit  DATA13_CAN3_TDL1R_bit at CAN3_TDL1R.B11;
    sbit  DATA14_CAN3_TDL1R_bit at CAN3_TDL1R.B12;
    sbit  DATA15_CAN3_TDL1R_bit at CAN3_TDL1R.B13;
    sbit  DATA16_CAN3_TDL1R_bit at CAN3_TDL1R.B14;
    sbit  DATA17_CAN3_TDL1R_bit at CAN3_TDL1R.B15;
    sbit  DATA00_CAN3_TDL1R_bit at CAN3_TDL1R.B0;
    sbit  DATA01_CAN3_TDL1R_bit at CAN3_TDL1R.B1;
    sbit  DATA02_CAN3_TDL1R_bit at CAN3_TDL1R.B2;
    sbit  DATA03_CAN3_TDL1R_bit at CAN3_TDL1R.B3;
    sbit  DATA04_CAN3_TDL1R_bit at CAN3_TDL1R.B4;
    sbit  DATA05_CAN3_TDL1R_bit at CAN3_TDL1R.B5;
    sbit  DATA06_CAN3_TDL1R_bit at CAN3_TDL1R.B6;
    sbit  DATA07_CAN3_TDL1R_bit at CAN3_TDL1R.B7;

sfr unsigned long   volatile CAN3_TDH1R           absolute 0x40006D9C;
    sbit  DATA70_CAN3_TDH1R_bit at CAN3_TDH1R.B24;
    sbit  DATA71_CAN3_TDH1R_bit at CAN3_TDH1R.B25;
    sbit  DATA72_CAN3_TDH1R_bit at CAN3_TDH1R.B26;
    sbit  DATA73_CAN3_TDH1R_bit at CAN3_TDH1R.B27;
    sbit  DATA74_CAN3_TDH1R_bit at CAN3_TDH1R.B28;
    sbit  DATA75_CAN3_TDH1R_bit at CAN3_TDH1R.B29;
    sbit  DATA76_CAN3_TDH1R_bit at CAN3_TDH1R.B30;
    sbit  DATA77_CAN3_TDH1R_bit at CAN3_TDH1R.B31;
    sbit  DATA60_CAN3_TDH1R_bit at CAN3_TDH1R.B16;
    sbit  DATA61_CAN3_TDH1R_bit at CAN3_TDH1R.B17;
    sbit  DATA62_CAN3_TDH1R_bit at CAN3_TDH1R.B18;
    sbit  DATA63_CAN3_TDH1R_bit at CAN3_TDH1R.B19;
    sbit  DATA64_CAN3_TDH1R_bit at CAN3_TDH1R.B20;
    sbit  DATA65_CAN3_TDH1R_bit at CAN3_TDH1R.B21;
    sbit  DATA66_CAN3_TDH1R_bit at CAN3_TDH1R.B22;
    sbit  DATA67_CAN3_TDH1R_bit at CAN3_TDH1R.B23;
    sbit  DATA50_CAN3_TDH1R_bit at CAN3_TDH1R.B8;
    sbit  DATA51_CAN3_TDH1R_bit at CAN3_TDH1R.B9;
    sbit  DATA52_CAN3_TDH1R_bit at CAN3_TDH1R.B10;
    sbit  DATA53_CAN3_TDH1R_bit at CAN3_TDH1R.B11;
    sbit  DATA54_CAN3_TDH1R_bit at CAN3_TDH1R.B12;
    sbit  DATA55_CAN3_TDH1R_bit at CAN3_TDH1R.B13;
    sbit  DATA56_CAN3_TDH1R_bit at CAN3_TDH1R.B14;
    sbit  DATA57_CAN3_TDH1R_bit at CAN3_TDH1R.B15;
    sbit  DATA40_CAN3_TDH1R_bit at CAN3_TDH1R.B0;
    sbit  DATA41_CAN3_TDH1R_bit at CAN3_TDH1R.B1;
    sbit  DATA42_CAN3_TDH1R_bit at CAN3_TDH1R.B2;
    sbit  DATA43_CAN3_TDH1R_bit at CAN3_TDH1R.B3;
    sbit  DATA44_CAN3_TDH1R_bit at CAN3_TDH1R.B4;
    sbit  DATA45_CAN3_TDH1R_bit at CAN3_TDH1R.B5;
    sbit  DATA46_CAN3_TDH1R_bit at CAN3_TDH1R.B6;
    sbit  DATA47_CAN3_TDH1R_bit at CAN3_TDH1R.B7;

sfr unsigned long   volatile CAN3_TI2R            absolute 0x40006DA0;
    sbit  STID0_CAN3_TI2R_bit at CAN3_TI2R.B21;
    sbit  STID1_CAN3_TI2R_bit at CAN3_TI2R.B22;
    sbit  STID2_CAN3_TI2R_bit at CAN3_TI2R.B23;
    sbit  STID3_CAN3_TI2R_bit at CAN3_TI2R.B24;
    sbit  STID4_CAN3_TI2R_bit at CAN3_TI2R.B25;
    sbit  STID5_CAN3_TI2R_bit at CAN3_TI2R.B26;
    sbit  STID6_CAN3_TI2R_bit at CAN3_TI2R.B27;
    sbit  STID7_CAN3_TI2R_bit at CAN3_TI2R.B28;
    sbit  STID8_CAN3_TI2R_bit at CAN3_TI2R.B29;
    sbit  STID9_CAN3_TI2R_bit at CAN3_TI2R.B30;
    sbit  STID10_CAN3_TI2R_bit at CAN3_TI2R.B31;
    sbit  EXID0_CAN3_TI2R_bit at CAN3_TI2R.B3;
    sbit  EXID1_CAN3_TI2R_bit at CAN3_TI2R.B4;
    sbit  EXID2_CAN3_TI2R_bit at CAN3_TI2R.B5;
    sbit  EXID3_CAN3_TI2R_bit at CAN3_TI2R.B6;
    sbit  EXID4_CAN3_TI2R_bit at CAN3_TI2R.B7;
    sbit  EXID5_CAN3_TI2R_bit at CAN3_TI2R.B8;
    sbit  EXID6_CAN3_TI2R_bit at CAN3_TI2R.B9;
    sbit  EXID7_CAN3_TI2R_bit at CAN3_TI2R.B10;
    sbit  EXID8_CAN3_TI2R_bit at CAN3_TI2R.B11;
    sbit  EXID9_CAN3_TI2R_bit at CAN3_TI2R.B12;
    sbit  EXID10_CAN3_TI2R_bit at CAN3_TI2R.B13;
    sbit  EXID11_CAN3_TI2R_bit at CAN3_TI2R.B14;
    sbit  EXID12_CAN3_TI2R_bit at CAN3_TI2R.B15;
    sbit  EXID13_CAN3_TI2R_bit at CAN3_TI2R.B16;
    sbit  EXID14_CAN3_TI2R_bit at CAN3_TI2R.B17;
    sbit  EXID15_CAN3_TI2R_bit at CAN3_TI2R.B18;
    sbit  EXID16_CAN3_TI2R_bit at CAN3_TI2R.B19;
    sbit  EXID17_CAN3_TI2R_bit at CAN3_TI2R.B20;
    sbit  IDE_CAN3_TI2R_bit at CAN3_TI2R.B2;
    sbit  RTR_CAN3_TI2R_bit at CAN3_TI2R.B1;
    sbit  TXRQ_CAN3_TI2R_bit at CAN3_TI2R.B0;

sfr unsigned long   volatile CAN3_TDT2R           absolute 0x40006DA4;
    sbit  TIME0_CAN3_TDT2R_bit at CAN3_TDT2R.B16;
    sbit  TIME1_CAN3_TDT2R_bit at CAN3_TDT2R.B17;
    sbit  TIME2_CAN3_TDT2R_bit at CAN3_TDT2R.B18;
    sbit  TIME3_CAN3_TDT2R_bit at CAN3_TDT2R.B19;
    sbit  TIME4_CAN3_TDT2R_bit at CAN3_TDT2R.B20;
    sbit  TIME5_CAN3_TDT2R_bit at CAN3_TDT2R.B21;
    sbit  TIME6_CAN3_TDT2R_bit at CAN3_TDT2R.B22;
    sbit  TIME7_CAN3_TDT2R_bit at CAN3_TDT2R.B23;
    sbit  TIME8_CAN3_TDT2R_bit at CAN3_TDT2R.B24;
    sbit  TIME9_CAN3_TDT2R_bit at CAN3_TDT2R.B25;
    sbit  TIME10_CAN3_TDT2R_bit at CAN3_TDT2R.B26;
    sbit  TIME11_CAN3_TDT2R_bit at CAN3_TDT2R.B27;
    sbit  TIME12_CAN3_TDT2R_bit at CAN3_TDT2R.B28;
    sbit  TIME13_CAN3_TDT2R_bit at CAN3_TDT2R.B29;
    sbit  TIME14_CAN3_TDT2R_bit at CAN3_TDT2R.B30;
    sbit  TIME15_CAN3_TDT2R_bit at CAN3_TDT2R.B31;
    sbit  TGT_CAN3_TDT2R_bit at CAN3_TDT2R.B8;
    sbit  DLC0_CAN3_TDT2R_bit at CAN3_TDT2R.B0;
    sbit  DLC1_CAN3_TDT2R_bit at CAN3_TDT2R.B1;
    sbit  DLC2_CAN3_TDT2R_bit at CAN3_TDT2R.B2;
    sbit  DLC3_CAN3_TDT2R_bit at CAN3_TDT2R.B3;

sfr unsigned long   volatile CAN3_TDL2R           absolute 0x40006DA8;
    sbit  DATA30_CAN3_TDL2R_bit at CAN3_TDL2R.B24;
    sbit  DATA31_CAN3_TDL2R_bit at CAN3_TDL2R.B25;
    sbit  DATA32_CAN3_TDL2R_bit at CAN3_TDL2R.B26;
    sbit  DATA33_CAN3_TDL2R_bit at CAN3_TDL2R.B27;
    sbit  DATA34_CAN3_TDL2R_bit at CAN3_TDL2R.B28;
    sbit  DATA35_CAN3_TDL2R_bit at CAN3_TDL2R.B29;
    sbit  DATA36_CAN3_TDL2R_bit at CAN3_TDL2R.B30;
    sbit  DATA37_CAN3_TDL2R_bit at CAN3_TDL2R.B31;
    sbit  DATA20_CAN3_TDL2R_bit at CAN3_TDL2R.B16;
    sbit  DATA21_CAN3_TDL2R_bit at CAN3_TDL2R.B17;
    sbit  DATA22_CAN3_TDL2R_bit at CAN3_TDL2R.B18;
    sbit  DATA23_CAN3_TDL2R_bit at CAN3_TDL2R.B19;
    sbit  DATA24_CAN3_TDL2R_bit at CAN3_TDL2R.B20;
    sbit  DATA25_CAN3_TDL2R_bit at CAN3_TDL2R.B21;
    sbit  DATA26_CAN3_TDL2R_bit at CAN3_TDL2R.B22;
    sbit  DATA27_CAN3_TDL2R_bit at CAN3_TDL2R.B23;
    sbit  DATA10_CAN3_TDL2R_bit at CAN3_TDL2R.B8;
    sbit  DATA11_CAN3_TDL2R_bit at CAN3_TDL2R.B9;
    sbit  DATA12_CAN3_TDL2R_bit at CAN3_TDL2R.B10;
    sbit  DATA13_CAN3_TDL2R_bit at CAN3_TDL2R.B11;
    sbit  DATA14_CAN3_TDL2R_bit at CAN3_TDL2R.B12;
    sbit  DATA15_CAN3_TDL2R_bit at CAN3_TDL2R.B13;
    sbit  DATA16_CAN3_TDL2R_bit at CAN3_TDL2R.B14;
    sbit  DATA17_CAN3_TDL2R_bit at CAN3_TDL2R.B15;
    sbit  DATA00_CAN3_TDL2R_bit at CAN3_TDL2R.B0;
    sbit  DATA01_CAN3_TDL2R_bit at CAN3_TDL2R.B1;
    sbit  DATA02_CAN3_TDL2R_bit at CAN3_TDL2R.B2;
    sbit  DATA03_CAN3_TDL2R_bit at CAN3_TDL2R.B3;
    sbit  DATA04_CAN3_TDL2R_bit at CAN3_TDL2R.B4;
    sbit  DATA05_CAN3_TDL2R_bit at CAN3_TDL2R.B5;
    sbit  DATA06_CAN3_TDL2R_bit at CAN3_TDL2R.B6;
    sbit  DATA07_CAN3_TDL2R_bit at CAN3_TDL2R.B7;

sfr unsigned long   volatile CAN3_TDH2R           absolute 0x40006DAC;
    sbit  DATA70_CAN3_TDH2R_bit at CAN3_TDH2R.B24;
    sbit  DATA71_CAN3_TDH2R_bit at CAN3_TDH2R.B25;
    sbit  DATA72_CAN3_TDH2R_bit at CAN3_TDH2R.B26;
    sbit  DATA73_CAN3_TDH2R_bit at CAN3_TDH2R.B27;
    sbit  DATA74_CAN3_TDH2R_bit at CAN3_TDH2R.B28;
    sbit  DATA75_CAN3_TDH2R_bit at CAN3_TDH2R.B29;
    sbit  DATA76_CAN3_TDH2R_bit at CAN3_TDH2R.B30;
    sbit  DATA77_CAN3_TDH2R_bit at CAN3_TDH2R.B31;
    sbit  DATA60_CAN3_TDH2R_bit at CAN3_TDH2R.B16;
    sbit  DATA61_CAN3_TDH2R_bit at CAN3_TDH2R.B17;
    sbit  DATA62_CAN3_TDH2R_bit at CAN3_TDH2R.B18;
    sbit  DATA63_CAN3_TDH2R_bit at CAN3_TDH2R.B19;
    sbit  DATA64_CAN3_TDH2R_bit at CAN3_TDH2R.B20;
    sbit  DATA65_CAN3_TDH2R_bit at CAN3_TDH2R.B21;
    sbit  DATA66_CAN3_TDH2R_bit at CAN3_TDH2R.B22;
    sbit  DATA67_CAN3_TDH2R_bit at CAN3_TDH2R.B23;
    sbit  DATA50_CAN3_TDH2R_bit at CAN3_TDH2R.B8;
    sbit  DATA51_CAN3_TDH2R_bit at CAN3_TDH2R.B9;
    sbit  DATA52_CAN3_TDH2R_bit at CAN3_TDH2R.B10;
    sbit  DATA53_CAN3_TDH2R_bit at CAN3_TDH2R.B11;
    sbit  DATA54_CAN3_TDH2R_bit at CAN3_TDH2R.B12;
    sbit  DATA55_CAN3_TDH2R_bit at CAN3_TDH2R.B13;
    sbit  DATA56_CAN3_TDH2R_bit at CAN3_TDH2R.B14;
    sbit  DATA57_CAN3_TDH2R_bit at CAN3_TDH2R.B15;
    sbit  DATA40_CAN3_TDH2R_bit at CAN3_TDH2R.B0;
    sbit  DATA41_CAN3_TDH2R_bit at CAN3_TDH2R.B1;
    sbit  DATA42_CAN3_TDH2R_bit at CAN3_TDH2R.B2;
    sbit  DATA43_CAN3_TDH2R_bit at CAN3_TDH2R.B3;
    sbit  DATA44_CAN3_TDH2R_bit at CAN3_TDH2R.B4;
    sbit  DATA45_CAN3_TDH2R_bit at CAN3_TDH2R.B5;
    sbit  DATA46_CAN3_TDH2R_bit at CAN3_TDH2R.B6;
    sbit  DATA47_CAN3_TDH2R_bit at CAN3_TDH2R.B7;

sfr unsigned long   volatile CAN3_RI0R            absolute 0x40006DB0;
    sbit  STID0_CAN3_RI0R_bit at CAN3_RI0R.B21;
    sbit  STID1_CAN3_RI0R_bit at CAN3_RI0R.B22;
    sbit  STID2_CAN3_RI0R_bit at CAN3_RI0R.B23;
    sbit  STID3_CAN3_RI0R_bit at CAN3_RI0R.B24;
    sbit  STID4_CAN3_RI0R_bit at CAN3_RI0R.B25;
    sbit  STID5_CAN3_RI0R_bit at CAN3_RI0R.B26;
    sbit  STID6_CAN3_RI0R_bit at CAN3_RI0R.B27;
    sbit  STID7_CAN3_RI0R_bit at CAN3_RI0R.B28;
    sbit  STID8_CAN3_RI0R_bit at CAN3_RI0R.B29;
    sbit  STID9_CAN3_RI0R_bit at CAN3_RI0R.B30;
    sbit  STID10_CAN3_RI0R_bit at CAN3_RI0R.B31;
    sbit  EXID0_CAN3_RI0R_bit at CAN3_RI0R.B3;
    sbit  EXID1_CAN3_RI0R_bit at CAN3_RI0R.B4;
    sbit  EXID2_CAN3_RI0R_bit at CAN3_RI0R.B5;
    sbit  EXID3_CAN3_RI0R_bit at CAN3_RI0R.B6;
    sbit  EXID4_CAN3_RI0R_bit at CAN3_RI0R.B7;
    sbit  EXID5_CAN3_RI0R_bit at CAN3_RI0R.B8;
    sbit  EXID6_CAN3_RI0R_bit at CAN3_RI0R.B9;
    sbit  EXID7_CAN3_RI0R_bit at CAN3_RI0R.B10;
    sbit  EXID8_CAN3_RI0R_bit at CAN3_RI0R.B11;
    sbit  EXID9_CAN3_RI0R_bit at CAN3_RI0R.B12;
    sbit  EXID10_CAN3_RI0R_bit at CAN3_RI0R.B13;
    sbit  EXID11_CAN3_RI0R_bit at CAN3_RI0R.B14;
    sbit  EXID12_CAN3_RI0R_bit at CAN3_RI0R.B15;
    sbit  EXID13_CAN3_RI0R_bit at CAN3_RI0R.B16;
    sbit  EXID14_CAN3_RI0R_bit at CAN3_RI0R.B17;
    sbit  EXID15_CAN3_RI0R_bit at CAN3_RI0R.B18;
    sbit  EXID16_CAN3_RI0R_bit at CAN3_RI0R.B19;
    sbit  EXID17_CAN3_RI0R_bit at CAN3_RI0R.B20;
    sbit  IDE_CAN3_RI0R_bit at CAN3_RI0R.B2;
    sbit  RTR_CAN3_RI0R_bit at CAN3_RI0R.B1;

sfr unsigned long   volatile CAN3_RDT0R           absolute 0x40006DB4;
    sbit  TIME0_CAN3_RDT0R_bit at CAN3_RDT0R.B16;
    sbit  TIME1_CAN3_RDT0R_bit at CAN3_RDT0R.B17;
    sbit  TIME2_CAN3_RDT0R_bit at CAN3_RDT0R.B18;
    sbit  TIME3_CAN3_RDT0R_bit at CAN3_RDT0R.B19;
    sbit  TIME4_CAN3_RDT0R_bit at CAN3_RDT0R.B20;
    sbit  TIME5_CAN3_RDT0R_bit at CAN3_RDT0R.B21;
    sbit  TIME6_CAN3_RDT0R_bit at CAN3_RDT0R.B22;
    sbit  TIME7_CAN3_RDT0R_bit at CAN3_RDT0R.B23;
    sbit  TIME8_CAN3_RDT0R_bit at CAN3_RDT0R.B24;
    sbit  TIME9_CAN3_RDT0R_bit at CAN3_RDT0R.B25;
    sbit  TIME10_CAN3_RDT0R_bit at CAN3_RDT0R.B26;
    sbit  TIME11_CAN3_RDT0R_bit at CAN3_RDT0R.B27;
    sbit  TIME12_CAN3_RDT0R_bit at CAN3_RDT0R.B28;
    sbit  TIME13_CAN3_RDT0R_bit at CAN3_RDT0R.B29;
    sbit  TIME14_CAN3_RDT0R_bit at CAN3_RDT0R.B30;
    sbit  TIME15_CAN3_RDT0R_bit at CAN3_RDT0R.B31;
    sbit  FMI0_CAN3_RDT0R_bit at CAN3_RDT0R.B8;
    sbit  FMI1_CAN3_RDT0R_bit at CAN3_RDT0R.B9;
    sbit  FMI2_CAN3_RDT0R_bit at CAN3_RDT0R.B10;
    sbit  FMI3_CAN3_RDT0R_bit at CAN3_RDT0R.B11;
    sbit  FMI4_CAN3_RDT0R_bit at CAN3_RDT0R.B12;
    sbit  FMI5_CAN3_RDT0R_bit at CAN3_RDT0R.B13;
    sbit  FMI6_CAN3_RDT0R_bit at CAN3_RDT0R.B14;
    sbit  FMI7_CAN3_RDT0R_bit at CAN3_RDT0R.B15;
    sbit  DLC0_CAN3_RDT0R_bit at CAN3_RDT0R.B0;
    sbit  DLC1_CAN3_RDT0R_bit at CAN3_RDT0R.B1;
    sbit  DLC2_CAN3_RDT0R_bit at CAN3_RDT0R.B2;
    sbit  DLC3_CAN3_RDT0R_bit at CAN3_RDT0R.B3;

sfr unsigned long   volatile CAN3_RDL0R           absolute 0x40006DB8;
    sbit  DATA30_CAN3_RDL0R_bit at CAN3_RDL0R.B24;
    sbit  DATA31_CAN3_RDL0R_bit at CAN3_RDL0R.B25;
    sbit  DATA32_CAN3_RDL0R_bit at CAN3_RDL0R.B26;
    sbit  DATA33_CAN3_RDL0R_bit at CAN3_RDL0R.B27;
    sbit  DATA34_CAN3_RDL0R_bit at CAN3_RDL0R.B28;
    sbit  DATA35_CAN3_RDL0R_bit at CAN3_RDL0R.B29;
    sbit  DATA36_CAN3_RDL0R_bit at CAN3_RDL0R.B30;
    sbit  DATA37_CAN3_RDL0R_bit at CAN3_RDL0R.B31;
    sbit  DATA20_CAN3_RDL0R_bit at CAN3_RDL0R.B16;
    sbit  DATA21_CAN3_RDL0R_bit at CAN3_RDL0R.B17;
    sbit  DATA22_CAN3_RDL0R_bit at CAN3_RDL0R.B18;
    sbit  DATA23_CAN3_RDL0R_bit at CAN3_RDL0R.B19;
    sbit  DATA24_CAN3_RDL0R_bit at CAN3_RDL0R.B20;
    sbit  DATA25_CAN3_RDL0R_bit at CAN3_RDL0R.B21;
    sbit  DATA26_CAN3_RDL0R_bit at CAN3_RDL0R.B22;
    sbit  DATA27_CAN3_RDL0R_bit at CAN3_RDL0R.B23;
    sbit  DATA10_CAN3_RDL0R_bit at CAN3_RDL0R.B8;
    sbit  DATA11_CAN3_RDL0R_bit at CAN3_RDL0R.B9;
    sbit  DATA12_CAN3_RDL0R_bit at CAN3_RDL0R.B10;
    sbit  DATA13_CAN3_RDL0R_bit at CAN3_RDL0R.B11;
    sbit  DATA14_CAN3_RDL0R_bit at CAN3_RDL0R.B12;
    sbit  DATA15_CAN3_RDL0R_bit at CAN3_RDL0R.B13;
    sbit  DATA16_CAN3_RDL0R_bit at CAN3_RDL0R.B14;
    sbit  DATA17_CAN3_RDL0R_bit at CAN3_RDL0R.B15;
    sbit  DATA00_CAN3_RDL0R_bit at CAN3_RDL0R.B0;
    sbit  DATA01_CAN3_RDL0R_bit at CAN3_RDL0R.B1;
    sbit  DATA02_CAN3_RDL0R_bit at CAN3_RDL0R.B2;
    sbit  DATA03_CAN3_RDL0R_bit at CAN3_RDL0R.B3;
    sbit  DATA04_CAN3_RDL0R_bit at CAN3_RDL0R.B4;
    sbit  DATA05_CAN3_RDL0R_bit at CAN3_RDL0R.B5;
    sbit  DATA06_CAN3_RDL0R_bit at CAN3_RDL0R.B6;
    sbit  DATA07_CAN3_RDL0R_bit at CAN3_RDL0R.B7;

sfr unsigned long   volatile CAN3_RDH0R           absolute 0x40006DBC;
    sbit  DATA70_CAN3_RDH0R_bit at CAN3_RDH0R.B24;
    sbit  DATA71_CAN3_RDH0R_bit at CAN3_RDH0R.B25;
    sbit  DATA72_CAN3_RDH0R_bit at CAN3_RDH0R.B26;
    sbit  DATA73_CAN3_RDH0R_bit at CAN3_RDH0R.B27;
    sbit  DATA74_CAN3_RDH0R_bit at CAN3_RDH0R.B28;
    sbit  DATA75_CAN3_RDH0R_bit at CAN3_RDH0R.B29;
    sbit  DATA76_CAN3_RDH0R_bit at CAN3_RDH0R.B30;
    sbit  DATA77_CAN3_RDH0R_bit at CAN3_RDH0R.B31;
    sbit  DATA60_CAN3_RDH0R_bit at CAN3_RDH0R.B16;
    sbit  DATA61_CAN3_RDH0R_bit at CAN3_RDH0R.B17;
    sbit  DATA62_CAN3_RDH0R_bit at CAN3_RDH0R.B18;
    sbit  DATA63_CAN3_RDH0R_bit at CAN3_RDH0R.B19;
    sbit  DATA64_CAN3_RDH0R_bit at CAN3_RDH0R.B20;
    sbit  DATA65_CAN3_RDH0R_bit at CAN3_RDH0R.B21;
    sbit  DATA66_CAN3_RDH0R_bit at CAN3_RDH0R.B22;
    sbit  DATA67_CAN3_RDH0R_bit at CAN3_RDH0R.B23;
    sbit  DATA50_CAN3_RDH0R_bit at CAN3_RDH0R.B8;
    sbit  DATA51_CAN3_RDH0R_bit at CAN3_RDH0R.B9;
    sbit  DATA52_CAN3_RDH0R_bit at CAN3_RDH0R.B10;
    sbit  DATA53_CAN3_RDH0R_bit at CAN3_RDH0R.B11;
    sbit  DATA54_CAN3_RDH0R_bit at CAN3_RDH0R.B12;
    sbit  DATA55_CAN3_RDH0R_bit at CAN3_RDH0R.B13;
    sbit  DATA56_CAN3_RDH0R_bit at CAN3_RDH0R.B14;
    sbit  DATA57_CAN3_RDH0R_bit at CAN3_RDH0R.B15;
    sbit  DATA40_CAN3_RDH0R_bit at CAN3_RDH0R.B0;
    sbit  DATA41_CAN3_RDH0R_bit at CAN3_RDH0R.B1;
    sbit  DATA42_CAN3_RDH0R_bit at CAN3_RDH0R.B2;
    sbit  DATA43_CAN3_RDH0R_bit at CAN3_RDH0R.B3;
    sbit  DATA44_CAN3_RDH0R_bit at CAN3_RDH0R.B4;
    sbit  DATA45_CAN3_RDH0R_bit at CAN3_RDH0R.B5;
    sbit  DATA46_CAN3_RDH0R_bit at CAN3_RDH0R.B6;
    sbit  DATA47_CAN3_RDH0R_bit at CAN3_RDH0R.B7;

sfr unsigned long   volatile CAN3_RI1R            absolute 0x40006DC0;
    sbit  STID0_CAN3_RI1R_bit at CAN3_RI1R.B21;
    sbit  STID1_CAN3_RI1R_bit at CAN3_RI1R.B22;
    sbit  STID2_CAN3_RI1R_bit at CAN3_RI1R.B23;
    sbit  STID3_CAN3_RI1R_bit at CAN3_RI1R.B24;
    sbit  STID4_CAN3_RI1R_bit at CAN3_RI1R.B25;
    sbit  STID5_CAN3_RI1R_bit at CAN3_RI1R.B26;
    sbit  STID6_CAN3_RI1R_bit at CAN3_RI1R.B27;
    sbit  STID7_CAN3_RI1R_bit at CAN3_RI1R.B28;
    sbit  STID8_CAN3_RI1R_bit at CAN3_RI1R.B29;
    sbit  STID9_CAN3_RI1R_bit at CAN3_RI1R.B30;
    sbit  STID10_CAN3_RI1R_bit at CAN3_RI1R.B31;
    sbit  EXID0_CAN3_RI1R_bit at CAN3_RI1R.B3;
    sbit  EXID1_CAN3_RI1R_bit at CAN3_RI1R.B4;
    sbit  EXID2_CAN3_RI1R_bit at CAN3_RI1R.B5;
    sbit  EXID3_CAN3_RI1R_bit at CAN3_RI1R.B6;
    sbit  EXID4_CAN3_RI1R_bit at CAN3_RI1R.B7;
    sbit  EXID5_CAN3_RI1R_bit at CAN3_RI1R.B8;
    sbit  EXID6_CAN3_RI1R_bit at CAN3_RI1R.B9;
    sbit  EXID7_CAN3_RI1R_bit at CAN3_RI1R.B10;
    sbit  EXID8_CAN3_RI1R_bit at CAN3_RI1R.B11;
    sbit  EXID9_CAN3_RI1R_bit at CAN3_RI1R.B12;
    sbit  EXID10_CAN3_RI1R_bit at CAN3_RI1R.B13;
    sbit  EXID11_CAN3_RI1R_bit at CAN3_RI1R.B14;
    sbit  EXID12_CAN3_RI1R_bit at CAN3_RI1R.B15;
    sbit  EXID13_CAN3_RI1R_bit at CAN3_RI1R.B16;
    sbit  EXID14_CAN3_RI1R_bit at CAN3_RI1R.B17;
    sbit  EXID15_CAN3_RI1R_bit at CAN3_RI1R.B18;
    sbit  EXID16_CAN3_RI1R_bit at CAN3_RI1R.B19;
    sbit  EXID17_CAN3_RI1R_bit at CAN3_RI1R.B20;
    sbit  IDE_CAN3_RI1R_bit at CAN3_RI1R.B2;
    sbit  RTR_CAN3_RI1R_bit at CAN3_RI1R.B1;

sfr unsigned long   volatile CAN3_RDT1R           absolute 0x40006DC4;
    sbit  TIME0_CAN3_RDT1R_bit at CAN3_RDT1R.B16;
    sbit  TIME1_CAN3_RDT1R_bit at CAN3_RDT1R.B17;
    sbit  TIME2_CAN3_RDT1R_bit at CAN3_RDT1R.B18;
    sbit  TIME3_CAN3_RDT1R_bit at CAN3_RDT1R.B19;
    sbit  TIME4_CAN3_RDT1R_bit at CAN3_RDT1R.B20;
    sbit  TIME5_CAN3_RDT1R_bit at CAN3_RDT1R.B21;
    sbit  TIME6_CAN3_RDT1R_bit at CAN3_RDT1R.B22;
    sbit  TIME7_CAN3_RDT1R_bit at CAN3_RDT1R.B23;
    sbit  TIME8_CAN3_RDT1R_bit at CAN3_RDT1R.B24;
    sbit  TIME9_CAN3_RDT1R_bit at CAN3_RDT1R.B25;
    sbit  TIME10_CAN3_RDT1R_bit at CAN3_RDT1R.B26;
    sbit  TIME11_CAN3_RDT1R_bit at CAN3_RDT1R.B27;
    sbit  TIME12_CAN3_RDT1R_bit at CAN3_RDT1R.B28;
    sbit  TIME13_CAN3_RDT1R_bit at CAN3_RDT1R.B29;
    sbit  TIME14_CAN3_RDT1R_bit at CAN3_RDT1R.B30;
    sbit  TIME15_CAN3_RDT1R_bit at CAN3_RDT1R.B31;
    sbit  FMI0_CAN3_RDT1R_bit at CAN3_RDT1R.B8;
    sbit  FMI1_CAN3_RDT1R_bit at CAN3_RDT1R.B9;
    sbit  FMI2_CAN3_RDT1R_bit at CAN3_RDT1R.B10;
    sbit  FMI3_CAN3_RDT1R_bit at CAN3_RDT1R.B11;
    sbit  FMI4_CAN3_RDT1R_bit at CAN3_RDT1R.B12;
    sbit  FMI5_CAN3_RDT1R_bit at CAN3_RDT1R.B13;
    sbit  FMI6_CAN3_RDT1R_bit at CAN3_RDT1R.B14;
    sbit  FMI7_CAN3_RDT1R_bit at CAN3_RDT1R.B15;
    sbit  DLC0_CAN3_RDT1R_bit at CAN3_RDT1R.B0;
    sbit  DLC1_CAN3_RDT1R_bit at CAN3_RDT1R.B1;
    sbit  DLC2_CAN3_RDT1R_bit at CAN3_RDT1R.B2;
    sbit  DLC3_CAN3_RDT1R_bit at CAN3_RDT1R.B3;

sfr unsigned long   volatile CAN3_RDL1R           absolute 0x40006DC8;
    sbit  DATA30_CAN3_RDL1R_bit at CAN3_RDL1R.B24;
    sbit  DATA31_CAN3_RDL1R_bit at CAN3_RDL1R.B25;
    sbit  DATA32_CAN3_RDL1R_bit at CAN3_RDL1R.B26;
    sbit  DATA33_CAN3_RDL1R_bit at CAN3_RDL1R.B27;
    sbit  DATA34_CAN3_RDL1R_bit at CAN3_RDL1R.B28;
    sbit  DATA35_CAN3_RDL1R_bit at CAN3_RDL1R.B29;
    sbit  DATA36_CAN3_RDL1R_bit at CAN3_RDL1R.B30;
    sbit  DATA37_CAN3_RDL1R_bit at CAN3_RDL1R.B31;
    sbit  DATA20_CAN3_RDL1R_bit at CAN3_RDL1R.B16;
    sbit  DATA21_CAN3_RDL1R_bit at CAN3_RDL1R.B17;
    sbit  DATA22_CAN3_RDL1R_bit at CAN3_RDL1R.B18;
    sbit  DATA23_CAN3_RDL1R_bit at CAN3_RDL1R.B19;
    sbit  DATA24_CAN3_RDL1R_bit at CAN3_RDL1R.B20;
    sbit  DATA25_CAN3_RDL1R_bit at CAN3_RDL1R.B21;
    sbit  DATA26_CAN3_RDL1R_bit at CAN3_RDL1R.B22;
    sbit  DATA27_CAN3_RDL1R_bit at CAN3_RDL1R.B23;
    sbit  DATA10_CAN3_RDL1R_bit at CAN3_RDL1R.B8;
    sbit  DATA11_CAN3_RDL1R_bit at CAN3_RDL1R.B9;
    sbit  DATA12_CAN3_RDL1R_bit at CAN3_RDL1R.B10;
    sbit  DATA13_CAN3_RDL1R_bit at CAN3_RDL1R.B11;
    sbit  DATA14_CAN3_RDL1R_bit at CAN3_RDL1R.B12;
    sbit  DATA15_CAN3_RDL1R_bit at CAN3_RDL1R.B13;
    sbit  DATA16_CAN3_RDL1R_bit at CAN3_RDL1R.B14;
    sbit  DATA17_CAN3_RDL1R_bit at CAN3_RDL1R.B15;
    sbit  DATA00_CAN3_RDL1R_bit at CAN3_RDL1R.B0;
    sbit  DATA01_CAN3_RDL1R_bit at CAN3_RDL1R.B1;
    sbit  DATA02_CAN3_RDL1R_bit at CAN3_RDL1R.B2;
    sbit  DATA03_CAN3_RDL1R_bit at CAN3_RDL1R.B3;
    sbit  DATA04_CAN3_RDL1R_bit at CAN3_RDL1R.B4;
    sbit  DATA05_CAN3_RDL1R_bit at CAN3_RDL1R.B5;
    sbit  DATA06_CAN3_RDL1R_bit at CAN3_RDL1R.B6;
    sbit  DATA07_CAN3_RDL1R_bit at CAN3_RDL1R.B7;

sfr unsigned long   volatile CAN3_RDH1R           absolute 0x40006DCC;
    sbit  DATA70_CAN3_RDH1R_bit at CAN3_RDH1R.B24;
    sbit  DATA71_CAN3_RDH1R_bit at CAN3_RDH1R.B25;
    sbit  DATA72_CAN3_RDH1R_bit at CAN3_RDH1R.B26;
    sbit  DATA73_CAN3_RDH1R_bit at CAN3_RDH1R.B27;
    sbit  DATA74_CAN3_RDH1R_bit at CAN3_RDH1R.B28;
    sbit  DATA75_CAN3_RDH1R_bit at CAN3_RDH1R.B29;
    sbit  DATA76_CAN3_RDH1R_bit at CAN3_RDH1R.B30;
    sbit  DATA77_CAN3_RDH1R_bit at CAN3_RDH1R.B31;
    sbit  DATA60_CAN3_RDH1R_bit at CAN3_RDH1R.B16;
    sbit  DATA61_CAN3_RDH1R_bit at CAN3_RDH1R.B17;
    sbit  DATA62_CAN3_RDH1R_bit at CAN3_RDH1R.B18;
    sbit  DATA63_CAN3_RDH1R_bit at CAN3_RDH1R.B19;
    sbit  DATA64_CAN3_RDH1R_bit at CAN3_RDH1R.B20;
    sbit  DATA65_CAN3_RDH1R_bit at CAN3_RDH1R.B21;
    sbit  DATA66_CAN3_RDH1R_bit at CAN3_RDH1R.B22;
    sbit  DATA67_CAN3_RDH1R_bit at CAN3_RDH1R.B23;
    sbit  DATA50_CAN3_RDH1R_bit at CAN3_RDH1R.B8;
    sbit  DATA51_CAN3_RDH1R_bit at CAN3_RDH1R.B9;
    sbit  DATA52_CAN3_RDH1R_bit at CAN3_RDH1R.B10;
    sbit  DATA53_CAN3_RDH1R_bit at CAN3_RDH1R.B11;
    sbit  DATA54_CAN3_RDH1R_bit at CAN3_RDH1R.B12;
    sbit  DATA55_CAN3_RDH1R_bit at CAN3_RDH1R.B13;
    sbit  DATA56_CAN3_RDH1R_bit at CAN3_RDH1R.B14;
    sbit  DATA57_CAN3_RDH1R_bit at CAN3_RDH1R.B15;
    sbit  DATA40_CAN3_RDH1R_bit at CAN3_RDH1R.B0;
    sbit  DATA41_CAN3_RDH1R_bit at CAN3_RDH1R.B1;
    sbit  DATA42_CAN3_RDH1R_bit at CAN3_RDH1R.B2;
    sbit  DATA43_CAN3_RDH1R_bit at CAN3_RDH1R.B3;
    sbit  DATA44_CAN3_RDH1R_bit at CAN3_RDH1R.B4;
    sbit  DATA45_CAN3_RDH1R_bit at CAN3_RDH1R.B5;
    sbit  DATA46_CAN3_RDH1R_bit at CAN3_RDH1R.B6;
    sbit  DATA47_CAN3_RDH1R_bit at CAN3_RDH1R.B7;

sfr unsigned long   volatile CAN3_FMR             absolute 0x40006E00;
    sbit  CAN2SB0_CAN3_FMR_bit at CAN3_FMR.B8;
    sbit  CAN2SB1_CAN3_FMR_bit at CAN3_FMR.B9;
    sbit  CAN2SB2_CAN3_FMR_bit at CAN3_FMR.B10;
    sbit  CAN2SB3_CAN3_FMR_bit at CAN3_FMR.B11;
    sbit  CAN2SB4_CAN3_FMR_bit at CAN3_FMR.B12;
    sbit  CAN2SB5_CAN3_FMR_bit at CAN3_FMR.B13;
    sbit  FINIT_CAN3_FMR_bit at CAN3_FMR.B0;

sfr unsigned long   volatile CAN3_FM1R            absolute 0x40006E04;
    sbit  FBM0_CAN3_FM1R_bit at CAN3_FM1R.B0;
    sbit  FBM1_CAN3_FM1R_bit at CAN3_FM1R.B1;
    sbit  FBM2_CAN3_FM1R_bit at CAN3_FM1R.B2;
    sbit  FBM3_CAN3_FM1R_bit at CAN3_FM1R.B3;
    sbit  FBM4_CAN3_FM1R_bit at CAN3_FM1R.B4;
    sbit  FBM5_CAN3_FM1R_bit at CAN3_FM1R.B5;
    sbit  FBM6_CAN3_FM1R_bit at CAN3_FM1R.B6;
    sbit  FBM7_CAN3_FM1R_bit at CAN3_FM1R.B7;
    sbit  FBM8_CAN3_FM1R_bit at CAN3_FM1R.B8;
    sbit  FBM9_CAN3_FM1R_bit at CAN3_FM1R.B9;
    sbit  FBM10_CAN3_FM1R_bit at CAN3_FM1R.B10;
    sbit  FBM11_CAN3_FM1R_bit at CAN3_FM1R.B11;
    sbit  FBM12_CAN3_FM1R_bit at CAN3_FM1R.B12;
    sbit  FBM13_CAN3_FM1R_bit at CAN3_FM1R.B13;
    sbit  FBM14_CAN3_FM1R_bit at CAN3_FM1R.B14;
    sbit  FBM15_CAN3_FM1R_bit at CAN3_FM1R.B15;
    sbit  FBM16_CAN3_FM1R_bit at CAN3_FM1R.B16;
    sbit  FBM17_CAN3_FM1R_bit at CAN3_FM1R.B17;
    sbit  FBM18_CAN3_FM1R_bit at CAN3_FM1R.B18;
    sbit  FBM19_CAN3_FM1R_bit at CAN3_FM1R.B19;
    sbit  FBM20_CAN3_FM1R_bit at CAN3_FM1R.B20;
    sbit  FBM21_CAN3_FM1R_bit at CAN3_FM1R.B21;
    sbit  FBM22_CAN3_FM1R_bit at CAN3_FM1R.B22;
    sbit  FBM23_CAN3_FM1R_bit at CAN3_FM1R.B23;
    sbit  FBM24_CAN3_FM1R_bit at CAN3_FM1R.B24;
    sbit  FBM25_CAN3_FM1R_bit at CAN3_FM1R.B25;
    sbit  FBM26_CAN3_FM1R_bit at CAN3_FM1R.B26;
    sbit  FBM27_CAN3_FM1R_bit at CAN3_FM1R.B27;

sfr unsigned long   volatile CAN3_FS1R            absolute 0x40006E0C;
    sbit  FSC0_CAN3_FS1R_bit at CAN3_FS1R.B0;
    sbit  FSC1_CAN3_FS1R_bit at CAN3_FS1R.B1;
    sbit  FSC2_CAN3_FS1R_bit at CAN3_FS1R.B2;
    sbit  FSC3_CAN3_FS1R_bit at CAN3_FS1R.B3;
    sbit  FSC4_CAN3_FS1R_bit at CAN3_FS1R.B4;
    sbit  FSC5_CAN3_FS1R_bit at CAN3_FS1R.B5;
    sbit  FSC6_CAN3_FS1R_bit at CAN3_FS1R.B6;
    sbit  FSC7_CAN3_FS1R_bit at CAN3_FS1R.B7;
    sbit  FSC8_CAN3_FS1R_bit at CAN3_FS1R.B8;
    sbit  FSC9_CAN3_FS1R_bit at CAN3_FS1R.B9;
    sbit  FSC10_CAN3_FS1R_bit at CAN3_FS1R.B10;
    sbit  FSC11_CAN3_FS1R_bit at CAN3_FS1R.B11;
    sbit  FSC12_CAN3_FS1R_bit at CAN3_FS1R.B12;
    sbit  FSC13_CAN3_FS1R_bit at CAN3_FS1R.B13;
    sbit  FSC14_CAN3_FS1R_bit at CAN3_FS1R.B14;
    sbit  FSC15_CAN3_FS1R_bit at CAN3_FS1R.B15;
    sbit  FSC16_CAN3_FS1R_bit at CAN3_FS1R.B16;
    sbit  FSC17_CAN3_FS1R_bit at CAN3_FS1R.B17;
    sbit  FSC18_CAN3_FS1R_bit at CAN3_FS1R.B18;
    sbit  FSC19_CAN3_FS1R_bit at CAN3_FS1R.B19;
    sbit  FSC20_CAN3_FS1R_bit at CAN3_FS1R.B20;
    sbit  FSC21_CAN3_FS1R_bit at CAN3_FS1R.B21;
    sbit  FSC22_CAN3_FS1R_bit at CAN3_FS1R.B22;
    sbit  FSC23_CAN3_FS1R_bit at CAN3_FS1R.B23;
    sbit  FSC24_CAN3_FS1R_bit at CAN3_FS1R.B24;
    sbit  FSC25_CAN3_FS1R_bit at CAN3_FS1R.B25;
    sbit  FSC26_CAN3_FS1R_bit at CAN3_FS1R.B26;
    sbit  FSC27_CAN3_FS1R_bit at CAN3_FS1R.B27;

sfr unsigned long   volatile CAN3_FFA1R           absolute 0x40006E14;
    sbit  FFA0_CAN3_FFA1R_bit at CAN3_FFA1R.B0;
    sbit  FFA1_CAN3_FFA1R_bit at CAN3_FFA1R.B1;
    sbit  FFA2_CAN3_FFA1R_bit at CAN3_FFA1R.B2;
    sbit  FFA3_CAN3_FFA1R_bit at CAN3_FFA1R.B3;
    sbit  FFA4_CAN3_FFA1R_bit at CAN3_FFA1R.B4;
    sbit  FFA5_CAN3_FFA1R_bit at CAN3_FFA1R.B5;
    sbit  FFA6_CAN3_FFA1R_bit at CAN3_FFA1R.B6;
    sbit  FFA7_CAN3_FFA1R_bit at CAN3_FFA1R.B7;
    sbit  FFA8_CAN3_FFA1R_bit at CAN3_FFA1R.B8;
    sbit  FFA9_CAN3_FFA1R_bit at CAN3_FFA1R.B9;
    sbit  FFA10_CAN3_FFA1R_bit at CAN3_FFA1R.B10;
    sbit  FFA11_CAN3_FFA1R_bit at CAN3_FFA1R.B11;
    sbit  FFA12_CAN3_FFA1R_bit at CAN3_FFA1R.B12;
    sbit  FFA13_CAN3_FFA1R_bit at CAN3_FFA1R.B13;
    sbit  FFA14_CAN3_FFA1R_bit at CAN3_FFA1R.B14;
    sbit  FFA15_CAN3_FFA1R_bit at CAN3_FFA1R.B15;
    sbit  FFA16_CAN3_FFA1R_bit at CAN3_FFA1R.B16;
    sbit  FFA17_CAN3_FFA1R_bit at CAN3_FFA1R.B17;
    sbit  FFA18_CAN3_FFA1R_bit at CAN3_FFA1R.B18;
    sbit  FFA19_CAN3_FFA1R_bit at CAN3_FFA1R.B19;
    sbit  FFA20_CAN3_FFA1R_bit at CAN3_FFA1R.B20;
    sbit  FFA21_CAN3_FFA1R_bit at CAN3_FFA1R.B21;
    sbit  FFA22_CAN3_FFA1R_bit at CAN3_FFA1R.B22;
    sbit  FFA23_CAN3_FFA1R_bit at CAN3_FFA1R.B23;
    sbit  FFA24_CAN3_FFA1R_bit at CAN3_FFA1R.B24;
    sbit  FFA25_CAN3_FFA1R_bit at CAN3_FFA1R.B25;
    sbit  FFA26_CAN3_FFA1R_bit at CAN3_FFA1R.B26;
    sbit  FFA27_CAN3_FFA1R_bit at CAN3_FFA1R.B27;

sfr unsigned long   volatile CAN3_FA1R            absolute 0x40006E1C;
    sbit  FACT0_CAN3_FA1R_bit at CAN3_FA1R.B0;
    sbit  FACT1_CAN3_FA1R_bit at CAN3_FA1R.B1;
    sbit  FACT2_CAN3_FA1R_bit at CAN3_FA1R.B2;
    sbit  FACT3_CAN3_FA1R_bit at CAN3_FA1R.B3;
    sbit  FACT4_CAN3_FA1R_bit at CAN3_FA1R.B4;
    sbit  FACT5_CAN3_FA1R_bit at CAN3_FA1R.B5;
    sbit  FACT6_CAN3_FA1R_bit at CAN3_FA1R.B6;
    sbit  FACT7_CAN3_FA1R_bit at CAN3_FA1R.B7;
    sbit  FACT8_CAN3_FA1R_bit at CAN3_FA1R.B8;
    sbit  FACT9_CAN3_FA1R_bit at CAN3_FA1R.B9;
    sbit  FACT10_CAN3_FA1R_bit at CAN3_FA1R.B10;
    sbit  FACT11_CAN3_FA1R_bit at CAN3_FA1R.B11;
    sbit  FACT12_CAN3_FA1R_bit at CAN3_FA1R.B12;
    sbit  FACT13_CAN3_FA1R_bit at CAN3_FA1R.B13;
    sbit  FACT14_CAN3_FA1R_bit at CAN3_FA1R.B14;
    sbit  FACT15_CAN3_FA1R_bit at CAN3_FA1R.B15;
    sbit  FACT16_CAN3_FA1R_bit at CAN3_FA1R.B16;
    sbit  FACT17_CAN3_FA1R_bit at CAN3_FA1R.B17;
    sbit  FACT18_CAN3_FA1R_bit at CAN3_FA1R.B18;
    sbit  FACT19_CAN3_FA1R_bit at CAN3_FA1R.B19;
    sbit  FACT20_CAN3_FA1R_bit at CAN3_FA1R.B20;
    sbit  FACT21_CAN3_FA1R_bit at CAN3_FA1R.B21;
    sbit  FACT22_CAN3_FA1R_bit at CAN3_FA1R.B22;
    sbit  FACT23_CAN3_FA1R_bit at CAN3_FA1R.B23;
    sbit  FACT24_CAN3_FA1R_bit at CAN3_FA1R.B24;
    sbit  FACT25_CAN3_FA1R_bit at CAN3_FA1R.B25;
    sbit  FACT26_CAN3_FA1R_bit at CAN3_FA1R.B26;
    sbit  FACT27_CAN3_FA1R_bit at CAN3_FA1R.B27;

sfr unsigned long   volatile CAN3_F0R1            absolute 0x40006E40;
    sbit  FB0_CAN3_F0R1_bit at CAN3_F0R1.B0;
    sbit  FB1_CAN3_F0R1_bit at CAN3_F0R1.B1;
    sbit  FB2_CAN3_F0R1_bit at CAN3_F0R1.B2;
    sbit  FB3_CAN3_F0R1_bit at CAN3_F0R1.B3;
    sbit  FB4_CAN3_F0R1_bit at CAN3_F0R1.B4;
    sbit  FB5_CAN3_F0R1_bit at CAN3_F0R1.B5;
    sbit  FB6_CAN3_F0R1_bit at CAN3_F0R1.B6;
    sbit  FB7_CAN3_F0R1_bit at CAN3_F0R1.B7;
    sbit  FB8_CAN3_F0R1_bit at CAN3_F0R1.B8;
    sbit  FB9_CAN3_F0R1_bit at CAN3_F0R1.B9;
    sbit  FB10_CAN3_F0R1_bit at CAN3_F0R1.B10;
    sbit  FB11_CAN3_F0R1_bit at CAN3_F0R1.B11;
    sbit  FB12_CAN3_F0R1_bit at CAN3_F0R1.B12;
    sbit  FB13_CAN3_F0R1_bit at CAN3_F0R1.B13;
    sbit  FB14_CAN3_F0R1_bit at CAN3_F0R1.B14;
    sbit  FB15_CAN3_F0R1_bit at CAN3_F0R1.B15;
    sbit  FB16_CAN3_F0R1_bit at CAN3_F0R1.B16;
    sbit  FB17_CAN3_F0R1_bit at CAN3_F0R1.B17;
    sbit  FB18_CAN3_F0R1_bit at CAN3_F0R1.B18;
    sbit  FB19_CAN3_F0R1_bit at CAN3_F0R1.B19;
    sbit  FB20_CAN3_F0R1_bit at CAN3_F0R1.B20;
    sbit  FB21_CAN3_F0R1_bit at CAN3_F0R1.B21;
    sbit  FB22_CAN3_F0R1_bit at CAN3_F0R1.B22;
    sbit  FB23_CAN3_F0R1_bit at CAN3_F0R1.B23;
    sbit  FB24_CAN3_F0R1_bit at CAN3_F0R1.B24;
    sbit  FB25_CAN3_F0R1_bit at CAN3_F0R1.B25;
    sbit  FB26_CAN3_F0R1_bit at CAN3_F0R1.B26;
    sbit  FB27_CAN3_F0R1_bit at CAN3_F0R1.B27;
    sbit  FB28_CAN3_F0R1_bit at CAN3_F0R1.B28;
    sbit  FB29_CAN3_F0R1_bit at CAN3_F0R1.B29;
    sbit  FB30_CAN3_F0R1_bit at CAN3_F0R1.B30;
    sbit  FB31_CAN3_F0R1_bit at CAN3_F0R1.B31;

sfr unsigned long   volatile CAN3_F0R2            absolute 0x40006E44;
    sbit  FB0_CAN3_F0R2_bit at CAN3_F0R2.B0;
    sbit  FB1_CAN3_F0R2_bit at CAN3_F0R2.B1;
    sbit  FB2_CAN3_F0R2_bit at CAN3_F0R2.B2;
    sbit  FB3_CAN3_F0R2_bit at CAN3_F0R2.B3;
    sbit  FB4_CAN3_F0R2_bit at CAN3_F0R2.B4;
    sbit  FB5_CAN3_F0R2_bit at CAN3_F0R2.B5;
    sbit  FB6_CAN3_F0R2_bit at CAN3_F0R2.B6;
    sbit  FB7_CAN3_F0R2_bit at CAN3_F0R2.B7;
    sbit  FB8_CAN3_F0R2_bit at CAN3_F0R2.B8;
    sbit  FB9_CAN3_F0R2_bit at CAN3_F0R2.B9;
    sbit  FB10_CAN3_F0R2_bit at CAN3_F0R2.B10;
    sbit  FB11_CAN3_F0R2_bit at CAN3_F0R2.B11;
    sbit  FB12_CAN3_F0R2_bit at CAN3_F0R2.B12;
    sbit  FB13_CAN3_F0R2_bit at CAN3_F0R2.B13;
    sbit  FB14_CAN3_F0R2_bit at CAN3_F0R2.B14;
    sbit  FB15_CAN3_F0R2_bit at CAN3_F0R2.B15;
    sbit  FB16_CAN3_F0R2_bit at CAN3_F0R2.B16;
    sbit  FB17_CAN3_F0R2_bit at CAN3_F0R2.B17;
    sbit  FB18_CAN3_F0R2_bit at CAN3_F0R2.B18;
    sbit  FB19_CAN3_F0R2_bit at CAN3_F0R2.B19;
    sbit  FB20_CAN3_F0R2_bit at CAN3_F0R2.B20;
    sbit  FB21_CAN3_F0R2_bit at CAN3_F0R2.B21;
    sbit  FB22_CAN3_F0R2_bit at CAN3_F0R2.B22;
    sbit  FB23_CAN3_F0R2_bit at CAN3_F0R2.B23;
    sbit  FB24_CAN3_F0R2_bit at CAN3_F0R2.B24;
    sbit  FB25_CAN3_F0R2_bit at CAN3_F0R2.B25;
    sbit  FB26_CAN3_F0R2_bit at CAN3_F0R2.B26;
    sbit  FB27_CAN3_F0R2_bit at CAN3_F0R2.B27;
    sbit  FB28_CAN3_F0R2_bit at CAN3_F0R2.B28;
    sbit  FB29_CAN3_F0R2_bit at CAN3_F0R2.B29;
    sbit  FB30_CAN3_F0R2_bit at CAN3_F0R2.B30;
    sbit  FB31_CAN3_F0R2_bit at CAN3_F0R2.B31;

sfr unsigned long   volatile CAN3_F1R1            absolute 0x40006E48;
    sbit  FB0_CAN3_F1R1_bit at CAN3_F1R1.B0;
    sbit  FB1_CAN3_F1R1_bit at CAN3_F1R1.B1;
    sbit  FB2_CAN3_F1R1_bit at CAN3_F1R1.B2;
    sbit  FB3_CAN3_F1R1_bit at CAN3_F1R1.B3;
    sbit  FB4_CAN3_F1R1_bit at CAN3_F1R1.B4;
    sbit  FB5_CAN3_F1R1_bit at CAN3_F1R1.B5;
    sbit  FB6_CAN3_F1R1_bit at CAN3_F1R1.B6;
    sbit  FB7_CAN3_F1R1_bit at CAN3_F1R1.B7;
    sbit  FB8_CAN3_F1R1_bit at CAN3_F1R1.B8;
    sbit  FB9_CAN3_F1R1_bit at CAN3_F1R1.B9;
    sbit  FB10_CAN3_F1R1_bit at CAN3_F1R1.B10;
    sbit  FB11_CAN3_F1R1_bit at CAN3_F1R1.B11;
    sbit  FB12_CAN3_F1R1_bit at CAN3_F1R1.B12;
    sbit  FB13_CAN3_F1R1_bit at CAN3_F1R1.B13;
    sbit  FB14_CAN3_F1R1_bit at CAN3_F1R1.B14;
    sbit  FB15_CAN3_F1R1_bit at CAN3_F1R1.B15;
    sbit  FB16_CAN3_F1R1_bit at CAN3_F1R1.B16;
    sbit  FB17_CAN3_F1R1_bit at CAN3_F1R1.B17;
    sbit  FB18_CAN3_F1R1_bit at CAN3_F1R1.B18;
    sbit  FB19_CAN3_F1R1_bit at CAN3_F1R1.B19;
    sbit  FB20_CAN3_F1R1_bit at CAN3_F1R1.B20;
    sbit  FB21_CAN3_F1R1_bit at CAN3_F1R1.B21;
    sbit  FB22_CAN3_F1R1_bit at CAN3_F1R1.B22;
    sbit  FB23_CAN3_F1R1_bit at CAN3_F1R1.B23;
    sbit  FB24_CAN3_F1R1_bit at CAN3_F1R1.B24;
    sbit  FB25_CAN3_F1R1_bit at CAN3_F1R1.B25;
    sbit  FB26_CAN3_F1R1_bit at CAN3_F1R1.B26;
    sbit  FB27_CAN3_F1R1_bit at CAN3_F1R1.B27;
    sbit  FB28_CAN3_F1R1_bit at CAN3_F1R1.B28;
    sbit  FB29_CAN3_F1R1_bit at CAN3_F1R1.B29;
    sbit  FB30_CAN3_F1R1_bit at CAN3_F1R1.B30;
    sbit  FB31_CAN3_F1R1_bit at CAN3_F1R1.B31;

sfr unsigned long   volatile CAN3_F1R2            absolute 0x40006E4C;
    sbit  FB0_CAN3_F1R2_bit at CAN3_F1R2.B0;
    sbit  FB1_CAN3_F1R2_bit at CAN3_F1R2.B1;
    sbit  FB2_CAN3_F1R2_bit at CAN3_F1R2.B2;
    sbit  FB3_CAN3_F1R2_bit at CAN3_F1R2.B3;
    sbit  FB4_CAN3_F1R2_bit at CAN3_F1R2.B4;
    sbit  FB5_CAN3_F1R2_bit at CAN3_F1R2.B5;
    sbit  FB6_CAN3_F1R2_bit at CAN3_F1R2.B6;
    sbit  FB7_CAN3_F1R2_bit at CAN3_F1R2.B7;
    sbit  FB8_CAN3_F1R2_bit at CAN3_F1R2.B8;
    sbit  FB9_CAN3_F1R2_bit at CAN3_F1R2.B9;
    sbit  FB10_CAN3_F1R2_bit at CAN3_F1R2.B10;
    sbit  FB11_CAN3_F1R2_bit at CAN3_F1R2.B11;
    sbit  FB12_CAN3_F1R2_bit at CAN3_F1R2.B12;
    sbit  FB13_CAN3_F1R2_bit at CAN3_F1R2.B13;
    sbit  FB14_CAN3_F1R2_bit at CAN3_F1R2.B14;
    sbit  FB15_CAN3_F1R2_bit at CAN3_F1R2.B15;
    sbit  FB16_CAN3_F1R2_bit at CAN3_F1R2.B16;
    sbit  FB17_CAN3_F1R2_bit at CAN3_F1R2.B17;
    sbit  FB18_CAN3_F1R2_bit at CAN3_F1R2.B18;
    sbit  FB19_CAN3_F1R2_bit at CAN3_F1R2.B19;
    sbit  FB20_CAN3_F1R2_bit at CAN3_F1R2.B20;
    sbit  FB21_CAN3_F1R2_bit at CAN3_F1R2.B21;
    sbit  FB22_CAN3_F1R2_bit at CAN3_F1R2.B22;
    sbit  FB23_CAN3_F1R2_bit at CAN3_F1R2.B23;
    sbit  FB24_CAN3_F1R2_bit at CAN3_F1R2.B24;
    sbit  FB25_CAN3_F1R2_bit at CAN3_F1R2.B25;
    sbit  FB26_CAN3_F1R2_bit at CAN3_F1R2.B26;
    sbit  FB27_CAN3_F1R2_bit at CAN3_F1R2.B27;
    sbit  FB28_CAN3_F1R2_bit at CAN3_F1R2.B28;
    sbit  FB29_CAN3_F1R2_bit at CAN3_F1R2.B29;
    sbit  FB30_CAN3_F1R2_bit at CAN3_F1R2.B30;
    sbit  FB31_CAN3_F1R2_bit at CAN3_F1R2.B31;

sfr unsigned long   volatile CAN3_F2R1            absolute 0x40006E50;
    sbit  FB0_CAN3_F2R1_bit at CAN3_F2R1.B0;
    sbit  FB1_CAN3_F2R1_bit at CAN3_F2R1.B1;
    sbit  FB2_CAN3_F2R1_bit at CAN3_F2R1.B2;
    sbit  FB3_CAN3_F2R1_bit at CAN3_F2R1.B3;
    sbit  FB4_CAN3_F2R1_bit at CAN3_F2R1.B4;
    sbit  FB5_CAN3_F2R1_bit at CAN3_F2R1.B5;
    sbit  FB6_CAN3_F2R1_bit at CAN3_F2R1.B6;
    sbit  FB7_CAN3_F2R1_bit at CAN3_F2R1.B7;
    sbit  FB8_CAN3_F2R1_bit at CAN3_F2R1.B8;
    sbit  FB9_CAN3_F2R1_bit at CAN3_F2R1.B9;
    sbit  FB10_CAN3_F2R1_bit at CAN3_F2R1.B10;
    sbit  FB11_CAN3_F2R1_bit at CAN3_F2R1.B11;
    sbit  FB12_CAN3_F2R1_bit at CAN3_F2R1.B12;
    sbit  FB13_CAN3_F2R1_bit at CAN3_F2R1.B13;
    sbit  FB14_CAN3_F2R1_bit at CAN3_F2R1.B14;
    sbit  FB15_CAN3_F2R1_bit at CAN3_F2R1.B15;
    sbit  FB16_CAN3_F2R1_bit at CAN3_F2R1.B16;
    sbit  FB17_CAN3_F2R1_bit at CAN3_F2R1.B17;
    sbit  FB18_CAN3_F2R1_bit at CAN3_F2R1.B18;
    sbit  FB19_CAN3_F2R1_bit at CAN3_F2R1.B19;
    sbit  FB20_CAN3_F2R1_bit at CAN3_F2R1.B20;
    sbit  FB21_CAN3_F2R1_bit at CAN3_F2R1.B21;
    sbit  FB22_CAN3_F2R1_bit at CAN3_F2R1.B22;
    sbit  FB23_CAN3_F2R1_bit at CAN3_F2R1.B23;
    sbit  FB24_CAN3_F2R1_bit at CAN3_F2R1.B24;
    sbit  FB25_CAN3_F2R1_bit at CAN3_F2R1.B25;
    sbit  FB26_CAN3_F2R1_bit at CAN3_F2R1.B26;
    sbit  FB27_CAN3_F2R1_bit at CAN3_F2R1.B27;
    sbit  FB28_CAN3_F2R1_bit at CAN3_F2R1.B28;
    sbit  FB29_CAN3_F2R1_bit at CAN3_F2R1.B29;
    sbit  FB30_CAN3_F2R1_bit at CAN3_F2R1.B30;
    sbit  FB31_CAN3_F2R1_bit at CAN3_F2R1.B31;

sfr unsigned long   volatile CAN3_F2R2            absolute 0x40006E54;
    sbit  FB0_CAN3_F2R2_bit at CAN3_F2R2.B0;
    sbit  FB1_CAN3_F2R2_bit at CAN3_F2R2.B1;
    sbit  FB2_CAN3_F2R2_bit at CAN3_F2R2.B2;
    sbit  FB3_CAN3_F2R2_bit at CAN3_F2R2.B3;
    sbit  FB4_CAN3_F2R2_bit at CAN3_F2R2.B4;
    sbit  FB5_CAN3_F2R2_bit at CAN3_F2R2.B5;
    sbit  FB6_CAN3_F2R2_bit at CAN3_F2R2.B6;
    sbit  FB7_CAN3_F2R2_bit at CAN3_F2R2.B7;
    sbit  FB8_CAN3_F2R2_bit at CAN3_F2R2.B8;
    sbit  FB9_CAN3_F2R2_bit at CAN3_F2R2.B9;
    sbit  FB10_CAN3_F2R2_bit at CAN3_F2R2.B10;
    sbit  FB11_CAN3_F2R2_bit at CAN3_F2R2.B11;
    sbit  FB12_CAN3_F2R2_bit at CAN3_F2R2.B12;
    sbit  FB13_CAN3_F2R2_bit at CAN3_F2R2.B13;
    sbit  FB14_CAN3_F2R2_bit at CAN3_F2R2.B14;
    sbit  FB15_CAN3_F2R2_bit at CAN3_F2R2.B15;
    sbit  FB16_CAN3_F2R2_bit at CAN3_F2R2.B16;
    sbit  FB17_CAN3_F2R2_bit at CAN3_F2R2.B17;
    sbit  FB18_CAN3_F2R2_bit at CAN3_F2R2.B18;
    sbit  FB19_CAN3_F2R2_bit at CAN3_F2R2.B19;
    sbit  FB20_CAN3_F2R2_bit at CAN3_F2R2.B20;
    sbit  FB21_CAN3_F2R2_bit at CAN3_F2R2.B21;
    sbit  FB22_CAN3_F2R2_bit at CAN3_F2R2.B22;
    sbit  FB23_CAN3_F2R2_bit at CAN3_F2R2.B23;
    sbit  FB24_CAN3_F2R2_bit at CAN3_F2R2.B24;
    sbit  FB25_CAN3_F2R2_bit at CAN3_F2R2.B25;
    sbit  FB26_CAN3_F2R2_bit at CAN3_F2R2.B26;
    sbit  FB27_CAN3_F2R2_bit at CAN3_F2R2.B27;
    sbit  FB28_CAN3_F2R2_bit at CAN3_F2R2.B28;
    sbit  FB29_CAN3_F2R2_bit at CAN3_F2R2.B29;
    sbit  FB30_CAN3_F2R2_bit at CAN3_F2R2.B30;
    sbit  FB31_CAN3_F2R2_bit at CAN3_F2R2.B31;

sfr unsigned long   volatile CAN3_F3R1            absolute 0x40006E58;
    sbit  FB0_CAN3_F3R1_bit at CAN3_F3R1.B0;
    sbit  FB1_CAN3_F3R1_bit at CAN3_F3R1.B1;
    sbit  FB2_CAN3_F3R1_bit at CAN3_F3R1.B2;
    sbit  FB3_CAN3_F3R1_bit at CAN3_F3R1.B3;
    sbit  FB4_CAN3_F3R1_bit at CAN3_F3R1.B4;
    sbit  FB5_CAN3_F3R1_bit at CAN3_F3R1.B5;
    sbit  FB6_CAN3_F3R1_bit at CAN3_F3R1.B6;
    sbit  FB7_CAN3_F3R1_bit at CAN3_F3R1.B7;
    sbit  FB8_CAN3_F3R1_bit at CAN3_F3R1.B8;
    sbit  FB9_CAN3_F3R1_bit at CAN3_F3R1.B9;
    sbit  FB10_CAN3_F3R1_bit at CAN3_F3R1.B10;
    sbit  FB11_CAN3_F3R1_bit at CAN3_F3R1.B11;
    sbit  FB12_CAN3_F3R1_bit at CAN3_F3R1.B12;
    sbit  FB13_CAN3_F3R1_bit at CAN3_F3R1.B13;
    sbit  FB14_CAN3_F3R1_bit at CAN3_F3R1.B14;
    sbit  FB15_CAN3_F3R1_bit at CAN3_F3R1.B15;
    sbit  FB16_CAN3_F3R1_bit at CAN3_F3R1.B16;
    sbit  FB17_CAN3_F3R1_bit at CAN3_F3R1.B17;
    sbit  FB18_CAN3_F3R1_bit at CAN3_F3R1.B18;
    sbit  FB19_CAN3_F3R1_bit at CAN3_F3R1.B19;
    sbit  FB20_CAN3_F3R1_bit at CAN3_F3R1.B20;
    sbit  FB21_CAN3_F3R1_bit at CAN3_F3R1.B21;
    sbit  FB22_CAN3_F3R1_bit at CAN3_F3R1.B22;
    sbit  FB23_CAN3_F3R1_bit at CAN3_F3R1.B23;
    sbit  FB24_CAN3_F3R1_bit at CAN3_F3R1.B24;
    sbit  FB25_CAN3_F3R1_bit at CAN3_F3R1.B25;
    sbit  FB26_CAN3_F3R1_bit at CAN3_F3R1.B26;
    sbit  FB27_CAN3_F3R1_bit at CAN3_F3R1.B27;
    sbit  FB28_CAN3_F3R1_bit at CAN3_F3R1.B28;
    sbit  FB29_CAN3_F3R1_bit at CAN3_F3R1.B29;
    sbit  FB30_CAN3_F3R1_bit at CAN3_F3R1.B30;
    sbit  FB31_CAN3_F3R1_bit at CAN3_F3R1.B31;

sfr unsigned long   volatile CAN3_F3R2            absolute 0x40006E5C;
    sbit  FB0_CAN3_F3R2_bit at CAN3_F3R2.B0;
    sbit  FB1_CAN3_F3R2_bit at CAN3_F3R2.B1;
    sbit  FB2_CAN3_F3R2_bit at CAN3_F3R2.B2;
    sbit  FB3_CAN3_F3R2_bit at CAN3_F3R2.B3;
    sbit  FB4_CAN3_F3R2_bit at CAN3_F3R2.B4;
    sbit  FB5_CAN3_F3R2_bit at CAN3_F3R2.B5;
    sbit  FB6_CAN3_F3R2_bit at CAN3_F3R2.B6;
    sbit  FB7_CAN3_F3R2_bit at CAN3_F3R2.B7;
    sbit  FB8_CAN3_F3R2_bit at CAN3_F3R2.B8;
    sbit  FB9_CAN3_F3R2_bit at CAN3_F3R2.B9;
    sbit  FB10_CAN3_F3R2_bit at CAN3_F3R2.B10;
    sbit  FB11_CAN3_F3R2_bit at CAN3_F3R2.B11;
    sbit  FB12_CAN3_F3R2_bit at CAN3_F3R2.B12;
    sbit  FB13_CAN3_F3R2_bit at CAN3_F3R2.B13;
    sbit  FB14_CAN3_F3R2_bit at CAN3_F3R2.B14;
    sbit  FB15_CAN3_F3R2_bit at CAN3_F3R2.B15;
    sbit  FB16_CAN3_F3R2_bit at CAN3_F3R2.B16;
    sbit  FB17_CAN3_F3R2_bit at CAN3_F3R2.B17;
    sbit  FB18_CAN3_F3R2_bit at CAN3_F3R2.B18;
    sbit  FB19_CAN3_F3R2_bit at CAN3_F3R2.B19;
    sbit  FB20_CAN3_F3R2_bit at CAN3_F3R2.B20;
    sbit  FB21_CAN3_F3R2_bit at CAN3_F3R2.B21;
    sbit  FB22_CAN3_F3R2_bit at CAN3_F3R2.B22;
    sbit  FB23_CAN3_F3R2_bit at CAN3_F3R2.B23;
    sbit  FB24_CAN3_F3R2_bit at CAN3_F3R2.B24;
    sbit  FB25_CAN3_F3R2_bit at CAN3_F3R2.B25;
    sbit  FB26_CAN3_F3R2_bit at CAN3_F3R2.B26;
    sbit  FB27_CAN3_F3R2_bit at CAN3_F3R2.B27;
    sbit  FB28_CAN3_F3R2_bit at CAN3_F3R2.B28;
    sbit  FB29_CAN3_F3R2_bit at CAN3_F3R2.B29;
    sbit  FB30_CAN3_F3R2_bit at CAN3_F3R2.B30;
    sbit  FB31_CAN3_F3R2_bit at CAN3_F3R2.B31;

sfr unsigned long   volatile CAN3_F4R1            absolute 0x40006E60;
    sbit  FB0_CAN3_F4R1_bit at CAN3_F4R1.B0;
    sbit  FB1_CAN3_F4R1_bit at CAN3_F4R1.B1;
    sbit  FB2_CAN3_F4R1_bit at CAN3_F4R1.B2;
    sbit  FB3_CAN3_F4R1_bit at CAN3_F4R1.B3;
    sbit  FB4_CAN3_F4R1_bit at CAN3_F4R1.B4;
    sbit  FB5_CAN3_F4R1_bit at CAN3_F4R1.B5;
    sbit  FB6_CAN3_F4R1_bit at CAN3_F4R1.B6;
    sbit  FB7_CAN3_F4R1_bit at CAN3_F4R1.B7;
    sbit  FB8_CAN3_F4R1_bit at CAN3_F4R1.B8;
    sbit  FB9_CAN3_F4R1_bit at CAN3_F4R1.B9;
    sbit  FB10_CAN3_F4R1_bit at CAN3_F4R1.B10;
    sbit  FB11_CAN3_F4R1_bit at CAN3_F4R1.B11;
    sbit  FB12_CAN3_F4R1_bit at CAN3_F4R1.B12;
    sbit  FB13_CAN3_F4R1_bit at CAN3_F4R1.B13;
    sbit  FB14_CAN3_F4R1_bit at CAN3_F4R1.B14;
    sbit  FB15_CAN3_F4R1_bit at CAN3_F4R1.B15;
    sbit  FB16_CAN3_F4R1_bit at CAN3_F4R1.B16;
    sbit  FB17_CAN3_F4R1_bit at CAN3_F4R1.B17;
    sbit  FB18_CAN3_F4R1_bit at CAN3_F4R1.B18;
    sbit  FB19_CAN3_F4R1_bit at CAN3_F4R1.B19;
    sbit  FB20_CAN3_F4R1_bit at CAN3_F4R1.B20;
    sbit  FB21_CAN3_F4R1_bit at CAN3_F4R1.B21;
    sbit  FB22_CAN3_F4R1_bit at CAN3_F4R1.B22;
    sbit  FB23_CAN3_F4R1_bit at CAN3_F4R1.B23;
    sbit  FB24_CAN3_F4R1_bit at CAN3_F4R1.B24;
    sbit  FB25_CAN3_F4R1_bit at CAN3_F4R1.B25;
    sbit  FB26_CAN3_F4R1_bit at CAN3_F4R1.B26;
    sbit  FB27_CAN3_F4R1_bit at CAN3_F4R1.B27;
    sbit  FB28_CAN3_F4R1_bit at CAN3_F4R1.B28;
    sbit  FB29_CAN3_F4R1_bit at CAN3_F4R1.B29;
    sbit  FB30_CAN3_F4R1_bit at CAN3_F4R1.B30;
    sbit  FB31_CAN3_F4R1_bit at CAN3_F4R1.B31;

sfr unsigned long   volatile CAN3_F4R2            absolute 0x40006E64;
    sbit  FB0_CAN3_F4R2_bit at CAN3_F4R2.B0;
    sbit  FB1_CAN3_F4R2_bit at CAN3_F4R2.B1;
    sbit  FB2_CAN3_F4R2_bit at CAN3_F4R2.B2;
    sbit  FB3_CAN3_F4R2_bit at CAN3_F4R2.B3;
    sbit  FB4_CAN3_F4R2_bit at CAN3_F4R2.B4;
    sbit  FB5_CAN3_F4R2_bit at CAN3_F4R2.B5;
    sbit  FB6_CAN3_F4R2_bit at CAN3_F4R2.B6;
    sbit  FB7_CAN3_F4R2_bit at CAN3_F4R2.B7;
    sbit  FB8_CAN3_F4R2_bit at CAN3_F4R2.B8;
    sbit  FB9_CAN3_F4R2_bit at CAN3_F4R2.B9;
    sbit  FB10_CAN3_F4R2_bit at CAN3_F4R2.B10;
    sbit  FB11_CAN3_F4R2_bit at CAN3_F4R2.B11;
    sbit  FB12_CAN3_F4R2_bit at CAN3_F4R2.B12;
    sbit  FB13_CAN3_F4R2_bit at CAN3_F4R2.B13;
    sbit  FB14_CAN3_F4R2_bit at CAN3_F4R2.B14;
    sbit  FB15_CAN3_F4R2_bit at CAN3_F4R2.B15;
    sbit  FB16_CAN3_F4R2_bit at CAN3_F4R2.B16;
    sbit  FB17_CAN3_F4R2_bit at CAN3_F4R2.B17;
    sbit  FB18_CAN3_F4R2_bit at CAN3_F4R2.B18;
    sbit  FB19_CAN3_F4R2_bit at CAN3_F4R2.B19;
    sbit  FB20_CAN3_F4R2_bit at CAN3_F4R2.B20;
    sbit  FB21_CAN3_F4R2_bit at CAN3_F4R2.B21;
    sbit  FB22_CAN3_F4R2_bit at CAN3_F4R2.B22;
    sbit  FB23_CAN3_F4R2_bit at CAN3_F4R2.B23;
    sbit  FB24_CAN3_F4R2_bit at CAN3_F4R2.B24;
    sbit  FB25_CAN3_F4R2_bit at CAN3_F4R2.B25;
    sbit  FB26_CAN3_F4R2_bit at CAN3_F4R2.B26;
    sbit  FB27_CAN3_F4R2_bit at CAN3_F4R2.B27;
    sbit  FB28_CAN3_F4R2_bit at CAN3_F4R2.B28;
    sbit  FB29_CAN3_F4R2_bit at CAN3_F4R2.B29;
    sbit  FB30_CAN3_F4R2_bit at CAN3_F4R2.B30;
    sbit  FB31_CAN3_F4R2_bit at CAN3_F4R2.B31;

sfr unsigned long   volatile CAN3_F5R1            absolute 0x40006E68;
    sbit  FB0_CAN3_F5R1_bit at CAN3_F5R1.B0;
    sbit  FB1_CAN3_F5R1_bit at CAN3_F5R1.B1;
    sbit  FB2_CAN3_F5R1_bit at CAN3_F5R1.B2;
    sbit  FB3_CAN3_F5R1_bit at CAN3_F5R1.B3;
    sbit  FB4_CAN3_F5R1_bit at CAN3_F5R1.B4;
    sbit  FB5_CAN3_F5R1_bit at CAN3_F5R1.B5;
    sbit  FB6_CAN3_F5R1_bit at CAN3_F5R1.B6;
    sbit  FB7_CAN3_F5R1_bit at CAN3_F5R1.B7;
    sbit  FB8_CAN3_F5R1_bit at CAN3_F5R1.B8;
    sbit  FB9_CAN3_F5R1_bit at CAN3_F5R1.B9;
    sbit  FB10_CAN3_F5R1_bit at CAN3_F5R1.B10;
    sbit  FB11_CAN3_F5R1_bit at CAN3_F5R1.B11;
    sbit  FB12_CAN3_F5R1_bit at CAN3_F5R1.B12;
    sbit  FB13_CAN3_F5R1_bit at CAN3_F5R1.B13;
    sbit  FB14_CAN3_F5R1_bit at CAN3_F5R1.B14;
    sbit  FB15_CAN3_F5R1_bit at CAN3_F5R1.B15;
    sbit  FB16_CAN3_F5R1_bit at CAN3_F5R1.B16;
    sbit  FB17_CAN3_F5R1_bit at CAN3_F5R1.B17;
    sbit  FB18_CAN3_F5R1_bit at CAN3_F5R1.B18;
    sbit  FB19_CAN3_F5R1_bit at CAN3_F5R1.B19;
    sbit  FB20_CAN3_F5R1_bit at CAN3_F5R1.B20;
    sbit  FB21_CAN3_F5R1_bit at CAN3_F5R1.B21;
    sbit  FB22_CAN3_F5R1_bit at CAN3_F5R1.B22;
    sbit  FB23_CAN3_F5R1_bit at CAN3_F5R1.B23;
    sbit  FB24_CAN3_F5R1_bit at CAN3_F5R1.B24;
    sbit  FB25_CAN3_F5R1_bit at CAN3_F5R1.B25;
    sbit  FB26_CAN3_F5R1_bit at CAN3_F5R1.B26;
    sbit  FB27_CAN3_F5R1_bit at CAN3_F5R1.B27;
    sbit  FB28_CAN3_F5R1_bit at CAN3_F5R1.B28;
    sbit  FB29_CAN3_F5R1_bit at CAN3_F5R1.B29;
    sbit  FB30_CAN3_F5R1_bit at CAN3_F5R1.B30;
    sbit  FB31_CAN3_F5R1_bit at CAN3_F5R1.B31;

sfr unsigned long   volatile CAN3_F5R2            absolute 0x40006E6C;
    sbit  FB0_CAN3_F5R2_bit at CAN3_F5R2.B0;
    sbit  FB1_CAN3_F5R2_bit at CAN3_F5R2.B1;
    sbit  FB2_CAN3_F5R2_bit at CAN3_F5R2.B2;
    sbit  FB3_CAN3_F5R2_bit at CAN3_F5R2.B3;
    sbit  FB4_CAN3_F5R2_bit at CAN3_F5R2.B4;
    sbit  FB5_CAN3_F5R2_bit at CAN3_F5R2.B5;
    sbit  FB6_CAN3_F5R2_bit at CAN3_F5R2.B6;
    sbit  FB7_CAN3_F5R2_bit at CAN3_F5R2.B7;
    sbit  FB8_CAN3_F5R2_bit at CAN3_F5R2.B8;
    sbit  FB9_CAN3_F5R2_bit at CAN3_F5R2.B9;
    sbit  FB10_CAN3_F5R2_bit at CAN3_F5R2.B10;
    sbit  FB11_CAN3_F5R2_bit at CAN3_F5R2.B11;
    sbit  FB12_CAN3_F5R2_bit at CAN3_F5R2.B12;
    sbit  FB13_CAN3_F5R2_bit at CAN3_F5R2.B13;
    sbit  FB14_CAN3_F5R2_bit at CAN3_F5R2.B14;
    sbit  FB15_CAN3_F5R2_bit at CAN3_F5R2.B15;
    sbit  FB16_CAN3_F5R2_bit at CAN3_F5R2.B16;
    sbit  FB17_CAN3_F5R2_bit at CAN3_F5R2.B17;
    sbit  FB18_CAN3_F5R2_bit at CAN3_F5R2.B18;
    sbit  FB19_CAN3_F5R2_bit at CAN3_F5R2.B19;
    sbit  FB20_CAN3_F5R2_bit at CAN3_F5R2.B20;
    sbit  FB21_CAN3_F5R2_bit at CAN3_F5R2.B21;
    sbit  FB22_CAN3_F5R2_bit at CAN3_F5R2.B22;
    sbit  FB23_CAN3_F5R2_bit at CAN3_F5R2.B23;
    sbit  FB24_CAN3_F5R2_bit at CAN3_F5R2.B24;
    sbit  FB25_CAN3_F5R2_bit at CAN3_F5R2.B25;
    sbit  FB26_CAN3_F5R2_bit at CAN3_F5R2.B26;
    sbit  FB27_CAN3_F5R2_bit at CAN3_F5R2.B27;
    sbit  FB28_CAN3_F5R2_bit at CAN3_F5R2.B28;
    sbit  FB29_CAN3_F5R2_bit at CAN3_F5R2.B29;
    sbit  FB30_CAN3_F5R2_bit at CAN3_F5R2.B30;
    sbit  FB31_CAN3_F5R2_bit at CAN3_F5R2.B31;

sfr unsigned long   volatile CAN3_F6R1            absolute 0x40006E70;
    sbit  FB0_CAN3_F6R1_bit at CAN3_F6R1.B0;
    sbit  FB1_CAN3_F6R1_bit at CAN3_F6R1.B1;
    sbit  FB2_CAN3_F6R1_bit at CAN3_F6R1.B2;
    sbit  FB3_CAN3_F6R1_bit at CAN3_F6R1.B3;
    sbit  FB4_CAN3_F6R1_bit at CAN3_F6R1.B4;
    sbit  FB5_CAN3_F6R1_bit at CAN3_F6R1.B5;
    sbit  FB6_CAN3_F6R1_bit at CAN3_F6R1.B6;
    sbit  FB7_CAN3_F6R1_bit at CAN3_F6R1.B7;
    sbit  FB8_CAN3_F6R1_bit at CAN3_F6R1.B8;
    sbit  FB9_CAN3_F6R1_bit at CAN3_F6R1.B9;
    sbit  FB10_CAN3_F6R1_bit at CAN3_F6R1.B10;
    sbit  FB11_CAN3_F6R1_bit at CAN3_F6R1.B11;
    sbit  FB12_CAN3_F6R1_bit at CAN3_F6R1.B12;
    sbit  FB13_CAN3_F6R1_bit at CAN3_F6R1.B13;
    sbit  FB14_CAN3_F6R1_bit at CAN3_F6R1.B14;
    sbit  FB15_CAN3_F6R1_bit at CAN3_F6R1.B15;
    sbit  FB16_CAN3_F6R1_bit at CAN3_F6R1.B16;
    sbit  FB17_CAN3_F6R1_bit at CAN3_F6R1.B17;
    sbit  FB18_CAN3_F6R1_bit at CAN3_F6R1.B18;
    sbit  FB19_CAN3_F6R1_bit at CAN3_F6R1.B19;
    sbit  FB20_CAN3_F6R1_bit at CAN3_F6R1.B20;
    sbit  FB21_CAN3_F6R1_bit at CAN3_F6R1.B21;
    sbit  FB22_CAN3_F6R1_bit at CAN3_F6R1.B22;
    sbit  FB23_CAN3_F6R1_bit at CAN3_F6R1.B23;
    sbit  FB24_CAN3_F6R1_bit at CAN3_F6R1.B24;
    sbit  FB25_CAN3_F6R1_bit at CAN3_F6R1.B25;
    sbit  FB26_CAN3_F6R1_bit at CAN3_F6R1.B26;
    sbit  FB27_CAN3_F6R1_bit at CAN3_F6R1.B27;
    sbit  FB28_CAN3_F6R1_bit at CAN3_F6R1.B28;
    sbit  FB29_CAN3_F6R1_bit at CAN3_F6R1.B29;
    sbit  FB30_CAN3_F6R1_bit at CAN3_F6R1.B30;
    sbit  FB31_CAN3_F6R1_bit at CAN3_F6R1.B31;

sfr unsigned long   volatile CAN3_F6R2            absolute 0x40006E74;
    sbit  FB0_CAN3_F6R2_bit at CAN3_F6R2.B0;
    sbit  FB1_CAN3_F6R2_bit at CAN3_F6R2.B1;
    sbit  FB2_CAN3_F6R2_bit at CAN3_F6R2.B2;
    sbit  FB3_CAN3_F6R2_bit at CAN3_F6R2.B3;
    sbit  FB4_CAN3_F6R2_bit at CAN3_F6R2.B4;
    sbit  FB5_CAN3_F6R2_bit at CAN3_F6R2.B5;
    sbit  FB6_CAN3_F6R2_bit at CAN3_F6R2.B6;
    sbit  FB7_CAN3_F6R2_bit at CAN3_F6R2.B7;
    sbit  FB8_CAN3_F6R2_bit at CAN3_F6R2.B8;
    sbit  FB9_CAN3_F6R2_bit at CAN3_F6R2.B9;
    sbit  FB10_CAN3_F6R2_bit at CAN3_F6R2.B10;
    sbit  FB11_CAN3_F6R2_bit at CAN3_F6R2.B11;
    sbit  FB12_CAN3_F6R2_bit at CAN3_F6R2.B12;
    sbit  FB13_CAN3_F6R2_bit at CAN3_F6R2.B13;
    sbit  FB14_CAN3_F6R2_bit at CAN3_F6R2.B14;
    sbit  FB15_CAN3_F6R2_bit at CAN3_F6R2.B15;
    sbit  FB16_CAN3_F6R2_bit at CAN3_F6R2.B16;
    sbit  FB17_CAN3_F6R2_bit at CAN3_F6R2.B17;
    sbit  FB18_CAN3_F6R2_bit at CAN3_F6R2.B18;
    sbit  FB19_CAN3_F6R2_bit at CAN3_F6R2.B19;
    sbit  FB20_CAN3_F6R2_bit at CAN3_F6R2.B20;
    sbit  FB21_CAN3_F6R2_bit at CAN3_F6R2.B21;
    sbit  FB22_CAN3_F6R2_bit at CAN3_F6R2.B22;
    sbit  FB23_CAN3_F6R2_bit at CAN3_F6R2.B23;
    sbit  FB24_CAN3_F6R2_bit at CAN3_F6R2.B24;
    sbit  FB25_CAN3_F6R2_bit at CAN3_F6R2.B25;
    sbit  FB26_CAN3_F6R2_bit at CAN3_F6R2.B26;
    sbit  FB27_CAN3_F6R2_bit at CAN3_F6R2.B27;
    sbit  FB28_CAN3_F6R2_bit at CAN3_F6R2.B28;
    sbit  FB29_CAN3_F6R2_bit at CAN3_F6R2.B29;
    sbit  FB30_CAN3_F6R2_bit at CAN3_F6R2.B30;
    sbit  FB31_CAN3_F6R2_bit at CAN3_F6R2.B31;

sfr unsigned long   volatile CAN3_F7R1            absolute 0x40006E78;
    sbit  FB0_CAN3_F7R1_bit at CAN3_F7R1.B0;
    sbit  FB1_CAN3_F7R1_bit at CAN3_F7R1.B1;
    sbit  FB2_CAN3_F7R1_bit at CAN3_F7R1.B2;
    sbit  FB3_CAN3_F7R1_bit at CAN3_F7R1.B3;
    sbit  FB4_CAN3_F7R1_bit at CAN3_F7R1.B4;
    sbit  FB5_CAN3_F7R1_bit at CAN3_F7R1.B5;
    sbit  FB6_CAN3_F7R1_bit at CAN3_F7R1.B6;
    sbit  FB7_CAN3_F7R1_bit at CAN3_F7R1.B7;
    sbit  FB8_CAN3_F7R1_bit at CAN3_F7R1.B8;
    sbit  FB9_CAN3_F7R1_bit at CAN3_F7R1.B9;
    sbit  FB10_CAN3_F7R1_bit at CAN3_F7R1.B10;
    sbit  FB11_CAN3_F7R1_bit at CAN3_F7R1.B11;
    sbit  FB12_CAN3_F7R1_bit at CAN3_F7R1.B12;
    sbit  FB13_CAN3_F7R1_bit at CAN3_F7R1.B13;
    sbit  FB14_CAN3_F7R1_bit at CAN3_F7R1.B14;
    sbit  FB15_CAN3_F7R1_bit at CAN3_F7R1.B15;
    sbit  FB16_CAN3_F7R1_bit at CAN3_F7R1.B16;
    sbit  FB17_CAN3_F7R1_bit at CAN3_F7R1.B17;
    sbit  FB18_CAN3_F7R1_bit at CAN3_F7R1.B18;
    sbit  FB19_CAN3_F7R1_bit at CAN3_F7R1.B19;
    sbit  FB20_CAN3_F7R1_bit at CAN3_F7R1.B20;
    sbit  FB21_CAN3_F7R1_bit at CAN3_F7R1.B21;
    sbit  FB22_CAN3_F7R1_bit at CAN3_F7R1.B22;
    sbit  FB23_CAN3_F7R1_bit at CAN3_F7R1.B23;
    sbit  FB24_CAN3_F7R1_bit at CAN3_F7R1.B24;
    sbit  FB25_CAN3_F7R1_bit at CAN3_F7R1.B25;
    sbit  FB26_CAN3_F7R1_bit at CAN3_F7R1.B26;
    sbit  FB27_CAN3_F7R1_bit at CAN3_F7R1.B27;
    sbit  FB28_CAN3_F7R1_bit at CAN3_F7R1.B28;
    sbit  FB29_CAN3_F7R1_bit at CAN3_F7R1.B29;
    sbit  FB30_CAN3_F7R1_bit at CAN3_F7R1.B30;
    sbit  FB31_CAN3_F7R1_bit at CAN3_F7R1.B31;

sfr unsigned long   volatile CAN3_F7R2            absolute 0x40006E7C;
    sbit  FB0_CAN3_F7R2_bit at CAN3_F7R2.B0;
    sbit  FB1_CAN3_F7R2_bit at CAN3_F7R2.B1;
    sbit  FB2_CAN3_F7R2_bit at CAN3_F7R2.B2;
    sbit  FB3_CAN3_F7R2_bit at CAN3_F7R2.B3;
    sbit  FB4_CAN3_F7R2_bit at CAN3_F7R2.B4;
    sbit  FB5_CAN3_F7R2_bit at CAN3_F7R2.B5;
    sbit  FB6_CAN3_F7R2_bit at CAN3_F7R2.B6;
    sbit  FB7_CAN3_F7R2_bit at CAN3_F7R2.B7;
    sbit  FB8_CAN3_F7R2_bit at CAN3_F7R2.B8;
    sbit  FB9_CAN3_F7R2_bit at CAN3_F7R2.B9;
    sbit  FB10_CAN3_F7R2_bit at CAN3_F7R2.B10;
    sbit  FB11_CAN3_F7R2_bit at CAN3_F7R2.B11;
    sbit  FB12_CAN3_F7R2_bit at CAN3_F7R2.B12;
    sbit  FB13_CAN3_F7R2_bit at CAN3_F7R2.B13;
    sbit  FB14_CAN3_F7R2_bit at CAN3_F7R2.B14;
    sbit  FB15_CAN3_F7R2_bit at CAN3_F7R2.B15;
    sbit  FB16_CAN3_F7R2_bit at CAN3_F7R2.B16;
    sbit  FB17_CAN3_F7R2_bit at CAN3_F7R2.B17;
    sbit  FB18_CAN3_F7R2_bit at CAN3_F7R2.B18;
    sbit  FB19_CAN3_F7R2_bit at CAN3_F7R2.B19;
    sbit  FB20_CAN3_F7R2_bit at CAN3_F7R2.B20;
    sbit  FB21_CAN3_F7R2_bit at CAN3_F7R2.B21;
    sbit  FB22_CAN3_F7R2_bit at CAN3_F7R2.B22;
    sbit  FB23_CAN3_F7R2_bit at CAN3_F7R2.B23;
    sbit  FB24_CAN3_F7R2_bit at CAN3_F7R2.B24;
    sbit  FB25_CAN3_F7R2_bit at CAN3_F7R2.B25;
    sbit  FB26_CAN3_F7R2_bit at CAN3_F7R2.B26;
    sbit  FB27_CAN3_F7R2_bit at CAN3_F7R2.B27;
    sbit  FB28_CAN3_F7R2_bit at CAN3_F7R2.B28;
    sbit  FB29_CAN3_F7R2_bit at CAN3_F7R2.B29;
    sbit  FB30_CAN3_F7R2_bit at CAN3_F7R2.B30;
    sbit  FB31_CAN3_F7R2_bit at CAN3_F7R2.B31;

sfr unsigned long   volatile CAN3_F8R1            absolute 0x40006E80;
    sbit  FB0_CAN3_F8R1_bit at CAN3_F8R1.B0;
    sbit  FB1_CAN3_F8R1_bit at CAN3_F8R1.B1;
    sbit  FB2_CAN3_F8R1_bit at CAN3_F8R1.B2;
    sbit  FB3_CAN3_F8R1_bit at CAN3_F8R1.B3;
    sbit  FB4_CAN3_F8R1_bit at CAN3_F8R1.B4;
    sbit  FB5_CAN3_F8R1_bit at CAN3_F8R1.B5;
    sbit  FB6_CAN3_F8R1_bit at CAN3_F8R1.B6;
    sbit  FB7_CAN3_F8R1_bit at CAN3_F8R1.B7;
    sbit  FB8_CAN3_F8R1_bit at CAN3_F8R1.B8;
    sbit  FB9_CAN3_F8R1_bit at CAN3_F8R1.B9;
    sbit  FB10_CAN3_F8R1_bit at CAN3_F8R1.B10;
    sbit  FB11_CAN3_F8R1_bit at CAN3_F8R1.B11;
    sbit  FB12_CAN3_F8R1_bit at CAN3_F8R1.B12;
    sbit  FB13_CAN3_F8R1_bit at CAN3_F8R1.B13;
    sbit  FB14_CAN3_F8R1_bit at CAN3_F8R1.B14;
    sbit  FB15_CAN3_F8R1_bit at CAN3_F8R1.B15;
    sbit  FB16_CAN3_F8R1_bit at CAN3_F8R1.B16;
    sbit  FB17_CAN3_F8R1_bit at CAN3_F8R1.B17;
    sbit  FB18_CAN3_F8R1_bit at CAN3_F8R1.B18;
    sbit  FB19_CAN3_F8R1_bit at CAN3_F8R1.B19;
    sbit  FB20_CAN3_F8R1_bit at CAN3_F8R1.B20;
    sbit  FB21_CAN3_F8R1_bit at CAN3_F8R1.B21;
    sbit  FB22_CAN3_F8R1_bit at CAN3_F8R1.B22;
    sbit  FB23_CAN3_F8R1_bit at CAN3_F8R1.B23;
    sbit  FB24_CAN3_F8R1_bit at CAN3_F8R1.B24;
    sbit  FB25_CAN3_F8R1_bit at CAN3_F8R1.B25;
    sbit  FB26_CAN3_F8R1_bit at CAN3_F8R1.B26;
    sbit  FB27_CAN3_F8R1_bit at CAN3_F8R1.B27;
    sbit  FB28_CAN3_F8R1_bit at CAN3_F8R1.B28;
    sbit  FB29_CAN3_F8R1_bit at CAN3_F8R1.B29;
    sbit  FB30_CAN3_F8R1_bit at CAN3_F8R1.B30;
    sbit  FB31_CAN3_F8R1_bit at CAN3_F8R1.B31;

sfr unsigned long   volatile CAN3_F8R2            absolute 0x40006E84;
    sbit  FB0_CAN3_F8R2_bit at CAN3_F8R2.B0;
    sbit  FB1_CAN3_F8R2_bit at CAN3_F8R2.B1;
    sbit  FB2_CAN3_F8R2_bit at CAN3_F8R2.B2;
    sbit  FB3_CAN3_F8R2_bit at CAN3_F8R2.B3;
    sbit  FB4_CAN3_F8R2_bit at CAN3_F8R2.B4;
    sbit  FB5_CAN3_F8R2_bit at CAN3_F8R2.B5;
    sbit  FB6_CAN3_F8R2_bit at CAN3_F8R2.B6;
    sbit  FB7_CAN3_F8R2_bit at CAN3_F8R2.B7;
    sbit  FB8_CAN3_F8R2_bit at CAN3_F8R2.B8;
    sbit  FB9_CAN3_F8R2_bit at CAN3_F8R2.B9;
    sbit  FB10_CAN3_F8R2_bit at CAN3_F8R2.B10;
    sbit  FB11_CAN3_F8R2_bit at CAN3_F8R2.B11;
    sbit  FB12_CAN3_F8R2_bit at CAN3_F8R2.B12;
    sbit  FB13_CAN3_F8R2_bit at CAN3_F8R2.B13;
    sbit  FB14_CAN3_F8R2_bit at CAN3_F8R2.B14;
    sbit  FB15_CAN3_F8R2_bit at CAN3_F8R2.B15;
    sbit  FB16_CAN3_F8R2_bit at CAN3_F8R2.B16;
    sbit  FB17_CAN3_F8R2_bit at CAN3_F8R2.B17;
    sbit  FB18_CAN3_F8R2_bit at CAN3_F8R2.B18;
    sbit  FB19_CAN3_F8R2_bit at CAN3_F8R2.B19;
    sbit  FB20_CAN3_F8R2_bit at CAN3_F8R2.B20;
    sbit  FB21_CAN3_F8R2_bit at CAN3_F8R2.B21;
    sbit  FB22_CAN3_F8R2_bit at CAN3_F8R2.B22;
    sbit  FB23_CAN3_F8R2_bit at CAN3_F8R2.B23;
    sbit  FB24_CAN3_F8R2_bit at CAN3_F8R2.B24;
    sbit  FB25_CAN3_F8R2_bit at CAN3_F8R2.B25;
    sbit  FB26_CAN3_F8R2_bit at CAN3_F8R2.B26;
    sbit  FB27_CAN3_F8R2_bit at CAN3_F8R2.B27;
    sbit  FB28_CAN3_F8R2_bit at CAN3_F8R2.B28;
    sbit  FB29_CAN3_F8R2_bit at CAN3_F8R2.B29;
    sbit  FB30_CAN3_F8R2_bit at CAN3_F8R2.B30;
    sbit  FB31_CAN3_F8R2_bit at CAN3_F8R2.B31;

sfr unsigned long   volatile CAN3_F9R1            absolute 0x40006E88;
    sbit  FB0_CAN3_F9R1_bit at CAN3_F9R1.B0;
    sbit  FB1_CAN3_F9R1_bit at CAN3_F9R1.B1;
    sbit  FB2_CAN3_F9R1_bit at CAN3_F9R1.B2;
    sbit  FB3_CAN3_F9R1_bit at CAN3_F9R1.B3;
    sbit  FB4_CAN3_F9R1_bit at CAN3_F9R1.B4;
    sbit  FB5_CAN3_F9R1_bit at CAN3_F9R1.B5;
    sbit  FB6_CAN3_F9R1_bit at CAN3_F9R1.B6;
    sbit  FB7_CAN3_F9R1_bit at CAN3_F9R1.B7;
    sbit  FB8_CAN3_F9R1_bit at CAN3_F9R1.B8;
    sbit  FB9_CAN3_F9R1_bit at CAN3_F9R1.B9;
    sbit  FB10_CAN3_F9R1_bit at CAN3_F9R1.B10;
    sbit  FB11_CAN3_F9R1_bit at CAN3_F9R1.B11;
    sbit  FB12_CAN3_F9R1_bit at CAN3_F9R1.B12;
    sbit  FB13_CAN3_F9R1_bit at CAN3_F9R1.B13;
    sbit  FB14_CAN3_F9R1_bit at CAN3_F9R1.B14;
    sbit  FB15_CAN3_F9R1_bit at CAN3_F9R1.B15;
    sbit  FB16_CAN3_F9R1_bit at CAN3_F9R1.B16;
    sbit  FB17_CAN3_F9R1_bit at CAN3_F9R1.B17;
    sbit  FB18_CAN3_F9R1_bit at CAN3_F9R1.B18;
    sbit  FB19_CAN3_F9R1_bit at CAN3_F9R1.B19;
    sbit  FB20_CAN3_F9R1_bit at CAN3_F9R1.B20;
    sbit  FB21_CAN3_F9R1_bit at CAN3_F9R1.B21;
    sbit  FB22_CAN3_F9R1_bit at CAN3_F9R1.B22;
    sbit  FB23_CAN3_F9R1_bit at CAN3_F9R1.B23;
    sbit  FB24_CAN3_F9R1_bit at CAN3_F9R1.B24;
    sbit  FB25_CAN3_F9R1_bit at CAN3_F9R1.B25;
    sbit  FB26_CAN3_F9R1_bit at CAN3_F9R1.B26;
    sbit  FB27_CAN3_F9R1_bit at CAN3_F9R1.B27;
    sbit  FB28_CAN3_F9R1_bit at CAN3_F9R1.B28;
    sbit  FB29_CAN3_F9R1_bit at CAN3_F9R1.B29;
    sbit  FB30_CAN3_F9R1_bit at CAN3_F9R1.B30;
    sbit  FB31_CAN3_F9R1_bit at CAN3_F9R1.B31;

sfr unsigned long   volatile CAN3_F9R2            absolute 0x40006E8C;
    sbit  FB0_CAN3_F9R2_bit at CAN3_F9R2.B0;
    sbit  FB1_CAN3_F9R2_bit at CAN3_F9R2.B1;
    sbit  FB2_CAN3_F9R2_bit at CAN3_F9R2.B2;
    sbit  FB3_CAN3_F9R2_bit at CAN3_F9R2.B3;
    sbit  FB4_CAN3_F9R2_bit at CAN3_F9R2.B4;
    sbit  FB5_CAN3_F9R2_bit at CAN3_F9R2.B5;
    sbit  FB6_CAN3_F9R2_bit at CAN3_F9R2.B6;
    sbit  FB7_CAN3_F9R2_bit at CAN3_F9R2.B7;
    sbit  FB8_CAN3_F9R2_bit at CAN3_F9R2.B8;
    sbit  FB9_CAN3_F9R2_bit at CAN3_F9R2.B9;
    sbit  FB10_CAN3_F9R2_bit at CAN3_F9R2.B10;
    sbit  FB11_CAN3_F9R2_bit at CAN3_F9R2.B11;
    sbit  FB12_CAN3_F9R2_bit at CAN3_F9R2.B12;
    sbit  FB13_CAN3_F9R2_bit at CAN3_F9R2.B13;
    sbit  FB14_CAN3_F9R2_bit at CAN3_F9R2.B14;
    sbit  FB15_CAN3_F9R2_bit at CAN3_F9R2.B15;
    sbit  FB16_CAN3_F9R2_bit at CAN3_F9R2.B16;
    sbit  FB17_CAN3_F9R2_bit at CAN3_F9R2.B17;
    sbit  FB18_CAN3_F9R2_bit at CAN3_F9R2.B18;
    sbit  FB19_CAN3_F9R2_bit at CAN3_F9R2.B19;
    sbit  FB20_CAN3_F9R2_bit at CAN3_F9R2.B20;
    sbit  FB21_CAN3_F9R2_bit at CAN3_F9R2.B21;
    sbit  FB22_CAN3_F9R2_bit at CAN3_F9R2.B22;
    sbit  FB23_CAN3_F9R2_bit at CAN3_F9R2.B23;
    sbit  FB24_CAN3_F9R2_bit at CAN3_F9R2.B24;
    sbit  FB25_CAN3_F9R2_bit at CAN3_F9R2.B25;
    sbit  FB26_CAN3_F9R2_bit at CAN3_F9R2.B26;
    sbit  FB27_CAN3_F9R2_bit at CAN3_F9R2.B27;
    sbit  FB28_CAN3_F9R2_bit at CAN3_F9R2.B28;
    sbit  FB29_CAN3_F9R2_bit at CAN3_F9R2.B29;
    sbit  FB30_CAN3_F9R2_bit at CAN3_F9R2.B30;
    sbit  FB31_CAN3_F9R2_bit at CAN3_F9R2.B31;

sfr unsigned long   volatile CAN3_F10R1           absolute 0x40006E90;
    sbit  FB0_CAN3_F10R1_bit at CAN3_F10R1.B0;
    sbit  FB1_CAN3_F10R1_bit at CAN3_F10R1.B1;
    sbit  FB2_CAN3_F10R1_bit at CAN3_F10R1.B2;
    sbit  FB3_CAN3_F10R1_bit at CAN3_F10R1.B3;
    sbit  FB4_CAN3_F10R1_bit at CAN3_F10R1.B4;
    sbit  FB5_CAN3_F10R1_bit at CAN3_F10R1.B5;
    sbit  FB6_CAN3_F10R1_bit at CAN3_F10R1.B6;
    sbit  FB7_CAN3_F10R1_bit at CAN3_F10R1.B7;
    sbit  FB8_CAN3_F10R1_bit at CAN3_F10R1.B8;
    sbit  FB9_CAN3_F10R1_bit at CAN3_F10R1.B9;
    sbit  FB10_CAN3_F10R1_bit at CAN3_F10R1.B10;
    sbit  FB11_CAN3_F10R1_bit at CAN3_F10R1.B11;
    sbit  FB12_CAN3_F10R1_bit at CAN3_F10R1.B12;
    sbit  FB13_CAN3_F10R1_bit at CAN3_F10R1.B13;
    sbit  FB14_CAN3_F10R1_bit at CAN3_F10R1.B14;
    sbit  FB15_CAN3_F10R1_bit at CAN3_F10R1.B15;
    sbit  FB16_CAN3_F10R1_bit at CAN3_F10R1.B16;
    sbit  FB17_CAN3_F10R1_bit at CAN3_F10R1.B17;
    sbit  FB18_CAN3_F10R1_bit at CAN3_F10R1.B18;
    sbit  FB19_CAN3_F10R1_bit at CAN3_F10R1.B19;
    sbit  FB20_CAN3_F10R1_bit at CAN3_F10R1.B20;
    sbit  FB21_CAN3_F10R1_bit at CAN3_F10R1.B21;
    sbit  FB22_CAN3_F10R1_bit at CAN3_F10R1.B22;
    sbit  FB23_CAN3_F10R1_bit at CAN3_F10R1.B23;
    sbit  FB24_CAN3_F10R1_bit at CAN3_F10R1.B24;
    sbit  FB25_CAN3_F10R1_bit at CAN3_F10R1.B25;
    sbit  FB26_CAN3_F10R1_bit at CAN3_F10R1.B26;
    sbit  FB27_CAN3_F10R1_bit at CAN3_F10R1.B27;
    sbit  FB28_CAN3_F10R1_bit at CAN3_F10R1.B28;
    sbit  FB29_CAN3_F10R1_bit at CAN3_F10R1.B29;
    sbit  FB30_CAN3_F10R1_bit at CAN3_F10R1.B30;
    sbit  FB31_CAN3_F10R1_bit at CAN3_F10R1.B31;

sfr unsigned long   volatile CAN3_F10R2           absolute 0x40006E94;
    sbit  FB0_CAN3_F10R2_bit at CAN3_F10R2.B0;
    sbit  FB1_CAN3_F10R2_bit at CAN3_F10R2.B1;
    sbit  FB2_CAN3_F10R2_bit at CAN3_F10R2.B2;
    sbit  FB3_CAN3_F10R2_bit at CAN3_F10R2.B3;
    sbit  FB4_CAN3_F10R2_bit at CAN3_F10R2.B4;
    sbit  FB5_CAN3_F10R2_bit at CAN3_F10R2.B5;
    sbit  FB6_CAN3_F10R2_bit at CAN3_F10R2.B6;
    sbit  FB7_CAN3_F10R2_bit at CAN3_F10R2.B7;
    sbit  FB8_CAN3_F10R2_bit at CAN3_F10R2.B8;
    sbit  FB9_CAN3_F10R2_bit at CAN3_F10R2.B9;
    sbit  FB10_CAN3_F10R2_bit at CAN3_F10R2.B10;
    sbit  FB11_CAN3_F10R2_bit at CAN3_F10R2.B11;
    sbit  FB12_CAN3_F10R2_bit at CAN3_F10R2.B12;
    sbit  FB13_CAN3_F10R2_bit at CAN3_F10R2.B13;
    sbit  FB14_CAN3_F10R2_bit at CAN3_F10R2.B14;
    sbit  FB15_CAN3_F10R2_bit at CAN3_F10R2.B15;
    sbit  FB16_CAN3_F10R2_bit at CAN3_F10R2.B16;
    sbit  FB17_CAN3_F10R2_bit at CAN3_F10R2.B17;
    sbit  FB18_CAN3_F10R2_bit at CAN3_F10R2.B18;
    sbit  FB19_CAN3_F10R2_bit at CAN3_F10R2.B19;
    sbit  FB20_CAN3_F10R2_bit at CAN3_F10R2.B20;
    sbit  FB21_CAN3_F10R2_bit at CAN3_F10R2.B21;
    sbit  FB22_CAN3_F10R2_bit at CAN3_F10R2.B22;
    sbit  FB23_CAN3_F10R2_bit at CAN3_F10R2.B23;
    sbit  FB24_CAN3_F10R2_bit at CAN3_F10R2.B24;
    sbit  FB25_CAN3_F10R2_bit at CAN3_F10R2.B25;
    sbit  FB26_CAN3_F10R2_bit at CAN3_F10R2.B26;
    sbit  FB27_CAN3_F10R2_bit at CAN3_F10R2.B27;
    sbit  FB28_CAN3_F10R2_bit at CAN3_F10R2.B28;
    sbit  FB29_CAN3_F10R2_bit at CAN3_F10R2.B29;
    sbit  FB30_CAN3_F10R2_bit at CAN3_F10R2.B30;
    sbit  FB31_CAN3_F10R2_bit at CAN3_F10R2.B31;

sfr unsigned long   volatile CAN3_F11R1           absolute 0x40006E98;
    sbit  FB0_CAN3_F11R1_bit at CAN3_F11R1.B0;
    sbit  FB1_CAN3_F11R1_bit at CAN3_F11R1.B1;
    sbit  FB2_CAN3_F11R1_bit at CAN3_F11R1.B2;
    sbit  FB3_CAN3_F11R1_bit at CAN3_F11R1.B3;
    sbit  FB4_CAN3_F11R1_bit at CAN3_F11R1.B4;
    sbit  FB5_CAN3_F11R1_bit at CAN3_F11R1.B5;
    sbit  FB6_CAN3_F11R1_bit at CAN3_F11R1.B6;
    sbit  FB7_CAN3_F11R1_bit at CAN3_F11R1.B7;
    sbit  FB8_CAN3_F11R1_bit at CAN3_F11R1.B8;
    sbit  FB9_CAN3_F11R1_bit at CAN3_F11R1.B9;
    sbit  FB10_CAN3_F11R1_bit at CAN3_F11R1.B10;
    sbit  FB11_CAN3_F11R1_bit at CAN3_F11R1.B11;
    sbit  FB12_CAN3_F11R1_bit at CAN3_F11R1.B12;
    sbit  FB13_CAN3_F11R1_bit at CAN3_F11R1.B13;
    sbit  FB14_CAN3_F11R1_bit at CAN3_F11R1.B14;
    sbit  FB15_CAN3_F11R1_bit at CAN3_F11R1.B15;
    sbit  FB16_CAN3_F11R1_bit at CAN3_F11R1.B16;
    sbit  FB17_CAN3_F11R1_bit at CAN3_F11R1.B17;
    sbit  FB18_CAN3_F11R1_bit at CAN3_F11R1.B18;
    sbit  FB19_CAN3_F11R1_bit at CAN3_F11R1.B19;
    sbit  FB20_CAN3_F11R1_bit at CAN3_F11R1.B20;
    sbit  FB21_CAN3_F11R1_bit at CAN3_F11R1.B21;
    sbit  FB22_CAN3_F11R1_bit at CAN3_F11R1.B22;
    sbit  FB23_CAN3_F11R1_bit at CAN3_F11R1.B23;
    sbit  FB24_CAN3_F11R1_bit at CAN3_F11R1.B24;
    sbit  FB25_CAN3_F11R1_bit at CAN3_F11R1.B25;
    sbit  FB26_CAN3_F11R1_bit at CAN3_F11R1.B26;
    sbit  FB27_CAN3_F11R1_bit at CAN3_F11R1.B27;
    sbit  FB28_CAN3_F11R1_bit at CAN3_F11R1.B28;
    sbit  FB29_CAN3_F11R1_bit at CAN3_F11R1.B29;
    sbit  FB30_CAN3_F11R1_bit at CAN3_F11R1.B30;
    sbit  FB31_CAN3_F11R1_bit at CAN3_F11R1.B31;

sfr unsigned long   volatile CAN3_F11R2           absolute 0x40006E9C;
    sbit  FB0_CAN3_F11R2_bit at CAN3_F11R2.B0;
    sbit  FB1_CAN3_F11R2_bit at CAN3_F11R2.B1;
    sbit  FB2_CAN3_F11R2_bit at CAN3_F11R2.B2;
    sbit  FB3_CAN3_F11R2_bit at CAN3_F11R2.B3;
    sbit  FB4_CAN3_F11R2_bit at CAN3_F11R2.B4;
    sbit  FB5_CAN3_F11R2_bit at CAN3_F11R2.B5;
    sbit  FB6_CAN3_F11R2_bit at CAN3_F11R2.B6;
    sbit  FB7_CAN3_F11R2_bit at CAN3_F11R2.B7;
    sbit  FB8_CAN3_F11R2_bit at CAN3_F11R2.B8;
    sbit  FB9_CAN3_F11R2_bit at CAN3_F11R2.B9;
    sbit  FB10_CAN3_F11R2_bit at CAN3_F11R2.B10;
    sbit  FB11_CAN3_F11R2_bit at CAN3_F11R2.B11;
    sbit  FB12_CAN3_F11R2_bit at CAN3_F11R2.B12;
    sbit  FB13_CAN3_F11R2_bit at CAN3_F11R2.B13;
    sbit  FB14_CAN3_F11R2_bit at CAN3_F11R2.B14;
    sbit  FB15_CAN3_F11R2_bit at CAN3_F11R2.B15;
    sbit  FB16_CAN3_F11R2_bit at CAN3_F11R2.B16;
    sbit  FB17_CAN3_F11R2_bit at CAN3_F11R2.B17;
    sbit  FB18_CAN3_F11R2_bit at CAN3_F11R2.B18;
    sbit  FB19_CAN3_F11R2_bit at CAN3_F11R2.B19;
    sbit  FB20_CAN3_F11R2_bit at CAN3_F11R2.B20;
    sbit  FB21_CAN3_F11R2_bit at CAN3_F11R2.B21;
    sbit  FB22_CAN3_F11R2_bit at CAN3_F11R2.B22;
    sbit  FB23_CAN3_F11R2_bit at CAN3_F11R2.B23;
    sbit  FB24_CAN3_F11R2_bit at CAN3_F11R2.B24;
    sbit  FB25_CAN3_F11R2_bit at CAN3_F11R2.B25;
    sbit  FB26_CAN3_F11R2_bit at CAN3_F11R2.B26;
    sbit  FB27_CAN3_F11R2_bit at CAN3_F11R2.B27;
    sbit  FB28_CAN3_F11R2_bit at CAN3_F11R2.B28;
    sbit  FB29_CAN3_F11R2_bit at CAN3_F11R2.B29;
    sbit  FB30_CAN3_F11R2_bit at CAN3_F11R2.B30;
    sbit  FB31_CAN3_F11R2_bit at CAN3_F11R2.B31;

sfr unsigned long   volatile CAN3_F12R1           absolute 0x40006EA0;
    sbit  FB0_CAN3_F12R1_bit at CAN3_F12R1.B0;
    sbit  FB1_CAN3_F12R1_bit at CAN3_F12R1.B1;
    sbit  FB2_CAN3_F12R1_bit at CAN3_F12R1.B2;
    sbit  FB3_CAN3_F12R1_bit at CAN3_F12R1.B3;
    sbit  FB4_CAN3_F12R1_bit at CAN3_F12R1.B4;
    sbit  FB5_CAN3_F12R1_bit at CAN3_F12R1.B5;
    sbit  FB6_CAN3_F12R1_bit at CAN3_F12R1.B6;
    sbit  FB7_CAN3_F12R1_bit at CAN3_F12R1.B7;
    sbit  FB8_CAN3_F12R1_bit at CAN3_F12R1.B8;
    sbit  FB9_CAN3_F12R1_bit at CAN3_F12R1.B9;
    sbit  FB10_CAN3_F12R1_bit at CAN3_F12R1.B10;
    sbit  FB11_CAN3_F12R1_bit at CAN3_F12R1.B11;
    sbit  FB12_CAN3_F12R1_bit at CAN3_F12R1.B12;
    sbit  FB13_CAN3_F12R1_bit at CAN3_F12R1.B13;
    sbit  FB14_CAN3_F12R1_bit at CAN3_F12R1.B14;
    sbit  FB15_CAN3_F12R1_bit at CAN3_F12R1.B15;
    sbit  FB16_CAN3_F12R1_bit at CAN3_F12R1.B16;
    sbit  FB17_CAN3_F12R1_bit at CAN3_F12R1.B17;
    sbit  FB18_CAN3_F12R1_bit at CAN3_F12R1.B18;
    sbit  FB19_CAN3_F12R1_bit at CAN3_F12R1.B19;
    sbit  FB20_CAN3_F12R1_bit at CAN3_F12R1.B20;
    sbit  FB21_CAN3_F12R1_bit at CAN3_F12R1.B21;
    sbit  FB22_CAN3_F12R1_bit at CAN3_F12R1.B22;
    sbit  FB23_CAN3_F12R1_bit at CAN3_F12R1.B23;
    sbit  FB24_CAN3_F12R1_bit at CAN3_F12R1.B24;
    sbit  FB25_CAN3_F12R1_bit at CAN3_F12R1.B25;
    sbit  FB26_CAN3_F12R1_bit at CAN3_F12R1.B26;
    sbit  FB27_CAN3_F12R1_bit at CAN3_F12R1.B27;
    sbit  FB28_CAN3_F12R1_bit at CAN3_F12R1.B28;
    sbit  FB29_CAN3_F12R1_bit at CAN3_F12R1.B29;
    sbit  FB30_CAN3_F12R1_bit at CAN3_F12R1.B30;
    sbit  FB31_CAN3_F12R1_bit at CAN3_F12R1.B31;

sfr unsigned long   volatile CAN3_F12R2           absolute 0x40006EA4;
    sbit  FB0_CAN3_F12R2_bit at CAN3_F12R2.B0;
    sbit  FB1_CAN3_F12R2_bit at CAN3_F12R2.B1;
    sbit  FB2_CAN3_F12R2_bit at CAN3_F12R2.B2;
    sbit  FB3_CAN3_F12R2_bit at CAN3_F12R2.B3;
    sbit  FB4_CAN3_F12R2_bit at CAN3_F12R2.B4;
    sbit  FB5_CAN3_F12R2_bit at CAN3_F12R2.B5;
    sbit  FB6_CAN3_F12R2_bit at CAN3_F12R2.B6;
    sbit  FB7_CAN3_F12R2_bit at CAN3_F12R2.B7;
    sbit  FB8_CAN3_F12R2_bit at CAN3_F12R2.B8;
    sbit  FB9_CAN3_F12R2_bit at CAN3_F12R2.B9;
    sbit  FB10_CAN3_F12R2_bit at CAN3_F12R2.B10;
    sbit  FB11_CAN3_F12R2_bit at CAN3_F12R2.B11;
    sbit  FB12_CAN3_F12R2_bit at CAN3_F12R2.B12;
    sbit  FB13_CAN3_F12R2_bit at CAN3_F12R2.B13;
    sbit  FB14_CAN3_F12R2_bit at CAN3_F12R2.B14;
    sbit  FB15_CAN3_F12R2_bit at CAN3_F12R2.B15;
    sbit  FB16_CAN3_F12R2_bit at CAN3_F12R2.B16;
    sbit  FB17_CAN3_F12R2_bit at CAN3_F12R2.B17;
    sbit  FB18_CAN3_F12R2_bit at CAN3_F12R2.B18;
    sbit  FB19_CAN3_F12R2_bit at CAN3_F12R2.B19;
    sbit  FB20_CAN3_F12R2_bit at CAN3_F12R2.B20;
    sbit  FB21_CAN3_F12R2_bit at CAN3_F12R2.B21;
    sbit  FB22_CAN3_F12R2_bit at CAN3_F12R2.B22;
    sbit  FB23_CAN3_F12R2_bit at CAN3_F12R2.B23;
    sbit  FB24_CAN3_F12R2_bit at CAN3_F12R2.B24;
    sbit  FB25_CAN3_F12R2_bit at CAN3_F12R2.B25;
    sbit  FB26_CAN3_F12R2_bit at CAN3_F12R2.B26;
    sbit  FB27_CAN3_F12R2_bit at CAN3_F12R2.B27;
    sbit  FB28_CAN3_F12R2_bit at CAN3_F12R2.B28;
    sbit  FB29_CAN3_F12R2_bit at CAN3_F12R2.B29;
    sbit  FB30_CAN3_F12R2_bit at CAN3_F12R2.B30;
    sbit  FB31_CAN3_F12R2_bit at CAN3_F12R2.B31;

sfr unsigned long   volatile CAN3_F13R1           absolute 0x40006EA8;
    sbit  FB0_CAN3_F13R1_bit at CAN3_F13R1.B0;
    sbit  FB1_CAN3_F13R1_bit at CAN3_F13R1.B1;
    sbit  FB2_CAN3_F13R1_bit at CAN3_F13R1.B2;
    sbit  FB3_CAN3_F13R1_bit at CAN3_F13R1.B3;
    sbit  FB4_CAN3_F13R1_bit at CAN3_F13R1.B4;
    sbit  FB5_CAN3_F13R1_bit at CAN3_F13R1.B5;
    sbit  FB6_CAN3_F13R1_bit at CAN3_F13R1.B6;
    sbit  FB7_CAN3_F13R1_bit at CAN3_F13R1.B7;
    sbit  FB8_CAN3_F13R1_bit at CAN3_F13R1.B8;
    sbit  FB9_CAN3_F13R1_bit at CAN3_F13R1.B9;
    sbit  FB10_CAN3_F13R1_bit at CAN3_F13R1.B10;
    sbit  FB11_CAN3_F13R1_bit at CAN3_F13R1.B11;
    sbit  FB12_CAN3_F13R1_bit at CAN3_F13R1.B12;
    sbit  FB13_CAN3_F13R1_bit at CAN3_F13R1.B13;
    sbit  FB14_CAN3_F13R1_bit at CAN3_F13R1.B14;
    sbit  FB15_CAN3_F13R1_bit at CAN3_F13R1.B15;
    sbit  FB16_CAN3_F13R1_bit at CAN3_F13R1.B16;
    sbit  FB17_CAN3_F13R1_bit at CAN3_F13R1.B17;
    sbit  FB18_CAN3_F13R1_bit at CAN3_F13R1.B18;
    sbit  FB19_CAN3_F13R1_bit at CAN3_F13R1.B19;
    sbit  FB20_CAN3_F13R1_bit at CAN3_F13R1.B20;
    sbit  FB21_CAN3_F13R1_bit at CAN3_F13R1.B21;
    sbit  FB22_CAN3_F13R1_bit at CAN3_F13R1.B22;
    sbit  FB23_CAN3_F13R1_bit at CAN3_F13R1.B23;
    sbit  FB24_CAN3_F13R1_bit at CAN3_F13R1.B24;
    sbit  FB25_CAN3_F13R1_bit at CAN3_F13R1.B25;
    sbit  FB26_CAN3_F13R1_bit at CAN3_F13R1.B26;
    sbit  FB27_CAN3_F13R1_bit at CAN3_F13R1.B27;
    sbit  FB28_CAN3_F13R1_bit at CAN3_F13R1.B28;
    sbit  FB29_CAN3_F13R1_bit at CAN3_F13R1.B29;
    sbit  FB30_CAN3_F13R1_bit at CAN3_F13R1.B30;
    sbit  FB31_CAN3_F13R1_bit at CAN3_F13R1.B31;

sfr unsigned long   volatile CAN3_F13R2           absolute 0x40006EAC;
    sbit  FB0_CAN3_F13R2_bit at CAN3_F13R2.B0;
    sbit  FB1_CAN3_F13R2_bit at CAN3_F13R2.B1;
    sbit  FB2_CAN3_F13R2_bit at CAN3_F13R2.B2;
    sbit  FB3_CAN3_F13R2_bit at CAN3_F13R2.B3;
    sbit  FB4_CAN3_F13R2_bit at CAN3_F13R2.B4;
    sbit  FB5_CAN3_F13R2_bit at CAN3_F13R2.B5;
    sbit  FB6_CAN3_F13R2_bit at CAN3_F13R2.B6;
    sbit  FB7_CAN3_F13R2_bit at CAN3_F13R2.B7;
    sbit  FB8_CAN3_F13R2_bit at CAN3_F13R2.B8;
    sbit  FB9_CAN3_F13R2_bit at CAN3_F13R2.B9;
    sbit  FB10_CAN3_F13R2_bit at CAN3_F13R2.B10;
    sbit  FB11_CAN3_F13R2_bit at CAN3_F13R2.B11;
    sbit  FB12_CAN3_F13R2_bit at CAN3_F13R2.B12;
    sbit  FB13_CAN3_F13R2_bit at CAN3_F13R2.B13;
    sbit  FB14_CAN3_F13R2_bit at CAN3_F13R2.B14;
    sbit  FB15_CAN3_F13R2_bit at CAN3_F13R2.B15;
    sbit  FB16_CAN3_F13R2_bit at CAN3_F13R2.B16;
    sbit  FB17_CAN3_F13R2_bit at CAN3_F13R2.B17;
    sbit  FB18_CAN3_F13R2_bit at CAN3_F13R2.B18;
    sbit  FB19_CAN3_F13R2_bit at CAN3_F13R2.B19;
    sbit  FB20_CAN3_F13R2_bit at CAN3_F13R2.B20;
    sbit  FB21_CAN3_F13R2_bit at CAN3_F13R2.B21;
    sbit  FB22_CAN3_F13R2_bit at CAN3_F13R2.B22;
    sbit  FB23_CAN3_F13R2_bit at CAN3_F13R2.B23;
    sbit  FB24_CAN3_F13R2_bit at CAN3_F13R2.B24;
    sbit  FB25_CAN3_F13R2_bit at CAN3_F13R2.B25;
    sbit  FB26_CAN3_F13R2_bit at CAN3_F13R2.B26;
    sbit  FB27_CAN3_F13R2_bit at CAN3_F13R2.B27;
    sbit  FB28_CAN3_F13R2_bit at CAN3_F13R2.B28;
    sbit  FB29_CAN3_F13R2_bit at CAN3_F13R2.B29;
    sbit  FB30_CAN3_F13R2_bit at CAN3_F13R2.B30;
    sbit  FB31_CAN3_F13R2_bit at CAN3_F13R2.B31;

sfr unsigned long   volatile CAN3_F14R1           absolute 0x40006EB0;
    sbit  FB0_CAN3_F14R1_bit at CAN3_F14R1.B0;
    sbit  FB1_CAN3_F14R1_bit at CAN3_F14R1.B1;
    sbit  FB2_CAN3_F14R1_bit at CAN3_F14R1.B2;
    sbit  FB3_CAN3_F14R1_bit at CAN3_F14R1.B3;
    sbit  FB4_CAN3_F14R1_bit at CAN3_F14R1.B4;
    sbit  FB5_CAN3_F14R1_bit at CAN3_F14R1.B5;
    sbit  FB6_CAN3_F14R1_bit at CAN3_F14R1.B6;
    sbit  FB7_CAN3_F14R1_bit at CAN3_F14R1.B7;
    sbit  FB8_CAN3_F14R1_bit at CAN3_F14R1.B8;
    sbit  FB9_CAN3_F14R1_bit at CAN3_F14R1.B9;
    sbit  FB10_CAN3_F14R1_bit at CAN3_F14R1.B10;
    sbit  FB11_CAN3_F14R1_bit at CAN3_F14R1.B11;
    sbit  FB12_CAN3_F14R1_bit at CAN3_F14R1.B12;
    sbit  FB13_CAN3_F14R1_bit at CAN3_F14R1.B13;
    sbit  FB14_CAN3_F14R1_bit at CAN3_F14R1.B14;
    sbit  FB15_CAN3_F14R1_bit at CAN3_F14R1.B15;
    sbit  FB16_CAN3_F14R1_bit at CAN3_F14R1.B16;
    sbit  FB17_CAN3_F14R1_bit at CAN3_F14R1.B17;
    sbit  FB18_CAN3_F14R1_bit at CAN3_F14R1.B18;
    sbit  FB19_CAN3_F14R1_bit at CAN3_F14R1.B19;
    sbit  FB20_CAN3_F14R1_bit at CAN3_F14R1.B20;
    sbit  FB21_CAN3_F14R1_bit at CAN3_F14R1.B21;
    sbit  FB22_CAN3_F14R1_bit at CAN3_F14R1.B22;
    sbit  FB23_CAN3_F14R1_bit at CAN3_F14R1.B23;
    sbit  FB24_CAN3_F14R1_bit at CAN3_F14R1.B24;
    sbit  FB25_CAN3_F14R1_bit at CAN3_F14R1.B25;
    sbit  FB26_CAN3_F14R1_bit at CAN3_F14R1.B26;
    sbit  FB27_CAN3_F14R1_bit at CAN3_F14R1.B27;
    sbit  FB28_CAN3_F14R1_bit at CAN3_F14R1.B28;
    sbit  FB29_CAN3_F14R1_bit at CAN3_F14R1.B29;
    sbit  FB30_CAN3_F14R1_bit at CAN3_F14R1.B30;
    sbit  FB31_CAN3_F14R1_bit at CAN3_F14R1.B31;

sfr unsigned long   volatile CAN3_F14R2           absolute 0x40006EB4;
    sbit  FB0_CAN3_F14R2_bit at CAN3_F14R2.B0;
    sbit  FB1_CAN3_F14R2_bit at CAN3_F14R2.B1;
    sbit  FB2_CAN3_F14R2_bit at CAN3_F14R2.B2;
    sbit  FB3_CAN3_F14R2_bit at CAN3_F14R2.B3;
    sbit  FB4_CAN3_F14R2_bit at CAN3_F14R2.B4;
    sbit  FB5_CAN3_F14R2_bit at CAN3_F14R2.B5;
    sbit  FB6_CAN3_F14R2_bit at CAN3_F14R2.B6;
    sbit  FB7_CAN3_F14R2_bit at CAN3_F14R2.B7;
    sbit  FB8_CAN3_F14R2_bit at CAN3_F14R2.B8;
    sbit  FB9_CAN3_F14R2_bit at CAN3_F14R2.B9;
    sbit  FB10_CAN3_F14R2_bit at CAN3_F14R2.B10;
    sbit  FB11_CAN3_F14R2_bit at CAN3_F14R2.B11;
    sbit  FB12_CAN3_F14R2_bit at CAN3_F14R2.B12;
    sbit  FB13_CAN3_F14R2_bit at CAN3_F14R2.B13;
    sbit  FB14_CAN3_F14R2_bit at CAN3_F14R2.B14;
    sbit  FB15_CAN3_F14R2_bit at CAN3_F14R2.B15;
    sbit  FB16_CAN3_F14R2_bit at CAN3_F14R2.B16;
    sbit  FB17_CAN3_F14R2_bit at CAN3_F14R2.B17;
    sbit  FB18_CAN3_F14R2_bit at CAN3_F14R2.B18;
    sbit  FB19_CAN3_F14R2_bit at CAN3_F14R2.B19;
    sbit  FB20_CAN3_F14R2_bit at CAN3_F14R2.B20;
    sbit  FB21_CAN3_F14R2_bit at CAN3_F14R2.B21;
    sbit  FB22_CAN3_F14R2_bit at CAN3_F14R2.B22;
    sbit  FB23_CAN3_F14R2_bit at CAN3_F14R2.B23;
    sbit  FB24_CAN3_F14R2_bit at CAN3_F14R2.B24;
    sbit  FB25_CAN3_F14R2_bit at CAN3_F14R2.B25;
    sbit  FB26_CAN3_F14R2_bit at CAN3_F14R2.B26;
    sbit  FB27_CAN3_F14R2_bit at CAN3_F14R2.B27;
    sbit  FB28_CAN3_F14R2_bit at CAN3_F14R2.B28;
    sbit  FB29_CAN3_F14R2_bit at CAN3_F14R2.B29;
    sbit  FB30_CAN3_F14R2_bit at CAN3_F14R2.B30;
    sbit  FB31_CAN3_F14R2_bit at CAN3_F14R2.B31;

sfr unsigned long   volatile CAN3_F15R1           absolute 0x40006EB8;
    sbit  FB0_CAN3_F15R1_bit at CAN3_F15R1.B0;
    sbit  FB1_CAN3_F15R1_bit at CAN3_F15R1.B1;
    sbit  FB2_CAN3_F15R1_bit at CAN3_F15R1.B2;
    sbit  FB3_CAN3_F15R1_bit at CAN3_F15R1.B3;
    sbit  FB4_CAN3_F15R1_bit at CAN3_F15R1.B4;
    sbit  FB5_CAN3_F15R1_bit at CAN3_F15R1.B5;
    sbit  FB6_CAN3_F15R1_bit at CAN3_F15R1.B6;
    sbit  FB7_CAN3_F15R1_bit at CAN3_F15R1.B7;
    sbit  FB8_CAN3_F15R1_bit at CAN3_F15R1.B8;
    sbit  FB9_CAN3_F15R1_bit at CAN3_F15R1.B9;
    sbit  FB10_CAN3_F15R1_bit at CAN3_F15R1.B10;
    sbit  FB11_CAN3_F15R1_bit at CAN3_F15R1.B11;
    sbit  FB12_CAN3_F15R1_bit at CAN3_F15R1.B12;
    sbit  FB13_CAN3_F15R1_bit at CAN3_F15R1.B13;
    sbit  FB14_CAN3_F15R1_bit at CAN3_F15R1.B14;
    sbit  FB15_CAN3_F15R1_bit at CAN3_F15R1.B15;
    sbit  FB16_CAN3_F15R1_bit at CAN3_F15R1.B16;
    sbit  FB17_CAN3_F15R1_bit at CAN3_F15R1.B17;
    sbit  FB18_CAN3_F15R1_bit at CAN3_F15R1.B18;
    sbit  FB19_CAN3_F15R1_bit at CAN3_F15R1.B19;
    sbit  FB20_CAN3_F15R1_bit at CAN3_F15R1.B20;
    sbit  FB21_CAN3_F15R1_bit at CAN3_F15R1.B21;
    sbit  FB22_CAN3_F15R1_bit at CAN3_F15R1.B22;
    sbit  FB23_CAN3_F15R1_bit at CAN3_F15R1.B23;
    sbit  FB24_CAN3_F15R1_bit at CAN3_F15R1.B24;
    sbit  FB25_CAN3_F15R1_bit at CAN3_F15R1.B25;
    sbit  FB26_CAN3_F15R1_bit at CAN3_F15R1.B26;
    sbit  FB27_CAN3_F15R1_bit at CAN3_F15R1.B27;
    sbit  FB28_CAN3_F15R1_bit at CAN3_F15R1.B28;
    sbit  FB29_CAN3_F15R1_bit at CAN3_F15R1.B29;
    sbit  FB30_CAN3_F15R1_bit at CAN3_F15R1.B30;
    sbit  FB31_CAN3_F15R1_bit at CAN3_F15R1.B31;

sfr unsigned long   volatile CAN3_F15R2           absolute 0x40006EBC;
    sbit  FB0_CAN3_F15R2_bit at CAN3_F15R2.B0;
    sbit  FB1_CAN3_F15R2_bit at CAN3_F15R2.B1;
    sbit  FB2_CAN3_F15R2_bit at CAN3_F15R2.B2;
    sbit  FB3_CAN3_F15R2_bit at CAN3_F15R2.B3;
    sbit  FB4_CAN3_F15R2_bit at CAN3_F15R2.B4;
    sbit  FB5_CAN3_F15R2_bit at CAN3_F15R2.B5;
    sbit  FB6_CAN3_F15R2_bit at CAN3_F15R2.B6;
    sbit  FB7_CAN3_F15R2_bit at CAN3_F15R2.B7;
    sbit  FB8_CAN3_F15R2_bit at CAN3_F15R2.B8;
    sbit  FB9_CAN3_F15R2_bit at CAN3_F15R2.B9;
    sbit  FB10_CAN3_F15R2_bit at CAN3_F15R2.B10;
    sbit  FB11_CAN3_F15R2_bit at CAN3_F15R2.B11;
    sbit  FB12_CAN3_F15R2_bit at CAN3_F15R2.B12;
    sbit  FB13_CAN3_F15R2_bit at CAN3_F15R2.B13;
    sbit  FB14_CAN3_F15R2_bit at CAN3_F15R2.B14;
    sbit  FB15_CAN3_F15R2_bit at CAN3_F15R2.B15;
    sbit  FB16_CAN3_F15R2_bit at CAN3_F15R2.B16;
    sbit  FB17_CAN3_F15R2_bit at CAN3_F15R2.B17;
    sbit  FB18_CAN3_F15R2_bit at CAN3_F15R2.B18;
    sbit  FB19_CAN3_F15R2_bit at CAN3_F15R2.B19;
    sbit  FB20_CAN3_F15R2_bit at CAN3_F15R2.B20;
    sbit  FB21_CAN3_F15R2_bit at CAN3_F15R2.B21;
    sbit  FB22_CAN3_F15R2_bit at CAN3_F15R2.B22;
    sbit  FB23_CAN3_F15R2_bit at CAN3_F15R2.B23;
    sbit  FB24_CAN3_F15R2_bit at CAN3_F15R2.B24;
    sbit  FB25_CAN3_F15R2_bit at CAN3_F15R2.B25;
    sbit  FB26_CAN3_F15R2_bit at CAN3_F15R2.B26;
    sbit  FB27_CAN3_F15R2_bit at CAN3_F15R2.B27;
    sbit  FB28_CAN3_F15R2_bit at CAN3_F15R2.B28;
    sbit  FB29_CAN3_F15R2_bit at CAN3_F15R2.B29;
    sbit  FB30_CAN3_F15R2_bit at CAN3_F15R2.B30;
    sbit  FB31_CAN3_F15R2_bit at CAN3_F15R2.B31;

sfr unsigned long   volatile CAN3_F16R1           absolute 0x40006EC0;
    sbit  FB0_CAN3_F16R1_bit at CAN3_F16R1.B0;
    sbit  FB1_CAN3_F16R1_bit at CAN3_F16R1.B1;
    sbit  FB2_CAN3_F16R1_bit at CAN3_F16R1.B2;
    sbit  FB3_CAN3_F16R1_bit at CAN3_F16R1.B3;
    sbit  FB4_CAN3_F16R1_bit at CAN3_F16R1.B4;
    sbit  FB5_CAN3_F16R1_bit at CAN3_F16R1.B5;
    sbit  FB6_CAN3_F16R1_bit at CAN3_F16R1.B6;
    sbit  FB7_CAN3_F16R1_bit at CAN3_F16R1.B7;
    sbit  FB8_CAN3_F16R1_bit at CAN3_F16R1.B8;
    sbit  FB9_CAN3_F16R1_bit at CAN3_F16R1.B9;
    sbit  FB10_CAN3_F16R1_bit at CAN3_F16R1.B10;
    sbit  FB11_CAN3_F16R1_bit at CAN3_F16R1.B11;
    sbit  FB12_CAN3_F16R1_bit at CAN3_F16R1.B12;
    sbit  FB13_CAN3_F16R1_bit at CAN3_F16R1.B13;
    sbit  FB14_CAN3_F16R1_bit at CAN3_F16R1.B14;
    sbit  FB15_CAN3_F16R1_bit at CAN3_F16R1.B15;
    sbit  FB16_CAN3_F16R1_bit at CAN3_F16R1.B16;
    sbit  FB17_CAN3_F16R1_bit at CAN3_F16R1.B17;
    sbit  FB18_CAN3_F16R1_bit at CAN3_F16R1.B18;
    sbit  FB19_CAN3_F16R1_bit at CAN3_F16R1.B19;
    sbit  FB20_CAN3_F16R1_bit at CAN3_F16R1.B20;
    sbit  FB21_CAN3_F16R1_bit at CAN3_F16R1.B21;
    sbit  FB22_CAN3_F16R1_bit at CAN3_F16R1.B22;
    sbit  FB23_CAN3_F16R1_bit at CAN3_F16R1.B23;
    sbit  FB24_CAN3_F16R1_bit at CAN3_F16R1.B24;
    sbit  FB25_CAN3_F16R1_bit at CAN3_F16R1.B25;
    sbit  FB26_CAN3_F16R1_bit at CAN3_F16R1.B26;
    sbit  FB27_CAN3_F16R1_bit at CAN3_F16R1.B27;
    sbit  FB28_CAN3_F16R1_bit at CAN3_F16R1.B28;
    sbit  FB29_CAN3_F16R1_bit at CAN3_F16R1.B29;
    sbit  FB30_CAN3_F16R1_bit at CAN3_F16R1.B30;
    sbit  FB31_CAN3_F16R1_bit at CAN3_F16R1.B31;

sfr unsigned long   volatile CAN3_F16R2           absolute 0x40006EC4;
    sbit  FB0_CAN3_F16R2_bit at CAN3_F16R2.B0;
    sbit  FB1_CAN3_F16R2_bit at CAN3_F16R2.B1;
    sbit  FB2_CAN3_F16R2_bit at CAN3_F16R2.B2;
    sbit  FB3_CAN3_F16R2_bit at CAN3_F16R2.B3;
    sbit  FB4_CAN3_F16R2_bit at CAN3_F16R2.B4;
    sbit  FB5_CAN3_F16R2_bit at CAN3_F16R2.B5;
    sbit  FB6_CAN3_F16R2_bit at CAN3_F16R2.B6;
    sbit  FB7_CAN3_F16R2_bit at CAN3_F16R2.B7;
    sbit  FB8_CAN3_F16R2_bit at CAN3_F16R2.B8;
    sbit  FB9_CAN3_F16R2_bit at CAN3_F16R2.B9;
    sbit  FB10_CAN3_F16R2_bit at CAN3_F16R2.B10;
    sbit  FB11_CAN3_F16R2_bit at CAN3_F16R2.B11;
    sbit  FB12_CAN3_F16R2_bit at CAN3_F16R2.B12;
    sbit  FB13_CAN3_F16R2_bit at CAN3_F16R2.B13;
    sbit  FB14_CAN3_F16R2_bit at CAN3_F16R2.B14;
    sbit  FB15_CAN3_F16R2_bit at CAN3_F16R2.B15;
    sbit  FB16_CAN3_F16R2_bit at CAN3_F16R2.B16;
    sbit  FB17_CAN3_F16R2_bit at CAN3_F16R2.B17;
    sbit  FB18_CAN3_F16R2_bit at CAN3_F16R2.B18;
    sbit  FB19_CAN3_F16R2_bit at CAN3_F16R2.B19;
    sbit  FB20_CAN3_F16R2_bit at CAN3_F16R2.B20;
    sbit  FB21_CAN3_F16R2_bit at CAN3_F16R2.B21;
    sbit  FB22_CAN3_F16R2_bit at CAN3_F16R2.B22;
    sbit  FB23_CAN3_F16R2_bit at CAN3_F16R2.B23;
    sbit  FB24_CAN3_F16R2_bit at CAN3_F16R2.B24;
    sbit  FB25_CAN3_F16R2_bit at CAN3_F16R2.B25;
    sbit  FB26_CAN3_F16R2_bit at CAN3_F16R2.B26;
    sbit  FB27_CAN3_F16R2_bit at CAN3_F16R2.B27;
    sbit  FB28_CAN3_F16R2_bit at CAN3_F16R2.B28;
    sbit  FB29_CAN3_F16R2_bit at CAN3_F16R2.B29;
    sbit  FB30_CAN3_F16R2_bit at CAN3_F16R2.B30;
    sbit  FB31_CAN3_F16R2_bit at CAN3_F16R2.B31;

sfr unsigned long   volatile CAN3_F17R1           absolute 0x40006EC8;
    sbit  FB0_CAN3_F17R1_bit at CAN3_F17R1.B0;
    sbit  FB1_CAN3_F17R1_bit at CAN3_F17R1.B1;
    sbit  FB2_CAN3_F17R1_bit at CAN3_F17R1.B2;
    sbit  FB3_CAN3_F17R1_bit at CAN3_F17R1.B3;
    sbit  FB4_CAN3_F17R1_bit at CAN3_F17R1.B4;
    sbit  FB5_CAN3_F17R1_bit at CAN3_F17R1.B5;
    sbit  FB6_CAN3_F17R1_bit at CAN3_F17R1.B6;
    sbit  FB7_CAN3_F17R1_bit at CAN3_F17R1.B7;
    sbit  FB8_CAN3_F17R1_bit at CAN3_F17R1.B8;
    sbit  FB9_CAN3_F17R1_bit at CAN3_F17R1.B9;
    sbit  FB10_CAN3_F17R1_bit at CAN3_F17R1.B10;
    sbit  FB11_CAN3_F17R1_bit at CAN3_F17R1.B11;
    sbit  FB12_CAN3_F17R1_bit at CAN3_F17R1.B12;
    sbit  FB13_CAN3_F17R1_bit at CAN3_F17R1.B13;
    sbit  FB14_CAN3_F17R1_bit at CAN3_F17R1.B14;
    sbit  FB15_CAN3_F17R1_bit at CAN3_F17R1.B15;
    sbit  FB16_CAN3_F17R1_bit at CAN3_F17R1.B16;
    sbit  FB17_CAN3_F17R1_bit at CAN3_F17R1.B17;
    sbit  FB18_CAN3_F17R1_bit at CAN3_F17R1.B18;
    sbit  FB19_CAN3_F17R1_bit at CAN3_F17R1.B19;
    sbit  FB20_CAN3_F17R1_bit at CAN3_F17R1.B20;
    sbit  FB21_CAN3_F17R1_bit at CAN3_F17R1.B21;
    sbit  FB22_CAN3_F17R1_bit at CAN3_F17R1.B22;
    sbit  FB23_CAN3_F17R1_bit at CAN3_F17R1.B23;
    sbit  FB24_CAN3_F17R1_bit at CAN3_F17R1.B24;
    sbit  FB25_CAN3_F17R1_bit at CAN3_F17R1.B25;
    sbit  FB26_CAN3_F17R1_bit at CAN3_F17R1.B26;
    sbit  FB27_CAN3_F17R1_bit at CAN3_F17R1.B27;
    sbit  FB28_CAN3_F17R1_bit at CAN3_F17R1.B28;
    sbit  FB29_CAN3_F17R1_bit at CAN3_F17R1.B29;
    sbit  FB30_CAN3_F17R1_bit at CAN3_F17R1.B30;
    sbit  FB31_CAN3_F17R1_bit at CAN3_F17R1.B31;

sfr unsigned long   volatile CAN3_F17R2           absolute 0x40006ECC;
    sbit  FB0_CAN3_F17R2_bit at CAN3_F17R2.B0;
    sbit  FB1_CAN3_F17R2_bit at CAN3_F17R2.B1;
    sbit  FB2_CAN3_F17R2_bit at CAN3_F17R2.B2;
    sbit  FB3_CAN3_F17R2_bit at CAN3_F17R2.B3;
    sbit  FB4_CAN3_F17R2_bit at CAN3_F17R2.B4;
    sbit  FB5_CAN3_F17R2_bit at CAN3_F17R2.B5;
    sbit  FB6_CAN3_F17R2_bit at CAN3_F17R2.B6;
    sbit  FB7_CAN3_F17R2_bit at CAN3_F17R2.B7;
    sbit  FB8_CAN3_F17R2_bit at CAN3_F17R2.B8;
    sbit  FB9_CAN3_F17R2_bit at CAN3_F17R2.B9;
    sbit  FB10_CAN3_F17R2_bit at CAN3_F17R2.B10;
    sbit  FB11_CAN3_F17R2_bit at CAN3_F17R2.B11;
    sbit  FB12_CAN3_F17R2_bit at CAN3_F17R2.B12;
    sbit  FB13_CAN3_F17R2_bit at CAN3_F17R2.B13;
    sbit  FB14_CAN3_F17R2_bit at CAN3_F17R2.B14;
    sbit  FB15_CAN3_F17R2_bit at CAN3_F17R2.B15;
    sbit  FB16_CAN3_F17R2_bit at CAN3_F17R2.B16;
    sbit  FB17_CAN3_F17R2_bit at CAN3_F17R2.B17;
    sbit  FB18_CAN3_F17R2_bit at CAN3_F17R2.B18;
    sbit  FB19_CAN3_F17R2_bit at CAN3_F17R2.B19;
    sbit  FB20_CAN3_F17R2_bit at CAN3_F17R2.B20;
    sbit  FB21_CAN3_F17R2_bit at CAN3_F17R2.B21;
    sbit  FB22_CAN3_F17R2_bit at CAN3_F17R2.B22;
    sbit  FB23_CAN3_F17R2_bit at CAN3_F17R2.B23;
    sbit  FB24_CAN3_F17R2_bit at CAN3_F17R2.B24;
    sbit  FB25_CAN3_F17R2_bit at CAN3_F17R2.B25;
    sbit  FB26_CAN3_F17R2_bit at CAN3_F17R2.B26;
    sbit  FB27_CAN3_F17R2_bit at CAN3_F17R2.B27;
    sbit  FB28_CAN3_F17R2_bit at CAN3_F17R2.B28;
    sbit  FB29_CAN3_F17R2_bit at CAN3_F17R2.B29;
    sbit  FB30_CAN3_F17R2_bit at CAN3_F17R2.B30;
    sbit  FB31_CAN3_F17R2_bit at CAN3_F17R2.B31;

sfr unsigned long   volatile CAN3_F18R1           absolute 0x40006ED0;
    sbit  FB0_CAN3_F18R1_bit at CAN3_F18R1.B0;
    sbit  FB1_CAN3_F18R1_bit at CAN3_F18R1.B1;
    sbit  FB2_CAN3_F18R1_bit at CAN3_F18R1.B2;
    sbit  FB3_CAN3_F18R1_bit at CAN3_F18R1.B3;
    sbit  FB4_CAN3_F18R1_bit at CAN3_F18R1.B4;
    sbit  FB5_CAN3_F18R1_bit at CAN3_F18R1.B5;
    sbit  FB6_CAN3_F18R1_bit at CAN3_F18R1.B6;
    sbit  FB7_CAN3_F18R1_bit at CAN3_F18R1.B7;
    sbit  FB8_CAN3_F18R1_bit at CAN3_F18R1.B8;
    sbit  FB9_CAN3_F18R1_bit at CAN3_F18R1.B9;
    sbit  FB10_CAN3_F18R1_bit at CAN3_F18R1.B10;
    sbit  FB11_CAN3_F18R1_bit at CAN3_F18R1.B11;
    sbit  FB12_CAN3_F18R1_bit at CAN3_F18R1.B12;
    sbit  FB13_CAN3_F18R1_bit at CAN3_F18R1.B13;
    sbit  FB14_CAN3_F18R1_bit at CAN3_F18R1.B14;
    sbit  FB15_CAN3_F18R1_bit at CAN3_F18R1.B15;
    sbit  FB16_CAN3_F18R1_bit at CAN3_F18R1.B16;
    sbit  FB17_CAN3_F18R1_bit at CAN3_F18R1.B17;
    sbit  FB18_CAN3_F18R1_bit at CAN3_F18R1.B18;
    sbit  FB19_CAN3_F18R1_bit at CAN3_F18R1.B19;
    sbit  FB20_CAN3_F18R1_bit at CAN3_F18R1.B20;
    sbit  FB21_CAN3_F18R1_bit at CAN3_F18R1.B21;
    sbit  FB22_CAN3_F18R1_bit at CAN3_F18R1.B22;
    sbit  FB23_CAN3_F18R1_bit at CAN3_F18R1.B23;
    sbit  FB24_CAN3_F18R1_bit at CAN3_F18R1.B24;
    sbit  FB25_CAN3_F18R1_bit at CAN3_F18R1.B25;
    sbit  FB26_CAN3_F18R1_bit at CAN3_F18R1.B26;
    sbit  FB27_CAN3_F18R1_bit at CAN3_F18R1.B27;
    sbit  FB28_CAN3_F18R1_bit at CAN3_F18R1.B28;
    sbit  FB29_CAN3_F18R1_bit at CAN3_F18R1.B29;
    sbit  FB30_CAN3_F18R1_bit at CAN3_F18R1.B30;
    sbit  FB31_CAN3_F18R1_bit at CAN3_F18R1.B31;

sfr unsigned long   volatile CAN3_F18R2           absolute 0x40006ED4;
    sbit  FB0_CAN3_F18R2_bit at CAN3_F18R2.B0;
    sbit  FB1_CAN3_F18R2_bit at CAN3_F18R2.B1;
    sbit  FB2_CAN3_F18R2_bit at CAN3_F18R2.B2;
    sbit  FB3_CAN3_F18R2_bit at CAN3_F18R2.B3;
    sbit  FB4_CAN3_F18R2_bit at CAN3_F18R2.B4;
    sbit  FB5_CAN3_F18R2_bit at CAN3_F18R2.B5;
    sbit  FB6_CAN3_F18R2_bit at CAN3_F18R2.B6;
    sbit  FB7_CAN3_F18R2_bit at CAN3_F18R2.B7;
    sbit  FB8_CAN3_F18R2_bit at CAN3_F18R2.B8;
    sbit  FB9_CAN3_F18R2_bit at CAN3_F18R2.B9;
    sbit  FB10_CAN3_F18R2_bit at CAN3_F18R2.B10;
    sbit  FB11_CAN3_F18R2_bit at CAN3_F18R2.B11;
    sbit  FB12_CAN3_F18R2_bit at CAN3_F18R2.B12;
    sbit  FB13_CAN3_F18R2_bit at CAN3_F18R2.B13;
    sbit  FB14_CAN3_F18R2_bit at CAN3_F18R2.B14;
    sbit  FB15_CAN3_F18R2_bit at CAN3_F18R2.B15;
    sbit  FB16_CAN3_F18R2_bit at CAN3_F18R2.B16;
    sbit  FB17_CAN3_F18R2_bit at CAN3_F18R2.B17;
    sbit  FB18_CAN3_F18R2_bit at CAN3_F18R2.B18;
    sbit  FB19_CAN3_F18R2_bit at CAN3_F18R2.B19;
    sbit  FB20_CAN3_F18R2_bit at CAN3_F18R2.B20;
    sbit  FB21_CAN3_F18R2_bit at CAN3_F18R2.B21;
    sbit  FB22_CAN3_F18R2_bit at CAN3_F18R2.B22;
    sbit  FB23_CAN3_F18R2_bit at CAN3_F18R2.B23;
    sbit  FB24_CAN3_F18R2_bit at CAN3_F18R2.B24;
    sbit  FB25_CAN3_F18R2_bit at CAN3_F18R2.B25;
    sbit  FB26_CAN3_F18R2_bit at CAN3_F18R2.B26;
    sbit  FB27_CAN3_F18R2_bit at CAN3_F18R2.B27;
    sbit  FB28_CAN3_F18R2_bit at CAN3_F18R2.B28;
    sbit  FB29_CAN3_F18R2_bit at CAN3_F18R2.B29;
    sbit  FB30_CAN3_F18R2_bit at CAN3_F18R2.B30;
    sbit  FB31_CAN3_F18R2_bit at CAN3_F18R2.B31;

sfr unsigned long   volatile CAN3_F19R1           absolute 0x40006ED8;
    sbit  FB0_CAN3_F19R1_bit at CAN3_F19R1.B0;
    sbit  FB1_CAN3_F19R1_bit at CAN3_F19R1.B1;
    sbit  FB2_CAN3_F19R1_bit at CAN3_F19R1.B2;
    sbit  FB3_CAN3_F19R1_bit at CAN3_F19R1.B3;
    sbit  FB4_CAN3_F19R1_bit at CAN3_F19R1.B4;
    sbit  FB5_CAN3_F19R1_bit at CAN3_F19R1.B5;
    sbit  FB6_CAN3_F19R1_bit at CAN3_F19R1.B6;
    sbit  FB7_CAN3_F19R1_bit at CAN3_F19R1.B7;
    sbit  FB8_CAN3_F19R1_bit at CAN3_F19R1.B8;
    sbit  FB9_CAN3_F19R1_bit at CAN3_F19R1.B9;
    sbit  FB10_CAN3_F19R1_bit at CAN3_F19R1.B10;
    sbit  FB11_CAN3_F19R1_bit at CAN3_F19R1.B11;
    sbit  FB12_CAN3_F19R1_bit at CAN3_F19R1.B12;
    sbit  FB13_CAN3_F19R1_bit at CAN3_F19R1.B13;
    sbit  FB14_CAN3_F19R1_bit at CAN3_F19R1.B14;
    sbit  FB15_CAN3_F19R1_bit at CAN3_F19R1.B15;
    sbit  FB16_CAN3_F19R1_bit at CAN3_F19R1.B16;
    sbit  FB17_CAN3_F19R1_bit at CAN3_F19R1.B17;
    sbit  FB18_CAN3_F19R1_bit at CAN3_F19R1.B18;
    sbit  FB19_CAN3_F19R1_bit at CAN3_F19R1.B19;
    sbit  FB20_CAN3_F19R1_bit at CAN3_F19R1.B20;
    sbit  FB21_CAN3_F19R1_bit at CAN3_F19R1.B21;
    sbit  FB22_CAN3_F19R1_bit at CAN3_F19R1.B22;
    sbit  FB23_CAN3_F19R1_bit at CAN3_F19R1.B23;
    sbit  FB24_CAN3_F19R1_bit at CAN3_F19R1.B24;
    sbit  FB25_CAN3_F19R1_bit at CAN3_F19R1.B25;
    sbit  FB26_CAN3_F19R1_bit at CAN3_F19R1.B26;
    sbit  FB27_CAN3_F19R1_bit at CAN3_F19R1.B27;
    sbit  FB28_CAN3_F19R1_bit at CAN3_F19R1.B28;
    sbit  FB29_CAN3_F19R1_bit at CAN3_F19R1.B29;
    sbit  FB30_CAN3_F19R1_bit at CAN3_F19R1.B30;
    sbit  FB31_CAN3_F19R1_bit at CAN3_F19R1.B31;

sfr unsigned long   volatile CAN3_F19R2           absolute 0x40006EDC;
    sbit  FB0_CAN3_F19R2_bit at CAN3_F19R2.B0;
    sbit  FB1_CAN3_F19R2_bit at CAN3_F19R2.B1;
    sbit  FB2_CAN3_F19R2_bit at CAN3_F19R2.B2;
    sbit  FB3_CAN3_F19R2_bit at CAN3_F19R2.B3;
    sbit  FB4_CAN3_F19R2_bit at CAN3_F19R2.B4;
    sbit  FB5_CAN3_F19R2_bit at CAN3_F19R2.B5;
    sbit  FB6_CAN3_F19R2_bit at CAN3_F19R2.B6;
    sbit  FB7_CAN3_F19R2_bit at CAN3_F19R2.B7;
    sbit  FB8_CAN3_F19R2_bit at CAN3_F19R2.B8;
    sbit  FB9_CAN3_F19R2_bit at CAN3_F19R2.B9;
    sbit  FB10_CAN3_F19R2_bit at CAN3_F19R2.B10;
    sbit  FB11_CAN3_F19R2_bit at CAN3_F19R2.B11;
    sbit  FB12_CAN3_F19R2_bit at CAN3_F19R2.B12;
    sbit  FB13_CAN3_F19R2_bit at CAN3_F19R2.B13;
    sbit  FB14_CAN3_F19R2_bit at CAN3_F19R2.B14;
    sbit  FB15_CAN3_F19R2_bit at CAN3_F19R2.B15;
    sbit  FB16_CAN3_F19R2_bit at CAN3_F19R2.B16;
    sbit  FB17_CAN3_F19R2_bit at CAN3_F19R2.B17;
    sbit  FB18_CAN3_F19R2_bit at CAN3_F19R2.B18;
    sbit  FB19_CAN3_F19R2_bit at CAN3_F19R2.B19;
    sbit  FB20_CAN3_F19R2_bit at CAN3_F19R2.B20;
    sbit  FB21_CAN3_F19R2_bit at CAN3_F19R2.B21;
    sbit  FB22_CAN3_F19R2_bit at CAN3_F19R2.B22;
    sbit  FB23_CAN3_F19R2_bit at CAN3_F19R2.B23;
    sbit  FB24_CAN3_F19R2_bit at CAN3_F19R2.B24;
    sbit  FB25_CAN3_F19R2_bit at CAN3_F19R2.B25;
    sbit  FB26_CAN3_F19R2_bit at CAN3_F19R2.B26;
    sbit  FB27_CAN3_F19R2_bit at CAN3_F19R2.B27;
    sbit  FB28_CAN3_F19R2_bit at CAN3_F19R2.B28;
    sbit  FB29_CAN3_F19R2_bit at CAN3_F19R2.B29;
    sbit  FB30_CAN3_F19R2_bit at CAN3_F19R2.B30;
    sbit  FB31_CAN3_F19R2_bit at CAN3_F19R2.B31;

sfr unsigned long   volatile CAN3_F20R1           absolute 0x40006EE0;
    sbit  FB0_CAN3_F20R1_bit at CAN3_F20R1.B0;
    sbit  FB1_CAN3_F20R1_bit at CAN3_F20R1.B1;
    sbit  FB2_CAN3_F20R1_bit at CAN3_F20R1.B2;
    sbit  FB3_CAN3_F20R1_bit at CAN3_F20R1.B3;
    sbit  FB4_CAN3_F20R1_bit at CAN3_F20R1.B4;
    sbit  FB5_CAN3_F20R1_bit at CAN3_F20R1.B5;
    sbit  FB6_CAN3_F20R1_bit at CAN3_F20R1.B6;
    sbit  FB7_CAN3_F20R1_bit at CAN3_F20R1.B7;
    sbit  FB8_CAN3_F20R1_bit at CAN3_F20R1.B8;
    sbit  FB9_CAN3_F20R1_bit at CAN3_F20R1.B9;
    sbit  FB10_CAN3_F20R1_bit at CAN3_F20R1.B10;
    sbit  FB11_CAN3_F20R1_bit at CAN3_F20R1.B11;
    sbit  FB12_CAN3_F20R1_bit at CAN3_F20R1.B12;
    sbit  FB13_CAN3_F20R1_bit at CAN3_F20R1.B13;
    sbit  FB14_CAN3_F20R1_bit at CAN3_F20R1.B14;
    sbit  FB15_CAN3_F20R1_bit at CAN3_F20R1.B15;
    sbit  FB16_CAN3_F20R1_bit at CAN3_F20R1.B16;
    sbit  FB17_CAN3_F20R1_bit at CAN3_F20R1.B17;
    sbit  FB18_CAN3_F20R1_bit at CAN3_F20R1.B18;
    sbit  FB19_CAN3_F20R1_bit at CAN3_F20R1.B19;
    sbit  FB20_CAN3_F20R1_bit at CAN3_F20R1.B20;
    sbit  FB21_CAN3_F20R1_bit at CAN3_F20R1.B21;
    sbit  FB22_CAN3_F20R1_bit at CAN3_F20R1.B22;
    sbit  FB23_CAN3_F20R1_bit at CAN3_F20R1.B23;
    sbit  FB24_CAN3_F20R1_bit at CAN3_F20R1.B24;
    sbit  FB25_CAN3_F20R1_bit at CAN3_F20R1.B25;
    sbit  FB26_CAN3_F20R1_bit at CAN3_F20R1.B26;
    sbit  FB27_CAN3_F20R1_bit at CAN3_F20R1.B27;
    sbit  FB28_CAN3_F20R1_bit at CAN3_F20R1.B28;
    sbit  FB29_CAN3_F20R1_bit at CAN3_F20R1.B29;
    sbit  FB30_CAN3_F20R1_bit at CAN3_F20R1.B30;
    sbit  FB31_CAN3_F20R1_bit at CAN3_F20R1.B31;

sfr unsigned long   volatile CAN3_F20R2           absolute 0x40006EE4;
    sbit  FB0_CAN3_F20R2_bit at CAN3_F20R2.B0;
    sbit  FB1_CAN3_F20R2_bit at CAN3_F20R2.B1;
    sbit  FB2_CAN3_F20R2_bit at CAN3_F20R2.B2;
    sbit  FB3_CAN3_F20R2_bit at CAN3_F20R2.B3;
    sbit  FB4_CAN3_F20R2_bit at CAN3_F20R2.B4;
    sbit  FB5_CAN3_F20R2_bit at CAN3_F20R2.B5;
    sbit  FB6_CAN3_F20R2_bit at CAN3_F20R2.B6;
    sbit  FB7_CAN3_F20R2_bit at CAN3_F20R2.B7;
    sbit  FB8_CAN3_F20R2_bit at CAN3_F20R2.B8;
    sbit  FB9_CAN3_F20R2_bit at CAN3_F20R2.B9;
    sbit  FB10_CAN3_F20R2_bit at CAN3_F20R2.B10;
    sbit  FB11_CAN3_F20R2_bit at CAN3_F20R2.B11;
    sbit  FB12_CAN3_F20R2_bit at CAN3_F20R2.B12;
    sbit  FB13_CAN3_F20R2_bit at CAN3_F20R2.B13;
    sbit  FB14_CAN3_F20R2_bit at CAN3_F20R2.B14;
    sbit  FB15_CAN3_F20R2_bit at CAN3_F20R2.B15;
    sbit  FB16_CAN3_F20R2_bit at CAN3_F20R2.B16;
    sbit  FB17_CAN3_F20R2_bit at CAN3_F20R2.B17;
    sbit  FB18_CAN3_F20R2_bit at CAN3_F20R2.B18;
    sbit  FB19_CAN3_F20R2_bit at CAN3_F20R2.B19;
    sbit  FB20_CAN3_F20R2_bit at CAN3_F20R2.B20;
    sbit  FB21_CAN3_F20R2_bit at CAN3_F20R2.B21;
    sbit  FB22_CAN3_F20R2_bit at CAN3_F20R2.B22;
    sbit  FB23_CAN3_F20R2_bit at CAN3_F20R2.B23;
    sbit  FB24_CAN3_F20R2_bit at CAN3_F20R2.B24;
    sbit  FB25_CAN3_F20R2_bit at CAN3_F20R2.B25;
    sbit  FB26_CAN3_F20R2_bit at CAN3_F20R2.B26;
    sbit  FB27_CAN3_F20R2_bit at CAN3_F20R2.B27;
    sbit  FB28_CAN3_F20R2_bit at CAN3_F20R2.B28;
    sbit  FB29_CAN3_F20R2_bit at CAN3_F20R2.B29;
    sbit  FB30_CAN3_F20R2_bit at CAN3_F20R2.B30;
    sbit  FB31_CAN3_F20R2_bit at CAN3_F20R2.B31;

sfr unsigned long   volatile CAN3_F21R1           absolute 0x40006EE8;
    sbit  FB0_CAN3_F21R1_bit at CAN3_F21R1.B0;
    sbit  FB1_CAN3_F21R1_bit at CAN3_F21R1.B1;
    sbit  FB2_CAN3_F21R1_bit at CAN3_F21R1.B2;
    sbit  FB3_CAN3_F21R1_bit at CAN3_F21R1.B3;
    sbit  FB4_CAN3_F21R1_bit at CAN3_F21R1.B4;
    sbit  FB5_CAN3_F21R1_bit at CAN3_F21R1.B5;
    sbit  FB6_CAN3_F21R1_bit at CAN3_F21R1.B6;
    sbit  FB7_CAN3_F21R1_bit at CAN3_F21R1.B7;
    sbit  FB8_CAN3_F21R1_bit at CAN3_F21R1.B8;
    sbit  FB9_CAN3_F21R1_bit at CAN3_F21R1.B9;
    sbit  FB10_CAN3_F21R1_bit at CAN3_F21R1.B10;
    sbit  FB11_CAN3_F21R1_bit at CAN3_F21R1.B11;
    sbit  FB12_CAN3_F21R1_bit at CAN3_F21R1.B12;
    sbit  FB13_CAN3_F21R1_bit at CAN3_F21R1.B13;
    sbit  FB14_CAN3_F21R1_bit at CAN3_F21R1.B14;
    sbit  FB15_CAN3_F21R1_bit at CAN3_F21R1.B15;
    sbit  FB16_CAN3_F21R1_bit at CAN3_F21R1.B16;
    sbit  FB17_CAN3_F21R1_bit at CAN3_F21R1.B17;
    sbit  FB18_CAN3_F21R1_bit at CAN3_F21R1.B18;
    sbit  FB19_CAN3_F21R1_bit at CAN3_F21R1.B19;
    sbit  FB20_CAN3_F21R1_bit at CAN3_F21R1.B20;
    sbit  FB21_CAN3_F21R1_bit at CAN3_F21R1.B21;
    sbit  FB22_CAN3_F21R1_bit at CAN3_F21R1.B22;
    sbit  FB23_CAN3_F21R1_bit at CAN3_F21R1.B23;
    sbit  FB24_CAN3_F21R1_bit at CAN3_F21R1.B24;
    sbit  FB25_CAN3_F21R1_bit at CAN3_F21R1.B25;
    sbit  FB26_CAN3_F21R1_bit at CAN3_F21R1.B26;
    sbit  FB27_CAN3_F21R1_bit at CAN3_F21R1.B27;
    sbit  FB28_CAN3_F21R1_bit at CAN3_F21R1.B28;
    sbit  FB29_CAN3_F21R1_bit at CAN3_F21R1.B29;
    sbit  FB30_CAN3_F21R1_bit at CAN3_F21R1.B30;
    sbit  FB31_CAN3_F21R1_bit at CAN3_F21R1.B31;

sfr unsigned long   volatile CAN3_F21R2           absolute 0x40006EEC;
    sbit  FB0_CAN3_F21R2_bit at CAN3_F21R2.B0;
    sbit  FB1_CAN3_F21R2_bit at CAN3_F21R2.B1;
    sbit  FB2_CAN3_F21R2_bit at CAN3_F21R2.B2;
    sbit  FB3_CAN3_F21R2_bit at CAN3_F21R2.B3;
    sbit  FB4_CAN3_F21R2_bit at CAN3_F21R2.B4;
    sbit  FB5_CAN3_F21R2_bit at CAN3_F21R2.B5;
    sbit  FB6_CAN3_F21R2_bit at CAN3_F21R2.B6;
    sbit  FB7_CAN3_F21R2_bit at CAN3_F21R2.B7;
    sbit  FB8_CAN3_F21R2_bit at CAN3_F21R2.B8;
    sbit  FB9_CAN3_F21R2_bit at CAN3_F21R2.B9;
    sbit  FB10_CAN3_F21R2_bit at CAN3_F21R2.B10;
    sbit  FB11_CAN3_F21R2_bit at CAN3_F21R2.B11;
    sbit  FB12_CAN3_F21R2_bit at CAN3_F21R2.B12;
    sbit  FB13_CAN3_F21R2_bit at CAN3_F21R2.B13;
    sbit  FB14_CAN3_F21R2_bit at CAN3_F21R2.B14;
    sbit  FB15_CAN3_F21R2_bit at CAN3_F21R2.B15;
    sbit  FB16_CAN3_F21R2_bit at CAN3_F21R2.B16;
    sbit  FB17_CAN3_F21R2_bit at CAN3_F21R2.B17;
    sbit  FB18_CAN3_F21R2_bit at CAN3_F21R2.B18;
    sbit  FB19_CAN3_F21R2_bit at CAN3_F21R2.B19;
    sbit  FB20_CAN3_F21R2_bit at CAN3_F21R2.B20;
    sbit  FB21_CAN3_F21R2_bit at CAN3_F21R2.B21;
    sbit  FB22_CAN3_F21R2_bit at CAN3_F21R2.B22;
    sbit  FB23_CAN3_F21R2_bit at CAN3_F21R2.B23;
    sbit  FB24_CAN3_F21R2_bit at CAN3_F21R2.B24;
    sbit  FB25_CAN3_F21R2_bit at CAN3_F21R2.B25;
    sbit  FB26_CAN3_F21R2_bit at CAN3_F21R2.B26;
    sbit  FB27_CAN3_F21R2_bit at CAN3_F21R2.B27;
    sbit  FB28_CAN3_F21R2_bit at CAN3_F21R2.B28;
    sbit  FB29_CAN3_F21R2_bit at CAN3_F21R2.B29;
    sbit  FB30_CAN3_F21R2_bit at CAN3_F21R2.B30;
    sbit  FB31_CAN3_F21R2_bit at CAN3_F21R2.B31;

sfr unsigned long   volatile CAN3_F22R1           absolute 0x40006EF0;
    sbit  FB0_CAN3_F22R1_bit at CAN3_F22R1.B0;
    sbit  FB1_CAN3_F22R1_bit at CAN3_F22R1.B1;
    sbit  FB2_CAN3_F22R1_bit at CAN3_F22R1.B2;
    sbit  FB3_CAN3_F22R1_bit at CAN3_F22R1.B3;
    sbit  FB4_CAN3_F22R1_bit at CAN3_F22R1.B4;
    sbit  FB5_CAN3_F22R1_bit at CAN3_F22R1.B5;
    sbit  FB6_CAN3_F22R1_bit at CAN3_F22R1.B6;
    sbit  FB7_CAN3_F22R1_bit at CAN3_F22R1.B7;
    sbit  FB8_CAN3_F22R1_bit at CAN3_F22R1.B8;
    sbit  FB9_CAN3_F22R1_bit at CAN3_F22R1.B9;
    sbit  FB10_CAN3_F22R1_bit at CAN3_F22R1.B10;
    sbit  FB11_CAN3_F22R1_bit at CAN3_F22R1.B11;
    sbit  FB12_CAN3_F22R1_bit at CAN3_F22R1.B12;
    sbit  FB13_CAN3_F22R1_bit at CAN3_F22R1.B13;
    sbit  FB14_CAN3_F22R1_bit at CAN3_F22R1.B14;
    sbit  FB15_CAN3_F22R1_bit at CAN3_F22R1.B15;
    sbit  FB16_CAN3_F22R1_bit at CAN3_F22R1.B16;
    sbit  FB17_CAN3_F22R1_bit at CAN3_F22R1.B17;
    sbit  FB18_CAN3_F22R1_bit at CAN3_F22R1.B18;
    sbit  FB19_CAN3_F22R1_bit at CAN3_F22R1.B19;
    sbit  FB20_CAN3_F22R1_bit at CAN3_F22R1.B20;
    sbit  FB21_CAN3_F22R1_bit at CAN3_F22R1.B21;
    sbit  FB22_CAN3_F22R1_bit at CAN3_F22R1.B22;
    sbit  FB23_CAN3_F22R1_bit at CAN3_F22R1.B23;
    sbit  FB24_CAN3_F22R1_bit at CAN3_F22R1.B24;
    sbit  FB25_CAN3_F22R1_bit at CAN3_F22R1.B25;
    sbit  FB26_CAN3_F22R1_bit at CAN3_F22R1.B26;
    sbit  FB27_CAN3_F22R1_bit at CAN3_F22R1.B27;
    sbit  FB28_CAN3_F22R1_bit at CAN3_F22R1.B28;
    sbit  FB29_CAN3_F22R1_bit at CAN3_F22R1.B29;
    sbit  FB30_CAN3_F22R1_bit at CAN3_F22R1.B30;
    sbit  FB31_CAN3_F22R1_bit at CAN3_F22R1.B31;

sfr unsigned long   volatile CAN3_F22R2           absolute 0x40006EF4;
    sbit  FB0_CAN3_F22R2_bit at CAN3_F22R2.B0;
    sbit  FB1_CAN3_F22R2_bit at CAN3_F22R2.B1;
    sbit  FB2_CAN3_F22R2_bit at CAN3_F22R2.B2;
    sbit  FB3_CAN3_F22R2_bit at CAN3_F22R2.B3;
    sbit  FB4_CAN3_F22R2_bit at CAN3_F22R2.B4;
    sbit  FB5_CAN3_F22R2_bit at CAN3_F22R2.B5;
    sbit  FB6_CAN3_F22R2_bit at CAN3_F22R2.B6;
    sbit  FB7_CAN3_F22R2_bit at CAN3_F22R2.B7;
    sbit  FB8_CAN3_F22R2_bit at CAN3_F22R2.B8;
    sbit  FB9_CAN3_F22R2_bit at CAN3_F22R2.B9;
    sbit  FB10_CAN3_F22R2_bit at CAN3_F22R2.B10;
    sbit  FB11_CAN3_F22R2_bit at CAN3_F22R2.B11;
    sbit  FB12_CAN3_F22R2_bit at CAN3_F22R2.B12;
    sbit  FB13_CAN3_F22R2_bit at CAN3_F22R2.B13;
    sbit  FB14_CAN3_F22R2_bit at CAN3_F22R2.B14;
    sbit  FB15_CAN3_F22R2_bit at CAN3_F22R2.B15;
    sbit  FB16_CAN3_F22R2_bit at CAN3_F22R2.B16;
    sbit  FB17_CAN3_F22R2_bit at CAN3_F22R2.B17;
    sbit  FB18_CAN3_F22R2_bit at CAN3_F22R2.B18;
    sbit  FB19_CAN3_F22R2_bit at CAN3_F22R2.B19;
    sbit  FB20_CAN3_F22R2_bit at CAN3_F22R2.B20;
    sbit  FB21_CAN3_F22R2_bit at CAN3_F22R2.B21;
    sbit  FB22_CAN3_F22R2_bit at CAN3_F22R2.B22;
    sbit  FB23_CAN3_F22R2_bit at CAN3_F22R2.B23;
    sbit  FB24_CAN3_F22R2_bit at CAN3_F22R2.B24;
    sbit  FB25_CAN3_F22R2_bit at CAN3_F22R2.B25;
    sbit  FB26_CAN3_F22R2_bit at CAN3_F22R2.B26;
    sbit  FB27_CAN3_F22R2_bit at CAN3_F22R2.B27;
    sbit  FB28_CAN3_F22R2_bit at CAN3_F22R2.B28;
    sbit  FB29_CAN3_F22R2_bit at CAN3_F22R2.B29;
    sbit  FB30_CAN3_F22R2_bit at CAN3_F22R2.B30;
    sbit  FB31_CAN3_F22R2_bit at CAN3_F22R2.B31;

sfr unsigned long   volatile CAN3_F23R1           absolute 0x40006EF8;
    sbit  FB0_CAN3_F23R1_bit at CAN3_F23R1.B0;
    sbit  FB1_CAN3_F23R1_bit at CAN3_F23R1.B1;
    sbit  FB2_CAN3_F23R1_bit at CAN3_F23R1.B2;
    sbit  FB3_CAN3_F23R1_bit at CAN3_F23R1.B3;
    sbit  FB4_CAN3_F23R1_bit at CAN3_F23R1.B4;
    sbit  FB5_CAN3_F23R1_bit at CAN3_F23R1.B5;
    sbit  FB6_CAN3_F23R1_bit at CAN3_F23R1.B6;
    sbit  FB7_CAN3_F23R1_bit at CAN3_F23R1.B7;
    sbit  FB8_CAN3_F23R1_bit at CAN3_F23R1.B8;
    sbit  FB9_CAN3_F23R1_bit at CAN3_F23R1.B9;
    sbit  FB10_CAN3_F23R1_bit at CAN3_F23R1.B10;
    sbit  FB11_CAN3_F23R1_bit at CAN3_F23R1.B11;
    sbit  FB12_CAN3_F23R1_bit at CAN3_F23R1.B12;
    sbit  FB13_CAN3_F23R1_bit at CAN3_F23R1.B13;
    sbit  FB14_CAN3_F23R1_bit at CAN3_F23R1.B14;
    sbit  FB15_CAN3_F23R1_bit at CAN3_F23R1.B15;
    sbit  FB16_CAN3_F23R1_bit at CAN3_F23R1.B16;
    sbit  FB17_CAN3_F23R1_bit at CAN3_F23R1.B17;
    sbit  FB18_CAN3_F23R1_bit at CAN3_F23R1.B18;
    sbit  FB19_CAN3_F23R1_bit at CAN3_F23R1.B19;
    sbit  FB20_CAN3_F23R1_bit at CAN3_F23R1.B20;
    sbit  FB21_CAN3_F23R1_bit at CAN3_F23R1.B21;
    sbit  FB22_CAN3_F23R1_bit at CAN3_F23R1.B22;
    sbit  FB23_CAN3_F23R1_bit at CAN3_F23R1.B23;
    sbit  FB24_CAN3_F23R1_bit at CAN3_F23R1.B24;
    sbit  FB25_CAN3_F23R1_bit at CAN3_F23R1.B25;
    sbit  FB26_CAN3_F23R1_bit at CAN3_F23R1.B26;
    sbit  FB27_CAN3_F23R1_bit at CAN3_F23R1.B27;
    sbit  FB28_CAN3_F23R1_bit at CAN3_F23R1.B28;
    sbit  FB29_CAN3_F23R1_bit at CAN3_F23R1.B29;
    sbit  FB30_CAN3_F23R1_bit at CAN3_F23R1.B30;
    sbit  FB31_CAN3_F23R1_bit at CAN3_F23R1.B31;

sfr unsigned long   volatile CAN3_F23R2           absolute 0x40006EFC;
    sbit  FB0_CAN3_F23R2_bit at CAN3_F23R2.B0;
    sbit  FB1_CAN3_F23R2_bit at CAN3_F23R2.B1;
    sbit  FB2_CAN3_F23R2_bit at CAN3_F23R2.B2;
    sbit  FB3_CAN3_F23R2_bit at CAN3_F23R2.B3;
    sbit  FB4_CAN3_F23R2_bit at CAN3_F23R2.B4;
    sbit  FB5_CAN3_F23R2_bit at CAN3_F23R2.B5;
    sbit  FB6_CAN3_F23R2_bit at CAN3_F23R2.B6;
    sbit  FB7_CAN3_F23R2_bit at CAN3_F23R2.B7;
    sbit  FB8_CAN3_F23R2_bit at CAN3_F23R2.B8;
    sbit  FB9_CAN3_F23R2_bit at CAN3_F23R2.B9;
    sbit  FB10_CAN3_F23R2_bit at CAN3_F23R2.B10;
    sbit  FB11_CAN3_F23R2_bit at CAN3_F23R2.B11;
    sbit  FB12_CAN3_F23R2_bit at CAN3_F23R2.B12;
    sbit  FB13_CAN3_F23R2_bit at CAN3_F23R2.B13;
    sbit  FB14_CAN3_F23R2_bit at CAN3_F23R2.B14;
    sbit  FB15_CAN3_F23R2_bit at CAN3_F23R2.B15;
    sbit  FB16_CAN3_F23R2_bit at CAN3_F23R2.B16;
    sbit  FB17_CAN3_F23R2_bit at CAN3_F23R2.B17;
    sbit  FB18_CAN3_F23R2_bit at CAN3_F23R2.B18;
    sbit  FB19_CAN3_F23R2_bit at CAN3_F23R2.B19;
    sbit  FB20_CAN3_F23R2_bit at CAN3_F23R2.B20;
    sbit  FB21_CAN3_F23R2_bit at CAN3_F23R2.B21;
    sbit  FB22_CAN3_F23R2_bit at CAN3_F23R2.B22;
    sbit  FB23_CAN3_F23R2_bit at CAN3_F23R2.B23;
    sbit  FB24_CAN3_F23R2_bit at CAN3_F23R2.B24;
    sbit  FB25_CAN3_F23R2_bit at CAN3_F23R2.B25;
    sbit  FB26_CAN3_F23R2_bit at CAN3_F23R2.B26;
    sbit  FB27_CAN3_F23R2_bit at CAN3_F23R2.B27;
    sbit  FB28_CAN3_F23R2_bit at CAN3_F23R2.B28;
    sbit  FB29_CAN3_F23R2_bit at CAN3_F23R2.B29;
    sbit  FB30_CAN3_F23R2_bit at CAN3_F23R2.B30;
    sbit  FB31_CAN3_F23R2_bit at CAN3_F23R2.B31;

sfr unsigned long   volatile CAN3_F24R1           absolute 0x40006F00;
    sbit  FB0_CAN3_F24R1_bit at CAN3_F24R1.B0;
    sbit  FB1_CAN3_F24R1_bit at CAN3_F24R1.B1;
    sbit  FB2_CAN3_F24R1_bit at CAN3_F24R1.B2;
    sbit  FB3_CAN3_F24R1_bit at CAN3_F24R1.B3;
    sbit  FB4_CAN3_F24R1_bit at CAN3_F24R1.B4;
    sbit  FB5_CAN3_F24R1_bit at CAN3_F24R1.B5;
    sbit  FB6_CAN3_F24R1_bit at CAN3_F24R1.B6;
    sbit  FB7_CAN3_F24R1_bit at CAN3_F24R1.B7;
    sbit  FB8_CAN3_F24R1_bit at CAN3_F24R1.B8;
    sbit  FB9_CAN3_F24R1_bit at CAN3_F24R1.B9;
    sbit  FB10_CAN3_F24R1_bit at CAN3_F24R1.B10;
    sbit  FB11_CAN3_F24R1_bit at CAN3_F24R1.B11;
    sbit  FB12_CAN3_F24R1_bit at CAN3_F24R1.B12;
    sbit  FB13_CAN3_F24R1_bit at CAN3_F24R1.B13;
    sbit  FB14_CAN3_F24R1_bit at CAN3_F24R1.B14;
    sbit  FB15_CAN3_F24R1_bit at CAN3_F24R1.B15;
    sbit  FB16_CAN3_F24R1_bit at CAN3_F24R1.B16;
    sbit  FB17_CAN3_F24R1_bit at CAN3_F24R1.B17;
    sbit  FB18_CAN3_F24R1_bit at CAN3_F24R1.B18;
    sbit  FB19_CAN3_F24R1_bit at CAN3_F24R1.B19;
    sbit  FB20_CAN3_F24R1_bit at CAN3_F24R1.B20;
    sbit  FB21_CAN3_F24R1_bit at CAN3_F24R1.B21;
    sbit  FB22_CAN3_F24R1_bit at CAN3_F24R1.B22;
    sbit  FB23_CAN3_F24R1_bit at CAN3_F24R1.B23;
    sbit  FB24_CAN3_F24R1_bit at CAN3_F24R1.B24;
    sbit  FB25_CAN3_F24R1_bit at CAN3_F24R1.B25;
    sbit  FB26_CAN3_F24R1_bit at CAN3_F24R1.B26;
    sbit  FB27_CAN3_F24R1_bit at CAN3_F24R1.B27;
    sbit  FB28_CAN3_F24R1_bit at CAN3_F24R1.B28;
    sbit  FB29_CAN3_F24R1_bit at CAN3_F24R1.B29;
    sbit  FB30_CAN3_F24R1_bit at CAN3_F24R1.B30;
    sbit  FB31_CAN3_F24R1_bit at CAN3_F24R1.B31;

sfr unsigned long   volatile CAN3_F24R2           absolute 0x40006F04;
    sbit  FB0_CAN3_F24R2_bit at CAN3_F24R2.B0;
    sbit  FB1_CAN3_F24R2_bit at CAN3_F24R2.B1;
    sbit  FB2_CAN3_F24R2_bit at CAN3_F24R2.B2;
    sbit  FB3_CAN3_F24R2_bit at CAN3_F24R2.B3;
    sbit  FB4_CAN3_F24R2_bit at CAN3_F24R2.B4;
    sbit  FB5_CAN3_F24R2_bit at CAN3_F24R2.B5;
    sbit  FB6_CAN3_F24R2_bit at CAN3_F24R2.B6;
    sbit  FB7_CAN3_F24R2_bit at CAN3_F24R2.B7;
    sbit  FB8_CAN3_F24R2_bit at CAN3_F24R2.B8;
    sbit  FB9_CAN3_F24R2_bit at CAN3_F24R2.B9;
    sbit  FB10_CAN3_F24R2_bit at CAN3_F24R2.B10;
    sbit  FB11_CAN3_F24R2_bit at CAN3_F24R2.B11;
    sbit  FB12_CAN3_F24R2_bit at CAN3_F24R2.B12;
    sbit  FB13_CAN3_F24R2_bit at CAN3_F24R2.B13;
    sbit  FB14_CAN3_F24R2_bit at CAN3_F24R2.B14;
    sbit  FB15_CAN3_F24R2_bit at CAN3_F24R2.B15;
    sbit  FB16_CAN3_F24R2_bit at CAN3_F24R2.B16;
    sbit  FB17_CAN3_F24R2_bit at CAN3_F24R2.B17;
    sbit  FB18_CAN3_F24R2_bit at CAN3_F24R2.B18;
    sbit  FB19_CAN3_F24R2_bit at CAN3_F24R2.B19;
    sbit  FB20_CAN3_F24R2_bit at CAN3_F24R2.B20;
    sbit  FB21_CAN3_F24R2_bit at CAN3_F24R2.B21;
    sbit  FB22_CAN3_F24R2_bit at CAN3_F24R2.B22;
    sbit  FB23_CAN3_F24R2_bit at CAN3_F24R2.B23;
    sbit  FB24_CAN3_F24R2_bit at CAN3_F24R2.B24;
    sbit  FB25_CAN3_F24R2_bit at CAN3_F24R2.B25;
    sbit  FB26_CAN3_F24R2_bit at CAN3_F24R2.B26;
    sbit  FB27_CAN3_F24R2_bit at CAN3_F24R2.B27;
    sbit  FB28_CAN3_F24R2_bit at CAN3_F24R2.B28;
    sbit  FB29_CAN3_F24R2_bit at CAN3_F24R2.B29;
    sbit  FB30_CAN3_F24R2_bit at CAN3_F24R2.B30;
    sbit  FB31_CAN3_F24R2_bit at CAN3_F24R2.B31;

sfr unsigned long   volatile CAN3_F25R1           absolute 0x40006F08;
    sbit  FB0_CAN3_F25R1_bit at CAN3_F25R1.B0;
    sbit  FB1_CAN3_F25R1_bit at CAN3_F25R1.B1;
    sbit  FB2_CAN3_F25R1_bit at CAN3_F25R1.B2;
    sbit  FB3_CAN3_F25R1_bit at CAN3_F25R1.B3;
    sbit  FB4_CAN3_F25R1_bit at CAN3_F25R1.B4;
    sbit  FB5_CAN3_F25R1_bit at CAN3_F25R1.B5;
    sbit  FB6_CAN3_F25R1_bit at CAN3_F25R1.B6;
    sbit  FB7_CAN3_F25R1_bit at CAN3_F25R1.B7;
    sbit  FB8_CAN3_F25R1_bit at CAN3_F25R1.B8;
    sbit  FB9_CAN3_F25R1_bit at CAN3_F25R1.B9;
    sbit  FB10_CAN3_F25R1_bit at CAN3_F25R1.B10;
    sbit  FB11_CAN3_F25R1_bit at CAN3_F25R1.B11;
    sbit  FB12_CAN3_F25R1_bit at CAN3_F25R1.B12;
    sbit  FB13_CAN3_F25R1_bit at CAN3_F25R1.B13;
    sbit  FB14_CAN3_F25R1_bit at CAN3_F25R1.B14;
    sbit  FB15_CAN3_F25R1_bit at CAN3_F25R1.B15;
    sbit  FB16_CAN3_F25R1_bit at CAN3_F25R1.B16;
    sbit  FB17_CAN3_F25R1_bit at CAN3_F25R1.B17;
    sbit  FB18_CAN3_F25R1_bit at CAN3_F25R1.B18;
    sbit  FB19_CAN3_F25R1_bit at CAN3_F25R1.B19;
    sbit  FB20_CAN3_F25R1_bit at CAN3_F25R1.B20;
    sbit  FB21_CAN3_F25R1_bit at CAN3_F25R1.B21;
    sbit  FB22_CAN3_F25R1_bit at CAN3_F25R1.B22;
    sbit  FB23_CAN3_F25R1_bit at CAN3_F25R1.B23;
    sbit  FB24_CAN3_F25R1_bit at CAN3_F25R1.B24;
    sbit  FB25_CAN3_F25R1_bit at CAN3_F25R1.B25;
    sbit  FB26_CAN3_F25R1_bit at CAN3_F25R1.B26;
    sbit  FB27_CAN3_F25R1_bit at CAN3_F25R1.B27;
    sbit  FB28_CAN3_F25R1_bit at CAN3_F25R1.B28;
    sbit  FB29_CAN3_F25R1_bit at CAN3_F25R1.B29;
    sbit  FB30_CAN3_F25R1_bit at CAN3_F25R1.B30;
    sbit  FB31_CAN3_F25R1_bit at CAN3_F25R1.B31;

sfr unsigned long   volatile CAN3_F25R2           absolute 0x40006F0C;
    sbit  FB0_CAN3_F25R2_bit at CAN3_F25R2.B0;
    sbit  FB1_CAN3_F25R2_bit at CAN3_F25R2.B1;
    sbit  FB2_CAN3_F25R2_bit at CAN3_F25R2.B2;
    sbit  FB3_CAN3_F25R2_bit at CAN3_F25R2.B3;
    sbit  FB4_CAN3_F25R2_bit at CAN3_F25R2.B4;
    sbit  FB5_CAN3_F25R2_bit at CAN3_F25R2.B5;
    sbit  FB6_CAN3_F25R2_bit at CAN3_F25R2.B6;
    sbit  FB7_CAN3_F25R2_bit at CAN3_F25R2.B7;
    sbit  FB8_CAN3_F25R2_bit at CAN3_F25R2.B8;
    sbit  FB9_CAN3_F25R2_bit at CAN3_F25R2.B9;
    sbit  FB10_CAN3_F25R2_bit at CAN3_F25R2.B10;
    sbit  FB11_CAN3_F25R2_bit at CAN3_F25R2.B11;
    sbit  FB12_CAN3_F25R2_bit at CAN3_F25R2.B12;
    sbit  FB13_CAN3_F25R2_bit at CAN3_F25R2.B13;
    sbit  FB14_CAN3_F25R2_bit at CAN3_F25R2.B14;
    sbit  FB15_CAN3_F25R2_bit at CAN3_F25R2.B15;
    sbit  FB16_CAN3_F25R2_bit at CAN3_F25R2.B16;
    sbit  FB17_CAN3_F25R2_bit at CAN3_F25R2.B17;
    sbit  FB18_CAN3_F25R2_bit at CAN3_F25R2.B18;
    sbit  FB19_CAN3_F25R2_bit at CAN3_F25R2.B19;
    sbit  FB20_CAN3_F25R2_bit at CAN3_F25R2.B20;
    sbit  FB21_CAN3_F25R2_bit at CAN3_F25R2.B21;
    sbit  FB22_CAN3_F25R2_bit at CAN3_F25R2.B22;
    sbit  FB23_CAN3_F25R2_bit at CAN3_F25R2.B23;
    sbit  FB24_CAN3_F25R2_bit at CAN3_F25R2.B24;
    sbit  FB25_CAN3_F25R2_bit at CAN3_F25R2.B25;
    sbit  FB26_CAN3_F25R2_bit at CAN3_F25R2.B26;
    sbit  FB27_CAN3_F25R2_bit at CAN3_F25R2.B27;
    sbit  FB28_CAN3_F25R2_bit at CAN3_F25R2.B28;
    sbit  FB29_CAN3_F25R2_bit at CAN3_F25R2.B29;
    sbit  FB30_CAN3_F25R2_bit at CAN3_F25R2.B30;
    sbit  FB31_CAN3_F25R2_bit at CAN3_F25R2.B31;

sfr unsigned long   volatile CAN3_F26R1           absolute 0x40006F10;
    sbit  FB0_CAN3_F26R1_bit at CAN3_F26R1.B0;
    sbit  FB1_CAN3_F26R1_bit at CAN3_F26R1.B1;
    sbit  FB2_CAN3_F26R1_bit at CAN3_F26R1.B2;
    sbit  FB3_CAN3_F26R1_bit at CAN3_F26R1.B3;
    sbit  FB4_CAN3_F26R1_bit at CAN3_F26R1.B4;
    sbit  FB5_CAN3_F26R1_bit at CAN3_F26R1.B5;
    sbit  FB6_CAN3_F26R1_bit at CAN3_F26R1.B6;
    sbit  FB7_CAN3_F26R1_bit at CAN3_F26R1.B7;
    sbit  FB8_CAN3_F26R1_bit at CAN3_F26R1.B8;
    sbit  FB9_CAN3_F26R1_bit at CAN3_F26R1.B9;
    sbit  FB10_CAN3_F26R1_bit at CAN3_F26R1.B10;
    sbit  FB11_CAN3_F26R1_bit at CAN3_F26R1.B11;
    sbit  FB12_CAN3_F26R1_bit at CAN3_F26R1.B12;
    sbit  FB13_CAN3_F26R1_bit at CAN3_F26R1.B13;
    sbit  FB14_CAN3_F26R1_bit at CAN3_F26R1.B14;
    sbit  FB15_CAN3_F26R1_bit at CAN3_F26R1.B15;
    sbit  FB16_CAN3_F26R1_bit at CAN3_F26R1.B16;
    sbit  FB17_CAN3_F26R1_bit at CAN3_F26R1.B17;
    sbit  FB18_CAN3_F26R1_bit at CAN3_F26R1.B18;
    sbit  FB19_CAN3_F26R1_bit at CAN3_F26R1.B19;
    sbit  FB20_CAN3_F26R1_bit at CAN3_F26R1.B20;
    sbit  FB21_CAN3_F26R1_bit at CAN3_F26R1.B21;
    sbit  FB22_CAN3_F26R1_bit at CAN3_F26R1.B22;
    sbit  FB23_CAN3_F26R1_bit at CAN3_F26R1.B23;
    sbit  FB24_CAN3_F26R1_bit at CAN3_F26R1.B24;
    sbit  FB25_CAN3_F26R1_bit at CAN3_F26R1.B25;
    sbit  FB26_CAN3_F26R1_bit at CAN3_F26R1.B26;
    sbit  FB27_CAN3_F26R1_bit at CAN3_F26R1.B27;
    sbit  FB28_CAN3_F26R1_bit at CAN3_F26R1.B28;
    sbit  FB29_CAN3_F26R1_bit at CAN3_F26R1.B29;
    sbit  FB30_CAN3_F26R1_bit at CAN3_F26R1.B30;
    sbit  FB31_CAN3_F26R1_bit at CAN3_F26R1.B31;

sfr unsigned long   volatile CAN3_F26R2           absolute 0x40006F14;
    sbit  FB0_CAN3_F26R2_bit at CAN3_F26R2.B0;
    sbit  FB1_CAN3_F26R2_bit at CAN3_F26R2.B1;
    sbit  FB2_CAN3_F26R2_bit at CAN3_F26R2.B2;
    sbit  FB3_CAN3_F26R2_bit at CAN3_F26R2.B3;
    sbit  FB4_CAN3_F26R2_bit at CAN3_F26R2.B4;
    sbit  FB5_CAN3_F26R2_bit at CAN3_F26R2.B5;
    sbit  FB6_CAN3_F26R2_bit at CAN3_F26R2.B6;
    sbit  FB7_CAN3_F26R2_bit at CAN3_F26R2.B7;
    sbit  FB8_CAN3_F26R2_bit at CAN3_F26R2.B8;
    sbit  FB9_CAN3_F26R2_bit at CAN3_F26R2.B9;
    sbit  FB10_CAN3_F26R2_bit at CAN3_F26R2.B10;
    sbit  FB11_CAN3_F26R2_bit at CAN3_F26R2.B11;
    sbit  FB12_CAN3_F26R2_bit at CAN3_F26R2.B12;
    sbit  FB13_CAN3_F26R2_bit at CAN3_F26R2.B13;
    sbit  FB14_CAN3_F26R2_bit at CAN3_F26R2.B14;
    sbit  FB15_CAN3_F26R2_bit at CAN3_F26R2.B15;
    sbit  FB16_CAN3_F26R2_bit at CAN3_F26R2.B16;
    sbit  FB17_CAN3_F26R2_bit at CAN3_F26R2.B17;
    sbit  FB18_CAN3_F26R2_bit at CAN3_F26R2.B18;
    sbit  FB19_CAN3_F26R2_bit at CAN3_F26R2.B19;
    sbit  FB20_CAN3_F26R2_bit at CAN3_F26R2.B20;
    sbit  FB21_CAN3_F26R2_bit at CAN3_F26R2.B21;
    sbit  FB22_CAN3_F26R2_bit at CAN3_F26R2.B22;
    sbit  FB23_CAN3_F26R2_bit at CAN3_F26R2.B23;
    sbit  FB24_CAN3_F26R2_bit at CAN3_F26R2.B24;
    sbit  FB25_CAN3_F26R2_bit at CAN3_F26R2.B25;
    sbit  FB26_CAN3_F26R2_bit at CAN3_F26R2.B26;
    sbit  FB27_CAN3_F26R2_bit at CAN3_F26R2.B27;
    sbit  FB28_CAN3_F26R2_bit at CAN3_F26R2.B28;
    sbit  FB29_CAN3_F26R2_bit at CAN3_F26R2.B29;
    sbit  FB30_CAN3_F26R2_bit at CAN3_F26R2.B30;
    sbit  FB31_CAN3_F26R2_bit at CAN3_F26R2.B31;

sfr unsigned long   volatile CAN3_F27R1           absolute 0x40006F18;
    sbit  FB0_CAN3_F27R1_bit at CAN3_F27R1.B0;
    sbit  FB1_CAN3_F27R1_bit at CAN3_F27R1.B1;
    sbit  FB2_CAN3_F27R1_bit at CAN3_F27R1.B2;
    sbit  FB3_CAN3_F27R1_bit at CAN3_F27R1.B3;
    sbit  FB4_CAN3_F27R1_bit at CAN3_F27R1.B4;
    sbit  FB5_CAN3_F27R1_bit at CAN3_F27R1.B5;
    sbit  FB6_CAN3_F27R1_bit at CAN3_F27R1.B6;
    sbit  FB7_CAN3_F27R1_bit at CAN3_F27R1.B7;
    sbit  FB8_CAN3_F27R1_bit at CAN3_F27R1.B8;
    sbit  FB9_CAN3_F27R1_bit at CAN3_F27R1.B9;
    sbit  FB10_CAN3_F27R1_bit at CAN3_F27R1.B10;
    sbit  FB11_CAN3_F27R1_bit at CAN3_F27R1.B11;
    sbit  FB12_CAN3_F27R1_bit at CAN3_F27R1.B12;
    sbit  FB13_CAN3_F27R1_bit at CAN3_F27R1.B13;
    sbit  FB14_CAN3_F27R1_bit at CAN3_F27R1.B14;
    sbit  FB15_CAN3_F27R1_bit at CAN3_F27R1.B15;
    sbit  FB16_CAN3_F27R1_bit at CAN3_F27R1.B16;
    sbit  FB17_CAN3_F27R1_bit at CAN3_F27R1.B17;
    sbit  FB18_CAN3_F27R1_bit at CAN3_F27R1.B18;
    sbit  FB19_CAN3_F27R1_bit at CAN3_F27R1.B19;
    sbit  FB20_CAN3_F27R1_bit at CAN3_F27R1.B20;
    sbit  FB21_CAN3_F27R1_bit at CAN3_F27R1.B21;
    sbit  FB22_CAN3_F27R1_bit at CAN3_F27R1.B22;
    sbit  FB23_CAN3_F27R1_bit at CAN3_F27R1.B23;
    sbit  FB24_CAN3_F27R1_bit at CAN3_F27R1.B24;
    sbit  FB25_CAN3_F27R1_bit at CAN3_F27R1.B25;
    sbit  FB26_CAN3_F27R1_bit at CAN3_F27R1.B26;
    sbit  FB27_CAN3_F27R1_bit at CAN3_F27R1.B27;
    sbit  FB28_CAN3_F27R1_bit at CAN3_F27R1.B28;
    sbit  FB29_CAN3_F27R1_bit at CAN3_F27R1.B29;
    sbit  FB30_CAN3_F27R1_bit at CAN3_F27R1.B30;
    sbit  FB31_CAN3_F27R1_bit at CAN3_F27R1.B31;

sfr unsigned long   volatile CAN3_F27R2           absolute 0x40006F1C;
    sbit  FB0_CAN3_F27R2_bit at CAN3_F27R2.B0;
    sbit  FB1_CAN3_F27R2_bit at CAN3_F27R2.B1;
    sbit  FB2_CAN3_F27R2_bit at CAN3_F27R2.B2;
    sbit  FB3_CAN3_F27R2_bit at CAN3_F27R2.B3;
    sbit  FB4_CAN3_F27R2_bit at CAN3_F27R2.B4;
    sbit  FB5_CAN3_F27R2_bit at CAN3_F27R2.B5;
    sbit  FB6_CAN3_F27R2_bit at CAN3_F27R2.B6;
    sbit  FB7_CAN3_F27R2_bit at CAN3_F27R2.B7;
    sbit  FB8_CAN3_F27R2_bit at CAN3_F27R2.B8;
    sbit  FB9_CAN3_F27R2_bit at CAN3_F27R2.B9;
    sbit  FB10_CAN3_F27R2_bit at CAN3_F27R2.B10;
    sbit  FB11_CAN3_F27R2_bit at CAN3_F27R2.B11;
    sbit  FB12_CAN3_F27R2_bit at CAN3_F27R2.B12;
    sbit  FB13_CAN3_F27R2_bit at CAN3_F27R2.B13;
    sbit  FB14_CAN3_F27R2_bit at CAN3_F27R2.B14;
    sbit  FB15_CAN3_F27R2_bit at CAN3_F27R2.B15;
    sbit  FB16_CAN3_F27R2_bit at CAN3_F27R2.B16;
    sbit  FB17_CAN3_F27R2_bit at CAN3_F27R2.B17;
    sbit  FB18_CAN3_F27R2_bit at CAN3_F27R2.B18;
    sbit  FB19_CAN3_F27R2_bit at CAN3_F27R2.B19;
    sbit  FB20_CAN3_F27R2_bit at CAN3_F27R2.B20;
    sbit  FB21_CAN3_F27R2_bit at CAN3_F27R2.B21;
    sbit  FB22_CAN3_F27R2_bit at CAN3_F27R2.B22;
    sbit  FB23_CAN3_F27R2_bit at CAN3_F27R2.B23;
    sbit  FB24_CAN3_F27R2_bit at CAN3_F27R2.B24;
    sbit  FB25_CAN3_F27R2_bit at CAN3_F27R2.B25;
    sbit  FB26_CAN3_F27R2_bit at CAN3_F27R2.B26;
    sbit  FB27_CAN3_F27R2_bit at CAN3_F27R2.B27;
    sbit  FB28_CAN3_F27R2_bit at CAN3_F27R2.B28;
    sbit  FB29_CAN3_F27R2_bit at CAN3_F27R2.B29;
    sbit  FB30_CAN3_F27R2_bit at CAN3_F27R2.B30;
    sbit  FB31_CAN3_F27R2_bit at CAN3_F27R2.B31;

sfr unsigned long   volatile FMPI2C_CR1           absolute 0x40006000;
    sbit  PE_FMPI2C_CR1_bit at FMPI2C_CR1.B0;
    const register unsigned short int TXIE = 1;
    sbit  TXIE_bit at FMPI2C_CR1.B1;
    const register unsigned short int RXIE = 2;
    sbit  RXIE_bit at FMPI2C_CR1.B2;
    const register unsigned short int ADDRE = 3;
    sbit  ADDRE_bit at FMPI2C_CR1.B3;
    const register unsigned short int NACKIE = 4;
    sbit  NACKIE_bit at FMPI2C_CR1.B4;
    const register unsigned short int STOPIE = 5;
    sbit  STOPIE_bit at FMPI2C_CR1.B5;
    sbit  TCIE_FMPI2C_CR1_bit at FMPI2C_CR1.B6;
    sbit  ERRIE_FMPI2C_CR1_bit at FMPI2C_CR1.B7;
    const register unsigned short int DNF0 = 8;
    sbit  DNF0_bit at FMPI2C_CR1.B8;
    const register unsigned short int DNF1 = 9;
    sbit  DNF1_bit at FMPI2C_CR1.B9;
    const register unsigned short int DNF2 = 10;
    sbit  DNF2_bit at FMPI2C_CR1.B10;
    const register unsigned short int DNF3 = 11;
    sbit  DNF3_bit at FMPI2C_CR1.B11;
    const register unsigned short int ANFOFF = 12;
    sbit  ANFOFF_bit at FMPI2C_CR1.B12;
    const register unsigned short int TCDMAEN = 14;
    sbit  TCDMAEN_bit at FMPI2C_CR1.B14;
    sbit  RXDMAEN_FMPI2C_CR1_bit at FMPI2C_CR1.B15;
    const register unsigned short int SBC = 16;
    sbit  SBC_bit at FMPI2C_CR1.B16;
    sbit  NOSTRETCH_FMPI2C_CR1_bit at FMPI2C_CR1.B17;
    const register unsigned short int GCEN = 19;
    sbit  GCEN_bit at FMPI2C_CR1.B19;
    const register unsigned short int SMBHEN = 20;
    sbit  SMBHEN_bit at FMPI2C_CR1.B20;
    const register unsigned short int SMBDEN = 21;
    sbit  SMBDEN_bit at FMPI2C_CR1.B21;
    const register unsigned short int ALERTEN = 22;
    sbit  ALERTEN_bit at FMPI2C_CR1.B22;
    const register unsigned short int PECEN = 23;
    sbit  PECEN_bit at FMPI2C_CR1.B23;

sfr unsigned long   volatile FMPI2C_CR2           absolute 0x40006004;
    const register unsigned short int SADD0 = 0;
    sbit  SADD0_bit at FMPI2C_CR2.B0;
    const register unsigned short int SADD1_70 = 1;
    sbit  SADD1_70_bit at FMPI2C_CR2.B1;
    const register unsigned short int SADD1_71 = 2;
    sbit  SADD1_71_bit at FMPI2C_CR2.B2;
    const register unsigned short int SADD1_72 = 3;
    sbit  SADD1_72_bit at FMPI2C_CR2.B3;
    const register unsigned short int SADD1_73 = 4;
    sbit  SADD1_73_bit at FMPI2C_CR2.B4;
    const register unsigned short int SADD1_74 = 5;
    sbit  SADD1_74_bit at FMPI2C_CR2.B5;
    const register unsigned short int SADD1_75 = 6;
    sbit  SADD1_75_bit at FMPI2C_CR2.B6;
    const register unsigned short int SADD1_76 = 7;
    sbit  SADD1_76_bit at FMPI2C_CR2.B7;
    const register unsigned short int SADD8_90 = 8;
    sbit  SADD8_90_bit at FMPI2C_CR2.B8;
    const register unsigned short int SADD8_91 = 9;
    sbit  SADD8_91_bit at FMPI2C_CR2.B9;
    const register unsigned short int RD_WRN = 10;
    sbit  RD_WRN_bit at FMPI2C_CR2.B10;
    sbit  ADD10_FMPI2C_CR2_bit at FMPI2C_CR2.B11;
    const register unsigned short int HEAD10R = 12;
    sbit  HEAD10R_bit at FMPI2C_CR2.B12;
    sbit  START_FMPI2C_CR2_bit at FMPI2C_CR2.B13;
    sbit  STOP_FMPI2C_CR2_bit at FMPI2C_CR2.B14;
    sbit  NACK_FMPI2C_CR2_bit at FMPI2C_CR2.B15;
    const register unsigned short int NBYTES0 = 16;
    sbit  NBYTES0_bit at FMPI2C_CR2.B16;
    const register unsigned short int NBYTES1 = 17;
    sbit  NBYTES1_bit at FMPI2C_CR2.B17;
    const register unsigned short int NBYTES2 = 18;
    sbit  NBYTES2_bit at FMPI2C_CR2.B18;
    const register unsigned short int NBYTES3 = 19;
    sbit  NBYTES3_bit at FMPI2C_CR2.B19;
    const register unsigned short int NBYTES4 = 20;
    sbit  NBYTES4_bit at FMPI2C_CR2.B20;
    const register unsigned short int NBYTES5 = 21;
    sbit  NBYTES5_bit at FMPI2C_CR2.B21;
    const register unsigned short int NBYTES6 = 22;
    sbit  NBYTES6_bit at FMPI2C_CR2.B22;
    const register unsigned short int NBYTES7 = 23;
    sbit  NBYTES7_bit at FMPI2C_CR2.B23;
    const register unsigned short int RELOAD = 24;
    sbit  RELOAD_bit at FMPI2C_CR2.B24;
    const register unsigned short int AUTOEND = 25;
    sbit  AUTOEND_bit at FMPI2C_CR2.B25;
    const register unsigned short int PECBYTE = 26;
    sbit  PECBYTE_bit at FMPI2C_CR2.B26;

sfr unsigned long   volatile FMPI2C_OAR1          absolute 0x40006008;
    const register unsigned short int OA1 = 0;
    sbit  OA1_bit at FMPI2C_OAR1.B0;
    const register unsigned short int OA11_70 = 1;
    sbit  OA11_70_bit at FMPI2C_OAR1.B1;
    const register unsigned short int OA11_71 = 2;
    sbit  OA11_71_bit at FMPI2C_OAR1.B2;
    const register unsigned short int OA11_72 = 3;
    sbit  OA11_72_bit at FMPI2C_OAR1.B3;
    const register unsigned short int OA11_73 = 4;
    sbit  OA11_73_bit at FMPI2C_OAR1.B4;
    const register unsigned short int OA11_74 = 5;
    sbit  OA11_74_bit at FMPI2C_OAR1.B5;
    const register unsigned short int OA11_75 = 6;
    sbit  OA11_75_bit at FMPI2C_OAR1.B6;
    const register unsigned short int OA11_76 = 7;
    sbit  OA11_76_bit at FMPI2C_OAR1.B7;
    const register unsigned short int OA18_90 = 8;
    sbit  OA18_90_bit at FMPI2C_OAR1.B8;
    const register unsigned short int OA18_91 = 9;
    sbit  OA18_91_bit at FMPI2C_OAR1.B9;
    const register unsigned short int OA1MODE = 10;
    sbit  OA1MODE_bit at FMPI2C_OAR1.B10;
    const register unsigned short int OA1EN = 15;
    sbit  OA1EN_bit at FMPI2C_OAR1.B15;

sfr unsigned long   volatile FMPI2C_OAR2          absolute 0x4000600C;
    const register unsigned short int OA21_70 = 1;
    sbit  OA21_70_bit at FMPI2C_OAR2.B1;
    const register unsigned short int OA21_71 = 2;
    sbit  OA21_71_bit at FMPI2C_OAR2.B2;
    const register unsigned short int OA21_72 = 3;
    sbit  OA21_72_bit at FMPI2C_OAR2.B3;
    const register unsigned short int OA21_73 = 4;
    sbit  OA21_73_bit at FMPI2C_OAR2.B4;
    const register unsigned short int OA21_74 = 5;
    sbit  OA21_74_bit at FMPI2C_OAR2.B5;
    const register unsigned short int OA21_75 = 6;
    sbit  OA21_75_bit at FMPI2C_OAR2.B6;
    const register unsigned short int OA21_76 = 7;
    sbit  OA21_76_bit at FMPI2C_OAR2.B7;
    const register unsigned short int OA2MSK0 = 8;
    sbit  OA2MSK0_bit at FMPI2C_OAR2.B8;
    const register unsigned short int OA2MSK1 = 9;
    sbit  OA2MSK1_bit at FMPI2C_OAR2.B9;
    const register unsigned short int OA2MSK2 = 10;
    sbit  OA2MSK2_bit at FMPI2C_OAR2.B10;
    const register unsigned short int OA2EN = 15;
    sbit  OA2EN_bit at FMPI2C_OAR2.B15;

sfr unsigned long   volatile FMPI2C_TIMINGR       absolute 0x40006010;
    const register unsigned short int SCLL0 = 0;
    sbit  SCLL0_bit at FMPI2C_TIMINGR.B0;
    const register unsigned short int SCLL1 = 1;
    sbit  SCLL1_bit at FMPI2C_TIMINGR.B1;
    const register unsigned short int SCLL2 = 2;
    sbit  SCLL2_bit at FMPI2C_TIMINGR.B2;
    const register unsigned short int SCLL3 = 3;
    sbit  SCLL3_bit at FMPI2C_TIMINGR.B3;
    const register unsigned short int SCLL4 = 4;
    sbit  SCLL4_bit at FMPI2C_TIMINGR.B4;
    const register unsigned short int SCLL5 = 5;
    sbit  SCLL5_bit at FMPI2C_TIMINGR.B5;
    const register unsigned short int SCLL6 = 6;
    sbit  SCLL6_bit at FMPI2C_TIMINGR.B6;
    const register unsigned short int SCLL7 = 7;
    sbit  SCLL7_bit at FMPI2C_TIMINGR.B7;
    const register unsigned short int SCLH0 = 8;
    sbit  SCLH0_bit at FMPI2C_TIMINGR.B8;
    const register unsigned short int SCLH1 = 9;
    sbit  SCLH1_bit at FMPI2C_TIMINGR.B9;
    const register unsigned short int SCLH2 = 10;
    sbit  SCLH2_bit at FMPI2C_TIMINGR.B10;
    const register unsigned short int SCLH3 = 11;
    sbit  SCLH3_bit at FMPI2C_TIMINGR.B11;
    const register unsigned short int SCLH4 = 12;
    sbit  SCLH4_bit at FMPI2C_TIMINGR.B12;
    const register unsigned short int SCLH5 = 13;
    sbit  SCLH5_bit at FMPI2C_TIMINGR.B13;
    const register unsigned short int SCLH6 = 14;
    sbit  SCLH6_bit at FMPI2C_TIMINGR.B14;
    const register unsigned short int SCLH7 = 15;
    sbit  SCLH7_bit at FMPI2C_TIMINGR.B15;
    const register unsigned short int SDADEL0 = 16;
    sbit  SDADEL0_bit at FMPI2C_TIMINGR.B16;
    const register unsigned short int SDADEL1 = 17;
    sbit  SDADEL1_bit at FMPI2C_TIMINGR.B17;
    const register unsigned short int SDADEL2 = 18;
    sbit  SDADEL2_bit at FMPI2C_TIMINGR.B18;
    const register unsigned short int SDADEL3 = 19;
    sbit  SDADEL3_bit at FMPI2C_TIMINGR.B19;
    const register unsigned short int SCLDEL0 = 20;
    sbit  SCLDEL0_bit at FMPI2C_TIMINGR.B20;
    const register unsigned short int SCLDEL1 = 21;
    sbit  SCLDEL1_bit at FMPI2C_TIMINGR.B21;
    const register unsigned short int SCLDEL2 = 22;
    sbit  SCLDEL2_bit at FMPI2C_TIMINGR.B22;
    const register unsigned short int SCLDEL3 = 23;
    sbit  SCLDEL3_bit at FMPI2C_TIMINGR.B23;
    const register unsigned short int PRESC0 = 28;
    sbit  PRESC0_bit at FMPI2C_TIMINGR.B28;
    const register unsigned short int PRESC1 = 29;
    sbit  PRESC1_bit at FMPI2C_TIMINGR.B29;
    const register unsigned short int PRESC2 = 30;
    sbit  PRESC2_bit at FMPI2C_TIMINGR.B30;
    const register unsigned short int PRESC3 = 31;
    sbit  PRESC3_bit at FMPI2C_TIMINGR.B31;

sfr unsigned long   volatile FMPI2C_TIMEOUTR      absolute 0x40006014;
    const register unsigned short int TIMEOUTA0 = 0;
    sbit  TIMEOUTA0_bit at FMPI2C_TIMEOUTR.B0;
    const register unsigned short int TIMEOUTA1 = 1;
    sbit  TIMEOUTA1_bit at FMPI2C_TIMEOUTR.B1;
    const register unsigned short int TIMEOUTA2 = 2;
    sbit  TIMEOUTA2_bit at FMPI2C_TIMEOUTR.B2;
    const register unsigned short int TIMEOUTA3 = 3;
    sbit  TIMEOUTA3_bit at FMPI2C_TIMEOUTR.B3;
    const register unsigned short int TIMEOUTA4 = 4;
    sbit  TIMEOUTA4_bit at FMPI2C_TIMEOUTR.B4;
    const register unsigned short int TIMEOUTA5 = 5;
    sbit  TIMEOUTA5_bit at FMPI2C_TIMEOUTR.B5;
    const register unsigned short int TIMEOUTA6 = 6;
    sbit  TIMEOUTA6_bit at FMPI2C_TIMEOUTR.B6;
    const register unsigned short int TIMEOUTA7 = 7;
    sbit  TIMEOUTA7_bit at FMPI2C_TIMEOUTR.B7;
    const register unsigned short int TIMEOUTA8 = 8;
    sbit  TIMEOUTA8_bit at FMPI2C_TIMEOUTR.B8;
    const register unsigned short int TIMEOUTA9 = 9;
    sbit  TIMEOUTA9_bit at FMPI2C_TIMEOUTR.B9;
    const register unsigned short int TIMEOUTA10 = 10;
    sbit  TIMEOUTA10_bit at FMPI2C_TIMEOUTR.B10;
    const register unsigned short int TIMEOUTA11 = 11;
    sbit  TIMEOUTA11_bit at FMPI2C_TIMEOUTR.B11;
    const register unsigned short int TIDLE = 12;
    sbit  TIDLE_bit at FMPI2C_TIMEOUTR.B12;
    const register unsigned short int TIMOUTEN = 15;
    sbit  TIMOUTEN_bit at FMPI2C_TIMEOUTR.B15;
    const register unsigned short int TIMEOUTB0 = 16;
    sbit  TIMEOUTB0_bit at FMPI2C_TIMEOUTR.B16;
    const register unsigned short int TIMEOUTB1 = 17;
    sbit  TIMEOUTB1_bit at FMPI2C_TIMEOUTR.B17;
    const register unsigned short int TIMEOUTB2 = 18;
    sbit  TIMEOUTB2_bit at FMPI2C_TIMEOUTR.B18;
    const register unsigned short int TIMEOUTB3 = 19;
    sbit  TIMEOUTB3_bit at FMPI2C_TIMEOUTR.B19;
    const register unsigned short int TIMEOUTB4 = 20;
    sbit  TIMEOUTB4_bit at FMPI2C_TIMEOUTR.B20;
    const register unsigned short int TIMEOUTB5 = 21;
    sbit  TIMEOUTB5_bit at FMPI2C_TIMEOUTR.B21;
    const register unsigned short int TIMEOUTB6 = 22;
    sbit  TIMEOUTB6_bit at FMPI2C_TIMEOUTR.B22;
    const register unsigned short int TIMEOUTB7 = 23;
    sbit  TIMEOUTB7_bit at FMPI2C_TIMEOUTR.B23;
    const register unsigned short int TIMEOUTB8 = 24;
    sbit  TIMEOUTB8_bit at FMPI2C_TIMEOUTR.B24;
    const register unsigned short int TIMEOUTB9 = 25;
    sbit  TIMEOUTB9_bit at FMPI2C_TIMEOUTR.B25;
    const register unsigned short int TIMEOUTB10 = 26;
    sbit  TIMEOUTB10_bit at FMPI2C_TIMEOUTR.B26;
    const register unsigned short int TIMEOUTB11 = 27;
    sbit  TIMEOUTB11_bit at FMPI2C_TIMEOUTR.B27;
    const register unsigned short int TEXTEN = 31;
    sbit  TEXTEN_bit at FMPI2C_TIMEOUTR.B31;

sfr unsigned long   volatile FMPI2C_ISR           absolute 0x40006018;
    sbit  TXE_FMPI2C_ISR_bit at FMPI2C_ISR.B0;
    const register unsigned short int TXIS = 1;
    sbit  TXIS_bit at FMPI2C_ISR.B1;
    sbit  RXNE_FMPI2C_ISR_bit at FMPI2C_ISR.B2;
    sbit  ADDR_FMPI2C_ISR_bit at FMPI2C_ISR.B3;
    const register unsigned short int NACKF = 4;
    sbit  NACKF_bit at FMPI2C_ISR.B4;
    sbit  STOPF_FMPI2C_ISR_bit at FMPI2C_ISR.B5;
    sbit  TC_FMPI2C_ISR_bit at FMPI2C_ISR.B6;
    const register unsigned short int TCR = 7;
    sbit  TCR_bit at FMPI2C_ISR.B7;
    sbit  BERR_FMPI2C_ISR_bit at FMPI2C_ISR.B8;
    sbit  ARLO_FMPI2C_ISR_bit at FMPI2C_ISR.B9;
    sbit  OVR_FMPI2C_ISR_bit at FMPI2C_ISR.B10;
    sbit  PECERR_FMPI2C_ISR_bit at FMPI2C_ISR.B11;
    sbit  TIMEOUT_FMPI2C_ISR_bit at FMPI2C_ISR.B12;
    sbit  ALERT_FMPI2C_ISR_bit at FMPI2C_ISR.B13;
    sbit  BUSY_FMPI2C_ISR_bit at FMPI2C_ISR.B15;
    sbit  DIR_FMPI2C_ISR_bit at FMPI2C_ISR.B16;
    const register unsigned short int ADDCODE0 = 17;
    sbit  ADDCODE0_bit at FMPI2C_ISR.B17;
    const register unsigned short int ADDCODE1 = 18;
    sbit  ADDCODE1_bit at FMPI2C_ISR.B18;
    const register unsigned short int ADDCODE2 = 19;
    sbit  ADDCODE2_bit at FMPI2C_ISR.B19;
    const register unsigned short int ADDCODE3 = 20;
    sbit  ADDCODE3_bit at FMPI2C_ISR.B20;
    const register unsigned short int ADDCODE4 = 21;
    sbit  ADDCODE4_bit at FMPI2C_ISR.B21;
    const register unsigned short int ADDCODE5 = 22;
    sbit  ADDCODE5_bit at FMPI2C_ISR.B22;
    const register unsigned short int ADDCODE6 = 23;
    sbit  ADDCODE6_bit at FMPI2C_ISR.B23;

sfr unsigned long   volatile FMPI2C_ICR           absolute 0x4000601C;
    const register unsigned short int ADDRCF = 3;
    sbit  ADDRCF_bit at FMPI2C_ICR.B3;
    const register unsigned short int NACKCF = 4;
    sbit  NACKCF_bit at FMPI2C_ICR.B4;
    const register unsigned short int STOPCF = 5;
    sbit  STOPCF_bit at FMPI2C_ICR.B5;
    const register unsigned short int BERRCF = 8;
    sbit  BERRCF_bit at FMPI2C_ICR.B8;
    const register unsigned short int ARLOCF = 9;
    sbit  ARLOCF_bit at FMPI2C_ICR.B9;
    const register unsigned short int OVRCF = 10;
    sbit  OVRCF_bit at FMPI2C_ICR.B10;
    const register unsigned short int PECCF = 11;
    sbit  PECCF_bit at FMPI2C_ICR.B11;
    const register unsigned short int TIMOUTCF = 12;
    sbit  TIMOUTCF_bit at FMPI2C_ICR.B12;
    const register unsigned short int ALERTCF = 13;
    sbit  ALERTCF_bit at FMPI2C_ICR.B13;

sfr unsigned long   volatile FMPI2C_PECR          absolute 0x40006020;
    sbit  PEC0_FMPI2C_PECR_bit at FMPI2C_PECR.B0;
    sbit  PEC1_FMPI2C_PECR_bit at FMPI2C_PECR.B1;
    sbit  PEC2_FMPI2C_PECR_bit at FMPI2C_PECR.B2;
    sbit  PEC3_FMPI2C_PECR_bit at FMPI2C_PECR.B3;
    sbit  PEC4_FMPI2C_PECR_bit at FMPI2C_PECR.B4;
    sbit  PEC5_FMPI2C_PECR_bit at FMPI2C_PECR.B5;
    sbit  PEC6_FMPI2C_PECR_bit at FMPI2C_PECR.B6;
    sbit  PEC7_FMPI2C_PECR_bit at FMPI2C_PECR.B7;

sfr unsigned long   volatile FMPI2C_RXDR          absolute 0x40006024;
    const register unsigned short int RXDATA0 = 0;
    sbit  RXDATA0_bit at FMPI2C_RXDR.B0;
    const register unsigned short int RXDATA1 = 1;
    sbit  RXDATA1_bit at FMPI2C_RXDR.B1;
    const register unsigned short int RXDATA2 = 2;
    sbit  RXDATA2_bit at FMPI2C_RXDR.B2;
    const register unsigned short int RXDATA3 = 3;
    sbit  RXDATA3_bit at FMPI2C_RXDR.B3;
    const register unsigned short int RXDATA4 = 4;
    sbit  RXDATA4_bit at FMPI2C_RXDR.B4;
    const register unsigned short int RXDATA5 = 5;
    sbit  RXDATA5_bit at FMPI2C_RXDR.B5;
    const register unsigned short int RXDATA6 = 6;
    sbit  RXDATA6_bit at FMPI2C_RXDR.B6;
    const register unsigned short int RXDATA7 = 7;
    sbit  RXDATA7_bit at FMPI2C_RXDR.B7;

sfr unsigned long   volatile FMPI2C_TXDR          absolute 0x40006028;
    const register unsigned short int TXDATA0 = 0;
    sbit  TXDATA0_bit at FMPI2C_TXDR.B0;
    const register unsigned short int TXDATA1 = 1;
    sbit  TXDATA1_bit at FMPI2C_TXDR.B1;
    const register unsigned short int TXDATA2 = 2;
    sbit  TXDATA2_bit at FMPI2C_TXDR.B2;
    const register unsigned short int TXDATA3 = 3;
    sbit  TXDATA3_bit at FMPI2C_TXDR.B3;
    const register unsigned short int TXDATA4 = 4;
    sbit  TXDATA4_bit at FMPI2C_TXDR.B4;
    const register unsigned short int TXDATA5 = 5;
    sbit  TXDATA5_bit at FMPI2C_TXDR.B5;
    const register unsigned short int TXDATA6 = 6;
    sbit  TXDATA6_bit at FMPI2C_TXDR.B6;
    const register unsigned short int TXDATA7 = 7;
    sbit  TXDATA7_bit at FMPI2C_TXDR.B7;

sfr far unsigned long   volatile FSMC_BCR1            absolute 0xA0000000;
    const register unsigned short int CBURSTRW = 19;
    sbit  CBURSTRW_bit at FSMC_BCR1.B19;
    const register unsigned short int ASYNCWAIT = 15;
    sbit  ASYNCWAIT_bit at FSMC_BCR1.B15;
    const register unsigned short int EXTMOD = 14;
    sbit  EXTMOD_bit at FSMC_BCR1.B14;
    const register unsigned short int WAITEN = 13;
    sbit  WAITEN_bit at FSMC_BCR1.B13;
    const register unsigned short int WREN = 12;
    sbit  WREN_bit at FSMC_BCR1.B12;
    const register unsigned short int WAITCFG = 11;
    sbit  WAITCFG_bit at FSMC_BCR1.B11;
    const register unsigned short int WAITPOL = 9;
    sbit  WAITPOL_bit at FSMC_BCR1.B9;
    const register unsigned short int BURSTEN = 8;
    sbit  BURSTEN_bit at FSMC_BCR1.B8;
    const register unsigned short int FACCEN = 6;
    sbit  FACCEN_bit at FSMC_BCR1.B6;
    const register unsigned short int MWID0 = 4;
    sbit  MWID0_bit at FSMC_BCR1.B4;
    const register unsigned short int MWID1 = 5;
    sbit  MWID1_bit at FSMC_BCR1.B5;
    const register unsigned short int MTYP0 = 2;
    sbit  MTYP0_bit at FSMC_BCR1.B2;
    const register unsigned short int MTYP1 = 3;
    sbit  MTYP1_bit at FSMC_BCR1.B3;
    const register unsigned short int MUXEN = 1;
    sbit  MUXEN_bit at FSMC_BCR1.B1;
    const register unsigned short int MBKEN = 0;
    sbit  MBKEN_bit at FSMC_BCR1.B0;

sfr far unsigned long   volatile FSMC_BTR1            absolute 0xA0000004;
    const register unsigned short int ACCMOD0 = 28;
    sbit  ACCMOD0_bit at FSMC_BTR1.B28;
    const register unsigned short int ACCMOD1 = 29;
    sbit  ACCMOD1_bit at FSMC_BTR1.B29;
    const register unsigned short int DATLAT0 = 24;
    sbit  DATLAT0_bit at FSMC_BTR1.B24;
    const register unsigned short int DATLAT1 = 25;
    sbit  DATLAT1_bit at FSMC_BTR1.B25;
    const register unsigned short int DATLAT2 = 26;
    sbit  DATLAT2_bit at FSMC_BTR1.B26;
    const register unsigned short int DATLAT3 = 27;
    sbit  DATLAT3_bit at FSMC_BTR1.B27;
    sbit  CLKDIV0_FSMC_BTR1_bit at FSMC_BTR1.B20;
    sbit  CLKDIV1_FSMC_BTR1_bit at FSMC_BTR1.B21;
    sbit  CLKDIV2_FSMC_BTR1_bit at FSMC_BTR1.B22;
    sbit  CLKDIV3_FSMC_BTR1_bit at FSMC_BTR1.B23;
    const register unsigned short int BUSTURN0 = 16;
    sbit  BUSTURN0_bit at FSMC_BTR1.B16;
    const register unsigned short int BUSTURN1 = 17;
    sbit  BUSTURN1_bit at FSMC_BTR1.B17;
    const register unsigned short int BUSTURN2 = 18;
    sbit  BUSTURN2_bit at FSMC_BTR1.B18;
    const register unsigned short int BUSTURN3 = 19;
    sbit  BUSTURN3_bit at FSMC_BTR1.B19;
    const register unsigned short int DATAST0 = 8;
    sbit  DATAST0_bit at FSMC_BTR1.B8;
    const register unsigned short int DATAST1 = 9;
    sbit  DATAST1_bit at FSMC_BTR1.B9;
    const register unsigned short int DATAST2 = 10;
    sbit  DATAST2_bit at FSMC_BTR1.B10;
    const register unsigned short int DATAST3 = 11;
    sbit  DATAST3_bit at FSMC_BTR1.B11;
    const register unsigned short int DATAST4 = 12;
    sbit  DATAST4_bit at FSMC_BTR1.B12;
    const register unsigned short int DATAST5 = 13;
    sbit  DATAST5_bit at FSMC_BTR1.B13;
    const register unsigned short int DATAST6 = 14;
    sbit  DATAST6_bit at FSMC_BTR1.B14;
    const register unsigned short int DATAST7 = 15;
    sbit  DATAST7_bit at FSMC_BTR1.B15;
    const register unsigned short int ADDHLD0 = 4;
    sbit  ADDHLD0_bit at FSMC_BTR1.B4;
    const register unsigned short int ADDHLD1 = 5;
    sbit  ADDHLD1_bit at FSMC_BTR1.B5;
    const register unsigned short int ADDHLD2 = 6;
    sbit  ADDHLD2_bit at FSMC_BTR1.B6;
    const register unsigned short int ADDHLD3 = 7;
    sbit  ADDHLD3_bit at FSMC_BTR1.B7;
    const register unsigned short int ADDSET0 = 0;
    sbit  ADDSET0_bit at FSMC_BTR1.B0;
    const register unsigned short int ADDSET1 = 1;
    sbit  ADDSET1_bit at FSMC_BTR1.B1;
    const register unsigned short int ADDSET2 = 2;
    sbit  ADDSET2_bit at FSMC_BTR1.B2;
    const register unsigned short int ADDSET3 = 3;
    sbit  ADDSET3_bit at FSMC_BTR1.B3;

sfr far unsigned long   volatile FSMC_BCR2            absolute 0xA0000008;
    sbit  CBURSTRW_FSMC_BCR2_bit at FSMC_BCR2.B19;
    sbit  ASYNCWAIT_FSMC_BCR2_bit at FSMC_BCR2.B15;
    sbit  EXTMOD_FSMC_BCR2_bit at FSMC_BCR2.B14;
    sbit  WAITEN_FSMC_BCR2_bit at FSMC_BCR2.B13;
    sbit  WREN_FSMC_BCR2_bit at FSMC_BCR2.B12;
    sbit  WAITCFG_FSMC_BCR2_bit at FSMC_BCR2.B11;
    const register unsigned short int WRAPMOD = 10;
    sbit  WRAPMOD_bit at FSMC_BCR2.B10;
    sbit  WAITPOL_FSMC_BCR2_bit at FSMC_BCR2.B9;
    sbit  BURSTEN_FSMC_BCR2_bit at FSMC_BCR2.B8;
    sbit  FACCEN_FSMC_BCR2_bit at FSMC_BCR2.B6;
    sbit  MWID0_FSMC_BCR2_bit at FSMC_BCR2.B4;
    sbit  MWID1_FSMC_BCR2_bit at FSMC_BCR2.B5;
    sbit  MTYP0_FSMC_BCR2_bit at FSMC_BCR2.B2;
    sbit  MTYP1_FSMC_BCR2_bit at FSMC_BCR2.B3;
    sbit  MUXEN_FSMC_BCR2_bit at FSMC_BCR2.B1;
    sbit  MBKEN_FSMC_BCR2_bit at FSMC_BCR2.B0;

sfr far unsigned long   volatile FSMC_BTR2            absolute 0xA000000C;
    sbit  ACCMOD0_FSMC_BTR2_bit at FSMC_BTR2.B28;
    sbit  ACCMOD1_FSMC_BTR2_bit at FSMC_BTR2.B29;
    sbit  DATLAT0_FSMC_BTR2_bit at FSMC_BTR2.B24;
    sbit  DATLAT1_FSMC_BTR2_bit at FSMC_BTR2.B25;
    sbit  DATLAT2_FSMC_BTR2_bit at FSMC_BTR2.B26;
    sbit  DATLAT3_FSMC_BTR2_bit at FSMC_BTR2.B27;
    sbit  CLKDIV0_FSMC_BTR2_bit at FSMC_BTR2.B20;
    sbit  CLKDIV1_FSMC_BTR2_bit at FSMC_BTR2.B21;
    sbit  CLKDIV2_FSMC_BTR2_bit at FSMC_BTR2.B22;
    sbit  CLKDIV3_FSMC_BTR2_bit at FSMC_BTR2.B23;
    sbit  BUSTURN0_FSMC_BTR2_bit at FSMC_BTR2.B16;
    sbit  BUSTURN1_FSMC_BTR2_bit at FSMC_BTR2.B17;
    sbit  BUSTURN2_FSMC_BTR2_bit at FSMC_BTR2.B18;
    sbit  BUSTURN3_FSMC_BTR2_bit at FSMC_BTR2.B19;
    sbit  DATAST0_FSMC_BTR2_bit at FSMC_BTR2.B8;
    sbit  DATAST1_FSMC_BTR2_bit at FSMC_BTR2.B9;
    sbit  DATAST2_FSMC_BTR2_bit at FSMC_BTR2.B10;
    sbit  DATAST3_FSMC_BTR2_bit at FSMC_BTR2.B11;
    sbit  DATAST4_FSMC_BTR2_bit at FSMC_BTR2.B12;
    sbit  DATAST5_FSMC_BTR2_bit at FSMC_BTR2.B13;
    sbit  DATAST6_FSMC_BTR2_bit at FSMC_BTR2.B14;
    sbit  DATAST7_FSMC_BTR2_bit at FSMC_BTR2.B15;
    sbit  ADDHLD0_FSMC_BTR2_bit at FSMC_BTR2.B4;
    sbit  ADDHLD1_FSMC_BTR2_bit at FSMC_BTR2.B5;
    sbit  ADDHLD2_FSMC_BTR2_bit at FSMC_BTR2.B6;
    sbit  ADDHLD3_FSMC_BTR2_bit at FSMC_BTR2.B7;
    sbit  ADDSET0_FSMC_BTR2_bit at FSMC_BTR2.B0;
    sbit  ADDSET1_FSMC_BTR2_bit at FSMC_BTR2.B1;
    sbit  ADDSET2_FSMC_BTR2_bit at FSMC_BTR2.B2;
    sbit  ADDSET3_FSMC_BTR2_bit at FSMC_BTR2.B3;

sfr far unsigned long   volatile FSMC_BCR3            absolute 0xA0000010;
    sbit  CBURSTRW_FSMC_BCR3_bit at FSMC_BCR3.B19;
    sbit  ASYNCWAIT_FSMC_BCR3_bit at FSMC_BCR3.B15;
    sbit  EXTMOD_FSMC_BCR3_bit at FSMC_BCR3.B14;
    sbit  WAITEN_FSMC_BCR3_bit at FSMC_BCR3.B13;
    sbit  WREN_FSMC_BCR3_bit at FSMC_BCR3.B12;
    sbit  WAITCFG_FSMC_BCR3_bit at FSMC_BCR3.B11;
    sbit  WRAPMOD_FSMC_BCR3_bit at FSMC_BCR3.B10;
    sbit  WAITPOL_FSMC_BCR3_bit at FSMC_BCR3.B9;
    sbit  BURSTEN_FSMC_BCR3_bit at FSMC_BCR3.B8;
    sbit  FACCEN_FSMC_BCR3_bit at FSMC_BCR3.B6;
    sbit  MWID0_FSMC_BCR3_bit at FSMC_BCR3.B4;
    sbit  MWID1_FSMC_BCR3_bit at FSMC_BCR3.B5;
    sbit  MTYP0_FSMC_BCR3_bit at FSMC_BCR3.B2;
    sbit  MTYP1_FSMC_BCR3_bit at FSMC_BCR3.B3;
    sbit  MUXEN_FSMC_BCR3_bit at FSMC_BCR3.B1;
    sbit  MBKEN_FSMC_BCR3_bit at FSMC_BCR3.B0;

sfr far unsigned long   volatile FSMC_BTR3            absolute 0xA0000014;
    sbit  ACCMOD0_FSMC_BTR3_bit at FSMC_BTR3.B28;
    sbit  ACCMOD1_FSMC_BTR3_bit at FSMC_BTR3.B29;
    sbit  DATLAT0_FSMC_BTR3_bit at FSMC_BTR3.B24;
    sbit  DATLAT1_FSMC_BTR3_bit at FSMC_BTR3.B25;
    sbit  DATLAT2_FSMC_BTR3_bit at FSMC_BTR3.B26;
    sbit  DATLAT3_FSMC_BTR3_bit at FSMC_BTR3.B27;
    sbit  CLKDIV0_FSMC_BTR3_bit at FSMC_BTR3.B20;
    sbit  CLKDIV1_FSMC_BTR3_bit at FSMC_BTR3.B21;
    sbit  CLKDIV2_FSMC_BTR3_bit at FSMC_BTR3.B22;
    sbit  CLKDIV3_FSMC_BTR3_bit at FSMC_BTR3.B23;
    sbit  BUSTURN0_FSMC_BTR3_bit at FSMC_BTR3.B16;
    sbit  BUSTURN1_FSMC_BTR3_bit at FSMC_BTR3.B17;
    sbit  BUSTURN2_FSMC_BTR3_bit at FSMC_BTR3.B18;
    sbit  BUSTURN3_FSMC_BTR3_bit at FSMC_BTR3.B19;
    sbit  DATAST0_FSMC_BTR3_bit at FSMC_BTR3.B8;
    sbit  DATAST1_FSMC_BTR3_bit at FSMC_BTR3.B9;
    sbit  DATAST2_FSMC_BTR3_bit at FSMC_BTR3.B10;
    sbit  DATAST3_FSMC_BTR3_bit at FSMC_BTR3.B11;
    sbit  DATAST4_FSMC_BTR3_bit at FSMC_BTR3.B12;
    sbit  DATAST5_FSMC_BTR3_bit at FSMC_BTR3.B13;
    sbit  DATAST6_FSMC_BTR3_bit at FSMC_BTR3.B14;
    sbit  DATAST7_FSMC_BTR3_bit at FSMC_BTR3.B15;
    sbit  ADDHLD0_FSMC_BTR3_bit at FSMC_BTR3.B4;
    sbit  ADDHLD1_FSMC_BTR3_bit at FSMC_BTR3.B5;
    sbit  ADDHLD2_FSMC_BTR3_bit at FSMC_BTR3.B6;
    sbit  ADDHLD3_FSMC_BTR3_bit at FSMC_BTR3.B7;
    sbit  ADDSET0_FSMC_BTR3_bit at FSMC_BTR3.B0;
    sbit  ADDSET1_FSMC_BTR3_bit at FSMC_BTR3.B1;
    sbit  ADDSET2_FSMC_BTR3_bit at FSMC_BTR3.B2;
    sbit  ADDSET3_FSMC_BTR3_bit at FSMC_BTR3.B3;

sfr far unsigned long   volatile FSMC_BCR4            absolute 0xA0000018;
    sbit  CBURSTRW_FSMC_BCR4_bit at FSMC_BCR4.B19;
    sbit  ASYNCWAIT_FSMC_BCR4_bit at FSMC_BCR4.B15;
    sbit  EXTMOD_FSMC_BCR4_bit at FSMC_BCR4.B14;
    sbit  WAITEN_FSMC_BCR4_bit at FSMC_BCR4.B13;
    sbit  WREN_FSMC_BCR4_bit at FSMC_BCR4.B12;
    sbit  WAITCFG_FSMC_BCR4_bit at FSMC_BCR4.B11;
    sbit  WRAPMOD_FSMC_BCR4_bit at FSMC_BCR4.B10;
    sbit  WAITPOL_FSMC_BCR4_bit at FSMC_BCR4.B9;
    sbit  BURSTEN_FSMC_BCR4_bit at FSMC_BCR4.B8;
    sbit  FACCEN_FSMC_BCR4_bit at FSMC_BCR4.B6;
    sbit  MWID0_FSMC_BCR4_bit at FSMC_BCR4.B4;
    sbit  MWID1_FSMC_BCR4_bit at FSMC_BCR4.B5;
    sbit  MTYP0_FSMC_BCR4_bit at FSMC_BCR4.B2;
    sbit  MTYP1_FSMC_BCR4_bit at FSMC_BCR4.B3;
    sbit  MUXEN_FSMC_BCR4_bit at FSMC_BCR4.B1;
    sbit  MBKEN_FSMC_BCR4_bit at FSMC_BCR4.B0;

sfr far unsigned long   volatile FSMC_BTR4            absolute 0xA000001C;
    sbit  ACCMOD0_FSMC_BTR4_bit at FSMC_BTR4.B28;
    sbit  ACCMOD1_FSMC_BTR4_bit at FSMC_BTR4.B29;
    sbit  DATLAT0_FSMC_BTR4_bit at FSMC_BTR4.B24;
    sbit  DATLAT1_FSMC_BTR4_bit at FSMC_BTR4.B25;
    sbit  DATLAT2_FSMC_BTR4_bit at FSMC_BTR4.B26;
    sbit  DATLAT3_FSMC_BTR4_bit at FSMC_BTR4.B27;
    sbit  CLKDIV0_FSMC_BTR4_bit at FSMC_BTR4.B20;
    sbit  CLKDIV1_FSMC_BTR4_bit at FSMC_BTR4.B21;
    sbit  CLKDIV2_FSMC_BTR4_bit at FSMC_BTR4.B22;
    sbit  CLKDIV3_FSMC_BTR4_bit at FSMC_BTR4.B23;
    sbit  BUSTURN0_FSMC_BTR4_bit at FSMC_BTR4.B16;
    sbit  BUSTURN1_FSMC_BTR4_bit at FSMC_BTR4.B17;
    sbit  BUSTURN2_FSMC_BTR4_bit at FSMC_BTR4.B18;
    sbit  BUSTURN3_FSMC_BTR4_bit at FSMC_BTR4.B19;
    sbit  DATAST0_FSMC_BTR4_bit at FSMC_BTR4.B8;
    sbit  DATAST1_FSMC_BTR4_bit at FSMC_BTR4.B9;
    sbit  DATAST2_FSMC_BTR4_bit at FSMC_BTR4.B10;
    sbit  DATAST3_FSMC_BTR4_bit at FSMC_BTR4.B11;
    sbit  DATAST4_FSMC_BTR4_bit at FSMC_BTR4.B12;
    sbit  DATAST5_FSMC_BTR4_bit at FSMC_BTR4.B13;
    sbit  DATAST6_FSMC_BTR4_bit at FSMC_BTR4.B14;
    sbit  DATAST7_FSMC_BTR4_bit at FSMC_BTR4.B15;
    sbit  ADDHLD0_FSMC_BTR4_bit at FSMC_BTR4.B4;
    sbit  ADDHLD1_FSMC_BTR4_bit at FSMC_BTR4.B5;
    sbit  ADDHLD2_FSMC_BTR4_bit at FSMC_BTR4.B6;
    sbit  ADDHLD3_FSMC_BTR4_bit at FSMC_BTR4.B7;
    sbit  ADDSET0_FSMC_BTR4_bit at FSMC_BTR4.B0;
    sbit  ADDSET1_FSMC_BTR4_bit at FSMC_BTR4.B1;
    sbit  ADDSET2_FSMC_BTR4_bit at FSMC_BTR4.B2;
    sbit  ADDSET3_FSMC_BTR4_bit at FSMC_BTR4.B3;

sfr far unsigned long   volatile FSMC_PCR2            absolute 0xA0000060;
    const register unsigned short int ECCPS0 = 17;
    sbit  ECCPS0_bit at FSMC_PCR2.B17;
    const register unsigned short int ECCPS1 = 18;
    sbit  ECCPS1_bit at FSMC_PCR2.B18;
    const register unsigned short int ECCPS2 = 19;
    sbit  ECCPS2_bit at FSMC_PCR2.B19;
    const register unsigned short int TAR0 = 13;
    sbit  TAR0_bit at FSMC_PCR2.B13;
    const register unsigned short int TAR1 = 14;
    sbit  TAR1_bit at FSMC_PCR2.B14;
    const register unsigned short int TAR2 = 15;
    sbit  TAR2_bit at FSMC_PCR2.B15;
    const register unsigned short int TAR3 = 16;
    sbit  TAR3_bit at FSMC_PCR2.B16;
    const register unsigned short int TCLR0 = 9;
    sbit  TCLR0_bit at FSMC_PCR2.B9;
    const register unsigned short int TCLR1 = 10;
    sbit  TCLR1_bit at FSMC_PCR2.B10;
    const register unsigned short int TCLR2 = 11;
    sbit  TCLR2_bit at FSMC_PCR2.B11;
    const register unsigned short int TCLR3 = 12;
    sbit  TCLR3_bit at FSMC_PCR2.B12;
    const register unsigned short int ECCEN = 6;
    sbit  ECCEN_bit at FSMC_PCR2.B6;
    const register unsigned short int PWID0 = 4;
    sbit  PWID0_bit at FSMC_PCR2.B4;
    const register unsigned short int PWID1 = 5;
    sbit  PWID1_bit at FSMC_PCR2.B5;
    const register unsigned short int PTYP = 3;
    sbit  PTYP_bit at FSMC_PCR2.B3;
    const register unsigned short int PBKEN = 2;
    sbit  PBKEN_bit at FSMC_PCR2.B2;
    const register unsigned short int PWAITEN = 1;
    sbit  PWAITEN_bit at FSMC_PCR2.B1;

sfr far unsigned long   volatile FSMC_SR2             absolute 0xA0000064;
    const register unsigned short int FEMPT = 6;
    sbit  FEMPT_bit at FSMC_SR2.B6;
    const register unsigned short int IFEN = 5;
    sbit  IFEN_bit at FSMC_SR2.B5;
    const register unsigned short int ILEN = 4;
    sbit  ILEN_bit at FSMC_SR2.B4;
    sbit  IREN_FSMC_SR2_bit at FSMC_SR2.B3;
    const register unsigned short int IFS = 2;
    sbit  IFS_bit at FSMC_SR2.B2;
    const register unsigned short int ILS = 1;
    sbit  ILS_bit at FSMC_SR2.B1;
    const register unsigned short int IRS = 0;
    sbit  IRS_bit at FSMC_SR2.B0;

sfr far unsigned long   volatile FSMC_PMEM2           absolute 0xA0000068;
    const register unsigned short int MEMHIZx0 = 24;
    sbit  MEMHIZx0_bit at FSMC_PMEM2.B24;
    const register unsigned short int MEMHIZx1 = 25;
    sbit  MEMHIZx1_bit at FSMC_PMEM2.B25;
    const register unsigned short int MEMHIZx2 = 26;
    sbit  MEMHIZx2_bit at FSMC_PMEM2.B26;
    const register unsigned short int MEMHIZx3 = 27;
    sbit  MEMHIZx3_bit at FSMC_PMEM2.B27;
    const register unsigned short int MEMHIZx4 = 28;
    sbit  MEMHIZx4_bit at FSMC_PMEM2.B28;
    const register unsigned short int MEMHIZx5 = 29;
    sbit  MEMHIZx5_bit at FSMC_PMEM2.B29;
    const register unsigned short int MEMHIZx6 = 30;
    sbit  MEMHIZx6_bit at FSMC_PMEM2.B30;
    const register unsigned short int MEMHIZx7 = 31;
    sbit  MEMHIZx7_bit at FSMC_PMEM2.B31;
    const register unsigned short int MEMHOLDx0 = 16;
    sbit  MEMHOLDx0_bit at FSMC_PMEM2.B16;
    const register unsigned short int MEMHOLDx1 = 17;
    sbit  MEMHOLDx1_bit at FSMC_PMEM2.B17;
    const register unsigned short int MEMHOLDx2 = 18;
    sbit  MEMHOLDx2_bit at FSMC_PMEM2.B18;
    const register unsigned short int MEMHOLDx3 = 19;
    sbit  MEMHOLDx3_bit at FSMC_PMEM2.B19;
    const register unsigned short int MEMHOLDx4 = 20;
    sbit  MEMHOLDx4_bit at FSMC_PMEM2.B20;
    const register unsigned short int MEMHOLDx5 = 21;
    sbit  MEMHOLDx5_bit at FSMC_PMEM2.B21;
    const register unsigned short int MEMHOLDx6 = 22;
    sbit  MEMHOLDx6_bit at FSMC_PMEM2.B22;
    const register unsigned short int MEMHOLDx7 = 23;
    sbit  MEMHOLDx7_bit at FSMC_PMEM2.B23;
    const register unsigned short int MEMWAITx0 = 8;
    sbit  MEMWAITx0_bit at FSMC_PMEM2.B8;
    const register unsigned short int MEMWAITx1 = 9;
    sbit  MEMWAITx1_bit at FSMC_PMEM2.B9;
    const register unsigned short int MEMWAITx2 = 10;
    sbit  MEMWAITx2_bit at FSMC_PMEM2.B10;
    const register unsigned short int MEMWAITx3 = 11;
    sbit  MEMWAITx3_bit at FSMC_PMEM2.B11;
    const register unsigned short int MEMWAITx4 = 12;
    sbit  MEMWAITx4_bit at FSMC_PMEM2.B12;
    const register unsigned short int MEMWAITx5 = 13;
    sbit  MEMWAITx5_bit at FSMC_PMEM2.B13;
    const register unsigned short int MEMWAITx6 = 14;
    sbit  MEMWAITx6_bit at FSMC_PMEM2.B14;
    const register unsigned short int MEMWAITx7 = 15;
    sbit  MEMWAITx7_bit at FSMC_PMEM2.B15;
    const register unsigned short int MEMSETx0 = 0;
    sbit  MEMSETx0_bit at FSMC_PMEM2.B0;
    const register unsigned short int MEMSETx1 = 1;
    sbit  MEMSETx1_bit at FSMC_PMEM2.B1;
    const register unsigned short int MEMSETx2 = 2;
    sbit  MEMSETx2_bit at FSMC_PMEM2.B2;
    const register unsigned short int MEMSETx3 = 3;
    sbit  MEMSETx3_bit at FSMC_PMEM2.B3;
    const register unsigned short int MEMSETx4 = 4;
    sbit  MEMSETx4_bit at FSMC_PMEM2.B4;
    const register unsigned short int MEMSETx5 = 5;
    sbit  MEMSETx5_bit at FSMC_PMEM2.B5;
    const register unsigned short int MEMSETx6 = 6;
    sbit  MEMSETx6_bit at FSMC_PMEM2.B6;
    const register unsigned short int MEMSETx7 = 7;
    sbit  MEMSETx7_bit at FSMC_PMEM2.B7;

sfr far unsigned long   volatile FSMC_PATT2           absolute 0xA000006C;
    const register unsigned short int ATTHIZx0 = 24;
    sbit  ATTHIZx0_bit at FSMC_PATT2.B24;
    const register unsigned short int ATTHIZx1 = 25;
    sbit  ATTHIZx1_bit at FSMC_PATT2.B25;
    const register unsigned short int ATTHIZx2 = 26;
    sbit  ATTHIZx2_bit at FSMC_PATT2.B26;
    const register unsigned short int ATTHIZx3 = 27;
    sbit  ATTHIZx3_bit at FSMC_PATT2.B27;
    const register unsigned short int ATTHIZx4 = 28;
    sbit  ATTHIZx4_bit at FSMC_PATT2.B28;
    const register unsigned short int ATTHIZx5 = 29;
    sbit  ATTHIZx5_bit at FSMC_PATT2.B29;
    const register unsigned short int ATTHIZx6 = 30;
    sbit  ATTHIZx6_bit at FSMC_PATT2.B30;
    const register unsigned short int ATTHIZx7 = 31;
    sbit  ATTHIZx7_bit at FSMC_PATT2.B31;
    const register unsigned short int ATTHOLDx0 = 16;
    sbit  ATTHOLDx0_bit at FSMC_PATT2.B16;
    const register unsigned short int ATTHOLDx1 = 17;
    sbit  ATTHOLDx1_bit at FSMC_PATT2.B17;
    const register unsigned short int ATTHOLDx2 = 18;
    sbit  ATTHOLDx2_bit at FSMC_PATT2.B18;
    const register unsigned short int ATTHOLDx3 = 19;
    sbit  ATTHOLDx3_bit at FSMC_PATT2.B19;
    const register unsigned short int ATTHOLDx4 = 20;
    sbit  ATTHOLDx4_bit at FSMC_PATT2.B20;
    const register unsigned short int ATTHOLDx5 = 21;
    sbit  ATTHOLDx5_bit at FSMC_PATT2.B21;
    const register unsigned short int ATTHOLDx6 = 22;
    sbit  ATTHOLDx6_bit at FSMC_PATT2.B22;
    const register unsigned short int ATTHOLDx7 = 23;
    sbit  ATTHOLDx7_bit at FSMC_PATT2.B23;
    const register unsigned short int ATTWAITx0 = 8;
    sbit  ATTWAITx0_bit at FSMC_PATT2.B8;
    const register unsigned short int ATTWAITx1 = 9;
    sbit  ATTWAITx1_bit at FSMC_PATT2.B9;
    const register unsigned short int ATTWAITx2 = 10;
    sbit  ATTWAITx2_bit at FSMC_PATT2.B10;
    const register unsigned short int ATTWAITx3 = 11;
    sbit  ATTWAITx3_bit at FSMC_PATT2.B11;
    const register unsigned short int ATTWAITx4 = 12;
    sbit  ATTWAITx4_bit at FSMC_PATT2.B12;
    const register unsigned short int ATTWAITx5 = 13;
    sbit  ATTWAITx5_bit at FSMC_PATT2.B13;
    const register unsigned short int ATTWAITx6 = 14;
    sbit  ATTWAITx6_bit at FSMC_PATT2.B14;
    const register unsigned short int ATTWAITx7 = 15;
    sbit  ATTWAITx7_bit at FSMC_PATT2.B15;
    const register unsigned short int ATTSETx0 = 0;
    sbit  ATTSETx0_bit at FSMC_PATT2.B0;
    const register unsigned short int ATTSETx1 = 1;
    sbit  ATTSETx1_bit at FSMC_PATT2.B1;
    const register unsigned short int ATTSETx2 = 2;
    sbit  ATTSETx2_bit at FSMC_PATT2.B2;
    const register unsigned short int ATTSETx3 = 3;
    sbit  ATTSETx3_bit at FSMC_PATT2.B3;
    const register unsigned short int ATTSETx4 = 4;
    sbit  ATTSETx4_bit at FSMC_PATT2.B4;
    const register unsigned short int ATTSETx5 = 5;
    sbit  ATTSETx5_bit at FSMC_PATT2.B5;
    const register unsigned short int ATTSETx6 = 6;
    sbit  ATTSETx6_bit at FSMC_PATT2.B6;
    const register unsigned short int ATTSETx7 = 7;
    sbit  ATTSETx7_bit at FSMC_PATT2.B7;

sfr far unsigned long   volatile FSMC_ECCR2           absolute 0xA0000074;
    const register unsigned short int ECCx0 = 0;
    sbit  ECCx0_bit at FSMC_ECCR2.B0;
    const register unsigned short int ECCx1 = 1;
    sbit  ECCx1_bit at FSMC_ECCR2.B1;
    const register unsigned short int ECCx2 = 2;
    sbit  ECCx2_bit at FSMC_ECCR2.B2;
    const register unsigned short int ECCx3 = 3;
    sbit  ECCx3_bit at FSMC_ECCR2.B3;
    const register unsigned short int ECCx4 = 4;
    sbit  ECCx4_bit at FSMC_ECCR2.B4;
    const register unsigned short int ECCx5 = 5;
    sbit  ECCx5_bit at FSMC_ECCR2.B5;
    const register unsigned short int ECCx6 = 6;
    sbit  ECCx6_bit at FSMC_ECCR2.B6;
    const register unsigned short int ECCx7 = 7;
    sbit  ECCx7_bit at FSMC_ECCR2.B7;
    const register unsigned short int ECCx8 = 8;
    sbit  ECCx8_bit at FSMC_ECCR2.B8;
    const register unsigned short int ECCx9 = 9;
    sbit  ECCx9_bit at FSMC_ECCR2.B9;
    const register unsigned short int ECCx10 = 10;
    sbit  ECCx10_bit at FSMC_ECCR2.B10;
    const register unsigned short int ECCx11 = 11;
    sbit  ECCx11_bit at FSMC_ECCR2.B11;
    const register unsigned short int ECCx12 = 12;
    sbit  ECCx12_bit at FSMC_ECCR2.B12;
    const register unsigned short int ECCx13 = 13;
    sbit  ECCx13_bit at FSMC_ECCR2.B13;
    const register unsigned short int ECCx14 = 14;
    sbit  ECCx14_bit at FSMC_ECCR2.B14;
    const register unsigned short int ECCx15 = 15;
    sbit  ECCx15_bit at FSMC_ECCR2.B15;
    const register unsigned short int ECCx16 = 16;
    sbit  ECCx16_bit at FSMC_ECCR2.B16;
    const register unsigned short int ECCx17 = 17;
    sbit  ECCx17_bit at FSMC_ECCR2.B17;
    const register unsigned short int ECCx18 = 18;
    sbit  ECCx18_bit at FSMC_ECCR2.B18;
    const register unsigned short int ECCx19 = 19;
    sbit  ECCx19_bit at FSMC_ECCR2.B19;
    const register unsigned short int ECCx20 = 20;
    sbit  ECCx20_bit at FSMC_ECCR2.B20;
    const register unsigned short int ECCx21 = 21;
    sbit  ECCx21_bit at FSMC_ECCR2.B21;
    const register unsigned short int ECCx22 = 22;
    sbit  ECCx22_bit at FSMC_ECCR2.B22;
    const register unsigned short int ECCx23 = 23;
    sbit  ECCx23_bit at FSMC_ECCR2.B23;
    const register unsigned short int ECCx24 = 24;
    sbit  ECCx24_bit at FSMC_ECCR2.B24;
    const register unsigned short int ECCx25 = 25;
    sbit  ECCx25_bit at FSMC_ECCR2.B25;
    const register unsigned short int ECCx26 = 26;
    sbit  ECCx26_bit at FSMC_ECCR2.B26;
    const register unsigned short int ECCx27 = 27;
    sbit  ECCx27_bit at FSMC_ECCR2.B27;
    const register unsigned short int ECCx28 = 28;
    sbit  ECCx28_bit at FSMC_ECCR2.B28;
    const register unsigned short int ECCx29 = 29;
    sbit  ECCx29_bit at FSMC_ECCR2.B29;
    const register unsigned short int ECCx30 = 30;
    sbit  ECCx30_bit at FSMC_ECCR2.B30;
    const register unsigned short int ECCx31 = 31;
    sbit  ECCx31_bit at FSMC_ECCR2.B31;

sfr far unsigned long   volatile FSMC_PCR3            absolute 0xA0000080;
    sbit  ECCPS0_FSMC_PCR3_bit at FSMC_PCR3.B17;
    sbit  ECCPS1_FSMC_PCR3_bit at FSMC_PCR3.B18;
    sbit  ECCPS2_FSMC_PCR3_bit at FSMC_PCR3.B19;
    sbit  TAR0_FSMC_PCR3_bit at FSMC_PCR3.B13;
    sbit  TAR1_FSMC_PCR3_bit at FSMC_PCR3.B14;
    sbit  TAR2_FSMC_PCR3_bit at FSMC_PCR3.B15;
    sbit  TAR3_FSMC_PCR3_bit at FSMC_PCR3.B16;
    sbit  TCLR0_FSMC_PCR3_bit at FSMC_PCR3.B9;
    sbit  TCLR1_FSMC_PCR3_bit at FSMC_PCR3.B10;
    sbit  TCLR2_FSMC_PCR3_bit at FSMC_PCR3.B11;
    sbit  TCLR3_FSMC_PCR3_bit at FSMC_PCR3.B12;
    sbit  ECCEN_FSMC_PCR3_bit at FSMC_PCR3.B6;
    sbit  PWID0_FSMC_PCR3_bit at FSMC_PCR3.B4;
    sbit  PWID1_FSMC_PCR3_bit at FSMC_PCR3.B5;
    sbit  PTYP_FSMC_PCR3_bit at FSMC_PCR3.B3;
    sbit  PBKEN_FSMC_PCR3_bit at FSMC_PCR3.B2;
    sbit  PWAITEN_FSMC_PCR3_bit at FSMC_PCR3.B1;

sfr far unsigned long   volatile FSMC_SR3             absolute 0xA0000084;
    sbit  FEMPT_FSMC_SR3_bit at FSMC_SR3.B6;
    sbit  IFEN_FSMC_SR3_bit at FSMC_SR3.B5;
    sbit  ILEN_FSMC_SR3_bit at FSMC_SR3.B4;
    sbit  IREN_FSMC_SR3_bit at FSMC_SR3.B3;
    sbit  IFS_FSMC_SR3_bit at FSMC_SR3.B2;
    sbit  ILS_FSMC_SR3_bit at FSMC_SR3.B1;
    sbit  IRS_FSMC_SR3_bit at FSMC_SR3.B0;

sfr far unsigned long   volatile FSMC_PMEM3           absolute 0xA0000088;
    sbit  MEMHIZx0_FSMC_PMEM3_bit at FSMC_PMEM3.B24;
    sbit  MEMHIZx1_FSMC_PMEM3_bit at FSMC_PMEM3.B25;
    sbit  MEMHIZx2_FSMC_PMEM3_bit at FSMC_PMEM3.B26;
    sbit  MEMHIZx3_FSMC_PMEM3_bit at FSMC_PMEM3.B27;
    sbit  MEMHIZx4_FSMC_PMEM3_bit at FSMC_PMEM3.B28;
    sbit  MEMHIZx5_FSMC_PMEM3_bit at FSMC_PMEM3.B29;
    sbit  MEMHIZx6_FSMC_PMEM3_bit at FSMC_PMEM3.B30;
    sbit  MEMHIZx7_FSMC_PMEM3_bit at FSMC_PMEM3.B31;
    sbit  MEMHOLDx0_FSMC_PMEM3_bit at FSMC_PMEM3.B16;
    sbit  MEMHOLDx1_FSMC_PMEM3_bit at FSMC_PMEM3.B17;
    sbit  MEMHOLDx2_FSMC_PMEM3_bit at FSMC_PMEM3.B18;
    sbit  MEMHOLDx3_FSMC_PMEM3_bit at FSMC_PMEM3.B19;
    sbit  MEMHOLDx4_FSMC_PMEM3_bit at FSMC_PMEM3.B20;
    sbit  MEMHOLDx5_FSMC_PMEM3_bit at FSMC_PMEM3.B21;
    sbit  MEMHOLDx6_FSMC_PMEM3_bit at FSMC_PMEM3.B22;
    sbit  MEMHOLDx7_FSMC_PMEM3_bit at FSMC_PMEM3.B23;
    sbit  MEMWAITx0_FSMC_PMEM3_bit at FSMC_PMEM3.B8;
    sbit  MEMWAITx1_FSMC_PMEM3_bit at FSMC_PMEM3.B9;
    sbit  MEMWAITx2_FSMC_PMEM3_bit at FSMC_PMEM3.B10;
    sbit  MEMWAITx3_FSMC_PMEM3_bit at FSMC_PMEM3.B11;
    sbit  MEMWAITx4_FSMC_PMEM3_bit at FSMC_PMEM3.B12;
    sbit  MEMWAITx5_FSMC_PMEM3_bit at FSMC_PMEM3.B13;
    sbit  MEMWAITx6_FSMC_PMEM3_bit at FSMC_PMEM3.B14;
    sbit  MEMWAITx7_FSMC_PMEM3_bit at FSMC_PMEM3.B15;
    sbit  MEMSETx0_FSMC_PMEM3_bit at FSMC_PMEM3.B0;
    sbit  MEMSETx1_FSMC_PMEM3_bit at FSMC_PMEM3.B1;
    sbit  MEMSETx2_FSMC_PMEM3_bit at FSMC_PMEM3.B2;
    sbit  MEMSETx3_FSMC_PMEM3_bit at FSMC_PMEM3.B3;
    sbit  MEMSETx4_FSMC_PMEM3_bit at FSMC_PMEM3.B4;
    sbit  MEMSETx5_FSMC_PMEM3_bit at FSMC_PMEM3.B5;
    sbit  MEMSETx6_FSMC_PMEM3_bit at FSMC_PMEM3.B6;
    sbit  MEMSETx7_FSMC_PMEM3_bit at FSMC_PMEM3.B7;

sfr far unsigned long   volatile FSMC_PATT3           absolute 0xA000008C;
    sbit  ATTHIZx0_FSMC_PATT3_bit at FSMC_PATT3.B24;
    sbit  ATTHIZx1_FSMC_PATT3_bit at FSMC_PATT3.B25;
    sbit  ATTHIZx2_FSMC_PATT3_bit at FSMC_PATT3.B26;
    sbit  ATTHIZx3_FSMC_PATT3_bit at FSMC_PATT3.B27;
    sbit  ATTHIZx4_FSMC_PATT3_bit at FSMC_PATT3.B28;
    sbit  ATTHIZx5_FSMC_PATT3_bit at FSMC_PATT3.B29;
    sbit  ATTHIZx6_FSMC_PATT3_bit at FSMC_PATT3.B30;
    sbit  ATTHIZx7_FSMC_PATT3_bit at FSMC_PATT3.B31;
    sbit  ATTHOLDx0_FSMC_PATT3_bit at FSMC_PATT3.B16;
    sbit  ATTHOLDx1_FSMC_PATT3_bit at FSMC_PATT3.B17;
    sbit  ATTHOLDx2_FSMC_PATT3_bit at FSMC_PATT3.B18;
    sbit  ATTHOLDx3_FSMC_PATT3_bit at FSMC_PATT3.B19;
    sbit  ATTHOLDx4_FSMC_PATT3_bit at FSMC_PATT3.B20;
    sbit  ATTHOLDx5_FSMC_PATT3_bit at FSMC_PATT3.B21;
    sbit  ATTHOLDx6_FSMC_PATT3_bit at FSMC_PATT3.B22;
    sbit  ATTHOLDx7_FSMC_PATT3_bit at FSMC_PATT3.B23;
    sbit  ATTWAITx0_FSMC_PATT3_bit at FSMC_PATT3.B8;
    sbit  ATTWAITx1_FSMC_PATT3_bit at FSMC_PATT3.B9;
    sbit  ATTWAITx2_FSMC_PATT3_bit at FSMC_PATT3.B10;
    sbit  ATTWAITx3_FSMC_PATT3_bit at FSMC_PATT3.B11;
    sbit  ATTWAITx4_FSMC_PATT3_bit at FSMC_PATT3.B12;
    sbit  ATTWAITx5_FSMC_PATT3_bit at FSMC_PATT3.B13;
    sbit  ATTWAITx6_FSMC_PATT3_bit at FSMC_PATT3.B14;
    sbit  ATTWAITx7_FSMC_PATT3_bit at FSMC_PATT3.B15;
    sbit  ATTSETx0_FSMC_PATT3_bit at FSMC_PATT3.B0;
    sbit  ATTSETx1_FSMC_PATT3_bit at FSMC_PATT3.B1;
    sbit  ATTSETx2_FSMC_PATT3_bit at FSMC_PATT3.B2;
    sbit  ATTSETx3_FSMC_PATT3_bit at FSMC_PATT3.B3;
    sbit  ATTSETx4_FSMC_PATT3_bit at FSMC_PATT3.B4;
    sbit  ATTSETx5_FSMC_PATT3_bit at FSMC_PATT3.B5;
    sbit  ATTSETx6_FSMC_PATT3_bit at FSMC_PATT3.B6;
    sbit  ATTSETx7_FSMC_PATT3_bit at FSMC_PATT3.B7;

sfr far unsigned long   volatile FSMC_ECCR3           absolute 0xA0000094;
    sbit  ECCx0_FSMC_ECCR3_bit at FSMC_ECCR3.B0;
    sbit  ECCx1_FSMC_ECCR3_bit at FSMC_ECCR3.B1;
    sbit  ECCx2_FSMC_ECCR3_bit at FSMC_ECCR3.B2;
    sbit  ECCx3_FSMC_ECCR3_bit at FSMC_ECCR3.B3;
    sbit  ECCx4_FSMC_ECCR3_bit at FSMC_ECCR3.B4;
    sbit  ECCx5_FSMC_ECCR3_bit at FSMC_ECCR3.B5;
    sbit  ECCx6_FSMC_ECCR3_bit at FSMC_ECCR3.B6;
    sbit  ECCx7_FSMC_ECCR3_bit at FSMC_ECCR3.B7;
    sbit  ECCx8_FSMC_ECCR3_bit at FSMC_ECCR3.B8;
    sbit  ECCx9_FSMC_ECCR3_bit at FSMC_ECCR3.B9;
    sbit  ECCx10_FSMC_ECCR3_bit at FSMC_ECCR3.B10;
    sbit  ECCx11_FSMC_ECCR3_bit at FSMC_ECCR3.B11;
    sbit  ECCx12_FSMC_ECCR3_bit at FSMC_ECCR3.B12;
    sbit  ECCx13_FSMC_ECCR3_bit at FSMC_ECCR3.B13;
    sbit  ECCx14_FSMC_ECCR3_bit at FSMC_ECCR3.B14;
    sbit  ECCx15_FSMC_ECCR3_bit at FSMC_ECCR3.B15;
    sbit  ECCx16_FSMC_ECCR3_bit at FSMC_ECCR3.B16;
    sbit  ECCx17_FSMC_ECCR3_bit at FSMC_ECCR3.B17;
    sbit  ECCx18_FSMC_ECCR3_bit at FSMC_ECCR3.B18;
    sbit  ECCx19_FSMC_ECCR3_bit at FSMC_ECCR3.B19;
    sbit  ECCx20_FSMC_ECCR3_bit at FSMC_ECCR3.B20;
    sbit  ECCx21_FSMC_ECCR3_bit at FSMC_ECCR3.B21;
    sbit  ECCx22_FSMC_ECCR3_bit at FSMC_ECCR3.B22;
    sbit  ECCx23_FSMC_ECCR3_bit at FSMC_ECCR3.B23;
    sbit  ECCx24_FSMC_ECCR3_bit at FSMC_ECCR3.B24;
    sbit  ECCx25_FSMC_ECCR3_bit at FSMC_ECCR3.B25;
    sbit  ECCx26_FSMC_ECCR3_bit at FSMC_ECCR3.B26;
    sbit  ECCx27_FSMC_ECCR3_bit at FSMC_ECCR3.B27;
    sbit  ECCx28_FSMC_ECCR3_bit at FSMC_ECCR3.B28;
    sbit  ECCx29_FSMC_ECCR3_bit at FSMC_ECCR3.B29;
    sbit  ECCx30_FSMC_ECCR3_bit at FSMC_ECCR3.B30;
    sbit  ECCx31_FSMC_ECCR3_bit at FSMC_ECCR3.B31;

sfr far unsigned long   volatile FSMC_PCR4            absolute 0xA00000A0;
    sbit  ECCPS0_FSMC_PCR4_bit at FSMC_PCR4.B17;
    sbit  ECCPS1_FSMC_PCR4_bit at FSMC_PCR4.B18;
    sbit  ECCPS2_FSMC_PCR4_bit at FSMC_PCR4.B19;
    sbit  TAR0_FSMC_PCR4_bit at FSMC_PCR4.B13;
    sbit  TAR1_FSMC_PCR4_bit at FSMC_PCR4.B14;
    sbit  TAR2_FSMC_PCR4_bit at FSMC_PCR4.B15;
    sbit  TAR3_FSMC_PCR4_bit at FSMC_PCR4.B16;
    sbit  TCLR0_FSMC_PCR4_bit at FSMC_PCR4.B9;
    sbit  TCLR1_FSMC_PCR4_bit at FSMC_PCR4.B10;
    sbit  TCLR2_FSMC_PCR4_bit at FSMC_PCR4.B11;
    sbit  TCLR3_FSMC_PCR4_bit at FSMC_PCR4.B12;
    sbit  ECCEN_FSMC_PCR4_bit at FSMC_PCR4.B6;
    sbit  PWID0_FSMC_PCR4_bit at FSMC_PCR4.B4;
    sbit  PWID1_FSMC_PCR4_bit at FSMC_PCR4.B5;
    sbit  PTYP_FSMC_PCR4_bit at FSMC_PCR4.B3;
    sbit  PBKEN_FSMC_PCR4_bit at FSMC_PCR4.B2;
    sbit  PWAITEN_FSMC_PCR4_bit at FSMC_PCR4.B1;

sfr far unsigned long   volatile FSMC_SR4             absolute 0xA00000A4;
    sbit  FEMPT_FSMC_SR4_bit at FSMC_SR4.B6;
    sbit  IFEN_FSMC_SR4_bit at FSMC_SR4.B5;
    sbit  ILEN_FSMC_SR4_bit at FSMC_SR4.B4;
    sbit  IREN_FSMC_SR4_bit at FSMC_SR4.B3;
    sbit  IFS_FSMC_SR4_bit at FSMC_SR4.B2;
    sbit  ILS_FSMC_SR4_bit at FSMC_SR4.B1;
    sbit  IRS_FSMC_SR4_bit at FSMC_SR4.B0;

sfr far unsigned long   volatile FSMC_PMEM4           absolute 0xA00000A8;
    sbit  MEMHIZx0_FSMC_PMEM4_bit at FSMC_PMEM4.B24;
    sbit  MEMHIZx1_FSMC_PMEM4_bit at FSMC_PMEM4.B25;
    sbit  MEMHIZx2_FSMC_PMEM4_bit at FSMC_PMEM4.B26;
    sbit  MEMHIZx3_FSMC_PMEM4_bit at FSMC_PMEM4.B27;
    sbit  MEMHIZx4_FSMC_PMEM4_bit at FSMC_PMEM4.B28;
    sbit  MEMHIZx5_FSMC_PMEM4_bit at FSMC_PMEM4.B29;
    sbit  MEMHIZx6_FSMC_PMEM4_bit at FSMC_PMEM4.B30;
    sbit  MEMHIZx7_FSMC_PMEM4_bit at FSMC_PMEM4.B31;
    sbit  MEMHOLDx0_FSMC_PMEM4_bit at FSMC_PMEM4.B16;
    sbit  MEMHOLDx1_FSMC_PMEM4_bit at FSMC_PMEM4.B17;
    sbit  MEMHOLDx2_FSMC_PMEM4_bit at FSMC_PMEM4.B18;
    sbit  MEMHOLDx3_FSMC_PMEM4_bit at FSMC_PMEM4.B19;
    sbit  MEMHOLDx4_FSMC_PMEM4_bit at FSMC_PMEM4.B20;
    sbit  MEMHOLDx5_FSMC_PMEM4_bit at FSMC_PMEM4.B21;
    sbit  MEMHOLDx6_FSMC_PMEM4_bit at FSMC_PMEM4.B22;
    sbit  MEMHOLDx7_FSMC_PMEM4_bit at FSMC_PMEM4.B23;
    sbit  MEMWAITx0_FSMC_PMEM4_bit at FSMC_PMEM4.B8;
    sbit  MEMWAITx1_FSMC_PMEM4_bit at FSMC_PMEM4.B9;
    sbit  MEMWAITx2_FSMC_PMEM4_bit at FSMC_PMEM4.B10;
    sbit  MEMWAITx3_FSMC_PMEM4_bit at FSMC_PMEM4.B11;
    sbit  MEMWAITx4_FSMC_PMEM4_bit at FSMC_PMEM4.B12;
    sbit  MEMWAITx5_FSMC_PMEM4_bit at FSMC_PMEM4.B13;
    sbit  MEMWAITx6_FSMC_PMEM4_bit at FSMC_PMEM4.B14;
    sbit  MEMWAITx7_FSMC_PMEM4_bit at FSMC_PMEM4.B15;
    sbit  MEMSETx0_FSMC_PMEM4_bit at FSMC_PMEM4.B0;
    sbit  MEMSETx1_FSMC_PMEM4_bit at FSMC_PMEM4.B1;
    sbit  MEMSETx2_FSMC_PMEM4_bit at FSMC_PMEM4.B2;
    sbit  MEMSETx3_FSMC_PMEM4_bit at FSMC_PMEM4.B3;
    sbit  MEMSETx4_FSMC_PMEM4_bit at FSMC_PMEM4.B4;
    sbit  MEMSETx5_FSMC_PMEM4_bit at FSMC_PMEM4.B5;
    sbit  MEMSETx6_FSMC_PMEM4_bit at FSMC_PMEM4.B6;
    sbit  MEMSETx7_FSMC_PMEM4_bit at FSMC_PMEM4.B7;

sfr far unsigned long   volatile FSMC_PATT4           absolute 0xA00000AC;
    sbit  ATTHIZx0_FSMC_PATT4_bit at FSMC_PATT4.B24;
    sbit  ATTHIZx1_FSMC_PATT4_bit at FSMC_PATT4.B25;
    sbit  ATTHIZx2_FSMC_PATT4_bit at FSMC_PATT4.B26;
    sbit  ATTHIZx3_FSMC_PATT4_bit at FSMC_PATT4.B27;
    sbit  ATTHIZx4_FSMC_PATT4_bit at FSMC_PATT4.B28;
    sbit  ATTHIZx5_FSMC_PATT4_bit at FSMC_PATT4.B29;
    sbit  ATTHIZx6_FSMC_PATT4_bit at FSMC_PATT4.B30;
    sbit  ATTHIZx7_FSMC_PATT4_bit at FSMC_PATT4.B31;
    sbit  ATTHOLDx0_FSMC_PATT4_bit at FSMC_PATT4.B16;
    sbit  ATTHOLDx1_FSMC_PATT4_bit at FSMC_PATT4.B17;
    sbit  ATTHOLDx2_FSMC_PATT4_bit at FSMC_PATT4.B18;
    sbit  ATTHOLDx3_FSMC_PATT4_bit at FSMC_PATT4.B19;
    sbit  ATTHOLDx4_FSMC_PATT4_bit at FSMC_PATT4.B20;
    sbit  ATTHOLDx5_FSMC_PATT4_bit at FSMC_PATT4.B21;
    sbit  ATTHOLDx6_FSMC_PATT4_bit at FSMC_PATT4.B22;
    sbit  ATTHOLDx7_FSMC_PATT4_bit at FSMC_PATT4.B23;
    sbit  ATTWAITx0_FSMC_PATT4_bit at FSMC_PATT4.B8;
    sbit  ATTWAITx1_FSMC_PATT4_bit at FSMC_PATT4.B9;
    sbit  ATTWAITx2_FSMC_PATT4_bit at FSMC_PATT4.B10;
    sbit  ATTWAITx3_FSMC_PATT4_bit at FSMC_PATT4.B11;
    sbit  ATTWAITx4_FSMC_PATT4_bit at FSMC_PATT4.B12;
    sbit  ATTWAITx5_FSMC_PATT4_bit at FSMC_PATT4.B13;
    sbit  ATTWAITx6_FSMC_PATT4_bit at FSMC_PATT4.B14;
    sbit  ATTWAITx7_FSMC_PATT4_bit at FSMC_PATT4.B15;
    sbit  ATTSETx0_FSMC_PATT4_bit at FSMC_PATT4.B0;
    sbit  ATTSETx1_FSMC_PATT4_bit at FSMC_PATT4.B1;
    sbit  ATTSETx2_FSMC_PATT4_bit at FSMC_PATT4.B2;
    sbit  ATTSETx3_FSMC_PATT4_bit at FSMC_PATT4.B3;
    sbit  ATTSETx4_FSMC_PATT4_bit at FSMC_PATT4.B4;
    sbit  ATTSETx5_FSMC_PATT4_bit at FSMC_PATT4.B5;
    sbit  ATTSETx6_FSMC_PATT4_bit at FSMC_PATT4.B6;
    sbit  ATTSETx7_FSMC_PATT4_bit at FSMC_PATT4.B7;

sfr far unsigned long   volatile FSMC_PIO4            absolute 0xA00000B0;
    const register unsigned short int IOHIZx0 = 24;
    sbit  IOHIZx0_bit at FSMC_PIO4.B24;
    const register unsigned short int IOHIZx1 = 25;
    sbit  IOHIZx1_bit at FSMC_PIO4.B25;
    const register unsigned short int IOHIZx2 = 26;
    sbit  IOHIZx2_bit at FSMC_PIO4.B26;
    const register unsigned short int IOHIZx3 = 27;
    sbit  IOHIZx3_bit at FSMC_PIO4.B27;
    const register unsigned short int IOHIZx4 = 28;
    sbit  IOHIZx4_bit at FSMC_PIO4.B28;
    const register unsigned short int IOHIZx5 = 29;
    sbit  IOHIZx5_bit at FSMC_PIO4.B29;
    const register unsigned short int IOHIZx6 = 30;
    sbit  IOHIZx6_bit at FSMC_PIO4.B30;
    const register unsigned short int IOHIZx7 = 31;
    sbit  IOHIZx7_bit at FSMC_PIO4.B31;
    const register unsigned short int IOHOLDx0 = 16;
    sbit  IOHOLDx0_bit at FSMC_PIO4.B16;
    const register unsigned short int IOHOLDx1 = 17;
    sbit  IOHOLDx1_bit at FSMC_PIO4.B17;
    const register unsigned short int IOHOLDx2 = 18;
    sbit  IOHOLDx2_bit at FSMC_PIO4.B18;
    const register unsigned short int IOHOLDx3 = 19;
    sbit  IOHOLDx3_bit at FSMC_PIO4.B19;
    const register unsigned short int IOHOLDx4 = 20;
    sbit  IOHOLDx4_bit at FSMC_PIO4.B20;
    const register unsigned short int IOHOLDx5 = 21;
    sbit  IOHOLDx5_bit at FSMC_PIO4.B21;
    const register unsigned short int IOHOLDx6 = 22;
    sbit  IOHOLDx6_bit at FSMC_PIO4.B22;
    const register unsigned short int IOHOLDx7 = 23;
    sbit  IOHOLDx7_bit at FSMC_PIO4.B23;
    const register unsigned short int IOWAITx0 = 8;
    sbit  IOWAITx0_bit at FSMC_PIO4.B8;
    const register unsigned short int IOWAITx1 = 9;
    sbit  IOWAITx1_bit at FSMC_PIO4.B9;
    const register unsigned short int IOWAITx2 = 10;
    sbit  IOWAITx2_bit at FSMC_PIO4.B10;
    const register unsigned short int IOWAITx3 = 11;
    sbit  IOWAITx3_bit at FSMC_PIO4.B11;
    const register unsigned short int IOWAITx4 = 12;
    sbit  IOWAITx4_bit at FSMC_PIO4.B12;
    const register unsigned short int IOWAITx5 = 13;
    sbit  IOWAITx5_bit at FSMC_PIO4.B13;
    const register unsigned short int IOWAITx6 = 14;
    sbit  IOWAITx6_bit at FSMC_PIO4.B14;
    const register unsigned short int IOWAITx7 = 15;
    sbit  IOWAITx7_bit at FSMC_PIO4.B15;
    const register unsigned short int IOSETx0 = 0;
    sbit  IOSETx0_bit at FSMC_PIO4.B0;
    const register unsigned short int IOSETx1 = 1;
    sbit  IOSETx1_bit at FSMC_PIO4.B1;
    const register unsigned short int IOSETx2 = 2;
    sbit  IOSETx2_bit at FSMC_PIO4.B2;
    const register unsigned short int IOSETx3 = 3;
    sbit  IOSETx3_bit at FSMC_PIO4.B3;
    const register unsigned short int IOSETx4 = 4;
    sbit  IOSETx4_bit at FSMC_PIO4.B4;
    const register unsigned short int IOSETx5 = 5;
    sbit  IOSETx5_bit at FSMC_PIO4.B5;
    const register unsigned short int IOSETx6 = 6;
    sbit  IOSETx6_bit at FSMC_PIO4.B6;
    const register unsigned short int IOSETx7 = 7;
    sbit  IOSETx7_bit at FSMC_PIO4.B7;

sfr far unsigned long   volatile FSMC_BWTR1           absolute 0xA0000104;
    sbit  ACCMOD0_FSMC_BWTR1_bit at FSMC_BWTR1.B28;
    sbit  ACCMOD1_FSMC_BWTR1_bit at FSMC_BWTR1.B29;
    sbit  DATLAT0_FSMC_BWTR1_bit at FSMC_BWTR1.B24;
    sbit  DATLAT1_FSMC_BWTR1_bit at FSMC_BWTR1.B25;
    sbit  DATLAT2_FSMC_BWTR1_bit at FSMC_BWTR1.B26;
    sbit  DATLAT3_FSMC_BWTR1_bit at FSMC_BWTR1.B27;
    sbit  CLKDIV0_FSMC_BWTR1_bit at FSMC_BWTR1.B20;
    sbit  CLKDIV1_FSMC_BWTR1_bit at FSMC_BWTR1.B21;
    sbit  CLKDIV2_FSMC_BWTR1_bit at FSMC_BWTR1.B22;
    sbit  CLKDIV3_FSMC_BWTR1_bit at FSMC_BWTR1.B23;
    sbit  DATAST0_FSMC_BWTR1_bit at FSMC_BWTR1.B8;
    sbit  DATAST1_FSMC_BWTR1_bit at FSMC_BWTR1.B9;
    sbit  DATAST2_FSMC_BWTR1_bit at FSMC_BWTR1.B10;
    sbit  DATAST3_FSMC_BWTR1_bit at FSMC_BWTR1.B11;
    sbit  DATAST4_FSMC_BWTR1_bit at FSMC_BWTR1.B12;
    sbit  DATAST5_FSMC_BWTR1_bit at FSMC_BWTR1.B13;
    sbit  DATAST6_FSMC_BWTR1_bit at FSMC_BWTR1.B14;
    sbit  DATAST7_FSMC_BWTR1_bit at FSMC_BWTR1.B15;
    sbit  ADDHLD0_FSMC_BWTR1_bit at FSMC_BWTR1.B4;
    sbit  ADDHLD1_FSMC_BWTR1_bit at FSMC_BWTR1.B5;
    sbit  ADDHLD2_FSMC_BWTR1_bit at FSMC_BWTR1.B6;
    sbit  ADDHLD3_FSMC_BWTR1_bit at FSMC_BWTR1.B7;
    sbit  ADDSET0_FSMC_BWTR1_bit at FSMC_BWTR1.B0;
    sbit  ADDSET1_FSMC_BWTR1_bit at FSMC_BWTR1.B1;
    sbit  ADDSET2_FSMC_BWTR1_bit at FSMC_BWTR1.B2;
    sbit  ADDSET3_FSMC_BWTR1_bit at FSMC_BWTR1.B3;

sfr far unsigned long   volatile FSMC_BWTR2           absolute 0xA000010C;
    sbit  ACCMOD0_FSMC_BWTR2_bit at FSMC_BWTR2.B28;
    sbit  ACCMOD1_FSMC_BWTR2_bit at FSMC_BWTR2.B29;
    sbit  DATLAT0_FSMC_BWTR2_bit at FSMC_BWTR2.B24;
    sbit  DATLAT1_FSMC_BWTR2_bit at FSMC_BWTR2.B25;
    sbit  DATLAT2_FSMC_BWTR2_bit at FSMC_BWTR2.B26;
    sbit  DATLAT3_FSMC_BWTR2_bit at FSMC_BWTR2.B27;
    sbit  CLKDIV0_FSMC_BWTR2_bit at FSMC_BWTR2.B20;
    sbit  CLKDIV1_FSMC_BWTR2_bit at FSMC_BWTR2.B21;
    sbit  CLKDIV2_FSMC_BWTR2_bit at FSMC_BWTR2.B22;
    sbit  CLKDIV3_FSMC_BWTR2_bit at FSMC_BWTR2.B23;
    sbit  DATAST0_FSMC_BWTR2_bit at FSMC_BWTR2.B8;
    sbit  DATAST1_FSMC_BWTR2_bit at FSMC_BWTR2.B9;
    sbit  DATAST2_FSMC_BWTR2_bit at FSMC_BWTR2.B10;
    sbit  DATAST3_FSMC_BWTR2_bit at FSMC_BWTR2.B11;
    sbit  DATAST4_FSMC_BWTR2_bit at FSMC_BWTR2.B12;
    sbit  DATAST5_FSMC_BWTR2_bit at FSMC_BWTR2.B13;
    sbit  DATAST6_FSMC_BWTR2_bit at FSMC_BWTR2.B14;
    sbit  DATAST7_FSMC_BWTR2_bit at FSMC_BWTR2.B15;
    sbit  ADDHLD0_FSMC_BWTR2_bit at FSMC_BWTR2.B4;
    sbit  ADDHLD1_FSMC_BWTR2_bit at FSMC_BWTR2.B5;
    sbit  ADDHLD2_FSMC_BWTR2_bit at FSMC_BWTR2.B6;
    sbit  ADDHLD3_FSMC_BWTR2_bit at FSMC_BWTR2.B7;
    sbit  ADDSET0_FSMC_BWTR2_bit at FSMC_BWTR2.B0;
    sbit  ADDSET1_FSMC_BWTR2_bit at FSMC_BWTR2.B1;
    sbit  ADDSET2_FSMC_BWTR2_bit at FSMC_BWTR2.B2;
    sbit  ADDSET3_FSMC_BWTR2_bit at FSMC_BWTR2.B3;

sfr far unsigned long   volatile FSMC_BWTR3           absolute 0xA0000114;
    sbit  ACCMOD0_FSMC_BWTR3_bit at FSMC_BWTR3.B28;
    sbit  ACCMOD1_FSMC_BWTR3_bit at FSMC_BWTR3.B29;
    sbit  DATLAT0_FSMC_BWTR3_bit at FSMC_BWTR3.B24;
    sbit  DATLAT1_FSMC_BWTR3_bit at FSMC_BWTR3.B25;
    sbit  DATLAT2_FSMC_BWTR3_bit at FSMC_BWTR3.B26;
    sbit  DATLAT3_FSMC_BWTR3_bit at FSMC_BWTR3.B27;
    sbit  CLKDIV0_FSMC_BWTR3_bit at FSMC_BWTR3.B20;
    sbit  CLKDIV1_FSMC_BWTR3_bit at FSMC_BWTR3.B21;
    sbit  CLKDIV2_FSMC_BWTR3_bit at FSMC_BWTR3.B22;
    sbit  CLKDIV3_FSMC_BWTR3_bit at FSMC_BWTR3.B23;
    sbit  DATAST0_FSMC_BWTR3_bit at FSMC_BWTR3.B8;
    sbit  DATAST1_FSMC_BWTR3_bit at FSMC_BWTR3.B9;
    sbit  DATAST2_FSMC_BWTR3_bit at FSMC_BWTR3.B10;
    sbit  DATAST3_FSMC_BWTR3_bit at FSMC_BWTR3.B11;
    sbit  DATAST4_FSMC_BWTR3_bit at FSMC_BWTR3.B12;
    sbit  DATAST5_FSMC_BWTR3_bit at FSMC_BWTR3.B13;
    sbit  DATAST6_FSMC_BWTR3_bit at FSMC_BWTR3.B14;
    sbit  DATAST7_FSMC_BWTR3_bit at FSMC_BWTR3.B15;
    sbit  ADDHLD0_FSMC_BWTR3_bit at FSMC_BWTR3.B4;
    sbit  ADDHLD1_FSMC_BWTR3_bit at FSMC_BWTR3.B5;
    sbit  ADDHLD2_FSMC_BWTR3_bit at FSMC_BWTR3.B6;
    sbit  ADDHLD3_FSMC_BWTR3_bit at FSMC_BWTR3.B7;
    sbit  ADDSET0_FSMC_BWTR3_bit at FSMC_BWTR3.B0;
    sbit  ADDSET1_FSMC_BWTR3_bit at FSMC_BWTR3.B1;
    sbit  ADDSET2_FSMC_BWTR3_bit at FSMC_BWTR3.B2;
    sbit  ADDSET3_FSMC_BWTR3_bit at FSMC_BWTR3.B3;

sfr far unsigned long   volatile FSMC_BWTR4           absolute 0xA000011C;
    sbit  ACCMOD0_FSMC_BWTR4_bit at FSMC_BWTR4.B28;
    sbit  ACCMOD1_FSMC_BWTR4_bit at FSMC_BWTR4.B29;
    sbit  DATLAT0_FSMC_BWTR4_bit at FSMC_BWTR4.B24;
    sbit  DATLAT1_FSMC_BWTR4_bit at FSMC_BWTR4.B25;
    sbit  DATLAT2_FSMC_BWTR4_bit at FSMC_BWTR4.B26;
    sbit  DATLAT3_FSMC_BWTR4_bit at FSMC_BWTR4.B27;
    sbit  CLKDIV0_FSMC_BWTR4_bit at FSMC_BWTR4.B20;
    sbit  CLKDIV1_FSMC_BWTR4_bit at FSMC_BWTR4.B21;
    sbit  CLKDIV2_FSMC_BWTR4_bit at FSMC_BWTR4.B22;
    sbit  CLKDIV3_FSMC_BWTR4_bit at FSMC_BWTR4.B23;
    sbit  DATAST0_FSMC_BWTR4_bit at FSMC_BWTR4.B8;
    sbit  DATAST1_FSMC_BWTR4_bit at FSMC_BWTR4.B9;
    sbit  DATAST2_FSMC_BWTR4_bit at FSMC_BWTR4.B10;
    sbit  DATAST3_FSMC_BWTR4_bit at FSMC_BWTR4.B11;
    sbit  DATAST4_FSMC_BWTR4_bit at FSMC_BWTR4.B12;
    sbit  DATAST5_FSMC_BWTR4_bit at FSMC_BWTR4.B13;
    sbit  DATAST6_FSMC_BWTR4_bit at FSMC_BWTR4.B14;
    sbit  DATAST7_FSMC_BWTR4_bit at FSMC_BWTR4.B15;
    sbit  ADDHLD0_FSMC_BWTR4_bit at FSMC_BWTR4.B4;
    sbit  ADDHLD1_FSMC_BWTR4_bit at FSMC_BWTR4.B5;
    sbit  ADDHLD2_FSMC_BWTR4_bit at FSMC_BWTR4.B6;
    sbit  ADDHLD3_FSMC_BWTR4_bit at FSMC_BWTR4.B7;
    sbit  ADDSET0_FSMC_BWTR4_bit at FSMC_BWTR4.B0;
    sbit  ADDSET1_FSMC_BWTR4_bit at FSMC_BWTR4.B1;
    sbit  ADDSET2_FSMC_BWTR4_bit at FSMC_BWTR4.B2;
    sbit  ADDSET3_FSMC_BWTR4_bit at FSMC_BWTR4.B3;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GOTGCTL absolute 0x50000000;
    const register unsigned short int SRQSCS = 0;
    sbit  SRQSCS_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B0;
    const register unsigned short int SRQ = 1;
    sbit  SRQ_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B1;
    const register unsigned short int HNGSCS = 8;
    sbit  HNGSCS_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B8;
    const register unsigned short int HNPRQ = 9;
    sbit  HNPRQ_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B9;
    const register unsigned short int HSHNPEN = 10;
    sbit  HSHNPEN_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B10;
    const register unsigned short int DHNPEN = 11;
    sbit  DHNPEN_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B11;
    const register unsigned short int CIDSTS = 16;
    sbit  CIDSTS_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B16;
    const register unsigned short int DBCT = 17;
    sbit  DBCT_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B17;
    const register unsigned short int ASVLD = 18;
    sbit  ASVLD_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B18;
    const register unsigned short int BSVLD = 19;
    sbit  BSVLD_bit at OTG_FS_GLOBAL_FS_GOTGCTL.B19;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GOTGINT absolute 0x50000004;
    const register unsigned short int SEDET = 2;
    sbit  SEDET_bit at OTG_FS_GLOBAL_FS_GOTGINT.B2;
    const register unsigned short int SRSSCHG = 8;
    sbit  SRSSCHG_bit at OTG_FS_GLOBAL_FS_GOTGINT.B8;
    const register unsigned short int HNSSCHG = 9;
    sbit  HNSSCHG_bit at OTG_FS_GLOBAL_FS_GOTGINT.B9;
    const register unsigned short int HNGDET = 17;
    sbit  HNGDET_bit at OTG_FS_GLOBAL_FS_GOTGINT.B17;
    const register unsigned short int ADTOCHG = 18;
    sbit  ADTOCHG_bit at OTG_FS_GLOBAL_FS_GOTGINT.B18;
    const register unsigned short int DBCDNE = 19;
    sbit  DBCDNE_bit at OTG_FS_GLOBAL_FS_GOTGINT.B19;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GAHBCFG absolute 0x50000008;
    const register unsigned short int GINT = 0;
    sbit  GINT_bit at OTG_FS_GLOBAL_FS_GAHBCFG.B0;
    const register unsigned short int TXFELVL = 7;
    sbit  TXFELVL_bit at OTG_FS_GLOBAL_FS_GAHBCFG.B7;
    const register unsigned short int PTXFELVL = 8;
    sbit  PTXFELVL_bit at OTG_FS_GLOBAL_FS_GAHBCFG.B8;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GUSBCFG absolute 0x5000000C;
    const register unsigned short int TOCAL0 = 0;
    sbit  TOCAL0_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B0;
    const register unsigned short int TOCAL1 = 1;
    sbit  TOCAL1_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B1;
    const register unsigned short int TOCAL2 = 2;
    sbit  TOCAL2_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B2;
    const register unsigned short int PHYSEL = 6;
    sbit  PHYSEL_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B6;
    const register unsigned short int SRPCAP = 8;
    sbit  SRPCAP_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B8;
    const register unsigned short int HNPCAP = 9;
    sbit  HNPCAP_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B9;
    const register unsigned short int TRDT0 = 10;
    sbit  TRDT0_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B10;
    const register unsigned short int TRDT1 = 11;
    sbit  TRDT1_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B11;
    const register unsigned short int TRDT2 = 12;
    sbit  TRDT2_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B12;
    const register unsigned short int TRDT3 = 13;
    sbit  TRDT3_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B13;
    const register unsigned short int FHMOD = 29;
    sbit  FHMOD_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B29;
    const register unsigned short int FDMOD = 30;
    sbit  FDMOD_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B30;
    const register unsigned short int CTXPKT = 31;
    sbit  CTXPKT_bit at OTG_FS_GLOBAL_FS_GUSBCFG.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GRSTCTL absolute 0x50000010;
    const register unsigned short int CSRST = 0;
    sbit  CSRST_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B0;
    const register unsigned short int HSRST = 1;
    sbit  HSRST_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B1;
    const register unsigned short int FCRST = 2;
    sbit  FCRST_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B2;
    const register unsigned short int RXFFLSH = 4;
    sbit  RXFFLSH_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B4;
    const register unsigned short int TXFFLSH = 5;
    sbit  TXFFLSH_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B5;
    const register unsigned short int TXFNUM0 = 6;
    sbit  TXFNUM0_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B6;
    const register unsigned short int TXFNUM1 = 7;
    sbit  TXFNUM1_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B7;
    const register unsigned short int TXFNUM2 = 8;
    sbit  TXFNUM2_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B8;
    const register unsigned short int TXFNUM3 = 9;
    sbit  TXFNUM3_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B9;
    const register unsigned short int TXFNUM4 = 10;
    sbit  TXFNUM4_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B10;
    const register unsigned short int AHBIDL = 31;
    sbit  AHBIDL_bit at OTG_FS_GLOBAL_FS_GRSTCTL.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GINTSTS absolute 0x50000014;
    const register unsigned short int CMOD = 0;
    sbit  CMOD_bit at OTG_FS_GLOBAL_FS_GINTSTS.B0;
    const register unsigned short int MMIS = 1;
    sbit  MMIS_bit at OTG_FS_GLOBAL_FS_GINTSTS.B1;
    const register unsigned short int OTGINT = 2;
    sbit  OTGINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B2;
    const register unsigned short int SOF = 3;
    sbit  SOF_bit at OTG_FS_GLOBAL_FS_GINTSTS.B3;
    const register unsigned short int RXFLVL = 4;
    sbit  RXFLVL_bit at OTG_FS_GLOBAL_FS_GINTSTS.B4;
    const register unsigned short int NPTXFE = 5;
    sbit  NPTXFE_bit at OTG_FS_GLOBAL_FS_GINTSTS.B5;
    const register unsigned short int GINAKEFF = 6;
    sbit  GINAKEFF_bit at OTG_FS_GLOBAL_FS_GINTSTS.B6;
    const register unsigned short int GOUTNAKEFF = 7;
    sbit  GOUTNAKEFF_bit at OTG_FS_GLOBAL_FS_GINTSTS.B7;
    const register unsigned short int ESUSP = 10;
    sbit  ESUSP_bit at OTG_FS_GLOBAL_FS_GINTSTS.B10;
    const register unsigned short int USBSUSP = 11;
    sbit  USBSUSP_bit at OTG_FS_GLOBAL_FS_GINTSTS.B11;
    const register unsigned short int USBRST = 12;
    sbit  USBRST_bit at OTG_FS_GLOBAL_FS_GINTSTS.B12;
    const register unsigned short int ENUMDNE = 13;
    sbit  ENUMDNE_bit at OTG_FS_GLOBAL_FS_GINTSTS.B13;
    const register unsigned short int ISOODRP = 14;
    sbit  ISOODRP_bit at OTG_FS_GLOBAL_FS_GINTSTS.B14;
    const register unsigned short int EOPF = 15;
    sbit  EOPF_bit at OTG_FS_GLOBAL_FS_GINTSTS.B15;
    const register unsigned short int IEPINT = 18;
    sbit  IEPINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B18;
    const register unsigned short int OEPINT = 19;
    sbit  OEPINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B19;
    const register unsigned short int IISOIXFR = 20;
    sbit  IISOIXFR_bit at OTG_FS_GLOBAL_FS_GINTSTS.B20;
    const register unsigned short int IPXFR_INCOMPISOOUT = 21;
    sbit  IPXFR_INCOMPISOOUT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B21;
    const register unsigned short int HPRTINT = 24;
    sbit  HPRTINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B24;
    const register unsigned short int HCINT = 25;
    sbit  HCINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B25;
    const register unsigned short int PTXFE = 26;
    sbit  PTXFE_bit at OTG_FS_GLOBAL_FS_GINTSTS.B26;
    const register unsigned short int CIDSCHG = 28;
    sbit  CIDSCHG_bit at OTG_FS_GLOBAL_FS_GINTSTS.B28;
    const register unsigned short int DISCINT = 29;
    sbit  DISCINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B29;
    const register unsigned short int SRQINT = 30;
    sbit  SRQINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B30;
    const register unsigned short int WKUPINT = 31;
    sbit  WKUPINT_bit at OTG_FS_GLOBAL_FS_GINTSTS.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GINTMSK absolute 0x50000018;
    const register unsigned short int MMISM = 1;
    sbit  MMISM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B1;
    sbit  OTGINT_OTG_FS_GLOBAL_FS_GINTMSK_bit at OTG_FS_GLOBAL_FS_GINTMSK.B2;
    const register unsigned short int SOFM = 3;
    sbit  SOFM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B3;
    const register unsigned short int RXFLVLM = 4;
    sbit  RXFLVLM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B4;
    const register unsigned short int NPTXFEM = 5;
    sbit  NPTXFEM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B5;
    const register unsigned short int GINAKEFFM = 6;
    sbit  GINAKEFFM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B6;
    const register unsigned short int GONAKEFFM = 7;
    sbit  GONAKEFFM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B7;
    const register unsigned short int ESUSPM = 10;
    sbit  ESUSPM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B10;
    const register unsigned short int USBSUSPM = 11;
    sbit  USBSUSPM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B11;
    sbit  USBRST_OTG_FS_GLOBAL_FS_GINTMSK_bit at OTG_FS_GLOBAL_FS_GINTMSK.B12;
    const register unsigned short int ENUMDNEM = 13;
    sbit  ENUMDNEM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B13;
    const register unsigned short int ISOODRPM = 14;
    sbit  ISOODRPM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B14;
    const register unsigned short int EOPFM = 15;
    sbit  EOPFM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B15;
    const register unsigned short int EPMISM = 17;
    sbit  EPMISM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B17;
    sbit  IEPINT_OTG_FS_GLOBAL_FS_GINTMSK_bit at OTG_FS_GLOBAL_FS_GINTMSK.B18;
    sbit  OEPINT_OTG_FS_GLOBAL_FS_GINTMSK_bit at OTG_FS_GLOBAL_FS_GINTMSK.B19;
    const register unsigned short int IISOIXFRM = 20;
    sbit  IISOIXFRM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B20;
    const register unsigned short int IPXFRM_IISOOXFRM = 21;
    sbit  IPXFRM_IISOOXFRM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B21;
    const register unsigned short int PRTIM = 24;
    sbit  PRTIM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B24;
    const register unsigned short int HCIM = 25;
    sbit  HCIM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B25;
    const register unsigned short int PTXFEM = 26;
    sbit  PTXFEM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B26;
    const register unsigned short int CIDSCHGM = 28;
    sbit  CIDSCHGM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B28;
    sbit  DISCINT_OTG_FS_GLOBAL_FS_GINTMSK_bit at OTG_FS_GLOBAL_FS_GINTMSK.B29;
    const register unsigned short int SRQIM = 30;
    sbit  SRQIM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B30;
    const register unsigned short int WUIM = 31;
    sbit  WUIM_bit at OTG_FS_GLOBAL_FS_GINTMSK.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GRXSTSR_Device absolute 0x5000001C;
    const register unsigned short int EPNUM0 = 0;
    sbit  EPNUM0_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B0;
    const register unsigned short int EPNUM1 = 1;
    sbit  EPNUM1_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B1;
    const register unsigned short int EPNUM2 = 2;
    sbit  EPNUM2_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B2;
    const register unsigned short int EPNUM3 = 3;
    sbit  EPNUM3_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B3;
    const register unsigned short int BCNT0 = 4;
    sbit  BCNT0_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B4;
    const register unsigned short int BCNT1 = 5;
    sbit  BCNT1_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B5;
    const register unsigned short int BCNT2 = 6;
    sbit  BCNT2_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B6;
    const register unsigned short int BCNT3 = 7;
    sbit  BCNT3_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B7;
    const register unsigned short int BCNT4 = 8;
    sbit  BCNT4_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B8;
    const register unsigned short int BCNT5 = 9;
    sbit  BCNT5_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B9;
    const register unsigned short int BCNT6 = 10;
    sbit  BCNT6_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B10;
    const register unsigned short int BCNT7 = 11;
    sbit  BCNT7_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B11;
    const register unsigned short int BCNT8 = 12;
    sbit  BCNT8_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B12;
    const register unsigned short int BCNT9 = 13;
    sbit  BCNT9_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B13;
    const register unsigned short int BCNT10 = 14;
    sbit  BCNT10_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B14;
    const register unsigned short int DPID0 = 15;
    sbit  DPID0_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B15;
    const register unsigned short int DPID1 = 16;
    sbit  DPID1_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B16;
    const register unsigned short int PKTSTS0 = 17;
    sbit  PKTSTS0_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B17;
    const register unsigned short int PKTSTS1 = 18;
    sbit  PKTSTS1_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B18;
    const register unsigned short int PKTSTS2 = 19;
    sbit  PKTSTS2_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B19;
    const register unsigned short int PKTSTS3 = 20;
    sbit  PKTSTS3_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B20;
    const register unsigned short int FRMNUM0 = 21;
    sbit  FRMNUM0_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B21;
    const register unsigned short int FRMNUM1 = 22;
    sbit  FRMNUM1_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B22;
    const register unsigned short int FRMNUM2 = 23;
    sbit  FRMNUM2_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B23;
    const register unsigned short int FRMNUM3 = 24;
    sbit  FRMNUM3_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Device.B24;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GRXSTSR_Host absolute 0x5000001C;
    sbit  EPNUM0_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B0;
    sbit  EPNUM1_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B1;
    sbit  EPNUM2_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B2;
    sbit  EPNUM3_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B3;
    sbit  BCNT0_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B4;
    sbit  BCNT1_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B5;
    sbit  BCNT2_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B6;
    sbit  BCNT3_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B7;
    sbit  BCNT4_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B8;
    sbit  BCNT5_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B9;
    sbit  BCNT6_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B10;
    sbit  BCNT7_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B11;
    sbit  BCNT8_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B12;
    sbit  BCNT9_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B13;
    sbit  BCNT10_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B14;
    sbit  DPID0_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B15;
    sbit  DPID1_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B16;
    sbit  PKTSTS0_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B17;
    sbit  PKTSTS1_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B18;
    sbit  PKTSTS2_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B19;
    sbit  PKTSTS3_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B20;
    sbit  FRMNUM0_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B21;
    sbit  FRMNUM1_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B22;
    sbit  FRMNUM2_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B23;
    sbit  FRMNUM3_OTG_FS_GLOBAL_FS_GRXSTSR_Host_bit at OTG_FS_GLOBAL_FS_GRXSTSR_Host.B24;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GRXFSIZ absolute 0x50000024;
    const register unsigned short int RXFD0 = 0;
    sbit  RXFD0_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B0;
    const register unsigned short int RXFD1 = 1;
    sbit  RXFD1_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B1;
    const register unsigned short int RXFD2 = 2;
    sbit  RXFD2_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B2;
    const register unsigned short int RXFD3 = 3;
    sbit  RXFD3_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B3;
    const register unsigned short int RXFD4 = 4;
    sbit  RXFD4_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B4;
    const register unsigned short int RXFD5 = 5;
    sbit  RXFD5_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B5;
    const register unsigned short int RXFD6 = 6;
    sbit  RXFD6_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B6;
    const register unsigned short int RXFD7 = 7;
    sbit  RXFD7_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B7;
    const register unsigned short int RXFD8 = 8;
    sbit  RXFD8_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B8;
    const register unsigned short int RXFD9 = 9;
    sbit  RXFD9_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B9;
    const register unsigned short int RXFD10 = 10;
    sbit  RXFD10_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B10;
    const register unsigned short int RXFD11 = 11;
    sbit  RXFD11_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B11;
    const register unsigned short int RXFD12 = 12;
    sbit  RXFD12_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B12;
    const register unsigned short int RXFD13 = 13;
    sbit  RXFD13_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B13;
    const register unsigned short int RXFD14 = 14;
    sbit  RXFD14_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B14;
    const register unsigned short int RXFD15 = 15;
    sbit  RXFD15_bit at OTG_FS_GLOBAL_FS_GRXFSIZ.B15;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device absolute 0x50000028;
    const register unsigned short int TX0FSA0 = 0;
    sbit  TX0FSA0_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B0;
    const register unsigned short int TX0FSA1 = 1;
    sbit  TX0FSA1_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B1;
    const register unsigned short int TX0FSA2 = 2;
    sbit  TX0FSA2_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B2;
    const register unsigned short int TX0FSA3 = 3;
    sbit  TX0FSA3_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B3;
    const register unsigned short int TX0FSA4 = 4;
    sbit  TX0FSA4_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B4;
    const register unsigned short int TX0FSA5 = 5;
    sbit  TX0FSA5_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B5;
    const register unsigned short int TX0FSA6 = 6;
    sbit  TX0FSA6_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B6;
    const register unsigned short int TX0FSA7 = 7;
    sbit  TX0FSA7_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B7;
    const register unsigned short int TX0FSA8 = 8;
    sbit  TX0FSA8_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B8;
    const register unsigned short int TX0FSA9 = 9;
    sbit  TX0FSA9_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B9;
    const register unsigned short int TX0FSA10 = 10;
    sbit  TX0FSA10_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B10;
    const register unsigned short int TX0FSA11 = 11;
    sbit  TX0FSA11_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B11;
    const register unsigned short int TX0FSA12 = 12;
    sbit  TX0FSA12_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B12;
    const register unsigned short int TX0FSA13 = 13;
    sbit  TX0FSA13_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B13;
    const register unsigned short int TX0FSA14 = 14;
    sbit  TX0FSA14_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B14;
    const register unsigned short int TX0FSA15 = 15;
    sbit  TX0FSA15_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B15;
    const register unsigned short int TX0FD0 = 16;
    sbit  TX0FD0_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B16;
    const register unsigned short int TX0FD1 = 17;
    sbit  TX0FD1_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B17;
    const register unsigned short int TX0FD2 = 18;
    sbit  TX0FD2_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B18;
    const register unsigned short int TX0FD3 = 19;
    sbit  TX0FD3_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B19;
    const register unsigned short int TX0FD4 = 20;
    sbit  TX0FD4_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B20;
    const register unsigned short int TX0FD5 = 21;
    sbit  TX0FD5_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B21;
    const register unsigned short int TX0FD6 = 22;
    sbit  TX0FD6_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B22;
    const register unsigned short int TX0FD7 = 23;
    sbit  TX0FD7_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B23;
    const register unsigned short int TX0FD8 = 24;
    sbit  TX0FD8_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B24;
    const register unsigned short int TX0FD9 = 25;
    sbit  TX0FD9_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B25;
    const register unsigned short int TX0FD10 = 26;
    sbit  TX0FD10_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B26;
    const register unsigned short int TX0FD11 = 27;
    sbit  TX0FD11_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B27;
    const register unsigned short int TX0FD12 = 28;
    sbit  TX0FD12_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B28;
    const register unsigned short int TX0FD13 = 29;
    sbit  TX0FD13_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B29;
    const register unsigned short int TX0FD14 = 30;
    sbit  TX0FD14_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B30;
    const register unsigned short int TX0FD15 = 31;
    sbit  TX0FD15_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host absolute 0x50000028;
    const register unsigned short int NPTXFSA0 = 0;
    sbit  NPTXFSA0_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B0;
    const register unsigned short int NPTXFSA1 = 1;
    sbit  NPTXFSA1_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B1;
    const register unsigned short int NPTXFSA2 = 2;
    sbit  NPTXFSA2_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B2;
    const register unsigned short int NPTXFSA3 = 3;
    sbit  NPTXFSA3_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B3;
    const register unsigned short int NPTXFSA4 = 4;
    sbit  NPTXFSA4_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B4;
    const register unsigned short int NPTXFSA5 = 5;
    sbit  NPTXFSA5_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B5;
    const register unsigned short int NPTXFSA6 = 6;
    sbit  NPTXFSA6_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B6;
    const register unsigned short int NPTXFSA7 = 7;
    sbit  NPTXFSA7_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B7;
    const register unsigned short int NPTXFSA8 = 8;
    sbit  NPTXFSA8_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B8;
    const register unsigned short int NPTXFSA9 = 9;
    sbit  NPTXFSA9_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B9;
    const register unsigned short int NPTXFSA10 = 10;
    sbit  NPTXFSA10_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B10;
    const register unsigned short int NPTXFSA11 = 11;
    sbit  NPTXFSA11_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B11;
    const register unsigned short int NPTXFSA12 = 12;
    sbit  NPTXFSA12_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B12;
    const register unsigned short int NPTXFSA13 = 13;
    sbit  NPTXFSA13_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B13;
    const register unsigned short int NPTXFSA14 = 14;
    sbit  NPTXFSA14_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B14;
    const register unsigned short int NPTXFSA15 = 15;
    sbit  NPTXFSA15_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B15;
    const register unsigned short int NPTXFD0 = 16;
    sbit  NPTXFD0_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B16;
    const register unsigned short int NPTXFD1 = 17;
    sbit  NPTXFD1_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B17;
    const register unsigned short int NPTXFD2 = 18;
    sbit  NPTXFD2_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B18;
    const register unsigned short int NPTXFD3 = 19;
    sbit  NPTXFD3_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B19;
    const register unsigned short int NPTXFD4 = 20;
    sbit  NPTXFD4_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B20;
    const register unsigned short int NPTXFD5 = 21;
    sbit  NPTXFD5_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B21;
    const register unsigned short int NPTXFD6 = 22;
    sbit  NPTXFD6_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B22;
    const register unsigned short int NPTXFD7 = 23;
    sbit  NPTXFD7_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B23;
    const register unsigned short int NPTXFD8 = 24;
    sbit  NPTXFD8_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B24;
    const register unsigned short int NPTXFD9 = 25;
    sbit  NPTXFD9_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B25;
    const register unsigned short int NPTXFD10 = 26;
    sbit  NPTXFD10_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B26;
    const register unsigned short int NPTXFD11 = 27;
    sbit  NPTXFD11_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B27;
    const register unsigned short int NPTXFD12 = 28;
    sbit  NPTXFD12_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B28;
    const register unsigned short int NPTXFD13 = 29;
    sbit  NPTXFD13_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B29;
    const register unsigned short int NPTXFD14 = 30;
    sbit  NPTXFD14_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B30;
    const register unsigned short int NPTXFD15 = 31;
    sbit  NPTXFD15_bit at OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GNPTXSTS absolute 0x5000002C;
    const register unsigned short int NPTXFSAV0 = 0;
    sbit  NPTXFSAV0_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B0;
    const register unsigned short int NPTXFSAV1 = 1;
    sbit  NPTXFSAV1_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B1;
    const register unsigned short int NPTXFSAV2 = 2;
    sbit  NPTXFSAV2_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B2;
    const register unsigned short int NPTXFSAV3 = 3;
    sbit  NPTXFSAV3_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B3;
    const register unsigned short int NPTXFSAV4 = 4;
    sbit  NPTXFSAV4_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B4;
    const register unsigned short int NPTXFSAV5 = 5;
    sbit  NPTXFSAV5_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B5;
    const register unsigned short int NPTXFSAV6 = 6;
    sbit  NPTXFSAV6_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B6;
    const register unsigned short int NPTXFSAV7 = 7;
    sbit  NPTXFSAV7_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B7;
    const register unsigned short int NPTXFSAV8 = 8;
    sbit  NPTXFSAV8_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B8;
    const register unsigned short int NPTXFSAV9 = 9;
    sbit  NPTXFSAV9_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B9;
    const register unsigned short int NPTXFSAV10 = 10;
    sbit  NPTXFSAV10_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B10;
    const register unsigned short int NPTXFSAV11 = 11;
    sbit  NPTXFSAV11_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B11;
    const register unsigned short int NPTXFSAV12 = 12;
    sbit  NPTXFSAV12_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B12;
    const register unsigned short int NPTXFSAV13 = 13;
    sbit  NPTXFSAV13_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B13;
    const register unsigned short int NPTXFSAV14 = 14;
    sbit  NPTXFSAV14_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B14;
    const register unsigned short int NPTXFSAV15 = 15;
    sbit  NPTXFSAV15_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B15;
    const register unsigned short int NPTQXSAV0 = 16;
    sbit  NPTQXSAV0_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B16;
    const register unsigned short int NPTQXSAV1 = 17;
    sbit  NPTQXSAV1_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B17;
    const register unsigned short int NPTQXSAV2 = 18;
    sbit  NPTQXSAV2_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B18;
    const register unsigned short int NPTQXSAV3 = 19;
    sbit  NPTQXSAV3_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B19;
    const register unsigned short int NPTQXSAV4 = 20;
    sbit  NPTQXSAV4_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B20;
    const register unsigned short int NPTQXSAV5 = 21;
    sbit  NPTQXSAV5_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B21;
    const register unsigned short int NPTQXSAV6 = 22;
    sbit  NPTQXSAV6_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B22;
    const register unsigned short int NPTQXSAV7 = 23;
    sbit  NPTQXSAV7_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B23;
    const register unsigned short int NPTXQTOP0 = 24;
    sbit  NPTXQTOP0_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B24;
    const register unsigned short int NPTXQTOP1 = 25;
    sbit  NPTXQTOP1_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B25;
    const register unsigned short int NPTXQTOP2 = 26;
    sbit  NPTXQTOP2_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B26;
    const register unsigned short int NPTXQTOP3 = 27;
    sbit  NPTXQTOP3_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B27;
    const register unsigned short int NPTXQTOP4 = 28;
    sbit  NPTXQTOP4_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B28;
    const register unsigned short int NPTXQTOP5 = 29;
    sbit  NPTXQTOP5_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B29;
    const register unsigned short int NPTXQTOP6 = 30;
    sbit  NPTXQTOP6_bit at OTG_FS_GLOBAL_FS_GNPTXSTS.B30;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_GCCFG absolute 0x50000038;
    const register unsigned short int DCDET = 0;
    sbit  DCDET_bit at OTG_FS_GLOBAL_FS_GCCFG.B0;
    const register unsigned short int PDET = 1;
    sbit  PDET_bit at OTG_FS_GLOBAL_FS_GCCFG.B1;
    const register unsigned short int SDET = 2;
    sbit  SDET_bit at OTG_FS_GLOBAL_FS_GCCFG.B2;
    const register unsigned short int PS2DET = 3;
    sbit  PS2DET_bit at OTG_FS_GLOBAL_FS_GCCFG.B3;
    const register unsigned short int PWRDWN = 16;
    sbit  PWRDWN_bit at OTG_FS_GLOBAL_FS_GCCFG.B16;
    const register unsigned short int BCDEN = 17;
    sbit  BCDEN_bit at OTG_FS_GLOBAL_FS_GCCFG.B17;
    const register unsigned short int DCDEN = 18;
    sbit  DCDEN_bit at OTG_FS_GLOBAL_FS_GCCFG.B18;
    const register unsigned short int PDEN = 19;
    sbit  PDEN_bit at OTG_FS_GLOBAL_FS_GCCFG.B19;
    const register unsigned short int SDEN = 20;
    sbit  SDEN_bit at OTG_FS_GLOBAL_FS_GCCFG.B20;
    const register unsigned short int VBDEN = 21;
    sbit  VBDEN_bit at OTG_FS_GLOBAL_FS_GCCFG.B21;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_CID absolute 0x5000003C;
    const register unsigned short int PRODUCT_ID0 = 0;
    sbit  PRODUCT_ID0_bit at OTG_FS_GLOBAL_FS_CID.B0;
    const register unsigned short int PRODUCT_ID1 = 1;
    sbit  PRODUCT_ID1_bit at OTG_FS_GLOBAL_FS_CID.B1;
    const register unsigned short int PRODUCT_ID2 = 2;
    sbit  PRODUCT_ID2_bit at OTG_FS_GLOBAL_FS_CID.B2;
    const register unsigned short int PRODUCT_ID3 = 3;
    sbit  PRODUCT_ID3_bit at OTG_FS_GLOBAL_FS_CID.B3;
    const register unsigned short int PRODUCT_ID4 = 4;
    sbit  PRODUCT_ID4_bit at OTG_FS_GLOBAL_FS_CID.B4;
    const register unsigned short int PRODUCT_ID5 = 5;
    sbit  PRODUCT_ID5_bit at OTG_FS_GLOBAL_FS_CID.B5;
    const register unsigned short int PRODUCT_ID6 = 6;
    sbit  PRODUCT_ID6_bit at OTG_FS_GLOBAL_FS_CID.B6;
    const register unsigned short int PRODUCT_ID7 = 7;
    sbit  PRODUCT_ID7_bit at OTG_FS_GLOBAL_FS_CID.B7;
    const register unsigned short int PRODUCT_ID8 = 8;
    sbit  PRODUCT_ID8_bit at OTG_FS_GLOBAL_FS_CID.B8;
    const register unsigned short int PRODUCT_ID9 = 9;
    sbit  PRODUCT_ID9_bit at OTG_FS_GLOBAL_FS_CID.B9;
    const register unsigned short int PRODUCT_ID10 = 10;
    sbit  PRODUCT_ID10_bit at OTG_FS_GLOBAL_FS_CID.B10;
    const register unsigned short int PRODUCT_ID11 = 11;
    sbit  PRODUCT_ID11_bit at OTG_FS_GLOBAL_FS_CID.B11;
    const register unsigned short int PRODUCT_ID12 = 12;
    sbit  PRODUCT_ID12_bit at OTG_FS_GLOBAL_FS_CID.B12;
    const register unsigned short int PRODUCT_ID13 = 13;
    sbit  PRODUCT_ID13_bit at OTG_FS_GLOBAL_FS_CID.B13;
    const register unsigned short int PRODUCT_ID14 = 14;
    sbit  PRODUCT_ID14_bit at OTG_FS_GLOBAL_FS_CID.B14;
    const register unsigned short int PRODUCT_ID15 = 15;
    sbit  PRODUCT_ID15_bit at OTG_FS_GLOBAL_FS_CID.B15;
    const register unsigned short int PRODUCT_ID16 = 16;
    sbit  PRODUCT_ID16_bit at OTG_FS_GLOBAL_FS_CID.B16;
    const register unsigned short int PRODUCT_ID17 = 17;
    sbit  PRODUCT_ID17_bit at OTG_FS_GLOBAL_FS_CID.B17;
    const register unsigned short int PRODUCT_ID18 = 18;
    sbit  PRODUCT_ID18_bit at OTG_FS_GLOBAL_FS_CID.B18;
    const register unsigned short int PRODUCT_ID19 = 19;
    sbit  PRODUCT_ID19_bit at OTG_FS_GLOBAL_FS_CID.B19;
    const register unsigned short int PRODUCT_ID20 = 20;
    sbit  PRODUCT_ID20_bit at OTG_FS_GLOBAL_FS_CID.B20;
    const register unsigned short int PRODUCT_ID21 = 21;
    sbit  PRODUCT_ID21_bit at OTG_FS_GLOBAL_FS_CID.B21;
    const register unsigned short int PRODUCT_ID22 = 22;
    sbit  PRODUCT_ID22_bit at OTG_FS_GLOBAL_FS_CID.B22;
    const register unsigned short int PRODUCT_ID23 = 23;
    sbit  PRODUCT_ID23_bit at OTG_FS_GLOBAL_FS_CID.B23;
    const register unsigned short int PRODUCT_ID24 = 24;
    sbit  PRODUCT_ID24_bit at OTG_FS_GLOBAL_FS_CID.B24;
    const register unsigned short int PRODUCT_ID25 = 25;
    sbit  PRODUCT_ID25_bit at OTG_FS_GLOBAL_FS_CID.B25;
    const register unsigned short int PRODUCT_ID26 = 26;
    sbit  PRODUCT_ID26_bit at OTG_FS_GLOBAL_FS_CID.B26;
    const register unsigned short int PRODUCT_ID27 = 27;
    sbit  PRODUCT_ID27_bit at OTG_FS_GLOBAL_FS_CID.B27;
    const register unsigned short int PRODUCT_ID28 = 28;
    sbit  PRODUCT_ID28_bit at OTG_FS_GLOBAL_FS_CID.B28;
    const register unsigned short int PRODUCT_ID29 = 29;
    sbit  PRODUCT_ID29_bit at OTG_FS_GLOBAL_FS_CID.B29;
    const register unsigned short int PRODUCT_ID30 = 30;
    sbit  PRODUCT_ID30_bit at OTG_FS_GLOBAL_FS_CID.B30;
    const register unsigned short int PRODUCT_ID31 = 31;
    sbit  PRODUCT_ID31_bit at OTG_FS_GLOBAL_FS_CID.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_HPTXFSIZ absolute 0x50000100;
    const register unsigned short int PTXSA0 = 0;
    sbit  PTXSA0_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B0;
    const register unsigned short int PTXSA1 = 1;
    sbit  PTXSA1_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B1;
    const register unsigned short int PTXSA2 = 2;
    sbit  PTXSA2_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B2;
    const register unsigned short int PTXSA3 = 3;
    sbit  PTXSA3_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B3;
    const register unsigned short int PTXSA4 = 4;
    sbit  PTXSA4_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B4;
    const register unsigned short int PTXSA5 = 5;
    sbit  PTXSA5_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B5;
    const register unsigned short int PTXSA6 = 6;
    sbit  PTXSA6_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B6;
    const register unsigned short int PTXSA7 = 7;
    sbit  PTXSA7_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B7;
    const register unsigned short int PTXSA8 = 8;
    sbit  PTXSA8_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B8;
    const register unsigned short int PTXSA9 = 9;
    sbit  PTXSA9_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B9;
    const register unsigned short int PTXSA10 = 10;
    sbit  PTXSA10_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B10;
    const register unsigned short int PTXSA11 = 11;
    sbit  PTXSA11_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B11;
    const register unsigned short int PTXSA12 = 12;
    sbit  PTXSA12_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B12;
    const register unsigned short int PTXSA13 = 13;
    sbit  PTXSA13_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B13;
    const register unsigned short int PTXSA14 = 14;
    sbit  PTXSA14_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B14;
    const register unsigned short int PTXSA15 = 15;
    sbit  PTXSA15_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B15;
    const register unsigned short int PTXFSIZ0 = 16;
    sbit  PTXFSIZ0_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B16;
    const register unsigned short int PTXFSIZ1 = 17;
    sbit  PTXFSIZ1_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B17;
    const register unsigned short int PTXFSIZ2 = 18;
    sbit  PTXFSIZ2_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B18;
    const register unsigned short int PTXFSIZ3 = 19;
    sbit  PTXFSIZ3_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B19;
    const register unsigned short int PTXFSIZ4 = 20;
    sbit  PTXFSIZ4_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B20;
    const register unsigned short int PTXFSIZ5 = 21;
    sbit  PTXFSIZ5_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B21;
    const register unsigned short int PTXFSIZ6 = 22;
    sbit  PTXFSIZ6_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B22;
    const register unsigned short int PTXFSIZ7 = 23;
    sbit  PTXFSIZ7_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B23;
    const register unsigned short int PTXFSIZ8 = 24;
    sbit  PTXFSIZ8_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B24;
    const register unsigned short int PTXFSIZ9 = 25;
    sbit  PTXFSIZ9_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B25;
    const register unsigned short int PTXFSIZ10 = 26;
    sbit  PTXFSIZ10_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B26;
    const register unsigned short int PTXFSIZ11 = 27;
    sbit  PTXFSIZ11_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B27;
    const register unsigned short int PTXFSIZ12 = 28;
    sbit  PTXFSIZ12_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B28;
    const register unsigned short int PTXFSIZ13 = 29;
    sbit  PTXFSIZ13_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B29;
    const register unsigned short int PTXFSIZ14 = 30;
    sbit  PTXFSIZ14_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B30;
    const register unsigned short int PTXFSIZ15 = 31;
    sbit  PTXFSIZ15_bit at OTG_FS_GLOBAL_FS_HPTXFSIZ.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_DIEPTXF1 absolute 0x50000104;
    const register unsigned short int INEPTXSA0 = 0;
    sbit  INEPTXSA0_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B0;
    const register unsigned short int INEPTXSA1 = 1;
    sbit  INEPTXSA1_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B1;
    const register unsigned short int INEPTXSA2 = 2;
    sbit  INEPTXSA2_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B2;
    const register unsigned short int INEPTXSA3 = 3;
    sbit  INEPTXSA3_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B3;
    const register unsigned short int INEPTXSA4 = 4;
    sbit  INEPTXSA4_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B4;
    const register unsigned short int INEPTXSA5 = 5;
    sbit  INEPTXSA5_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B5;
    const register unsigned short int INEPTXSA6 = 6;
    sbit  INEPTXSA6_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B6;
    const register unsigned short int INEPTXSA7 = 7;
    sbit  INEPTXSA7_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B7;
    const register unsigned short int INEPTXSA8 = 8;
    sbit  INEPTXSA8_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B8;
    const register unsigned short int INEPTXSA9 = 9;
    sbit  INEPTXSA9_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B9;
    const register unsigned short int INEPTXSA10 = 10;
    sbit  INEPTXSA10_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B10;
    const register unsigned short int INEPTXSA11 = 11;
    sbit  INEPTXSA11_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B11;
    const register unsigned short int INEPTXSA12 = 12;
    sbit  INEPTXSA12_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B12;
    const register unsigned short int INEPTXSA13 = 13;
    sbit  INEPTXSA13_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B13;
    const register unsigned short int INEPTXSA14 = 14;
    sbit  INEPTXSA14_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B14;
    const register unsigned short int INEPTXSA15 = 15;
    sbit  INEPTXSA15_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B15;
    const register unsigned short int INEPTXFD0 = 16;
    sbit  INEPTXFD0_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B16;
    const register unsigned short int INEPTXFD1 = 17;
    sbit  INEPTXFD1_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B17;
    const register unsigned short int INEPTXFD2 = 18;
    sbit  INEPTXFD2_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B18;
    const register unsigned short int INEPTXFD3 = 19;
    sbit  INEPTXFD3_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B19;
    const register unsigned short int INEPTXFD4 = 20;
    sbit  INEPTXFD4_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B20;
    const register unsigned short int INEPTXFD5 = 21;
    sbit  INEPTXFD5_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B21;
    const register unsigned short int INEPTXFD6 = 22;
    sbit  INEPTXFD6_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B22;
    const register unsigned short int INEPTXFD7 = 23;
    sbit  INEPTXFD7_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B23;
    const register unsigned short int INEPTXFD8 = 24;
    sbit  INEPTXFD8_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B24;
    const register unsigned short int INEPTXFD9 = 25;
    sbit  INEPTXFD9_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B25;
    const register unsigned short int INEPTXFD10 = 26;
    sbit  INEPTXFD10_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B26;
    const register unsigned short int INEPTXFD11 = 27;
    sbit  INEPTXFD11_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B27;
    const register unsigned short int INEPTXFD12 = 28;
    sbit  INEPTXFD12_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B28;
    const register unsigned short int INEPTXFD13 = 29;
    sbit  INEPTXFD13_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B29;
    const register unsigned short int INEPTXFD14 = 30;
    sbit  INEPTXFD14_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B30;
    const register unsigned short int INEPTXFD15 = 31;
    sbit  INEPTXFD15_bit at OTG_FS_GLOBAL_FS_DIEPTXF1.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_DIEPTXF2 absolute 0x50000108;
    sbit  INEPTXSA0_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B0;
    sbit  INEPTXSA1_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B1;
    sbit  INEPTXSA2_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B2;
    sbit  INEPTXSA3_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B3;
    sbit  INEPTXSA4_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B4;
    sbit  INEPTXSA5_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B5;
    sbit  INEPTXSA6_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B6;
    sbit  INEPTXSA7_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B7;
    sbit  INEPTXSA8_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B8;
    sbit  INEPTXSA9_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B9;
    sbit  INEPTXSA10_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B10;
    sbit  INEPTXSA11_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B11;
    sbit  INEPTXSA12_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B12;
    sbit  INEPTXSA13_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B13;
    sbit  INEPTXSA14_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B14;
    sbit  INEPTXSA15_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B15;
    sbit  INEPTXFD0_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B16;
    sbit  INEPTXFD1_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B17;
    sbit  INEPTXFD2_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B18;
    sbit  INEPTXFD3_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B19;
    sbit  INEPTXFD4_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B20;
    sbit  INEPTXFD5_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B21;
    sbit  INEPTXFD6_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B22;
    sbit  INEPTXFD7_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B23;
    sbit  INEPTXFD8_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B24;
    sbit  INEPTXFD9_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B25;
    sbit  INEPTXFD10_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B26;
    sbit  INEPTXFD11_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B27;
    sbit  INEPTXFD12_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B28;
    sbit  INEPTXFD13_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B29;
    sbit  INEPTXFD14_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B30;
    sbit  INEPTXFD15_OTG_FS_GLOBAL_FS_DIEPTXF2_bit at OTG_FS_GLOBAL_FS_DIEPTXF2.B31;

sfr far unsigned long   volatile OTG_FS_GLOBAL_FS_DIEPTXF3 absolute 0x5000010C;
    sbit  INEPTXSA0_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B0;
    sbit  INEPTXSA1_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B1;
    sbit  INEPTXSA2_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B2;
    sbit  INEPTXSA3_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B3;
    sbit  INEPTXSA4_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B4;
    sbit  INEPTXSA5_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B5;
    sbit  INEPTXSA6_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B6;
    sbit  INEPTXSA7_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B7;
    sbit  INEPTXSA8_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B8;
    sbit  INEPTXSA9_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B9;
    sbit  INEPTXSA10_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B10;
    sbit  INEPTXSA11_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B11;
    sbit  INEPTXSA12_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B12;
    sbit  INEPTXSA13_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B13;
    sbit  INEPTXSA14_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B14;
    sbit  INEPTXSA15_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B15;
    sbit  INEPTXFD0_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B16;
    sbit  INEPTXFD1_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B17;
    sbit  INEPTXFD2_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B18;
    sbit  INEPTXFD3_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B19;
    sbit  INEPTXFD4_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B20;
    sbit  INEPTXFD5_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B21;
    sbit  INEPTXFD6_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B22;
    sbit  INEPTXFD7_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B23;
    sbit  INEPTXFD8_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B24;
    sbit  INEPTXFD9_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B25;
    sbit  INEPTXFD10_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B26;
    sbit  INEPTXFD11_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B27;
    sbit  INEPTXFD12_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B28;
    sbit  INEPTXFD13_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B29;
    sbit  INEPTXFD14_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B30;
    sbit  INEPTXFD15_OTG_FS_GLOBAL_FS_DIEPTXF3_bit at OTG_FS_GLOBAL_FS_DIEPTXF3.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCFG  absolute 0x50000400;
    const register unsigned short int FSLSPCS0 = 0;
    sbit  FSLSPCS0_bit at OTG_FS_HOST_FS_HCFG.B0;
    const register unsigned short int FSLSPCS1 = 1;
    sbit  FSLSPCS1_bit at OTG_FS_HOST_FS_HCFG.B1;
    const register unsigned short int FSLSS = 2;
    sbit  FSLSS_bit at OTG_FS_HOST_FS_HCFG.B2;

sfr far unsigned long   volatile OTG_FS_HOST_HFIR     absolute 0x50000404;
    const register unsigned short int FRIVL0 = 0;
    sbit  FRIVL0_bit at OTG_FS_HOST_HFIR.B0;
    const register unsigned short int FRIVL1 = 1;
    sbit  FRIVL1_bit at OTG_FS_HOST_HFIR.B1;
    const register unsigned short int FRIVL2 = 2;
    sbit  FRIVL2_bit at OTG_FS_HOST_HFIR.B2;
    const register unsigned short int FRIVL3 = 3;
    sbit  FRIVL3_bit at OTG_FS_HOST_HFIR.B3;
    const register unsigned short int FRIVL4 = 4;
    sbit  FRIVL4_bit at OTG_FS_HOST_HFIR.B4;
    const register unsigned short int FRIVL5 = 5;
    sbit  FRIVL5_bit at OTG_FS_HOST_HFIR.B5;
    const register unsigned short int FRIVL6 = 6;
    sbit  FRIVL6_bit at OTG_FS_HOST_HFIR.B6;
    const register unsigned short int FRIVL7 = 7;
    sbit  FRIVL7_bit at OTG_FS_HOST_HFIR.B7;
    const register unsigned short int FRIVL8 = 8;
    sbit  FRIVL8_bit at OTG_FS_HOST_HFIR.B8;
    const register unsigned short int FRIVL9 = 9;
    sbit  FRIVL9_bit at OTG_FS_HOST_HFIR.B9;
    const register unsigned short int FRIVL10 = 10;
    sbit  FRIVL10_bit at OTG_FS_HOST_HFIR.B10;
    const register unsigned short int FRIVL11 = 11;
    sbit  FRIVL11_bit at OTG_FS_HOST_HFIR.B11;
    const register unsigned short int FRIVL12 = 12;
    sbit  FRIVL12_bit at OTG_FS_HOST_HFIR.B12;
    const register unsigned short int FRIVL13 = 13;
    sbit  FRIVL13_bit at OTG_FS_HOST_HFIR.B13;
    const register unsigned short int FRIVL14 = 14;
    sbit  FRIVL14_bit at OTG_FS_HOST_HFIR.B14;
    const register unsigned short int FRIVL15 = 15;
    sbit  FRIVL15_bit at OTG_FS_HOST_HFIR.B15;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HFNUM absolute 0x50000408;
    const register unsigned short int FRNUM0 = 0;
    sbit  FRNUM0_bit at OTG_FS_HOST_FS_HFNUM.B0;
    const register unsigned short int FRNUM1 = 1;
    sbit  FRNUM1_bit at OTG_FS_HOST_FS_HFNUM.B1;
    const register unsigned short int FRNUM2 = 2;
    sbit  FRNUM2_bit at OTG_FS_HOST_FS_HFNUM.B2;
    const register unsigned short int FRNUM3 = 3;
    sbit  FRNUM3_bit at OTG_FS_HOST_FS_HFNUM.B3;
    const register unsigned short int FRNUM4 = 4;
    sbit  FRNUM4_bit at OTG_FS_HOST_FS_HFNUM.B4;
    const register unsigned short int FRNUM5 = 5;
    sbit  FRNUM5_bit at OTG_FS_HOST_FS_HFNUM.B5;
    const register unsigned short int FRNUM6 = 6;
    sbit  FRNUM6_bit at OTG_FS_HOST_FS_HFNUM.B6;
    const register unsigned short int FRNUM7 = 7;
    sbit  FRNUM7_bit at OTG_FS_HOST_FS_HFNUM.B7;
    const register unsigned short int FRNUM8 = 8;
    sbit  FRNUM8_bit at OTG_FS_HOST_FS_HFNUM.B8;
    const register unsigned short int FRNUM9 = 9;
    sbit  FRNUM9_bit at OTG_FS_HOST_FS_HFNUM.B9;
    const register unsigned short int FRNUM10 = 10;
    sbit  FRNUM10_bit at OTG_FS_HOST_FS_HFNUM.B10;
    const register unsigned short int FRNUM11 = 11;
    sbit  FRNUM11_bit at OTG_FS_HOST_FS_HFNUM.B11;
    const register unsigned short int FRNUM12 = 12;
    sbit  FRNUM12_bit at OTG_FS_HOST_FS_HFNUM.B12;
    const register unsigned short int FRNUM13 = 13;
    sbit  FRNUM13_bit at OTG_FS_HOST_FS_HFNUM.B13;
    const register unsigned short int FRNUM14 = 14;
    sbit  FRNUM14_bit at OTG_FS_HOST_FS_HFNUM.B14;
    const register unsigned short int FRNUM15 = 15;
    sbit  FRNUM15_bit at OTG_FS_HOST_FS_HFNUM.B15;
    const register unsigned short int FTREM0 = 16;
    sbit  FTREM0_bit at OTG_FS_HOST_FS_HFNUM.B16;
    const register unsigned short int FTREM1 = 17;
    sbit  FTREM1_bit at OTG_FS_HOST_FS_HFNUM.B17;
    const register unsigned short int FTREM2 = 18;
    sbit  FTREM2_bit at OTG_FS_HOST_FS_HFNUM.B18;
    const register unsigned short int FTREM3 = 19;
    sbit  FTREM3_bit at OTG_FS_HOST_FS_HFNUM.B19;
    const register unsigned short int FTREM4 = 20;
    sbit  FTREM4_bit at OTG_FS_HOST_FS_HFNUM.B20;
    const register unsigned short int FTREM5 = 21;
    sbit  FTREM5_bit at OTG_FS_HOST_FS_HFNUM.B21;
    const register unsigned short int FTREM6 = 22;
    sbit  FTREM6_bit at OTG_FS_HOST_FS_HFNUM.B22;
    const register unsigned short int FTREM7 = 23;
    sbit  FTREM7_bit at OTG_FS_HOST_FS_HFNUM.B23;
    const register unsigned short int FTREM8 = 24;
    sbit  FTREM8_bit at OTG_FS_HOST_FS_HFNUM.B24;
    const register unsigned short int FTREM9 = 25;
    sbit  FTREM9_bit at OTG_FS_HOST_FS_HFNUM.B25;
    const register unsigned short int FTREM10 = 26;
    sbit  FTREM10_bit at OTG_FS_HOST_FS_HFNUM.B26;
    const register unsigned short int FTREM11 = 27;
    sbit  FTREM11_bit at OTG_FS_HOST_FS_HFNUM.B27;
    const register unsigned short int FTREM12 = 28;
    sbit  FTREM12_bit at OTG_FS_HOST_FS_HFNUM.B28;
    const register unsigned short int FTREM13 = 29;
    sbit  FTREM13_bit at OTG_FS_HOST_FS_HFNUM.B29;
    const register unsigned short int FTREM14 = 30;
    sbit  FTREM14_bit at OTG_FS_HOST_FS_HFNUM.B30;
    const register unsigned short int FTREM15 = 31;
    sbit  FTREM15_bit at OTG_FS_HOST_FS_HFNUM.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HPTXSTS absolute 0x50000410;
    const register unsigned short int PTXFSAVL0 = 0;
    sbit  PTXFSAVL0_bit at OTG_FS_HOST_FS_HPTXSTS.B0;
    const register unsigned short int PTXFSAVL1 = 1;
    sbit  PTXFSAVL1_bit at OTG_FS_HOST_FS_HPTXSTS.B1;
    const register unsigned short int PTXFSAVL2 = 2;
    sbit  PTXFSAVL2_bit at OTG_FS_HOST_FS_HPTXSTS.B2;
    const register unsigned short int PTXFSAVL3 = 3;
    sbit  PTXFSAVL3_bit at OTG_FS_HOST_FS_HPTXSTS.B3;
    const register unsigned short int PTXFSAVL4 = 4;
    sbit  PTXFSAVL4_bit at OTG_FS_HOST_FS_HPTXSTS.B4;
    const register unsigned short int PTXFSAVL5 = 5;
    sbit  PTXFSAVL5_bit at OTG_FS_HOST_FS_HPTXSTS.B5;
    const register unsigned short int PTXFSAVL6 = 6;
    sbit  PTXFSAVL6_bit at OTG_FS_HOST_FS_HPTXSTS.B6;
    const register unsigned short int PTXFSAVL7 = 7;
    sbit  PTXFSAVL7_bit at OTG_FS_HOST_FS_HPTXSTS.B7;
    const register unsigned short int PTXFSAVL8 = 8;
    sbit  PTXFSAVL8_bit at OTG_FS_HOST_FS_HPTXSTS.B8;
    const register unsigned short int PTXFSAVL9 = 9;
    sbit  PTXFSAVL9_bit at OTG_FS_HOST_FS_HPTXSTS.B9;
    const register unsigned short int PTXFSAVL10 = 10;
    sbit  PTXFSAVL10_bit at OTG_FS_HOST_FS_HPTXSTS.B10;
    const register unsigned short int PTXFSAVL11 = 11;
    sbit  PTXFSAVL11_bit at OTG_FS_HOST_FS_HPTXSTS.B11;
    const register unsigned short int PTXFSAVL12 = 12;
    sbit  PTXFSAVL12_bit at OTG_FS_HOST_FS_HPTXSTS.B12;
    const register unsigned short int PTXFSAVL13 = 13;
    sbit  PTXFSAVL13_bit at OTG_FS_HOST_FS_HPTXSTS.B13;
    const register unsigned short int PTXFSAVL14 = 14;
    sbit  PTXFSAVL14_bit at OTG_FS_HOST_FS_HPTXSTS.B14;
    const register unsigned short int PTXFSAVL15 = 15;
    sbit  PTXFSAVL15_bit at OTG_FS_HOST_FS_HPTXSTS.B15;
    const register unsigned short int PTXQSAV0 = 16;
    sbit  PTXQSAV0_bit at OTG_FS_HOST_FS_HPTXSTS.B16;
    const register unsigned short int PTXQSAV1 = 17;
    sbit  PTXQSAV1_bit at OTG_FS_HOST_FS_HPTXSTS.B17;
    const register unsigned short int PTXQSAV2 = 18;
    sbit  PTXQSAV2_bit at OTG_FS_HOST_FS_HPTXSTS.B18;
    const register unsigned short int PTXQSAV3 = 19;
    sbit  PTXQSAV3_bit at OTG_FS_HOST_FS_HPTXSTS.B19;
    const register unsigned short int PTXQSAV4 = 20;
    sbit  PTXQSAV4_bit at OTG_FS_HOST_FS_HPTXSTS.B20;
    const register unsigned short int PTXQSAV5 = 21;
    sbit  PTXQSAV5_bit at OTG_FS_HOST_FS_HPTXSTS.B21;
    const register unsigned short int PTXQSAV6 = 22;
    sbit  PTXQSAV6_bit at OTG_FS_HOST_FS_HPTXSTS.B22;
    const register unsigned short int PTXQSAV7 = 23;
    sbit  PTXQSAV7_bit at OTG_FS_HOST_FS_HPTXSTS.B23;
    const register unsigned short int PTXQTOP0 = 24;
    sbit  PTXQTOP0_bit at OTG_FS_HOST_FS_HPTXSTS.B24;
    const register unsigned short int PTXQTOP1 = 25;
    sbit  PTXQTOP1_bit at OTG_FS_HOST_FS_HPTXSTS.B25;
    const register unsigned short int PTXQTOP2 = 26;
    sbit  PTXQTOP2_bit at OTG_FS_HOST_FS_HPTXSTS.B26;
    const register unsigned short int PTXQTOP3 = 27;
    sbit  PTXQTOP3_bit at OTG_FS_HOST_FS_HPTXSTS.B27;
    const register unsigned short int PTXQTOP4 = 28;
    sbit  PTXQTOP4_bit at OTG_FS_HOST_FS_HPTXSTS.B28;
    const register unsigned short int PTXQTOP5 = 29;
    sbit  PTXQTOP5_bit at OTG_FS_HOST_FS_HPTXSTS.B29;
    const register unsigned short int PTXQTOP6 = 30;
    sbit  PTXQTOP6_bit at OTG_FS_HOST_FS_HPTXSTS.B30;
    const register unsigned short int PTXQTOP7 = 31;
    sbit  PTXQTOP7_bit at OTG_FS_HOST_FS_HPTXSTS.B31;

sfr far unsigned long   volatile OTG_FS_HOST_HAINT    absolute 0x50000414;
    const register unsigned short int HAINT0 = 0;
    sbit  HAINT0_bit at OTG_FS_HOST_HAINT.B0;
    const register unsigned short int HAINT1 = 1;
    sbit  HAINT1_bit at OTG_FS_HOST_HAINT.B1;
    const register unsigned short int HAINT2 = 2;
    sbit  HAINT2_bit at OTG_FS_HOST_HAINT.B2;
    const register unsigned short int HAINT3 = 3;
    sbit  HAINT3_bit at OTG_FS_HOST_HAINT.B3;
    const register unsigned short int HAINT4 = 4;
    sbit  HAINT4_bit at OTG_FS_HOST_HAINT.B4;
    const register unsigned short int HAINT5 = 5;
    sbit  HAINT5_bit at OTG_FS_HOST_HAINT.B5;
    const register unsigned short int HAINT6 = 6;
    sbit  HAINT6_bit at OTG_FS_HOST_HAINT.B6;
    const register unsigned short int HAINT7 = 7;
    sbit  HAINT7_bit at OTG_FS_HOST_HAINT.B7;
    const register unsigned short int HAINT8 = 8;
    sbit  HAINT8_bit at OTG_FS_HOST_HAINT.B8;
    const register unsigned short int HAINT9 = 9;
    sbit  HAINT9_bit at OTG_FS_HOST_HAINT.B9;
    const register unsigned short int HAINT10 = 10;
    sbit  HAINT10_bit at OTG_FS_HOST_HAINT.B10;
    const register unsigned short int HAINT11 = 11;
    sbit  HAINT11_bit at OTG_FS_HOST_HAINT.B11;
    const register unsigned short int HAINT12 = 12;
    sbit  HAINT12_bit at OTG_FS_HOST_HAINT.B12;
    const register unsigned short int HAINT13 = 13;
    sbit  HAINT13_bit at OTG_FS_HOST_HAINT.B13;
    const register unsigned short int HAINT14 = 14;
    sbit  HAINT14_bit at OTG_FS_HOST_HAINT.B14;
    const register unsigned short int HAINT15 = 15;
    sbit  HAINT15_bit at OTG_FS_HOST_HAINT.B15;

sfr far unsigned long   volatile OTG_FS_HOST_HAINTMSK absolute 0x50000418;
    const register unsigned short int HAINTM0 = 0;
    sbit  HAINTM0_bit at OTG_FS_HOST_HAINTMSK.B0;
    const register unsigned short int HAINTM1 = 1;
    sbit  HAINTM1_bit at OTG_FS_HOST_HAINTMSK.B1;
    const register unsigned short int HAINTM2 = 2;
    sbit  HAINTM2_bit at OTG_FS_HOST_HAINTMSK.B2;
    const register unsigned short int HAINTM3 = 3;
    sbit  HAINTM3_bit at OTG_FS_HOST_HAINTMSK.B3;
    const register unsigned short int HAINTM4 = 4;
    sbit  HAINTM4_bit at OTG_FS_HOST_HAINTMSK.B4;
    const register unsigned short int HAINTM5 = 5;
    sbit  HAINTM5_bit at OTG_FS_HOST_HAINTMSK.B5;
    const register unsigned short int HAINTM6 = 6;
    sbit  HAINTM6_bit at OTG_FS_HOST_HAINTMSK.B6;
    const register unsigned short int HAINTM7 = 7;
    sbit  HAINTM7_bit at OTG_FS_HOST_HAINTMSK.B7;
    const register unsigned short int HAINTM8 = 8;
    sbit  HAINTM8_bit at OTG_FS_HOST_HAINTMSK.B8;
    const register unsigned short int HAINTM9 = 9;
    sbit  HAINTM9_bit at OTG_FS_HOST_HAINTMSK.B9;
    const register unsigned short int HAINTM10 = 10;
    sbit  HAINTM10_bit at OTG_FS_HOST_HAINTMSK.B10;
    const register unsigned short int HAINTM11 = 11;
    sbit  HAINTM11_bit at OTG_FS_HOST_HAINTMSK.B11;
    const register unsigned short int HAINTM12 = 12;
    sbit  HAINTM12_bit at OTG_FS_HOST_HAINTMSK.B12;
    const register unsigned short int HAINTM13 = 13;
    sbit  HAINTM13_bit at OTG_FS_HOST_HAINTMSK.B13;
    const register unsigned short int HAINTM14 = 14;
    sbit  HAINTM14_bit at OTG_FS_HOST_HAINTMSK.B14;
    const register unsigned short int HAINTM15 = 15;
    sbit  HAINTM15_bit at OTG_FS_HOST_HAINTMSK.B15;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HPRT  absolute 0x50000440;
    const register unsigned short int PCSTS = 0;
    sbit  PCSTS_bit at OTG_FS_HOST_FS_HPRT.B0;
    const register unsigned short int PCDET = 1;
    sbit  PCDET_bit at OTG_FS_HOST_FS_HPRT.B1;
    const register unsigned short int PENA = 2;
    sbit  PENA_bit at OTG_FS_HOST_FS_HPRT.B2;
    const register unsigned short int PENCHNG = 3;
    sbit  PENCHNG_bit at OTG_FS_HOST_FS_HPRT.B3;
    const register unsigned short int POCA = 4;
    sbit  POCA_bit at OTG_FS_HOST_FS_HPRT.B4;
    const register unsigned short int POCCHNG = 5;
    sbit  POCCHNG_bit at OTG_FS_HOST_FS_HPRT.B5;
    const register unsigned short int PRES = 6;
    sbit  PRES_bit at OTG_FS_HOST_FS_HPRT.B6;
    const register unsigned short int PSUSP = 7;
    sbit  PSUSP_bit at OTG_FS_HOST_FS_HPRT.B7;
    const register unsigned short int PRST = 8;
    sbit  PRST_bit at OTG_FS_HOST_FS_HPRT.B8;
    const register unsigned short int PLSTS0 = 10;
    sbit  PLSTS0_bit at OTG_FS_HOST_FS_HPRT.B10;
    const register unsigned short int PLSTS1 = 11;
    sbit  PLSTS1_bit at OTG_FS_HOST_FS_HPRT.B11;
    const register unsigned short int PPWR = 12;
    sbit  PPWR_bit at OTG_FS_HOST_FS_HPRT.B12;
    const register unsigned short int PTCTL0 = 13;
    sbit  PTCTL0_bit at OTG_FS_HOST_FS_HPRT.B13;
    const register unsigned short int PTCTL1 = 14;
    sbit  PTCTL1_bit at OTG_FS_HOST_FS_HPRT.B14;
    const register unsigned short int PTCTL2 = 15;
    sbit  PTCTL2_bit at OTG_FS_HOST_FS_HPRT.B15;
    const register unsigned short int PTCTL3 = 16;
    sbit  PTCTL3_bit at OTG_FS_HOST_FS_HPRT.B16;
    const register unsigned short int PSPD0 = 17;
    sbit  PSPD0_bit at OTG_FS_HOST_FS_HPRT.B17;
    const register unsigned short int PSPD1 = 18;
    sbit  PSPD1_bit at OTG_FS_HOST_FS_HPRT.B18;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR0 absolute 0x50000500;
    const register unsigned short int MPSIZ0 = 0;
    sbit  MPSIZ0_bit at OTG_FS_HOST_FS_HCCHAR0.B0;
    const register unsigned short int MPSIZ1 = 1;
    sbit  MPSIZ1_bit at OTG_FS_HOST_FS_HCCHAR0.B1;
    const register unsigned short int MPSIZ2 = 2;
    sbit  MPSIZ2_bit at OTG_FS_HOST_FS_HCCHAR0.B2;
    const register unsigned short int MPSIZ3 = 3;
    sbit  MPSIZ3_bit at OTG_FS_HOST_FS_HCCHAR0.B3;
    const register unsigned short int MPSIZ4 = 4;
    sbit  MPSIZ4_bit at OTG_FS_HOST_FS_HCCHAR0.B4;
    const register unsigned short int MPSIZ5 = 5;
    sbit  MPSIZ5_bit at OTG_FS_HOST_FS_HCCHAR0.B5;
    const register unsigned short int MPSIZ6 = 6;
    sbit  MPSIZ6_bit at OTG_FS_HOST_FS_HCCHAR0.B6;
    const register unsigned short int MPSIZ7 = 7;
    sbit  MPSIZ7_bit at OTG_FS_HOST_FS_HCCHAR0.B7;
    const register unsigned short int MPSIZ8 = 8;
    sbit  MPSIZ8_bit at OTG_FS_HOST_FS_HCCHAR0.B8;
    const register unsigned short int MPSIZ9 = 9;
    sbit  MPSIZ9_bit at OTG_FS_HOST_FS_HCCHAR0.B9;
    const register unsigned short int MPSIZ10 = 10;
    sbit  MPSIZ10_bit at OTG_FS_HOST_FS_HCCHAR0.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR0_bit at OTG_FS_HOST_FS_HCCHAR0.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR0_bit at OTG_FS_HOST_FS_HCCHAR0.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR0_bit at OTG_FS_HOST_FS_HCCHAR0.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR0_bit at OTG_FS_HOST_FS_HCCHAR0.B14;
    const register unsigned short int EPDIR = 15;
    sbit  EPDIR_bit at OTG_FS_HOST_FS_HCCHAR0.B15;
    const register unsigned short int LSDEV = 17;
    sbit  LSDEV_bit at OTG_FS_HOST_FS_HCCHAR0.B17;
    const register unsigned short int EPTYP0 = 18;
    sbit  EPTYP0_bit at OTG_FS_HOST_FS_HCCHAR0.B18;
    const register unsigned short int EPTYP1 = 19;
    sbit  EPTYP1_bit at OTG_FS_HOST_FS_HCCHAR0.B19;
    const register unsigned short int MCNT0 = 20;
    sbit  MCNT0_bit at OTG_FS_HOST_FS_HCCHAR0.B20;
    const register unsigned short int MCNT1 = 21;
    sbit  MCNT1_bit at OTG_FS_HOST_FS_HCCHAR0.B21;
    const register unsigned short int DAD0 = 22;
    sbit  DAD0_bit at OTG_FS_HOST_FS_HCCHAR0.B22;
    const register unsigned short int DAD1 = 23;
    sbit  DAD1_bit at OTG_FS_HOST_FS_HCCHAR0.B23;
    const register unsigned short int DAD2 = 24;
    sbit  DAD2_bit at OTG_FS_HOST_FS_HCCHAR0.B24;
    const register unsigned short int DAD3 = 25;
    sbit  DAD3_bit at OTG_FS_HOST_FS_HCCHAR0.B25;
    const register unsigned short int DAD4 = 26;
    sbit  DAD4_bit at OTG_FS_HOST_FS_HCCHAR0.B26;
    const register unsigned short int DAD5 = 27;
    sbit  DAD5_bit at OTG_FS_HOST_FS_HCCHAR0.B27;
    const register unsigned short int DAD6 = 28;
    sbit  DAD6_bit at OTG_FS_HOST_FS_HCCHAR0.B28;
    const register unsigned short int ODDFRM = 29;
    sbit  ODDFRM_bit at OTG_FS_HOST_FS_HCCHAR0.B29;
    const register unsigned short int CHDIS = 30;
    sbit  CHDIS_bit at OTG_FS_HOST_FS_HCCHAR0.B30;
    const register unsigned short int CHENA = 31;
    sbit  CHENA_bit at OTG_FS_HOST_FS_HCCHAR0.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR1 absolute 0x50000520;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR1_bit at OTG_FS_HOST_FS_HCCHAR1.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR2 absolute 0x50000540;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR2_bit at OTG_FS_HOST_FS_HCCHAR2.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR3 absolute 0x50000560;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR3_bit at OTG_FS_HOST_FS_HCCHAR3.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR4 absolute 0x50000580;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR4_bit at OTG_FS_HOST_FS_HCCHAR4.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR5 absolute 0x500005A0;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR5_bit at OTG_FS_HOST_FS_HCCHAR5.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR6 absolute 0x500005C0;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR6_bit at OTG_FS_HOST_FS_HCCHAR6.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCCHAR7 absolute 0x500005E0;
    sbit  MPSIZ0_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B0;
    sbit  MPSIZ1_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B1;
    sbit  MPSIZ2_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B2;
    sbit  MPSIZ3_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B3;
    sbit  MPSIZ4_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B4;
    sbit  MPSIZ5_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B5;
    sbit  MPSIZ6_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B6;
    sbit  MPSIZ7_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B7;
    sbit  MPSIZ8_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B8;
    sbit  MPSIZ9_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B9;
    sbit  MPSIZ10_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B10;
    sbit  EPNUM0_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B11;
    sbit  EPNUM1_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B12;
    sbit  EPNUM2_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B13;
    sbit  EPNUM3_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B14;
    sbit  EPDIR_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B15;
    sbit  LSDEV_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B17;
    sbit  EPTYP0_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B18;
    sbit  EPTYP1_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B19;
    sbit  MCNT0_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B20;
    sbit  MCNT1_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B21;
    sbit  DAD0_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B22;
    sbit  DAD1_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B23;
    sbit  DAD2_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B24;
    sbit  DAD3_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B25;
    sbit  DAD4_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B26;
    sbit  DAD5_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B27;
    sbit  DAD6_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B28;
    sbit  ODDFRM_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B29;
    sbit  CHDIS_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B30;
    sbit  CHENA_OTG_FS_HOST_FS_HCCHAR7_bit at OTG_FS_HOST_FS_HCCHAR7.B31;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT0 absolute 0x50000508;
    const register unsigned short int XFRC = 0;
    sbit  XFRC_bit at OTG_FS_HOST_FS_HCINT0.B0;
    const register unsigned short int CHH = 1;
    sbit  CHH_bit at OTG_FS_HOST_FS_HCINT0.B1;
    const register unsigned short int STALL = 3;
    sbit  STALL_bit at OTG_FS_HOST_FS_HCINT0.B3;
    const register unsigned short int NAK = 4;
    sbit  NAK_bit at OTG_FS_HOST_FS_HCINT0.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT0_bit at OTG_FS_HOST_FS_HCINT0.B5;
    const register unsigned short int TXERR = 7;
    sbit  TXERR_bit at OTG_FS_HOST_FS_HCINT0.B7;
    const register unsigned short int BBERR = 8;
    sbit  BBERR_bit at OTG_FS_HOST_FS_HCINT0.B8;
    const register unsigned short int FRMOR = 9;
    sbit  FRMOR_bit at OTG_FS_HOST_FS_HCINT0.B9;
    const register unsigned short int DTERR = 10;
    sbit  DTERR_bit at OTG_FS_HOST_FS_HCINT0.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT1 absolute 0x50000528;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT1_bit at OTG_FS_HOST_FS_HCINT1.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT2 absolute 0x50000548;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT2_bit at OTG_FS_HOST_FS_HCINT2.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT3 absolute 0x50000568;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT3_bit at OTG_FS_HOST_FS_HCINT3.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT4 absolute 0x50000588;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT4_bit at OTG_FS_HOST_FS_HCINT4.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT5 absolute 0x500005A8;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT5_bit at OTG_FS_HOST_FS_HCINT5.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT6 absolute 0x500005C8;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT6_bit at OTG_FS_HOST_FS_HCINT6.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINT7 absolute 0x500005E8;
    sbit  XFRC_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B0;
    sbit  CHH_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B1;
    sbit  STALL_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B3;
    sbit  NAK_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B4;
    sbit  ACK_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B5;
    sbit  TXERR_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B7;
    sbit  BBERR_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B8;
    sbit  FRMOR_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B9;
    sbit  DTERR_OTG_FS_HOST_FS_HCINT7_bit at OTG_FS_HOST_FS_HCINT7.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK0 absolute 0x5000050C;
    const register unsigned short int XFRCM = 0;
    sbit  XFRCM_bit at OTG_FS_HOST_FS_HCINTMSK0.B0;
    const register unsigned short int CHHM = 1;
    sbit  CHHM_bit at OTG_FS_HOST_FS_HCINTMSK0.B1;
    const register unsigned short int STALLM = 3;
    sbit  STALLM_bit at OTG_FS_HOST_FS_HCINTMSK0.B3;
    const register unsigned short int NAKM = 4;
    sbit  NAKM_bit at OTG_FS_HOST_FS_HCINTMSK0.B4;
    const register unsigned short int ACKM = 5;
    sbit  ACKM_bit at OTG_FS_HOST_FS_HCINTMSK0.B5;
    const register unsigned short int NYET = 6;
    sbit  NYET_bit at OTG_FS_HOST_FS_HCINTMSK0.B6;
    const register unsigned short int TXERRM = 7;
    sbit  TXERRM_bit at OTG_FS_HOST_FS_HCINTMSK0.B7;
    const register unsigned short int BBERRM = 8;
    sbit  BBERRM_bit at OTG_FS_HOST_FS_HCINTMSK0.B8;
    const register unsigned short int FRMORM = 9;
    sbit  FRMORM_bit at OTG_FS_HOST_FS_HCINTMSK0.B9;
    const register unsigned short int DTERRM = 10;
    sbit  DTERRM_bit at OTG_FS_HOST_FS_HCINTMSK0.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK1 absolute 0x5000052C;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK1_bit at OTG_FS_HOST_FS_HCINTMSK1.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK2 absolute 0x5000054C;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK2_bit at OTG_FS_HOST_FS_HCINTMSK2.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK3 absolute 0x5000056C;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK3_bit at OTG_FS_HOST_FS_HCINTMSK3.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK4 absolute 0x5000058C;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK4_bit at OTG_FS_HOST_FS_HCINTMSK4.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK5 absolute 0x500005AC;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK5_bit at OTG_FS_HOST_FS_HCINTMSK5.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK6 absolute 0x500005CC;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK6_bit at OTG_FS_HOST_FS_HCINTMSK6.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCINTMSK7 absolute 0x500005EC;
    sbit  XFRCM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B0;
    sbit  CHHM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B1;
    sbit  STALLM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B3;
    sbit  NAKM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B4;
    sbit  ACKM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B5;
    sbit  NYET_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B6;
    sbit  TXERRM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B7;
    sbit  BBERRM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B8;
    sbit  FRMORM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B9;
    sbit  DTERRM_OTG_FS_HOST_FS_HCINTMSK7_bit at OTG_FS_HOST_FS_HCINTMSK7.B10;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ0 absolute 0x50000510;
    const register unsigned short int XFRSIZ0 = 0;
    sbit  XFRSIZ0_bit at OTG_FS_HOST_FS_HCTSIZ0.B0;
    const register unsigned short int XFRSIZ1 = 1;
    sbit  XFRSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ0.B1;
    const register unsigned short int XFRSIZ2 = 2;
    sbit  XFRSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ0.B2;
    const register unsigned short int XFRSIZ3 = 3;
    sbit  XFRSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ0.B3;
    const register unsigned short int XFRSIZ4 = 4;
    sbit  XFRSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ0.B4;
    const register unsigned short int XFRSIZ5 = 5;
    sbit  XFRSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ0.B5;
    const register unsigned short int XFRSIZ6 = 6;
    sbit  XFRSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ0.B6;
    const register unsigned short int XFRSIZ7 = 7;
    sbit  XFRSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ0.B7;
    const register unsigned short int XFRSIZ8 = 8;
    sbit  XFRSIZ8_bit at OTG_FS_HOST_FS_HCTSIZ0.B8;
    const register unsigned short int XFRSIZ9 = 9;
    sbit  XFRSIZ9_bit at OTG_FS_HOST_FS_HCTSIZ0.B9;
    const register unsigned short int XFRSIZ10 = 10;
    sbit  XFRSIZ10_bit at OTG_FS_HOST_FS_HCTSIZ0.B10;
    const register unsigned short int XFRSIZ11 = 11;
    sbit  XFRSIZ11_bit at OTG_FS_HOST_FS_HCTSIZ0.B11;
    const register unsigned short int XFRSIZ12 = 12;
    sbit  XFRSIZ12_bit at OTG_FS_HOST_FS_HCTSIZ0.B12;
    const register unsigned short int XFRSIZ13 = 13;
    sbit  XFRSIZ13_bit at OTG_FS_HOST_FS_HCTSIZ0.B13;
    const register unsigned short int XFRSIZ14 = 14;
    sbit  XFRSIZ14_bit at OTG_FS_HOST_FS_HCTSIZ0.B14;
    const register unsigned short int XFRSIZ15 = 15;
    sbit  XFRSIZ15_bit at OTG_FS_HOST_FS_HCTSIZ0.B15;
    const register unsigned short int XFRSIZ16 = 16;
    sbit  XFRSIZ16_bit at OTG_FS_HOST_FS_HCTSIZ0.B16;
    const register unsigned short int XFRSIZ17 = 17;
    sbit  XFRSIZ17_bit at OTG_FS_HOST_FS_HCTSIZ0.B17;
    const register unsigned short int XFRSIZ18 = 18;
    sbit  XFRSIZ18_bit at OTG_FS_HOST_FS_HCTSIZ0.B18;
    const register unsigned short int PKTCNT0 = 19;
    sbit  PKTCNT0_bit at OTG_FS_HOST_FS_HCTSIZ0.B19;
    const register unsigned short int PKTCNT1 = 20;
    sbit  PKTCNT1_bit at OTG_FS_HOST_FS_HCTSIZ0.B20;
    const register unsigned short int PKTCNT2 = 21;
    sbit  PKTCNT2_bit at OTG_FS_HOST_FS_HCTSIZ0.B21;
    const register unsigned short int PKTCNT3 = 22;
    sbit  PKTCNT3_bit at OTG_FS_HOST_FS_HCTSIZ0.B22;
    const register unsigned short int PKTCNT4 = 23;
    sbit  PKTCNT4_bit at OTG_FS_HOST_FS_HCTSIZ0.B23;
    const register unsigned short int PKTCNT5 = 24;
    sbit  PKTCNT5_bit at OTG_FS_HOST_FS_HCTSIZ0.B24;
    const register unsigned short int PKTCNT6 = 25;
    sbit  PKTCNT6_bit at OTG_FS_HOST_FS_HCTSIZ0.B25;
    const register unsigned short int PKTCNT7 = 26;
    sbit  PKTCNT7_bit at OTG_FS_HOST_FS_HCTSIZ0.B26;
    const register unsigned short int PKTCNT8 = 27;
    sbit  PKTCNT8_bit at OTG_FS_HOST_FS_HCTSIZ0.B27;
    const register unsigned short int PKTCNT9 = 28;
    sbit  PKTCNT9_bit at OTG_FS_HOST_FS_HCTSIZ0.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ0_bit at OTG_FS_HOST_FS_HCTSIZ0.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ0_bit at OTG_FS_HOST_FS_HCTSIZ0.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ1 absolute 0x50000530;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ1_bit at OTG_FS_HOST_FS_HCTSIZ1.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ2 absolute 0x50000550;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ2_bit at OTG_FS_HOST_FS_HCTSIZ2.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ3 absolute 0x50000570;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ3_bit at OTG_FS_HOST_FS_HCTSIZ3.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ4 absolute 0x50000590;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ4_bit at OTG_FS_HOST_FS_HCTSIZ4.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ5 absolute 0x500005B0;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ5_bit at OTG_FS_HOST_FS_HCTSIZ5.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ6 absolute 0x500005D0;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ6_bit at OTG_FS_HOST_FS_HCTSIZ6.B30;

sfr far unsigned long   volatile OTG_FS_HOST_FS_HCTSIZ7 absolute 0x500005F0;
    sbit  XFRSIZ0_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B0;
    sbit  XFRSIZ1_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B1;
    sbit  XFRSIZ2_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B2;
    sbit  XFRSIZ3_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B3;
    sbit  XFRSIZ4_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B4;
    sbit  XFRSIZ5_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B5;
    sbit  XFRSIZ6_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B6;
    sbit  XFRSIZ7_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B7;
    sbit  XFRSIZ8_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B8;
    sbit  XFRSIZ9_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B9;
    sbit  XFRSIZ10_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B10;
    sbit  XFRSIZ11_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B11;
    sbit  XFRSIZ12_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B12;
    sbit  XFRSIZ13_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B13;
    sbit  XFRSIZ14_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B14;
    sbit  XFRSIZ15_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B15;
    sbit  XFRSIZ16_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B16;
    sbit  XFRSIZ17_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B17;
    sbit  XFRSIZ18_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B18;
    sbit  PKTCNT0_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B19;
    sbit  PKTCNT1_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B20;
    sbit  PKTCNT2_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B21;
    sbit  PKTCNT3_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B22;
    sbit  PKTCNT4_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B23;
    sbit  PKTCNT5_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B24;
    sbit  PKTCNT6_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B25;
    sbit  PKTCNT7_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B26;
    sbit  PKTCNT8_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B27;
    sbit  PKTCNT9_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B28;
    sbit  DPID0_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B29;
    sbit  DPID1_OTG_FS_HOST_FS_HCTSIZ7_bit at OTG_FS_HOST_FS_HCTSIZ7.B30;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DCFG absolute 0x50000800;
    const register unsigned short int DSPD0 = 0;
    sbit  DSPD0_bit at OTG_FS_DEVICE_FS_DCFG.B0;
    const register unsigned short int DSPD1 = 1;
    sbit  DSPD1_bit at OTG_FS_DEVICE_FS_DCFG.B1;
    const register unsigned short int NZLSOHSK = 2;
    sbit  NZLSOHSK_bit at OTG_FS_DEVICE_FS_DCFG.B2;
    sbit  DAD0_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B4;
    sbit  DAD1_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B5;
    sbit  DAD2_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B6;
    sbit  DAD3_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B7;
    sbit  DAD4_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B8;
    sbit  DAD5_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B9;
    sbit  DAD6_OTG_FS_DEVICE_FS_DCFG_bit at OTG_FS_DEVICE_FS_DCFG.B10;
    const register unsigned short int PFIVL0 = 11;
    sbit  PFIVL0_bit at OTG_FS_DEVICE_FS_DCFG.B11;
    const register unsigned short int PFIVL1 = 12;
    sbit  PFIVL1_bit at OTG_FS_DEVICE_FS_DCFG.B12;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DCTL absolute 0x50000804;
    const register unsigned short int RWUSIG = 0;
    sbit  RWUSIG_bit at OTG_FS_DEVICE_FS_DCTL.B0;
    const register unsigned short int SDIS = 1;
    sbit  SDIS_bit at OTG_FS_DEVICE_FS_DCTL.B1;
    const register unsigned short int GINSTS = 2;
    sbit  GINSTS_bit at OTG_FS_DEVICE_FS_DCTL.B2;
    const register unsigned short int GONSTS = 3;
    sbit  GONSTS_bit at OTG_FS_DEVICE_FS_DCTL.B3;
    const register unsigned short int TCTL0 = 4;
    sbit  TCTL0_bit at OTG_FS_DEVICE_FS_DCTL.B4;
    const register unsigned short int TCTL1 = 5;
    sbit  TCTL1_bit at OTG_FS_DEVICE_FS_DCTL.B5;
    const register unsigned short int TCTL2 = 6;
    sbit  TCTL2_bit at OTG_FS_DEVICE_FS_DCTL.B6;
    const register unsigned short int SGINAK = 7;
    sbit  SGINAK_bit at OTG_FS_DEVICE_FS_DCTL.B7;
    const register unsigned short int CGINAK = 8;
    sbit  CGINAK_bit at OTG_FS_DEVICE_FS_DCTL.B8;
    const register unsigned short int SGONAK = 9;
    sbit  SGONAK_bit at OTG_FS_DEVICE_FS_DCTL.B9;
    const register unsigned short int CGONAK = 10;
    sbit  CGONAK_bit at OTG_FS_DEVICE_FS_DCTL.B10;
    const register unsigned short int POPRGDNE = 11;
    sbit  POPRGDNE_bit at OTG_FS_DEVICE_FS_DCTL.B11;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DSTS absolute 0x50000808;
    const register unsigned short int SUSPSTS = 0;
    sbit  SUSPSTS_bit at OTG_FS_DEVICE_FS_DSTS.B0;
    const register unsigned short int ENUMSPD0 = 1;
    sbit  ENUMSPD0_bit at OTG_FS_DEVICE_FS_DSTS.B1;
    const register unsigned short int ENUMSPD1 = 2;
    sbit  ENUMSPD1_bit at OTG_FS_DEVICE_FS_DSTS.B2;
    const register unsigned short int EERR = 3;
    sbit  EERR_bit at OTG_FS_DEVICE_FS_DSTS.B3;
    const register unsigned short int FNSOF0 = 8;
    sbit  FNSOF0_bit at OTG_FS_DEVICE_FS_DSTS.B8;
    const register unsigned short int FNSOF1 = 9;
    sbit  FNSOF1_bit at OTG_FS_DEVICE_FS_DSTS.B9;
    const register unsigned short int FNSOF2 = 10;
    sbit  FNSOF2_bit at OTG_FS_DEVICE_FS_DSTS.B10;
    const register unsigned short int FNSOF3 = 11;
    sbit  FNSOF3_bit at OTG_FS_DEVICE_FS_DSTS.B11;
    const register unsigned short int FNSOF4 = 12;
    sbit  FNSOF4_bit at OTG_FS_DEVICE_FS_DSTS.B12;
    const register unsigned short int FNSOF5 = 13;
    sbit  FNSOF5_bit at OTG_FS_DEVICE_FS_DSTS.B13;
    const register unsigned short int FNSOF6 = 14;
    sbit  FNSOF6_bit at OTG_FS_DEVICE_FS_DSTS.B14;
    const register unsigned short int FNSOF7 = 15;
    sbit  FNSOF7_bit at OTG_FS_DEVICE_FS_DSTS.B15;
    const register unsigned short int FNSOF8 = 16;
    sbit  FNSOF8_bit at OTG_FS_DEVICE_FS_DSTS.B16;
    const register unsigned short int FNSOF9 = 17;
    sbit  FNSOF9_bit at OTG_FS_DEVICE_FS_DSTS.B17;
    const register unsigned short int FNSOF10 = 18;
    sbit  FNSOF10_bit at OTG_FS_DEVICE_FS_DSTS.B18;
    const register unsigned short int FNSOF11 = 19;
    sbit  FNSOF11_bit at OTG_FS_DEVICE_FS_DSTS.B19;
    const register unsigned short int FNSOF12 = 20;
    sbit  FNSOF12_bit at OTG_FS_DEVICE_FS_DSTS.B20;
    const register unsigned short int FNSOF13 = 21;
    sbit  FNSOF13_bit at OTG_FS_DEVICE_FS_DSTS.B21;
    const register unsigned short int DEVLNSTS0 = 22;
    sbit  DEVLNSTS0_bit at OTG_FS_DEVICE_FS_DSTS.B22;
    const register unsigned short int DEVLNSTS1 = 23;
    sbit  DEVLNSTS1_bit at OTG_FS_DEVICE_FS_DSTS.B23;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DIEPMSK absolute 0x50000810;
    sbit  XFRCM_OTG_FS_DEVICE_FS_DIEPMSK_bit at OTG_FS_DEVICE_FS_DIEPMSK.B0;
    const register unsigned short int EPDM = 1;
    sbit  EPDM_bit at OTG_FS_DEVICE_FS_DIEPMSK.B1;
    const register unsigned short int TOM = 3;
    sbit  TOM_bit at OTG_FS_DEVICE_FS_DIEPMSK.B3;
    const register unsigned short int ITTXFEMSK = 4;
    sbit  ITTXFEMSK_bit at OTG_FS_DEVICE_FS_DIEPMSK.B4;
    const register unsigned short int INEPNMM = 5;
    sbit  INEPNMM_bit at OTG_FS_DEVICE_FS_DIEPMSK.B5;
    const register unsigned short int INEPNEM = 6;
    sbit  INEPNEM_bit at OTG_FS_DEVICE_FS_DIEPMSK.B6;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DOEPMSK absolute 0x50000814;
    sbit  XFRCM_OTG_FS_DEVICE_FS_DOEPMSK_bit at OTG_FS_DEVICE_FS_DOEPMSK.B0;
    sbit  EPDM_OTG_FS_DEVICE_FS_DOEPMSK_bit at OTG_FS_DEVICE_FS_DOEPMSK.B1;
    const register unsigned short int STUPM = 3;
    sbit  STUPM_bit at OTG_FS_DEVICE_FS_DOEPMSK.B3;
    const register unsigned short int OTEPDM = 4;
    sbit  OTEPDM_bit at OTG_FS_DEVICE_FS_DOEPMSK.B4;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DAINT absolute 0x50000818;
    const register unsigned short int IEPINT0 = 0;
    sbit  IEPINT0_bit at OTG_FS_DEVICE_FS_DAINT.B0;
    const register unsigned short int IEPINT1 = 1;
    sbit  IEPINT1_bit at OTG_FS_DEVICE_FS_DAINT.B1;
    const register unsigned short int IEPINT2 = 2;
    sbit  IEPINT2_bit at OTG_FS_DEVICE_FS_DAINT.B2;
    const register unsigned short int IEPINT3 = 3;
    sbit  IEPINT3_bit at OTG_FS_DEVICE_FS_DAINT.B3;
    const register unsigned short int IEPINT4 = 4;
    sbit  IEPINT4_bit at OTG_FS_DEVICE_FS_DAINT.B4;
    const register unsigned short int IEPINT5 = 5;
    sbit  IEPINT5_bit at OTG_FS_DEVICE_FS_DAINT.B5;
    const register unsigned short int IEPINT6 = 6;
    sbit  IEPINT6_bit at OTG_FS_DEVICE_FS_DAINT.B6;
    const register unsigned short int IEPINT7 = 7;
    sbit  IEPINT7_bit at OTG_FS_DEVICE_FS_DAINT.B7;
    const register unsigned short int IEPINT8 = 8;
    sbit  IEPINT8_bit at OTG_FS_DEVICE_FS_DAINT.B8;
    const register unsigned short int IEPINT9 = 9;
    sbit  IEPINT9_bit at OTG_FS_DEVICE_FS_DAINT.B9;
    const register unsigned short int IEPINT10 = 10;
    sbit  IEPINT10_bit at OTG_FS_DEVICE_FS_DAINT.B10;
    const register unsigned short int IEPINT11 = 11;
    sbit  IEPINT11_bit at OTG_FS_DEVICE_FS_DAINT.B11;
    const register unsigned short int IEPINT12 = 12;
    sbit  IEPINT12_bit at OTG_FS_DEVICE_FS_DAINT.B12;
    const register unsigned short int IEPINT13 = 13;
    sbit  IEPINT13_bit at OTG_FS_DEVICE_FS_DAINT.B13;
    const register unsigned short int IEPINT14 = 14;
    sbit  IEPINT14_bit at OTG_FS_DEVICE_FS_DAINT.B14;
    const register unsigned short int IEPINT15 = 15;
    sbit  IEPINT15_bit at OTG_FS_DEVICE_FS_DAINT.B15;
    const register unsigned short int OEPINT0 = 16;
    sbit  OEPINT0_bit at OTG_FS_DEVICE_FS_DAINT.B16;
    const register unsigned short int OEPINT1 = 17;
    sbit  OEPINT1_bit at OTG_FS_DEVICE_FS_DAINT.B17;
    const register unsigned short int OEPINT2 = 18;
    sbit  OEPINT2_bit at OTG_FS_DEVICE_FS_DAINT.B18;
    const register unsigned short int OEPINT3 = 19;
    sbit  OEPINT3_bit at OTG_FS_DEVICE_FS_DAINT.B19;
    const register unsigned short int OEPINT4 = 20;
    sbit  OEPINT4_bit at OTG_FS_DEVICE_FS_DAINT.B20;
    const register unsigned short int OEPINT5 = 21;
    sbit  OEPINT5_bit at OTG_FS_DEVICE_FS_DAINT.B21;
    const register unsigned short int OEPINT6 = 22;
    sbit  OEPINT6_bit at OTG_FS_DEVICE_FS_DAINT.B22;
    const register unsigned short int OEPINT7 = 23;
    sbit  OEPINT7_bit at OTG_FS_DEVICE_FS_DAINT.B23;
    const register unsigned short int OEPINT8 = 24;
    sbit  OEPINT8_bit at OTG_FS_DEVICE_FS_DAINT.B24;
    const register unsigned short int OEPINT9 = 25;
    sbit  OEPINT9_bit at OTG_FS_DEVICE_FS_DAINT.B25;
    const register unsigned short int OEPINT10 = 26;
    sbit  OEPINT10_bit at OTG_FS_DEVICE_FS_DAINT.B26;
    const register unsigned short int OEPINT11 = 27;
    sbit  OEPINT11_bit at OTG_FS_DEVICE_FS_DAINT.B27;
    const register unsigned short int OEPINT12 = 28;
    sbit  OEPINT12_bit at OTG_FS_DEVICE_FS_DAINT.B28;
    const register unsigned short int OEPINT13 = 29;
    sbit  OEPINT13_bit at OTG_FS_DEVICE_FS_DAINT.B29;
    const register unsigned short int OEPINT14 = 30;
    sbit  OEPINT14_bit at OTG_FS_DEVICE_FS_DAINT.B30;
    const register unsigned short int OEPINT15 = 31;
    sbit  OEPINT15_bit at OTG_FS_DEVICE_FS_DAINT.B31;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DAINTMSK absolute 0x5000081C;
    const register unsigned short int IEPM0 = 0;
    sbit  IEPM0_bit at OTG_FS_DEVICE_FS_DAINTMSK.B0;
    const register unsigned short int IEPM1 = 1;
    sbit  IEPM1_bit at OTG_FS_DEVICE_FS_DAINTMSK.B1;
    const register unsigned short int IEPM2 = 2;
    sbit  IEPM2_bit at OTG_FS_DEVICE_FS_DAINTMSK.B2;
    const register unsigned short int IEPM3 = 3;
    sbit  IEPM3_bit at OTG_FS_DEVICE_FS_DAINTMSK.B3;
    const register unsigned short int IEPM4 = 4;
    sbit  IEPM4_bit at OTG_FS_DEVICE_FS_DAINTMSK.B4;
    const register unsigned short int IEPM5 = 5;
    sbit  IEPM5_bit at OTG_FS_DEVICE_FS_DAINTMSK.B5;
    const register unsigned short int IEPM6 = 6;
    sbit  IEPM6_bit at OTG_FS_DEVICE_FS_DAINTMSK.B6;
    const register unsigned short int IEPM7 = 7;
    sbit  IEPM7_bit at OTG_FS_DEVICE_FS_DAINTMSK.B7;
    const register unsigned short int IEPM8 = 8;
    sbit  IEPM8_bit at OTG_FS_DEVICE_FS_DAINTMSK.B8;
    const register unsigned short int IEPM9 = 9;
    sbit  IEPM9_bit at OTG_FS_DEVICE_FS_DAINTMSK.B9;
    const register unsigned short int IEPM10 = 10;
    sbit  IEPM10_bit at OTG_FS_DEVICE_FS_DAINTMSK.B10;
    const register unsigned short int IEPM11 = 11;
    sbit  IEPM11_bit at OTG_FS_DEVICE_FS_DAINTMSK.B11;
    const register unsigned short int IEPM12 = 12;
    sbit  IEPM12_bit at OTG_FS_DEVICE_FS_DAINTMSK.B12;
    const register unsigned short int IEPM13 = 13;
    sbit  IEPM13_bit at OTG_FS_DEVICE_FS_DAINTMSK.B13;
    const register unsigned short int IEPM14 = 14;
    sbit  IEPM14_bit at OTG_FS_DEVICE_FS_DAINTMSK.B14;
    const register unsigned short int IEPM15 = 15;
    sbit  IEPM15_bit at OTG_FS_DEVICE_FS_DAINTMSK.B15;
    sbit  OEPINT0_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B16;
    sbit  OEPINT1_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B17;
    sbit  OEPINT2_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B18;
    sbit  OEPINT3_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B19;
    sbit  OEPINT4_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B20;
    sbit  OEPINT5_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B21;
    sbit  OEPINT6_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B22;
    sbit  OEPINT7_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B23;
    sbit  OEPINT8_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B24;
    sbit  OEPINT9_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B25;
    sbit  OEPINT10_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B26;
    sbit  OEPINT11_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B27;
    sbit  OEPINT12_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B28;
    sbit  OEPINT13_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B29;
    sbit  OEPINT14_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B30;
    sbit  OEPINT15_OTG_FS_DEVICE_FS_DAINTMSK_bit at OTG_FS_DEVICE_FS_DAINTMSK.B31;

sfr far unsigned long   volatile OTG_FS_DEVICE_DVBUSDIS absolute 0x50000828;
    const register unsigned short int VBUSDT0 = 0;
    sbit  VBUSDT0_bit at OTG_FS_DEVICE_DVBUSDIS.B0;
    const register unsigned short int VBUSDT1 = 1;
    sbit  VBUSDT1_bit at OTG_FS_DEVICE_DVBUSDIS.B1;
    const register unsigned short int VBUSDT2 = 2;
    sbit  VBUSDT2_bit at OTG_FS_DEVICE_DVBUSDIS.B2;
    const register unsigned short int VBUSDT3 = 3;
    sbit  VBUSDT3_bit at OTG_FS_DEVICE_DVBUSDIS.B3;
    const register unsigned short int VBUSDT4 = 4;
    sbit  VBUSDT4_bit at OTG_FS_DEVICE_DVBUSDIS.B4;
    const register unsigned short int VBUSDT5 = 5;
    sbit  VBUSDT5_bit at OTG_FS_DEVICE_DVBUSDIS.B5;
    const register unsigned short int VBUSDT6 = 6;
    sbit  VBUSDT6_bit at OTG_FS_DEVICE_DVBUSDIS.B6;
    const register unsigned short int VBUSDT7 = 7;
    sbit  VBUSDT7_bit at OTG_FS_DEVICE_DVBUSDIS.B7;
    const register unsigned short int VBUSDT8 = 8;
    sbit  VBUSDT8_bit at OTG_FS_DEVICE_DVBUSDIS.B8;
    const register unsigned short int VBUSDT9 = 9;
    sbit  VBUSDT9_bit at OTG_FS_DEVICE_DVBUSDIS.B9;
    const register unsigned short int VBUSDT10 = 10;
    sbit  VBUSDT10_bit at OTG_FS_DEVICE_DVBUSDIS.B10;
    const register unsigned short int VBUSDT11 = 11;
    sbit  VBUSDT11_bit at OTG_FS_DEVICE_DVBUSDIS.B11;
    const register unsigned short int VBUSDT12 = 12;
    sbit  VBUSDT12_bit at OTG_FS_DEVICE_DVBUSDIS.B12;
    const register unsigned short int VBUSDT13 = 13;
    sbit  VBUSDT13_bit at OTG_FS_DEVICE_DVBUSDIS.B13;
    const register unsigned short int VBUSDT14 = 14;
    sbit  VBUSDT14_bit at OTG_FS_DEVICE_DVBUSDIS.B14;
    const register unsigned short int VBUSDT15 = 15;
    sbit  VBUSDT15_bit at OTG_FS_DEVICE_DVBUSDIS.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_DVBUSPULSE absolute 0x5000082C;
    const register unsigned short int DVBUSP0 = 0;
    sbit  DVBUSP0_bit at OTG_FS_DEVICE_DVBUSPULSE.B0;
    const register unsigned short int DVBUSP1 = 1;
    sbit  DVBUSP1_bit at OTG_FS_DEVICE_DVBUSPULSE.B1;
    const register unsigned short int DVBUSP2 = 2;
    sbit  DVBUSP2_bit at OTG_FS_DEVICE_DVBUSPULSE.B2;
    const register unsigned short int DVBUSP3 = 3;
    sbit  DVBUSP3_bit at OTG_FS_DEVICE_DVBUSPULSE.B3;
    const register unsigned short int DVBUSP4 = 4;
    sbit  DVBUSP4_bit at OTG_FS_DEVICE_DVBUSPULSE.B4;
    const register unsigned short int DVBUSP5 = 5;
    sbit  DVBUSP5_bit at OTG_FS_DEVICE_DVBUSPULSE.B5;
    const register unsigned short int DVBUSP6 = 6;
    sbit  DVBUSP6_bit at OTG_FS_DEVICE_DVBUSPULSE.B6;
    const register unsigned short int DVBUSP7 = 7;
    sbit  DVBUSP7_bit at OTG_FS_DEVICE_DVBUSPULSE.B7;
    const register unsigned short int DVBUSP8 = 8;
    sbit  DVBUSP8_bit at OTG_FS_DEVICE_DVBUSPULSE.B8;
    const register unsigned short int DVBUSP9 = 9;
    sbit  DVBUSP9_bit at OTG_FS_DEVICE_DVBUSPULSE.B9;
    const register unsigned short int DVBUSP10 = 10;
    sbit  DVBUSP10_bit at OTG_FS_DEVICE_DVBUSPULSE.B10;
    const register unsigned short int DVBUSP11 = 11;
    sbit  DVBUSP11_bit at OTG_FS_DEVICE_DVBUSPULSE.B11;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPEMPMSK absolute 0x50000834;
    const register unsigned short int INEPTXFEM0 = 0;
    sbit  INEPTXFEM0_bit at OTG_FS_DEVICE_DIEPEMPMSK.B0;
    const register unsigned short int INEPTXFEM1 = 1;
    sbit  INEPTXFEM1_bit at OTG_FS_DEVICE_DIEPEMPMSK.B1;
    const register unsigned short int INEPTXFEM2 = 2;
    sbit  INEPTXFEM2_bit at OTG_FS_DEVICE_DIEPEMPMSK.B2;
    const register unsigned short int INEPTXFEM3 = 3;
    sbit  INEPTXFEM3_bit at OTG_FS_DEVICE_DIEPEMPMSK.B3;
    const register unsigned short int INEPTXFEM4 = 4;
    sbit  INEPTXFEM4_bit at OTG_FS_DEVICE_DIEPEMPMSK.B4;
    const register unsigned short int INEPTXFEM5 = 5;
    sbit  INEPTXFEM5_bit at OTG_FS_DEVICE_DIEPEMPMSK.B5;
    const register unsigned short int INEPTXFEM6 = 6;
    sbit  INEPTXFEM6_bit at OTG_FS_DEVICE_DIEPEMPMSK.B6;
    const register unsigned short int INEPTXFEM7 = 7;
    sbit  INEPTXFEM7_bit at OTG_FS_DEVICE_DIEPEMPMSK.B7;
    const register unsigned short int INEPTXFEM8 = 8;
    sbit  INEPTXFEM8_bit at OTG_FS_DEVICE_DIEPEMPMSK.B8;
    const register unsigned short int INEPTXFEM9 = 9;
    sbit  INEPTXFEM9_bit at OTG_FS_DEVICE_DIEPEMPMSK.B9;
    const register unsigned short int INEPTXFEM10 = 10;
    sbit  INEPTXFEM10_bit at OTG_FS_DEVICE_DIEPEMPMSK.B10;
    const register unsigned short int INEPTXFEM11 = 11;
    sbit  INEPTXFEM11_bit at OTG_FS_DEVICE_DIEPEMPMSK.B11;
    const register unsigned short int INEPTXFEM12 = 12;
    sbit  INEPTXFEM12_bit at OTG_FS_DEVICE_DIEPEMPMSK.B12;
    const register unsigned short int INEPTXFEM13 = 13;
    sbit  INEPTXFEM13_bit at OTG_FS_DEVICE_DIEPEMPMSK.B13;
    const register unsigned short int INEPTXFEM14 = 14;
    sbit  INEPTXFEM14_bit at OTG_FS_DEVICE_DIEPEMPMSK.B14;
    const register unsigned short int INEPTXFEM15 = 15;
    sbit  INEPTXFEM15_bit at OTG_FS_DEVICE_DIEPEMPMSK.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_FS_DIEPCTL0 absolute 0x50000900;
    sbit  MPSIZ0_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B1;
    const register unsigned short int USBAEP = 15;
    sbit  USBAEP_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B15;
    const register unsigned short int NAKSTS = 17;
    sbit  NAKSTS_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B17;
    sbit  EPTYP0_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B19;
    sbit  STALL_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B21;
    sbit  TXFNUM0_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B22;
    sbit  TXFNUM1_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B23;
    sbit  TXFNUM2_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B24;
    sbit  TXFNUM3_OTG_FS_DEVICE_FS_DIEPCTL0_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B25;
    const register unsigned short int CNAK = 26;
    sbit  CNAK_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B26;
    const register unsigned short int SNAK = 27;
    sbit  SNAK_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B27;
    const register unsigned short int EPDIS = 30;
    sbit  EPDIS_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B30;
    const register unsigned short int EPENA = 31;
    sbit  EPENA_bit at OTG_FS_DEVICE_FS_DIEPCTL0.B31;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPCTL1 absolute 0x50000920;
    sbit  EPENA_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B30;
    const register unsigned short int SODDFRM_SD1PID = 29;
    sbit  SODDFRM_SD1PID_bit at OTG_FS_DEVICE_DIEPCTL1.B29;
    const register unsigned short int SD0PID_SEVNFRM = 28;
    sbit  SD0PID_SEVNFRM_bit at OTG_FS_DEVICE_DIEPCTL1.B28;
    sbit  SNAK_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B27;
    sbit  CNAK_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B26;
    sbit  TXFNUM0_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B22;
    sbit  TXFNUM1_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B23;
    sbit  TXFNUM2_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B24;
    sbit  TXFNUM3_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B25;
    sbit  Stall_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B21;
    sbit  EPTYP0_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B17;
    const register unsigned short int EONUM_DPID = 16;
    sbit  EONUM_DPID_bit at OTG_FS_DEVICE_DIEPCTL1.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DIEPCTL1_bit at OTG_FS_DEVICE_DIEPCTL1.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPCTL2 absolute 0x50000940;
    sbit  EPENA_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B30;
    const register unsigned short int SODDFRM = 29;
    sbit  SODDFRM_bit at OTG_FS_DEVICE_DIEPCTL2.B29;
    sbit  SD0PID_SEVNFRM_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B28;
    sbit  SNAK_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B27;
    sbit  CNAK_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B26;
    sbit  TXFNUM0_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B22;
    sbit  TXFNUM1_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B23;
    sbit  TXFNUM2_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B24;
    sbit  TXFNUM3_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B25;
    sbit  Stall_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B21;
    sbit  EPTYP0_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B17;
    sbit  EONUM_DPID_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DIEPCTL2_bit at OTG_FS_DEVICE_DIEPCTL2.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPCTL3 absolute 0x50000960;
    sbit  EPENA_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B30;
    sbit  SODDFRM_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B29;
    sbit  SD0PID_SEVNFRM_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B28;
    sbit  SNAK_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B27;
    sbit  CNAK_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B26;
    sbit  TXFNUM0_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B22;
    sbit  TXFNUM1_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B23;
    sbit  TXFNUM2_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B24;
    sbit  TXFNUM3_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B25;
    sbit  Stall_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B21;
    sbit  EPTYP0_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B17;
    sbit  EONUM_DPID_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DIEPCTL3_bit at OTG_FS_DEVICE_DIEPCTL3.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPCTL0 absolute 0x50000B00;
    sbit  EPENA_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B30;
    sbit  SNAK_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B27;
    sbit  CNAK_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B26;
    sbit  Stall_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B21;
    const register unsigned short int SNPM = 20;
    sbit  SNPM_bit at OTG_FS_DEVICE_DOEPCTL0.B20;
    sbit  EPTYP0_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B17;
    sbit  USBAEP_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DOEPCTL0_bit at OTG_FS_DEVICE_DOEPCTL0.B1;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPCTL1 absolute 0x50000B20;
    sbit  EPENA_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B30;
    sbit  SODDFRM_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B29;
    sbit  SD0PID_SEVNFRM_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B28;
    sbit  SNAK_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B27;
    sbit  CNAK_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B26;
    sbit  Stall_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B21;
    sbit  SNPM_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B20;
    sbit  EPTYP0_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B17;
    sbit  EONUM_DPID_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DOEPCTL1_bit at OTG_FS_DEVICE_DOEPCTL1.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPCTL2 absolute 0x50000B40;
    sbit  EPENA_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B30;
    sbit  SODDFRM_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B29;
    sbit  SD0PID_SEVNFRM_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B28;
    sbit  SNAK_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B27;
    sbit  CNAK_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B26;
    sbit  Stall_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B21;
    sbit  SNPM_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B20;
    sbit  EPTYP0_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B17;
    sbit  EONUM_DPID_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DOEPCTL2_bit at OTG_FS_DEVICE_DOEPCTL2.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPCTL3 absolute 0x50000B60;
    sbit  EPENA_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B31;
    sbit  EPDIS_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B30;
    sbit  SODDFRM_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B29;
    sbit  SD0PID_SEVNFRM_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B28;
    sbit  SNAK_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B27;
    sbit  CNAK_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B26;
    sbit  Stall_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B21;
    sbit  SNPM_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B20;
    sbit  EPTYP0_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B18;
    sbit  EPTYP1_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B19;
    sbit  NAKSTS_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B17;
    sbit  EONUM_DPID_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B16;
    sbit  USBAEP_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B15;
    sbit  MPSIZ0_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B0;
    sbit  MPSIZ1_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B1;
    sbit  MPSIZ2_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B2;
    sbit  MPSIZ3_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B3;
    sbit  MPSIZ4_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B4;
    sbit  MPSIZ5_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B5;
    sbit  MPSIZ6_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B6;
    sbit  MPSIZ7_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B7;
    sbit  MPSIZ8_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B8;
    sbit  MPSIZ9_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B9;
    sbit  MPSIZ10_OTG_FS_DEVICE_DOEPCTL3_bit at OTG_FS_DEVICE_DOEPCTL3.B10;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPINT0 absolute 0x50000908;
    const register unsigned short int TXFE = 7;
    sbit  TXFE_bit at OTG_FS_DEVICE_DIEPINT0.B7;
    const register unsigned short int INEPNE = 6;
    sbit  INEPNE_bit at OTG_FS_DEVICE_DIEPINT0.B6;
    const register unsigned short int ITTXFE = 4;
    sbit  ITTXFE_bit at OTG_FS_DEVICE_DIEPINT0.B4;
    const register unsigned short int TOC = 3;
    sbit  TOC_bit at OTG_FS_DEVICE_DIEPINT0.B3;
    const register unsigned short int EPDISD = 1;
    sbit  EPDISD_bit at OTG_FS_DEVICE_DIEPINT0.B1;
    sbit  XFRC_OTG_FS_DEVICE_DIEPINT0_bit at OTG_FS_DEVICE_DIEPINT0.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPINT1 absolute 0x50000928;
    sbit  TXFE_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B7;
    sbit  INEPNE_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B6;
    sbit  ITTXFE_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B4;
    sbit  TOC_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B1;
    sbit  XFRC_OTG_FS_DEVICE_DIEPINT1_bit at OTG_FS_DEVICE_DIEPINT1.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPINT2 absolute 0x50000948;
    sbit  TXFE_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B7;
    sbit  INEPNE_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B6;
    sbit  ITTXFE_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B4;
    sbit  TOC_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B1;
    sbit  XFRC_OTG_FS_DEVICE_DIEPINT2_bit at OTG_FS_DEVICE_DIEPINT2.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPINT3 absolute 0x50000968;
    sbit  TXFE_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B7;
    sbit  INEPNE_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B6;
    sbit  ITTXFE_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B4;
    sbit  TOC_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B1;
    sbit  XFRC_OTG_FS_DEVICE_DIEPINT3_bit at OTG_FS_DEVICE_DIEPINT3.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPINT0 absolute 0x50000B08;
    const register unsigned short int B2BSTUP = 6;
    sbit  B2BSTUP_bit at OTG_FS_DEVICE_DOEPINT0.B6;
    const register unsigned short int OTEPDIS = 4;
    sbit  OTEPDIS_bit at OTG_FS_DEVICE_DOEPINT0.B4;
    const register unsigned short int STUP = 3;
    sbit  STUP_bit at OTG_FS_DEVICE_DOEPINT0.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DOEPINT0_bit at OTG_FS_DEVICE_DOEPINT0.B1;
    sbit  XFRC_OTG_FS_DEVICE_DOEPINT0_bit at OTG_FS_DEVICE_DOEPINT0.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPINT1 absolute 0x50000B28;
    sbit  B2BSTUP_OTG_FS_DEVICE_DOEPINT1_bit at OTG_FS_DEVICE_DOEPINT1.B6;
    sbit  OTEPDIS_OTG_FS_DEVICE_DOEPINT1_bit at OTG_FS_DEVICE_DOEPINT1.B4;
    sbit  STUP_OTG_FS_DEVICE_DOEPINT1_bit at OTG_FS_DEVICE_DOEPINT1.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DOEPINT1_bit at OTG_FS_DEVICE_DOEPINT1.B1;
    sbit  XFRC_OTG_FS_DEVICE_DOEPINT1_bit at OTG_FS_DEVICE_DOEPINT1.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPINT2 absolute 0x50000B48;
    sbit  B2BSTUP_OTG_FS_DEVICE_DOEPINT2_bit at OTG_FS_DEVICE_DOEPINT2.B6;
    sbit  OTEPDIS_OTG_FS_DEVICE_DOEPINT2_bit at OTG_FS_DEVICE_DOEPINT2.B4;
    sbit  STUP_OTG_FS_DEVICE_DOEPINT2_bit at OTG_FS_DEVICE_DOEPINT2.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DOEPINT2_bit at OTG_FS_DEVICE_DOEPINT2.B1;
    sbit  XFRC_OTG_FS_DEVICE_DOEPINT2_bit at OTG_FS_DEVICE_DOEPINT2.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPINT3 absolute 0x50000B68;
    sbit  B2BSTUP_OTG_FS_DEVICE_DOEPINT3_bit at OTG_FS_DEVICE_DOEPINT3.B6;
    sbit  OTEPDIS_OTG_FS_DEVICE_DOEPINT3_bit at OTG_FS_DEVICE_DOEPINT3.B4;
    sbit  STUP_OTG_FS_DEVICE_DOEPINT3_bit at OTG_FS_DEVICE_DOEPINT3.B3;
    sbit  EPDISD_OTG_FS_DEVICE_DOEPINT3_bit at OTG_FS_DEVICE_DOEPINT3.B1;
    sbit  XFRC_OTG_FS_DEVICE_DOEPINT3_bit at OTG_FS_DEVICE_DOEPINT3.B0;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPTSIZ0 absolute 0x50000910;
    sbit  PKTCNT0_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B20;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DIEPTSIZ0_bit at OTG_FS_DEVICE_DIEPTSIZ0.B6;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPTSIZ0 absolute 0x50000B10;
    const register unsigned short int STUPCNT0 = 29;
    sbit  STUPCNT0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B29;
    const register unsigned short int STUPCNT1 = 30;
    sbit  STUPCNT1_bit at OTG_FS_DEVICE_DOEPTSIZ0.B30;
    const register unsigned short int PKTCNT = 19;
    sbit  PKTCNT_bit at OTG_FS_DEVICE_DOEPTSIZ0.B19;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DOEPTSIZ0_bit at OTG_FS_DEVICE_DOEPTSIZ0.B6;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPTSIZ1 absolute 0x50000930;
    sbit  MCNT0_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B29;
    sbit  MCNT1_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DIEPTSIZ1_bit at OTG_FS_DEVICE_DIEPTSIZ1.B18;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPTSIZ2 absolute 0x50000950;
    sbit  MCNT0_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B29;
    sbit  MCNT1_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DIEPTSIZ2_bit at OTG_FS_DEVICE_DIEPTSIZ2.B18;

sfr far unsigned long   volatile OTG_FS_DEVICE_DIEPTSIZ3 absolute 0x50000970;
    sbit  MCNT0_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B29;
    sbit  MCNT1_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DIEPTSIZ3_bit at OTG_FS_DEVICE_DIEPTSIZ3.B18;

sfr far unsigned long   volatile OTG_FS_DEVICE_DTXFSTS0 absolute 0x50000918;
    const register unsigned short int INEPTFSAV0 = 0;
    sbit  INEPTFSAV0_bit at OTG_FS_DEVICE_DTXFSTS0.B0;
    const register unsigned short int INEPTFSAV1 = 1;
    sbit  INEPTFSAV1_bit at OTG_FS_DEVICE_DTXFSTS0.B1;
    const register unsigned short int INEPTFSAV2 = 2;
    sbit  INEPTFSAV2_bit at OTG_FS_DEVICE_DTXFSTS0.B2;
    const register unsigned short int INEPTFSAV3 = 3;
    sbit  INEPTFSAV3_bit at OTG_FS_DEVICE_DTXFSTS0.B3;
    const register unsigned short int INEPTFSAV4 = 4;
    sbit  INEPTFSAV4_bit at OTG_FS_DEVICE_DTXFSTS0.B4;
    const register unsigned short int INEPTFSAV5 = 5;
    sbit  INEPTFSAV5_bit at OTG_FS_DEVICE_DTXFSTS0.B5;
    const register unsigned short int INEPTFSAV6 = 6;
    sbit  INEPTFSAV6_bit at OTG_FS_DEVICE_DTXFSTS0.B6;
    const register unsigned short int INEPTFSAV7 = 7;
    sbit  INEPTFSAV7_bit at OTG_FS_DEVICE_DTXFSTS0.B7;
    const register unsigned short int INEPTFSAV8 = 8;
    sbit  INEPTFSAV8_bit at OTG_FS_DEVICE_DTXFSTS0.B8;
    const register unsigned short int INEPTFSAV9 = 9;
    sbit  INEPTFSAV9_bit at OTG_FS_DEVICE_DTXFSTS0.B9;
    const register unsigned short int INEPTFSAV10 = 10;
    sbit  INEPTFSAV10_bit at OTG_FS_DEVICE_DTXFSTS0.B10;
    const register unsigned short int INEPTFSAV11 = 11;
    sbit  INEPTFSAV11_bit at OTG_FS_DEVICE_DTXFSTS0.B11;
    const register unsigned short int INEPTFSAV12 = 12;
    sbit  INEPTFSAV12_bit at OTG_FS_DEVICE_DTXFSTS0.B12;
    const register unsigned short int INEPTFSAV13 = 13;
    sbit  INEPTFSAV13_bit at OTG_FS_DEVICE_DTXFSTS0.B13;
    const register unsigned short int INEPTFSAV14 = 14;
    sbit  INEPTFSAV14_bit at OTG_FS_DEVICE_DTXFSTS0.B14;
    const register unsigned short int INEPTFSAV15 = 15;
    sbit  INEPTFSAV15_bit at OTG_FS_DEVICE_DTXFSTS0.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_DTXFSTS1 absolute 0x50000938;
    sbit  INEPTFSAV0_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B0;
    sbit  INEPTFSAV1_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B1;
    sbit  INEPTFSAV2_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B2;
    sbit  INEPTFSAV3_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B3;
    sbit  INEPTFSAV4_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B4;
    sbit  INEPTFSAV5_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B5;
    sbit  INEPTFSAV6_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B6;
    sbit  INEPTFSAV7_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B7;
    sbit  INEPTFSAV8_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B8;
    sbit  INEPTFSAV9_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B9;
    sbit  INEPTFSAV10_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B10;
    sbit  INEPTFSAV11_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B11;
    sbit  INEPTFSAV12_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B12;
    sbit  INEPTFSAV13_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B13;
    sbit  INEPTFSAV14_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B14;
    sbit  INEPTFSAV15_OTG_FS_DEVICE_DTXFSTS1_bit at OTG_FS_DEVICE_DTXFSTS1.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_DTXFSTS2 absolute 0x50000958;
    sbit  INEPTFSAV0_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B0;
    sbit  INEPTFSAV1_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B1;
    sbit  INEPTFSAV2_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B2;
    sbit  INEPTFSAV3_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B3;
    sbit  INEPTFSAV4_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B4;
    sbit  INEPTFSAV5_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B5;
    sbit  INEPTFSAV6_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B6;
    sbit  INEPTFSAV7_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B7;
    sbit  INEPTFSAV8_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B8;
    sbit  INEPTFSAV9_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B9;
    sbit  INEPTFSAV10_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B10;
    sbit  INEPTFSAV11_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B11;
    sbit  INEPTFSAV12_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B12;
    sbit  INEPTFSAV13_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B13;
    sbit  INEPTFSAV14_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B14;
    sbit  INEPTFSAV15_OTG_FS_DEVICE_DTXFSTS2_bit at OTG_FS_DEVICE_DTXFSTS2.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_DTXFSTS3 absolute 0x50000978;
    sbit  INEPTFSAV0_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B0;
    sbit  INEPTFSAV1_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B1;
    sbit  INEPTFSAV2_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B2;
    sbit  INEPTFSAV3_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B3;
    sbit  INEPTFSAV4_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B4;
    sbit  INEPTFSAV5_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B5;
    sbit  INEPTFSAV6_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B6;
    sbit  INEPTFSAV7_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B7;
    sbit  INEPTFSAV8_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B8;
    sbit  INEPTFSAV9_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B9;
    sbit  INEPTFSAV10_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B10;
    sbit  INEPTFSAV11_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B11;
    sbit  INEPTFSAV12_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B12;
    sbit  INEPTFSAV13_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B13;
    sbit  INEPTFSAV14_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B14;
    sbit  INEPTFSAV15_OTG_FS_DEVICE_DTXFSTS3_bit at OTG_FS_DEVICE_DTXFSTS3.B15;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPTSIZ1 absolute 0x50000B30;
    const register unsigned short int RXDPID_STUPCNT0 = 29;
    sbit  RXDPID_STUPCNT0_bit at OTG_FS_DEVICE_DOEPTSIZ1.B29;
    const register unsigned short int RXDPID_STUPCNT1 = 30;
    sbit  RXDPID_STUPCNT1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DOEPTSIZ1_bit at OTG_FS_DEVICE_DOEPTSIZ1.B18;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPTSIZ2 absolute 0x50000B50;
    sbit  RXDPID_STUPCNT0_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B29;
    sbit  RXDPID_STUPCNT1_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DOEPTSIZ2_bit at OTG_FS_DEVICE_DOEPTSIZ2.B18;

sfr far unsigned long   volatile OTG_FS_DEVICE_DOEPTSIZ3 absolute 0x50000B70;
    sbit  RXDPID_STUPCNT0_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B29;
    sbit  RXDPID_STUPCNT1_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B30;
    sbit  PKTCNT0_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B19;
    sbit  PKTCNT1_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B20;
    sbit  PKTCNT2_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B21;
    sbit  PKTCNT3_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B22;
    sbit  PKTCNT4_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B23;
    sbit  PKTCNT5_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B24;
    sbit  PKTCNT6_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B25;
    sbit  PKTCNT7_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B26;
    sbit  PKTCNT8_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B27;
    sbit  PKTCNT9_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B28;
    sbit  XFRSIZ0_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B0;
    sbit  XFRSIZ1_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B1;
    sbit  XFRSIZ2_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B2;
    sbit  XFRSIZ3_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B3;
    sbit  XFRSIZ4_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B4;
    sbit  XFRSIZ5_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B5;
    sbit  XFRSIZ6_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B6;
    sbit  XFRSIZ7_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B7;
    sbit  XFRSIZ8_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B8;
    sbit  XFRSIZ9_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B9;
    sbit  XFRSIZ10_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B10;
    sbit  XFRSIZ11_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B11;
    sbit  XFRSIZ12_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B12;
    sbit  XFRSIZ13_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B13;
    sbit  XFRSIZ14_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B14;
    sbit  XFRSIZ15_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B15;
    sbit  XFRSIZ16_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B16;
    sbit  XFRSIZ17_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B17;
    sbit  XFRSIZ18_OTG_FS_DEVICE_DOEPTSIZ3_bit at OTG_FS_DEVICE_DOEPTSIZ3.B18;

sfr far unsigned long   volatile OTG_FS_PWRCLK_FS_PCGCCTL absolute 0x50000E00;
    const register unsigned short int STPPCLK = 0;
    sbit  STPPCLK_bit at OTG_FS_PWRCLK_FS_PCGCCTL.B0;
    const register unsigned short int GATEHCLK = 1;
    sbit  GATEHCLK_bit at OTG_FS_PWRCLK_FS_PCGCCTL.B1;
    const register unsigned short int PHYSUSP = 4;
    sbit  PHYSUSP_bit at OTG_FS_PWRCLK_FS_PCGCCTL.B4;

sfr far unsigned long   volatile QUADSPI_CR           absolute 0xA0001000;
    const register unsigned short int PRESCALER0 = 24;
    sbit  PRESCALER0_bit at QUADSPI_CR.B24;
    const register unsigned short int PRESCALER1 = 25;
    sbit  PRESCALER1_bit at QUADSPI_CR.B25;
    const register unsigned short int PRESCALER2 = 26;
    sbit  PRESCALER2_bit at QUADSPI_CR.B26;
    const register unsigned short int PRESCALER3 = 27;
    sbit  PRESCALER3_bit at QUADSPI_CR.B27;
    const register unsigned short int PRESCALER4 = 28;
    sbit  PRESCALER4_bit at QUADSPI_CR.B28;
    const register unsigned short int PRESCALER5 = 29;
    sbit  PRESCALER5_bit at QUADSPI_CR.B29;
    const register unsigned short int PRESCALER6 = 30;
    sbit  PRESCALER6_bit at QUADSPI_CR.B30;
    const register unsigned short int PRESCALER7 = 31;
    sbit  PRESCALER7_bit at QUADSPI_CR.B31;
    const register unsigned short int PMM = 23;
    sbit  PMM_bit at QUADSPI_CR.B23;
    const register unsigned short int APMS = 22;
    sbit  APMS_bit at QUADSPI_CR.B22;
    const register unsigned short int TOIE = 20;
    sbit  TOIE_bit at QUADSPI_CR.B20;
    const register unsigned short int SMIE = 19;
    sbit  SMIE_bit at QUADSPI_CR.B19;
    const register unsigned short int FTIE = 18;
    sbit  FTIE_bit at QUADSPI_CR.B18;
    sbit  TCIE_QUADSPI_CR_bit at QUADSPI_CR.B17;
    sbit  TEIE_QUADSPI_CR_bit at QUADSPI_CR.B16;
    const register unsigned short int FTHRES0 = 8;
    sbit  FTHRES0_bit at QUADSPI_CR.B8;
    const register unsigned short int FTHRES1 = 9;
    sbit  FTHRES1_bit at QUADSPI_CR.B9;
    const register unsigned short int FTHRES2 = 10;
    sbit  FTHRES2_bit at QUADSPI_CR.B10;
    const register unsigned short int FTHRES3 = 11;
    sbit  FTHRES3_bit at QUADSPI_CR.B11;
    const register unsigned short int FTHRES4 = 12;
    sbit  FTHRES4_bit at QUADSPI_CR.B12;
    const register unsigned short int FSEL = 7;
    sbit  FSEL_bit at QUADSPI_CR.B7;
    const register unsigned short int DFM = 6;
    sbit  DFM_bit at QUADSPI_CR.B6;
    const register unsigned short int SSHIFT = 4;
    sbit  SSHIFT_bit at QUADSPI_CR.B4;
    const register unsigned short int TCEN = 3;
    sbit  TCEN_bit at QUADSPI_CR.B3;
    sbit  DMAEN_QUADSPI_CR_bit at QUADSPI_CR.B2;
    const register unsigned short int ABORT = 1;
    sbit  ABORT_bit at QUADSPI_CR.B1;
    sbit  EN_QUADSPI_CR_bit at QUADSPI_CR.B0;

sfr far unsigned long   volatile QUADSPI_DCR          absolute 0xA0001004;
    const register unsigned short int FSIZE0 = 16;
    sbit  FSIZE0_bit at QUADSPI_DCR.B16;
    const register unsigned short int FSIZE1 = 17;
    sbit  FSIZE1_bit at QUADSPI_DCR.B17;
    const register unsigned short int FSIZE2 = 18;
    sbit  FSIZE2_bit at QUADSPI_DCR.B18;
    const register unsigned short int FSIZE3 = 19;
    sbit  FSIZE3_bit at QUADSPI_DCR.B19;
    const register unsigned short int FSIZE4 = 20;
    sbit  FSIZE4_bit at QUADSPI_DCR.B20;
    const register unsigned short int CSHT0 = 8;
    sbit  CSHT0_bit at QUADSPI_DCR.B8;
    const register unsigned short int CSHT1 = 9;
    sbit  CSHT1_bit at QUADSPI_DCR.B9;
    const register unsigned short int CSHT2 = 10;
    sbit  CSHT2_bit at QUADSPI_DCR.B10;
    const register unsigned short int CKMODE = 0;
    sbit  CKMODE_bit at QUADSPI_DCR.B0;

sfr far unsigned long   volatile QUADSPI_SR           absolute 0xA0001008;
    const register unsigned short int FLEVEL0 = 8;
    sbit  FLEVEL0_bit at QUADSPI_SR.B8;
    const register unsigned short int FLEVEL1 = 9;
    sbit  FLEVEL1_bit at QUADSPI_SR.B9;
    const register unsigned short int FLEVEL2 = 10;
    sbit  FLEVEL2_bit at QUADSPI_SR.B10;
    const register unsigned short int FLEVEL3 = 11;
    sbit  FLEVEL3_bit at QUADSPI_SR.B11;
    const register unsigned short int FLEVEL4 = 12;
    sbit  FLEVEL4_bit at QUADSPI_SR.B12;
    const register unsigned short int FLEVEL5 = 13;
    sbit  FLEVEL5_bit at QUADSPI_SR.B13;
    const register unsigned short int FLEVEL6 = 14;
    sbit  FLEVEL6_bit at QUADSPI_SR.B14;
    sbit  BUSY_QUADSPI_SR_bit at QUADSPI_SR.B5;
    const register unsigned short int TOF = 4;
    sbit  TOF_bit at QUADSPI_SR.B4;
    const register unsigned short int SMF = 3;
    sbit  SMF_bit at QUADSPI_SR.B3;
    const register unsigned short int FTF = 2;
    sbit  FTF_bit at QUADSPI_SR.B2;
    const register unsigned short int TCF = 1;
    sbit  TCF_bit at QUADSPI_SR.B1;
    const register unsigned short int TEF = 0;
    sbit  TEF_bit at QUADSPI_SR.B0;

sfr far unsigned long   volatile QUADSPI_FCR          absolute 0xA000100C;
    const register unsigned short int CTOF = 4;
    sbit  CTOF_bit at QUADSPI_FCR.B4;
    const register unsigned short int CSMF = 3;
    sbit  CSMF_bit at QUADSPI_FCR.B3;
    const register unsigned short int CTCF = 1;
    sbit  CTCF_bit at QUADSPI_FCR.B1;
    const register unsigned short int CTEF = 0;
    sbit  CTEF_bit at QUADSPI_FCR.B0;

sfr far unsigned long   volatile QUADSPI_DLR          absolute 0xA0001010;
    const register unsigned short int DL0 = 0;
    sbit  DL0_bit at QUADSPI_DLR.B0;
    const register unsigned short int DL1 = 1;
    sbit  DL1_bit at QUADSPI_DLR.B1;
    const register unsigned short int DL2 = 2;
    sbit  DL2_bit at QUADSPI_DLR.B2;
    const register unsigned short int DL3 = 3;
    sbit  DL3_bit at QUADSPI_DLR.B3;
    const register unsigned short int DL4 = 4;
    sbit  DL4_bit at QUADSPI_DLR.B4;
    const register unsigned short int DL5 = 5;
    sbit  DL5_bit at QUADSPI_DLR.B5;
    const register unsigned short int DL6 = 6;
    sbit  DL6_bit at QUADSPI_DLR.B6;
    const register unsigned short int DL7 = 7;
    sbit  DL7_bit at QUADSPI_DLR.B7;
    const register unsigned short int DL8 = 8;
    sbit  DL8_bit at QUADSPI_DLR.B8;
    const register unsigned short int DL9 = 9;
    sbit  DL9_bit at QUADSPI_DLR.B9;
    const register unsigned short int DL10 = 10;
    sbit  DL10_bit at QUADSPI_DLR.B10;
    const register unsigned short int DL11 = 11;
    sbit  DL11_bit at QUADSPI_DLR.B11;
    const register unsigned short int DL12 = 12;
    sbit  DL12_bit at QUADSPI_DLR.B12;
    const register unsigned short int DL13 = 13;
    sbit  DL13_bit at QUADSPI_DLR.B13;
    const register unsigned short int DL14 = 14;
    sbit  DL14_bit at QUADSPI_DLR.B14;
    const register unsigned short int DL15 = 15;
    sbit  DL15_bit at QUADSPI_DLR.B15;
    const register unsigned short int DL16 = 16;
    sbit  DL16_bit at QUADSPI_DLR.B16;
    const register unsigned short int DL17 = 17;
    sbit  DL17_bit at QUADSPI_DLR.B17;
    const register unsigned short int DL18 = 18;
    sbit  DL18_bit at QUADSPI_DLR.B18;
    const register unsigned short int DL19 = 19;
    sbit  DL19_bit at QUADSPI_DLR.B19;
    const register unsigned short int DL20 = 20;
    sbit  DL20_bit at QUADSPI_DLR.B20;
    const register unsigned short int DL21 = 21;
    sbit  DL21_bit at QUADSPI_DLR.B21;
    const register unsigned short int DL22 = 22;
    sbit  DL22_bit at QUADSPI_DLR.B22;
    const register unsigned short int DL23 = 23;
    sbit  DL23_bit at QUADSPI_DLR.B23;
    const register unsigned short int DL24 = 24;
    sbit  DL24_bit at QUADSPI_DLR.B24;
    const register unsigned short int DL25 = 25;
    sbit  DL25_bit at QUADSPI_DLR.B25;
    const register unsigned short int DL26 = 26;
    sbit  DL26_bit at QUADSPI_DLR.B26;
    const register unsigned short int DL27 = 27;
    sbit  DL27_bit at QUADSPI_DLR.B27;
    const register unsigned short int DL28 = 28;
    sbit  DL28_bit at QUADSPI_DLR.B28;
    const register unsigned short int DL29 = 29;
    sbit  DL29_bit at QUADSPI_DLR.B29;
    const register unsigned short int DL30 = 30;
    sbit  DL30_bit at QUADSPI_DLR.B30;
    const register unsigned short int DL31 = 31;
    sbit  DL31_bit at QUADSPI_DLR.B31;

sfr far unsigned long   volatile QUADSPI_CCR          absolute 0xA0001014;
    const register unsigned short int DDRM = 31;
    sbit  DDRM_bit at QUADSPI_CCR.B31;
    const register unsigned short int DHHC = 30;
    sbit  DHHC_bit at QUADSPI_CCR.B30;
    const register unsigned short int SIOO = 28;
    sbit  SIOO_bit at QUADSPI_CCR.B28;
    const register unsigned short int FMODE0 = 26;
    sbit  FMODE0_bit at QUADSPI_CCR.B26;
    const register unsigned short int FMODE1 = 27;
    sbit  FMODE1_bit at QUADSPI_CCR.B27;
    const register unsigned short int DMODE0 = 24;
    sbit  DMODE0_bit at QUADSPI_CCR.B24;
    const register unsigned short int DMODE1 = 25;
    sbit  DMODE1_bit at QUADSPI_CCR.B25;
    const register unsigned short int DCYC0 = 18;
    sbit  DCYC0_bit at QUADSPI_CCR.B18;
    const register unsigned short int DCYC1 = 19;
    sbit  DCYC1_bit at QUADSPI_CCR.B19;
    const register unsigned short int DCYC2 = 20;
    sbit  DCYC2_bit at QUADSPI_CCR.B20;
    const register unsigned short int DCYC3 = 21;
    sbit  DCYC3_bit at QUADSPI_CCR.B21;
    const register unsigned short int DCYC4 = 22;
    sbit  DCYC4_bit at QUADSPI_CCR.B22;
    const register unsigned short int ABSIZE0 = 16;
    sbit  ABSIZE0_bit at QUADSPI_CCR.B16;
    const register unsigned short int ABSIZE1 = 17;
    sbit  ABSIZE1_bit at QUADSPI_CCR.B17;
    const register unsigned short int ABMODE0 = 14;
    sbit  ABMODE0_bit at QUADSPI_CCR.B14;
    const register unsigned short int ABMODE1 = 15;
    sbit  ABMODE1_bit at QUADSPI_CCR.B15;
    const register unsigned short int ADSIZE0 = 12;
    sbit  ADSIZE0_bit at QUADSPI_CCR.B12;
    const register unsigned short int ADSIZE1 = 13;
    sbit  ADSIZE1_bit at QUADSPI_CCR.B13;
    const register unsigned short int ADMODE0 = 10;
    sbit  ADMODE0_bit at QUADSPI_CCR.B10;
    const register unsigned short int ADMODE1 = 11;
    sbit  ADMODE1_bit at QUADSPI_CCR.B11;
    const register unsigned short int IMODE0 = 8;
    sbit  IMODE0_bit at QUADSPI_CCR.B8;
    const register unsigned short int IMODE1 = 9;
    sbit  IMODE1_bit at QUADSPI_CCR.B9;
    const register unsigned short int INSTRUCTION0 = 0;
    sbit  INSTRUCTION0_bit at QUADSPI_CCR.B0;
    const register unsigned short int INSTRUCTION1 = 1;
    sbit  INSTRUCTION1_bit at QUADSPI_CCR.B1;
    const register unsigned short int INSTRUCTION2 = 2;
    sbit  INSTRUCTION2_bit at QUADSPI_CCR.B2;
    const register unsigned short int INSTRUCTION3 = 3;
    sbit  INSTRUCTION3_bit at QUADSPI_CCR.B3;
    const register unsigned short int INSTRUCTION4 = 4;
    sbit  INSTRUCTION4_bit at QUADSPI_CCR.B4;
    const register unsigned short int INSTRUCTION5 = 5;
    sbit  INSTRUCTION5_bit at QUADSPI_CCR.B5;
    const register unsigned short int INSTRUCTION6 = 6;
    sbit  INSTRUCTION6_bit at QUADSPI_CCR.B6;
    const register unsigned short int INSTRUCTION7 = 7;
    sbit  INSTRUCTION7_bit at QUADSPI_CCR.B7;

sfr far unsigned long   volatile QUADSPI_AR           absolute 0xA0001018;
    const register unsigned short int ADDRESS0 = 0;
    sbit  ADDRESS0_bit at QUADSPI_AR.B0;
    const register unsigned short int ADDRESS1 = 1;
    sbit  ADDRESS1_bit at QUADSPI_AR.B1;
    const register unsigned short int ADDRESS2 = 2;
    sbit  ADDRESS2_bit at QUADSPI_AR.B2;
    const register unsigned short int ADDRESS3 = 3;
    sbit  ADDRESS3_bit at QUADSPI_AR.B3;
    const register unsigned short int ADDRESS4 = 4;
    sbit  ADDRESS4_bit at QUADSPI_AR.B4;
    const register unsigned short int ADDRESS5 = 5;
    sbit  ADDRESS5_bit at QUADSPI_AR.B5;
    const register unsigned short int ADDRESS6 = 6;
    sbit  ADDRESS6_bit at QUADSPI_AR.B6;
    const register unsigned short int ADDRESS7 = 7;
    sbit  ADDRESS7_bit at QUADSPI_AR.B7;
    const register unsigned short int ADDRESS8 = 8;
    sbit  ADDRESS8_bit at QUADSPI_AR.B8;
    const register unsigned short int ADDRESS9 = 9;
    sbit  ADDRESS9_bit at QUADSPI_AR.B9;
    const register unsigned short int ADDRESS10 = 10;
    sbit  ADDRESS10_bit at QUADSPI_AR.B10;
    const register unsigned short int ADDRESS11 = 11;
    sbit  ADDRESS11_bit at QUADSPI_AR.B11;
    const register unsigned short int ADDRESS12 = 12;
    sbit  ADDRESS12_bit at QUADSPI_AR.B12;
    const register unsigned short int ADDRESS13 = 13;
    sbit  ADDRESS13_bit at QUADSPI_AR.B13;
    const register unsigned short int ADDRESS14 = 14;
    sbit  ADDRESS14_bit at QUADSPI_AR.B14;
    const register unsigned short int ADDRESS15 = 15;
    sbit  ADDRESS15_bit at QUADSPI_AR.B15;
    const register unsigned short int ADDRESS16 = 16;
    sbit  ADDRESS16_bit at QUADSPI_AR.B16;
    const register unsigned short int ADDRESS17 = 17;
    sbit  ADDRESS17_bit at QUADSPI_AR.B17;
    const register unsigned short int ADDRESS18 = 18;
    sbit  ADDRESS18_bit at QUADSPI_AR.B18;
    const register unsigned short int ADDRESS19 = 19;
    sbit  ADDRESS19_bit at QUADSPI_AR.B19;
    const register unsigned short int ADDRESS20 = 20;
    sbit  ADDRESS20_bit at QUADSPI_AR.B20;
    const register unsigned short int ADDRESS21 = 21;
    sbit  ADDRESS21_bit at QUADSPI_AR.B21;
    const register unsigned short int ADDRESS22 = 22;
    sbit  ADDRESS22_bit at QUADSPI_AR.B22;
    const register unsigned short int ADDRESS23 = 23;
    sbit  ADDRESS23_bit at QUADSPI_AR.B23;
    const register unsigned short int ADDRESS24 = 24;
    sbit  ADDRESS24_bit at QUADSPI_AR.B24;
    const register unsigned short int ADDRESS25 = 25;
    sbit  ADDRESS25_bit at QUADSPI_AR.B25;
    const register unsigned short int ADDRESS26 = 26;
    sbit  ADDRESS26_bit at QUADSPI_AR.B26;
    const register unsigned short int ADDRESS27 = 27;
    sbit  ADDRESS27_bit at QUADSPI_AR.B27;
    const register unsigned short int ADDRESS28 = 28;
    sbit  ADDRESS28_bit at QUADSPI_AR.B28;
    const register unsigned short int ADDRESS29 = 29;
    sbit  ADDRESS29_bit at QUADSPI_AR.B29;
    const register unsigned short int ADDRESS30 = 30;
    sbit  ADDRESS30_bit at QUADSPI_AR.B30;
    const register unsigned short int ADDRESS31 = 31;
    sbit  ADDRESS31_bit at QUADSPI_AR.B31;

sfr far unsigned long   volatile QUADSPI_ABR          absolute 0xA000101C;
    const register unsigned short int ALTERNATE0 = 0;
    sbit  ALTERNATE0_bit at QUADSPI_ABR.B0;
    const register unsigned short int ALTERNATE1 = 1;
    sbit  ALTERNATE1_bit at QUADSPI_ABR.B1;
    const register unsigned short int ALTERNATE2 = 2;
    sbit  ALTERNATE2_bit at QUADSPI_ABR.B2;
    const register unsigned short int ALTERNATE3 = 3;
    sbit  ALTERNATE3_bit at QUADSPI_ABR.B3;
    const register unsigned short int ALTERNATE4 = 4;
    sbit  ALTERNATE4_bit at QUADSPI_ABR.B4;
    const register unsigned short int ALTERNATE5 = 5;
    sbit  ALTERNATE5_bit at QUADSPI_ABR.B5;
    const register unsigned short int ALTERNATE6 = 6;
    sbit  ALTERNATE6_bit at QUADSPI_ABR.B6;
    const register unsigned short int ALTERNATE7 = 7;
    sbit  ALTERNATE7_bit at QUADSPI_ABR.B7;
    const register unsigned short int ALTERNATE8 = 8;
    sbit  ALTERNATE8_bit at QUADSPI_ABR.B8;
    const register unsigned short int ALTERNATE9 = 9;
    sbit  ALTERNATE9_bit at QUADSPI_ABR.B9;
    const register unsigned short int ALTERNATE10 = 10;
    sbit  ALTERNATE10_bit at QUADSPI_ABR.B10;
    const register unsigned short int ALTERNATE11 = 11;
    sbit  ALTERNATE11_bit at QUADSPI_ABR.B11;
    const register unsigned short int ALTERNATE12 = 12;
    sbit  ALTERNATE12_bit at QUADSPI_ABR.B12;
    const register unsigned short int ALTERNATE13 = 13;
    sbit  ALTERNATE13_bit at QUADSPI_ABR.B13;
    const register unsigned short int ALTERNATE14 = 14;
    sbit  ALTERNATE14_bit at QUADSPI_ABR.B14;
    const register unsigned short int ALTERNATE15 = 15;
    sbit  ALTERNATE15_bit at QUADSPI_ABR.B15;
    const register unsigned short int ALTERNATE16 = 16;
    sbit  ALTERNATE16_bit at QUADSPI_ABR.B16;
    const register unsigned short int ALTERNATE17 = 17;
    sbit  ALTERNATE17_bit at QUADSPI_ABR.B17;
    const register unsigned short int ALTERNATE18 = 18;
    sbit  ALTERNATE18_bit at QUADSPI_ABR.B18;
    const register unsigned short int ALTERNATE19 = 19;
    sbit  ALTERNATE19_bit at QUADSPI_ABR.B19;
    const register unsigned short int ALTERNATE20 = 20;
    sbit  ALTERNATE20_bit at QUADSPI_ABR.B20;
    const register unsigned short int ALTERNATE21 = 21;
    sbit  ALTERNATE21_bit at QUADSPI_ABR.B21;
    const register unsigned short int ALTERNATE22 = 22;
    sbit  ALTERNATE22_bit at QUADSPI_ABR.B22;
    const register unsigned short int ALTERNATE23 = 23;
    sbit  ALTERNATE23_bit at QUADSPI_ABR.B23;
    const register unsigned short int ALTERNATE24 = 24;
    sbit  ALTERNATE24_bit at QUADSPI_ABR.B24;
    const register unsigned short int ALTERNATE25 = 25;
    sbit  ALTERNATE25_bit at QUADSPI_ABR.B25;
    const register unsigned short int ALTERNATE26 = 26;
    sbit  ALTERNATE26_bit at QUADSPI_ABR.B26;
    const register unsigned short int ALTERNATE27 = 27;
    sbit  ALTERNATE27_bit at QUADSPI_ABR.B27;
    const register unsigned short int ALTERNATE28 = 28;
    sbit  ALTERNATE28_bit at QUADSPI_ABR.B28;
    const register unsigned short int ALTERNATE29 = 29;
    sbit  ALTERNATE29_bit at QUADSPI_ABR.B29;
    const register unsigned short int ALTERNATE30 = 30;
    sbit  ALTERNATE30_bit at QUADSPI_ABR.B30;
    const register unsigned short int ALTERNATE31 = 31;
    sbit  ALTERNATE31_bit at QUADSPI_ABR.B31;

sfr far unsigned long   volatile QUADSPI_DR           absolute 0xA0001020;
    sbit  DATA0_QUADSPI_DR_bit at QUADSPI_DR.B0;
    sbit  DATA1_QUADSPI_DR_bit at QUADSPI_DR.B1;
    sbit  DATA2_QUADSPI_DR_bit at QUADSPI_DR.B2;
    sbit  DATA3_QUADSPI_DR_bit at QUADSPI_DR.B3;
    sbit  DATA4_QUADSPI_DR_bit at QUADSPI_DR.B4;
    sbit  DATA5_QUADSPI_DR_bit at QUADSPI_DR.B5;
    sbit  DATA6_QUADSPI_DR_bit at QUADSPI_DR.B6;
    sbit  DATA7_QUADSPI_DR_bit at QUADSPI_DR.B7;
    sbit  DATA8_QUADSPI_DR_bit at QUADSPI_DR.B8;
    sbit  DATA9_QUADSPI_DR_bit at QUADSPI_DR.B9;
    sbit  DATA10_QUADSPI_DR_bit at QUADSPI_DR.B10;
    sbit  DATA11_QUADSPI_DR_bit at QUADSPI_DR.B11;
    sbit  DATA12_QUADSPI_DR_bit at QUADSPI_DR.B12;
    sbit  DATA13_QUADSPI_DR_bit at QUADSPI_DR.B13;
    sbit  DATA14_QUADSPI_DR_bit at QUADSPI_DR.B14;
    sbit  DATA15_QUADSPI_DR_bit at QUADSPI_DR.B15;
    sbit  DATA16_QUADSPI_DR_bit at QUADSPI_DR.B16;
    sbit  DATA17_QUADSPI_DR_bit at QUADSPI_DR.B17;
    const register unsigned short int DATA18 = 18;
    sbit  DATA18_bit at QUADSPI_DR.B18;
    const register unsigned short int DATA19 = 19;
    sbit  DATA19_bit at QUADSPI_DR.B19;
    sbit  DATA20_QUADSPI_DR_bit at QUADSPI_DR.B20;
    sbit  DATA21_QUADSPI_DR_bit at QUADSPI_DR.B21;
    sbit  DATA22_QUADSPI_DR_bit at QUADSPI_DR.B22;
    sbit  DATA23_QUADSPI_DR_bit at QUADSPI_DR.B23;
    sbit  DATA24_QUADSPI_DR_bit at QUADSPI_DR.B24;
    sbit  DATA25_QUADSPI_DR_bit at QUADSPI_DR.B25;
    sbit  DATA26_QUADSPI_DR_bit at QUADSPI_DR.B26;
    sbit  DATA27_QUADSPI_DR_bit at QUADSPI_DR.B27;
    const register unsigned short int DATA28 = 28;
    sbit  DATA28_bit at QUADSPI_DR.B28;
    const register unsigned short int DATA29 = 29;
    sbit  DATA29_bit at QUADSPI_DR.B29;
    sbit  DATA30_QUADSPI_DR_bit at QUADSPI_DR.B30;
    sbit  DATA31_QUADSPI_DR_bit at QUADSPI_DR.B31;

sfr far unsigned long   volatile QUADSPI_PSMKR        absolute 0xA0001024;
    const register unsigned short int MASK0 = 0;
    sbit  MASK0_bit at QUADSPI_PSMKR.B0;
    const register unsigned short int MASK1 = 1;
    sbit  MASK1_bit at QUADSPI_PSMKR.B1;
    const register unsigned short int MASK2 = 2;
    sbit  MASK2_bit at QUADSPI_PSMKR.B2;
    const register unsigned short int MASK3 = 3;
    sbit  MASK3_bit at QUADSPI_PSMKR.B3;
    const register unsigned short int MASK4 = 4;
    sbit  MASK4_bit at QUADSPI_PSMKR.B4;
    const register unsigned short int MASK5 = 5;
    sbit  MASK5_bit at QUADSPI_PSMKR.B5;
    const register unsigned short int MASK6 = 6;
    sbit  MASK6_bit at QUADSPI_PSMKR.B6;
    const register unsigned short int MASK7 = 7;
    sbit  MASK7_bit at QUADSPI_PSMKR.B7;
    const register unsigned short int MASK8 = 8;
    sbit  MASK8_bit at QUADSPI_PSMKR.B8;
    const register unsigned short int MASK9 = 9;
    sbit  MASK9_bit at QUADSPI_PSMKR.B9;
    const register unsigned short int MASK10 = 10;
    sbit  MASK10_bit at QUADSPI_PSMKR.B10;
    const register unsigned short int MASK11 = 11;
    sbit  MASK11_bit at QUADSPI_PSMKR.B11;
    const register unsigned short int MASK12 = 12;
    sbit  MASK12_bit at QUADSPI_PSMKR.B12;
    const register unsigned short int MASK13 = 13;
    sbit  MASK13_bit at QUADSPI_PSMKR.B13;
    const register unsigned short int MASK14 = 14;
    sbit  MASK14_bit at QUADSPI_PSMKR.B14;
    const register unsigned short int MASK15 = 15;
    sbit  MASK15_bit at QUADSPI_PSMKR.B15;
    const register unsigned short int MASK16 = 16;
    sbit  MASK16_bit at QUADSPI_PSMKR.B16;
    const register unsigned short int MASK17 = 17;
    sbit  MASK17_bit at QUADSPI_PSMKR.B17;
    const register unsigned short int MASK18 = 18;
    sbit  MASK18_bit at QUADSPI_PSMKR.B18;
    const register unsigned short int MASK19 = 19;
    sbit  MASK19_bit at QUADSPI_PSMKR.B19;
    const register unsigned short int MASK20 = 20;
    sbit  MASK20_bit at QUADSPI_PSMKR.B20;
    const register unsigned short int MASK21 = 21;
    sbit  MASK21_bit at QUADSPI_PSMKR.B21;
    const register unsigned short int MASK22 = 22;
    sbit  MASK22_bit at QUADSPI_PSMKR.B22;
    const register unsigned short int MASK23 = 23;
    sbit  MASK23_bit at QUADSPI_PSMKR.B23;
    const register unsigned short int MASK24 = 24;
    sbit  MASK24_bit at QUADSPI_PSMKR.B24;
    const register unsigned short int MASK25 = 25;
    sbit  MASK25_bit at QUADSPI_PSMKR.B25;
    const register unsigned short int MASK26 = 26;
    sbit  MASK26_bit at QUADSPI_PSMKR.B26;
    const register unsigned short int MASK27 = 27;
    sbit  MASK27_bit at QUADSPI_PSMKR.B27;
    const register unsigned short int MASK28 = 28;
    sbit  MASK28_bit at QUADSPI_PSMKR.B28;
    const register unsigned short int MASK29 = 29;
    sbit  MASK29_bit at QUADSPI_PSMKR.B29;
    const register unsigned short int MASK30 = 30;
    sbit  MASK30_bit at QUADSPI_PSMKR.B30;
    const register unsigned short int MASK31 = 31;
    sbit  MASK31_bit at QUADSPI_PSMKR.B31;

sfr far unsigned long   volatile QUADSPI_PSMAR        absolute 0xA0001028;
    const register unsigned short int MATCH0 = 0;
    sbit  MATCH0_bit at QUADSPI_PSMAR.B0;
    const register unsigned short int MATCH1 = 1;
    sbit  MATCH1_bit at QUADSPI_PSMAR.B1;
    const register unsigned short int MATCH2 = 2;
    sbit  MATCH2_bit at QUADSPI_PSMAR.B2;
    const register unsigned short int MATCH3 = 3;
    sbit  MATCH3_bit at QUADSPI_PSMAR.B3;
    const register unsigned short int MATCH4 = 4;
    sbit  MATCH4_bit at QUADSPI_PSMAR.B4;
    const register unsigned short int MATCH5 = 5;
    sbit  MATCH5_bit at QUADSPI_PSMAR.B5;
    const register unsigned short int MATCH6 = 6;
    sbit  MATCH6_bit at QUADSPI_PSMAR.B6;
    const register unsigned short int MATCH7 = 7;
    sbit  MATCH7_bit at QUADSPI_PSMAR.B7;
    const register unsigned short int MATCH8 = 8;
    sbit  MATCH8_bit at QUADSPI_PSMAR.B8;
    const register unsigned short int MATCH9 = 9;
    sbit  MATCH9_bit at QUADSPI_PSMAR.B9;
    const register unsigned short int MATCH10 = 10;
    sbit  MATCH10_bit at QUADSPI_PSMAR.B10;
    const register unsigned short int MATCH11 = 11;
    sbit  MATCH11_bit at QUADSPI_PSMAR.B11;
    const register unsigned short int MATCH12 = 12;
    sbit  MATCH12_bit at QUADSPI_PSMAR.B12;
    const register unsigned short int MATCH13 = 13;
    sbit  MATCH13_bit at QUADSPI_PSMAR.B13;
    const register unsigned short int MATCH14 = 14;
    sbit  MATCH14_bit at QUADSPI_PSMAR.B14;
    const register unsigned short int MATCH15 = 15;
    sbit  MATCH15_bit at QUADSPI_PSMAR.B15;
    const register unsigned short int MATCH16 = 16;
    sbit  MATCH16_bit at QUADSPI_PSMAR.B16;
    const register unsigned short int MATCH17 = 17;
    sbit  MATCH17_bit at QUADSPI_PSMAR.B17;
    const register unsigned short int MATCH18 = 18;
    sbit  MATCH18_bit at QUADSPI_PSMAR.B18;
    const register unsigned short int MATCH19 = 19;
    sbit  MATCH19_bit at QUADSPI_PSMAR.B19;
    const register unsigned short int MATCH20 = 20;
    sbit  MATCH20_bit at QUADSPI_PSMAR.B20;
    const register unsigned short int MATCH21 = 21;
    sbit  MATCH21_bit at QUADSPI_PSMAR.B21;
    const register unsigned short int MATCH22 = 22;
    sbit  MATCH22_bit at QUADSPI_PSMAR.B22;
    const register unsigned short int MATCH23 = 23;
    sbit  MATCH23_bit at QUADSPI_PSMAR.B23;
    const register unsigned short int MATCH24 = 24;
    sbit  MATCH24_bit at QUADSPI_PSMAR.B24;
    const register unsigned short int MATCH25 = 25;
    sbit  MATCH25_bit at QUADSPI_PSMAR.B25;
    const register unsigned short int MATCH26 = 26;
    sbit  MATCH26_bit at QUADSPI_PSMAR.B26;
    const register unsigned short int MATCH27 = 27;
    sbit  MATCH27_bit at QUADSPI_PSMAR.B27;
    const register unsigned short int MATCH28 = 28;
    sbit  MATCH28_bit at QUADSPI_PSMAR.B28;
    const register unsigned short int MATCH29 = 29;
    sbit  MATCH29_bit at QUADSPI_PSMAR.B29;
    const register unsigned short int MATCH30 = 30;
    sbit  MATCH30_bit at QUADSPI_PSMAR.B30;
    const register unsigned short int MATCH31 = 31;
    sbit  MATCH31_bit at QUADSPI_PSMAR.B31;

sfr far unsigned long   volatile QUADSPI_PIR          absolute 0xA000102C;
    const register unsigned short int INTERVAL0 = 0;
    sbit  INTERVAL0_bit at QUADSPI_PIR.B0;
    const register unsigned short int INTERVAL1 = 1;
    sbit  INTERVAL1_bit at QUADSPI_PIR.B1;
    const register unsigned short int INTERVAL2 = 2;
    sbit  INTERVAL2_bit at QUADSPI_PIR.B2;
    const register unsigned short int INTERVAL3 = 3;
    sbit  INTERVAL3_bit at QUADSPI_PIR.B3;
    const register unsigned short int INTERVAL4 = 4;
    sbit  INTERVAL4_bit at QUADSPI_PIR.B4;
    const register unsigned short int INTERVAL5 = 5;
    sbit  INTERVAL5_bit at QUADSPI_PIR.B5;
    const register unsigned short int INTERVAL6 = 6;
    sbit  INTERVAL6_bit at QUADSPI_PIR.B6;
    const register unsigned short int INTERVAL7 = 7;
    sbit  INTERVAL7_bit at QUADSPI_PIR.B7;
    const register unsigned short int INTERVAL8 = 8;
    sbit  INTERVAL8_bit at QUADSPI_PIR.B8;
    const register unsigned short int INTERVAL9 = 9;
    sbit  INTERVAL9_bit at QUADSPI_PIR.B9;
    const register unsigned short int INTERVAL10 = 10;
    sbit  INTERVAL10_bit at QUADSPI_PIR.B10;
    const register unsigned short int INTERVAL11 = 11;
    sbit  INTERVAL11_bit at QUADSPI_PIR.B11;
    const register unsigned short int INTERVAL12 = 12;
    sbit  INTERVAL12_bit at QUADSPI_PIR.B12;
    const register unsigned short int INTERVAL13 = 13;
    sbit  INTERVAL13_bit at QUADSPI_PIR.B13;
    const register unsigned short int INTERVAL14 = 14;
    sbit  INTERVAL14_bit at QUADSPI_PIR.B14;
    const register unsigned short int INTERVAL15 = 15;
    sbit  INTERVAL15_bit at QUADSPI_PIR.B15;

sfr far unsigned long   volatile QUADSPI_LPTR         absolute 0xA0001030;
    const register unsigned short int TIMEOUT0 = 0;
    sbit  TIMEOUT0_bit at QUADSPI_LPTR.B0;
    const register unsigned short int TIMEOUT1 = 1;
    sbit  TIMEOUT1_bit at QUADSPI_LPTR.B1;
    const register unsigned short int TIMEOUT2 = 2;
    sbit  TIMEOUT2_bit at QUADSPI_LPTR.B2;
    const register unsigned short int TIMEOUT3 = 3;
    sbit  TIMEOUT3_bit at QUADSPI_LPTR.B3;
    const register unsigned short int TIMEOUT4 = 4;
    sbit  TIMEOUT4_bit at QUADSPI_LPTR.B4;
    const register unsigned short int TIMEOUT5 = 5;
    sbit  TIMEOUT5_bit at QUADSPI_LPTR.B5;
    const register unsigned short int TIMEOUT6 = 6;
    sbit  TIMEOUT6_bit at QUADSPI_LPTR.B6;
    const register unsigned short int TIMEOUT7 = 7;
    sbit  TIMEOUT7_bit at QUADSPI_LPTR.B7;
    const register unsigned short int TIMEOUT8 = 8;
    sbit  TIMEOUT8_bit at QUADSPI_LPTR.B8;
    const register unsigned short int TIMEOUT9 = 9;
    sbit  TIMEOUT9_bit at QUADSPI_LPTR.B9;
    const register unsigned short int TIMEOUT10 = 10;
    sbit  TIMEOUT10_bit at QUADSPI_LPTR.B10;
    const register unsigned short int TIMEOUT11 = 11;
    sbit  TIMEOUT11_bit at QUADSPI_LPTR.B11;
    const register unsigned short int TIMEOUT12 = 12;
    sbit  TIMEOUT12_bit at QUADSPI_LPTR.B12;
    const register unsigned short int TIMEOUT13 = 13;
    sbit  TIMEOUT13_bit at QUADSPI_LPTR.B13;
    const register unsigned short int TIMEOUT14 = 14;
    sbit  TIMEOUT14_bit at QUADSPI_LPTR.B14;
    const register unsigned short int TIMEOUT15 = 15;
    sbit  TIMEOUT15_bit at QUADSPI_LPTR.B15;

sfr unsigned long   volatile LPTIM_ISR            absolute 0x40002400;
    const register unsigned short int DOWN = 6;
    sbit  DOWN_bit at LPTIM_ISR.B6;
    const register unsigned short int UP = 5;
    sbit  UP_bit at LPTIM_ISR.B5;
    const register unsigned short int ARROK = 4;
    sbit  ARROK_bit at LPTIM_ISR.B4;
    const register unsigned short int CMPOK = 3;
    sbit  CMPOK_bit at LPTIM_ISR.B3;
    const register unsigned short int EXTTRIG = 2;
    sbit  EXTTRIG_bit at LPTIM_ISR.B2;
    const register unsigned short int ARRM = 1;
    sbit  ARRM_bit at LPTIM_ISR.B1;
    const register unsigned short int CMPM = 0;
    sbit  CMPM_bit at LPTIM_ISR.B0;

sfr unsigned long   volatile LPTIM_ICR            absolute 0x40002404;
    const register unsigned short int DOWNCF = 6;
    sbit  DOWNCF_bit at LPTIM_ICR.B6;
    const register unsigned short int UPCF = 5;
    sbit  UPCF_bit at LPTIM_ICR.B5;
    const register unsigned short int ARROKCF = 4;
    sbit  ARROKCF_bit at LPTIM_ICR.B4;
    const register unsigned short int CMPOKCF = 3;
    sbit  CMPOKCF_bit at LPTIM_ICR.B3;
    const register unsigned short int EXTTRIGCF = 2;
    sbit  EXTTRIGCF_bit at LPTIM_ICR.B2;
    const register unsigned short int ARRMCF = 1;
    sbit  ARRMCF_bit at LPTIM_ICR.B1;
    const register unsigned short int CMPMCF = 0;
    sbit  CMPMCF_bit at LPTIM_ICR.B0;

sfr unsigned long   volatile LPTIM_IER            absolute 0x40002408;
    const register unsigned short int DOWNIE = 6;
    sbit  DOWNIE_bit at LPTIM_IER.B6;
    const register unsigned short int UPIE = 5;
    sbit  UPIE_bit at LPTIM_IER.B5;
    const register unsigned short int ARROKIE = 4;
    sbit  ARROKIE_bit at LPTIM_IER.B4;
    const register unsigned short int CMPOKIE = 3;
    sbit  CMPOKIE_bit at LPTIM_IER.B3;
    const register unsigned short int EXTTRIGIE = 2;
    sbit  EXTTRIGIE_bit at LPTIM_IER.B2;
    const register unsigned short int ARRMIE = 1;
    sbit  ARRMIE_bit at LPTIM_IER.B1;
    const register unsigned short int CMPMIE = 0;
    sbit  CMPMIE_bit at LPTIM_IER.B0;

sfr unsigned long   volatile LPTIM_CFGR           absolute 0x4000240C;
    const register unsigned short int ENC = 24;
    sbit  ENC_bit at LPTIM_CFGR.B24;
    const register unsigned short int COUNTMODE = 23;
    sbit  COUNTMODE_bit at LPTIM_CFGR.B23;
    const register unsigned short int PRELOAD = 22;
    sbit  PRELOAD_bit at LPTIM_CFGR.B22;
    const register unsigned short int WAVPOL = 21;
    sbit  WAVPOL_bit at LPTIM_CFGR.B21;
    const register unsigned short int WAVE = 20;
    sbit  WAVE_bit at LPTIM_CFGR.B20;
    const register unsigned short int TIMOUT = 19;
    sbit  TIMOUT_bit at LPTIM_CFGR.B19;
    const register unsigned short int TRIGEN0 = 17;
    sbit  TRIGEN0_bit at LPTIM_CFGR.B17;
    const register unsigned short int TRIGEN1 = 18;
    sbit  TRIGEN1_bit at LPTIM_CFGR.B18;
    const register unsigned short int TRIGSEL0 = 13;
    sbit  TRIGSEL0_bit at LPTIM_CFGR.B13;
    const register unsigned short int TRIGSEL1 = 14;
    sbit  TRIGSEL1_bit at LPTIM_CFGR.B14;
    const register unsigned short int TRIGSEL2 = 15;
    sbit  TRIGSEL2_bit at LPTIM_CFGR.B15;
    sbit  PRESC0_LPTIM_CFGR_bit at LPTIM_CFGR.B9;
    sbit  PRESC1_LPTIM_CFGR_bit at LPTIM_CFGR.B10;
    sbit  PRESC2_LPTIM_CFGR_bit at LPTIM_CFGR.B11;
    const register unsigned short int TRGFLT0 = 6;
    sbit  TRGFLT0_bit at LPTIM_CFGR.B6;
    const register unsigned short int TRGFLT1 = 7;
    sbit  TRGFLT1_bit at LPTIM_CFGR.B7;
    const register unsigned short int CKFLT0 = 3;
    sbit  CKFLT0_bit at LPTIM_CFGR.B3;
    const register unsigned short int CKFLT1 = 4;
    sbit  CKFLT1_bit at LPTIM_CFGR.B4;
    const register unsigned short int CKPOL0 = 1;
    sbit  CKPOL0_bit at LPTIM_CFGR.B1;
    const register unsigned short int CKPOL1 = 2;
    sbit  CKPOL1_bit at LPTIM_CFGR.B2;
    const register unsigned short int CKSEL = 0;
    sbit  CKSEL_bit at LPTIM_CFGR.B0;

sfr unsigned long   volatile LPTIM_CR             absolute 0x40002410;
    const register unsigned short int CNTSTRT = 2;
    sbit  CNTSTRT_bit at LPTIM_CR.B2;
    const register unsigned short int SNGSTRT = 1;
    sbit  SNGSTRT_bit at LPTIM_CR.B1;
    sbit  ENABLE_LPTIM_CR_bit at LPTIM_CR.B0;

sfr unsigned long   volatile LPTIM_CMP            absolute 0x40002414;
    const register unsigned short int CMP0 = 0;
    sbit  CMP0_bit at LPTIM_CMP.B0;
    const register unsigned short int CMP1 = 1;
    sbit  CMP1_bit at LPTIM_CMP.B1;
    const register unsigned short int CMP2 = 2;
    sbit  CMP2_bit at LPTIM_CMP.B2;
    const register unsigned short int CMP3 = 3;
    sbit  CMP3_bit at LPTIM_CMP.B3;
    const register unsigned short int CMP4 = 4;
    sbit  CMP4_bit at LPTIM_CMP.B4;
    const register unsigned short int CMP5 = 5;
    sbit  CMP5_bit at LPTIM_CMP.B5;
    const register unsigned short int CMP6 = 6;
    sbit  CMP6_bit at LPTIM_CMP.B6;
    const register unsigned short int CMP7 = 7;
    sbit  CMP7_bit at LPTIM_CMP.B7;
    const register unsigned short int CMP8 = 8;
    sbit  CMP8_bit at LPTIM_CMP.B8;
    const register unsigned short int CMP9 = 9;
    sbit  CMP9_bit at LPTIM_CMP.B9;
    const register unsigned short int CMP10 = 10;
    sbit  CMP10_bit at LPTIM_CMP.B10;
    const register unsigned short int CMP11 = 11;
    sbit  CMP11_bit at LPTIM_CMP.B11;
    const register unsigned short int CMP12 = 12;
    sbit  CMP12_bit at LPTIM_CMP.B12;
    const register unsigned short int CMP13 = 13;
    sbit  CMP13_bit at LPTIM_CMP.B13;
    const register unsigned short int CMP14 = 14;
    sbit  CMP14_bit at LPTIM_CMP.B14;
    const register unsigned short int CMP15 = 15;
    sbit  CMP15_bit at LPTIM_CMP.B15;

sfr unsigned long   volatile LPTIM_ARR            absolute 0x40002418;
    sbit  ARR0_LPTIM_ARR_bit at LPTIM_ARR.B0;
    sbit  ARR1_LPTIM_ARR_bit at LPTIM_ARR.B1;
    sbit  ARR2_LPTIM_ARR_bit at LPTIM_ARR.B2;
    sbit  ARR3_LPTIM_ARR_bit at LPTIM_ARR.B3;
    sbit  ARR4_LPTIM_ARR_bit at LPTIM_ARR.B4;
    sbit  ARR5_LPTIM_ARR_bit at LPTIM_ARR.B5;
    sbit  ARR6_LPTIM_ARR_bit at LPTIM_ARR.B6;
    sbit  ARR7_LPTIM_ARR_bit at LPTIM_ARR.B7;
    sbit  ARR8_LPTIM_ARR_bit at LPTIM_ARR.B8;
    sbit  ARR9_LPTIM_ARR_bit at LPTIM_ARR.B9;
    sbit  ARR10_LPTIM_ARR_bit at LPTIM_ARR.B10;
    sbit  ARR11_LPTIM_ARR_bit at LPTIM_ARR.B11;
    sbit  ARR12_LPTIM_ARR_bit at LPTIM_ARR.B12;
    sbit  ARR13_LPTIM_ARR_bit at LPTIM_ARR.B13;
    sbit  ARR14_LPTIM_ARR_bit at LPTIM_ARR.B14;
    sbit  ARR15_LPTIM_ARR_bit at LPTIM_ARR.B15;

sfr unsigned long   volatile LPTIM_CNT            absolute 0x4000241C;
    sbit  CNT0_LPTIM_CNT_bit at LPTIM_CNT.B0;
    sbit  CNT1_LPTIM_CNT_bit at LPTIM_CNT.B1;
    sbit  CNT2_LPTIM_CNT_bit at LPTIM_CNT.B2;
    sbit  CNT3_LPTIM_CNT_bit at LPTIM_CNT.B3;
    sbit  CNT4_LPTIM_CNT_bit at LPTIM_CNT.B4;
    sbit  CNT5_LPTIM_CNT_bit at LPTIM_CNT.B5;
    sbit  CNT6_LPTIM_CNT_bit at LPTIM_CNT.B6;
    sbit  CNT7_LPTIM_CNT_bit at LPTIM_CNT.B7;
    sbit  CNT8_LPTIM_CNT_bit at LPTIM_CNT.B8;
    sbit  CNT9_LPTIM_CNT_bit at LPTIM_CNT.B9;
    sbit  CNT10_LPTIM_CNT_bit at LPTIM_CNT.B10;
    sbit  CNT11_LPTIM_CNT_bit at LPTIM_CNT.B11;
    sbit  CNT12_LPTIM_CNT_bit at LPTIM_CNT.B12;
    sbit  CNT13_LPTIM_CNT_bit at LPTIM_CNT.B13;
    sbit  CNT14_LPTIM_CNT_bit at LPTIM_CNT.B14;
    sbit  CNT15_LPTIM_CNT_bit at LPTIM_CNT.B15;

sfr unsigned long   volatile DAC_CR               absolute 0x40007400;
    const register unsigned short int DMAUDRIE2 = 29;
    sbit  DMAUDRIE2_bit at DAC_CR.B29;
    const register unsigned short int DMAEN2 = 28;
    sbit  DMAEN2_bit at DAC_CR.B28;
    const register unsigned short int MAMP20 = 24;
    sbit  MAMP20_bit at DAC_CR.B24;
    const register unsigned short int MAMP21 = 25;
    sbit  MAMP21_bit at DAC_CR.B25;
    const register unsigned short int MAMP22 = 26;
    sbit  MAMP22_bit at DAC_CR.B26;
    const register unsigned short int MAMP23 = 27;
    sbit  MAMP23_bit at DAC_CR.B27;
    const register unsigned short int WAVE20 = 22;
    sbit  WAVE20_bit at DAC_CR.B22;
    const register unsigned short int WAVE21 = 23;
    sbit  WAVE21_bit at DAC_CR.B23;
    const register unsigned short int TSEL20 = 19;
    sbit  TSEL20_bit at DAC_CR.B19;
    const register unsigned short int TSEL21 = 20;
    sbit  TSEL21_bit at DAC_CR.B20;
    const register unsigned short int TSEL22 = 21;
    sbit  TSEL22_bit at DAC_CR.B21;
    const register unsigned short int TEN2 = 18;
    sbit  TEN2_bit at DAC_CR.B18;
    const register unsigned short int BOFF2 = 17;
    sbit  BOFF2_bit at DAC_CR.B17;
    const register unsigned short int EN2 = 16;
    sbit  EN2_bit at DAC_CR.B16;
    const register unsigned short int DMAUDRIE1 = 13;
    sbit  DMAUDRIE1_bit at DAC_CR.B13;
    const register unsigned short int DMAEN1 = 12;
    sbit  DMAEN1_bit at DAC_CR.B12;
    const register unsigned short int MAMP10 = 8;
    sbit  MAMP10_bit at DAC_CR.B8;
    const register unsigned short int MAMP11 = 9;
    sbit  MAMP11_bit at DAC_CR.B9;
    const register unsigned short int MAMP12 = 10;
    sbit  MAMP12_bit at DAC_CR.B10;
    const register unsigned short int MAMP13 = 11;
    sbit  MAMP13_bit at DAC_CR.B11;
    const register unsigned short int WAVE10 = 6;
    sbit  WAVE10_bit at DAC_CR.B6;
    const register unsigned short int WAVE11 = 7;
    sbit  WAVE11_bit at DAC_CR.B7;
    const register unsigned short int TSEL10 = 3;
    sbit  TSEL10_bit at DAC_CR.B3;
    const register unsigned short int TSEL11 = 4;
    sbit  TSEL11_bit at DAC_CR.B4;
    const register unsigned short int TSEL12 = 5;
    sbit  TSEL12_bit at DAC_CR.B5;
    const register unsigned short int TEN1 = 2;
    sbit  TEN1_bit at DAC_CR.B2;
    const register unsigned short int BOFF1 = 1;
    sbit  BOFF1_bit at DAC_CR.B1;
    const register unsigned short int EN1 = 0;
    sbit  EN1_bit at DAC_CR.B0;

sfr unsigned long   volatile DAC_SWTRIGR          absolute 0x40007404;
    const register unsigned short int SWTRIG2 = 1;
    sbit  SWTRIG2_bit at DAC_SWTRIGR.B1;
    const register unsigned short int SWTRIG1 = 0;
    sbit  SWTRIG1_bit at DAC_SWTRIGR.B0;

sfr unsigned long   volatile DAC_DHR12R1          absolute 0x40007408;
    const register unsigned short int DACC1DHR0 = 0;
    sbit  DACC1DHR0_bit at DAC_DHR12R1.B0;
    const register unsigned short int DACC1DHR1 = 1;
    sbit  DACC1DHR1_bit at DAC_DHR12R1.B1;
    const register unsigned short int DACC1DHR2 = 2;
    sbit  DACC1DHR2_bit at DAC_DHR12R1.B2;
    const register unsigned short int DACC1DHR3 = 3;
    sbit  DACC1DHR3_bit at DAC_DHR12R1.B3;
    const register unsigned short int DACC1DHR4 = 4;
    sbit  DACC1DHR4_bit at DAC_DHR12R1.B4;
    const register unsigned short int DACC1DHR5 = 5;
    sbit  DACC1DHR5_bit at DAC_DHR12R1.B5;
    const register unsigned short int DACC1DHR6 = 6;
    sbit  DACC1DHR6_bit at DAC_DHR12R1.B6;
    const register unsigned short int DACC1DHR7 = 7;
    sbit  DACC1DHR7_bit at DAC_DHR12R1.B7;
    const register unsigned short int DACC1DHR8 = 8;
    sbit  DACC1DHR8_bit at DAC_DHR12R1.B8;
    const register unsigned short int DACC1DHR9 = 9;
    sbit  DACC1DHR9_bit at DAC_DHR12R1.B9;
    const register unsigned short int DACC1DHR10 = 10;
    sbit  DACC1DHR10_bit at DAC_DHR12R1.B10;
    const register unsigned short int DACC1DHR11 = 11;
    sbit  DACC1DHR11_bit at DAC_DHR12R1.B11;

sfr unsigned long   volatile DAC_DHR12L1          absolute 0x4000740C;
    sbit  DACC1DHR0_DAC_DHR12L1_bit at DAC_DHR12L1.B4;
    sbit  DACC1DHR1_DAC_DHR12L1_bit at DAC_DHR12L1.B5;
    sbit  DACC1DHR2_DAC_DHR12L1_bit at DAC_DHR12L1.B6;
    sbit  DACC1DHR3_DAC_DHR12L1_bit at DAC_DHR12L1.B7;
    sbit  DACC1DHR4_DAC_DHR12L1_bit at DAC_DHR12L1.B8;
    sbit  DACC1DHR5_DAC_DHR12L1_bit at DAC_DHR12L1.B9;
    sbit  DACC1DHR6_DAC_DHR12L1_bit at DAC_DHR12L1.B10;
    sbit  DACC1DHR7_DAC_DHR12L1_bit at DAC_DHR12L1.B11;
    sbit  DACC1DHR8_DAC_DHR12L1_bit at DAC_DHR12L1.B12;
    sbit  DACC1DHR9_DAC_DHR12L1_bit at DAC_DHR12L1.B13;
    sbit  DACC1DHR10_DAC_DHR12L1_bit at DAC_DHR12L1.B14;
    sbit  DACC1DHR11_DAC_DHR12L1_bit at DAC_DHR12L1.B15;

sfr unsigned long   volatile DAC_DHR8R1           absolute 0x40007410;
    sbit  DACC1DHR0_DAC_DHR8R1_bit at DAC_DHR8R1.B0;
    sbit  DACC1DHR1_DAC_DHR8R1_bit at DAC_DHR8R1.B1;
    sbit  DACC1DHR2_DAC_DHR8R1_bit at DAC_DHR8R1.B2;
    sbit  DACC1DHR3_DAC_DHR8R1_bit at DAC_DHR8R1.B3;
    sbit  DACC1DHR4_DAC_DHR8R1_bit at DAC_DHR8R1.B4;
    sbit  DACC1DHR5_DAC_DHR8R1_bit at DAC_DHR8R1.B5;
    sbit  DACC1DHR6_DAC_DHR8R1_bit at DAC_DHR8R1.B6;
    sbit  DACC1DHR7_DAC_DHR8R1_bit at DAC_DHR8R1.B7;

sfr unsigned long   volatile DAC_DHR12R2          absolute 0x40007414;
    const register unsigned short int DACC2DHR0 = 0;
    sbit  DACC2DHR0_bit at DAC_DHR12R2.B0;
    const register unsigned short int DACC2DHR1 = 1;
    sbit  DACC2DHR1_bit at DAC_DHR12R2.B1;
    const register unsigned short int DACC2DHR2 = 2;
    sbit  DACC2DHR2_bit at DAC_DHR12R2.B2;
    const register unsigned short int DACC2DHR3 = 3;
    sbit  DACC2DHR3_bit at DAC_DHR12R2.B3;
    const register unsigned short int DACC2DHR4 = 4;
    sbit  DACC2DHR4_bit at DAC_DHR12R2.B4;
    const register unsigned short int DACC2DHR5 = 5;
    sbit  DACC2DHR5_bit at DAC_DHR12R2.B5;
    const register unsigned short int DACC2DHR6 = 6;
    sbit  DACC2DHR6_bit at DAC_DHR12R2.B6;
    const register unsigned short int DACC2DHR7 = 7;
    sbit  DACC2DHR7_bit at DAC_DHR12R2.B7;
    const register unsigned short int DACC2DHR8 = 8;
    sbit  DACC2DHR8_bit at DAC_DHR12R2.B8;
    const register unsigned short int DACC2DHR9 = 9;
    sbit  DACC2DHR9_bit at DAC_DHR12R2.B9;
    const register unsigned short int DACC2DHR10 = 10;
    sbit  DACC2DHR10_bit at DAC_DHR12R2.B10;
    const register unsigned short int DACC2DHR11 = 11;
    sbit  DACC2DHR11_bit at DAC_DHR12R2.B11;

sfr unsigned long   volatile DAC_DHR12L2          absolute 0x40007418;
    sbit  DACC2DHR0_DAC_DHR12L2_bit at DAC_DHR12L2.B4;
    sbit  DACC2DHR1_DAC_DHR12L2_bit at DAC_DHR12L2.B5;
    sbit  DACC2DHR2_DAC_DHR12L2_bit at DAC_DHR12L2.B6;
    sbit  DACC2DHR3_DAC_DHR12L2_bit at DAC_DHR12L2.B7;
    sbit  DACC2DHR4_DAC_DHR12L2_bit at DAC_DHR12L2.B8;
    sbit  DACC2DHR5_DAC_DHR12L2_bit at DAC_DHR12L2.B9;
    sbit  DACC2DHR6_DAC_DHR12L2_bit at DAC_DHR12L2.B10;
    sbit  DACC2DHR7_DAC_DHR12L2_bit at DAC_DHR12L2.B11;
    sbit  DACC2DHR8_DAC_DHR12L2_bit at DAC_DHR12L2.B12;
    sbit  DACC2DHR9_DAC_DHR12L2_bit at DAC_DHR12L2.B13;
    sbit  DACC2DHR10_DAC_DHR12L2_bit at DAC_DHR12L2.B14;
    sbit  DACC2DHR11_DAC_DHR12L2_bit at DAC_DHR12L2.B15;

sfr unsigned long   volatile DAC_DHR8R2           absolute 0x4000741C;
    sbit  DACC2DHR0_DAC_DHR8R2_bit at DAC_DHR8R2.B0;
    sbit  DACC2DHR1_DAC_DHR8R2_bit at DAC_DHR8R2.B1;
    sbit  DACC2DHR2_DAC_DHR8R2_bit at DAC_DHR8R2.B2;
    sbit  DACC2DHR3_DAC_DHR8R2_bit at DAC_DHR8R2.B3;
    sbit  DACC2DHR4_DAC_DHR8R2_bit at DAC_DHR8R2.B4;
    sbit  DACC2DHR5_DAC_DHR8R2_bit at DAC_DHR8R2.B5;
    sbit  DACC2DHR6_DAC_DHR8R2_bit at DAC_DHR8R2.B6;
    sbit  DACC2DHR7_DAC_DHR8R2_bit at DAC_DHR8R2.B7;

sfr unsigned long   volatile DAC_DHR12RD          absolute 0x40007420;
    sbit  DACC2DHR0_DAC_DHR12RD_bit at DAC_DHR12RD.B16;
    sbit  DACC2DHR1_DAC_DHR12RD_bit at DAC_DHR12RD.B17;
    sbit  DACC2DHR2_DAC_DHR12RD_bit at DAC_DHR12RD.B18;
    sbit  DACC2DHR3_DAC_DHR12RD_bit at DAC_DHR12RD.B19;
    sbit  DACC2DHR4_DAC_DHR12RD_bit at DAC_DHR12RD.B20;
    sbit  DACC2DHR5_DAC_DHR12RD_bit at DAC_DHR12RD.B21;
    sbit  DACC2DHR6_DAC_DHR12RD_bit at DAC_DHR12RD.B22;
    sbit  DACC2DHR7_DAC_DHR12RD_bit at DAC_DHR12RD.B23;
    sbit  DACC2DHR8_DAC_DHR12RD_bit at DAC_DHR12RD.B24;
    sbit  DACC2DHR9_DAC_DHR12RD_bit at DAC_DHR12RD.B25;
    sbit  DACC2DHR10_DAC_DHR12RD_bit at DAC_DHR12RD.B26;
    sbit  DACC2DHR11_DAC_DHR12RD_bit at DAC_DHR12RD.B27;
    sbit  DACC1DHR0_DAC_DHR12RD_bit at DAC_DHR12RD.B0;
    sbit  DACC1DHR1_DAC_DHR12RD_bit at DAC_DHR12RD.B1;
    sbit  DACC1DHR2_DAC_DHR12RD_bit at DAC_DHR12RD.B2;
    sbit  DACC1DHR3_DAC_DHR12RD_bit at DAC_DHR12RD.B3;
    sbit  DACC1DHR4_DAC_DHR12RD_bit at DAC_DHR12RD.B4;
    sbit  DACC1DHR5_DAC_DHR12RD_bit at DAC_DHR12RD.B5;
    sbit  DACC1DHR6_DAC_DHR12RD_bit at DAC_DHR12RD.B6;
    sbit  DACC1DHR7_DAC_DHR12RD_bit at DAC_DHR12RD.B7;
    sbit  DACC1DHR8_DAC_DHR12RD_bit at DAC_DHR12RD.B8;
    sbit  DACC1DHR9_DAC_DHR12RD_bit at DAC_DHR12RD.B9;
    sbit  DACC1DHR10_DAC_DHR12RD_bit at DAC_DHR12RD.B10;
    sbit  DACC1DHR11_DAC_DHR12RD_bit at DAC_DHR12RD.B11;

sfr unsigned long   volatile DAC_DHR12LD          absolute 0x40007424;
    sbit  DACC2DHR0_DAC_DHR12LD_bit at DAC_DHR12LD.B20;
    sbit  DACC2DHR1_DAC_DHR12LD_bit at DAC_DHR12LD.B21;
    sbit  DACC2DHR2_DAC_DHR12LD_bit at DAC_DHR12LD.B22;
    sbit  DACC2DHR3_DAC_DHR12LD_bit at DAC_DHR12LD.B23;
    sbit  DACC2DHR4_DAC_DHR12LD_bit at DAC_DHR12LD.B24;
    sbit  DACC2DHR5_DAC_DHR12LD_bit at DAC_DHR12LD.B25;
    sbit  DACC2DHR6_DAC_DHR12LD_bit at DAC_DHR12LD.B26;
    sbit  DACC2DHR7_DAC_DHR12LD_bit at DAC_DHR12LD.B27;
    sbit  DACC2DHR8_DAC_DHR12LD_bit at DAC_DHR12LD.B28;
    sbit  DACC2DHR9_DAC_DHR12LD_bit at DAC_DHR12LD.B29;
    sbit  DACC2DHR10_DAC_DHR12LD_bit at DAC_DHR12LD.B30;
    sbit  DACC2DHR11_DAC_DHR12LD_bit at DAC_DHR12LD.B31;
    sbit  DACC1DHR0_DAC_DHR12LD_bit at DAC_DHR12LD.B4;
    sbit  DACC1DHR1_DAC_DHR12LD_bit at DAC_DHR12LD.B5;
    sbit  DACC1DHR2_DAC_DHR12LD_bit at DAC_DHR12LD.B6;
    sbit  DACC1DHR3_DAC_DHR12LD_bit at DAC_DHR12LD.B7;
    sbit  DACC1DHR4_DAC_DHR12LD_bit at DAC_DHR12LD.B8;
    sbit  DACC1DHR5_DAC_DHR12LD_bit at DAC_DHR12LD.B9;
    sbit  DACC1DHR6_DAC_DHR12LD_bit at DAC_DHR12LD.B10;
    sbit  DACC1DHR7_DAC_DHR12LD_bit at DAC_DHR12LD.B11;
    sbit  DACC1DHR8_DAC_DHR12LD_bit at DAC_DHR12LD.B12;
    sbit  DACC1DHR9_DAC_DHR12LD_bit at DAC_DHR12LD.B13;
    sbit  DACC1DHR10_DAC_DHR12LD_bit at DAC_DHR12LD.B14;
    sbit  DACC1DHR11_DAC_DHR12LD_bit at DAC_DHR12LD.B15;

sfr unsigned long   volatile DAC_DHR8RD           absolute 0x40007428;
    sbit  DACC2DHR0_DAC_DHR8RD_bit at DAC_DHR8RD.B8;
    sbit  DACC2DHR1_DAC_DHR8RD_bit at DAC_DHR8RD.B9;
    sbit  DACC2DHR2_DAC_DHR8RD_bit at DAC_DHR8RD.B10;
    sbit  DACC2DHR3_DAC_DHR8RD_bit at DAC_DHR8RD.B11;
    sbit  DACC2DHR4_DAC_DHR8RD_bit at DAC_DHR8RD.B12;
    sbit  DACC2DHR5_DAC_DHR8RD_bit at DAC_DHR8RD.B13;
    sbit  DACC2DHR6_DAC_DHR8RD_bit at DAC_DHR8RD.B14;
    sbit  DACC2DHR7_DAC_DHR8RD_bit at DAC_DHR8RD.B15;
    sbit  DACC1DHR0_DAC_DHR8RD_bit at DAC_DHR8RD.B0;
    sbit  DACC1DHR1_DAC_DHR8RD_bit at DAC_DHR8RD.B1;
    sbit  DACC1DHR2_DAC_DHR8RD_bit at DAC_DHR8RD.B2;
    sbit  DACC1DHR3_DAC_DHR8RD_bit at DAC_DHR8RD.B3;
    sbit  DACC1DHR4_DAC_DHR8RD_bit at DAC_DHR8RD.B4;
    sbit  DACC1DHR5_DAC_DHR8RD_bit at DAC_DHR8RD.B5;
    sbit  DACC1DHR6_DAC_DHR8RD_bit at DAC_DHR8RD.B6;
    sbit  DACC1DHR7_DAC_DHR8RD_bit at DAC_DHR8RD.B7;

sfr unsigned long   volatile DAC_DOR1             absolute 0x4000742C;
    const register unsigned short int DACC1DOR0 = 0;
    sbit  DACC1DOR0_bit at DAC_DOR1.B0;
    const register unsigned short int DACC1DOR1 = 1;
    sbit  DACC1DOR1_bit at DAC_DOR1.B1;
    const register unsigned short int DACC1DOR2 = 2;
    sbit  DACC1DOR2_bit at DAC_DOR1.B2;
    const register unsigned short int DACC1DOR3 = 3;
    sbit  DACC1DOR3_bit at DAC_DOR1.B3;
    const register unsigned short int DACC1DOR4 = 4;
    sbit  DACC1DOR4_bit at DAC_DOR1.B4;
    const register unsigned short int DACC1DOR5 = 5;
    sbit  DACC1DOR5_bit at DAC_DOR1.B5;
    const register unsigned short int DACC1DOR6 = 6;
    sbit  DACC1DOR6_bit at DAC_DOR1.B6;
    const register unsigned short int DACC1DOR7 = 7;
    sbit  DACC1DOR7_bit at DAC_DOR1.B7;
    const register unsigned short int DACC1DOR8 = 8;
    sbit  DACC1DOR8_bit at DAC_DOR1.B8;
    const register unsigned short int DACC1DOR9 = 9;
    sbit  DACC1DOR9_bit at DAC_DOR1.B9;
    const register unsigned short int DACC1DOR10 = 10;
    sbit  DACC1DOR10_bit at DAC_DOR1.B10;
    const register unsigned short int DACC1DOR11 = 11;
    sbit  DACC1DOR11_bit at DAC_DOR1.B11;

sfr unsigned long   volatile DAC_DOR2             absolute 0x40007430;
    const register unsigned short int DACC2DOR0 = 0;
    sbit  DACC2DOR0_bit at DAC_DOR2.B0;
    const register unsigned short int DACC2DOR1 = 1;
    sbit  DACC2DOR1_bit at DAC_DOR2.B1;
    const register unsigned short int DACC2DOR2 = 2;
    sbit  DACC2DOR2_bit at DAC_DOR2.B2;
    const register unsigned short int DACC2DOR3 = 3;
    sbit  DACC2DOR3_bit at DAC_DOR2.B3;
    const register unsigned short int DACC2DOR4 = 4;
    sbit  DACC2DOR4_bit at DAC_DOR2.B4;
    const register unsigned short int DACC2DOR5 = 5;
    sbit  DACC2DOR5_bit at DAC_DOR2.B5;
    const register unsigned short int DACC2DOR6 = 6;
    sbit  DACC2DOR6_bit at DAC_DOR2.B6;
    const register unsigned short int DACC2DOR7 = 7;
    sbit  DACC2DOR7_bit at DAC_DOR2.B7;
    const register unsigned short int DACC2DOR8 = 8;
    sbit  DACC2DOR8_bit at DAC_DOR2.B8;
    const register unsigned short int DACC2DOR9 = 9;
    sbit  DACC2DOR9_bit at DAC_DOR2.B9;
    const register unsigned short int DACC2DOR10 = 10;
    sbit  DACC2DOR10_bit at DAC_DOR2.B10;
    const register unsigned short int DACC2DOR11 = 11;
    sbit  DACC2DOR11_bit at DAC_DOR2.B11;

sfr unsigned long   volatile DAC_SR               absolute 0x40007434;
    const register unsigned short int DMAUDR2 = 29;
    sbit  DMAUDR2_bit at DAC_SR.B29;
    const register unsigned short int DMAUDR1 = 13;
    sbit  DMAUDR1_bit at DAC_SR.B13;

sfr unsigned long   volatile SAI_BCR1             absolute 0x40015824;
    const register unsigned short int MCJDIV0 = 20;
    sbit  MCJDIV0_bit at SAI_BCR1.B20;
    const register unsigned short int MCJDIV1 = 21;
    sbit  MCJDIV1_bit at SAI_BCR1.B21;
    const register unsigned short int MCJDIV2 = 22;
    sbit  MCJDIV2_bit at SAI_BCR1.B22;
    const register unsigned short int MCJDIV3 = 23;
    sbit  MCJDIV3_bit at SAI_BCR1.B23;
    const register unsigned short int NODIV = 19;
    sbit  NODIV_bit at SAI_BCR1.B19;
    sbit  DMAEN_SAI_BCR1_bit at SAI_BCR1.B17;
    const register unsigned short int SAIBEN = 16;
    sbit  SAIBEN_bit at SAI_BCR1.B16;
    const register unsigned short int OutDri = 13;
    sbit  OutDri_bit at SAI_BCR1.B13;
    const register unsigned short int MONO = 12;
    sbit  MONO_bit at SAI_BCR1.B12;
    const register unsigned short int SYNCEN0 = 10;
    sbit  SYNCEN0_bit at SAI_BCR1.B10;
    const register unsigned short int SYNCEN1 = 11;
    sbit  SYNCEN1_bit at SAI_BCR1.B11;
    const register unsigned short int CKSTR = 9;
    sbit  CKSTR_bit at SAI_BCR1.B9;
    sbit  LSBFIRST_SAI_BCR1_bit at SAI_BCR1.B8;
    const register unsigned short int DS0 = 5;
    sbit  DS0_bit at SAI_BCR1.B5;
    const register unsigned short int DS1 = 6;
    sbit  DS1_bit at SAI_BCR1.B6;
    const register unsigned short int DS2 = 7;
    sbit  DS2_bit at SAI_BCR1.B7;
    const register unsigned short int PRTCFG0 = 2;
    sbit  PRTCFG0_bit at SAI_BCR1.B2;
    const register unsigned short int PRTCFG1 = 3;
    sbit  PRTCFG1_bit at SAI_BCR1.B3;
    const register unsigned short int MODE0 = 0;
    sbit  MODE0_bit at SAI_BCR1.B0;
    const register unsigned short int MODE1 = 1;
    sbit  MODE1_bit at SAI_BCR1.B1;

sfr unsigned long   volatile SAI_BCR2             absolute 0x40015828;
    const register unsigned short int COMP0 = 14;
    sbit  COMP0_bit at SAI_BCR2.B14;
    const register unsigned short int COMP1 = 15;
    sbit  COMP1_bit at SAI_BCR2.B15;
    const register unsigned short int CPL = 13;
    sbit  CPL_bit at SAI_BCR2.B13;
    const register unsigned short int MUTECN0 = 7;
    sbit  MUTECN0_bit at SAI_BCR2.B7;
    const register unsigned short int MUTECN1 = 8;
    sbit  MUTECN1_bit at SAI_BCR2.B8;
    const register unsigned short int MUTECN2 = 9;
    sbit  MUTECN2_bit at SAI_BCR2.B9;
    const register unsigned short int MUTECN3 = 10;
    sbit  MUTECN3_bit at SAI_BCR2.B10;
    const register unsigned short int MUTECN4 = 11;
    sbit  MUTECN4_bit at SAI_BCR2.B11;
    const register unsigned short int MUTECN5 = 12;
    sbit  MUTECN5_bit at SAI_BCR2.B12;
    const register unsigned short int MUTEVAL = 6;
    sbit  MUTEVAL_bit at SAI_BCR2.B6;
    const register unsigned short int MUTE = 5;
    sbit  MUTE_bit at SAI_BCR2.B5;
    const register unsigned short int TRIS = 4;
    sbit  TRIS_bit at SAI_BCR2.B4;
    const register unsigned short int FFLUS = 3;
    sbit  FFLUS_bit at SAI_BCR2.B3;
    sbit  FTH0_SAI_BCR2_bit at SAI_BCR2.B0;
    sbit  FTH1_SAI_BCR2_bit at SAI_BCR2.B1;
    const register unsigned short int FTH2 = 2;
    sbit  FTH2_bit at SAI_BCR2.B2;

sfr unsigned long   volatile SAI_BFRCR            absolute 0x4001582C;
    const register unsigned short int FSOFF = 18;
    sbit  FSOFF_bit at SAI_BFRCR.B18;
    const register unsigned short int FSPOL = 17;
    sbit  FSPOL_bit at SAI_BFRCR.B17;
    const register unsigned short int FSDEF = 16;
    sbit  FSDEF_bit at SAI_BFRCR.B16;
    const register unsigned short int FSALL0 = 8;
    sbit  FSALL0_bit at SAI_BFRCR.B8;
    const register unsigned short int FSALL1 = 9;
    sbit  FSALL1_bit at SAI_BFRCR.B9;
    const register unsigned short int FSALL2 = 10;
    sbit  FSALL2_bit at SAI_BFRCR.B10;
    const register unsigned short int FSALL3 = 11;
    sbit  FSALL3_bit at SAI_BFRCR.B11;
    const register unsigned short int FSALL4 = 12;
    sbit  FSALL4_bit at SAI_BFRCR.B12;
    const register unsigned short int FSALL5 = 13;
    sbit  FSALL5_bit at SAI_BFRCR.B13;
    const register unsigned short int FSALL6 = 14;
    sbit  FSALL6_bit at SAI_BFRCR.B14;
    const register unsigned short int FRL0 = 0;
    sbit  FRL0_bit at SAI_BFRCR.B0;
    const register unsigned short int FRL1 = 1;
    sbit  FRL1_bit at SAI_BFRCR.B1;
    const register unsigned short int FRL2 = 2;
    sbit  FRL2_bit at SAI_BFRCR.B2;
    const register unsigned short int FRL3 = 3;
    sbit  FRL3_bit at SAI_BFRCR.B3;
    const register unsigned short int FRL4 = 4;
    sbit  FRL4_bit at SAI_BFRCR.B4;
    const register unsigned short int FRL5 = 5;
    sbit  FRL5_bit at SAI_BFRCR.B5;
    const register unsigned short int FRL6 = 6;
    sbit  FRL6_bit at SAI_BFRCR.B6;
    const register unsigned short int FRL7 = 7;
    sbit  FRL7_bit at SAI_BFRCR.B7;

sfr unsigned long   volatile SAI_BSLOTR           absolute 0x40015830;
    const register unsigned short int SLOTEN0 = 16;
    sbit  SLOTEN0_bit at SAI_BSLOTR.B16;
    const register unsigned short int SLOTEN1 = 17;
    sbit  SLOTEN1_bit at SAI_BSLOTR.B17;
    const register unsigned short int SLOTEN2 = 18;
    sbit  SLOTEN2_bit at SAI_BSLOTR.B18;
    const register unsigned short int SLOTEN3 = 19;
    sbit  SLOTEN3_bit at SAI_BSLOTR.B19;
    const register unsigned short int SLOTEN4 = 20;
    sbit  SLOTEN4_bit at SAI_BSLOTR.B20;
    const register unsigned short int SLOTEN5 = 21;
    sbit  SLOTEN5_bit at SAI_BSLOTR.B21;
    const register unsigned short int SLOTEN6 = 22;
    sbit  SLOTEN6_bit at SAI_BSLOTR.B22;
    const register unsigned short int SLOTEN7 = 23;
    sbit  SLOTEN7_bit at SAI_BSLOTR.B23;
    const register unsigned short int SLOTEN8 = 24;
    sbit  SLOTEN8_bit at SAI_BSLOTR.B24;
    const register unsigned short int SLOTEN9 = 25;
    sbit  SLOTEN9_bit at SAI_BSLOTR.B25;
    const register unsigned short int SLOTEN10 = 26;
    sbit  SLOTEN10_bit at SAI_BSLOTR.B26;
    const register unsigned short int SLOTEN11 = 27;
    sbit  SLOTEN11_bit at SAI_BSLOTR.B27;
    const register unsigned short int SLOTEN12 = 28;
    sbit  SLOTEN12_bit at SAI_BSLOTR.B28;
    const register unsigned short int SLOTEN13 = 29;
    sbit  SLOTEN13_bit at SAI_BSLOTR.B29;
    const register unsigned short int SLOTEN14 = 30;
    sbit  SLOTEN14_bit at SAI_BSLOTR.B30;
    const register unsigned short int SLOTEN15 = 31;
    sbit  SLOTEN15_bit at SAI_BSLOTR.B31;
    const register unsigned short int NBSLOT0 = 8;
    sbit  NBSLOT0_bit at SAI_BSLOTR.B8;
    const register unsigned short int NBSLOT1 = 9;
    sbit  NBSLOT1_bit at SAI_BSLOTR.B9;
    const register unsigned short int NBSLOT2 = 10;
    sbit  NBSLOT2_bit at SAI_BSLOTR.B10;
    const register unsigned short int NBSLOT3 = 11;
    sbit  NBSLOT3_bit at SAI_BSLOTR.B11;
    const register unsigned short int SLOTSZ0 = 6;
    sbit  SLOTSZ0_bit at SAI_BSLOTR.B6;
    const register unsigned short int SLOTSZ1 = 7;
    sbit  SLOTSZ1_bit at SAI_BSLOTR.B7;
    const register unsigned short int FBOFF0 = 0;
    sbit  FBOFF0_bit at SAI_BSLOTR.B0;
    const register unsigned short int FBOFF1 = 1;
    sbit  FBOFF1_bit at SAI_BSLOTR.B1;
    const register unsigned short int FBOFF2 = 2;
    sbit  FBOFF2_bit at SAI_BSLOTR.B2;
    const register unsigned short int FBOFF3 = 3;
    sbit  FBOFF3_bit at SAI_BSLOTR.B3;
    const register unsigned short int FBOFF4 = 4;
    sbit  FBOFF4_bit at SAI_BSLOTR.B4;

sfr unsigned long   volatile SAI_BIM              absolute 0x40015834;
    const register unsigned short int LFSDETIE = 6;
    sbit  LFSDETIE_bit at SAI_BIM.B6;
    const register unsigned short int AFSDETIE = 5;
    sbit  AFSDETIE_bit at SAI_BIM.B5;
    const register unsigned short int CNRDYIE = 4;
    sbit  CNRDYIE_bit at SAI_BIM.B4;
    const register unsigned short int FREQIE = 3;
    sbit  FREQIE_bit at SAI_BIM.B3;
    const register unsigned short int WCKCFG = 2;
    sbit  WCKCFG_bit at SAI_BIM.B2;
    const register unsigned short int MUTEDET = 1;
    sbit  MUTEDET_bit at SAI_BIM.B1;
    const register unsigned short int OVRUDRIE = 0;
    sbit  OVRUDRIE_bit at SAI_BIM.B0;

sfr unsigned long   volatile SAI_BSR              absolute 0x40015838;
    const register unsigned short int FLVL0 = 16;
    sbit  FLVL0_bit at SAI_BSR.B16;
    const register unsigned short int FLVL1 = 17;
    sbit  FLVL1_bit at SAI_BSR.B17;
    const register unsigned short int FLVL2 = 18;
    sbit  FLVL2_bit at SAI_BSR.B18;
    const register unsigned short int LFSDET = 6;
    sbit  LFSDET_bit at SAI_BSR.B6;
    const register unsigned short int AFSDET = 5;
    sbit  AFSDET_bit at SAI_BSR.B5;
    const register unsigned short int CNRDY = 4;
    sbit  CNRDY_bit at SAI_BSR.B4;
    const register unsigned short int FREQ = 3;
    sbit  FREQ_bit at SAI_BSR.B3;
    sbit  WCKCFG_SAI_BSR_bit at SAI_BSR.B2;
    sbit  MUTEDET_SAI_BSR_bit at SAI_BSR.B1;
    const register unsigned short int OVRUDR = 0;
    sbit  OVRUDR_bit at SAI_BSR.B0;

sfr unsigned long   volatile SAI_BCLRFR           absolute 0x4001583C;
    sbit  LFSDET_SAI_BCLRFR_bit at SAI_BCLRFR.B6;
    const register unsigned short int CAFSDET = 5;
    sbit  CAFSDET_bit at SAI_BCLRFR.B5;
    sbit  CNRDY_SAI_BCLRFR_bit at SAI_BCLRFR.B4;
    sbit  WCKCFG_SAI_BCLRFR_bit at SAI_BCLRFR.B2;
    sbit  MUTEDET_SAI_BCLRFR_bit at SAI_BCLRFR.B1;
    sbit  OVRUDR_SAI_BCLRFR_bit at SAI_BCLRFR.B0;

sfr unsigned long   volatile SAI_BDR              absolute 0x40015840;
    sbit  DATA0_SAI_BDR_bit at SAI_BDR.B0;
    sbit  DATA1_SAI_BDR_bit at SAI_BDR.B1;
    sbit  DATA2_SAI_BDR_bit at SAI_BDR.B2;
    sbit  DATA3_SAI_BDR_bit at SAI_BDR.B3;
    sbit  DATA4_SAI_BDR_bit at SAI_BDR.B4;
    sbit  DATA5_SAI_BDR_bit at SAI_BDR.B5;
    sbit  DATA6_SAI_BDR_bit at SAI_BDR.B6;
    sbit  DATA7_SAI_BDR_bit at SAI_BDR.B7;
    sbit  DATA8_SAI_BDR_bit at SAI_BDR.B8;
    sbit  DATA9_SAI_BDR_bit at SAI_BDR.B9;
    sbit  DATA10_SAI_BDR_bit at SAI_BDR.B10;
    sbit  DATA11_SAI_BDR_bit at SAI_BDR.B11;
    sbit  DATA12_SAI_BDR_bit at SAI_BDR.B12;
    sbit  DATA13_SAI_BDR_bit at SAI_BDR.B13;
    sbit  DATA14_SAI_BDR_bit at SAI_BDR.B14;
    sbit  DATA15_SAI_BDR_bit at SAI_BDR.B15;
    sbit  DATA16_SAI_BDR_bit at SAI_BDR.B16;
    sbit  DATA17_SAI_BDR_bit at SAI_BDR.B17;
    sbit  DATA18_SAI_BDR_bit at SAI_BDR.B18;
    sbit  DATA19_SAI_BDR_bit at SAI_BDR.B19;
    sbit  DATA20_SAI_BDR_bit at SAI_BDR.B20;
    sbit  DATA21_SAI_BDR_bit at SAI_BDR.B21;
    sbit  DATA22_SAI_BDR_bit at SAI_BDR.B22;
    sbit  DATA23_SAI_BDR_bit at SAI_BDR.B23;
    sbit  DATA24_SAI_BDR_bit at SAI_BDR.B24;
    sbit  DATA25_SAI_BDR_bit at SAI_BDR.B25;
    sbit  DATA26_SAI_BDR_bit at SAI_BDR.B26;
    sbit  DATA27_SAI_BDR_bit at SAI_BDR.B27;
    sbit  DATA28_SAI_BDR_bit at SAI_BDR.B28;
    sbit  DATA29_SAI_BDR_bit at SAI_BDR.B29;
    sbit  DATA30_SAI_BDR_bit at SAI_BDR.B30;
    sbit  DATA31_SAI_BDR_bit at SAI_BDR.B31;

sfr unsigned long   volatile SAI_ACR1             absolute 0x40015804;
    sbit  MCJDIV0_SAI_ACR1_bit at SAI_ACR1.B20;
    sbit  MCJDIV1_SAI_ACR1_bit at SAI_ACR1.B21;
    sbit  MCJDIV2_SAI_ACR1_bit at SAI_ACR1.B22;
    sbit  MCJDIV3_SAI_ACR1_bit at SAI_ACR1.B23;
    sbit  NODIV_SAI_ACR1_bit at SAI_ACR1.B19;
    sbit  DMAEN_SAI_ACR1_bit at SAI_ACR1.B17;
    const register unsigned short int SAIAEN = 16;
    sbit  SAIAEN_bit at SAI_ACR1.B16;
    sbit  OutDri_SAI_ACR1_bit at SAI_ACR1.B13;
    sbit  MONO_SAI_ACR1_bit at SAI_ACR1.B12;
    sbit  SYNCEN0_SAI_ACR1_bit at SAI_ACR1.B10;
    sbit  SYNCEN1_SAI_ACR1_bit at SAI_ACR1.B11;
    sbit  CKSTR_SAI_ACR1_bit at SAI_ACR1.B9;
    sbit  LSBFIRST_SAI_ACR1_bit at SAI_ACR1.B8;
    sbit  DS0_SAI_ACR1_bit at SAI_ACR1.B5;
    sbit  DS1_SAI_ACR1_bit at SAI_ACR1.B6;
    sbit  DS2_SAI_ACR1_bit at SAI_ACR1.B7;
    sbit  PRTCFG0_SAI_ACR1_bit at SAI_ACR1.B2;
    sbit  PRTCFG1_SAI_ACR1_bit at SAI_ACR1.B3;
    sbit  MODE0_SAI_ACR1_bit at SAI_ACR1.B0;
    sbit  MODE1_SAI_ACR1_bit at SAI_ACR1.B1;

sfr unsigned long   volatile SAI_ACR2             absolute 0x40015808;
    sbit  COMP0_SAI_ACR2_bit at SAI_ACR2.B14;
    sbit  COMP1_SAI_ACR2_bit at SAI_ACR2.B15;
    sbit  CPL_SAI_ACR2_bit at SAI_ACR2.B13;
    sbit  MUTECN0_SAI_ACR2_bit at SAI_ACR2.B7;
    sbit  MUTECN1_SAI_ACR2_bit at SAI_ACR2.B8;
    sbit  MUTECN2_SAI_ACR2_bit at SAI_ACR2.B9;
    sbit  MUTECN3_SAI_ACR2_bit at SAI_ACR2.B10;
    sbit  MUTECN4_SAI_ACR2_bit at SAI_ACR2.B11;
    sbit  MUTECN5_SAI_ACR2_bit at SAI_ACR2.B12;
    sbit  MUTEVAL_SAI_ACR2_bit at SAI_ACR2.B6;
    sbit  MUTE_SAI_ACR2_bit at SAI_ACR2.B5;
    sbit  TRIS_SAI_ACR2_bit at SAI_ACR2.B4;
    sbit  FFLUS_SAI_ACR2_bit at SAI_ACR2.B3;
    sbit  FTH0_SAI_ACR2_bit at SAI_ACR2.B0;
    sbit  FTH1_SAI_ACR2_bit at SAI_ACR2.B1;
    sbit  FTH2_SAI_ACR2_bit at SAI_ACR2.B2;

sfr unsigned long   volatile SAI_AFRCR            absolute 0x4001580C;
    sbit  FSOFF_SAI_AFRCR_bit at SAI_AFRCR.B18;
    sbit  FSPOL_SAI_AFRCR_bit at SAI_AFRCR.B17;
    sbit  FSDEF_SAI_AFRCR_bit at SAI_AFRCR.B16;
    sbit  FSALL0_SAI_AFRCR_bit at SAI_AFRCR.B8;
    sbit  FSALL1_SAI_AFRCR_bit at SAI_AFRCR.B9;
    sbit  FSALL2_SAI_AFRCR_bit at SAI_AFRCR.B10;
    sbit  FSALL3_SAI_AFRCR_bit at SAI_AFRCR.B11;
    sbit  FSALL4_SAI_AFRCR_bit at SAI_AFRCR.B12;
    sbit  FSALL5_SAI_AFRCR_bit at SAI_AFRCR.B13;
    sbit  FSALL6_SAI_AFRCR_bit at SAI_AFRCR.B14;
    sbit  FRL0_SAI_AFRCR_bit at SAI_AFRCR.B0;
    sbit  FRL1_SAI_AFRCR_bit at SAI_AFRCR.B1;
    sbit  FRL2_SAI_AFRCR_bit at SAI_AFRCR.B2;
    sbit  FRL3_SAI_AFRCR_bit at SAI_AFRCR.B3;
    sbit  FRL4_SAI_AFRCR_bit at SAI_AFRCR.B4;
    sbit  FRL5_SAI_AFRCR_bit at SAI_AFRCR.B5;
    sbit  FRL6_SAI_AFRCR_bit at SAI_AFRCR.B6;
    sbit  FRL7_SAI_AFRCR_bit at SAI_AFRCR.B7;

sfr unsigned long   volatile SAI_ASLOTR           absolute 0x40015810;
    sbit  SLOTEN0_SAI_ASLOTR_bit at SAI_ASLOTR.B16;
    sbit  SLOTEN1_SAI_ASLOTR_bit at SAI_ASLOTR.B17;
    sbit  SLOTEN2_SAI_ASLOTR_bit at SAI_ASLOTR.B18;
    sbit  SLOTEN3_SAI_ASLOTR_bit at SAI_ASLOTR.B19;
    sbit  SLOTEN4_SAI_ASLOTR_bit at SAI_ASLOTR.B20;
    sbit  SLOTEN5_SAI_ASLOTR_bit at SAI_ASLOTR.B21;
    sbit  SLOTEN6_SAI_ASLOTR_bit at SAI_ASLOTR.B22;
    sbit  SLOTEN7_SAI_ASLOTR_bit at SAI_ASLOTR.B23;
    sbit  SLOTEN8_SAI_ASLOTR_bit at SAI_ASLOTR.B24;
    sbit  SLOTEN9_SAI_ASLOTR_bit at SAI_ASLOTR.B25;
    sbit  SLOTEN10_SAI_ASLOTR_bit at SAI_ASLOTR.B26;
    sbit  SLOTEN11_SAI_ASLOTR_bit at SAI_ASLOTR.B27;
    sbit  SLOTEN12_SAI_ASLOTR_bit at SAI_ASLOTR.B28;
    sbit  SLOTEN13_SAI_ASLOTR_bit at SAI_ASLOTR.B29;
    sbit  SLOTEN14_SAI_ASLOTR_bit at SAI_ASLOTR.B30;
    sbit  SLOTEN15_SAI_ASLOTR_bit at SAI_ASLOTR.B31;
    sbit  NBSLOT0_SAI_ASLOTR_bit at SAI_ASLOTR.B8;
    sbit  NBSLOT1_SAI_ASLOTR_bit at SAI_ASLOTR.B9;
    sbit  NBSLOT2_SAI_ASLOTR_bit at SAI_ASLOTR.B10;
    sbit  NBSLOT3_SAI_ASLOTR_bit at SAI_ASLOTR.B11;
    sbit  SLOTSZ0_SAI_ASLOTR_bit at SAI_ASLOTR.B6;
    sbit  SLOTSZ1_SAI_ASLOTR_bit at SAI_ASLOTR.B7;
    sbit  FBOFF0_SAI_ASLOTR_bit at SAI_ASLOTR.B0;
    sbit  FBOFF1_SAI_ASLOTR_bit at SAI_ASLOTR.B1;
    sbit  FBOFF2_SAI_ASLOTR_bit at SAI_ASLOTR.B2;
    sbit  FBOFF3_SAI_ASLOTR_bit at SAI_ASLOTR.B3;
    sbit  FBOFF4_SAI_ASLOTR_bit at SAI_ASLOTR.B4;

sfr unsigned long   volatile SAI_AIM              absolute 0x40015814;
    sbit  LFSDET_SAI_AIM_bit at SAI_AIM.B6;
    sbit  AFSDETIE_SAI_AIM_bit at SAI_AIM.B5;
    sbit  CNRDYIE_SAI_AIM_bit at SAI_AIM.B4;
    sbit  FREQIE_SAI_AIM_bit at SAI_AIM.B3;
    sbit  WCKCFG_SAI_AIM_bit at SAI_AIM.B2;
    sbit  MUTEDET_SAI_AIM_bit at SAI_AIM.B1;
    sbit  OVRUDRIE_SAI_AIM_bit at SAI_AIM.B0;

sfr unsigned long   volatile SAI_ASR              absolute 0x40015818;
    sbit  FLVL0_SAI_ASR_bit at SAI_ASR.B16;
    sbit  FLVL1_SAI_ASR_bit at SAI_ASR.B17;
    sbit  FLVL2_SAI_ASR_bit at SAI_ASR.B18;
    sbit  LFSDET_SAI_ASR_bit at SAI_ASR.B6;
    sbit  AFSDET_SAI_ASR_bit at SAI_ASR.B5;
    sbit  CNRDY_SAI_ASR_bit at SAI_ASR.B4;
    sbit  FREQ_SAI_ASR_bit at SAI_ASR.B3;
    sbit  WCKCFG_SAI_ASR_bit at SAI_ASR.B2;
    sbit  MUTEDET_SAI_ASR_bit at SAI_ASR.B1;
    sbit  OVRUDR_SAI_ASR_bit at SAI_ASR.B0;

sfr unsigned long   volatile SAI_ACLRFR           absolute 0x4001581C;
    sbit  LFSDET_SAI_ACLRFR_bit at SAI_ACLRFR.B6;
    sbit  CAFSDET_SAI_ACLRFR_bit at SAI_ACLRFR.B5;
    sbit  CNRDY_SAI_ACLRFR_bit at SAI_ACLRFR.B4;
    sbit  WCKCFG_SAI_ACLRFR_bit at SAI_ACLRFR.B2;
    sbit  MUTEDET_SAI_ACLRFR_bit at SAI_ACLRFR.B1;
    sbit  OVRUDR_SAI_ACLRFR_bit at SAI_ACLRFR.B0;

sfr unsigned long   volatile SAI_ADR              absolute 0x40015820;
    sbit  DATA0_SAI_ADR_bit at SAI_ADR.B0;
    sbit  DATA1_SAI_ADR_bit at SAI_ADR.B1;
    sbit  DATA2_SAI_ADR_bit at SAI_ADR.B2;
    sbit  DATA3_SAI_ADR_bit at SAI_ADR.B3;
    sbit  DATA4_SAI_ADR_bit at SAI_ADR.B4;
    sbit  DATA5_SAI_ADR_bit at SAI_ADR.B5;
    sbit  DATA6_SAI_ADR_bit at SAI_ADR.B6;
    sbit  DATA7_SAI_ADR_bit at SAI_ADR.B7;
    sbit  DATA8_SAI_ADR_bit at SAI_ADR.B8;
    sbit  DATA9_SAI_ADR_bit at SAI_ADR.B9;
    sbit  DATA10_SAI_ADR_bit at SAI_ADR.B10;
    sbit  DATA11_SAI_ADR_bit at SAI_ADR.B11;
    sbit  DATA12_SAI_ADR_bit at SAI_ADR.B12;
    sbit  DATA13_SAI_ADR_bit at SAI_ADR.B13;
    sbit  DATA14_SAI_ADR_bit at SAI_ADR.B14;
    sbit  DATA15_SAI_ADR_bit at SAI_ADR.B15;
    sbit  DATA16_SAI_ADR_bit at SAI_ADR.B16;
    sbit  DATA17_SAI_ADR_bit at SAI_ADR.B17;
    sbit  DATA18_SAI_ADR_bit at SAI_ADR.B18;
    sbit  DATA19_SAI_ADR_bit at SAI_ADR.B19;
    sbit  DATA20_SAI_ADR_bit at SAI_ADR.B20;
    sbit  DATA21_SAI_ADR_bit at SAI_ADR.B21;
    sbit  DATA22_SAI_ADR_bit at SAI_ADR.B22;
    sbit  DATA23_SAI_ADR_bit at SAI_ADR.B23;
    sbit  DATA24_SAI_ADR_bit at SAI_ADR.B24;
    sbit  DATA25_SAI_ADR_bit at SAI_ADR.B25;
    sbit  DATA26_SAI_ADR_bit at SAI_ADR.B26;
    sbit  DATA27_SAI_ADR_bit at SAI_ADR.B27;
    sbit  DATA28_SAI_ADR_bit at SAI_ADR.B28;
    sbit  DATA29_SAI_ADR_bit at SAI_ADR.B29;
    sbit  DATA30_SAI_ADR_bit at SAI_ADR.B30;
    sbit  DATA31_SAI_ADR_bit at SAI_ADR.B31;

sfr far unsigned long   volatile AES_CR               absolute 0x50060000;
    const register unsigned short int DMAOUTEN = 12;
    sbit  DMAOUTEN_bit at AES_CR.B12;
    const register unsigned short int DMAINEN = 11;
    sbit  DMAINEN_bit at AES_CR.B11;
    sbit  ERRIE_AES_CR_bit at AES_CR.B10;
    const register unsigned short int CCFIE = 9;
    sbit  CCFIE_bit at AES_CR.B9;
    const register unsigned short int ERRC = 8;
    sbit  ERRC_bit at AES_CR.B8;
    const register unsigned short int CCFC = 7;
    sbit  CCFC_bit at AES_CR.B7;
    const register unsigned short int CHMOD0 = 5;
    sbit  CHMOD0_bit at AES_CR.B5;
    const register unsigned short int CHMOD1 = 6;
    sbit  CHMOD1_bit at AES_CR.B6;
    sbit  MODE0_AES_CR_bit at AES_CR.B3;
    sbit  MODE1_AES_CR_bit at AES_CR.B4;
    const register unsigned short int DATATYPE0 = 1;
    sbit  DATATYPE0_bit at AES_CR.B1;
    const register unsigned short int DATATYPE1 = 2;
    sbit  DATATYPE1_bit at AES_CR.B2;
    sbit  EN_AES_CR_bit at AES_CR.B0;

sfr far unsigned long   volatile AES_SR               absolute 0x50060004;
    const register unsigned short int WRERR = 2;
    sbit  WRERR_bit at AES_SR.B2;
    const register unsigned short int RDERR = 1;
    sbit  RDERR_bit at AES_SR.B1;
    const register unsigned short int CCF = 0;
    sbit  CCF_bit at AES_SR.B0;

sfr far unsigned long   volatile AES_DINR             absolute 0x50060008;
    const register unsigned short int AES_DINR0 = 0;
    sbit  AES_DINR0_bit at AES_DINR.B0;
    const register unsigned short int AES_DINR1 = 1;
    sbit  AES_DINR1_bit at AES_DINR.B1;
    const register unsigned short int AES_DINR2 = 2;
    sbit  AES_DINR2_bit at AES_DINR.B2;
    const register unsigned short int AES_DINR3 = 3;
    sbit  AES_DINR3_bit at AES_DINR.B3;
    const register unsigned short int AES_DINR4 = 4;
    sbit  AES_DINR4_bit at AES_DINR.B4;
    const register unsigned short int AES_DINR5 = 5;
    sbit  AES_DINR5_bit at AES_DINR.B5;
    const register unsigned short int AES_DINR6 = 6;
    sbit  AES_DINR6_bit at AES_DINR.B6;
    const register unsigned short int AES_DINR7 = 7;
    sbit  AES_DINR7_bit at AES_DINR.B7;
    const register unsigned short int AES_DINR8 = 8;
    sbit  AES_DINR8_bit at AES_DINR.B8;
    const register unsigned short int AES_DINR9 = 9;
    sbit  AES_DINR9_bit at AES_DINR.B9;
    const register unsigned short int AES_DINR10 = 10;
    sbit  AES_DINR10_bit at AES_DINR.B10;
    const register unsigned short int AES_DINR11 = 11;
    sbit  AES_DINR11_bit at AES_DINR.B11;
    const register unsigned short int AES_DINR12 = 12;
    sbit  AES_DINR12_bit at AES_DINR.B12;
    const register unsigned short int AES_DINR13 = 13;
    sbit  AES_DINR13_bit at AES_DINR.B13;
    const register unsigned short int AES_DINR14 = 14;
    sbit  AES_DINR14_bit at AES_DINR.B14;
    const register unsigned short int AES_DINR15 = 15;
    sbit  AES_DINR15_bit at AES_DINR.B15;
    const register unsigned short int AES_DINR16 = 16;
    sbit  AES_DINR16_bit at AES_DINR.B16;
    const register unsigned short int AES_DINR17 = 17;
    sbit  AES_DINR17_bit at AES_DINR.B17;
    const register unsigned short int AES_DINR18 = 18;
    sbit  AES_DINR18_bit at AES_DINR.B18;
    const register unsigned short int AES_DINR19 = 19;
    sbit  AES_DINR19_bit at AES_DINR.B19;
    const register unsigned short int AES_DINR20 = 20;
    sbit  AES_DINR20_bit at AES_DINR.B20;
    const register unsigned short int AES_DINR21 = 21;
    sbit  AES_DINR21_bit at AES_DINR.B21;
    const register unsigned short int AES_DINR22 = 22;
    sbit  AES_DINR22_bit at AES_DINR.B22;
    const register unsigned short int AES_DINR23 = 23;
    sbit  AES_DINR23_bit at AES_DINR.B23;
    const register unsigned short int AES_DINR24 = 24;
    sbit  AES_DINR24_bit at AES_DINR.B24;
    const register unsigned short int AES_DINR25 = 25;
    sbit  AES_DINR25_bit at AES_DINR.B25;
    const register unsigned short int AES_DINR26 = 26;
    sbit  AES_DINR26_bit at AES_DINR.B26;
    const register unsigned short int AES_DINR27 = 27;
    sbit  AES_DINR27_bit at AES_DINR.B27;
    const register unsigned short int AES_DINR28 = 28;
    sbit  AES_DINR28_bit at AES_DINR.B28;
    const register unsigned short int AES_DINR29 = 29;
    sbit  AES_DINR29_bit at AES_DINR.B29;
    const register unsigned short int AES_DINR30 = 30;
    sbit  AES_DINR30_bit at AES_DINR.B30;
    const register unsigned short int AES_DINR31 = 31;
    sbit  AES_DINR31_bit at AES_DINR.B31;

sfr far unsigned long   volatile AES_DOUTR            absolute 0x5006000C;
    const register unsigned short int AES_DOUTR0 = 0;
    sbit  AES_DOUTR0_bit at AES_DOUTR.B0;
    const register unsigned short int AES_DOUTR1 = 1;
    sbit  AES_DOUTR1_bit at AES_DOUTR.B1;
    const register unsigned short int AES_DOUTR2 = 2;
    sbit  AES_DOUTR2_bit at AES_DOUTR.B2;
    const register unsigned short int AES_DOUTR3 = 3;
    sbit  AES_DOUTR3_bit at AES_DOUTR.B3;
    const register unsigned short int AES_DOUTR4 = 4;
    sbit  AES_DOUTR4_bit at AES_DOUTR.B4;
    const register unsigned short int AES_DOUTR5 = 5;
    sbit  AES_DOUTR5_bit at AES_DOUTR.B5;
    const register unsigned short int AES_DOUTR6 = 6;
    sbit  AES_DOUTR6_bit at AES_DOUTR.B6;
    const register unsigned short int AES_DOUTR7 = 7;
    sbit  AES_DOUTR7_bit at AES_DOUTR.B7;
    const register unsigned short int AES_DOUTR8 = 8;
    sbit  AES_DOUTR8_bit at AES_DOUTR.B8;
    const register unsigned short int AES_DOUTR9 = 9;
    sbit  AES_DOUTR9_bit at AES_DOUTR.B9;
    const register unsigned short int AES_DOUTR10 = 10;
    sbit  AES_DOUTR10_bit at AES_DOUTR.B10;
    const register unsigned short int AES_DOUTR11 = 11;
    sbit  AES_DOUTR11_bit at AES_DOUTR.B11;
    const register unsigned short int AES_DOUTR12 = 12;
    sbit  AES_DOUTR12_bit at AES_DOUTR.B12;
    const register unsigned short int AES_DOUTR13 = 13;
    sbit  AES_DOUTR13_bit at AES_DOUTR.B13;
    const register unsigned short int AES_DOUTR14 = 14;
    sbit  AES_DOUTR14_bit at AES_DOUTR.B14;
    const register unsigned short int AES_DOUTR15 = 15;
    sbit  AES_DOUTR15_bit at AES_DOUTR.B15;
    const register unsigned short int AES_DOUTR16 = 16;
    sbit  AES_DOUTR16_bit at AES_DOUTR.B16;
    const register unsigned short int AES_DOUTR17 = 17;
    sbit  AES_DOUTR17_bit at AES_DOUTR.B17;
    const register unsigned short int AES_DOUTR18 = 18;
    sbit  AES_DOUTR18_bit at AES_DOUTR.B18;
    const register unsigned short int AES_DOUTR19 = 19;
    sbit  AES_DOUTR19_bit at AES_DOUTR.B19;
    const register unsigned short int AES_DOUTR20 = 20;
    sbit  AES_DOUTR20_bit at AES_DOUTR.B20;
    const register unsigned short int AES_DOUTR21 = 21;
    sbit  AES_DOUTR21_bit at AES_DOUTR.B21;
    const register unsigned short int AES_DOUTR22 = 22;
    sbit  AES_DOUTR22_bit at AES_DOUTR.B22;
    const register unsigned short int AES_DOUTR23 = 23;
    sbit  AES_DOUTR23_bit at AES_DOUTR.B23;
    const register unsigned short int AES_DOUTR24 = 24;
    sbit  AES_DOUTR24_bit at AES_DOUTR.B24;
    const register unsigned short int AES_DOUTR25 = 25;
    sbit  AES_DOUTR25_bit at AES_DOUTR.B25;
    const register unsigned short int AES_DOUTR26 = 26;
    sbit  AES_DOUTR26_bit at AES_DOUTR.B26;
    const register unsigned short int AES_DOUTR27 = 27;
    sbit  AES_DOUTR27_bit at AES_DOUTR.B27;
    const register unsigned short int AES_DOUTR28 = 28;
    sbit  AES_DOUTR28_bit at AES_DOUTR.B28;
    const register unsigned short int AES_DOUTR29 = 29;
    sbit  AES_DOUTR29_bit at AES_DOUTR.B29;
    const register unsigned short int AES_DOUTR30 = 30;
    sbit  AES_DOUTR30_bit at AES_DOUTR.B30;
    const register unsigned short int AES_DOUTR31 = 31;
    sbit  AES_DOUTR31_bit at AES_DOUTR.B31;

sfr far unsigned long   volatile AES_KEYR0            absolute 0x50060010;
    const register unsigned short int AES_KEYR00 = 0;
    sbit  AES_KEYR00_bit at AES_KEYR0.B0;
    const register unsigned short int AES_KEYR01 = 1;
    sbit  AES_KEYR01_bit at AES_KEYR0.B1;
    const register unsigned short int AES_KEYR02 = 2;
    sbit  AES_KEYR02_bit at AES_KEYR0.B2;
    const register unsigned short int AES_KEYR03 = 3;
    sbit  AES_KEYR03_bit at AES_KEYR0.B3;
    const register unsigned short int AES_KEYR04 = 4;
    sbit  AES_KEYR04_bit at AES_KEYR0.B4;
    const register unsigned short int AES_KEYR05 = 5;
    sbit  AES_KEYR05_bit at AES_KEYR0.B5;
    const register unsigned short int AES_KEYR06 = 6;
    sbit  AES_KEYR06_bit at AES_KEYR0.B6;
    const register unsigned short int AES_KEYR07 = 7;
    sbit  AES_KEYR07_bit at AES_KEYR0.B7;
    const register unsigned short int AES_KEYR08 = 8;
    sbit  AES_KEYR08_bit at AES_KEYR0.B8;
    const register unsigned short int AES_KEYR09 = 9;
    sbit  AES_KEYR09_bit at AES_KEYR0.B9;
    const register unsigned short int AES_KEYR010 = 10;
    sbit  AES_KEYR010_bit at AES_KEYR0.B10;
    const register unsigned short int AES_KEYR011 = 11;
    sbit  AES_KEYR011_bit at AES_KEYR0.B11;
    const register unsigned short int AES_KEYR012 = 12;
    sbit  AES_KEYR012_bit at AES_KEYR0.B12;
    const register unsigned short int AES_KEYR013 = 13;
    sbit  AES_KEYR013_bit at AES_KEYR0.B13;
    const register unsigned short int AES_KEYR014 = 14;
    sbit  AES_KEYR014_bit at AES_KEYR0.B14;
    const register unsigned short int AES_KEYR015 = 15;
    sbit  AES_KEYR015_bit at AES_KEYR0.B15;
    const register unsigned short int AES_KEYR016 = 16;
    sbit  AES_KEYR016_bit at AES_KEYR0.B16;
    const register unsigned short int AES_KEYR017 = 17;
    sbit  AES_KEYR017_bit at AES_KEYR0.B17;
    const register unsigned short int AES_KEYR018 = 18;
    sbit  AES_KEYR018_bit at AES_KEYR0.B18;
    const register unsigned short int AES_KEYR019 = 19;
    sbit  AES_KEYR019_bit at AES_KEYR0.B19;
    const register unsigned short int AES_KEYR020 = 20;
    sbit  AES_KEYR020_bit at AES_KEYR0.B20;
    const register unsigned short int AES_KEYR021 = 21;
    sbit  AES_KEYR021_bit at AES_KEYR0.B21;
    const register unsigned short int AES_KEYR022 = 22;
    sbit  AES_KEYR022_bit at AES_KEYR0.B22;
    const register unsigned short int AES_KEYR023 = 23;
    sbit  AES_KEYR023_bit at AES_KEYR0.B23;
    const register unsigned short int AES_KEYR024 = 24;
    sbit  AES_KEYR024_bit at AES_KEYR0.B24;
    const register unsigned short int AES_KEYR025 = 25;
    sbit  AES_KEYR025_bit at AES_KEYR0.B25;
    const register unsigned short int AES_KEYR026 = 26;
    sbit  AES_KEYR026_bit at AES_KEYR0.B26;
    const register unsigned short int AES_KEYR027 = 27;
    sbit  AES_KEYR027_bit at AES_KEYR0.B27;
    const register unsigned short int AES_KEYR028 = 28;
    sbit  AES_KEYR028_bit at AES_KEYR0.B28;
    const register unsigned short int AES_KEYR029 = 29;
    sbit  AES_KEYR029_bit at AES_KEYR0.B29;
    const register unsigned short int AES_KEYR030 = 30;
    sbit  AES_KEYR030_bit at AES_KEYR0.B30;
    const register unsigned short int AES_KEYR031 = 31;
    sbit  AES_KEYR031_bit at AES_KEYR0.B31;

sfr far unsigned long   volatile AES_KEYR1            absolute 0x50060014;
    const register unsigned short int AES_KEYR10 = 0;
    sbit  AES_KEYR10_bit at AES_KEYR1.B0;
    const register unsigned short int AES_KEYR11 = 1;
    sbit  AES_KEYR11_bit at AES_KEYR1.B1;
    const register unsigned short int AES_KEYR12 = 2;
    sbit  AES_KEYR12_bit at AES_KEYR1.B2;
    const register unsigned short int AES_KEYR13 = 3;
    sbit  AES_KEYR13_bit at AES_KEYR1.B3;
    const register unsigned short int AES_KEYR14 = 4;
    sbit  AES_KEYR14_bit at AES_KEYR1.B4;
    const register unsigned short int AES_KEYR15 = 5;
    sbit  AES_KEYR15_bit at AES_KEYR1.B5;
    const register unsigned short int AES_KEYR16 = 6;
    sbit  AES_KEYR16_bit at AES_KEYR1.B6;
    const register unsigned short int AES_KEYR17 = 7;
    sbit  AES_KEYR17_bit at AES_KEYR1.B7;
    const register unsigned short int AES_KEYR18 = 8;
    sbit  AES_KEYR18_bit at AES_KEYR1.B8;
    const register unsigned short int AES_KEYR19 = 9;
    sbit  AES_KEYR19_bit at AES_KEYR1.B9;
    const register unsigned short int AES_KEYR110 = 10;
    sbit  AES_KEYR110_bit at AES_KEYR1.B10;
    const register unsigned short int AES_KEYR111 = 11;
    sbit  AES_KEYR111_bit at AES_KEYR1.B11;
    const register unsigned short int AES_KEYR112 = 12;
    sbit  AES_KEYR112_bit at AES_KEYR1.B12;
    const register unsigned short int AES_KEYR113 = 13;
    sbit  AES_KEYR113_bit at AES_KEYR1.B13;
    const register unsigned short int AES_KEYR114 = 14;
    sbit  AES_KEYR114_bit at AES_KEYR1.B14;
    const register unsigned short int AES_KEYR115 = 15;
    sbit  AES_KEYR115_bit at AES_KEYR1.B15;
    const register unsigned short int AES_KEYR116 = 16;
    sbit  AES_KEYR116_bit at AES_KEYR1.B16;
    const register unsigned short int AES_KEYR117 = 17;
    sbit  AES_KEYR117_bit at AES_KEYR1.B17;
    const register unsigned short int AES_KEYR118 = 18;
    sbit  AES_KEYR118_bit at AES_KEYR1.B18;
    const register unsigned short int AES_KEYR119 = 19;
    sbit  AES_KEYR119_bit at AES_KEYR1.B19;
    const register unsigned short int AES_KEYR120 = 20;
    sbit  AES_KEYR120_bit at AES_KEYR1.B20;
    const register unsigned short int AES_KEYR121 = 21;
    sbit  AES_KEYR121_bit at AES_KEYR1.B21;
    const register unsigned short int AES_KEYR122 = 22;
    sbit  AES_KEYR122_bit at AES_KEYR1.B22;
    const register unsigned short int AES_KEYR123 = 23;
    sbit  AES_KEYR123_bit at AES_KEYR1.B23;
    const register unsigned short int AES_KEYR124 = 24;
    sbit  AES_KEYR124_bit at AES_KEYR1.B24;
    const register unsigned short int AES_KEYR125 = 25;
    sbit  AES_KEYR125_bit at AES_KEYR1.B25;
    const register unsigned short int AES_KEYR126 = 26;
    sbit  AES_KEYR126_bit at AES_KEYR1.B26;
    const register unsigned short int AES_KEYR127 = 27;
    sbit  AES_KEYR127_bit at AES_KEYR1.B27;
    const register unsigned short int AES_KEYR128 = 28;
    sbit  AES_KEYR128_bit at AES_KEYR1.B28;
    const register unsigned short int AES_KEYR129 = 29;
    sbit  AES_KEYR129_bit at AES_KEYR1.B29;
    const register unsigned short int AES_KEYR130 = 30;
    sbit  AES_KEYR130_bit at AES_KEYR1.B30;
    const register unsigned short int AES_KEYR131 = 31;
    sbit  AES_KEYR131_bit at AES_KEYR1.B31;

sfr far unsigned long   volatile AES_KEYR2            absolute 0x50060018;
    const register unsigned short int AES_KEYR20 = 0;
    sbit  AES_KEYR20_bit at AES_KEYR2.B0;
    const register unsigned short int AES_KEYR21 = 1;
    sbit  AES_KEYR21_bit at AES_KEYR2.B1;
    const register unsigned short int AES_KEYR22 = 2;
    sbit  AES_KEYR22_bit at AES_KEYR2.B2;
    const register unsigned short int AES_KEYR23 = 3;
    sbit  AES_KEYR23_bit at AES_KEYR2.B3;
    const register unsigned short int AES_KEYR24 = 4;
    sbit  AES_KEYR24_bit at AES_KEYR2.B4;
    const register unsigned short int AES_KEYR25 = 5;
    sbit  AES_KEYR25_bit at AES_KEYR2.B5;
    const register unsigned short int AES_KEYR26 = 6;
    sbit  AES_KEYR26_bit at AES_KEYR2.B6;
    const register unsigned short int AES_KEYR27 = 7;
    sbit  AES_KEYR27_bit at AES_KEYR2.B7;
    const register unsigned short int AES_KEYR28 = 8;
    sbit  AES_KEYR28_bit at AES_KEYR2.B8;
    const register unsigned short int AES_KEYR29 = 9;
    sbit  AES_KEYR29_bit at AES_KEYR2.B9;
    const register unsigned short int AES_KEYR210 = 10;
    sbit  AES_KEYR210_bit at AES_KEYR2.B10;
    const register unsigned short int AES_KEYR211 = 11;
    sbit  AES_KEYR211_bit at AES_KEYR2.B11;
    const register unsigned short int AES_KEYR212 = 12;
    sbit  AES_KEYR212_bit at AES_KEYR2.B12;
    const register unsigned short int AES_KEYR213 = 13;
    sbit  AES_KEYR213_bit at AES_KEYR2.B13;
    const register unsigned short int AES_KEYR214 = 14;
    sbit  AES_KEYR214_bit at AES_KEYR2.B14;
    const register unsigned short int AES_KEYR215 = 15;
    sbit  AES_KEYR215_bit at AES_KEYR2.B15;
    const register unsigned short int AES_KEYR216 = 16;
    sbit  AES_KEYR216_bit at AES_KEYR2.B16;
    const register unsigned short int AES_KEYR217 = 17;
    sbit  AES_KEYR217_bit at AES_KEYR2.B17;
    const register unsigned short int AES_KEYR218 = 18;
    sbit  AES_KEYR218_bit at AES_KEYR2.B18;
    const register unsigned short int AES_KEYR219 = 19;
    sbit  AES_KEYR219_bit at AES_KEYR2.B19;
    const register unsigned short int AES_KEYR220 = 20;
    sbit  AES_KEYR220_bit at AES_KEYR2.B20;
    const register unsigned short int AES_KEYR221 = 21;
    sbit  AES_KEYR221_bit at AES_KEYR2.B21;
    const register unsigned short int AES_KEYR222 = 22;
    sbit  AES_KEYR222_bit at AES_KEYR2.B22;
    const register unsigned short int AES_KEYR223 = 23;
    sbit  AES_KEYR223_bit at AES_KEYR2.B23;
    const register unsigned short int AES_KEYR224 = 24;
    sbit  AES_KEYR224_bit at AES_KEYR2.B24;
    const register unsigned short int AES_KEYR225 = 25;
    sbit  AES_KEYR225_bit at AES_KEYR2.B25;
    const register unsigned short int AES_KEYR226 = 26;
    sbit  AES_KEYR226_bit at AES_KEYR2.B26;
    const register unsigned short int AES_KEYR227 = 27;
    sbit  AES_KEYR227_bit at AES_KEYR2.B27;
    const register unsigned short int AES_KEYR228 = 28;
    sbit  AES_KEYR228_bit at AES_KEYR2.B28;
    const register unsigned short int AES_KEYR229 = 29;
    sbit  AES_KEYR229_bit at AES_KEYR2.B29;
    const register unsigned short int AES_KEYR230 = 30;
    sbit  AES_KEYR230_bit at AES_KEYR2.B30;
    const register unsigned short int AES_KEYR231 = 31;
    sbit  AES_KEYR231_bit at AES_KEYR2.B31;

sfr far unsigned long   volatile AES_KEYR3            absolute 0x5006001C;
    const register unsigned short int AES_KEYR30 = 0;
    sbit  AES_KEYR30_bit at AES_KEYR3.B0;
    const register unsigned short int AES_KEYR31 = 1;
    sbit  AES_KEYR31_bit at AES_KEYR3.B1;
    const register unsigned short int AES_KEYR32 = 2;
    sbit  AES_KEYR32_bit at AES_KEYR3.B2;
    const register unsigned short int AES_KEYR33 = 3;
    sbit  AES_KEYR33_bit at AES_KEYR3.B3;
    const register unsigned short int AES_KEYR34 = 4;
    sbit  AES_KEYR34_bit at AES_KEYR3.B4;
    const register unsigned short int AES_KEYR35 = 5;
    sbit  AES_KEYR35_bit at AES_KEYR3.B5;
    const register unsigned short int AES_KEYR36 = 6;
    sbit  AES_KEYR36_bit at AES_KEYR3.B6;
    const register unsigned short int AES_KEYR37 = 7;
    sbit  AES_KEYR37_bit at AES_KEYR3.B7;
    const register unsigned short int AES_KEYR38 = 8;
    sbit  AES_KEYR38_bit at AES_KEYR3.B8;
    const register unsigned short int AES_KEYR39 = 9;
    sbit  AES_KEYR39_bit at AES_KEYR3.B9;
    const register unsigned short int AES_KEYR310 = 10;
    sbit  AES_KEYR310_bit at AES_KEYR3.B10;
    const register unsigned short int AES_KEYR311 = 11;
    sbit  AES_KEYR311_bit at AES_KEYR3.B11;
    const register unsigned short int AES_KEYR312 = 12;
    sbit  AES_KEYR312_bit at AES_KEYR3.B12;
    const register unsigned short int AES_KEYR313 = 13;
    sbit  AES_KEYR313_bit at AES_KEYR3.B13;
    const register unsigned short int AES_KEYR314 = 14;
    sbit  AES_KEYR314_bit at AES_KEYR3.B14;
    const register unsigned short int AES_KEYR315 = 15;
    sbit  AES_KEYR315_bit at AES_KEYR3.B15;
    const register unsigned short int AES_KEYR316 = 16;
    sbit  AES_KEYR316_bit at AES_KEYR3.B16;
    const register unsigned short int AES_KEYR317 = 17;
    sbit  AES_KEYR317_bit at AES_KEYR3.B17;
    const register unsigned short int AES_KEYR318 = 18;
    sbit  AES_KEYR318_bit at AES_KEYR3.B18;
    const register unsigned short int AES_KEYR319 = 19;
    sbit  AES_KEYR319_bit at AES_KEYR3.B19;
    const register unsigned short int AES_KEYR320 = 20;
    sbit  AES_KEYR320_bit at AES_KEYR3.B20;
    const register unsigned short int AES_KEYR321 = 21;
    sbit  AES_KEYR321_bit at AES_KEYR3.B21;
    const register unsigned short int AES_KEYR322 = 22;
    sbit  AES_KEYR322_bit at AES_KEYR3.B22;
    const register unsigned short int AES_KEYR323 = 23;
    sbit  AES_KEYR323_bit at AES_KEYR3.B23;
    const register unsigned short int AES_KEYR324 = 24;
    sbit  AES_KEYR324_bit at AES_KEYR3.B24;
    const register unsigned short int AES_KEYR325 = 25;
    sbit  AES_KEYR325_bit at AES_KEYR3.B25;
    const register unsigned short int AES_KEYR326 = 26;
    sbit  AES_KEYR326_bit at AES_KEYR3.B26;
    const register unsigned short int AES_KEYR327 = 27;
    sbit  AES_KEYR327_bit at AES_KEYR3.B27;
    const register unsigned short int AES_KEYR328 = 28;
    sbit  AES_KEYR328_bit at AES_KEYR3.B28;
    const register unsigned short int AES_KEYR329 = 29;
    sbit  AES_KEYR329_bit at AES_KEYR3.B29;
    const register unsigned short int AES_KEYR330 = 30;
    sbit  AES_KEYR330_bit at AES_KEYR3.B30;
    const register unsigned short int AES_KEYR331 = 31;
    sbit  AES_KEYR331_bit at AES_KEYR3.B31;

sfr far unsigned long   volatile AES_IVR0             absolute 0x50060020;
    const register unsigned short int AES_IVR00 = 0;
    sbit  AES_IVR00_bit at AES_IVR0.B0;
    const register unsigned short int AES_IVR01 = 1;
    sbit  AES_IVR01_bit at AES_IVR0.B1;
    const register unsigned short int AES_IVR02 = 2;
    sbit  AES_IVR02_bit at AES_IVR0.B2;
    const register unsigned short int AES_IVR03 = 3;
    sbit  AES_IVR03_bit at AES_IVR0.B3;
    const register unsigned short int AES_IVR04 = 4;
    sbit  AES_IVR04_bit at AES_IVR0.B4;
    const register unsigned short int AES_IVR05 = 5;
    sbit  AES_IVR05_bit at AES_IVR0.B5;
    const register unsigned short int AES_IVR06 = 6;
    sbit  AES_IVR06_bit at AES_IVR0.B6;
    const register unsigned short int AES_IVR07 = 7;
    sbit  AES_IVR07_bit at AES_IVR0.B7;
    const register unsigned short int AES_IVR08 = 8;
    sbit  AES_IVR08_bit at AES_IVR0.B8;
    const register unsigned short int AES_IVR09 = 9;
    sbit  AES_IVR09_bit at AES_IVR0.B9;
    const register unsigned short int AES_IVR010 = 10;
    sbit  AES_IVR010_bit at AES_IVR0.B10;
    const register unsigned short int AES_IVR011 = 11;
    sbit  AES_IVR011_bit at AES_IVR0.B11;
    const register unsigned short int AES_IVR012 = 12;
    sbit  AES_IVR012_bit at AES_IVR0.B12;
    const register unsigned short int AES_IVR013 = 13;
    sbit  AES_IVR013_bit at AES_IVR0.B13;
    const register unsigned short int AES_IVR014 = 14;
    sbit  AES_IVR014_bit at AES_IVR0.B14;
    const register unsigned short int AES_IVR015 = 15;
    sbit  AES_IVR015_bit at AES_IVR0.B15;
    const register unsigned short int AES_IVR016 = 16;
    sbit  AES_IVR016_bit at AES_IVR0.B16;
    const register unsigned short int AES_IVR017 = 17;
    sbit  AES_IVR017_bit at AES_IVR0.B17;
    const register unsigned short int AES_IVR018 = 18;
    sbit  AES_IVR018_bit at AES_IVR0.B18;
    const register unsigned short int AES_IVR019 = 19;
    sbit  AES_IVR019_bit at AES_IVR0.B19;
    const register unsigned short int AES_IVR020 = 20;
    sbit  AES_IVR020_bit at AES_IVR0.B20;
    const register unsigned short int AES_IVR021 = 21;
    sbit  AES_IVR021_bit at AES_IVR0.B21;
    const register unsigned short int AES_IVR022 = 22;
    sbit  AES_IVR022_bit at AES_IVR0.B22;
    const register unsigned short int AES_IVR023 = 23;
    sbit  AES_IVR023_bit at AES_IVR0.B23;
    const register unsigned short int AES_IVR024 = 24;
    sbit  AES_IVR024_bit at AES_IVR0.B24;
    const register unsigned short int AES_IVR025 = 25;
    sbit  AES_IVR025_bit at AES_IVR0.B25;
    const register unsigned short int AES_IVR026 = 26;
    sbit  AES_IVR026_bit at AES_IVR0.B26;
    const register unsigned short int AES_IVR027 = 27;
    sbit  AES_IVR027_bit at AES_IVR0.B27;
    const register unsigned short int AES_IVR028 = 28;
    sbit  AES_IVR028_bit at AES_IVR0.B28;
    const register unsigned short int AES_IVR029 = 29;
    sbit  AES_IVR029_bit at AES_IVR0.B29;
    const register unsigned short int AES_IVR030 = 30;
    sbit  AES_IVR030_bit at AES_IVR0.B30;
    const register unsigned short int AES_IVR031 = 31;
    sbit  AES_IVR031_bit at AES_IVR0.B31;

sfr far unsigned long   volatile AES_IVR1             absolute 0x50060024;
    const register unsigned short int AES_IVR10 = 0;
    sbit  AES_IVR10_bit at AES_IVR1.B0;
    const register unsigned short int AES_IVR11 = 1;
    sbit  AES_IVR11_bit at AES_IVR1.B1;
    const register unsigned short int AES_IVR12 = 2;
    sbit  AES_IVR12_bit at AES_IVR1.B2;
    const register unsigned short int AES_IVR13 = 3;
    sbit  AES_IVR13_bit at AES_IVR1.B3;
    const register unsigned short int AES_IVR14 = 4;
    sbit  AES_IVR14_bit at AES_IVR1.B4;
    const register unsigned short int AES_IVR15 = 5;
    sbit  AES_IVR15_bit at AES_IVR1.B5;
    const register unsigned short int AES_IVR16 = 6;
    sbit  AES_IVR16_bit at AES_IVR1.B6;
    const register unsigned short int AES_IVR17 = 7;
    sbit  AES_IVR17_bit at AES_IVR1.B7;
    const register unsigned short int AES_IVR18 = 8;
    sbit  AES_IVR18_bit at AES_IVR1.B8;
    const register unsigned short int AES_IVR19 = 9;
    sbit  AES_IVR19_bit at AES_IVR1.B9;
    const register unsigned short int AES_IVR110 = 10;
    sbit  AES_IVR110_bit at AES_IVR1.B10;
    const register unsigned short int AES_IVR111 = 11;
    sbit  AES_IVR111_bit at AES_IVR1.B11;
    const register unsigned short int AES_IVR112 = 12;
    sbit  AES_IVR112_bit at AES_IVR1.B12;
    const register unsigned short int AES_IVR113 = 13;
    sbit  AES_IVR113_bit at AES_IVR1.B13;
    const register unsigned short int AES_IVR114 = 14;
    sbit  AES_IVR114_bit at AES_IVR1.B14;
    const register unsigned short int AES_IVR115 = 15;
    sbit  AES_IVR115_bit at AES_IVR1.B15;
    const register unsigned short int AES_IVR116 = 16;
    sbit  AES_IVR116_bit at AES_IVR1.B16;
    const register unsigned short int AES_IVR117 = 17;
    sbit  AES_IVR117_bit at AES_IVR1.B17;
    const register unsigned short int AES_IVR118 = 18;
    sbit  AES_IVR118_bit at AES_IVR1.B18;
    const register unsigned short int AES_IVR119 = 19;
    sbit  AES_IVR119_bit at AES_IVR1.B19;
    const register unsigned short int AES_IVR120 = 20;
    sbit  AES_IVR120_bit at AES_IVR1.B20;
    const register unsigned short int AES_IVR121 = 21;
    sbit  AES_IVR121_bit at AES_IVR1.B21;
    const register unsigned short int AES_IVR122 = 22;
    sbit  AES_IVR122_bit at AES_IVR1.B22;
    const register unsigned short int AES_IVR123 = 23;
    sbit  AES_IVR123_bit at AES_IVR1.B23;
    const register unsigned short int AES_IVR124 = 24;
    sbit  AES_IVR124_bit at AES_IVR1.B24;
    const register unsigned short int AES_IVR125 = 25;
    sbit  AES_IVR125_bit at AES_IVR1.B25;
    const register unsigned short int AES_IVR126 = 26;
    sbit  AES_IVR126_bit at AES_IVR1.B26;
    const register unsigned short int AES_IVR127 = 27;
    sbit  AES_IVR127_bit at AES_IVR1.B27;
    const register unsigned short int AES_IVR128 = 28;
    sbit  AES_IVR128_bit at AES_IVR1.B28;
    const register unsigned short int AES_IVR129 = 29;
    sbit  AES_IVR129_bit at AES_IVR1.B29;
    const register unsigned short int AES_IVR130 = 30;
    sbit  AES_IVR130_bit at AES_IVR1.B30;
    const register unsigned short int AES_IVR131 = 31;
    sbit  AES_IVR131_bit at AES_IVR1.B31;

sfr far unsigned long   volatile AES_IVR2             absolute 0x50060028;
    const register unsigned short int AES_IVR20 = 0;
    sbit  AES_IVR20_bit at AES_IVR2.B0;
    const register unsigned short int AES_IVR21 = 1;
    sbit  AES_IVR21_bit at AES_IVR2.B1;
    const register unsigned short int AES_IVR22 = 2;
    sbit  AES_IVR22_bit at AES_IVR2.B2;
    const register unsigned short int AES_IVR23 = 3;
    sbit  AES_IVR23_bit at AES_IVR2.B3;
    const register unsigned short int AES_IVR24 = 4;
    sbit  AES_IVR24_bit at AES_IVR2.B4;
    const register unsigned short int AES_IVR25 = 5;
    sbit  AES_IVR25_bit at AES_IVR2.B5;
    const register unsigned short int AES_IVR26 = 6;
    sbit  AES_IVR26_bit at AES_IVR2.B6;
    const register unsigned short int AES_IVR27 = 7;
    sbit  AES_IVR27_bit at AES_IVR2.B7;
    const register unsigned short int AES_IVR28 = 8;
    sbit  AES_IVR28_bit at AES_IVR2.B8;
    const register unsigned short int AES_IVR29 = 9;
    sbit  AES_IVR29_bit at AES_IVR2.B9;
    const register unsigned short int AES_IVR210 = 10;
    sbit  AES_IVR210_bit at AES_IVR2.B10;
    const register unsigned short int AES_IVR211 = 11;
    sbit  AES_IVR211_bit at AES_IVR2.B11;
    const register unsigned short int AES_IVR212 = 12;
    sbit  AES_IVR212_bit at AES_IVR2.B12;
    const register unsigned short int AES_IVR213 = 13;
    sbit  AES_IVR213_bit at AES_IVR2.B13;
    const register unsigned short int AES_IVR214 = 14;
    sbit  AES_IVR214_bit at AES_IVR2.B14;
    const register unsigned short int AES_IVR215 = 15;
    sbit  AES_IVR215_bit at AES_IVR2.B15;
    const register unsigned short int AES_IVR216 = 16;
    sbit  AES_IVR216_bit at AES_IVR2.B16;
    const register unsigned short int AES_IVR217 = 17;
    sbit  AES_IVR217_bit at AES_IVR2.B17;
    const register unsigned short int AES_IVR218 = 18;
    sbit  AES_IVR218_bit at AES_IVR2.B18;
    const register unsigned short int AES_IVR219 = 19;
    sbit  AES_IVR219_bit at AES_IVR2.B19;
    const register unsigned short int AES_IVR220 = 20;
    sbit  AES_IVR220_bit at AES_IVR2.B20;
    const register unsigned short int AES_IVR221 = 21;
    sbit  AES_IVR221_bit at AES_IVR2.B21;
    const register unsigned short int AES_IVR222 = 22;
    sbit  AES_IVR222_bit at AES_IVR2.B22;
    const register unsigned short int AES_IVR223 = 23;
    sbit  AES_IVR223_bit at AES_IVR2.B23;
    const register unsigned short int AES_IVR224 = 24;
    sbit  AES_IVR224_bit at AES_IVR2.B24;
    const register unsigned short int AES_IVR225 = 25;
    sbit  AES_IVR225_bit at AES_IVR2.B25;
    const register unsigned short int AES_IVR226 = 26;
    sbit  AES_IVR226_bit at AES_IVR2.B26;
    const register unsigned short int AES_IVR227 = 27;
    sbit  AES_IVR227_bit at AES_IVR2.B27;
    const register unsigned short int AES_IVR228 = 28;
    sbit  AES_IVR228_bit at AES_IVR2.B28;
    const register unsigned short int AES_IVR229 = 29;
    sbit  AES_IVR229_bit at AES_IVR2.B29;
    const register unsigned short int AES_IVR230 = 30;
    sbit  AES_IVR230_bit at AES_IVR2.B30;
    const register unsigned short int AES_IVR231 = 31;
    sbit  AES_IVR231_bit at AES_IVR2.B31;

sfr far unsigned long   volatile AES_IVR3             absolute 0x5006002C;
    const register unsigned short int AES_IVR30 = 0;
    sbit  AES_IVR30_bit at AES_IVR3.B0;
    const register unsigned short int AES_IVR31 = 1;
    sbit  AES_IVR31_bit at AES_IVR3.B1;
    const register unsigned short int AES_IVR32 = 2;
    sbit  AES_IVR32_bit at AES_IVR3.B2;
    const register unsigned short int AES_IVR33 = 3;
    sbit  AES_IVR33_bit at AES_IVR3.B3;
    const register unsigned short int AES_IVR34 = 4;
    sbit  AES_IVR34_bit at AES_IVR3.B4;
    const register unsigned short int AES_IVR35 = 5;
    sbit  AES_IVR35_bit at AES_IVR3.B5;
    const register unsigned short int AES_IVR36 = 6;
    sbit  AES_IVR36_bit at AES_IVR3.B6;
    const register unsigned short int AES_IVR37 = 7;
    sbit  AES_IVR37_bit at AES_IVR3.B7;
    const register unsigned short int AES_IVR38 = 8;
    sbit  AES_IVR38_bit at AES_IVR3.B8;
    const register unsigned short int AES_IVR39 = 9;
    sbit  AES_IVR39_bit at AES_IVR3.B9;
    const register unsigned short int AES_IVR310 = 10;
    sbit  AES_IVR310_bit at AES_IVR3.B10;
    const register unsigned short int AES_IVR311 = 11;
    sbit  AES_IVR311_bit at AES_IVR3.B11;
    const register unsigned short int AES_IVR312 = 12;
    sbit  AES_IVR312_bit at AES_IVR3.B12;
    const register unsigned short int AES_IVR313 = 13;
    sbit  AES_IVR313_bit at AES_IVR3.B13;
    const register unsigned short int AES_IVR314 = 14;
    sbit  AES_IVR314_bit at AES_IVR3.B14;
    const register unsigned short int AES_IVR315 = 15;
    sbit  AES_IVR315_bit at AES_IVR3.B15;
    const register unsigned short int AES_IVR316 = 16;
    sbit  AES_IVR316_bit at AES_IVR3.B16;
    const register unsigned short int AES_IVR317 = 17;
    sbit  AES_IVR317_bit at AES_IVR3.B17;
    const register unsigned short int AES_IVR318 = 18;
    sbit  AES_IVR318_bit at AES_IVR3.B18;
    const register unsigned short int AES_IVR319 = 19;
    sbit  AES_IVR319_bit at AES_IVR3.B19;
    const register unsigned short int AES_IVR320 = 20;
    sbit  AES_IVR320_bit at AES_IVR3.B20;
    const register unsigned short int AES_IVR321 = 21;
    sbit  AES_IVR321_bit at AES_IVR3.B21;
    const register unsigned short int AES_IVR322 = 22;
    sbit  AES_IVR322_bit at AES_IVR3.B22;
    const register unsigned short int AES_IVR323 = 23;
    sbit  AES_IVR323_bit at AES_IVR3.B23;
    const register unsigned short int AES_IVR324 = 24;
    sbit  AES_IVR324_bit at AES_IVR3.B24;
    const register unsigned short int AES_IVR325 = 25;
    sbit  AES_IVR325_bit at AES_IVR3.B25;
    const register unsigned short int AES_IVR326 = 26;
    sbit  AES_IVR326_bit at AES_IVR3.B26;
    const register unsigned short int AES_IVR327 = 27;
    sbit  AES_IVR327_bit at AES_IVR3.B27;
    const register unsigned short int AES_IVR328 = 28;
    sbit  AES_IVR328_bit at AES_IVR3.B28;
    const register unsigned short int AES_IVR329 = 29;
    sbit  AES_IVR329_bit at AES_IVR3.B29;
    const register unsigned short int AES_IVR330 = 30;
    sbit  AES_IVR330_bit at AES_IVR3.B30;
    const register unsigned short int AES_IVR331 = 31;
    sbit  AES_IVR331_bit at AES_IVR3.B31;


 typedef struct tagADC1_SRBITS {
  union {
    struct {
      unsigned AWD : 1;
      unsigned EOC : 1;
      unsigned JEOC : 1;
      unsigned JSTRT : 1;
      unsigned STRT : 1;
      unsigned OVR : 1;
      unsigned : 26;
    };
  };
} typeADC1_SRBITS;
sfr volatile typeADC1_SRBITS ADC1_SRbits absolute 0x40012000;

 typedef struct tagADC1_CR1BITS {
  union {
    struct {
      unsigned AWDCH : 5;
      unsigned EOCIE : 1;
      unsigned AWDIE : 1;
      unsigned JEOCIE : 1;
      unsigned SCAN : 1;
      unsigned AWDSGL : 1;
      unsigned JAUTO : 1;
      unsigned DISCEN : 1;
      unsigned JDISCEN : 1;
      unsigned DISCNUM : 3;
      unsigned : 6;
      unsigned JAWDEN : 1;
      unsigned AWDEN : 1;
      unsigned RES : 2;
      unsigned OVRIE : 1;
      unsigned : 5;
    };
  };
} typeADC1_CR1BITS;
sfr volatile typeADC1_CR1BITS ADC1_CR1bits absolute 0x40012004;

 typedef struct tagADC1_CR2BITS {
  union {
    struct {
      unsigned ADON : 1;
      unsigned CONT : 1;
      unsigned : 6;
      unsigned DMA_ : 1;
      unsigned DDS : 1;
      unsigned EOCS : 1;
      unsigned ALIGN : 1;
      unsigned : 4;
      unsigned JEXTSEL : 4;
      unsigned JEXTEN : 2;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned EXTSEL : 4;
      unsigned EXTEN : 2;
      unsigned SWSTART : 1;
      unsigned : 1;
    };
  };
} typeADC1_CR2BITS;
sfr volatile typeADC1_CR2BITS ADC1_CR2bits absolute 0x40012008;

 typedef struct tagADC1_SMPR1BITS {
  union {
    struct {
      unsigned SMPx_x : 32;
    };
  };
} typeADC1_SMPR1BITS;
sfr volatile typeADC1_SMPR1BITS ADC1_SMPR1bits absolute 0x4001200C;

 typedef struct tagADC1_SMPR2BITS {
  union {
    struct {
      unsigned SMPx_x : 32;
    };
  };
} typeADC1_SMPR2BITS;
sfr volatile typeADC1_SMPR2BITS ADC1_SMPR2bits absolute 0x40012010;

 typedef struct tagADC1_JOFR1BITS {
  union {
    struct {
      unsigned JOFFSET1 : 12;
      unsigned : 20;
    };
  };
} typeADC1_JOFR1BITS;
sfr volatile typeADC1_JOFR1BITS ADC1_JOFR1bits absolute 0x40012014;

 typedef struct tagADC1_JOFR2BITS {
  union {
    struct {
      unsigned JOFFSET2 : 12;
      unsigned : 20;
    };
  };
} typeADC1_JOFR2BITS;
sfr volatile typeADC1_JOFR2BITS ADC1_JOFR2bits absolute 0x40012018;

 typedef struct tagADC1_JOFR3BITS {
  union {
    struct {
      unsigned JOFFSET3 : 12;
      unsigned : 20;
    };
  };
} typeADC1_JOFR3BITS;
sfr volatile typeADC1_JOFR3BITS ADC1_JOFR3bits absolute 0x4001201C;

 typedef struct tagADC1_JOFR4BITS {
  union {
    struct {
      unsigned JOFFSET4 : 12;
      unsigned : 20;
    };
  };
} typeADC1_JOFR4BITS;
sfr volatile typeADC1_JOFR4BITS ADC1_JOFR4bits absolute 0x40012020;

 typedef struct tagADC1_HTRBITS {
  union {
    struct {
      unsigned HT : 12;
      unsigned : 20;
    };
  };
} typeADC1_HTRBITS;
sfr volatile typeADC1_HTRBITS ADC1_HTRbits absolute 0x40012024;

 typedef struct tagADC1_LTRBITS {
  union {
    struct {
      unsigned LT : 12;
      unsigned : 20;
    };
  };
} typeADC1_LTRBITS;
sfr volatile typeADC1_LTRBITS ADC1_LTRbits absolute 0x40012028;

 typedef struct tagADC1_SQR1BITS {
  union {
    struct {
      unsigned SQ13 : 5;
      unsigned SQ14 : 5;
      unsigned SQ15 : 5;
      unsigned SQ16 : 5;
      unsigned L : 4;
      unsigned : 8;
    };
  };
} typeADC1_SQR1BITS;
sfr volatile typeADC1_SQR1BITS ADC1_SQR1bits absolute 0x4001202C;

 typedef struct tagADC1_SQR2BITS {
  union {
    struct {
      unsigned SQ7 : 5;
      unsigned SQ8 : 5;
      unsigned SQ9 : 5;
      unsigned SQ10 : 5;
      unsigned SQ11 : 5;
      unsigned SQ12 : 5;
      unsigned : 2;
    };
  };
} typeADC1_SQR2BITS;
sfr volatile typeADC1_SQR2BITS ADC1_SQR2bits absolute 0x40012030;

 typedef struct tagADC1_SQR3BITS {
  union {
    struct {
      unsigned SQ1 : 5;
      unsigned SQ2 : 5;
      unsigned SQ3 : 5;
      unsigned SQ4 : 5;
      unsigned SQ5 : 5;
      unsigned SQ6 : 5;
      unsigned : 2;
    };
  };
} typeADC1_SQR3BITS;
sfr volatile typeADC1_SQR3BITS ADC1_SQR3bits absolute 0x40012034;

 typedef struct tagADC1_JSQRBITS {
  union {
    struct {
      unsigned JSQ1 : 5;
      unsigned JSQ2 : 5;
      unsigned JSQ3 : 5;
      unsigned JSQ4 : 5;
      unsigned JL : 2;
      unsigned : 10;
    };
  };
} typeADC1_JSQRBITS;
sfr volatile typeADC1_JSQRBITS ADC1_JSQRbits absolute 0x40012038;

 typedef struct tagADC1_JDR1BITS {
  union {
    struct {
      unsigned JDATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR1BITS;
sfr volatile typeADC1_JDR1BITS ADC1_JDR1bits absolute 0x4001203C;

 typedef struct tagADC1_JDR2BITS {
  union {
    struct {
      unsigned JDATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR2BITS;
sfr volatile typeADC1_JDR2BITS ADC1_JDR2bits absolute 0x40012040;

 typedef struct tagADC1_JDR3BITS {
  union {
    struct {
      unsigned JDATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR3BITS;
sfr volatile typeADC1_JDR3BITS ADC1_JDR3bits absolute 0x40012044;

 typedef struct tagADC1_JDR4BITS {
  union {
    struct {
      unsigned JDATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_JDR4BITS;
sfr volatile typeADC1_JDR4BITS ADC1_JDR4bits absolute 0x40012048;

 typedef struct tagADC1_DRBITS {
  union {
    struct {
      unsigned DATA : 16;
      unsigned : 16;
    };
  };
} typeADC1_DRBITS;
sfr volatile typeADC1_DRBITS ADC1_DRbits absolute 0x4001204C;

 typedef struct tagCRC_DRBITS {
  union {
    struct {
      unsigned DR : 32;
    };
  };
} typeCRC_DRBITS;
sfr volatile typeCRC_DRBITS CRC_DRbits absolute 0x40023000;

 typedef struct tagCRC_IDRBITS {
  union {
    struct {
      unsigned IDR : 8;
      unsigned : 24;
    };
  };
} typeCRC_IDRBITS;
sfr volatile typeCRC_IDRBITS CRC_IDRbits absolute 0x40023004;

 typedef struct tagCRC_CRBITS {
  union {
    struct {
      unsigned CR : 1;
      unsigned : 31;
    };
  };
} typeCRC_CRBITS;
sfr volatile typeCRC_CRBITS CRC_CRbits absolute 0x40023008;

 typedef struct tagDBG_DBGMCU_IDCODEBITS {
  union {
    struct {
      unsigned DEV_ID : 12;
      unsigned : 4;
      unsigned REV_ID : 16;
    };
  };
} typeDBG_DBGMCU_IDCODEBITS;
sfr far volatile typeDBG_DBGMCU_IDCODEBITS DBG_DBGMCU_IDCODEbits absolute 0xE0042000;

 typedef struct tagDBG_DBGMCU_CRBITS {
  union {
    struct {
      unsigned DBG_SLEEP : 1;
      unsigned DBG_STOP : 1;
      unsigned DBG_STANDBY : 1;
      unsigned : 2;
      unsigned TRACE_IOEN : 1;
      unsigned TRACE_MODE : 2;
      unsigned : 24;
    };
  };
} typeDBG_DBGMCU_CRBITS;
sfr far volatile typeDBG_DBGMCU_CRBITS DBG_DBGMCU_CRbits absolute 0xE0042004;

 typedef struct tagDBG_DBGMCU_APB1_FZBITS {
  union {
    struct {
      unsigned DBG_TIM2_STOP : 1;
      unsigned DBG_TIM3_STOP : 1;
      unsigned DBG_TIM4_STOP : 1;
      unsigned DBG_TIM5_STOP : 1;
      unsigned : 6;
      unsigned DBG_RTC_Stop : 1;
      unsigned DBG_WWDG_STOP : 1;
      unsigned DBG_IWDEG_STOP : 1;
      unsigned : 8;
      unsigned DBG_I2C1_SMBUS_TIMEOUT : 1;
      unsigned DBG_I2C2_SMBUS_TIMEOUT : 1;
      unsigned DBG_I2C3SMBUS_TIMEOUT : 1;
      unsigned : 8;
    };
  };
} typeDBG_DBGMCU_APB1_FZBITS;
sfr far volatile typeDBG_DBGMCU_APB1_FZBITS DBG_DBGMCU_APB1_FZbits absolute 0xE0042008;

 typedef struct tagDBG_DBGMCU_APB2_FZBITS {
  union {
    struct {
      unsigned DBG_TIM1_STOP : 1;
      unsigned : 15;
      unsigned DBG_TIM9_STOP : 1;
      unsigned DBG_TIM10_STOP : 1;
      unsigned DBG_TIM11_STOP : 1;
      unsigned : 13;
    };
  };
} typeDBG_DBGMCU_APB2_FZBITS;
sfr far volatile typeDBG_DBGMCU_APB2_FZBITS DBG_DBGMCU_APB2_FZbits absolute 0xE004200C;

 typedef struct tagEXTI_IMRBITS {
  union {
    struct {
      unsigned MR0 : 1;
      unsigned MR1 : 1;
      unsigned MR2 : 1;
      unsigned MR3 : 1;
      unsigned MR4 : 1;
      unsigned MR5 : 1;
      unsigned MR6 : 1;
      unsigned MR7 : 1;
      unsigned MR8 : 1;
      unsigned MR9 : 1;
      unsigned MR10 : 1;
      unsigned MR11 : 1;
      unsigned MR12 : 1;
      unsigned MR13 : 1;
      unsigned MR14 : 1;
      unsigned MR15 : 1;
      unsigned MR16 : 1;
      unsigned MR17 : 1;
      unsigned MR18 : 1;
      unsigned MR19 : 1;
      unsigned MR20 : 1;
      unsigned MR21 : 1;
      unsigned MR22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_IMRBITS;
sfr volatile typeEXTI_IMRBITS EXTI_IMRbits absolute 0x40013C00;

 typedef struct tagEXTI_EMRBITS {
  union {
    struct {
      unsigned MR0 : 1;
      unsigned MR1 : 1;
      unsigned MR2 : 1;
      unsigned MR3 : 1;
      unsigned MR4 : 1;
      unsigned MR5 : 1;
      unsigned MR6 : 1;
      unsigned MR7 : 1;
      unsigned MR8 : 1;
      unsigned MR9 : 1;
      unsigned MR10 : 1;
      unsigned MR11 : 1;
      unsigned MR12 : 1;
      unsigned MR13 : 1;
      unsigned MR14 : 1;
      unsigned MR15 : 1;
      unsigned MR16 : 1;
      unsigned MR17 : 1;
      unsigned MR18 : 1;
      unsigned MR19 : 1;
      unsigned MR20 : 1;
      unsigned MR21 : 1;
      unsigned MR22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_EMRBITS;
sfr volatile typeEXTI_EMRBITS EXTI_EMRbits absolute 0x40013C04;

 typedef struct tagEXTI_RTSRBITS {
  union {
    struct {
      unsigned TR0 : 1;
      unsigned TR1 : 1;
      unsigned TR2 : 1;
      unsigned TR3 : 1;
      unsigned TR4 : 1;
      unsigned TR5 : 1;
      unsigned TR6 : 1;
      unsigned TR7 : 1;
      unsigned TR8 : 1;
      unsigned TR9 : 1;
      unsigned TR10 : 1;
      unsigned TR11 : 1;
      unsigned TR12 : 1;
      unsigned TR13 : 1;
      unsigned TR14 : 1;
      unsigned TR15 : 1;
      unsigned TR16 : 1;
      unsigned TR17 : 1;
      unsigned TR18 : 1;
      unsigned TR19 : 1;
      unsigned TR20 : 1;
      unsigned TR21 : 1;
      unsigned TR22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_RTSRBITS;
sfr volatile typeEXTI_RTSRBITS EXTI_RTSRbits absolute 0x40013C08;

 typedef struct tagEXTI_FTSRBITS {
  union {
    struct {
      unsigned TR0 : 1;
      unsigned TR1 : 1;
      unsigned TR2 : 1;
      unsigned TR3 : 1;
      unsigned TR4 : 1;
      unsigned TR5 : 1;
      unsigned TR6 : 1;
      unsigned TR7 : 1;
      unsigned TR8 : 1;
      unsigned TR9 : 1;
      unsigned TR10 : 1;
      unsigned TR11 : 1;
      unsigned TR12 : 1;
      unsigned TR13 : 1;
      unsigned TR14 : 1;
      unsigned TR15 : 1;
      unsigned TR16 : 1;
      unsigned TR17 : 1;
      unsigned TR18 : 1;
      unsigned TR19 : 1;
      unsigned TR20 : 1;
      unsigned TR21 : 1;
      unsigned TR22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_FTSRBITS;
sfr volatile typeEXTI_FTSRBITS EXTI_FTSRbits absolute 0x40013C0C;

 typedef struct tagEXTI_SWIERBITS {
  union {
    struct {
      unsigned SWIER0 : 1;
      unsigned SWIER1 : 1;
      unsigned SWIER2 : 1;
      unsigned SWIER3 : 1;
      unsigned SWIER4 : 1;
      unsigned SWIER5 : 1;
      unsigned SWIER6 : 1;
      unsigned SWIER7 : 1;
      unsigned SWIER8 : 1;
      unsigned SWIER9 : 1;
      unsigned SWIER10 : 1;
      unsigned SWIER11 : 1;
      unsigned SWIER12 : 1;
      unsigned SWIER13 : 1;
      unsigned SWIER14 : 1;
      unsigned SWIER15 : 1;
      unsigned SWIER16 : 1;
      unsigned SWIER17 : 1;
      unsigned SWIER18 : 1;
      unsigned SWIER19 : 1;
      unsigned SWIER20 : 1;
      unsigned SWIER21 : 1;
      unsigned SWIER22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_SWIERBITS;
sfr volatile typeEXTI_SWIERBITS EXTI_SWIERbits absolute 0x40013C10;

 typedef struct tagEXTI_PRBITS {
  union {
    struct {
      unsigned PR0 : 1;
      unsigned PR1 : 1;
      unsigned PR2 : 1;
      unsigned PR3 : 1;
      unsigned PR4 : 1;
      unsigned PR5 : 1;
      unsigned PR6 : 1;
      unsigned PR7 : 1;
      unsigned PR8 : 1;
      unsigned PR9 : 1;
      unsigned PR10 : 1;
      unsigned PR11 : 1;
      unsigned PR12 : 1;
      unsigned PR13 : 1;
      unsigned PR14 : 1;
      unsigned PR15 : 1;
      unsigned PR16 : 1;
      unsigned PR17 : 1;
      unsigned PR18 : 1;
      unsigned PR19 : 1;
      unsigned PR20 : 1;
      unsigned PR21 : 1;
      unsigned PR22 : 1;
      unsigned : 9;
    };
  };
} typeEXTI_PRBITS;
sfr volatile typeEXTI_PRBITS EXTI_PRbits absolute 0x40013C14;

 typedef struct tagFLASH_ACRBITS {
  union {
    struct {
      unsigned LATENCY : 3;
      unsigned : 5;
      unsigned PRFTEN : 1;
      unsigned ICEN : 1;
      unsigned DCEN : 1;
      unsigned ICRST : 1;
      unsigned DCRST : 1;
      unsigned : 19;
    };
  };
} typeFLASH_ACRBITS;
sfr volatile typeFLASH_ACRBITS FLASH_ACRbits absolute 0x40023C00;

 typedef struct tagFLASH_KEYRBITS {
  union {
    struct {
      unsigned KEY : 32;
    };
  };
} typeFLASH_KEYRBITS;
sfr volatile typeFLASH_KEYRBITS FLASH_KEYRbits absolute 0x40023C04;

 typedef struct tagFLASH_OPTKEYRBITS {
  union {
    struct {
      unsigned OPTKEY : 32;
    };
  };
} typeFLASH_OPTKEYRBITS;
sfr volatile typeFLASH_OPTKEYRBITS FLASH_OPTKEYRbits absolute 0x40023C08;

 typedef struct tagFLASH_SRBITS {
  union {
    struct {
      unsigned EOP : 1;
      unsigned OPERR : 1;
      unsigned : 2;
      unsigned WRPERR : 1;
      unsigned PGAERR : 1;
      unsigned PGPERR : 1;
      unsigned PGSERR : 1;
      unsigned : 8;
      unsigned BSY : 1;
      unsigned : 15;
    };
  };
} typeFLASH_SRBITS;
sfr volatile typeFLASH_SRBITS FLASH_SRbits absolute 0x40023C0C;

 typedef struct tagFLASH_CRBITS {
  union {
    struct {
      unsigned PG : 1;
      unsigned SER : 1;
      unsigned MER : 1;
      unsigned SNB : 4;
      unsigned : 1;
      unsigned PSIZE : 2;
      unsigned : 6;
      unsigned STRT : 1;
      unsigned : 7;
      unsigned EOPIE : 1;
      unsigned ERRIE : 1;
      unsigned : 5;
      unsigned LOCK_ : 1;
    };
  };
} typeFLASH_CRBITS;
sfr volatile typeFLASH_CRBITS FLASH_CRbits absolute 0x40023C10;

 typedef struct tagFLASH_OPTCRBITS {
  union {
    struct {
      unsigned OPTLOCK : 1;
      unsigned OPTSTRT : 1;
      unsigned BOR_LEV : 2;
      unsigned : 1;
      unsigned WDG_SW : 1;
      unsigned nRST_STOP : 1;
      unsigned nRST_STDBY : 1;
      unsigned RDP : 8;
      unsigned nWRP : 12;
      unsigned : 4;
    };
  };
} typeFLASH_OPTCRBITS;
sfr volatile typeFLASH_OPTCRBITS FLASH_OPTCRbits absolute 0x40023C14;

 typedef struct tagIWDG_KRBITS {
  union {
    struct {
      unsigned KEY : 16;
      unsigned : 16;
    };
  };
} typeIWDG_KRBITS;
sfr volatile typeIWDG_KRBITS IWDG_KRbits absolute 0x40003000;

 typedef struct tagIWDG_PRBITS {
  union {
    struct {
      unsigned PR : 3;
      unsigned : 29;
    };
  };
} typeIWDG_PRBITS;
sfr volatile typeIWDG_PRBITS IWDG_PRbits absolute 0x40003004;

 typedef struct tagIWDG_RLRBITS {
  union {
    struct {
      unsigned RL : 12;
      unsigned : 20;
    };
  };
} typeIWDG_RLRBITS;
sfr volatile typeIWDG_RLRBITS IWDG_RLRbits absolute 0x40003008;

 typedef struct tagIWDG_SRBITS {
  union {
    struct {
      unsigned PVU : 1;
      unsigned RVU : 1;
      unsigned : 30;
    };
  };
} typeIWDG_SRBITS;
sfr volatile typeIWDG_SRBITS IWDG_SRbits absolute 0x4000300C;

 typedef struct tagPWR_CRBITS {
  union {
    struct {
      unsigned LPDS : 1;
      unsigned PDDS : 1;
      unsigned CWUF : 1;
      unsigned CSBF : 1;
      unsigned PVDE : 1;
      unsigned PLS : 3;
      unsigned DBP : 1;
      unsigned FPDS : 1;
      unsigned : 3;
      unsigned ADCDC1 : 1;
      unsigned VOS : 2;
      unsigned : 16;
    };
  };
} typePWR_CRBITS;
sfr volatile typePWR_CRBITS PWR_CRbits absolute 0x40007000;

 typedef struct tagPWR_CSRBITS {
  union {
    struct {
      unsigned WUF : 1;
      unsigned SBF : 1;
      unsigned PVDO : 1;
      unsigned BRR : 1;
      unsigned : 4;
      unsigned EWUP : 1;
      unsigned BRE : 1;
      unsigned : 4;
      unsigned VOSRDY : 1;
      unsigned : 17;
    };
  };
} typePWR_CSRBITS;
sfr volatile typePWR_CSRBITS PWR_CSRbits absolute 0x40007004;

 typedef struct tagRCC_CRBITS {
  union {
    struct {
      unsigned HSION : 1;
      unsigned HSIRDY : 1;
      unsigned : 1;
      unsigned HSITRIM : 5;
      unsigned HSICAL : 8;
      unsigned HSEON : 1;
      unsigned HSERDY : 1;
      unsigned HSEBYP : 1;
      unsigned CSSON : 1;
      unsigned : 4;
      unsigned PLLON : 1;
      unsigned PLLRDY : 1;
      unsigned PLLI2SON : 1;
      unsigned PLLI2SRDY : 1;
      unsigned : 4;
    };
  };
} typeRCC_CRBITS;
sfr volatile typeRCC_CRBITS RCC_CRbits absolute 0x40023800;

 typedef struct tagRCC_PLLCFGRBITS {
  union {
    struct {
      unsigned PLLM0 : 1;
      unsigned PLLM1 : 1;
      unsigned PLLM2 : 1;
      unsigned PLLM3 : 1;
      unsigned PLLM4 : 1;
      unsigned PLLM5 : 1;
      unsigned PLLN0 : 1;
      unsigned PLLN1 : 1;
      unsigned PLLN2 : 1;
      unsigned PLLN3 : 1;
      unsigned PLLN4 : 1;
      unsigned PLLN5 : 1;
      unsigned PLLN6 : 1;
      unsigned PLLN7 : 1;
      unsigned PLLN8 : 1;
      unsigned : 1;
      unsigned PLLP0 : 1;
      unsigned PLLP1 : 1;
      unsigned : 4;
      unsigned PLLSRC : 1;
      unsigned : 1;
      unsigned PLLQ0 : 1;
      unsigned PLLQ1 : 1;
      unsigned PLLQ2 : 1;
      unsigned PLLQ3 : 1;
      unsigned PLLR : 3;
      unsigned : 1;
    };
  };
} typeRCC_PLLCFGRBITS;
sfr volatile typeRCC_PLLCFGRBITS RCC_PLLCFGRbits absolute 0x40023804;

 typedef struct tagRCC_CFGRBITS {
  union {
    struct {
      unsigned SW0 : 1;
      unsigned SW1 : 1;
      unsigned SWS0 : 1;
      unsigned SWS1 : 1;
      unsigned HPRE : 4;
      unsigned : 2;
      unsigned PPRE1 : 3;
      unsigned PPRE2 : 3;
      unsigned RTCPRE : 5;
      unsigned MCO1 : 2;
      unsigned : 1;
      unsigned MCO1PRE : 3;
      unsigned MCO2PRE : 3;
      unsigned MCO2 : 2;
    };
  };
} typeRCC_CFGRBITS;
sfr volatile typeRCC_CFGRBITS RCC_CFGRbits absolute 0x40023808;

 typedef struct tagRCC_CIRBITS {
  union {
    struct {
      unsigned LSIRDYF : 1;
      unsigned LSERDYF : 1;
      unsigned HSIRDYF : 1;
      unsigned HSERDYF : 1;
      unsigned PLLRDYF : 1;
      unsigned PLLI2SRDYF : 1;
      unsigned : 1;
      unsigned CSSF : 1;
      unsigned LSIRDYIE : 1;
      unsigned LSERDYIE : 1;
      unsigned HSIRDYIE : 1;
      unsigned HSERDYIE : 1;
      unsigned PLLRDYIE : 1;
      unsigned PLLI2SRDYIE : 1;
      unsigned : 2;
      unsigned LSIRDYC : 1;
      unsigned LSERDYC : 1;
      unsigned HSIRDYC : 1;
      unsigned HSERDYC : 1;
      unsigned PLLRDYC : 1;
      unsigned PLLI2SRDYC : 1;
      unsigned : 1;
      unsigned CSSC : 1;
      unsigned : 8;
    };
  };
} typeRCC_CIRBITS;
sfr volatile typeRCC_CIRBITS RCC_CIRbits absolute 0x4002380C;

 typedef struct tagRCC_AHB1RSTRBITS {
  union {
    struct {
      unsigned GPIOARST : 1;
      unsigned GPIOBRST : 1;
      unsigned GPIOCRST : 1;
      unsigned GPIODRST : 1;
      unsigned GPIOERST : 1;
      unsigned GPIOFRST : 1;
      unsigned GPIOGRST : 1;
      unsigned GPIOHRST : 1;
      unsigned : 4;
      unsigned CRCRST : 1;
      unsigned : 8;
      unsigned DMA1RST : 1;
      unsigned DMA2RST : 1;
      unsigned : 9;
    };
  };
} typeRCC_AHB1RSTRBITS;
sfr volatile typeRCC_AHB1RSTRBITS RCC_AHB1RSTRbits absolute 0x40023810;

 typedef struct tagRCC_AHB2RSTRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CRYPRST : 1;
      unsigned : 1;
      unsigned RNGRST : 1;
      unsigned OTGFSRST : 1;
      unsigned : 24;
    };
  };
} typeRCC_AHB2RSTRBITS;
sfr volatile typeRCC_AHB2RSTRBITS RCC_AHB2RSTRbits absolute 0x40023814;

 typedef struct tagRCC_APB1RSTRBITS {
  union {
    struct {
      unsigned TIM2RST : 1;
      unsigned TIM3RST : 1;
      unsigned TIM4RST : 1;
      unsigned TIM5RST : 1;
      unsigned TIM6RST : 1;
      unsigned TIM7RST : 1;
      unsigned TIM12RST : 1;
      unsigned TIM13RST : 1;
      unsigned TIM14RST : 1;
      unsigned LPTIMER1RST : 1;
      unsigned : 1;
      unsigned WWDGRST : 1;
      unsigned : 2;
      unsigned SPI2RST : 1;
      unsigned SPI3RST : 1;
      unsigned : 1;
      unsigned UART2RST : 1;
      unsigned USART3RST : 1;
      unsigned USART4RST : 1;
      unsigned USART5RST : 1;
      unsigned I2C1RST : 1;
      unsigned I2C2RST : 1;
      unsigned I2C3RST : 1;
      unsigned I2C4RST : 1;
      unsigned CAN1RST : 1;
      unsigned CAN2RST : 1;
      unsigned CAN3RST : 1;
      unsigned PWRRST : 1;
      unsigned DACRST : 1;
      unsigned UART7RST : 1;
      unsigned UART8RST : 1;
    };
  };
} typeRCC_APB1RSTRBITS;
sfr volatile typeRCC_APB1RSTRBITS RCC_APB1RSTRbits absolute 0x40023820;

 typedef struct tagRCC_APB2RSTRBITS {
  union {
    struct {
      unsigned TIM1RST : 1;
      unsigned TIM8RST : 1;
      unsigned : 2;
      unsigned USART1RST : 1;
      unsigned USART6RST : 1;
      unsigned USART9RST : 1;
      unsigned SART10RST : 1;
      unsigned ADCRST : 1;
      unsigned : 2;
      unsigned SDIORST : 1;
      unsigned SPI1RST : 1;
      unsigned SPI4RST : 1;
      unsigned SYSCFGRST : 1;
      unsigned : 1;
      unsigned TIM9RST : 1;
      unsigned TIM10RST : 1;
      unsigned TIM11RST : 1;
      unsigned : 1;
      unsigned SPI5RST : 1;
      unsigned : 1;
      unsigned SAI1RST : 1;
      unsigned : 1;
      unsigned DFSDMRST : 1;
      unsigned DFSDM2RST : 1;
      unsigned : 6;
    };
  };
} typeRCC_APB2RSTRBITS;
sfr volatile typeRCC_APB2RSTRBITS RCC_APB2RSTRbits absolute 0x40023824;

 typedef struct tagRCC_AHB1ENRBITS {
  union {
    struct {
      unsigned GPIOAEN : 1;
      unsigned GPIOBEN : 1;
      unsigned GPIOCEN : 1;
      unsigned GPIODEN : 1;
      unsigned GPIOEEN : 1;
      unsigned GPIOFEN : 1;
      unsigned GPIOGEN : 1;
      unsigned GPIOHEN : 1;
      unsigned : 4;
      unsigned CRCEN : 1;
      unsigned : 8;
      unsigned DMA1EN : 1;
      unsigned DMA2EN : 1;
      unsigned : 9;
    };
  };
} typeRCC_AHB1ENRBITS;
sfr volatile typeRCC_AHB1ENRBITS RCC_AHB1ENRbits absolute 0x40023830;

 typedef struct tagRCC_AHB2ENRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CRYPEN : 1;
      unsigned : 1;
      unsigned RNGEN : 1;
      unsigned OTGFSEN : 1;
      unsigned : 24;
    };
  };
} typeRCC_AHB2ENRBITS;
sfr volatile typeRCC_AHB2ENRBITS RCC_AHB2ENRbits absolute 0x40023834;

 typedef struct tagRCC_APB1ENRBITS {
  union {
    struct {
      unsigned TIM2EN : 1;
      unsigned TIM3EN : 1;
      unsigned TIM4EN : 1;
      unsigned TIM5EN : 1;
      unsigned TIM6EN : 1;
      unsigned TIM7EN : 1;
      unsigned TIM12EN : 1;
      unsigned TIM13EN : 1;
      unsigned TIM14EN : 1;
      unsigned LPTIMER1EN : 1;
      unsigned RTCAPB : 1;
      unsigned WWDGEN : 1;
      unsigned : 2;
      unsigned SPI2EN : 1;
      unsigned SPI3EN : 1;
      unsigned : 1;
      unsigned USART2EN : 1;
      unsigned USART3EN : 1;
      unsigned UART4EN : 1;
      unsigned UART5EN : 1;
      unsigned I2C1EN : 1;
      unsigned I2C2EN : 1;
      unsigned I2C3EN : 1;
      unsigned I2C4EN : 1;
      unsigned CAN1EN : 1;
      unsigned CAN2EN : 1;
      unsigned CAN3EN : 1;
      unsigned PWREN : 1;
      unsigned DACEN : 1;
      unsigned UART7EN : 1;
      unsigned UART8EN : 1;
    };
  };
} typeRCC_APB1ENRBITS;
sfr volatile typeRCC_APB1ENRBITS RCC_APB1ENRbits absolute 0x40023840;

 typedef struct tagRCC_APB2ENRBITS {
  union {
    struct {
      unsigned TIM1EN : 1;
      unsigned TIM8EN : 1;
      unsigned : 2;
      unsigned USART1EN : 1;
      unsigned USART6EN : 1;
      unsigned UART9EN : 1;
      unsigned UART10EN : 1;
      unsigned ADC1EN : 1;
      unsigned : 2;
      unsigned SDIOEN : 1;
      unsigned SPI1EN : 1;
      unsigned SPI4EN : 1;
      unsigned SYSCFGEN : 1;
      unsigned : 1;
      unsigned TIM9EN : 1;
      unsigned TIM10EN : 1;
      unsigned TIM11EN : 1;
      unsigned : 1;
      unsigned SPI5EN : 1;
      unsigned : 1;
      unsigned SAI1EN : 1;
      unsigned : 1;
      unsigned DFSDMEN : 1;
      unsigned DFSDM2EN : 1;
      unsigned : 6;
    };
  };
} typeRCC_APB2ENRBITS;
sfr volatile typeRCC_APB2ENRBITS RCC_APB2ENRbits absolute 0x40023844;

 typedef struct tagRCC_AHB1LPENRBITS {
  union {
    struct {
      unsigned GPIOALPEN : 1;
      unsigned GPIOBLPEN : 1;
      unsigned GPIOCLPEN : 1;
      unsigned GPIODLPEN : 1;
      unsigned GPIOELPEN : 1;
      unsigned GPIOFLPEN : 1;
      unsigned GPIOGLPEN : 1;
      unsigned GPIOHLPEN : 1;
      unsigned : 4;
      unsigned CRCLPEN : 1;
      unsigned : 2;
      unsigned FLITFLPEN : 1;
      unsigned SRAM1LPEN : 1;
      unsigned SRAM2LPEN : 1;
      unsigned : 3;
      unsigned DMA1LPEN : 1;
      unsigned DMA2LPEN : 1;
      unsigned : 9;
    };
  };
} typeRCC_AHB1LPENRBITS;
sfr volatile typeRCC_AHB1LPENRBITS RCC_AHB1LPENRbits absolute 0x40023850;

 typedef struct tagRCC_AHB2LPENRBITS {
  union {
    struct {
      unsigned FSMCLPEN : 1;
      unsigned QSPILPEN : 1;
      unsigned : 4;
      unsigned RNGLPEN : 1;
      unsigned OTGFSLPEN : 1;
      unsigned : 24;
    };
  };
} typeRCC_AHB2LPENRBITS;
sfr volatile typeRCC_AHB2LPENRBITS RCC_AHB2LPENRbits absolute 0x40023854;

 typedef struct tagRCC_APB1LPENRBITS {
  union {
    struct {
      unsigned TIM2LPEN : 1;
      unsigned TIM3LPEN : 1;
      unsigned TIM4LPEN : 1;
      unsigned TIM5LPEN : 1;
      unsigned TIM6LPEN : 1;
      unsigned TIM7LPEN : 1;
      unsigned TIM12LPEN : 1;
      unsigned TIM13LPEN : 1;
      unsigned TIM14LPEN : 1;
      unsigned LPTIMER1LPEN : 1;
      unsigned RTCAPBEN : 1;
      unsigned WWDGLPEN : 1;
      unsigned : 2;
      unsigned SPI2LPEN : 1;
      unsigned SPI3LPEN : 1;
      unsigned : 1;
      unsigned USART2LPEN : 1;
      unsigned USART3LPEN : 1;
      unsigned USART4LPEN : 1;
      unsigned USART5LPEN : 1;
      unsigned I2C1LPEN : 1;
      unsigned I2C2LPEN : 1;
      unsigned I2C3LPEN : 1;
      unsigned I2C4LPEN : 1;
      unsigned CAN1LPEN : 1;
      unsigned CAN2LPEN : 1;
      unsigned CAN3LPEN : 1;
      unsigned PWRLPEN : 1;
      unsigned DACLPEN : 1;
      unsigned UART7LPEN : 1;
      unsigned UART8LPEN : 1;
    };
  };
} typeRCC_APB1LPENRBITS;
sfr volatile typeRCC_APB1LPENRBITS RCC_APB1LPENRbits absolute 0x40023860;

 typedef struct tagRCC_APB2LPENRBITS {
  union {
    struct {
      unsigned TIM1LPEN : 1;
      unsigned TIM8LPEN : 1;
      unsigned : 2;
      unsigned USART1LPEN : 1;
      unsigned USART6LPEN : 1;
      unsigned USART9LPEN : 1;
      unsigned USART10LPEN : 1;
      unsigned ADC1LPEN : 1;
      unsigned : 2;
      unsigned SDIOLPEN : 1;
      unsigned SPI1LPEN : 1;
      unsigned SPI4LPEN : 1;
      unsigned SYSCFGLPEN : 1;
      unsigned EXTITEN : 1;
      unsigned TIM9LPEN : 1;
      unsigned TIM10LPEN : 1;
      unsigned TIM11LPEN : 1;
      unsigned : 1;
      unsigned SPI5LPEN : 1;
      unsigned : 1;
      unsigned SAI1LPEN : 1;
      unsigned : 1;
      unsigned DFSDMLPEN : 1;
      unsigned DFSDM2LPEN : 1;
      unsigned : 6;
    };
  };
} typeRCC_APB2LPENRBITS;
sfr volatile typeRCC_APB2LPENRBITS RCC_APB2LPENRbits absolute 0x40023864;

 typedef struct tagRCC_BDCRBITS {
  union {
    struct {
      unsigned LSEON : 1;
      unsigned LSERDY : 1;
      unsigned LSEBYP : 1;
      unsigned LSEMOD : 1;
      unsigned : 4;
      unsigned RTCSEL0 : 1;
      unsigned RTCSEL1 : 1;
      unsigned : 5;
      unsigned RTCEN : 1;
      unsigned BDRST : 1;
      unsigned : 15;
    };
  };
} typeRCC_BDCRBITS;
sfr volatile typeRCC_BDCRBITS RCC_BDCRbits absolute 0x40023870;

 typedef struct tagRCC_CSRBITS {
  union {
    struct {
      unsigned LSION : 1;
      unsigned LSIRDY : 1;
      unsigned : 22;
      unsigned RMVF : 1;
      unsigned BORRSTF : 1;
      unsigned PADRSTF : 1;
      unsigned PORRSTF : 1;
      unsigned SFTRSTF : 1;
      unsigned WDGRSTF : 1;
      unsigned WWDGRSTF : 1;
      unsigned LPWRRSTF : 1;
    };
  };
} typeRCC_CSRBITS;
sfr volatile typeRCC_CSRBITS RCC_CSRbits absolute 0x40023874;

 typedef struct tagRCC_SSCGRBITS {
  union {
    struct {
      unsigned MODPER : 13;
      unsigned INCSTEP : 15;
      unsigned : 2;
      unsigned SPREADSEL : 1;
      unsigned SSCGEN : 1;
    };
  };
} typeRCC_SSCGRBITS;
sfr volatile typeRCC_SSCGRBITS RCC_SSCGRbits absolute 0x40023880;

 typedef struct tagRCC_PLLI2SCFGRBITS {
  union {
    struct {
      unsigned PLLI2SM : 6;
      unsigned PLLI2SN : 9;
      unsigned : 7;
      unsigned PLLI2SSRC : 1;
      unsigned : 1;
      unsigned PLLI2SQ : 4;
      unsigned PLLI2SR : 3;
      unsigned : 1;
    };
  };
} typeRCC_PLLI2SCFGRBITS;
sfr volatile typeRCC_PLLI2SCFGRBITS RCC_PLLI2SCFGRbits absolute 0x40023884;

 typedef struct tagRCC_AHB3RSTRBITS {
  union {
    struct {
      unsigned FSMCRST : 1;
      unsigned QSPIRST : 1;
      unsigned : 30;
    };
  };
} typeRCC_AHB3RSTRBITS;
sfr volatile typeRCC_AHB3RSTRBITS RCC_AHB3RSTRbits absolute 0x40023818;

 typedef struct tagRCC_AHB3ENRBITS {
  union {
    struct {
      unsigned FSMCEN : 1;
      unsigned QSPIEN : 1;
      unsigned : 30;
    };
  };
} typeRCC_AHB3ENRBITS;
sfr volatile typeRCC_AHB3ENRBITS RCC_AHB3ENRbits absolute 0x40023838;

 typedef struct tagRCC_AHB3LPENRBITS {
  union {
    struct {
      unsigned FSMCLPEN : 1;
      unsigned QSPILPEN : 1;
      unsigned : 30;
    };
  };
} typeRCC_AHB3LPENRBITS;
sfr volatile typeRCC_AHB3LPENRBITS RCC_AHB3LPENRbits absolute 0x40023858;

 typedef struct tagRCC_DCKCFGRBITS {
  union {
    struct {
      unsigned : 15;
      unsigned CKDFSDM1ASEL : 1;
      unsigned : 8;
      unsigned TIMPRE : 1;
      unsigned I2S1SRC : 2;
      unsigned I2S2SRC : 2;
      unsigned : 1;
      unsigned LPTIMER1SEL : 2;
    };
  };
} typeRCC_DCKCFGRBITS;
sfr volatile typeRCC_DCKCFGRBITS RCC_DCKCFGRbits absolute 0x4002388C;

 typedef struct tagRCC_CKGATENRBITS {
  union {
    struct {
      unsigned AHB2APB1_CKEN : 1;
      unsigned AHB2APB2_CKEN : 1;
      unsigned CM4DBG_CKEN : 1;
      unsigned SPARE_CKEN : 1;
      unsigned SRAM_CKEN : 1;
      unsigned FLITF_CKEN : 1;
      unsigned RCC_CKEN : 1;
      unsigned EVTCL_CKEN : 1;
      unsigned : 24;
    };
  };
} typeRCC_CKGATENRBITS;
sfr volatile typeRCC_CKGATENRBITS RCC_CKGATENRbits absolute 0x40023890;

 typedef struct tagRCC_DCKCFGR2BITS {
  union {
    struct {
      unsigned : 22;
      unsigned I2CFMP1SEL : 1;
      unsigned : 4;
      unsigned CK48MSEL : 1;
      unsigned CKSDIOSEL : 1;
      unsigned : 3;
    };
  };
} typeRCC_DCKCFGR2BITS;
sfr volatile typeRCC_DCKCFGR2BITS RCC_DCKCFGR2bits absolute 0x40023894;

 typedef struct tagRTC_TRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned : 9;
    };
  };
} typeRTC_TRBITS;
sfr volatile typeRTC_TRBITS RTC_TRbits absolute 0x40002800;

 typedef struct tagRTC_DRBITS {
  union {
    struct {
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned : 2;
      unsigned MU : 4;
      unsigned MT : 1;
      unsigned WDU : 3;
      unsigned YU : 4;
      unsigned YT : 4;
      unsigned : 8;
    };
  };
} typeRTC_DRBITS;
sfr volatile typeRTC_DRBITS RTC_DRbits absolute 0x40002804;

 typedef struct tagRTC_CRBITS {
  union {
    struct {
      unsigned WCKSEL : 3;
      unsigned TSEDGE : 1;
      unsigned REFCKON : 1;
      unsigned BYPSHAD : 1;
      unsigned FMT : 1;
      unsigned DCE : 1;
      unsigned ALRAE : 1;
      unsigned ALRBE : 1;
      unsigned WUTE : 1;
      unsigned TSE : 1;
      unsigned ALRAIE : 1;
      unsigned ALRBIE : 1;
      unsigned WUTIE : 1;
      unsigned TSIE : 1;
      unsigned ADD1H : 1;
      unsigned SUB1H : 1;
      unsigned BKP : 1;
      unsigned COSEL : 1;
      unsigned POL : 1;
      unsigned OSEL : 2;
      unsigned COE : 1;
      unsigned : 8;
    };
  };
} typeRTC_CRBITS;
sfr volatile typeRTC_CRBITS RTC_CRbits absolute 0x40002808;

 typedef struct tagRTC_ISRBITS {
  union {
    struct {
      unsigned ALRAWF : 1;
      unsigned ALRBWF : 1;
      unsigned WUTWF : 1;
      unsigned SHPF : 1;
      unsigned INITS : 1;
      unsigned RSF : 1;
      unsigned INITF : 1;
      unsigned INIT : 1;
      unsigned ALRAF : 1;
      unsigned ALRBF : 1;
      unsigned WUTF : 1;
      unsigned TSF : 1;
      unsigned TSOVF : 1;
      unsigned TAMP1F : 1;
      unsigned TAMP2F : 1;
      unsigned : 1;
      unsigned RECALPF : 1;
      unsigned : 15;
    };
  };
} typeRTC_ISRBITS;
sfr volatile typeRTC_ISRBITS RTC_ISRbits absolute 0x4000280C;

 typedef struct tagRTC_PRERBITS {
  union {
    struct {
      unsigned PREDIV_S : 15;
      unsigned : 1;
      unsigned PREDIV_A : 7;
      unsigned : 9;
    };
  };
} typeRTC_PRERBITS;
sfr volatile typeRTC_PRERBITS RTC_PRERbits absolute 0x40002810;

 typedef struct tagRTC_WUTRBITS {
  union {
    struct {
      unsigned WUT : 16;
      unsigned : 16;
    };
  };
} typeRTC_WUTRBITS;
sfr volatile typeRTC_WUTRBITS RTC_WUTRbits absolute 0x40002814;

 typedef struct tagRTC_CALIBRBITS {
  union {
    struct {
      unsigned DC : 5;
      unsigned : 2;
      unsigned DCS : 1;
      unsigned : 24;
    };
  };
} typeRTC_CALIBRBITS;
sfr volatile typeRTC_CALIBRBITS RTC_CALIBRbits absolute 0x40002818;

 typedef struct tagRTC_ALRMARBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned MSK1 : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned MSK2 : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned MSK3 : 1;
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned WDSEL : 1;
      unsigned MSK4 : 1;
    };
  };
} typeRTC_ALRMARBITS;
sfr volatile typeRTC_ALRMARBITS RTC_ALRMARbits absolute 0x4000281C;

 typedef struct tagRTC_ALRMBRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned MSK1 : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned MSK2 : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned MSK3 : 1;
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned WDSEL : 1;
      unsigned MSK4 : 1;
    };
  };
} typeRTC_ALRMBRBITS;
sfr volatile typeRTC_ALRMBRBITS RTC_ALRMBRbits absolute 0x40002820;

 typedef struct tagRTC_WPRBITS {
  union {
    struct {
      unsigned KEY : 8;
      unsigned : 24;
    };
  };
} typeRTC_WPRBITS;
sfr volatile typeRTC_WPRBITS RTC_WPRbits absolute 0x40002824;

 typedef struct tagRTC_SSRBITS {
  union {
    struct {
      unsigned SS : 16;
      unsigned : 16;
    };
  };
} typeRTC_SSRBITS;
sfr volatile typeRTC_SSRBITS RTC_SSRbits absolute 0x40002828;

 typedef struct tagRTC_SHIFTRBITS {
  union {
    struct {
      unsigned SUBFS : 15;
      unsigned : 16;
      unsigned ADD1S : 1;
    };
  };
} typeRTC_SHIFTRBITS;
sfr volatile typeRTC_SHIFTRBITS RTC_SHIFTRbits absolute 0x4000282C;

 typedef struct tagRTC_TSTRBITS {
  union {
    struct {
      unsigned SU : 4;
      unsigned ST : 3;
      unsigned : 1;
      unsigned MNU : 4;
      unsigned MNT : 3;
      unsigned : 1;
      unsigned HU : 4;
      unsigned HT : 2;
      unsigned PM : 1;
      unsigned : 9;
    };
  };
} typeRTC_TSTRBITS;
sfr volatile typeRTC_TSTRBITS RTC_TSTRbits absolute 0x40002830;

 typedef struct tagRTC_TSDRBITS {
  union {
    struct {
      unsigned DU : 4;
      unsigned DT : 2;
      unsigned : 2;
      unsigned MU : 4;
      unsigned MT : 1;
      unsigned WDU : 3;
      unsigned : 16;
    };
  };
} typeRTC_TSDRBITS;
sfr volatile typeRTC_TSDRBITS RTC_TSDRbits absolute 0x40002834;

 typedef struct tagRTC_TSSSRBITS {
  union {
    struct {
      unsigned SS : 16;
      unsigned : 16;
    };
  };
} typeRTC_TSSSRBITS;
sfr volatile typeRTC_TSSSRBITS RTC_TSSSRbits absolute 0x40002838;

 typedef struct tagRTC_CALRBITS {
  union {
    struct {
      unsigned CALM : 9;
      unsigned : 4;
      unsigned CALW16 : 1;
      unsigned CALW8 : 1;
      unsigned CALP : 1;
      unsigned : 16;
    };
  };
} typeRTC_CALRBITS;
sfr volatile typeRTC_CALRBITS RTC_CALRbits absolute 0x4000283C;

 typedef struct tagRTC_TAFCRBITS {
  union {
    struct {
      unsigned TAMP1E : 1;
      unsigned TAMP1TRG : 1;
      unsigned TAMPIE : 1;
      unsigned TAMP2E : 1;
      unsigned TAMP2TRG : 1;
      unsigned : 2;
      unsigned TAMPTS : 1;
      unsigned TAMPFREQ : 3;
      unsigned TAMPFLT : 2;
      unsigned TAMPPRCH : 2;
      unsigned TAMPPUDIS : 1;
      unsigned TAMP1INSEL : 1;
      unsigned TSINSEL : 1;
      unsigned ALARMOUTTYPE : 1;
      unsigned : 13;
    };
  };
} typeRTC_TAFCRBITS;
sfr volatile typeRTC_TAFCRBITS RTC_TAFCRbits absolute 0x40002840;

 typedef struct tagRTC_ALRMASSRBITS {
  union {
    struct {
      unsigned SS : 15;
      unsigned : 9;
      unsigned MASKSS : 4;
      unsigned : 4;
    };
  };
} typeRTC_ALRMASSRBITS;
sfr volatile typeRTC_ALRMASSRBITS RTC_ALRMASSRbits absolute 0x40002844;

 typedef struct tagRTC_ALRMBSSRBITS {
  union {
    struct {
      unsigned SS : 15;
      unsigned : 9;
      unsigned MASKSS : 4;
      unsigned : 4;
    };
  };
} typeRTC_ALRMBSSRBITS;
sfr volatile typeRTC_ALRMBSSRBITS RTC_ALRMBSSRbits absolute 0x40002848;

 typedef struct tagRTC_BKP0RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP0RBITS;
sfr volatile typeRTC_BKP0RBITS RTC_BKP0Rbits absolute 0x40002850;

 typedef struct tagRTC_BKP1RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP1RBITS;
sfr volatile typeRTC_BKP1RBITS RTC_BKP1Rbits absolute 0x40002854;

 typedef struct tagRTC_BKP2RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP2RBITS;
sfr volatile typeRTC_BKP2RBITS RTC_BKP2Rbits absolute 0x40002858;

 typedef struct tagRTC_BKP3RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP3RBITS;
sfr volatile typeRTC_BKP3RBITS RTC_BKP3Rbits absolute 0x4000285C;

 typedef struct tagRTC_BKP4RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP4RBITS;
sfr volatile typeRTC_BKP4RBITS RTC_BKP4Rbits absolute 0x40002860;

 typedef struct tagRTC_BKP5RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP5RBITS;
sfr volatile typeRTC_BKP5RBITS RTC_BKP5Rbits absolute 0x40002864;

 typedef struct tagRTC_BKP6RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP6RBITS;
sfr volatile typeRTC_BKP6RBITS RTC_BKP6Rbits absolute 0x40002868;

 typedef struct tagRTC_BKP7RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP7RBITS;
sfr volatile typeRTC_BKP7RBITS RTC_BKP7Rbits absolute 0x4000286C;

 typedef struct tagRTC_BKP8RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP8RBITS;
sfr volatile typeRTC_BKP8RBITS RTC_BKP8Rbits absolute 0x40002870;

 typedef struct tagRTC_BKP9RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP9RBITS;
sfr volatile typeRTC_BKP9RBITS RTC_BKP9Rbits absolute 0x40002874;

 typedef struct tagRTC_BKP10RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP10RBITS;
sfr volatile typeRTC_BKP10RBITS RTC_BKP10Rbits absolute 0x40002878;

 typedef struct tagRTC_BKP11RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP11RBITS;
sfr volatile typeRTC_BKP11RBITS RTC_BKP11Rbits absolute 0x4000287C;

 typedef struct tagRTC_BKP12RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP12RBITS;
sfr volatile typeRTC_BKP12RBITS RTC_BKP12Rbits absolute 0x40002880;

 typedef struct tagRTC_BKP13RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP13RBITS;
sfr volatile typeRTC_BKP13RBITS RTC_BKP13Rbits absolute 0x40002884;

 typedef struct tagRTC_BKP14RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP14RBITS;
sfr volatile typeRTC_BKP14RBITS RTC_BKP14Rbits absolute 0x40002888;

 typedef struct tagRTC_BKP15RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP15RBITS;
sfr volatile typeRTC_BKP15RBITS RTC_BKP15Rbits absolute 0x4000288C;

 typedef struct tagRTC_BKP16RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP16RBITS;
sfr volatile typeRTC_BKP16RBITS RTC_BKP16Rbits absolute 0x40002890;

 typedef struct tagRTC_BKP17RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP17RBITS;
sfr volatile typeRTC_BKP17RBITS RTC_BKP17Rbits absolute 0x40002894;

 typedef struct tagRTC_BKP18RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP18RBITS;
sfr volatile typeRTC_BKP18RBITS RTC_BKP18Rbits absolute 0x40002898;

 typedef struct tagRTC_BKP19RBITS {
  union {
    struct {
      unsigned BKP : 32;
    };
  };
} typeRTC_BKP19RBITS;
sfr volatile typeRTC_BKP19RBITS RTC_BKP19Rbits absolute 0x4000289C;

 typedef struct tagSDIO_POWERBITS {
  union {
    struct {
      unsigned PWRCTRL : 2;
      unsigned : 30;
    };
  };
} typeSDIO_POWERBITS;
sfr volatile typeSDIO_POWERBITS SDIO_POWERbits absolute 0x40012C00;

 typedef struct tagSDIO_CLKCRBITS {
  union {
    struct {
      unsigned CLKDIV : 8;
      unsigned CLKEN : 1;
      unsigned PWRSAV : 1;
      unsigned BYPASS : 1;
      unsigned WIDBUS : 2;
      unsigned NEGEDGE : 1;
      unsigned HWFC_EN : 1;
      unsigned : 17;
    };
  };
} typeSDIO_CLKCRBITS;
sfr volatile typeSDIO_CLKCRBITS SDIO_CLKCRbits absolute 0x40012C04;

 typedef struct tagSDIO_ARGBITS {
  union {
    struct {
      unsigned CMDARG : 32;
    };
  };
} typeSDIO_ARGBITS;
sfr volatile typeSDIO_ARGBITS SDIO_ARGbits absolute 0x40012C08;

 typedef struct tagSDIO_CMDBITS {
  union {
    struct {
      unsigned CMDINDEX : 6;
      unsigned WAITRESP : 2;
      unsigned WAITINT : 1;
      unsigned WAITPEND : 1;
      unsigned CPSMEN : 1;
      unsigned SDIOSuspend : 1;
      unsigned ENCMDcompl : 1;
      unsigned nIEN : 1;
      unsigned CE_ATACMD : 1;
      unsigned : 17;
    };
  };
} typeSDIO_CMDBITS;
sfr volatile typeSDIO_CMDBITS SDIO_CMDbits absolute 0x40012C0C;

 typedef struct tagSDIO_RESPCMDBITS {
  union {
    struct {
      unsigned RESPCMD : 6;
      unsigned : 26;
    };
  };
} typeSDIO_RESPCMDBITS;
sfr volatile typeSDIO_RESPCMDBITS SDIO_RESPCMDbits absolute 0x40012C10;

 typedef struct tagSDIO_RESP1BITS {
  union {
    struct {
      unsigned CARDSTATUS1 : 32;
    };
  };
} typeSDIO_RESP1BITS;
sfr volatile typeSDIO_RESP1BITS SDIO_RESP1bits absolute 0x40012C14;

 typedef struct tagSDIO_RESP2BITS {
  union {
    struct {
      unsigned CARDSTATUS2 : 32;
    };
  };
} typeSDIO_RESP2BITS;
sfr volatile typeSDIO_RESP2BITS SDIO_RESP2bits absolute 0x40012C18;

 typedef struct tagSDIO_RESP3BITS {
  union {
    struct {
      unsigned CARDSTATUS3 : 32;
    };
  };
} typeSDIO_RESP3BITS;
sfr volatile typeSDIO_RESP3BITS SDIO_RESP3bits absolute 0x40012C1C;

 typedef struct tagSDIO_RESP4BITS {
  union {
    struct {
      unsigned CARDSTATUS4 : 32;
    };
  };
} typeSDIO_RESP4BITS;
sfr volatile typeSDIO_RESP4BITS SDIO_RESP4bits absolute 0x40012C20;

 typedef struct tagSDIO_DTIMERBITS {
  union {
    struct {
      unsigned DATATIME : 32;
    };
  };
} typeSDIO_DTIMERBITS;
sfr volatile typeSDIO_DTIMERBITS SDIO_DTIMERbits absolute 0x40012C24;

 typedef struct tagSDIO_DLENBITS {
  union {
    struct {
      unsigned DATALENGTH : 25;
      unsigned : 7;
    };
  };
} typeSDIO_DLENBITS;
sfr volatile typeSDIO_DLENBITS SDIO_DLENbits absolute 0x40012C28;

 typedef struct tagSDIO_DCTRLBITS {
  union {
    struct {
      unsigned DTEN : 1;
      unsigned DTDIR : 1;
      unsigned DTMODE : 1;
      unsigned DMAEN : 1;
      unsigned DBLOCKSIZE : 4;
      unsigned RWSTART : 1;
      unsigned RWSTOP : 1;
      unsigned RWMOD : 1;
      unsigned SDIOEN : 1;
      unsigned : 20;
    };
  };
} typeSDIO_DCTRLBITS;
sfr volatile typeSDIO_DCTRLBITS SDIO_DCTRLbits absolute 0x40012C2C;

 typedef struct tagSDIO_DCOUNTBITS {
  union {
    struct {
      unsigned DATACOUNT : 25;
      unsigned : 7;
    };
  };
} typeSDIO_DCOUNTBITS;
sfr volatile typeSDIO_DCOUNTBITS SDIO_DCOUNTbits absolute 0x40012C30;

 typedef struct tagSDIO_STABITS {
  union {
    struct {
      unsigned CCRCFAIL : 1;
      unsigned DCRCFAIL : 1;
      unsigned CTIMEOUT : 1;
      unsigned DTIMEOUT : 1;
      unsigned TXUNDERR : 1;
      unsigned RXOVERR : 1;
      unsigned CMDREND : 1;
      unsigned CMDSENT : 1;
      unsigned DATAEND : 1;
      unsigned STBITERR : 1;
      unsigned DBCKEND : 1;
      unsigned CMDACT : 1;
      unsigned TXACT : 1;
      unsigned RXACT : 1;
      unsigned TXFIFOHE : 1;
      unsigned RXFIFOHF : 1;
      unsigned TXFIFOF : 1;
      unsigned RXFIFOF : 1;
      unsigned TXFIFOE : 1;
      unsigned RXFIFOE : 1;
      unsigned TXDAVL : 1;
      unsigned RXDAVL : 1;
      unsigned SDIOIT : 1;
      unsigned CEATAEND : 1;
      unsigned : 8;
    };
  };
} typeSDIO_STABITS;
sfr volatile typeSDIO_STABITS SDIO_STAbits absolute 0x40012C34;

 typedef struct tagSDIO_ICRBITS {
  union {
    struct {
      unsigned CCRCFAILC : 1;
      unsigned DCRCFAILC : 1;
      unsigned CTIMEOUTC : 1;
      unsigned DTIMEOUTC : 1;
      unsigned TXUNDERRC : 1;
      unsigned RXOVERRC : 1;
      unsigned CMDRENDC : 1;
      unsigned CMDSENTC : 1;
      unsigned DATAENDC : 1;
      unsigned STBITERRC : 1;
      unsigned DBCKENDC : 1;
      unsigned : 11;
      unsigned SDIOITC : 1;
      unsigned CEATAENDC : 1;
      unsigned : 8;
    };
  };
} typeSDIO_ICRBITS;
sfr volatile typeSDIO_ICRBITS SDIO_ICRbits absolute 0x40012C38;

 typedef struct tagSDIO_MASKBITS {
  union {
    struct {
      unsigned CCRCFAILIE : 1;
      unsigned DCRCFAILIE : 1;
      unsigned CTIMEOUTIE : 1;
      unsigned DTIMEOUTIE : 1;
      unsigned TXUNDERRIE : 1;
      unsigned RXOVERRIE : 1;
      unsigned CMDRENDIE : 1;
      unsigned CMDSENTIE : 1;
      unsigned DATAENDIE : 1;
      unsigned STBITERRIE : 1;
      unsigned DBCKENDIE : 1;
      unsigned CMDACTIE : 1;
      unsigned TXACTIE : 1;
      unsigned RXACTIE : 1;
      unsigned TXFIFOHEIE : 1;
      unsigned RXFIFOHFIE : 1;
      unsigned TXFIFOFIE : 1;
      unsigned RXFIFOFIE : 1;
      unsigned TXFIFOEIE : 1;
      unsigned RXFIFOEIE : 1;
      unsigned TXDAVLIE : 1;
      unsigned RXDAVLIE : 1;
      unsigned SDIOITIE : 1;
      unsigned CEATAENDIE : 1;
      unsigned : 8;
    };
  };
} typeSDIO_MASKBITS;
sfr volatile typeSDIO_MASKBITS SDIO_MASKbits absolute 0x40012C3C;

 typedef struct tagSDIO_FIFOCNTBITS {
  union {
    struct {
      unsigned FIFOCOUNT : 24;
      unsigned : 8;
    };
  };
} typeSDIO_FIFOCNTBITS;
sfr volatile typeSDIO_FIFOCNTBITS SDIO_FIFOCNTbits absolute 0x40012C48;

 typedef struct tagSDIO_FIFOBITS {
  union {
    struct {
      unsigned FIFOData : 32;
    };
  };
} typeSDIO_FIFOBITS;
sfr volatile typeSDIO_FIFOBITS SDIO_FIFObits absolute 0x40012C80;

 typedef struct tagSYSCFG_MEMRMBITS {
  union {
    struct {
      unsigned MEM_MODE : 2;
      unsigned : 30;
    };
  };
} typeSYSCFG_MEMRMBITS;
sfr volatile typeSYSCFG_MEMRMBITS SYSCFG_MEMRMbits absolute 0x40013800;

 typedef struct tagSYSCFG_PMCBITS {
  union {
    struct {
      unsigned : 16;
      unsigned ADC1DC2 : 1;
      unsigned : 15;
    };
  };
} typeSYSCFG_PMCBITS;
sfr volatile typeSYSCFG_PMCBITS SYSCFG_PMCbits absolute 0x40013804;

 typedef struct tagSYSCFG_EXTICR1BITS {
  union {
    struct {
      unsigned EXTI0 : 4;
      unsigned EXTI1 : 4;
      unsigned EXTI2 : 4;
      unsigned EXTI3 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR1BITS;
sfr volatile typeSYSCFG_EXTICR1BITS SYSCFG_EXTICR1bits absolute 0x40013808;

 typedef struct tagSYSCFG_EXTICR2BITS {
  union {
    struct {
      unsigned EXTI4 : 4;
      unsigned EXTI5 : 4;
      unsigned EXTI6 : 4;
      unsigned EXTI7 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR2BITS;
sfr volatile typeSYSCFG_EXTICR2BITS SYSCFG_EXTICR2bits absolute 0x4001380C;

 typedef struct tagSYSCFG_EXTICR3BITS {
  union {
    struct {
      unsigned EXTI8 : 4;
      unsigned EXTI9 : 4;
      unsigned EXTI10 : 4;
      unsigned EXTI11 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR3BITS;
sfr volatile typeSYSCFG_EXTICR3BITS SYSCFG_EXTICR3bits absolute 0x40013810;

 typedef struct tagSYSCFG_EXTICR4BITS {
  union {
    struct {
      unsigned EXTI12 : 4;
      unsigned EXTI13 : 4;
      unsigned EXTI14 : 4;
      unsigned EXTI15 : 4;
      unsigned : 16;
    };
  };
} typeSYSCFG_EXTICR4BITS;
sfr volatile typeSYSCFG_EXTICR4BITS SYSCFG_EXTICR4bits absolute 0x40013814;

 typedef struct tagSYSCFG_CMPCRBITS {
  union {
    struct {
      unsigned CMP_PD : 1;
      unsigned : 7;
      unsigned READY : 1;
      unsigned : 23;
    };
  };
} typeSYSCFG_CMPCRBITS;
sfr volatile typeSYSCFG_CMPCRBITS SYSCFG_CMPCRbits absolute 0x40013820;

 typedef struct tagSYSCFG_I2C_BUFOUTBITS {
  union {
    struct {
      unsigned I2C4SCL : 1;
      unsigned I2C4SDA : 1;
      unsigned : 30;
    };
  };
} typeSYSCFG_I2C_BUFOUTBITS;
sfr volatile typeSYSCFG_I2C_BUFOUTBITS SYSCFG_I2C_BUFOUTbits absolute 0x4001382C;

 typedef struct tagTIM1_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM1_CR1BITS;
sfr volatile typeTIM1_CR1BITS TIM1_CR1bits absolute 0x40010000;

 typedef struct tagTIM1_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned OIS2 : 1;
      unsigned OIS2N : 1;
      unsigned OIS3 : 1;
      unsigned OIS3N : 1;
      unsigned OIS4 : 1;
      unsigned : 17;
    };
  };
} typeTIM1_CR2BITS;
sfr volatile typeTIM1_CR2BITS TIM1_CR2bits absolute 0x40010004;

 typedef struct tagTIM1_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM1_SMCRBITS;
sfr volatile typeTIM1_SMCRBITS TIM1_SMCRbits absolute 0x40010008;

 typedef struct tagTIM1_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM1_DIERBITS;
sfr volatile typeTIM1_DIERBITS TIM1_DIERbits absolute 0x4001000C;

 typedef struct tagTIM1_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned : 1;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM1_SRBITS;
sfr volatile typeTIM1_SRBITS TIM1_SRbits absolute 0x40010010;

 typedef struct tagTIM1_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned : 24;
    };
  };
} typeTIM1_EGRBITS;
sfr volatile typeTIM1_EGRBITS TIM1_EGRbits absolute 0x40010014;

 typedef struct tagTIM1_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR1_OutputBITS;
sfr volatile typeTIM1_CCMR1_OutputBITS TIM1_CCMR1_Outputbits absolute 0x40010018;

 typedef struct tagTIM1_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR1_InputBITS;
sfr volatile typeTIM1_CCMR1_InputBITS TIM1_CCMR1_Inputbits absolute 0x40010018;

 typedef struct tagTIM1_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned OC4CE : 1;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR2_OutputBITS;
sfr volatile typeTIM1_CCMR2_OutputBITS TIM1_CCMR2_Outputbits absolute 0x4001001C;

 typedef struct tagTIM1_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM1_CCMR2_InputBITS;
sfr volatile typeTIM1_CCMR2_InputBITS TIM1_CCMR2_Inputbits absolute 0x4001001C;

 typedef struct tagTIM1_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned CC2NE : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned CC3NE : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 18;
    };
  };
} typeTIM1_CCERBITS;
sfr volatile typeTIM1_CCERBITS TIM1_CCERbits absolute 0x40010020;

 typedef struct tagTIM1_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CNTBITS;
sfr volatile typeTIM1_CNTBITS TIM1_CNTbits absolute 0x40010024;

 typedef struct tagTIM1_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM1_PSCBITS;
sfr volatile typeTIM1_PSCBITS TIM1_PSCbits absolute 0x40010028;

 typedef struct tagTIM1_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM1_ARRBITS;
sfr volatile typeTIM1_ARRBITS TIM1_ARRbits absolute 0x4001002C;

 typedef struct tagTIM1_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR1BITS;
sfr volatile typeTIM1_CCR1BITS TIM1_CCR1bits absolute 0x40010034;

 typedef struct tagTIM1_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR2BITS;
sfr volatile typeTIM1_CCR2BITS TIM1_CCR2bits absolute 0x40010038;

 typedef struct tagTIM1_CCR3BITS {
  union {
    struct {
      unsigned CCR3 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR3BITS;
sfr volatile typeTIM1_CCR3BITS TIM1_CCR3bits absolute 0x4001003C;

 typedef struct tagTIM1_CCR4BITS {
  union {
    struct {
      unsigned CCR4 : 16;
      unsigned : 16;
    };
  };
} typeTIM1_CCR4BITS;
sfr volatile typeTIM1_CCR4BITS TIM1_CCR4bits absolute 0x40010040;

 typedef struct tagTIM1_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM1_DCRBITS;
sfr volatile typeTIM1_DCRBITS TIM1_DCRbits absolute 0x40010048;

 typedef struct tagTIM1_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM1_DMARBITS;
sfr volatile typeTIM1_DMARBITS TIM1_DMARbits absolute 0x4001004C;

 typedef struct tagTIM1_RCRBITS {
  union {
    struct {
      unsigned REP : 8;
      unsigned : 24;
    };
  };
} typeTIM1_RCRBITS;
sfr volatile typeTIM1_RCRBITS TIM1_RCRbits absolute 0x40010030;

 typedef struct tagTIM1_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned : 16;
    };
  };
} typeTIM1_BDTRBITS;
sfr volatile typeTIM1_BDTRBITS TIM1_BDTRbits absolute 0x40010044;

 typedef struct tagTIM8_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM8_CR1BITS;
sfr volatile typeTIM8_CR1BITS TIM8_CR1bits absolute 0x40010400;

 typedef struct tagTIM8_CR2BITS {
  union {
    struct {
      unsigned CCPC : 1;
      unsigned : 1;
      unsigned CCUS : 1;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned OIS1 : 1;
      unsigned OIS1N : 1;
      unsigned OIS2 : 1;
      unsigned OIS2N : 1;
      unsigned OIS3 : 1;
      unsigned OIS3N : 1;
      unsigned OIS4 : 1;
      unsigned : 17;
    };
  };
} typeTIM8_CR2BITS;
sfr volatile typeTIM8_CR2BITS TIM8_CR2bits absolute 0x40010404;

 typedef struct tagTIM8_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM8_SMCRBITS;
sfr volatile typeTIM8_SMCRBITS TIM8_SMCRbits absolute 0x40010408;

 typedef struct tagTIM8_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned COMIE : 1;
      unsigned TIE : 1;
      unsigned BIE : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned COMDE : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM8_DIERBITS;
sfr volatile typeTIM8_DIERBITS TIM8_DIERbits absolute 0x4001040C;

 typedef struct tagTIM8_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned COMIF : 1;
      unsigned TIF : 1;
      unsigned BIF : 1;
      unsigned : 1;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM8_SRBITS;
sfr volatile typeTIM8_SRBITS TIM8_SRbits absolute 0x40010410;

 typedef struct tagTIM8_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned COMG : 1;
      unsigned TG : 1;
      unsigned BG : 1;
      unsigned : 24;
    };
  };
} typeTIM8_EGRBITS;
sfr volatile typeTIM8_EGRBITS TIM8_EGRbits absolute 0x40010414;

 typedef struct tagTIM8_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR1_OutputBITS;
sfr volatile typeTIM8_CCMR1_OutputBITS TIM8_CCMR1_Outputbits absolute 0x40010418;

 typedef struct tagTIM8_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR1_InputBITS;
sfr volatile typeTIM8_CCMR1_InputBITS TIM8_CCMR1_Inputbits absolute 0x40010418;

 typedef struct tagTIM8_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned OC4CE : 1;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR2_OutputBITS;
sfr volatile typeTIM8_CCMR2_OutputBITS TIM8_CCMR2_Outputbits absolute 0x4001041C;

 typedef struct tagTIM8_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM8_CCMR2_InputBITS;
sfr volatile typeTIM8_CCMR2_InputBITS TIM8_CCMR2_Inputbits absolute 0x4001041C;

 typedef struct tagTIM8_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned CC1NE : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned CC2NE : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned CC3NE : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 18;
    };
  };
} typeTIM8_CCERBITS;
sfr volatile typeTIM8_CCERBITS TIM8_CCERbits absolute 0x40010420;

 typedef struct tagTIM8_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CNTBITS;
sfr volatile typeTIM8_CNTBITS TIM8_CNTbits absolute 0x40010424;

 typedef struct tagTIM8_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM8_PSCBITS;
sfr volatile typeTIM8_PSCBITS TIM8_PSCbits absolute 0x40010428;

 typedef struct tagTIM8_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM8_ARRBITS;
sfr volatile typeTIM8_ARRBITS TIM8_ARRbits absolute 0x4001042C;

 typedef struct tagTIM8_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR1BITS;
sfr volatile typeTIM8_CCR1BITS TIM8_CCR1bits absolute 0x40010434;

 typedef struct tagTIM8_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR2BITS;
sfr volatile typeTIM8_CCR2BITS TIM8_CCR2bits absolute 0x40010438;

 typedef struct tagTIM8_CCR3BITS {
  union {
    struct {
      unsigned CCR3 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR3BITS;
sfr volatile typeTIM8_CCR3BITS TIM8_CCR3bits absolute 0x4001043C;

 typedef struct tagTIM8_CCR4BITS {
  union {
    struct {
      unsigned CCR4 : 16;
      unsigned : 16;
    };
  };
} typeTIM8_CCR4BITS;
sfr volatile typeTIM8_CCR4BITS TIM8_CCR4bits absolute 0x40010440;

 typedef struct tagTIM8_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM8_DCRBITS;
sfr volatile typeTIM8_DCRBITS TIM8_DCRbits absolute 0x40010448;

 typedef struct tagTIM8_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM8_DMARBITS;
sfr volatile typeTIM8_DMARBITS TIM8_DMARbits absolute 0x4001044C;

 typedef struct tagTIM8_RCRBITS {
  union {
    struct {
      unsigned REP : 8;
      unsigned : 24;
    };
  };
} typeTIM8_RCRBITS;
sfr volatile typeTIM8_RCRBITS TIM8_RCRbits absolute 0x40010430;

 typedef struct tagTIM8_BDTRBITS {
  union {
    struct {
      unsigned DTG : 8;
      unsigned LOCK : 2;
      unsigned OSSI : 1;
      unsigned OSSR : 1;
      unsigned BKE : 1;
      unsigned BKP : 1;
      unsigned AOE : 1;
      unsigned MOE : 1;
      unsigned : 16;
    };
  };
} typeTIM8_BDTRBITS;
sfr volatile typeTIM8_BDTRBITS TIM8_BDTRbits absolute 0x40010444;

 typedef struct tagTIM10_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned : 4;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM10_CR1BITS;
sfr volatile typeTIM10_CR1BITS TIM10_CR1bits absolute 0x40014400;

 typedef struct tagTIM10_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 30;
    };
  };
} typeTIM10_DIERBITS;
sfr volatile typeTIM10_DIERBITS TIM10_DIERbits absolute 0x4001440C;

 typedef struct tagTIM10_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 7;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM10_SRBITS;
sfr volatile typeTIM10_SRBITS TIM10_SRbits absolute 0x40014410;

 typedef struct tagTIM10_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 30;
    };
  };
} typeTIM10_EGRBITS;
sfr volatile typeTIM10_EGRBITS TIM10_EGRbits absolute 0x40014414;

 typedef struct tagTIM10_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 25;
    };
  };
} typeTIM10_CCMR1_OutputBITS;
sfr volatile typeTIM10_CCMR1_OutputBITS TIM10_CCMR1_Outputbits absolute 0x40014418;

 typedef struct tagTIM10_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM10_CCMR1_InputBITS;
sfr volatile typeTIM10_CCMR1_InputBITS TIM10_CCMR1_Inputbits absolute 0x40014418;

 typedef struct tagTIM10_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM10_CCERBITS;
sfr volatile typeTIM10_CCERBITS TIM10_CCERbits absolute 0x40014420;

 typedef struct tagTIM10_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM10_CNTBITS;
sfr volatile typeTIM10_CNTBITS TIM10_CNTbits absolute 0x40014424;

 typedef struct tagTIM10_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM10_PSCBITS;
sfr volatile typeTIM10_PSCBITS TIM10_PSCbits absolute 0x40014428;

 typedef struct tagTIM10_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM10_ARRBITS;
sfr volatile typeTIM10_ARRBITS TIM10_ARRbits absolute 0x4001442C;

 typedef struct tagTIM10_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM10_CCR1BITS;
sfr volatile typeTIM10_CCR1BITS TIM10_CCR1bits absolute 0x40014434;

 typedef struct tagTIM11_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned : 4;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM11_CR1BITS;
sfr volatile typeTIM11_CR1BITS TIM11_CR1bits absolute 0x40014800;

 typedef struct tagTIM11_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 30;
    };
  };
} typeTIM11_DIERBITS;
sfr volatile typeTIM11_DIERBITS TIM11_DIERbits absolute 0x4001480C;

 typedef struct tagTIM11_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 7;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM11_SRBITS;
sfr volatile typeTIM11_SRBITS TIM11_SRbits absolute 0x40014810;

 typedef struct tagTIM11_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 30;
    };
  };
} typeTIM11_EGRBITS;
sfr volatile typeTIM11_EGRBITS TIM11_EGRbits absolute 0x40014814;

 typedef struct tagTIM11_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 25;
    };
  };
} typeTIM11_CCMR1_OutputBITS;
sfr volatile typeTIM11_CCMR1_OutputBITS TIM11_CCMR1_Outputbits absolute 0x40014818;

 typedef struct tagTIM11_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM11_CCMR1_InputBITS;
sfr volatile typeTIM11_CCMR1_InputBITS TIM11_CCMR1_Inputbits absolute 0x40014818;

 typedef struct tagTIM11_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM11_CCERBITS;
sfr volatile typeTIM11_CCERBITS TIM11_CCERbits absolute 0x40014820;

 typedef struct tagTIM11_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM11_CNTBITS;
sfr volatile typeTIM11_CNTBITS TIM11_CNTbits absolute 0x40014824;

 typedef struct tagTIM11_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM11_PSCBITS;
sfr volatile typeTIM11_PSCBITS TIM11_PSCbits absolute 0x40014828;

 typedef struct tagTIM11_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM11_ARRBITS;
sfr volatile typeTIM11_ARRBITS TIM11_ARRbits absolute 0x4001482C;

 typedef struct tagTIM11_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM11_CCR1BITS;
sfr volatile typeTIM11_CCR1BITS TIM11_CCR1bits absolute 0x40014834;

 typedef struct tagTIM11_ORBITS {
  union {
    struct {
      unsigned RMP : 2;
      unsigned : 30;
    };
  };
} typeTIM11_ORBITS;
sfr volatile typeTIM11_ORBITS TIM11_ORbits absolute 0x40014850;

 typedef struct tagTIM2_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM2_CR1BITS;
sfr volatile typeTIM2_CR1BITS TIM2_CR1bits absolute 0x40000000;

 typedef struct tagTIM2_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM2_CR2BITS;
sfr volatile typeTIM2_CR2BITS TIM2_CR2bits absolute 0x40000004;

 typedef struct tagTIM2_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM2_SMCRBITS;
sfr volatile typeTIM2_SMCRBITS TIM2_SMCRbits absolute 0x40000008;

 typedef struct tagTIM2_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM2_DIERBITS;
sfr volatile typeTIM2_DIERBITS TIM2_DIERbits absolute 0x4000000C;

 typedef struct tagTIM2_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM2_SRBITS;
sfr volatile typeTIM2_SRBITS TIM2_SRbits absolute 0x40000010;

 typedef struct tagTIM2_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM2_EGRBITS;
sfr volatile typeTIM2_EGRBITS TIM2_EGRbits absolute 0x40000014;

 typedef struct tagTIM2_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR1_OutputBITS;
sfr volatile typeTIM2_CCMR1_OutputBITS TIM2_CCMR1_Outputbits absolute 0x40000018;

 typedef struct tagTIM2_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR1_InputBITS;
sfr volatile typeTIM2_CCMR1_InputBITS TIM2_CCMR1_Inputbits absolute 0x40000018;

 typedef struct tagTIM2_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR2_OutputBITS;
sfr volatile typeTIM2_CCMR2_OutputBITS TIM2_CCMR2_Outputbits absolute 0x4000001C;

 typedef struct tagTIM2_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM2_CCMR2_InputBITS;
sfr volatile typeTIM2_CCMR2_InputBITS TIM2_CCMR2_Inputbits absolute 0x4000001C;

 typedef struct tagTIM2_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM2_CCERBITS;
sfr volatile typeTIM2_CCERBITS TIM2_CCERbits absolute 0x40000020;

 typedef struct tagTIM2_CNTBITS {
  union {
    struct {
      unsigned CNT_L : 16;
      unsigned CNT_H : 16;
    };
  };
} typeTIM2_CNTBITS;
sfr volatile typeTIM2_CNTBITS TIM2_CNTbits absolute 0x40000024;

 typedef struct tagTIM2_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM2_PSCBITS;
sfr volatile typeTIM2_PSCBITS TIM2_PSCbits absolute 0x40000028;

 typedef struct tagTIM2_ARRBITS {
  union {
    struct {
      unsigned ARR_L : 16;
      unsigned ARR_H : 16;
    };
  };
} typeTIM2_ARRBITS;
sfr volatile typeTIM2_ARRBITS TIM2_ARRbits absolute 0x4000002C;

 typedef struct tagTIM2_CCR1BITS {
  union {
    struct {
      unsigned CCR1_L : 16;
      unsigned CCR1_H : 16;
    };
  };
} typeTIM2_CCR1BITS;
sfr volatile typeTIM2_CCR1BITS TIM2_CCR1bits absolute 0x40000034;

 typedef struct tagTIM2_CCR2BITS {
  union {
    struct {
      unsigned CCR2_L : 16;
      unsigned CCR2_H : 16;
    };
  };
} typeTIM2_CCR2BITS;
sfr volatile typeTIM2_CCR2BITS TIM2_CCR2bits absolute 0x40000038;

 typedef struct tagTIM2_CCR3BITS {
  union {
    struct {
      unsigned CCR3_L : 16;
      unsigned CCR3_H : 16;
    };
  };
} typeTIM2_CCR3BITS;
sfr volatile typeTIM2_CCR3BITS TIM2_CCR3bits absolute 0x4000003C;

 typedef struct tagTIM2_CCR4BITS {
  union {
    struct {
      unsigned CCR4_L : 16;
      unsigned CCR4_H : 16;
    };
  };
} typeTIM2_CCR4BITS;
sfr volatile typeTIM2_CCR4BITS TIM2_CCR4bits absolute 0x40000040;

 typedef struct tagTIM2_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM2_DCRBITS;
sfr volatile typeTIM2_DCRBITS TIM2_DCRbits absolute 0x40000048;

 typedef struct tagTIM2_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM2_DMARBITS;
sfr volatile typeTIM2_DMARBITS TIM2_DMARbits absolute 0x4000004C;

 typedef struct tagTIM2_ORBITS {
  union {
    struct {
      unsigned : 10;
      unsigned ITR1_RMP : 2;
      unsigned : 20;
    };
  };
} typeTIM2_ORBITS;
sfr volatile typeTIM2_ORBITS TIM2_ORbits absolute 0x40000050;

 typedef struct tagTIM3_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM3_CR1BITS;
sfr volatile typeTIM3_CR1BITS TIM3_CR1bits absolute 0x40000400;

 typedef struct tagTIM3_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM3_CR2BITS;
sfr volatile typeTIM3_CR2BITS TIM3_CR2bits absolute 0x40000404;

 typedef struct tagTIM3_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM3_SMCRBITS;
sfr volatile typeTIM3_SMCRBITS TIM3_SMCRbits absolute 0x40000408;

 typedef struct tagTIM3_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM3_DIERBITS;
sfr volatile typeTIM3_DIERBITS TIM3_DIERbits absolute 0x4000040C;

 typedef struct tagTIM3_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM3_SRBITS;
sfr volatile typeTIM3_SRBITS TIM3_SRbits absolute 0x40000410;

 typedef struct tagTIM3_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM3_EGRBITS;
sfr volatile typeTIM3_EGRBITS TIM3_EGRbits absolute 0x40000414;

 typedef struct tagTIM3_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR1_OutputBITS;
sfr volatile typeTIM3_CCMR1_OutputBITS TIM3_CCMR1_Outputbits absolute 0x40000418;

 typedef struct tagTIM3_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR1_InputBITS;
sfr volatile typeTIM3_CCMR1_InputBITS TIM3_CCMR1_Inputbits absolute 0x40000418;

 typedef struct tagTIM3_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR2_OutputBITS;
sfr volatile typeTIM3_CCMR2_OutputBITS TIM3_CCMR2_Outputbits absolute 0x4000041C;

 typedef struct tagTIM3_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM3_CCMR2_InputBITS;
sfr volatile typeTIM3_CCMR2_InputBITS TIM3_CCMR2_Inputbits absolute 0x4000041C;

 typedef struct tagTIM3_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM3_CCERBITS;
sfr volatile typeTIM3_CCERBITS TIM3_CCERbits absolute 0x40000420;

 typedef struct tagTIM3_CNTBITS {
  union {
    struct {
      unsigned CNT_L : 16;
      unsigned CNT_H : 16;
    };
  };
} typeTIM3_CNTBITS;
sfr volatile typeTIM3_CNTBITS TIM3_CNTbits absolute 0x40000424;

 typedef struct tagTIM3_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM3_PSCBITS;
sfr volatile typeTIM3_PSCBITS TIM3_PSCbits absolute 0x40000428;

 typedef struct tagTIM3_ARRBITS {
  union {
    struct {
      unsigned ARR_L : 16;
      unsigned ARR_H : 16;
    };
  };
} typeTIM3_ARRBITS;
sfr volatile typeTIM3_ARRBITS TIM3_ARRbits absolute 0x4000042C;

 typedef struct tagTIM3_CCR1BITS {
  union {
    struct {
      unsigned CCR1_L : 16;
      unsigned CCR1_H : 16;
    };
  };
} typeTIM3_CCR1BITS;
sfr volatile typeTIM3_CCR1BITS TIM3_CCR1bits absolute 0x40000434;

 typedef struct tagTIM3_CCR2BITS {
  union {
    struct {
      unsigned CCR2_L : 16;
      unsigned CCR2_H : 16;
    };
  };
} typeTIM3_CCR2BITS;
sfr volatile typeTIM3_CCR2BITS TIM3_CCR2bits absolute 0x40000438;

 typedef struct tagTIM3_CCR3BITS {
  union {
    struct {
      unsigned CCR3_L : 16;
      unsigned CCR3_H : 16;
    };
  };
} typeTIM3_CCR3BITS;
sfr volatile typeTIM3_CCR3BITS TIM3_CCR3bits absolute 0x4000043C;

 typedef struct tagTIM3_CCR4BITS {
  union {
    struct {
      unsigned CCR4_L : 16;
      unsigned CCR4_H : 16;
    };
  };
} typeTIM3_CCR4BITS;
sfr volatile typeTIM3_CCR4BITS TIM3_CCR4bits absolute 0x40000440;

 typedef struct tagTIM3_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM3_DCRBITS;
sfr volatile typeTIM3_DCRBITS TIM3_DCRbits absolute 0x40000448;

 typedef struct tagTIM3_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM3_DMARBITS;
sfr volatile typeTIM3_DMARBITS TIM3_DMARbits absolute 0x4000044C;

 typedef struct tagTIM4_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM4_CR1BITS;
sfr volatile typeTIM4_CR1BITS TIM4_CR1bits absolute 0x40000800;

 typedef struct tagTIM4_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM4_CR2BITS;
sfr volatile typeTIM4_CR2BITS TIM4_CR2bits absolute 0x40000804;

 typedef struct tagTIM4_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM4_SMCRBITS;
sfr volatile typeTIM4_SMCRBITS TIM4_SMCRbits absolute 0x40000808;

 typedef struct tagTIM4_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM4_DIERBITS;
sfr volatile typeTIM4_DIERBITS TIM4_DIERbits absolute 0x4000080C;

 typedef struct tagTIM4_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM4_SRBITS;
sfr volatile typeTIM4_SRBITS TIM4_SRbits absolute 0x40000810;

 typedef struct tagTIM4_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM4_EGRBITS;
sfr volatile typeTIM4_EGRBITS TIM4_EGRbits absolute 0x40000814;

 typedef struct tagTIM4_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR1_OutputBITS;
sfr volatile typeTIM4_CCMR1_OutputBITS TIM4_CCMR1_Outputbits absolute 0x40000818;

 typedef struct tagTIM4_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR1_InputBITS;
sfr volatile typeTIM4_CCMR1_InputBITS TIM4_CCMR1_Inputbits absolute 0x40000818;

 typedef struct tagTIM4_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR2_OutputBITS;
sfr volatile typeTIM4_CCMR2_OutputBITS TIM4_CCMR2_Outputbits absolute 0x4000081C;

 typedef struct tagTIM4_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM4_CCMR2_InputBITS;
sfr volatile typeTIM4_CCMR2_InputBITS TIM4_CCMR2_Inputbits absolute 0x4000081C;

 typedef struct tagTIM4_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM4_CCERBITS;
sfr volatile typeTIM4_CCERBITS TIM4_CCERbits absolute 0x40000820;

 typedef struct tagTIM4_CNTBITS {
  union {
    struct {
      unsigned CNT_L : 16;
      unsigned CNT_H : 16;
    };
  };
} typeTIM4_CNTBITS;
sfr volatile typeTIM4_CNTBITS TIM4_CNTbits absolute 0x40000824;

 typedef struct tagTIM4_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM4_PSCBITS;
sfr volatile typeTIM4_PSCBITS TIM4_PSCbits absolute 0x40000828;

 typedef struct tagTIM4_ARRBITS {
  union {
    struct {
      unsigned ARR_L : 16;
      unsigned ARR_H : 16;
    };
  };
} typeTIM4_ARRBITS;
sfr volatile typeTIM4_ARRBITS TIM4_ARRbits absolute 0x4000082C;

 typedef struct tagTIM4_CCR1BITS {
  union {
    struct {
      unsigned CCR1_L : 16;
      unsigned CCR1_H : 16;
    };
  };
} typeTIM4_CCR1BITS;
sfr volatile typeTIM4_CCR1BITS TIM4_CCR1bits absolute 0x40000834;

 typedef struct tagTIM4_CCR2BITS {
  union {
    struct {
      unsigned CCR2_L : 16;
      unsigned CCR2_H : 16;
    };
  };
} typeTIM4_CCR2BITS;
sfr volatile typeTIM4_CCR2BITS TIM4_CCR2bits absolute 0x40000838;

 typedef struct tagTIM4_CCR3BITS {
  union {
    struct {
      unsigned CCR3_L : 16;
      unsigned CCR3_H : 16;
    };
  };
} typeTIM4_CCR3BITS;
sfr volatile typeTIM4_CCR3BITS TIM4_CCR3bits absolute 0x4000083C;

 typedef struct tagTIM4_CCR4BITS {
  union {
    struct {
      unsigned CCR4_L : 16;
      unsigned CCR4_H : 16;
    };
  };
} typeTIM4_CCR4BITS;
sfr volatile typeTIM4_CCR4BITS TIM4_CCR4bits absolute 0x40000840;

 typedef struct tagTIM4_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM4_DCRBITS;
sfr volatile typeTIM4_DCRBITS TIM4_DCRbits absolute 0x40000848;

 typedef struct tagTIM4_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM4_DMARBITS;
sfr volatile typeTIM4_DMARBITS TIM4_DMARbits absolute 0x4000084C;

 typedef struct tagTIM5_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned DIR_ : 1;
      unsigned CMS : 2;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM5_CR1BITS;
sfr volatile typeTIM5_CR1BITS TIM5_CR1bits absolute 0x40000C00;

 typedef struct tagTIM5_CR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned CCDS : 1;
      unsigned MMS : 3;
      unsigned TI1S : 1;
      unsigned : 24;
    };
  };
} typeTIM5_CR2BITS;
sfr volatile typeTIM5_CR2BITS TIM5_CR2bits absolute 0x40000C04;

 typedef struct tagTIM5_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned ETF : 4;
      unsigned ETPS : 2;
      unsigned ECE : 1;
      unsigned ETP : 1;
      unsigned : 16;
    };
  };
} typeTIM5_SMCRBITS;
sfr volatile typeTIM5_SMCRBITS TIM5_SMCRbits absolute 0x40000C08;

 typedef struct tagTIM5_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned CC3IE : 1;
      unsigned CC4IE : 1;
      unsigned : 1;
      unsigned TIE : 1;
      unsigned : 1;
      unsigned UDE : 1;
      unsigned CC1DE : 1;
      unsigned CC2DE : 1;
      unsigned CC3DE : 1;
      unsigned CC4DE : 1;
      unsigned : 1;
      unsigned TDE : 1;
      unsigned : 17;
    };
  };
} typeTIM5_DIERBITS;
sfr volatile typeTIM5_DIERBITS TIM5_DIERbits absolute 0x40000C0C;

 typedef struct tagTIM5_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned CC3IF : 1;
      unsigned CC4IF : 1;
      unsigned : 1;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned CC3OF : 1;
      unsigned CC4OF : 1;
      unsigned : 19;
    };
  };
} typeTIM5_SRBITS;
sfr volatile typeTIM5_SRBITS TIM5_SRbits absolute 0x40000C10;

 typedef struct tagTIM5_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned CC3G : 1;
      unsigned CC4G : 1;
      unsigned : 1;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM5_EGRBITS;
sfr volatile typeTIM5_EGRBITS TIM5_EGRbits absolute 0x40000C14;

 typedef struct tagTIM5_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned OC1CE : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned OC2CE : 1;
      unsigned : 16;
    };
  };
} typeTIM5_CCMR1_OutputBITS;
sfr volatile typeTIM5_CCMR1_OutputBITS TIM5_CCMR1_Outputbits absolute 0x40000C18;

 typedef struct tagTIM5_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 4;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM5_CCMR1_InputBITS;
sfr volatile typeTIM5_CCMR1_InputBITS TIM5_CCMR1_Inputbits absolute 0x40000C18;

 typedef struct tagTIM5_CCMR2_OutputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned OC3FE : 1;
      unsigned OC3PE : 1;
      unsigned OC3M : 3;
      unsigned OC3CE : 1;
      unsigned CC4S : 2;
      unsigned OC4FE : 1;
      unsigned OC4PE : 1;
      unsigned OC4M : 3;
      unsigned O24CE : 1;
      unsigned : 16;
    };
  };
} typeTIM5_CCMR2_OutputBITS;
sfr volatile typeTIM5_CCMR2_OutputBITS TIM5_CCMR2_Outputbits absolute 0x40000C1C;

 typedef struct tagTIM5_CCMR2_InputBITS {
  union {
    struct {
      unsigned CC3S : 2;
      unsigned IC3PSC : 2;
      unsigned IC3F : 4;
      unsigned CC4S : 2;
      unsigned IC4PSC : 2;
      unsigned IC4F : 4;
      unsigned : 16;
    };
  };
} typeTIM5_CCMR2_InputBITS;
sfr volatile typeTIM5_CCMR2_InputBITS TIM5_CCMR2_Inputbits absolute 0x40000C1C;

 typedef struct tagTIM5_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned CC3E : 1;
      unsigned CC3P : 1;
      unsigned : 1;
      unsigned CC3NP : 1;
      unsigned CC4E : 1;
      unsigned CC4P : 1;
      unsigned : 1;
      unsigned CC4NP : 1;
      unsigned : 16;
    };
  };
} typeTIM5_CCERBITS;
sfr volatile typeTIM5_CCERBITS TIM5_CCERbits absolute 0x40000C20;

 typedef struct tagTIM5_CNTBITS {
  union {
    struct {
      unsigned CNT_L : 16;
      unsigned CNT_H : 16;
    };
  };
} typeTIM5_CNTBITS;
sfr volatile typeTIM5_CNTBITS TIM5_CNTbits absolute 0x40000C24;

 typedef struct tagTIM5_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM5_PSCBITS;
sfr volatile typeTIM5_PSCBITS TIM5_PSCbits absolute 0x40000C28;

 typedef struct tagTIM5_ARRBITS {
  union {
    struct {
      unsigned ARR_L : 16;
      unsigned ARR_H : 16;
    };
  };
} typeTIM5_ARRBITS;
sfr volatile typeTIM5_ARRBITS TIM5_ARRbits absolute 0x40000C2C;

 typedef struct tagTIM5_CCR1BITS {
  union {
    struct {
      unsigned CCR1_L : 16;
      unsigned CCR1_H : 16;
    };
  };
} typeTIM5_CCR1BITS;
sfr volatile typeTIM5_CCR1BITS TIM5_CCR1bits absolute 0x40000C34;

 typedef struct tagTIM5_CCR2BITS {
  union {
    struct {
      unsigned CCR2_L : 16;
      unsigned CCR2_H : 16;
    };
  };
} typeTIM5_CCR2BITS;
sfr volatile typeTIM5_CCR2BITS TIM5_CCR2bits absolute 0x40000C38;

 typedef struct tagTIM5_CCR3BITS {
  union {
    struct {
      unsigned CCR3_L : 16;
      unsigned CCR3_H : 16;
    };
  };
} typeTIM5_CCR3BITS;
sfr volatile typeTIM5_CCR3BITS TIM5_CCR3bits absolute 0x40000C3C;

 typedef struct tagTIM5_CCR4BITS {
  union {
    struct {
      unsigned CCR4_L : 16;
      unsigned CCR4_H : 16;
    };
  };
} typeTIM5_CCR4BITS;
sfr volatile typeTIM5_CCR4BITS TIM5_CCR4bits absolute 0x40000C40;

 typedef struct tagTIM5_DCRBITS {
  union {
    struct {
      unsigned DBA : 5;
      unsigned : 3;
      unsigned DBL : 5;
      unsigned : 19;
    };
  };
} typeTIM5_DCRBITS;
sfr volatile typeTIM5_DCRBITS TIM5_DCRbits absolute 0x40000C48;

 typedef struct tagTIM5_DMARBITS {
  union {
    struct {
      unsigned DMAB : 16;
      unsigned : 16;
    };
  };
} typeTIM5_DMARBITS;
sfr volatile typeTIM5_DMARBITS TIM5_DMARbits absolute 0x40000C4C;

 typedef struct tagTIM5_ORBITS {
  union {
    struct {
      unsigned : 6;
      unsigned IT4_RMP : 2;
      unsigned : 24;
    };
  };
} typeTIM5_ORBITS;
sfr volatile typeTIM5_ORBITS TIM5_ORbits absolute 0x40000C50;

 typedef struct tagTIM9_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM9_CR1BITS;
sfr volatile typeTIM9_CR1BITS TIM9_CR1bits absolute 0x40014000;

 typedef struct tagTIM9_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned MMS : 3;
      unsigned : 25;
    };
  };
} typeTIM9_CR2BITS;
sfr volatile typeTIM9_CR2BITS TIM9_CR2bits absolute 0x40014004;

 typedef struct tagTIM9_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned : 24;
    };
  };
} typeTIM9_SMCRBITS;
sfr volatile typeTIM9_SMCRBITS TIM9_SMCRbits absolute 0x40014008;

 typedef struct tagTIM9_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned : 3;
      unsigned TIE : 1;
      unsigned : 25;
    };
  };
} typeTIM9_DIERBITS;
sfr volatile typeTIM9_DIERBITS TIM9_DIERbits absolute 0x4001400C;

 typedef struct tagTIM9_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned : 3;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned : 21;
    };
  };
} typeTIM9_SRBITS;
sfr volatile typeTIM9_SRBITS TIM9_SRbits absolute 0x40014010;

 typedef struct tagTIM9_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned : 3;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM9_EGRBITS;
sfr volatile typeTIM9_EGRBITS TIM9_EGRbits absolute 0x40014014;

 typedef struct tagTIM9_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned : 17;
    };
  };
} typeTIM9_CCMR1_OutputBITS;
sfr volatile typeTIM9_CCMR1_OutputBITS TIM9_CCMR1_Outputbits absolute 0x40014018;

 typedef struct tagTIM9_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned ICPCS : 2;
      unsigned IC1F : 3;
      unsigned : 1;
      unsigned CC2S : 2;
      unsigned IC2PCS : 2;
      unsigned IC2F : 3;
      unsigned : 17;
    };
  };
} typeTIM9_CCMR1_InputBITS;
sfr volatile typeTIM9_CCMR1_InputBITS TIM9_CCMR1_Inputbits absolute 0x40014018;

 typedef struct tagTIM9_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned : 24;
    };
  };
} typeTIM9_CCERBITS;
sfr volatile typeTIM9_CCERBITS TIM9_CCERbits absolute 0x40014020;

 typedef struct tagTIM9_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM9_CNTBITS;
sfr volatile typeTIM9_CNTBITS TIM9_CNTbits absolute 0x40014024;

 typedef struct tagTIM9_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM9_PSCBITS;
sfr volatile typeTIM9_PSCBITS TIM9_PSCbits absolute 0x40014028;

 typedef struct tagTIM9_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM9_ARRBITS;
sfr volatile typeTIM9_ARRBITS TIM9_ARRbits absolute 0x4001402C;

 typedef struct tagTIM9_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM9_CCR1BITS;
sfr volatile typeTIM9_CCR1BITS TIM9_CCR1bits absolute 0x40014034;

 typedef struct tagTIM9_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM9_CCR2BITS;
sfr volatile typeTIM9_CCR2BITS TIM9_CCR2bits absolute 0x40014038;

 typedef struct tagUSART1_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUSART1_SRBITS;
sfr volatile typeUSART1_SRBITS USART1_SRbits absolute 0x40011000;

 typedef struct tagUSART1_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUSART1_DRBITS;
sfr volatile typeUSART1_DRBITS USART1_DRbits absolute 0x40011004;

 typedef struct tagUSART1_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART1_BRRBITS;
sfr volatile typeUSART1_BRRBITS USART1_BRRbits absolute 0x40011008;

 typedef struct tagUSART1_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUSART1_CR1BITS;
sfr volatile typeUSART1_CR1BITS USART1_CR1bits absolute 0x4001100C;

 typedef struct tagUSART1_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUSART1_CR2BITS;
sfr volatile typeUSART1_CR2BITS USART1_CR2bits absolute 0x40011010;

 typedef struct tagUSART1_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUSART1_CR3BITS;
sfr volatile typeUSART1_CR3BITS USART1_CR3bits absolute 0x40011014;

 typedef struct tagUSART1_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART1_GTPRBITS;
sfr volatile typeUSART1_GTPRBITS USART1_GTPRbits absolute 0x40011018;

 typedef struct tagUSART2_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUSART2_SRBITS;
sfr volatile typeUSART2_SRBITS USART2_SRbits absolute 0x40004400;

 typedef struct tagUSART2_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUSART2_DRBITS;
sfr volatile typeUSART2_DRBITS USART2_DRbits absolute 0x40004404;

 typedef struct tagUSART2_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART2_BRRBITS;
sfr volatile typeUSART2_BRRBITS USART2_BRRbits absolute 0x40004408;

 typedef struct tagUSART2_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUSART2_CR1BITS;
sfr volatile typeUSART2_CR1BITS USART2_CR1bits absolute 0x4000440C;

 typedef struct tagUSART2_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUSART2_CR2BITS;
sfr volatile typeUSART2_CR2BITS USART2_CR2bits absolute 0x40004410;

 typedef struct tagUSART2_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUSART2_CR3BITS;
sfr volatile typeUSART2_CR3BITS USART2_CR3bits absolute 0x40004414;

 typedef struct tagUSART2_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART2_GTPRBITS;
sfr volatile typeUSART2_GTPRBITS USART2_GTPRbits absolute 0x40004418;

 typedef struct tagUSART6_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUSART6_SRBITS;
sfr volatile typeUSART6_SRBITS USART6_SRbits absolute 0x40011400;

 typedef struct tagUSART6_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUSART6_DRBITS;
sfr volatile typeUSART6_DRBITS USART6_DRbits absolute 0x40011404;

 typedef struct tagUSART6_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART6_BRRBITS;
sfr volatile typeUSART6_BRRBITS USART6_BRRbits absolute 0x40011408;

 typedef struct tagUSART6_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUSART6_CR1BITS;
sfr volatile typeUSART6_CR1BITS USART6_CR1bits absolute 0x4001140C;

 typedef struct tagUSART6_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUSART6_CR2BITS;
sfr volatile typeUSART6_CR2BITS USART6_CR2bits absolute 0x40011410;

 typedef struct tagUSART6_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUSART6_CR3BITS;
sfr volatile typeUSART6_CR3BITS USART6_CR3bits absolute 0x40011414;

 typedef struct tagUSART6_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART6_GTPRBITS;
sfr volatile typeUSART6_GTPRBITS USART6_GTPRbits absolute 0x40011418;

 typedef struct tagUSART3_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUSART3_SRBITS;
sfr volatile typeUSART3_SRBITS USART3_SRbits absolute 0x40004800;

 typedef struct tagUSART3_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUSART3_DRBITS;
sfr volatile typeUSART3_DRBITS USART3_DRbits absolute 0x40004804;

 typedef struct tagUSART3_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUSART3_BRRBITS;
sfr volatile typeUSART3_BRRBITS USART3_BRRbits absolute 0x40004808;

 typedef struct tagUSART3_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUSART3_CR1BITS;
sfr volatile typeUSART3_CR1BITS USART3_CR1bits absolute 0x4000480C;

 typedef struct tagUSART3_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUSART3_CR2BITS;
sfr volatile typeUSART3_CR2BITS USART3_CR2bits absolute 0x40004810;

 typedef struct tagUSART3_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUSART3_CR3BITS;
sfr volatile typeUSART3_CR3BITS USART3_CR3bits absolute 0x40004814;

 typedef struct tagUSART3_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUSART3_GTPRBITS;
sfr volatile typeUSART3_GTPRBITS USART3_GTPRbits absolute 0x40004818;

 typedef struct tagUART4_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART4_SRBITS;
sfr volatile typeUART4_SRBITS UART4_SRbits absolute 0x40004C00;

 typedef struct tagUART4_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART4_DRBITS;
sfr volatile typeUART4_DRBITS UART4_DRbits absolute 0x40004C04;

 typedef struct tagUART4_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART4_BRRBITS;
sfr volatile typeUART4_BRRBITS UART4_BRRbits absolute 0x40004C08;

 typedef struct tagUART4_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART4_CR1BITS;
sfr volatile typeUART4_CR1BITS UART4_CR1bits absolute 0x40004C0C;

 typedef struct tagUART4_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART4_CR2BITS;
sfr volatile typeUART4_CR2BITS UART4_CR2bits absolute 0x40004C10;

 typedef struct tagUART4_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART4_CR3BITS;
sfr volatile typeUART4_CR3BITS UART4_CR3bits absolute 0x40004C14;

 typedef struct tagUART4_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART4_GTPRBITS;
sfr volatile typeUART4_GTPRBITS UART4_GTPRbits absolute 0x40004C18;

 typedef struct tagUART5_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART5_SRBITS;
sfr volatile typeUART5_SRBITS UART5_SRbits absolute 0x40005000;

 typedef struct tagUART5_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART5_DRBITS;
sfr volatile typeUART5_DRBITS UART5_DRbits absolute 0x40005004;

 typedef struct tagUART5_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART5_BRRBITS;
sfr volatile typeUART5_BRRBITS UART5_BRRbits absolute 0x40005008;

 typedef struct tagUART5_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART5_CR1BITS;
sfr volatile typeUART5_CR1BITS UART5_CR1bits absolute 0x4000500C;

 typedef struct tagUART5_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART5_CR2BITS;
sfr volatile typeUART5_CR2BITS UART5_CR2bits absolute 0x40005010;

 typedef struct tagUART5_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART5_CR3BITS;
sfr volatile typeUART5_CR3BITS UART5_CR3bits absolute 0x40005014;

 typedef struct tagUART5_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART5_GTPRBITS;
sfr volatile typeUART5_GTPRBITS UART5_GTPRbits absolute 0x40005018;

 typedef struct tagUART7_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART7_SRBITS;
sfr volatile typeUART7_SRBITS UART7_SRbits absolute 0x40007800;

 typedef struct tagUART7_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART7_DRBITS;
sfr volatile typeUART7_DRBITS UART7_DRbits absolute 0x40007804;

 typedef struct tagUART7_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART7_BRRBITS;
sfr volatile typeUART7_BRRBITS UART7_BRRbits absolute 0x40007808;

 typedef struct tagUART7_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART7_CR1BITS;
sfr volatile typeUART7_CR1BITS UART7_CR1bits absolute 0x4000780C;

 typedef struct tagUART7_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART7_CR2BITS;
sfr volatile typeUART7_CR2BITS UART7_CR2bits absolute 0x40007810;

 typedef struct tagUART7_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART7_CR3BITS;
sfr volatile typeUART7_CR3BITS UART7_CR3bits absolute 0x40007814;

 typedef struct tagUART7_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART7_GTPRBITS;
sfr volatile typeUART7_GTPRBITS UART7_GTPRbits absolute 0x40007818;

 typedef struct tagUART8_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART8_SRBITS;
sfr volatile typeUART8_SRBITS UART8_SRbits absolute 0x40007C00;

 typedef struct tagUART8_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART8_DRBITS;
sfr volatile typeUART8_DRBITS UART8_DRbits absolute 0x40007C04;

 typedef struct tagUART8_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART8_BRRBITS;
sfr volatile typeUART8_BRRBITS UART8_BRRbits absolute 0x40007C08;

 typedef struct tagUART8_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART8_CR1BITS;
sfr volatile typeUART8_CR1BITS UART8_CR1bits absolute 0x40007C0C;

 typedef struct tagUART8_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART8_CR2BITS;
sfr volatile typeUART8_CR2BITS UART8_CR2bits absolute 0x40007C10;

 typedef struct tagUART8_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART8_CR3BITS;
sfr volatile typeUART8_CR3BITS UART8_CR3bits absolute 0x40007C14;

 typedef struct tagUART8_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART8_GTPRBITS;
sfr volatile typeUART8_GTPRBITS UART8_GTPRbits absolute 0x40007C18;

 typedef struct tagUART9_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART9_SRBITS;
sfr volatile typeUART9_SRBITS UART9_SRbits absolute 0x40011800;

 typedef struct tagUART9_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART9_DRBITS;
sfr volatile typeUART9_DRBITS UART9_DRbits absolute 0x40011804;

 typedef struct tagUART9_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART9_BRRBITS;
sfr volatile typeUART9_BRRBITS UART9_BRRbits absolute 0x40011808;

 typedef struct tagUART9_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART9_CR1BITS;
sfr volatile typeUART9_CR1BITS UART9_CR1bits absolute 0x4001180C;

 typedef struct tagUART9_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART9_CR2BITS;
sfr volatile typeUART9_CR2BITS UART9_CR2bits absolute 0x40011810;

 typedef struct tagUART9_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART9_CR3BITS;
sfr volatile typeUART9_CR3BITS UART9_CR3bits absolute 0x40011814;

 typedef struct tagUART9_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART9_GTPRBITS;
sfr volatile typeUART9_GTPRBITS UART9_GTPRbits absolute 0x40011818;

 typedef struct tagUART10_SRBITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned FE : 1;
      unsigned NF : 1;
      unsigned ORE : 1;
      unsigned IDLE : 1;
      unsigned RXNE : 1;
      unsigned TC : 1;
      unsigned TXE : 1;
      unsigned LBD : 1;
      unsigned CTS : 1;
      unsigned : 22;
    };
  };
} typeUART10_SRBITS;
sfr volatile typeUART10_SRBITS UART10_SRbits absolute 0x40011C00;

 typedef struct tagUART10_DRBITS {
  union {
    struct {
      unsigned DR : 9;
      unsigned : 23;
    };
  };
} typeUART10_DRBITS;
sfr volatile typeUART10_DRBITS UART10_DRbits absolute 0x40011C04;

 typedef struct tagUART10_BRRBITS {
  union {
    struct {
      unsigned DIV_Fraction : 4;
      unsigned DIV_Mantissa : 12;
      unsigned : 16;
    };
  };
} typeUART10_BRRBITS;
sfr volatile typeUART10_BRRBITS UART10_BRRbits absolute 0x40011C08;

 typedef struct tagUART10_CR1BITS {
  union {
    struct {
      unsigned SBK : 1;
      unsigned RWU : 1;
      unsigned RE : 1;
      unsigned TE : 1;
      unsigned IDLEIE : 1;
      unsigned RXNEIE : 1;
      unsigned TCIE : 1;
      unsigned TXEIE : 1;
      unsigned PEIE : 1;
      unsigned PS : 1;
      unsigned PCE : 1;
      unsigned WAKE : 1;
      unsigned M : 1;
      unsigned UE : 1;
      unsigned : 1;
      unsigned OVER8 : 1;
      unsigned : 16;
    };
  };
} typeUART10_CR1BITS;
sfr volatile typeUART10_CR1BITS UART10_CR1bits absolute 0x40011C0C;

 typedef struct tagUART10_CR2BITS {
  union {
    struct {
      unsigned ADD : 4;
      unsigned : 1;
      unsigned LBDL : 1;
      unsigned LBDIE : 1;
      unsigned : 1;
      unsigned LBCL : 1;
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned CLKEN : 1;
      unsigned STOP : 2;
      unsigned LINEN : 1;
      unsigned : 17;
    };
  };
} typeUART10_CR2BITS;
sfr volatile typeUART10_CR2BITS UART10_CR2bits absolute 0x40011C10;

 typedef struct tagUART10_CR3BITS {
  union {
    struct {
      unsigned EIE : 1;
      unsigned IREN : 1;
      unsigned IRLP : 1;
      unsigned HDSEL : 1;
      unsigned NACK : 1;
      unsigned SCEN : 1;
      unsigned DMAR : 1;
      unsigned DMAT : 1;
      unsigned RTSE : 1;
      unsigned CTSE : 1;
      unsigned CTSIE : 1;
      unsigned ONEBIT : 1;
      unsigned : 20;
    };
  };
} typeUART10_CR3BITS;
sfr volatile typeUART10_CR3BITS UART10_CR3bits absolute 0x40011C14;

 typedef struct tagUART10_GTPRBITS {
  union {
    struct {
      unsigned PSC : 8;
      unsigned GT : 8;
      unsigned : 16;
    };
  };
} typeUART10_GTPRBITS;
sfr volatile typeUART10_GTPRBITS UART10_GTPRbits absolute 0x40011C18;

 typedef struct tagWWDG_CRBITS {
  union {
    struct {
      unsigned T : 7;
      unsigned WDGA : 1;
      unsigned : 24;
    };
  };
} typeWWDG_CRBITS;
sfr volatile typeWWDG_CRBITS WWDG_CRbits absolute 0x40002C00;

 typedef struct tagWWDG_CFRBITS {
  union {
    struct {
      unsigned W : 7;
      unsigned WDGTB0 : 1;
      unsigned WDGTB1 : 1;
      unsigned EWI : 1;
      unsigned : 22;
    };
  };
} typeWWDG_CFRBITS;
sfr volatile typeWWDG_CFRBITS WWDG_CFRbits absolute 0x40002C04;

 typedef struct tagWWDG_SRBITS {
  union {
    struct {
      unsigned EWIF : 1;
      unsigned : 31;
    };
  };
} typeWWDG_SRBITS;
sfr volatile typeWWDG_SRBITS WWDG_SRbits absolute 0x40002C08;

 typedef struct tagADC_CSRBITS {
  union {
    struct {
      unsigned AWD1 : 1;
      unsigned EOC1 : 1;
      unsigned JEOC1 : 1;
      unsigned JSTRT1 : 1;
      unsigned STRT1 : 1;
      unsigned OVR1 : 1;
      unsigned : 2;
      unsigned AWD2 : 1;
      unsigned EOC2 : 1;
      unsigned JEOC2 : 1;
      unsigned JSTRT2 : 1;
      unsigned STRT2 : 1;
      unsigned OVR2 : 1;
      unsigned : 2;
      unsigned AWD3 : 1;
      unsigned EOC3 : 1;
      unsigned JEOC3 : 1;
      unsigned JSTRT3 : 1;
      unsigned STRT3 : 1;
      unsigned OVR3 : 1;
      unsigned : 10;
    };
  };
} typeADC_CSRBITS;
sfr volatile typeADC_CSRBITS ADC_CSRbits absolute 0x40012300;

 typedef struct tagADC_CCRBITS {
  union {
    struct {
      unsigned MULT : 5;
      unsigned : 3;
      unsigned DELAY : 4;
      unsigned : 1;
      unsigned DDS : 1;
      unsigned DMA : 2;
      unsigned ADCPRE : 2;
      unsigned : 4;
      unsigned VBATE : 1;
      unsigned TSVREFE : 1;
      unsigned : 8;
    };
  };
} typeADC_CCRBITS;
sfr volatile typeADC_CCRBITS ADC_CCRbits absolute 0x40012304;

 typedef struct tagDMA2_LISRBITS {
  union {
    struct {
      unsigned FEIF0 : 1;
      unsigned : 1;
      unsigned DMEIF0 : 1;
      unsigned TEIF0 : 1;
      unsigned HTIF0 : 1;
      unsigned TCIF0 : 1;
      unsigned FEIF1 : 1;
      unsigned : 1;
      unsigned DMEIF1 : 1;
      unsigned TEIF1 : 1;
      unsigned HTIF1 : 1;
      unsigned TCIF1 : 1;
      unsigned : 4;
      unsigned FEIF2 : 1;
      unsigned : 1;
      unsigned DMEIF2 : 1;
      unsigned TEIF2 : 1;
      unsigned HTIF2 : 1;
      unsigned TCIF2 : 1;
      unsigned FEIF3 : 1;
      unsigned : 1;
      unsigned DMEIF3 : 1;
      unsigned TEIF3 : 1;
      unsigned HTIF3 : 1;
      unsigned TCIF3 : 1;
      unsigned : 4;
    };
  };
} typeDMA2_LISRBITS;
sfr volatile typeDMA2_LISRBITS DMA2_LISRbits absolute 0x40026400;

 typedef struct tagDMA2_HISRBITS {
  union {
    struct {
      unsigned FEIF4 : 1;
      unsigned : 1;
      unsigned DMEIF4 : 1;
      unsigned TEIF4 : 1;
      unsigned HTIF4 : 1;
      unsigned TCIF4 : 1;
      unsigned FEIF5 : 1;
      unsigned : 1;
      unsigned DMEIF5 : 1;
      unsigned TEIF5 : 1;
      unsigned HTIF5 : 1;
      unsigned TCIF5 : 1;
      unsigned : 4;
      unsigned FEIF6 : 1;
      unsigned : 1;
      unsigned DMEIF6 : 1;
      unsigned TEIF6 : 1;
      unsigned HTIF6 : 1;
      unsigned TCIF6 : 1;
      unsigned FEIF7 : 1;
      unsigned : 1;
      unsigned DMEIF7 : 1;
      unsigned TEIF7 : 1;
      unsigned HTIF7 : 1;
      unsigned TCIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA2_HISRBITS;
sfr volatile typeDMA2_HISRBITS DMA2_HISRbits absolute 0x40026404;

 typedef struct tagDMA2_LIFCRBITS {
  union {
    struct {
      unsigned CFEIF0 : 1;
      unsigned : 1;
      unsigned CDMEIF0 : 1;
      unsigned CTEIF0 : 1;
      unsigned CHTIF0 : 1;
      unsigned CTCIF0 : 1;
      unsigned CFEIF1 : 1;
      unsigned : 1;
      unsigned CDMEIF1 : 1;
      unsigned CTEIF1 : 1;
      unsigned CHTIF1 : 1;
      unsigned CTCIF1 : 1;
      unsigned : 4;
      unsigned CFEIF2 : 1;
      unsigned : 1;
      unsigned CDMEIF2 : 1;
      unsigned CTEIF2 : 1;
      unsigned CHTIF2 : 1;
      unsigned CTCIF2 : 1;
      unsigned CFEIF3 : 1;
      unsigned : 1;
      unsigned CDMEIF3 : 1;
      unsigned CTEIF3 : 1;
      unsigned CHTIF3 : 1;
      unsigned CTCIF3 : 1;
      unsigned : 4;
    };
  };
} typeDMA2_LIFCRBITS;
sfr volatile typeDMA2_LIFCRBITS DMA2_LIFCRbits absolute 0x40026408;

 typedef struct tagDMA2_HIFCRBITS {
  union {
    struct {
      unsigned CFEIF4 : 1;
      unsigned : 1;
      unsigned CDMEIF4 : 1;
      unsigned CTEIF4 : 1;
      unsigned CHTIF4 : 1;
      unsigned CTCIF4 : 1;
      unsigned CFEIF5 : 1;
      unsigned : 1;
      unsigned CDMEIF5 : 1;
      unsigned CTEIF5 : 1;
      unsigned CHTIF5 : 1;
      unsigned CTCIF5 : 1;
      unsigned : 4;
      unsigned CFEIF6 : 1;
      unsigned : 1;
      unsigned CDMEIF6 : 1;
      unsigned CTEIF6 : 1;
      unsigned CHTIF6 : 1;
      unsigned CTCIF6 : 1;
      unsigned CFEIF7 : 1;
      unsigned : 1;
      unsigned CDMEIF7 : 1;
      unsigned CTEIF7 : 1;
      unsigned CHTIF7 : 1;
      unsigned CTCIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA2_HIFCRBITS;
sfr volatile typeDMA2_HIFCRBITS DMA2_HIFCRbits absolute 0x4002640C;

 typedef struct tagDMA2_S0CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S0CRBITS;
sfr volatile typeDMA2_S0CRBITS DMA2_S0CRbits absolute 0x40026410;

 typedef struct tagDMA2_S0NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S0NDTRBITS;
sfr volatile typeDMA2_S0NDTRBITS DMA2_S0NDTRbits absolute 0x40026414;

 typedef struct tagDMA2_S0PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S0PARBITS;
sfr volatile typeDMA2_S0PARBITS DMA2_S0PARbits absolute 0x40026418;

 typedef struct tagDMA2_S0M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S0M0ARBITS;
sfr volatile typeDMA2_S0M0ARBITS DMA2_S0M0ARbits absolute 0x4002641C;

 typedef struct tagDMA2_S0M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S0M1ARBITS;
sfr volatile typeDMA2_S0M1ARBITS DMA2_S0M1ARbits absolute 0x40026420;

 typedef struct tagDMA2_S0FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S0FCRBITS;
sfr volatile typeDMA2_S0FCRBITS DMA2_S0FCRbits absolute 0x40026424;

 typedef struct tagDMA2_S1CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S1CRBITS;
sfr volatile typeDMA2_S1CRBITS DMA2_S1CRbits absolute 0x40026428;

 typedef struct tagDMA2_S1NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S1NDTRBITS;
sfr volatile typeDMA2_S1NDTRBITS DMA2_S1NDTRbits absolute 0x4002642C;

 typedef struct tagDMA2_S1PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S1PARBITS;
sfr volatile typeDMA2_S1PARBITS DMA2_S1PARbits absolute 0x40026430;

 typedef struct tagDMA2_S1M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S1M0ARBITS;
sfr volatile typeDMA2_S1M0ARBITS DMA2_S1M0ARbits absolute 0x40026434;

 typedef struct tagDMA2_S1M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S1M1ARBITS;
sfr volatile typeDMA2_S1M1ARBITS DMA2_S1M1ARbits absolute 0x40026438;

 typedef struct tagDMA2_S1FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S1FCRBITS;
sfr volatile typeDMA2_S1FCRBITS DMA2_S1FCRbits absolute 0x4002643C;

 typedef struct tagDMA2_S2CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S2CRBITS;
sfr volatile typeDMA2_S2CRBITS DMA2_S2CRbits absolute 0x40026440;

 typedef struct tagDMA2_S2NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S2NDTRBITS;
sfr volatile typeDMA2_S2NDTRBITS DMA2_S2NDTRbits absolute 0x40026444;

 typedef struct tagDMA2_S2PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S2PARBITS;
sfr volatile typeDMA2_S2PARBITS DMA2_S2PARbits absolute 0x40026448;

 typedef struct tagDMA2_S2M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S2M0ARBITS;
sfr volatile typeDMA2_S2M0ARBITS DMA2_S2M0ARbits absolute 0x4002644C;

 typedef struct tagDMA2_S2M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S2M1ARBITS;
sfr volatile typeDMA2_S2M1ARBITS DMA2_S2M1ARbits absolute 0x40026450;

 typedef struct tagDMA2_S2FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S2FCRBITS;
sfr volatile typeDMA2_S2FCRBITS DMA2_S2FCRbits absolute 0x40026454;

 typedef struct tagDMA2_S3CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S3CRBITS;
sfr volatile typeDMA2_S3CRBITS DMA2_S3CRbits absolute 0x40026458;

 typedef struct tagDMA2_S3NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S3NDTRBITS;
sfr volatile typeDMA2_S3NDTRBITS DMA2_S3NDTRbits absolute 0x4002645C;

 typedef struct tagDMA2_S3PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S3PARBITS;
sfr volatile typeDMA2_S3PARBITS DMA2_S3PARbits absolute 0x40026460;

 typedef struct tagDMA2_S3M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S3M0ARBITS;
sfr volatile typeDMA2_S3M0ARBITS DMA2_S3M0ARbits absolute 0x40026464;

 typedef struct tagDMA2_S3M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S3M1ARBITS;
sfr volatile typeDMA2_S3M1ARBITS DMA2_S3M1ARbits absolute 0x40026468;

 typedef struct tagDMA2_S3FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S3FCRBITS;
sfr volatile typeDMA2_S3FCRBITS DMA2_S3FCRbits absolute 0x4002646C;

 typedef struct tagDMA2_S4CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S4CRBITS;
sfr volatile typeDMA2_S4CRBITS DMA2_S4CRbits absolute 0x40026470;

 typedef struct tagDMA2_S4NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S4NDTRBITS;
sfr volatile typeDMA2_S4NDTRBITS DMA2_S4NDTRbits absolute 0x40026474;

 typedef struct tagDMA2_S4PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S4PARBITS;
sfr volatile typeDMA2_S4PARBITS DMA2_S4PARbits absolute 0x40026478;

 typedef struct tagDMA2_S4M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S4M0ARBITS;
sfr volatile typeDMA2_S4M0ARBITS DMA2_S4M0ARbits absolute 0x4002647C;

 typedef struct tagDMA2_S4M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S4M1ARBITS;
sfr volatile typeDMA2_S4M1ARBITS DMA2_S4M1ARbits absolute 0x40026480;

 typedef struct tagDMA2_S4FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S4FCRBITS;
sfr volatile typeDMA2_S4FCRBITS DMA2_S4FCRbits absolute 0x40026484;

 typedef struct tagDMA2_S5CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S5CRBITS;
sfr volatile typeDMA2_S5CRBITS DMA2_S5CRbits absolute 0x40026488;

 typedef struct tagDMA2_S5NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S5NDTRBITS;
sfr volatile typeDMA2_S5NDTRBITS DMA2_S5NDTRbits absolute 0x4002648C;

 typedef struct tagDMA2_S5PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S5PARBITS;
sfr volatile typeDMA2_S5PARBITS DMA2_S5PARbits absolute 0x40026490;

 typedef struct tagDMA2_S5M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S5M0ARBITS;
sfr volatile typeDMA2_S5M0ARBITS DMA2_S5M0ARbits absolute 0x40026494;

 typedef struct tagDMA2_S5M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S5M1ARBITS;
sfr volatile typeDMA2_S5M1ARBITS DMA2_S5M1ARbits absolute 0x40026498;

 typedef struct tagDMA2_S5FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S5FCRBITS;
sfr volatile typeDMA2_S5FCRBITS DMA2_S5FCRbits absolute 0x4002649C;

 typedef struct tagDMA2_S6CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S6CRBITS;
sfr volatile typeDMA2_S6CRBITS DMA2_S6CRbits absolute 0x400264A0;

 typedef struct tagDMA2_S6NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S6NDTRBITS;
sfr volatile typeDMA2_S6NDTRBITS DMA2_S6NDTRbits absolute 0x400264A4;

 typedef struct tagDMA2_S6PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S6PARBITS;
sfr volatile typeDMA2_S6PARBITS DMA2_S6PARbits absolute 0x400264A8;

 typedef struct tagDMA2_S6M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S6M0ARBITS;
sfr volatile typeDMA2_S6M0ARBITS DMA2_S6M0ARbits absolute 0x400264AC;

 typedef struct tagDMA2_S6M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S6M1ARBITS;
sfr volatile typeDMA2_S6M1ARBITS DMA2_S6M1ARbits absolute 0x400264B0;

 typedef struct tagDMA2_S6FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S6FCRBITS;
sfr volatile typeDMA2_S6FCRBITS DMA2_S6FCRbits absolute 0x400264B4;

 typedef struct tagDMA2_S7CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA2_S7CRBITS;
sfr volatile typeDMA2_S7CRBITS DMA2_S7CRbits absolute 0x400264B8;

 typedef struct tagDMA2_S7NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA2_S7NDTRBITS;
sfr volatile typeDMA2_S7NDTRBITS DMA2_S7NDTRbits absolute 0x400264BC;

 typedef struct tagDMA2_S7PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA2_S7PARBITS;
sfr volatile typeDMA2_S7PARBITS DMA2_S7PARbits absolute 0x400264C0;

 typedef struct tagDMA2_S7M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA2_S7M0ARBITS;
sfr volatile typeDMA2_S7M0ARBITS DMA2_S7M0ARbits absolute 0x400264C4;

 typedef struct tagDMA2_S7M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA2_S7M1ARBITS;
sfr volatile typeDMA2_S7M1ARBITS DMA2_S7M1ARbits absolute 0x400264C8;

 typedef struct tagDMA2_S7FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA2_S7FCRBITS;
sfr volatile typeDMA2_S7FCRBITS DMA2_S7FCRbits absolute 0x400264CC;

 typedef struct tagDMA1_LISRBITS {
  union {
    struct {
      unsigned FEIF0 : 1;
      unsigned : 1;
      unsigned DMEIF0 : 1;
      unsigned TEIF0 : 1;
      unsigned HTIF0 : 1;
      unsigned TCIF0 : 1;
      unsigned FEIF1 : 1;
      unsigned : 1;
      unsigned DMEIF1 : 1;
      unsigned TEIF1 : 1;
      unsigned HTIF1 : 1;
      unsigned TCIF1 : 1;
      unsigned : 4;
      unsigned FEIF2 : 1;
      unsigned : 1;
      unsigned DMEIF2 : 1;
      unsigned TEIF2 : 1;
      unsigned HTIF2 : 1;
      unsigned TCIF2 : 1;
      unsigned FEIF3 : 1;
      unsigned : 1;
      unsigned DMEIF3 : 1;
      unsigned TEIF3 : 1;
      unsigned HTIF3 : 1;
      unsigned TCIF3 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_LISRBITS;
sfr volatile typeDMA1_LISRBITS DMA1_LISRbits absolute 0x40026000;

 typedef struct tagDMA1_HISRBITS {
  union {
    struct {
      unsigned FEIF4 : 1;
      unsigned : 1;
      unsigned DMEIF4 : 1;
      unsigned TEIF4 : 1;
      unsigned HTIF4 : 1;
      unsigned TCIF4 : 1;
      unsigned FEIF5 : 1;
      unsigned : 1;
      unsigned DMEIF5 : 1;
      unsigned TEIF5 : 1;
      unsigned HTIF5 : 1;
      unsigned TCIF5 : 1;
      unsigned : 4;
      unsigned FEIF6 : 1;
      unsigned : 1;
      unsigned DMEIF6 : 1;
      unsigned TEIF6 : 1;
      unsigned HTIF6 : 1;
      unsigned TCIF6 : 1;
      unsigned FEIF7 : 1;
      unsigned : 1;
      unsigned DMEIF7 : 1;
      unsigned TEIF7 : 1;
      unsigned HTIF7 : 1;
      unsigned TCIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_HISRBITS;
sfr volatile typeDMA1_HISRBITS DMA1_HISRbits absolute 0x40026004;

 typedef struct tagDMA1_LIFCRBITS {
  union {
    struct {
      unsigned CFEIF0 : 1;
      unsigned : 1;
      unsigned CDMEIF0 : 1;
      unsigned CTEIF0 : 1;
      unsigned CHTIF0 : 1;
      unsigned CTCIF0 : 1;
      unsigned CFEIF1 : 1;
      unsigned : 1;
      unsigned CDMEIF1 : 1;
      unsigned CTEIF1 : 1;
      unsigned CHTIF1 : 1;
      unsigned CTCIF1 : 1;
      unsigned : 4;
      unsigned CFEIF2 : 1;
      unsigned : 1;
      unsigned CDMEIF2 : 1;
      unsigned CTEIF2 : 1;
      unsigned CHTIF2 : 1;
      unsigned CTCIF2 : 1;
      unsigned CFEIF3 : 1;
      unsigned : 1;
      unsigned CDMEIF3 : 1;
      unsigned CTEIF3 : 1;
      unsigned CHTIF3 : 1;
      unsigned CTCIF3 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_LIFCRBITS;
sfr volatile typeDMA1_LIFCRBITS DMA1_LIFCRbits absolute 0x40026008;

 typedef struct tagDMA1_HIFCRBITS {
  union {
    struct {
      unsigned CFEIF4 : 1;
      unsigned : 1;
      unsigned CDMEIF4 : 1;
      unsigned CTEIF4 : 1;
      unsigned CHTIF4 : 1;
      unsigned CTCIF4 : 1;
      unsigned CFEIF5 : 1;
      unsigned : 1;
      unsigned CDMEIF5 : 1;
      unsigned CTEIF5 : 1;
      unsigned CHTIF5 : 1;
      unsigned CTCIF5 : 1;
      unsigned : 4;
      unsigned CFEIF6 : 1;
      unsigned : 1;
      unsigned CDMEIF6 : 1;
      unsigned CTEIF6 : 1;
      unsigned CHTIF6 : 1;
      unsigned CTCIF6 : 1;
      unsigned CFEIF7 : 1;
      unsigned : 1;
      unsigned CDMEIF7 : 1;
      unsigned CTEIF7 : 1;
      unsigned CHTIF7 : 1;
      unsigned CTCIF7 : 1;
      unsigned : 4;
    };
  };
} typeDMA1_HIFCRBITS;
sfr volatile typeDMA1_HIFCRBITS DMA1_HIFCRbits absolute 0x4002600C;

 typedef struct tagDMA1_S0CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S0CRBITS;
sfr volatile typeDMA1_S0CRBITS DMA1_S0CRbits absolute 0x40026010;

 typedef struct tagDMA1_S0NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S0NDTRBITS;
sfr volatile typeDMA1_S0NDTRBITS DMA1_S0NDTRbits absolute 0x40026014;

 typedef struct tagDMA1_S0PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S0PARBITS;
sfr volatile typeDMA1_S0PARBITS DMA1_S0PARbits absolute 0x40026018;

 typedef struct tagDMA1_S0M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S0M0ARBITS;
sfr volatile typeDMA1_S0M0ARBITS DMA1_S0M0ARbits absolute 0x4002601C;

 typedef struct tagDMA1_S0M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S0M1ARBITS;
sfr volatile typeDMA1_S0M1ARBITS DMA1_S0M1ARbits absolute 0x40026020;

 typedef struct tagDMA1_S0FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S0FCRBITS;
sfr volatile typeDMA1_S0FCRBITS DMA1_S0FCRbits absolute 0x40026024;

 typedef struct tagDMA1_S1CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S1CRBITS;
sfr volatile typeDMA1_S1CRBITS DMA1_S1CRbits absolute 0x40026028;

 typedef struct tagDMA1_S1NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S1NDTRBITS;
sfr volatile typeDMA1_S1NDTRBITS DMA1_S1NDTRbits absolute 0x4002602C;

 typedef struct tagDMA1_S1PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S1PARBITS;
sfr volatile typeDMA1_S1PARBITS DMA1_S1PARbits absolute 0x40026030;

 typedef struct tagDMA1_S1M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S1M0ARBITS;
sfr volatile typeDMA1_S1M0ARBITS DMA1_S1M0ARbits absolute 0x40026034;

 typedef struct tagDMA1_S1M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S1M1ARBITS;
sfr volatile typeDMA1_S1M1ARBITS DMA1_S1M1ARbits absolute 0x40026038;

 typedef struct tagDMA1_S1FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S1FCRBITS;
sfr volatile typeDMA1_S1FCRBITS DMA1_S1FCRbits absolute 0x4002603C;

 typedef struct tagDMA1_S2CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S2CRBITS;
sfr volatile typeDMA1_S2CRBITS DMA1_S2CRbits absolute 0x40026040;

 typedef struct tagDMA1_S2NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S2NDTRBITS;
sfr volatile typeDMA1_S2NDTRBITS DMA1_S2NDTRbits absolute 0x40026044;

 typedef struct tagDMA1_S2PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S2PARBITS;
sfr volatile typeDMA1_S2PARBITS DMA1_S2PARbits absolute 0x40026048;

 typedef struct tagDMA1_S2M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S2M0ARBITS;
sfr volatile typeDMA1_S2M0ARBITS DMA1_S2M0ARbits absolute 0x4002604C;

 typedef struct tagDMA1_S2M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S2M1ARBITS;
sfr volatile typeDMA1_S2M1ARBITS DMA1_S2M1ARbits absolute 0x40026050;

 typedef struct tagDMA1_S2FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S2FCRBITS;
sfr volatile typeDMA1_S2FCRBITS DMA1_S2FCRbits absolute 0x40026054;

 typedef struct tagDMA1_S3CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S3CRBITS;
sfr volatile typeDMA1_S3CRBITS DMA1_S3CRbits absolute 0x40026058;

 typedef struct tagDMA1_S3NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S3NDTRBITS;
sfr volatile typeDMA1_S3NDTRBITS DMA1_S3NDTRbits absolute 0x4002605C;

 typedef struct tagDMA1_S3PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S3PARBITS;
sfr volatile typeDMA1_S3PARBITS DMA1_S3PARbits absolute 0x40026060;

 typedef struct tagDMA1_S3M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S3M0ARBITS;
sfr volatile typeDMA1_S3M0ARBITS DMA1_S3M0ARbits absolute 0x40026064;

 typedef struct tagDMA1_S3M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S3M1ARBITS;
sfr volatile typeDMA1_S3M1ARBITS DMA1_S3M1ARbits absolute 0x40026068;

 typedef struct tagDMA1_S3FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S3FCRBITS;
sfr volatile typeDMA1_S3FCRBITS DMA1_S3FCRbits absolute 0x4002606C;

 typedef struct tagDMA1_S4CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S4CRBITS;
sfr volatile typeDMA1_S4CRBITS DMA1_S4CRbits absolute 0x40026070;

 typedef struct tagDMA1_S4NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S4NDTRBITS;
sfr volatile typeDMA1_S4NDTRBITS DMA1_S4NDTRbits absolute 0x40026074;

 typedef struct tagDMA1_S4PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S4PARBITS;
sfr volatile typeDMA1_S4PARBITS DMA1_S4PARbits absolute 0x40026078;

 typedef struct tagDMA1_S4M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S4M0ARBITS;
sfr volatile typeDMA1_S4M0ARBITS DMA1_S4M0ARbits absolute 0x4002607C;

 typedef struct tagDMA1_S4M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S4M1ARBITS;
sfr volatile typeDMA1_S4M1ARBITS DMA1_S4M1ARbits absolute 0x40026080;

 typedef struct tagDMA1_S4FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S4FCRBITS;
sfr volatile typeDMA1_S4FCRBITS DMA1_S4FCRbits absolute 0x40026084;

 typedef struct tagDMA1_S5CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S5CRBITS;
sfr volatile typeDMA1_S5CRBITS DMA1_S5CRbits absolute 0x40026088;

 typedef struct tagDMA1_S5NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S5NDTRBITS;
sfr volatile typeDMA1_S5NDTRBITS DMA1_S5NDTRbits absolute 0x4002608C;

 typedef struct tagDMA1_S5PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S5PARBITS;
sfr volatile typeDMA1_S5PARBITS DMA1_S5PARbits absolute 0x40026090;

 typedef struct tagDMA1_S5M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S5M0ARBITS;
sfr volatile typeDMA1_S5M0ARBITS DMA1_S5M0ARbits absolute 0x40026094;

 typedef struct tagDMA1_S5M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S5M1ARBITS;
sfr volatile typeDMA1_S5M1ARBITS DMA1_S5M1ARbits absolute 0x40026098;

 typedef struct tagDMA1_S5FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S5FCRBITS;
sfr volatile typeDMA1_S5FCRBITS DMA1_S5FCRbits absolute 0x4002609C;

 typedef struct tagDMA1_S6CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S6CRBITS;
sfr volatile typeDMA1_S6CRBITS DMA1_S6CRbits absolute 0x400260A0;

 typedef struct tagDMA1_S6NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S6NDTRBITS;
sfr volatile typeDMA1_S6NDTRBITS DMA1_S6NDTRbits absolute 0x400260A4;

 typedef struct tagDMA1_S6PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S6PARBITS;
sfr volatile typeDMA1_S6PARBITS DMA1_S6PARbits absolute 0x400260A8;

 typedef struct tagDMA1_S6M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S6M0ARBITS;
sfr volatile typeDMA1_S6M0ARBITS DMA1_S6M0ARbits absolute 0x400260AC;

 typedef struct tagDMA1_S6M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S6M1ARBITS;
sfr volatile typeDMA1_S6M1ARBITS DMA1_S6M1ARbits absolute 0x400260B0;

 typedef struct tagDMA1_S6FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S6FCRBITS;
sfr volatile typeDMA1_S6FCRBITS DMA1_S6FCRbits absolute 0x400260B4;

 typedef struct tagDMA1_S7CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DMEIE : 1;
      unsigned TEIE : 1;
      unsigned HTIE : 1;
      unsigned TCIE : 1;
      unsigned PFCTRL : 1;
      unsigned DIR : 2;
      unsigned CIRC : 1;
      unsigned PINC : 1;
      unsigned MINC : 1;
      unsigned PSIZE : 2;
      unsigned MSIZE : 2;
      unsigned PINCOS : 1;
      unsigned PL : 2;
      unsigned DBM : 1;
      unsigned CT : 1;
      unsigned ACK : 1;
      unsigned PBURST : 2;
      unsigned MBURST : 2;
      unsigned CHSEL : 3;
      unsigned : 4;
    };
  };
} typeDMA1_S7CRBITS;
sfr volatile typeDMA1_S7CRBITS DMA1_S7CRbits absolute 0x400260B8;

 typedef struct tagDMA1_S7NDTRBITS {
  union {
    struct {
      unsigned NDT : 16;
      unsigned : 16;
    };
  };
} typeDMA1_S7NDTRBITS;
sfr volatile typeDMA1_S7NDTRBITS DMA1_S7NDTRbits absolute 0x400260BC;

 typedef struct tagDMA1_S7PARBITS {
  union {
    struct {
      unsigned PA : 32;
    };
  };
} typeDMA1_S7PARBITS;
sfr volatile typeDMA1_S7PARBITS DMA1_S7PARbits absolute 0x400260C0;

 typedef struct tagDMA1_S7M0ARBITS {
  union {
    struct {
      unsigned M0A : 32;
    };
  };
} typeDMA1_S7M0ARBITS;
sfr volatile typeDMA1_S7M0ARBITS DMA1_S7M0ARbits absolute 0x400260C4;

 typedef struct tagDMA1_S7M1ARBITS {
  union {
    struct {
      unsigned M1A : 32;
    };
  };
} typeDMA1_S7M1ARBITS;
sfr volatile typeDMA1_S7M1ARBITS DMA1_S7M1ARbits absolute 0x400260C8;

 typedef struct tagDMA1_S7FCRBITS {
  union {
    struct {
      unsigned FTH : 2;
      unsigned DMDIS : 1;
      unsigned FS : 3;
      unsigned : 1;
      unsigned FEIE : 1;
      unsigned : 24;
    };
  };
} typeDMA1_S7FCRBITS;
sfr volatile typeDMA1_S7FCRBITS DMA1_S7FCRbits absolute 0x400260CC;

 typedef struct tagGPIOH_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOH_MODERBITS;
sfr volatile typeGPIOH_MODERBITS GPIOH_MODERbits absolute 0x40021C00;

 typedef struct tagGPIOH_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOH_OTYPERBITS;
sfr volatile typeGPIOH_OTYPERBITS GPIOH_OTYPERbits absolute 0x40021C04;

 typedef struct tagGPIOH_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOH_OSPEEDRBITS;
sfr volatile typeGPIOH_OSPEEDRBITS GPIOH_OSPEEDRbits absolute 0x40021C08;

 typedef struct tagGPIOH_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOH_PUPDRBITS;
sfr volatile typeGPIOH_PUPDRBITS GPIOH_PUPDRbits absolute 0x40021C0C;

 typedef struct tagGPIOH_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOH_IDRBITS;
sfr volatile typeGPIOH_IDRBITS GPIOH_IDRbits absolute 0x40021C10;

 typedef struct tagGPIOH_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOH_ODRBITS;
sfr volatile typeGPIOH_ODRBITS GPIOH_ODRbits absolute 0x40021C14;

 typedef struct tagGPIOH_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOH_BSRRBITS;
sfr volatile typeGPIOH_BSRRBITS GPIOH_BSRRbits absolute 0x40021C18;

 typedef struct tagGPIOH_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOH_LCKRBITS;
sfr volatile typeGPIOH_LCKRBITS GPIOH_LCKRbits absolute 0x40021C1C;

 typedef struct tagGPIOH_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOH_AFRLBITS;
sfr volatile typeGPIOH_AFRLBITS GPIOH_AFRLbits absolute 0x40021C20;

 typedef struct tagGPIOH_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOH_AFRHBITS;
sfr volatile typeGPIOH_AFRHBITS GPIOH_AFRHbits absolute 0x40021C24;

 typedef struct tagGPIOE_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOE_MODERBITS;
sfr volatile typeGPIOE_MODERBITS GPIOE_MODERbits absolute 0x40021000;

 typedef struct tagGPIOE_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_OTYPERBITS;
sfr volatile typeGPIOE_OTYPERBITS GPIOE_OTYPERbits absolute 0x40021004;

 typedef struct tagGPIOE_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOE_OSPEEDRBITS;
sfr volatile typeGPIOE_OSPEEDRBITS GPIOE_OSPEEDRbits absolute 0x40021008;

 typedef struct tagGPIOE_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOE_PUPDRBITS;
sfr volatile typeGPIOE_PUPDRBITS GPIOE_PUPDRbits absolute 0x4002100C;

 typedef struct tagGPIOE_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_IDRBITS;
sfr volatile typeGPIOE_IDRBITS GPIOE_IDRbits absolute 0x40021010;

 typedef struct tagGPIOE_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOE_ODRBITS;
sfr volatile typeGPIOE_ODRBITS GPIOE_ODRbits absolute 0x40021014;

 typedef struct tagGPIOE_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOE_BSRRBITS;
sfr volatile typeGPIOE_BSRRBITS GPIOE_BSRRbits absolute 0x40021018;

 typedef struct tagGPIOE_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOE_LCKRBITS;
sfr volatile typeGPIOE_LCKRBITS GPIOE_LCKRbits absolute 0x4002101C;

 typedef struct tagGPIOE_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOE_AFRLBITS;
sfr volatile typeGPIOE_AFRLBITS GPIOE_AFRLbits absolute 0x40021020;

 typedef struct tagGPIOE_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOE_AFRHBITS;
sfr volatile typeGPIOE_AFRHBITS GPIOE_AFRHbits absolute 0x40021024;

 typedef struct tagGPIOD_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOD_MODERBITS;
sfr volatile typeGPIOD_MODERBITS GPIOD_MODERbits absolute 0x40020C00;

 typedef struct tagGPIOD_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_OTYPERBITS;
sfr volatile typeGPIOD_OTYPERBITS GPIOD_OTYPERbits absolute 0x40020C04;

 typedef struct tagGPIOD_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOD_OSPEEDRBITS;
sfr volatile typeGPIOD_OSPEEDRBITS GPIOD_OSPEEDRbits absolute 0x40020C08;

 typedef struct tagGPIOD_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOD_PUPDRBITS;
sfr volatile typeGPIOD_PUPDRBITS GPIOD_PUPDRbits absolute 0x40020C0C;

 typedef struct tagGPIOD_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_IDRBITS;
sfr volatile typeGPIOD_IDRBITS GPIOD_IDRbits absolute 0x40020C10;

 typedef struct tagGPIOD_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOD_ODRBITS;
sfr volatile typeGPIOD_ODRBITS GPIOD_ODRbits absolute 0x40020C14;

 typedef struct tagGPIOD_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOD_BSRRBITS;
sfr volatile typeGPIOD_BSRRBITS GPIOD_BSRRbits absolute 0x40020C18;

 typedef struct tagGPIOD_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOD_LCKRBITS;
sfr volatile typeGPIOD_LCKRBITS GPIOD_LCKRbits absolute 0x40020C1C;

 typedef struct tagGPIOD_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOD_AFRLBITS;
sfr volatile typeGPIOD_AFRLBITS GPIOD_AFRLbits absolute 0x40020C20;

 typedef struct tagGPIOD_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOD_AFRHBITS;
sfr volatile typeGPIOD_AFRHBITS GPIOD_AFRHbits absolute 0x40020C24;

 typedef struct tagGPIOC_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOC_MODERBITS;
sfr volatile typeGPIOC_MODERBITS GPIOC_MODERbits absolute 0x40020800;

 typedef struct tagGPIOC_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_OTYPERBITS;
sfr volatile typeGPIOC_OTYPERBITS GPIOC_OTYPERbits absolute 0x40020804;

 typedef struct tagGPIOC_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOC_OSPEEDRBITS;
sfr volatile typeGPIOC_OSPEEDRBITS GPIOC_OSPEEDRbits absolute 0x40020808;

 typedef struct tagGPIOC_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOC_PUPDRBITS;
sfr volatile typeGPIOC_PUPDRBITS GPIOC_PUPDRbits absolute 0x4002080C;

 typedef struct tagGPIOC_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_IDRBITS;
sfr volatile typeGPIOC_IDRBITS GPIOC_IDRbits absolute 0x40020810;

 typedef struct tagGPIOC_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOC_ODRBITS;
sfr volatile typeGPIOC_ODRBITS GPIOC_ODRbits absolute 0x40020814;

 typedef struct tagGPIOC_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOC_BSRRBITS;
sfr volatile typeGPIOC_BSRRBITS GPIOC_BSRRbits absolute 0x40020818;

 typedef struct tagGPIOC_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOC_LCKRBITS;
sfr volatile typeGPIOC_LCKRBITS GPIOC_LCKRbits absolute 0x4002081C;

 typedef struct tagGPIOC_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOC_AFRLBITS;
sfr volatile typeGPIOC_AFRLBITS GPIOC_AFRLbits absolute 0x40020820;

 typedef struct tagGPIOC_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOC_AFRHBITS;
sfr volatile typeGPIOC_AFRHBITS GPIOC_AFRHbits absolute 0x40020824;

 typedef struct tagGPIOF_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOF_MODERBITS;
sfr volatile typeGPIOF_MODERBITS GPIOF_MODERbits absolute 0x40021400;

 typedef struct tagGPIOF_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_OTYPERBITS;
sfr volatile typeGPIOF_OTYPERBITS GPIOF_OTYPERbits absolute 0x40021404;

 typedef struct tagGPIOF_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOF_OSPEEDRBITS;
sfr volatile typeGPIOF_OSPEEDRBITS GPIOF_OSPEEDRbits absolute 0x40021408;

 typedef struct tagGPIOF_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOF_PUPDRBITS;
sfr volatile typeGPIOF_PUPDRBITS GPIOF_PUPDRbits absolute 0x4002140C;

 typedef struct tagGPIOF_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_IDRBITS;
sfr volatile typeGPIOF_IDRBITS GPIOF_IDRbits absolute 0x40021410;

 typedef struct tagGPIOF_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOF_ODRBITS;
sfr volatile typeGPIOF_ODRBITS GPIOF_ODRbits absolute 0x40021414;

 typedef struct tagGPIOF_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOF_BSRRBITS;
sfr volatile typeGPIOF_BSRRBITS GPIOF_BSRRbits absolute 0x40021418;

 typedef struct tagGPIOF_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOF_LCKRBITS;
sfr volatile typeGPIOF_LCKRBITS GPIOF_LCKRbits absolute 0x4002141C;

 typedef struct tagGPIOF_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOF_AFRLBITS;
sfr volatile typeGPIOF_AFRLBITS GPIOF_AFRLbits absolute 0x40021420;

 typedef struct tagGPIOF_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOF_AFRHBITS;
sfr volatile typeGPIOF_AFRHBITS GPIOF_AFRHbits absolute 0x40021424;

 typedef struct tagGPIOG_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOG_MODERBITS;
sfr volatile typeGPIOG_MODERBITS GPIOG_MODERbits absolute 0x40021800;

 typedef struct tagGPIOG_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOG_OTYPERBITS;
sfr volatile typeGPIOG_OTYPERBITS GPIOG_OTYPERbits absolute 0x40021804;

 typedef struct tagGPIOG_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOG_OSPEEDRBITS;
sfr volatile typeGPIOG_OSPEEDRBITS GPIOG_OSPEEDRbits absolute 0x40021808;

 typedef struct tagGPIOG_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOG_PUPDRBITS;
sfr volatile typeGPIOG_PUPDRBITS GPIOG_PUPDRbits absolute 0x4002180C;

 typedef struct tagGPIOG_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOG_IDRBITS;
sfr volatile typeGPIOG_IDRBITS GPIOG_IDRbits absolute 0x40021810;

 typedef struct tagGPIOG_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOG_ODRBITS;
sfr volatile typeGPIOG_ODRBITS GPIOG_ODRbits absolute 0x40021814;

 typedef struct tagGPIOG_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOG_BSRRBITS;
sfr volatile typeGPIOG_BSRRBITS GPIOG_BSRRbits absolute 0x40021818;

 typedef struct tagGPIOG_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOG_LCKRBITS;
sfr volatile typeGPIOG_LCKRBITS GPIOG_LCKRbits absolute 0x4002181C;

 typedef struct tagGPIOG_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOG_AFRLBITS;
sfr volatile typeGPIOG_AFRLBITS GPIOG_AFRLbits absolute 0x40021820;

 typedef struct tagGPIOG_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOG_AFRHBITS;
sfr volatile typeGPIOG_AFRHBITS GPIOG_AFRHbits absolute 0x40021824;

 typedef struct tagGPIOB_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOB_MODERBITS;
sfr volatile typeGPIOB_MODERBITS GPIOB_MODERbits absolute 0x40020400;

 typedef struct tagGPIOB_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_OTYPERBITS;
sfr volatile typeGPIOB_OTYPERBITS GPIOB_OTYPERbits absolute 0x40020404;

 typedef struct tagGPIOB_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOB_OSPEEDRBITS;
sfr volatile typeGPIOB_OSPEEDRBITS GPIOB_OSPEEDRbits absolute 0x40020408;

 typedef struct tagGPIOB_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOB_PUPDRBITS;
sfr volatile typeGPIOB_PUPDRBITS GPIOB_PUPDRbits absolute 0x4002040C;

 typedef struct tagGPIOB_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_IDRBITS;
sfr volatile typeGPIOB_IDRBITS GPIOB_IDRbits absolute 0x40020410;

 typedef struct tagGPIOB_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOB_ODRBITS;
sfr volatile typeGPIOB_ODRBITS GPIOB_ODRbits absolute 0x40020414;

 typedef struct tagGPIOB_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOB_BSRRBITS;
sfr volatile typeGPIOB_BSRRBITS GPIOB_BSRRbits absolute 0x40020418;

 typedef struct tagGPIOB_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOB_LCKRBITS;
sfr volatile typeGPIOB_LCKRBITS GPIOB_LCKRbits absolute 0x4002041C;

 typedef struct tagGPIOB_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOB_AFRLBITS;
sfr volatile typeGPIOB_AFRLBITS GPIOB_AFRLbits absolute 0x40020420;

 typedef struct tagGPIOB_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOB_AFRHBITS;
sfr volatile typeGPIOB_AFRHBITS GPIOB_AFRHbits absolute 0x40020424;

 typedef struct tagGPIOA_MODERBITS {
  union {
    struct {
      unsigned MODER0 : 2;
      unsigned MODER1 : 2;
      unsigned MODER2 : 2;
      unsigned MODER3 : 2;
      unsigned MODER4 : 2;
      unsigned MODER5 : 2;
      unsigned MODER6 : 2;
      unsigned MODER7 : 2;
      unsigned MODER8 : 2;
      unsigned MODER9 : 2;
      unsigned MODER10 : 2;
      unsigned MODER11 : 2;
      unsigned MODER12 : 2;
      unsigned MODER13 : 2;
      unsigned MODER14 : 2;
      unsigned MODER15 : 2;
    };
  };
} typeGPIOA_MODERBITS;
sfr volatile typeGPIOA_MODERBITS GPIOA_MODERbits absolute 0x40020000;

 typedef struct tagGPIOA_OTYPERBITS {
  union {
    struct {
      unsigned OT0 : 1;
      unsigned OT1 : 1;
      unsigned OT2 : 1;
      unsigned OT3 : 1;
      unsigned OT4 : 1;
      unsigned OT5 : 1;
      unsigned OT6 : 1;
      unsigned OT7 : 1;
      unsigned OT8 : 1;
      unsigned OT9 : 1;
      unsigned OT10 : 1;
      unsigned OT11 : 1;
      unsigned OT12 : 1;
      unsigned OT13 : 1;
      unsigned OT14 : 1;
      unsigned OT15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_OTYPERBITS;
sfr volatile typeGPIOA_OTYPERBITS GPIOA_OTYPERbits absolute 0x40020004;

 typedef struct tagGPIOA_OSPEEDRBITS {
  union {
    struct {
      unsigned OSPEEDR0 : 2;
      unsigned OSPEEDR1 : 2;
      unsigned OSPEEDR2 : 2;
      unsigned OSPEEDR3 : 2;
      unsigned OSPEEDR4 : 2;
      unsigned OSPEEDR5 : 2;
      unsigned OSPEEDR6 : 2;
      unsigned OSPEEDR7 : 2;
      unsigned OSPEEDR8 : 2;
      unsigned OSPEEDR9 : 2;
      unsigned OSPEEDR10 : 2;
      unsigned OSPEEDR11 : 2;
      unsigned OSPEEDR12 : 2;
      unsigned OSPEEDR13 : 2;
      unsigned OSPEEDR14 : 2;
      unsigned OSPEEDR15 : 2;
    };
  };
} typeGPIOA_OSPEEDRBITS;
sfr volatile typeGPIOA_OSPEEDRBITS GPIOA_OSPEEDRbits absolute 0x40020008;

 typedef struct tagGPIOA_PUPDRBITS {
  union {
    struct {
      unsigned PUPDR0 : 2;
      unsigned PUPDR1 : 2;
      unsigned PUPDR2 : 2;
      unsigned PUPDR3 : 2;
      unsigned PUPDR4 : 2;
      unsigned PUPDR5 : 2;
      unsigned PUPDR6 : 2;
      unsigned PUPDR7 : 2;
      unsigned PUPDR8 : 2;
      unsigned PUPDR9 : 2;
      unsigned PUPDR10 : 2;
      unsigned PUPDR11 : 2;
      unsigned PUPDR12 : 2;
      unsigned PUPDR13 : 2;
      unsigned PUPDR14 : 2;
      unsigned PUPDR15 : 2;
    };
  };
} typeGPIOA_PUPDRBITS;
sfr volatile typeGPIOA_PUPDRBITS GPIOA_PUPDRbits absolute 0x4002000C;

 typedef struct tagGPIOA_IDRBITS {
  union {
    struct {
      unsigned IDR0 : 1;
      unsigned IDR1 : 1;
      unsigned IDR2 : 1;
      unsigned IDR3 : 1;
      unsigned IDR4 : 1;
      unsigned IDR5 : 1;
      unsigned IDR6 : 1;
      unsigned IDR7 : 1;
      unsigned IDR8 : 1;
      unsigned IDR9 : 1;
      unsigned IDR10 : 1;
      unsigned IDR11 : 1;
      unsigned IDR12 : 1;
      unsigned IDR13 : 1;
      unsigned IDR14 : 1;
      unsigned IDR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_IDRBITS;
sfr volatile typeGPIOA_IDRBITS GPIOA_IDRbits absolute 0x40020010;

 typedef struct tagGPIOA_ODRBITS {
  union {
    struct {
      unsigned ODR0 : 1;
      unsigned ODR1 : 1;
      unsigned ODR2 : 1;
      unsigned ODR3 : 1;
      unsigned ODR4 : 1;
      unsigned ODR5 : 1;
      unsigned ODR6 : 1;
      unsigned ODR7 : 1;
      unsigned ODR8 : 1;
      unsigned ODR9 : 1;
      unsigned ODR10 : 1;
      unsigned ODR11 : 1;
      unsigned ODR12 : 1;
      unsigned ODR13 : 1;
      unsigned ODR14 : 1;
      unsigned ODR15 : 1;
      unsigned : 16;
    };
  };
} typeGPIOA_ODRBITS;
sfr volatile typeGPIOA_ODRBITS GPIOA_ODRbits absolute 0x40020014;

 typedef struct tagGPIOA_BSRRBITS {
  union {
    struct {
      unsigned BS0 : 1;
      unsigned BS1 : 1;
      unsigned BS2 : 1;
      unsigned BS3 : 1;
      unsigned BS4 : 1;
      unsigned BS5 : 1;
      unsigned BS6 : 1;
      unsigned BS7 : 1;
      unsigned BS8 : 1;
      unsigned BS9 : 1;
      unsigned BS10 : 1;
      unsigned BS11 : 1;
      unsigned BS12 : 1;
      unsigned BS13 : 1;
      unsigned BS14 : 1;
      unsigned BS15 : 1;
      unsigned BR0 : 1;
      unsigned BR1 : 1;
      unsigned BR2 : 1;
      unsigned BR3 : 1;
      unsigned BR4 : 1;
      unsigned BR5 : 1;
      unsigned BR6 : 1;
      unsigned BR7 : 1;
      unsigned BR8 : 1;
      unsigned BR9 : 1;
      unsigned BR10 : 1;
      unsigned BR11 : 1;
      unsigned BR12 : 1;
      unsigned BR13 : 1;
      unsigned BR14 : 1;
      unsigned BR15 : 1;
    };
  };
} typeGPIOA_BSRRBITS;
sfr volatile typeGPIOA_BSRRBITS GPIOA_BSRRbits absolute 0x40020018;

 typedef struct tagGPIOA_LCKRBITS {
  union {
    struct {
      unsigned LCK0 : 1;
      unsigned LCK1 : 1;
      unsigned LCK2 : 1;
      unsigned LCK3 : 1;
      unsigned LCK4 : 1;
      unsigned LCK5 : 1;
      unsigned LCK6 : 1;
      unsigned LCK7 : 1;
      unsigned LCK8 : 1;
      unsigned LCK9 : 1;
      unsigned LCK10 : 1;
      unsigned LCK11 : 1;
      unsigned LCK12 : 1;
      unsigned LCK13 : 1;
      unsigned LCK14 : 1;
      unsigned LCK15 : 1;
      unsigned LCKK : 1;
      unsigned : 15;
    };
  };
} typeGPIOA_LCKRBITS;
sfr volatile typeGPIOA_LCKRBITS GPIOA_LCKRbits absolute 0x4002001C;

 typedef struct tagGPIOA_AFRLBITS {
  union {
    struct {
      unsigned AFRL0 : 4;
      unsigned AFRL1 : 4;
      unsigned AFRL2 : 4;
      unsigned AFRL3 : 4;
      unsigned AFRL4 : 4;
      unsigned AFRL5 : 4;
      unsigned AFRL6 : 4;
      unsigned AFRL7 : 4;
    };
  };
} typeGPIOA_AFRLBITS;
sfr volatile typeGPIOA_AFRLBITS GPIOA_AFRLbits absolute 0x40020020;

 typedef struct tagGPIOA_AFRHBITS {
  union {
    struct {
      unsigned AFRH8 : 4;
      unsigned AFRH9 : 4;
      unsigned AFRH10 : 4;
      unsigned AFRH11 : 4;
      unsigned AFRH12 : 4;
      unsigned AFRH13 : 4;
      unsigned AFRH14 : 4;
      unsigned AFRH15 : 4;
    };
  };
} typeGPIOA_AFRHBITS;
sfr volatile typeGPIOA_AFRHBITS GPIOA_AFRHbits absolute 0x40020024;

 typedef struct tagI2C3_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned SMBUS : 1;
      unsigned : 1;
      unsigned SMBTYPE : 1;
      unsigned ENARP : 1;
      unsigned ENPEC : 1;
      unsigned ENGC : 1;
      unsigned NOSTRETCH : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned ACK : 1;
      unsigned POS : 1;
      unsigned PEC : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned SWRST : 1;
      unsigned : 16;
    };
  };
} typeI2C3_CR1BITS;
sfr volatile typeI2C3_CR1BITS I2C3_CR1bits absolute 0x40005C00;

 typedef struct tagI2C3_CR2BITS {
  union {
    struct {
      unsigned FREQ : 6;
      unsigned : 2;
      unsigned ITERREN : 1;
      unsigned ITEVTEN : 1;
      unsigned ITBUFEN : 1;
      unsigned DMAEN : 1;
      unsigned LAST : 1;
      unsigned : 19;
    };
  };
} typeI2C3_CR2BITS;
sfr volatile typeI2C3_CR2BITS I2C3_CR2bits absolute 0x40005C04;

 typedef struct tagI2C3_OAR1BITS {
  union {
    struct {
      unsigned ADD0 : 1;
      unsigned ADD7 : 7;
      unsigned ADD10 : 2;
      unsigned : 5;
      unsigned ADDMODE : 1;
      unsigned : 16;
    };
  };
} typeI2C3_OAR1BITS;
sfr volatile typeI2C3_OAR1BITS I2C3_OAR1bits absolute 0x40005C08;

 typedef struct tagI2C3_OAR2BITS {
  union {
    struct {
      unsigned ENDUAL : 1;
      unsigned ADD2 : 7;
      unsigned : 24;
    };
  };
} typeI2C3_OAR2BITS;
sfr volatile typeI2C3_OAR2BITS I2C3_OAR2bits absolute 0x40005C0C;

 typedef struct tagI2C3_DRBITS {
  union {
    struct {
      unsigned DR : 8;
      unsigned : 24;
    };
  };
} typeI2C3_DRBITS;
sfr volatile typeI2C3_DRBITS I2C3_DRbits absolute 0x40005C10;

 typedef struct tagI2C3_SR1BITS {
  union {
    struct {
      unsigned SB : 1;
      unsigned ADDR : 1;
      unsigned BTF : 1;
      unsigned ADD10 : 1;
      unsigned STOPF : 1;
      unsigned : 1;
      unsigned RxNE : 1;
      unsigned TxE : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned AF : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned : 1;
      unsigned TIMEOUT : 1;
      unsigned SMBALERT : 1;
      unsigned : 16;
    };
  };
} typeI2C3_SR1BITS;
sfr volatile typeI2C3_SR1BITS I2C3_SR1bits absolute 0x40005C14;

 typedef struct tagI2C3_SR2BITS {
  union {
    struct {
      unsigned MSL : 1;
      unsigned BUSY : 1;
      unsigned TRA : 1;
      unsigned : 1;
      unsigned GENCALL : 1;
      unsigned SMBDEFAULT : 1;
      unsigned SMBHOST : 1;
      unsigned DUALF : 1;
      unsigned PEC : 8;
      unsigned : 16;
    };
  };
} typeI2C3_SR2BITS;
sfr volatile typeI2C3_SR2BITS I2C3_SR2bits absolute 0x40005C18;

 typedef struct tagI2C3_CCRBITS {
  union {
    struct {
      unsigned CCR : 12;
      unsigned : 2;
      unsigned DUTY : 1;
      unsigned F_S : 1;
      unsigned : 16;
    };
  };
} typeI2C3_CCRBITS;
sfr volatile typeI2C3_CCRBITS I2C3_CCRbits absolute 0x40005C1C;

 typedef struct tagI2C3_TRISEBITS {
  union {
    struct {
      unsigned TRISE : 6;
      unsigned : 26;
    };
  };
} typeI2C3_TRISEBITS;
sfr volatile typeI2C3_TRISEBITS I2C3_TRISEbits absolute 0x40005C20;

 typedef struct tagI2C2_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned SMBUS : 1;
      unsigned : 1;
      unsigned SMBTYPE : 1;
      unsigned ENARP : 1;
      unsigned ENPEC : 1;
      unsigned ENGC : 1;
      unsigned NOSTRETCH : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned ACK : 1;
      unsigned POS : 1;
      unsigned PEC : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned SWRST : 1;
      unsigned : 16;
    };
  };
} typeI2C2_CR1BITS;
sfr volatile typeI2C2_CR1BITS I2C2_CR1bits absolute 0x40005800;

 typedef struct tagI2C2_CR2BITS {
  union {
    struct {
      unsigned FREQ : 6;
      unsigned : 2;
      unsigned ITERREN : 1;
      unsigned ITEVTEN : 1;
      unsigned ITBUFEN : 1;
      unsigned DMAEN : 1;
      unsigned LAST : 1;
      unsigned : 19;
    };
  };
} typeI2C2_CR2BITS;
sfr volatile typeI2C2_CR2BITS I2C2_CR2bits absolute 0x40005804;

 typedef struct tagI2C2_OAR1BITS {
  union {
    struct {
      unsigned ADD0 : 1;
      unsigned ADD7 : 7;
      unsigned ADD10 : 2;
      unsigned : 5;
      unsigned ADDMODE : 1;
      unsigned : 16;
    };
  };
} typeI2C2_OAR1BITS;
sfr volatile typeI2C2_OAR1BITS I2C2_OAR1bits absolute 0x40005808;

 typedef struct tagI2C2_OAR2BITS {
  union {
    struct {
      unsigned ENDUAL : 1;
      unsigned ADD2 : 7;
      unsigned : 24;
    };
  };
} typeI2C2_OAR2BITS;
sfr volatile typeI2C2_OAR2BITS I2C2_OAR2bits absolute 0x4000580C;

 typedef struct tagI2C2_DRBITS {
  union {
    struct {
      unsigned DR : 8;
      unsigned : 24;
    };
  };
} typeI2C2_DRBITS;
sfr volatile typeI2C2_DRBITS I2C2_DRbits absolute 0x40005810;

 typedef struct tagI2C2_SR1BITS {
  union {
    struct {
      unsigned SB : 1;
      unsigned ADDR : 1;
      unsigned BTF : 1;
      unsigned ADD10 : 1;
      unsigned STOPF : 1;
      unsigned : 1;
      unsigned RxNE : 1;
      unsigned TxE : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned AF : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned : 1;
      unsigned TIMEOUT : 1;
      unsigned SMBALERT : 1;
      unsigned : 16;
    };
  };
} typeI2C2_SR1BITS;
sfr volatile typeI2C2_SR1BITS I2C2_SR1bits absolute 0x40005814;

 typedef struct tagI2C2_SR2BITS {
  union {
    struct {
      unsigned MSL : 1;
      unsigned BUSY : 1;
      unsigned TRA : 1;
      unsigned : 1;
      unsigned GENCALL : 1;
      unsigned SMBDEFAULT : 1;
      unsigned SMBHOST : 1;
      unsigned DUALF : 1;
      unsigned PEC : 8;
      unsigned : 16;
    };
  };
} typeI2C2_SR2BITS;
sfr volatile typeI2C2_SR2BITS I2C2_SR2bits absolute 0x40005818;

 typedef struct tagI2C2_CCRBITS {
  union {
    struct {
      unsigned CCR : 12;
      unsigned : 2;
      unsigned DUTY : 1;
      unsigned F_S : 1;
      unsigned : 16;
    };
  };
} typeI2C2_CCRBITS;
sfr volatile typeI2C2_CCRBITS I2C2_CCRbits absolute 0x4000581C;

 typedef struct tagI2C2_TRISEBITS {
  union {
    struct {
      unsigned TRISE : 6;
      unsigned : 26;
    };
  };
} typeI2C2_TRISEBITS;
sfr volatile typeI2C2_TRISEBITS I2C2_TRISEbits absolute 0x40005820;

 typedef struct tagI2C1_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned SMBUS : 1;
      unsigned : 1;
      unsigned SMBTYPE : 1;
      unsigned ENARP : 1;
      unsigned ENPEC : 1;
      unsigned ENGC : 1;
      unsigned NOSTRETCH : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned ACK : 1;
      unsigned POS : 1;
      unsigned PEC : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned SWRST : 1;
      unsigned : 16;
    };
  };
} typeI2C1_CR1BITS;
sfr volatile typeI2C1_CR1BITS I2C1_CR1bits absolute 0x40005400;

 typedef struct tagI2C1_CR2BITS {
  union {
    struct {
      unsigned FREQ : 6;
      unsigned : 2;
      unsigned ITERREN : 1;
      unsigned ITEVTEN : 1;
      unsigned ITBUFEN : 1;
      unsigned DMAEN : 1;
      unsigned LAST : 1;
      unsigned : 19;
    };
  };
} typeI2C1_CR2BITS;
sfr volatile typeI2C1_CR2BITS I2C1_CR2bits absolute 0x40005404;

 typedef struct tagI2C1_OAR1BITS {
  union {
    struct {
      unsigned ADD0 : 1;
      unsigned ADD7 : 7;
      unsigned ADD10 : 2;
      unsigned : 5;
      unsigned ADDMODE : 1;
      unsigned : 16;
    };
  };
} typeI2C1_OAR1BITS;
sfr volatile typeI2C1_OAR1BITS I2C1_OAR1bits absolute 0x40005408;

 typedef struct tagI2C1_OAR2BITS {
  union {
    struct {
      unsigned ENDUAL : 1;
      unsigned ADD2 : 7;
      unsigned : 24;
    };
  };
} typeI2C1_OAR2BITS;
sfr volatile typeI2C1_OAR2BITS I2C1_OAR2bits absolute 0x4000540C;

 typedef struct tagI2C1_DRBITS {
  union {
    struct {
      unsigned DR : 8;
      unsigned : 24;
    };
  };
} typeI2C1_DRBITS;
sfr volatile typeI2C1_DRBITS I2C1_DRbits absolute 0x40005410;

 typedef struct tagI2C1_SR1BITS {
  union {
    struct {
      unsigned SB : 1;
      unsigned ADDR : 1;
      unsigned BTF : 1;
      unsigned ADD10 : 1;
      unsigned STOPF : 1;
      unsigned : 1;
      unsigned RxNE : 1;
      unsigned TxE : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned AF : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned : 1;
      unsigned TIMEOUT : 1;
      unsigned SMBALERT : 1;
      unsigned : 16;
    };
  };
} typeI2C1_SR1BITS;
sfr volatile typeI2C1_SR1BITS I2C1_SR1bits absolute 0x40005414;

 typedef struct tagI2C1_SR2BITS {
  union {
    struct {
      unsigned MSL : 1;
      unsigned BUSY : 1;
      unsigned TRA : 1;
      unsigned : 1;
      unsigned GENCALL : 1;
      unsigned SMBDEFAULT : 1;
      unsigned SMBHOST : 1;
      unsigned DUALF : 1;
      unsigned PEC : 8;
      unsigned : 16;
    };
  };
} typeI2C1_SR2BITS;
sfr volatile typeI2C1_SR2BITS I2C1_SR2bits absolute 0x40005418;

 typedef struct tagI2C1_CCRBITS {
  union {
    struct {
      unsigned CCR : 12;
      unsigned : 2;
      unsigned DUTY : 1;
      unsigned F_S : 1;
      unsigned : 16;
    };
  };
} typeI2C1_CCRBITS;
sfr volatile typeI2C1_CCRBITS I2C1_CCRbits absolute 0x4000541C;

 typedef struct tagI2C1_TRISEBITS {
  union {
    struct {
      unsigned TRISE : 6;
      unsigned : 26;
    };
  };
} typeI2C1_TRISEBITS;
sfr volatile typeI2C1_TRISEBITS I2C1_TRISEbits absolute 0x40005420;

 typedef struct tagI2S2ext_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeI2S2ext_CR1BITS;
sfr volatile typeI2S2ext_CR1BITS I2S2ext_CR1bits absolute 0x40003400;

 typedef struct tagI2S2ext_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeI2S2ext_CR2BITS;
sfr volatile typeI2S2ext_CR2BITS I2S2ext_CR2bits absolute 0x40003404;

 typedef struct tagI2S2ext_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeI2S2ext_SRBITS;
sfr volatile typeI2S2ext_SRBITS I2S2ext_SRbits absolute 0x40003408;

 typedef struct tagI2S2ext_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeI2S2ext_DRBITS;
sfr volatile typeI2S2ext_DRBITS I2S2ext_DRbits absolute 0x4000340C;

 typedef struct tagI2S2ext_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeI2S2ext_CRCPRBITS;
sfr volatile typeI2S2ext_CRCPRBITS I2S2ext_CRCPRbits absolute 0x40003410;

 typedef struct tagI2S2ext_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeI2S2ext_RXCRCRBITS;
sfr volatile typeI2S2ext_RXCRCRBITS I2S2ext_RXCRCRbits absolute 0x40003414;

 typedef struct tagI2S2ext_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeI2S2ext_TXCRCRBITS;
sfr volatile typeI2S2ext_TXCRCRBITS I2S2ext_TXCRCRbits absolute 0x40003418;

 typedef struct tagI2S2ext_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeI2S2ext_I2SCFGRBITS;
sfr volatile typeI2S2ext_I2SCFGRBITS I2S2ext_I2SCFGRbits absolute 0x4000341C;

 typedef struct tagI2S2ext_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeI2S2ext_I2SPRBITS;
sfr volatile typeI2S2ext_I2SPRBITS I2S2ext_I2SPRbits absolute 0x40003420;

 typedef struct tagI2S3ext_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeI2S3ext_CR1BITS;
sfr volatile typeI2S3ext_CR1BITS I2S3ext_CR1bits absolute 0x40004000;

 typedef struct tagI2S3ext_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeI2S3ext_CR2BITS;
sfr volatile typeI2S3ext_CR2BITS I2S3ext_CR2bits absolute 0x40004004;

 typedef struct tagI2S3ext_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeI2S3ext_SRBITS;
sfr volatile typeI2S3ext_SRBITS I2S3ext_SRbits absolute 0x40004008;

 typedef struct tagI2S3ext_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeI2S3ext_DRBITS;
sfr volatile typeI2S3ext_DRBITS I2S3ext_DRbits absolute 0x4000400C;

 typedef struct tagI2S3ext_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeI2S3ext_CRCPRBITS;
sfr volatile typeI2S3ext_CRCPRBITS I2S3ext_CRCPRbits absolute 0x40004010;

 typedef struct tagI2S3ext_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeI2S3ext_RXCRCRBITS;
sfr volatile typeI2S3ext_RXCRCRBITS I2S3ext_RXCRCRbits absolute 0x40004014;

 typedef struct tagI2S3ext_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeI2S3ext_TXCRCRBITS;
sfr volatile typeI2S3ext_TXCRCRBITS I2S3ext_TXCRCRbits absolute 0x40004018;

 typedef struct tagI2S3ext_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeI2S3ext_I2SCFGRBITS;
sfr volatile typeI2S3ext_I2SCFGRBITS I2S3ext_I2SCFGRbits absolute 0x4000401C;

 typedef struct tagI2S3ext_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeI2S3ext_I2SPRBITS;
sfr volatile typeI2S3ext_I2SPRBITS I2S3ext_I2SPRbits absolute 0x40004020;

 typedef struct tagSPI1_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI1_CR1BITS;
sfr volatile typeSPI1_CR1BITS SPI1_CR1bits absolute 0x40013000;

 typedef struct tagSPI1_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI1_CR2BITS;
sfr volatile typeSPI1_CR2BITS SPI1_CR2bits absolute 0x40013004;

 typedef struct tagSPI1_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI1_SRBITS;
sfr volatile typeSPI1_SRBITS SPI1_SRbits absolute 0x40013008;

 typedef struct tagSPI1_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI1_DRBITS;
sfr volatile typeSPI1_DRBITS SPI1_DRbits absolute 0x4001300C;

 typedef struct tagSPI1_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI1_CRCPRBITS;
sfr volatile typeSPI1_CRCPRBITS SPI1_CRCPRbits absolute 0x40013010;

 typedef struct tagSPI1_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI1_RXCRCRBITS;
sfr volatile typeSPI1_RXCRCRBITS SPI1_RXCRCRbits absolute 0x40013014;

 typedef struct tagSPI1_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI1_TXCRCRBITS;
sfr volatile typeSPI1_TXCRCRBITS SPI1_TXCRCRbits absolute 0x40013018;

 typedef struct tagSPI1_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI1_I2SCFGRBITS;
sfr volatile typeSPI1_I2SCFGRBITS SPI1_I2SCFGRbits absolute 0x4001301C;

 typedef struct tagSPI1_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI1_I2SPRBITS;
sfr volatile typeSPI1_I2SPRBITS SPI1_I2SPRbits absolute 0x40013020;

 typedef struct tagSPI2_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI2_CR1BITS;
sfr volatile typeSPI2_CR1BITS SPI2_CR1bits absolute 0x40003800;

 typedef struct tagSPI2_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI2_CR2BITS;
sfr volatile typeSPI2_CR2BITS SPI2_CR2bits absolute 0x40003804;

 typedef struct tagSPI2_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI2_SRBITS;
sfr volatile typeSPI2_SRBITS SPI2_SRbits absolute 0x40003808;

 typedef struct tagSPI2_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI2_DRBITS;
sfr volatile typeSPI2_DRBITS SPI2_DRbits absolute 0x4000380C;

 typedef struct tagSPI2_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI2_CRCPRBITS;
sfr volatile typeSPI2_CRCPRBITS SPI2_CRCPRbits absolute 0x40003810;

 typedef struct tagSPI2_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI2_RXCRCRBITS;
sfr volatile typeSPI2_RXCRCRBITS SPI2_RXCRCRbits absolute 0x40003814;

 typedef struct tagSPI2_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI2_TXCRCRBITS;
sfr volatile typeSPI2_TXCRCRBITS SPI2_TXCRCRbits absolute 0x40003818;

 typedef struct tagSPI2_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI2_I2SCFGRBITS;
sfr volatile typeSPI2_I2SCFGRBITS SPI2_I2SCFGRbits absolute 0x4000381C;

 typedef struct tagSPI2_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI2_I2SPRBITS;
sfr volatile typeSPI2_I2SPRBITS SPI2_I2SPRbits absolute 0x40003820;

 typedef struct tagSPI3_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI3_CR1BITS;
sfr volatile typeSPI3_CR1BITS SPI3_CR1bits absolute 0x40003C00;

 typedef struct tagSPI3_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI3_CR2BITS;
sfr volatile typeSPI3_CR2BITS SPI3_CR2bits absolute 0x40003C04;

 typedef struct tagSPI3_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI3_SRBITS;
sfr volatile typeSPI3_SRBITS SPI3_SRbits absolute 0x40003C08;

 typedef struct tagSPI3_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI3_DRBITS;
sfr volatile typeSPI3_DRBITS SPI3_DRbits absolute 0x40003C0C;

 typedef struct tagSPI3_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI3_CRCPRBITS;
sfr volatile typeSPI3_CRCPRBITS SPI3_CRCPRbits absolute 0x40003C10;

 typedef struct tagSPI3_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI3_RXCRCRBITS;
sfr volatile typeSPI3_RXCRCRBITS SPI3_RXCRCRbits absolute 0x40003C14;

 typedef struct tagSPI3_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI3_TXCRCRBITS;
sfr volatile typeSPI3_TXCRCRBITS SPI3_TXCRCRbits absolute 0x40003C18;

 typedef struct tagSPI3_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI3_I2SCFGRBITS;
sfr volatile typeSPI3_I2SCFGRBITS SPI3_I2SCFGRbits absolute 0x40003C1C;

 typedef struct tagSPI3_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI3_I2SPRBITS;
sfr volatile typeSPI3_I2SPRBITS SPI3_I2SPRbits absolute 0x40003C20;

 typedef struct tagSPI4_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI4_CR1BITS;
sfr volatile typeSPI4_CR1BITS SPI4_CR1bits absolute 0x40013400;

 typedef struct tagSPI4_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI4_CR2BITS;
sfr volatile typeSPI4_CR2BITS SPI4_CR2bits absolute 0x40013404;

 typedef struct tagSPI4_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI4_SRBITS;
sfr volatile typeSPI4_SRBITS SPI4_SRbits absolute 0x40013408;

 typedef struct tagSPI4_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI4_DRBITS;
sfr volatile typeSPI4_DRBITS SPI4_DRbits absolute 0x4001340C;

 typedef struct tagSPI4_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI4_CRCPRBITS;
sfr volatile typeSPI4_CRCPRBITS SPI4_CRCPRbits absolute 0x40013410;

 typedef struct tagSPI4_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI4_RXCRCRBITS;
sfr volatile typeSPI4_RXCRCRBITS SPI4_RXCRCRbits absolute 0x40013414;

 typedef struct tagSPI4_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI4_TXCRCRBITS;
sfr volatile typeSPI4_TXCRCRBITS SPI4_TXCRCRbits absolute 0x40013418;

 typedef struct tagSPI4_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI4_I2SCFGRBITS;
sfr volatile typeSPI4_I2SCFGRBITS SPI4_I2SCFGRbits absolute 0x4001341C;

 typedef struct tagSPI4_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI4_I2SPRBITS;
sfr volatile typeSPI4_I2SPRBITS SPI4_I2SPRbits absolute 0x40013420;

 typedef struct tagSPI5_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI5_CR1BITS;
sfr volatile typeSPI5_CR1BITS SPI5_CR1bits absolute 0x40015000;

 typedef struct tagSPI5_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI5_CR2BITS;
sfr volatile typeSPI5_CR2BITS SPI5_CR2bits absolute 0x40015004;

 typedef struct tagSPI5_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI5_SRBITS;
sfr volatile typeSPI5_SRBITS SPI5_SRbits absolute 0x40015008;

 typedef struct tagSPI5_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI5_DRBITS;
sfr volatile typeSPI5_DRBITS SPI5_DRbits absolute 0x4001500C;

 typedef struct tagSPI5_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI5_CRCPRBITS;
sfr volatile typeSPI5_CRCPRBITS SPI5_CRCPRbits absolute 0x40015010;

 typedef struct tagSPI5_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI5_RXCRCRBITS;
sfr volatile typeSPI5_RXCRCRBITS SPI5_RXCRCRbits absolute 0x40015014;

 typedef struct tagSPI5_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI5_TXCRCRBITS;
sfr volatile typeSPI5_TXCRCRBITS SPI5_TXCRCRbits absolute 0x40015018;

 typedef struct tagSPI5_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI5_I2SCFGRBITS;
sfr volatile typeSPI5_I2SCFGRBITS SPI5_I2SCFGRbits absolute 0x4001501C;

 typedef struct tagSPI5_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI5_I2SPRBITS;
sfr volatile typeSPI5_I2SPRBITS SPI5_I2SPRbits absolute 0x40015020;

 typedef struct tagSPI6_CR1BITS {
  union {
    struct {
      unsigned CPHA : 1;
      unsigned CPOL : 1;
      unsigned MSTR : 1;
      unsigned BR : 3;
      unsigned SPE : 1;
      unsigned LSBFIRST : 1;
      unsigned SSI : 1;
      unsigned SSM : 1;
      unsigned RXONLY : 1;
      unsigned DFF : 1;
      unsigned CRCNEXT : 1;
      unsigned CRCEN : 1;
      unsigned BIDIOE : 1;
      unsigned BIDIMODE : 1;
      unsigned : 16;
    };
  };
} typeSPI6_CR1BITS;
sfr volatile typeSPI6_CR1BITS SPI6_CR1bits absolute 0x40015400;

 typedef struct tagSPI6_CR2BITS {
  union {
    struct {
      unsigned RXDMAEN : 1;
      unsigned TXDMAEN : 1;
      unsigned SSOE : 1;
      unsigned : 1;
      unsigned FRF : 1;
      unsigned ERRIE : 1;
      unsigned RXNEIE : 1;
      unsigned TXEIE : 1;
      unsigned : 24;
    };
  };
} typeSPI6_CR2BITS;
sfr volatile typeSPI6_CR2BITS SPI6_CR2bits absolute 0x40015404;

 typedef struct tagSPI6_SRBITS {
  union {
    struct {
      unsigned RXNE : 1;
      unsigned TXE : 1;
      unsigned CHSIDE : 1;
      unsigned UDR : 1;
      unsigned CRCERR : 1;
      unsigned MODF_ : 1;
      unsigned OVR : 1;
      unsigned BSY : 1;
      unsigned TIFRFE : 1;
      unsigned : 23;
    };
  };
} typeSPI6_SRBITS;
sfr volatile typeSPI6_SRBITS SPI6_SRbits absolute 0x40015408;

 typedef struct tagSPI6_DRBITS {
  union {
    struct {
      unsigned DR : 16;
      unsigned : 16;
    };
  };
} typeSPI6_DRBITS;
sfr volatile typeSPI6_DRBITS SPI6_DRbits absolute 0x4001540C;

 typedef struct tagSPI6_CRCPRBITS {
  union {
    struct {
      unsigned CRCPOLY : 16;
      unsigned : 16;
    };
  };
} typeSPI6_CRCPRBITS;
sfr volatile typeSPI6_CRCPRBITS SPI6_CRCPRbits absolute 0x40015410;

 typedef struct tagSPI6_RXCRCRBITS {
  union {
    struct {
      unsigned RxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI6_RXCRCRBITS;
sfr volatile typeSPI6_RXCRCRBITS SPI6_RXCRCRbits absolute 0x40015414;

 typedef struct tagSPI6_TXCRCRBITS {
  union {
    struct {
      unsigned TxCRC : 16;
      unsigned : 16;
    };
  };
} typeSPI6_TXCRCRBITS;
sfr volatile typeSPI6_TXCRCRBITS SPI6_TXCRCRbits absolute 0x40015418;

 typedef struct tagSPI6_I2SCFGRBITS {
  union {
    struct {
      unsigned CHLEN : 1;
      unsigned DATLEN : 2;
      unsigned CKPOL : 1;
      unsigned I2SSTD : 2;
      unsigned : 1;
      unsigned PCMSYNC : 1;
      unsigned I2SCFG : 2;
      unsigned I2SE : 1;
      unsigned I2SMOD : 1;
      unsigned : 20;
    };
  };
} typeSPI6_I2SCFGRBITS;
sfr volatile typeSPI6_I2SCFGRBITS SPI6_I2SCFGRbits absolute 0x4001541C;

 typedef struct tagSPI6_I2SPRBITS {
  union {
    struct {
      unsigned I2SDIV : 8;
      unsigned ODD : 1;
      unsigned MCKOE : 1;
      unsigned : 22;
    };
  };
} typeSPI6_I2SPRBITS;
sfr volatile typeSPI6_I2SPRBITS SPI6_I2SPRbits absolute 0x40015420;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;

 typedef struct tagDFSDM1_CH0CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned CKOUTDIV : 8;
      unsigned : 6;
      unsigned CKOUTSRC : 1;
      unsigned DFSDMEN : 1;
    };
  };
} typeDFSDM1_CH0CFGR1BITS;
sfr volatile typeDFSDM1_CH0CFGR1BITS DFSDM1_CH0CFGR1bits absolute 0x40016000;

 typedef struct tagDFSDM1_CH0CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH0CFGR2BITS;
sfr volatile typeDFSDM1_CH0CFGR2BITS DFSDM1_CH0CFGR2bits absolute 0x40016004;

 typedef struct tagDFSDM1_CH0AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH0AWSCDRBITS;
sfr volatile typeDFSDM1_CH0AWSCDRBITS DFSDM1_CH0AWSCDRbits absolute 0x40016008;

 typedef struct tagDFSDM1_CH0WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH0WDATRBITS;
sfr volatile typeDFSDM1_CH0WDATRBITS DFSDM1_CH0WDATRbits absolute 0x4001600C;

 typedef struct tagDFSDM1_CH0DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH0DATINRBITS;
sfr volatile typeDFSDM1_CH0DATINRBITS DFSDM1_CH0DATINRbits absolute 0x40016010;

 typedef struct tagDFSDM1_CH1CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH1CFGR1BITS;
sfr volatile typeDFSDM1_CH1CFGR1BITS DFSDM1_CH1CFGR1bits absolute 0x40016020;

 typedef struct tagDFSDM1_CH1CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH1CFGR2BITS;
sfr volatile typeDFSDM1_CH1CFGR2BITS DFSDM1_CH1CFGR2bits absolute 0x40016024;

 typedef struct tagDFSDM1_CH1AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH1AWSCDRBITS;
sfr volatile typeDFSDM1_CH1AWSCDRBITS DFSDM1_CH1AWSCDRbits absolute 0x40016028;

 typedef struct tagDFSDM1_CH1WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH1WDATRBITS;
sfr volatile typeDFSDM1_CH1WDATRBITS DFSDM1_CH1WDATRbits absolute 0x4001602C;

 typedef struct tagDFSDM1_CH1DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH1DATINRBITS;
sfr volatile typeDFSDM1_CH1DATINRBITS DFSDM1_CH1DATINRbits absolute 0x40016030;

 typedef struct tagDFSDM1_CH2CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH2CFGR1BITS;
sfr volatile typeDFSDM1_CH2CFGR1BITS DFSDM1_CH2CFGR1bits absolute 0x40016040;

 typedef struct tagDFSDM1_CH2CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH2CFGR2BITS;
sfr volatile typeDFSDM1_CH2CFGR2BITS DFSDM1_CH2CFGR2bits absolute 0x40016044;

 typedef struct tagDFSDM1_CH2AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH2AWSCDRBITS;
sfr volatile typeDFSDM1_CH2AWSCDRBITS DFSDM1_CH2AWSCDRbits absolute 0x40016048;

 typedef struct tagDFSDM1_CH2WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH2WDATRBITS;
sfr volatile typeDFSDM1_CH2WDATRBITS DFSDM1_CH2WDATRbits absolute 0x4001604C;

 typedef struct tagDFSDM1_CH2DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH2DATINRBITS;
sfr volatile typeDFSDM1_CH2DATINRBITS DFSDM1_CH2DATINRbits absolute 0x40016050;

 typedef struct tagDFSDM1_CH3CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH3CFGR1BITS;
sfr volatile typeDFSDM1_CH3CFGR1BITS DFSDM1_CH3CFGR1bits absolute 0x40016060;

 typedef struct tagDFSDM1_CH3CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH3CFGR2BITS;
sfr volatile typeDFSDM1_CH3CFGR2BITS DFSDM1_CH3CFGR2bits absolute 0x40016064;

 typedef struct tagDFSDM1_CH3AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH3AWSCDRBITS;
sfr volatile typeDFSDM1_CH3AWSCDRBITS DFSDM1_CH3AWSCDRbits absolute 0x40016068;

 typedef struct tagDFSDM1_CH3WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH3WDATRBITS;
sfr volatile typeDFSDM1_CH3WDATRBITS DFSDM1_CH3WDATRbits absolute 0x4001606C;

 typedef struct tagDFSDM1_CH3DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH3DATINRBITS;
sfr volatile typeDFSDM1_CH3DATINRBITS DFSDM1_CH3DATINRbits absolute 0x40016070;

 typedef struct tagDFSDM1_CH4CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH4CFGR1BITS;
sfr volatile typeDFSDM1_CH4CFGR1BITS DFSDM1_CH4CFGR1bits absolute 0x40016080;

 typedef struct tagDFSDM1_CH4CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH4CFGR2BITS;
sfr volatile typeDFSDM1_CH4CFGR2BITS DFSDM1_CH4CFGR2bits absolute 0x40016084;

 typedef struct tagDFSDM1_CH4AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH4AWSCDRBITS;
sfr volatile typeDFSDM1_CH4AWSCDRBITS DFSDM1_CH4AWSCDRbits absolute 0x40016088;

 typedef struct tagDFSDM1_CH4WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH4WDATRBITS;
sfr volatile typeDFSDM1_CH4WDATRBITS DFSDM1_CH4WDATRbits absolute 0x4001608C;

 typedef struct tagDFSDM1_CH4DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH4DATINRBITS;
sfr volatile typeDFSDM1_CH4DATINRBITS DFSDM1_CH4DATINRbits absolute 0x40016090;

 typedef struct tagDFSDM1_CH5CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH5CFGR1BITS;
sfr volatile typeDFSDM1_CH5CFGR1BITS DFSDM1_CH5CFGR1bits absolute 0x400160A0;

 typedef struct tagDFSDM1_CH5CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH5CFGR2BITS;
sfr volatile typeDFSDM1_CH5CFGR2BITS DFSDM1_CH5CFGR2bits absolute 0x400160A4;

 typedef struct tagDFSDM1_CH5AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH5AWSCDRBITS;
sfr volatile typeDFSDM1_CH5AWSCDRBITS DFSDM1_CH5AWSCDRbits absolute 0x400160A8;

 typedef struct tagDFSDM1_CH5WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH5WDATRBITS;
sfr volatile typeDFSDM1_CH5WDATRBITS DFSDM1_CH5WDATRbits absolute 0x400160AC;

 typedef struct tagDFSDM1_CH5DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH5DATINRBITS;
sfr volatile typeDFSDM1_CH5DATINRBITS DFSDM1_CH5DATINRbits absolute 0x400160B0;

 typedef struct tagDFSDM1_CH6CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH6CFGR1BITS;
sfr volatile typeDFSDM1_CH6CFGR1BITS DFSDM1_CH6CFGR1bits absolute 0x400160C0;

 typedef struct tagDFSDM1_CH6CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH6CFGR2BITS;
sfr volatile typeDFSDM1_CH6CFGR2BITS DFSDM1_CH6CFGR2bits absolute 0x400160C4;

 typedef struct tagDFSDM1_CH6AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH6AWSCDRBITS;
sfr volatile typeDFSDM1_CH6AWSCDRBITS DFSDM1_CH6AWSCDRbits absolute 0x400160C8;

 typedef struct tagDFSDM1_CH6WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH6WDATRBITS;
sfr volatile typeDFSDM1_CH6WDATRBITS DFSDM1_CH6WDATRbits absolute 0x400160CC;

 typedef struct tagDFSDM1_CH6DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH6DATINRBITS;
sfr volatile typeDFSDM1_CH6DATINRBITS DFSDM1_CH6DATINRbits absolute 0x400160D0;

 typedef struct tagDFSDM1_CH7CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH7CFGR1BITS;
sfr volatile typeDFSDM1_CH7CFGR1BITS DFSDM1_CH7CFGR1bits absolute 0x400160E0;

 typedef struct tagDFSDM1_CH7CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM1_CH7CFGR2BITS;
sfr volatile typeDFSDM1_CH7CFGR2BITS DFSDM1_CH7CFGR2bits absolute 0x400160E4;

 typedef struct tagDFSDM1_CH7AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM1_CH7AWSCDRBITS;
sfr volatile typeDFSDM1_CH7AWSCDRBITS DFSDM1_CH7AWSCDRbits absolute 0x400160E8;

 typedef struct tagDFSDM1_CH7WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM1_CH7WDATRBITS;
sfr volatile typeDFSDM1_CH7WDATRBITS DFSDM1_CH7WDATRbits absolute 0x400160EC;

 typedef struct tagDFSDM1_CH7DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM1_CH7DATINRBITS;
sfr volatile typeDFSDM1_CH7DATINRBITS DFSDM1_CH7DATINRbits absolute 0x400160F0;

 typedef struct tagDFSDM1_FLT0CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM1_FLT0CR1BITS;
sfr volatile typeDFSDM1_FLT0CR1BITS DFSDM1_FLT0CR1bits absolute 0x40016100;

 typedef struct tagDFSDM1_FLT0CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM1_FLT0CR2BITS;
sfr volatile typeDFSDM1_FLT0CR2BITS DFSDM1_FLT0CR2bits absolute 0x40016104;

 typedef struct tagDFSDM1_FLT0ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM1_FLT0ISRBITS;
sfr volatile typeDFSDM1_FLT0ISRBITS DFSDM1_FLT0ISRbits absolute 0x40016108;

 typedef struct tagDFSDM1_FLT0ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM1_FLT0ICRBITS;
sfr volatile typeDFSDM1_FLT0ICRBITS DFSDM1_FLT0ICRbits absolute 0x4001610C;

 typedef struct tagDFSDM1_FLT0JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM1_FLT0JCHGRBITS;
sfr volatile typeDFSDM1_FLT0JCHGRBITS DFSDM1_FLT0JCHGRbits absolute 0x40016110;

 typedef struct tagDFSDM1_FLT0FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM1_FLT0FCRBITS;
sfr volatile typeDFSDM1_FLT0FCRBITS DFSDM1_FLT0FCRbits absolute 0x40016114;

 typedef struct tagDFSDM1_FLT0JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM1_FLT0JDATARBITS;
sfr volatile typeDFSDM1_FLT0JDATARBITS DFSDM1_FLT0JDATARbits absolute 0x40016118;

 typedef struct tagDFSDM1_FLT0RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM1_FLT0RDATARBITS;
sfr volatile typeDFSDM1_FLT0RDATARBITS DFSDM1_FLT0RDATARbits absolute 0x4001611C;

 typedef struct tagDFSDM1_FLT0AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM1_FLT0AWHTRBITS;
sfr volatile typeDFSDM1_FLT0AWHTRBITS DFSDM1_FLT0AWHTRbits absolute 0x40016120;

 typedef struct tagDFSDM1_FLT0AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM1_FLT0AWLTRBITS;
sfr volatile typeDFSDM1_FLT0AWLTRBITS DFSDM1_FLT0AWLTRbits absolute 0x40016124;

 typedef struct tagDFSDM1_FLT0AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT0AWSRBITS;
sfr volatile typeDFSDM1_FLT0AWSRBITS DFSDM1_FLT0AWSRbits absolute 0x40016128;

 typedef struct tagDFSDM1_FLT0AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT0AWCFRBITS;
sfr volatile typeDFSDM1_FLT0AWCFRBITS DFSDM1_FLT0AWCFRbits absolute 0x4001612C;

 typedef struct tagDFSDM1_FLT0EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM1_FLT0EXMAXBITS;
sfr volatile typeDFSDM1_FLT0EXMAXBITS DFSDM1_FLT0EXMAXbits absolute 0x40016130;

 typedef struct tagDFSDM1_FLT0EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM1_FLT0EXMINBITS;
sfr volatile typeDFSDM1_FLT0EXMINBITS DFSDM1_FLT0EXMINbits absolute 0x40016134;

 typedef struct tagDFSDM1_FLT0CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM1_FLT0CNVTIMRBITS;
sfr volatile typeDFSDM1_FLT0CNVTIMRBITS DFSDM1_FLT0CNVTIMRbits absolute 0x40016138;

 typedef struct tagDFSDM1_FLT1CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM1_FLT1CR1BITS;
sfr volatile typeDFSDM1_FLT1CR1BITS DFSDM1_FLT1CR1bits absolute 0x40016180;

 typedef struct tagDFSDM1_FLT1CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM1_FLT1CR2BITS;
sfr volatile typeDFSDM1_FLT1CR2BITS DFSDM1_FLT1CR2bits absolute 0x40016184;

 typedef struct tagDFSDM1_FLT1ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM1_FLT1ISRBITS;
sfr volatile typeDFSDM1_FLT1ISRBITS DFSDM1_FLT1ISRbits absolute 0x40016188;

 typedef struct tagDFSDM1_FLT1ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM1_FLT1ICRBITS;
sfr volatile typeDFSDM1_FLT1ICRBITS DFSDM1_FLT1ICRbits absolute 0x4001618C;

 typedef struct tagDFSDM1_FLT1JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM1_FLT1JCHGRBITS;
sfr volatile typeDFSDM1_FLT1JCHGRBITS DFSDM1_FLT1JCHGRbits absolute 0x40016190;

 typedef struct tagDFSDM1_FLT1FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM1_FLT1FCRBITS;
sfr volatile typeDFSDM1_FLT1FCRBITS DFSDM1_FLT1FCRbits absolute 0x40016194;

 typedef struct tagDFSDM1_FLT1JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM1_FLT1JDATARBITS;
sfr volatile typeDFSDM1_FLT1JDATARBITS DFSDM1_FLT1JDATARbits absolute 0x40016198;

 typedef struct tagDFSDM1_FLT1RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM1_FLT1RDATARBITS;
sfr volatile typeDFSDM1_FLT1RDATARBITS DFSDM1_FLT1RDATARbits absolute 0x4001619C;

 typedef struct tagDFSDM1_FLT1AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM1_FLT1AWHTRBITS;
sfr volatile typeDFSDM1_FLT1AWHTRBITS DFSDM1_FLT1AWHTRbits absolute 0x400161A0;

 typedef struct tagDFSDM1_FLT1AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM1_FLT1AWLTRBITS;
sfr volatile typeDFSDM1_FLT1AWLTRBITS DFSDM1_FLT1AWLTRbits absolute 0x400161A4;

 typedef struct tagDFSDM1_FLT1AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT1AWSRBITS;
sfr volatile typeDFSDM1_FLT1AWSRBITS DFSDM1_FLT1AWSRbits absolute 0x400161A8;

 typedef struct tagDFSDM1_FLT1AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT1AWCFRBITS;
sfr volatile typeDFSDM1_FLT1AWCFRBITS DFSDM1_FLT1AWCFRbits absolute 0x400161AC;

 typedef struct tagDFSDM1_FLT1EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM1_FLT1EXMAXBITS;
sfr volatile typeDFSDM1_FLT1EXMAXBITS DFSDM1_FLT1EXMAXbits absolute 0x400161B0;

 typedef struct tagDFSDM1_FLT1EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM1_FLT1EXMINBITS;
sfr volatile typeDFSDM1_FLT1EXMINBITS DFSDM1_FLT1EXMINbits absolute 0x400161B4;

 typedef struct tagDFSDM1_FLT1CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM1_FLT1CNVTIMRBITS;
sfr volatile typeDFSDM1_FLT1CNVTIMRBITS DFSDM1_FLT1CNVTIMRbits absolute 0x400161B8;

 typedef struct tagDFSDM1_FLT2CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM1_FLT2CR1BITS;
sfr volatile typeDFSDM1_FLT2CR1BITS DFSDM1_FLT2CR1bits absolute 0x40016200;

 typedef struct tagDFSDM1_FLT2CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM1_FLT2CR2BITS;
sfr volatile typeDFSDM1_FLT2CR2BITS DFSDM1_FLT2CR2bits absolute 0x40016204;

 typedef struct tagDFSDM1_FLT2ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM1_FLT2ISRBITS;
sfr volatile typeDFSDM1_FLT2ISRBITS DFSDM1_FLT2ISRbits absolute 0x40016208;

 typedef struct tagDFSDM1_FLT2ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM1_FLT2ICRBITS;
sfr volatile typeDFSDM1_FLT2ICRBITS DFSDM1_FLT2ICRbits absolute 0x4001620C;

 typedef struct tagDFSDM1_FLT2JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM1_FLT2JCHGRBITS;
sfr volatile typeDFSDM1_FLT2JCHGRBITS DFSDM1_FLT2JCHGRbits absolute 0x40016210;

 typedef struct tagDFSDM1_FLT2FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM1_FLT2FCRBITS;
sfr volatile typeDFSDM1_FLT2FCRBITS DFSDM1_FLT2FCRbits absolute 0x40016214;

 typedef struct tagDFSDM1_FLT2JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM1_FLT2JDATARBITS;
sfr volatile typeDFSDM1_FLT2JDATARBITS DFSDM1_FLT2JDATARbits absolute 0x40016218;

 typedef struct tagDFSDM1_FLT2RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM1_FLT2RDATARBITS;
sfr volatile typeDFSDM1_FLT2RDATARBITS DFSDM1_FLT2RDATARbits absolute 0x4001621C;

 typedef struct tagDFSDM1_FLT2AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM1_FLT2AWHTRBITS;
sfr volatile typeDFSDM1_FLT2AWHTRBITS DFSDM1_FLT2AWHTRbits absolute 0x40016220;

 typedef struct tagDFSDM1_FLT2AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM1_FLT2AWLTRBITS;
sfr volatile typeDFSDM1_FLT2AWLTRBITS DFSDM1_FLT2AWLTRbits absolute 0x40016224;

 typedef struct tagDFSDM1_FLT2AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT2AWSRBITS;
sfr volatile typeDFSDM1_FLT2AWSRBITS DFSDM1_FLT2AWSRbits absolute 0x40016228;

 typedef struct tagDFSDM1_FLT2AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT2AWCFRBITS;
sfr volatile typeDFSDM1_FLT2AWCFRBITS DFSDM1_FLT2AWCFRbits absolute 0x4001622C;

 typedef struct tagDFSDM1_FLT2EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM1_FLT2EXMAXBITS;
sfr volatile typeDFSDM1_FLT2EXMAXBITS DFSDM1_FLT2EXMAXbits absolute 0x40016230;

 typedef struct tagDFSDM1_FLT2EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM1_FLT2EXMINBITS;
sfr volatile typeDFSDM1_FLT2EXMINBITS DFSDM1_FLT2EXMINbits absolute 0x40016234;

 typedef struct tagDFSDM1_FLT2CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM1_FLT2CNVTIMRBITS;
sfr volatile typeDFSDM1_FLT2CNVTIMRBITS DFSDM1_FLT2CNVTIMRbits absolute 0x40016238;

 typedef struct tagDFSDM1_FLT3CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM1_FLT3CR1BITS;
sfr volatile typeDFSDM1_FLT3CR1BITS DFSDM1_FLT3CR1bits absolute 0x40016280;

 typedef struct tagDFSDM1_FLT3CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM1_FLT3CR2BITS;
sfr volatile typeDFSDM1_FLT3CR2BITS DFSDM1_FLT3CR2bits absolute 0x40016284;

 typedef struct tagDFSDM1_FLT3ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM1_FLT3ISRBITS;
sfr volatile typeDFSDM1_FLT3ISRBITS DFSDM1_FLT3ISRbits absolute 0x40016288;

 typedef struct tagDFSDM1_FLT3ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM1_FLT3ICRBITS;
sfr volatile typeDFSDM1_FLT3ICRBITS DFSDM1_FLT3ICRbits absolute 0x4001628C;

 typedef struct tagDFSDM1_FLT3JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM1_FLT3JCHGRBITS;
sfr volatile typeDFSDM1_FLT3JCHGRBITS DFSDM1_FLT3JCHGRbits absolute 0x40016290;

 typedef struct tagDFSDM1_FLT3FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM1_FLT3FCRBITS;
sfr volatile typeDFSDM1_FLT3FCRBITS DFSDM1_FLT3FCRbits absolute 0x40016294;

 typedef struct tagDFSDM1_FLT3JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM1_FLT3JDATARBITS;
sfr volatile typeDFSDM1_FLT3JDATARBITS DFSDM1_FLT3JDATARbits absolute 0x40016298;

 typedef struct tagDFSDM1_FLT3RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM1_FLT3RDATARBITS;
sfr volatile typeDFSDM1_FLT3RDATARBITS DFSDM1_FLT3RDATARbits absolute 0x4001629C;

 typedef struct tagDFSDM1_FLT3AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM1_FLT3AWHTRBITS;
sfr volatile typeDFSDM1_FLT3AWHTRBITS DFSDM1_FLT3AWHTRbits absolute 0x400162A0;

 typedef struct tagDFSDM1_FLT3AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM1_FLT3AWLTRBITS;
sfr volatile typeDFSDM1_FLT3AWLTRBITS DFSDM1_FLT3AWLTRbits absolute 0x400162A4;

 typedef struct tagDFSDM1_FLT3AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT3AWSRBITS;
sfr volatile typeDFSDM1_FLT3AWSRBITS DFSDM1_FLT3AWSRbits absolute 0x400162A8;

 typedef struct tagDFSDM1_FLT3AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM1_FLT3AWCFRBITS;
sfr volatile typeDFSDM1_FLT3AWCFRBITS DFSDM1_FLT3AWCFRbits absolute 0x400162AC;

 typedef struct tagDFSDM1_FLT3EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM1_FLT3EXMAXBITS;
sfr volatile typeDFSDM1_FLT3EXMAXBITS DFSDM1_FLT3EXMAXbits absolute 0x400162B0;

 typedef struct tagDFSDM1_FLT3EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM1_FLT3EXMINBITS;
sfr volatile typeDFSDM1_FLT3EXMINBITS DFSDM1_FLT3EXMINbits absolute 0x400162B4;

 typedef struct tagDFSDM1_FLT3CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM1_FLT3CNVTIMRBITS;
sfr volatile typeDFSDM1_FLT3CNVTIMRBITS DFSDM1_FLT3CNVTIMRbits absolute 0x400162B8;

 typedef struct tagDFSDM2_CH0CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned CKOUTDIV : 8;
      unsigned : 6;
      unsigned CKOUTSRC : 1;
      unsigned DFSDMEN : 1;
    };
  };
} typeDFSDM2_CH0CFGR1BITS;
sfr volatile typeDFSDM2_CH0CFGR1BITS DFSDM2_CH0CFGR1bits absolute 0x40016400;

 typedef struct tagDFSDM2_CH0CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH0CFGR2BITS;
sfr volatile typeDFSDM2_CH0CFGR2BITS DFSDM2_CH0CFGR2bits absolute 0x40016404;

 typedef struct tagDFSDM2_CH0AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH0AWSCDRBITS;
sfr volatile typeDFSDM2_CH0AWSCDRBITS DFSDM2_CH0AWSCDRbits absolute 0x40016408;

 typedef struct tagDFSDM2_CH0WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH0WDATRBITS;
sfr volatile typeDFSDM2_CH0WDATRBITS DFSDM2_CH0WDATRbits absolute 0x4001640C;

 typedef struct tagDFSDM2_CH0DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH0DATINRBITS;
sfr volatile typeDFSDM2_CH0DATINRBITS DFSDM2_CH0DATINRbits absolute 0x40016410;

 typedef struct tagDFSDM2_CH1CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH1CFGR1BITS;
sfr volatile typeDFSDM2_CH1CFGR1BITS DFSDM2_CH1CFGR1bits absolute 0x40016420;

 typedef struct tagDFSDM2_CH1CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH1CFGR2BITS;
sfr volatile typeDFSDM2_CH1CFGR2BITS DFSDM2_CH1CFGR2bits absolute 0x40016424;

 typedef struct tagDFSDM2_CH1AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH1AWSCDRBITS;
sfr volatile typeDFSDM2_CH1AWSCDRBITS DFSDM2_CH1AWSCDRbits absolute 0x40016428;

 typedef struct tagDFSDM2_CH1WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH1WDATRBITS;
sfr volatile typeDFSDM2_CH1WDATRBITS DFSDM2_CH1WDATRbits absolute 0x4001642C;

 typedef struct tagDFSDM2_CH1DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH1DATINRBITS;
sfr volatile typeDFSDM2_CH1DATINRBITS DFSDM2_CH1DATINRbits absolute 0x40016430;

 typedef struct tagDFSDM2_CH2CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH2CFGR1BITS;
sfr volatile typeDFSDM2_CH2CFGR1BITS DFSDM2_CH2CFGR1bits absolute 0x40016440;

 typedef struct tagDFSDM2_CH2CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH2CFGR2BITS;
sfr volatile typeDFSDM2_CH2CFGR2BITS DFSDM2_CH2CFGR2bits absolute 0x40016444;

 typedef struct tagDFSDM2_CH2AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH2AWSCDRBITS;
sfr volatile typeDFSDM2_CH2AWSCDRBITS DFSDM2_CH2AWSCDRbits absolute 0x40016448;

 typedef struct tagDFSDM2_CH2WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH2WDATRBITS;
sfr volatile typeDFSDM2_CH2WDATRBITS DFSDM2_CH2WDATRbits absolute 0x4001644C;

 typedef struct tagDFSDM2_CH2DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH2DATINRBITS;
sfr volatile typeDFSDM2_CH2DATINRBITS DFSDM2_CH2DATINRbits absolute 0x40016450;

 typedef struct tagDFSDM2_CH3CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH3CFGR1BITS;
sfr volatile typeDFSDM2_CH3CFGR1BITS DFSDM2_CH3CFGR1bits absolute 0x40016460;

 typedef struct tagDFSDM2_CH3CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH3CFGR2BITS;
sfr volatile typeDFSDM2_CH3CFGR2BITS DFSDM2_CH3CFGR2bits absolute 0x40016464;

 typedef struct tagDFSDM2_CH3AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH3AWSCDRBITS;
sfr volatile typeDFSDM2_CH3AWSCDRBITS DFSDM2_CH3AWSCDRbits absolute 0x40016468;

 typedef struct tagDFSDM2_CH3WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH3WDATRBITS;
sfr volatile typeDFSDM2_CH3WDATRBITS DFSDM2_CH3WDATRbits absolute 0x4001646C;

 typedef struct tagDFSDM2_CH3DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH3DATINRBITS;
sfr volatile typeDFSDM2_CH3DATINRBITS DFSDM2_CH3DATINRbits absolute 0x40016470;

 typedef struct tagDFSDM2_CH4CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH4CFGR1BITS;
sfr volatile typeDFSDM2_CH4CFGR1BITS DFSDM2_CH4CFGR1bits absolute 0x40016480;

 typedef struct tagDFSDM2_CH4CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH4CFGR2BITS;
sfr volatile typeDFSDM2_CH4CFGR2BITS DFSDM2_CH4CFGR2bits absolute 0x40016484;

 typedef struct tagDFSDM2_CH4AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH4AWSCDRBITS;
sfr volatile typeDFSDM2_CH4AWSCDRBITS DFSDM2_CH4AWSCDRbits absolute 0x40016488;

 typedef struct tagDFSDM2_CH4WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH4WDATRBITS;
sfr volatile typeDFSDM2_CH4WDATRBITS DFSDM2_CH4WDATRbits absolute 0x4001648C;

 typedef struct tagDFSDM2_CH4DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH4DATINRBITS;
sfr volatile typeDFSDM2_CH4DATINRBITS DFSDM2_CH4DATINRbits absolute 0x40016490;

 typedef struct tagDFSDM2_CH5CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH5CFGR1BITS;
sfr volatile typeDFSDM2_CH5CFGR1BITS DFSDM2_CH5CFGR1bits absolute 0x400164A0;

 typedef struct tagDFSDM2_CH5CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH5CFGR2BITS;
sfr volatile typeDFSDM2_CH5CFGR2BITS DFSDM2_CH5CFGR2bits absolute 0x400164A4;

 typedef struct tagDFSDM2_CH5AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH5AWSCDRBITS;
sfr volatile typeDFSDM2_CH5AWSCDRBITS DFSDM2_CH5AWSCDRbits absolute 0x400164A8;

 typedef struct tagDFSDM2_CH5WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH5WDATRBITS;
sfr volatile typeDFSDM2_CH5WDATRBITS DFSDM2_CH5WDATRbits absolute 0x400164AC;

 typedef struct tagDFSDM2_CH5DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH5DATINRBITS;
sfr volatile typeDFSDM2_CH5DATINRBITS DFSDM2_CH5DATINRbits absolute 0x400164B0;

 typedef struct tagDFSDM2_CH6CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH6CFGR1BITS;
sfr volatile typeDFSDM2_CH6CFGR1BITS DFSDM2_CH6CFGR1bits absolute 0x400164C0;

 typedef struct tagDFSDM2_CH6CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH6CFGR2BITS;
sfr volatile typeDFSDM2_CH6CFGR2BITS DFSDM2_CH6CFGR2bits absolute 0x400164C4;

 typedef struct tagDFSDM2_CH6AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH6AWSCDRBITS;
sfr volatile typeDFSDM2_CH6AWSCDRBITS DFSDM2_CH6AWSCDRbits absolute 0x400164C8;

 typedef struct tagDFSDM2_CH6WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH6WDATRBITS;
sfr volatile typeDFSDM2_CH6WDATRBITS DFSDM2_CH6WDATRbits absolute 0x400164CC;

 typedef struct tagDFSDM2_CH6DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH6DATINRBITS;
sfr volatile typeDFSDM2_CH6DATINRBITS DFSDM2_CH6DATINRbits absolute 0x400164D0;

 typedef struct tagDFSDM2_CH7CFGR1BITS {
  union {
    struct {
      unsigned SITP : 2;
      unsigned SPICKSEL : 2;
      unsigned : 1;
      unsigned SCDEN : 1;
      unsigned CKABEN : 1;
      unsigned CHEN : 1;
      unsigned CHINSEL : 1;
      unsigned : 3;
      unsigned DATMPX : 2;
      unsigned DATPACK : 2;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH7CFGR1BITS;
sfr volatile typeDFSDM2_CH7CFGR1BITS DFSDM2_CH7CFGR1bits absolute 0x400164E0;

 typedef struct tagDFSDM2_CH7CFGR2BITS {
  union {
    struct {
      unsigned : 3;
      unsigned DTRBS : 5;
      unsigned OFFSET : 24;
    };
  };
} typeDFSDM2_CH7CFGR2BITS;
sfr volatile typeDFSDM2_CH7CFGR2BITS DFSDM2_CH7CFGR2bits absolute 0x400164E4;

 typedef struct tagDFSDM2_CH7AWSCDRBITS {
  union {
    struct {
      unsigned SCDT : 8;
      unsigned : 4;
      unsigned BKSCD : 4;
      unsigned AWFOSR : 5;
      unsigned : 1;
      unsigned AWFORD : 2;
      unsigned : 8;
    };
  };
} typeDFSDM2_CH7AWSCDRBITS;
sfr volatile typeDFSDM2_CH7AWSCDRBITS DFSDM2_CH7AWSCDRbits absolute 0x400164E8;

 typedef struct tagDFSDM2_CH7WDATRBITS {
  union {
    struct {
      unsigned WDATA : 16;
      unsigned : 16;
    };
  };
} typeDFSDM2_CH7WDATRBITS;
sfr volatile typeDFSDM2_CH7WDATRBITS DFSDM2_CH7WDATRbits absolute 0x400164EC;

 typedef struct tagDFSDM2_CH7DATINRBITS {
  union {
    struct {
      unsigned INDAT0 : 16;
      unsigned INDAT1 : 16;
    };
  };
} typeDFSDM2_CH7DATINRBITS;
sfr volatile typeDFSDM2_CH7DATINRBITS DFSDM2_CH7DATINRbits absolute 0x400164F0;

 typedef struct tagDFSDM2_FLT0CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM2_FLT0CR1BITS;
sfr volatile typeDFSDM2_FLT0CR1BITS DFSDM2_FLT0CR1bits absolute 0x40016500;

 typedef struct tagDFSDM2_FLT0CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM2_FLT0CR2BITS;
sfr volatile typeDFSDM2_FLT0CR2BITS DFSDM2_FLT0CR2bits absolute 0x40016504;

 typedef struct tagDFSDM2_FLT0ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM2_FLT0ISRBITS;
sfr volatile typeDFSDM2_FLT0ISRBITS DFSDM2_FLT0ISRbits absolute 0x40016508;

 typedef struct tagDFSDM2_FLT0ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM2_FLT0ICRBITS;
sfr volatile typeDFSDM2_FLT0ICRBITS DFSDM2_FLT0ICRbits absolute 0x4001650C;

 typedef struct tagDFSDM2_FLT0JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM2_FLT0JCHGRBITS;
sfr volatile typeDFSDM2_FLT0JCHGRBITS DFSDM2_FLT0JCHGRbits absolute 0x40016510;

 typedef struct tagDFSDM2_FLT0FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM2_FLT0FCRBITS;
sfr volatile typeDFSDM2_FLT0FCRBITS DFSDM2_FLT0FCRbits absolute 0x40016514;

 typedef struct tagDFSDM2_FLT0JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM2_FLT0JDATARBITS;
sfr volatile typeDFSDM2_FLT0JDATARBITS DFSDM2_FLT0JDATARbits absolute 0x40016518;

 typedef struct tagDFSDM2_FLT0RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM2_FLT0RDATARBITS;
sfr volatile typeDFSDM2_FLT0RDATARBITS DFSDM2_FLT0RDATARbits absolute 0x4001651C;

 typedef struct tagDFSDM2_FLT0AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM2_FLT0AWHTRBITS;
sfr volatile typeDFSDM2_FLT0AWHTRBITS DFSDM2_FLT0AWHTRbits absolute 0x40016520;

 typedef struct tagDFSDM2_FLT0AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM2_FLT0AWLTRBITS;
sfr volatile typeDFSDM2_FLT0AWLTRBITS DFSDM2_FLT0AWLTRbits absolute 0x40016524;

 typedef struct tagDFSDM2_FLT0AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT0AWSRBITS;
sfr volatile typeDFSDM2_FLT0AWSRBITS DFSDM2_FLT0AWSRbits absolute 0x40016528;

 typedef struct tagDFSDM2_FLT0AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT0AWCFRBITS;
sfr volatile typeDFSDM2_FLT0AWCFRBITS DFSDM2_FLT0AWCFRbits absolute 0x4001652C;

 typedef struct tagDFSDM2_FLT0EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM2_FLT0EXMAXBITS;
sfr volatile typeDFSDM2_FLT0EXMAXBITS DFSDM2_FLT0EXMAXbits absolute 0x40016530;

 typedef struct tagDFSDM2_FLT0EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM2_FLT0EXMINBITS;
sfr volatile typeDFSDM2_FLT0EXMINBITS DFSDM2_FLT0EXMINbits absolute 0x40016534;

 typedef struct tagDFSDM2_FLT0CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM2_FLT0CNVTIMRBITS;
sfr volatile typeDFSDM2_FLT0CNVTIMRBITS DFSDM2_FLT0CNVTIMRbits absolute 0x40016538;

 typedef struct tagDFSDM2_FLT1CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM2_FLT1CR1BITS;
sfr volatile typeDFSDM2_FLT1CR1BITS DFSDM2_FLT1CR1bits absolute 0x40016580;

 typedef struct tagDFSDM2_FLT1CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM2_FLT1CR2BITS;
sfr volatile typeDFSDM2_FLT1CR2BITS DFSDM2_FLT1CR2bits absolute 0x40016584;

 typedef struct tagDFSDM2_FLT1ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM2_FLT1ISRBITS;
sfr volatile typeDFSDM2_FLT1ISRBITS DFSDM2_FLT1ISRbits absolute 0x40016588;

 typedef struct tagDFSDM2_FLT1ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM2_FLT1ICRBITS;
sfr volatile typeDFSDM2_FLT1ICRBITS DFSDM2_FLT1ICRbits absolute 0x4001658C;

 typedef struct tagDFSDM2_FLT1JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM2_FLT1JCHGRBITS;
sfr volatile typeDFSDM2_FLT1JCHGRBITS DFSDM2_FLT1JCHGRbits absolute 0x40016590;

 typedef struct tagDFSDM2_FLT1FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM2_FLT1FCRBITS;
sfr volatile typeDFSDM2_FLT1FCRBITS DFSDM2_FLT1FCRbits absolute 0x40016594;

 typedef struct tagDFSDM2_FLT1JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM2_FLT1JDATARBITS;
sfr volatile typeDFSDM2_FLT1JDATARBITS DFSDM2_FLT1JDATARbits absolute 0x40016598;

 typedef struct tagDFSDM2_FLT1RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM2_FLT1RDATARBITS;
sfr volatile typeDFSDM2_FLT1RDATARBITS DFSDM2_FLT1RDATARbits absolute 0x4001659C;

 typedef struct tagDFSDM2_FLT1AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM2_FLT1AWHTRBITS;
sfr volatile typeDFSDM2_FLT1AWHTRBITS DFSDM2_FLT1AWHTRbits absolute 0x400165A0;

 typedef struct tagDFSDM2_FLT1AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM2_FLT1AWLTRBITS;
sfr volatile typeDFSDM2_FLT1AWLTRBITS DFSDM2_FLT1AWLTRbits absolute 0x400165A4;

 typedef struct tagDFSDM2_FLT1AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT1AWSRBITS;
sfr volatile typeDFSDM2_FLT1AWSRBITS DFSDM2_FLT1AWSRbits absolute 0x400165A8;

 typedef struct tagDFSDM2_FLT1AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT1AWCFRBITS;
sfr volatile typeDFSDM2_FLT1AWCFRBITS DFSDM2_FLT1AWCFRbits absolute 0x400165AC;

 typedef struct tagDFSDM2_FLT1EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM2_FLT1EXMAXBITS;
sfr volatile typeDFSDM2_FLT1EXMAXBITS DFSDM2_FLT1EXMAXbits absolute 0x400165B0;

 typedef struct tagDFSDM2_FLT1EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM2_FLT1EXMINBITS;
sfr volatile typeDFSDM2_FLT1EXMINBITS DFSDM2_FLT1EXMINbits absolute 0x400165B4;

 typedef struct tagDFSDM2_FLT1CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM2_FLT1CNVTIMRBITS;
sfr volatile typeDFSDM2_FLT1CNVTIMRBITS DFSDM2_FLT1CNVTIMRbits absolute 0x400165B8;

 typedef struct tagDFSDM2_FLT2CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM2_FLT2CR1BITS;
sfr volatile typeDFSDM2_FLT2CR1BITS DFSDM2_FLT2CR1bits absolute 0x40016600;

 typedef struct tagDFSDM2_FLT2CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM2_FLT2CR2BITS;
sfr volatile typeDFSDM2_FLT2CR2BITS DFSDM2_FLT2CR2bits absolute 0x40016604;

 typedef struct tagDFSDM2_FLT2ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM2_FLT2ISRBITS;
sfr volatile typeDFSDM2_FLT2ISRBITS DFSDM2_FLT2ISRbits absolute 0x40016608;

 typedef struct tagDFSDM2_FLT2ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM2_FLT2ICRBITS;
sfr volatile typeDFSDM2_FLT2ICRBITS DFSDM2_FLT2ICRbits absolute 0x4001660C;

 typedef struct tagDFSDM2_FLT2JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM2_FLT2JCHGRBITS;
sfr volatile typeDFSDM2_FLT2JCHGRBITS DFSDM2_FLT2JCHGRbits absolute 0x40016610;

 typedef struct tagDFSDM2_FLT2FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM2_FLT2FCRBITS;
sfr volatile typeDFSDM2_FLT2FCRBITS DFSDM2_FLT2FCRbits absolute 0x40016614;

 typedef struct tagDFSDM2_FLT2JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM2_FLT2JDATARBITS;
sfr volatile typeDFSDM2_FLT2JDATARBITS DFSDM2_FLT2JDATARbits absolute 0x40016618;

 typedef struct tagDFSDM2_FLT2RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM2_FLT2RDATARBITS;
sfr volatile typeDFSDM2_FLT2RDATARBITS DFSDM2_FLT2RDATARbits absolute 0x4001661C;

 typedef struct tagDFSDM2_FLT2AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM2_FLT2AWHTRBITS;
sfr volatile typeDFSDM2_FLT2AWHTRBITS DFSDM2_FLT2AWHTRbits absolute 0x40016620;

 typedef struct tagDFSDM2_FLT2AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM2_FLT2AWLTRBITS;
sfr volatile typeDFSDM2_FLT2AWLTRBITS DFSDM2_FLT2AWLTRbits absolute 0x40016624;

 typedef struct tagDFSDM2_FLT2AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT2AWSRBITS;
sfr volatile typeDFSDM2_FLT2AWSRBITS DFSDM2_FLT2AWSRbits absolute 0x40016628;

 typedef struct tagDFSDM2_FLT2AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT2AWCFRBITS;
sfr volatile typeDFSDM2_FLT2AWCFRBITS DFSDM2_FLT2AWCFRbits absolute 0x4001662C;

 typedef struct tagDFSDM2_FLT2EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM2_FLT2EXMAXBITS;
sfr volatile typeDFSDM2_FLT2EXMAXBITS DFSDM2_FLT2EXMAXbits absolute 0x40016630;

 typedef struct tagDFSDM2_FLT2EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM2_FLT2EXMINBITS;
sfr volatile typeDFSDM2_FLT2EXMINBITS DFSDM2_FLT2EXMINbits absolute 0x40016634;

 typedef struct tagDFSDM2_FLT2CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM2_FLT2CNVTIMRBITS;
sfr volatile typeDFSDM2_FLT2CNVTIMRBITS DFSDM2_FLT2CNVTIMRbits absolute 0x40016638;

 typedef struct tagDFSDM2_FLT3CR1BITS {
  union {
    struct {
      unsigned DFEN : 1;
      unsigned JSWSTART : 1;
      unsigned : 1;
      unsigned JSYNC : 1;
      unsigned JSCAN : 1;
      unsigned JDMAEN : 1;
      unsigned : 2;
      unsigned JEXTSEL : 3;
      unsigned : 2;
      unsigned JEXTEN : 2;
      unsigned : 2;
      unsigned RSWSTART : 1;
      unsigned RCONT : 1;
      unsigned RSYNC : 1;
      unsigned : 1;
      unsigned RDMAEN : 1;
      unsigned : 2;
      unsigned RCH : 3;
      unsigned : 2;
      unsigned FAST : 1;
      unsigned AWFSEL : 1;
      unsigned : 1;
    };
  };
} typeDFSDM2_FLT3CR1BITS;
sfr volatile typeDFSDM2_FLT3CR1BITS DFSDM2_FLT3CR1bits absolute 0x40016680;

 typedef struct tagDFSDM2_FLT3CR2BITS {
  union {
    struct {
      unsigned JEOCIE : 1;
      unsigned REOCIE : 1;
      unsigned JOVRIE : 1;
      unsigned ROVRIE : 1;
      unsigned AWDIE : 1;
      unsigned SCDIE : 1;
      unsigned CKABIE : 1;
      unsigned : 1;
      unsigned EXCH : 8;
      unsigned AWDCH : 8;
      unsigned : 8;
    };
  };
} typeDFSDM2_FLT3CR2BITS;
sfr volatile typeDFSDM2_FLT3CR2BITS DFSDM2_FLT3CR2bits absolute 0x40016684;

 typedef struct tagDFSDM2_FLT3ISRBITS {
  union {
    struct {
      unsigned JEOCF : 1;
      unsigned REOCF : 1;
      unsigned JOVRF : 1;
      unsigned ROVRF : 1;
      unsigned AWDF : 1;
      unsigned : 8;
      unsigned JCIP : 1;
      unsigned RCIP : 1;
      unsigned : 1;
      unsigned CKABF : 8;
      unsigned SCDF : 8;
    };
  };
} typeDFSDM2_FLT3ISRBITS;
sfr volatile typeDFSDM2_FLT3ISRBITS DFSDM2_FLT3ISRbits absolute 0x40016688;

 typedef struct tagDFSDM2_FLT3ICRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CLRJOVRF : 1;
      unsigned CLRROVRF : 1;
      unsigned : 12;
      unsigned CLRCKABF : 8;
      unsigned CLRSCDF : 8;
    };
  };
} typeDFSDM2_FLT3ICRBITS;
sfr volatile typeDFSDM2_FLT3ICRBITS DFSDM2_FLT3ICRbits absolute 0x4001668C;

 typedef struct tagDFSDM2_FLT3JCHGRBITS {
  union {
    struct {
      unsigned JCHG : 8;
      unsigned : 24;
    };
  };
} typeDFSDM2_FLT3JCHGRBITS;
sfr volatile typeDFSDM2_FLT3JCHGRBITS DFSDM2_FLT3JCHGRbits absolute 0x40016690;

 typedef struct tagDFSDM2_FLT3FCRBITS {
  union {
    struct {
      unsigned IOSR : 8;
      unsigned : 8;
      unsigned FOSR : 10;
      unsigned : 3;
      unsigned FORD : 3;
    };
  };
} typeDFSDM2_FLT3FCRBITS;
sfr volatile typeDFSDM2_FLT3FCRBITS DFSDM2_FLT3FCRbits absolute 0x40016694;

 typedef struct tagDFSDM2_FLT3JDATARBITS {
  union {
    struct {
      unsigned JDATACH : 3;
      unsigned : 5;
      unsigned JDATA : 24;
    };
  };
} typeDFSDM2_FLT3JDATARBITS;
sfr volatile typeDFSDM2_FLT3JDATARBITS DFSDM2_FLT3JDATARbits absolute 0x40016698;

 typedef struct tagDFSDM2_FLT3RDATARBITS {
  union {
    struct {
      unsigned RDATACH : 3;
      unsigned : 1;
      unsigned RPEND : 1;
      unsigned : 3;
      unsigned RDATA : 24;
    };
  };
} typeDFSDM2_FLT3RDATARBITS;
sfr volatile typeDFSDM2_FLT3RDATARBITS DFSDM2_FLT3RDATARbits absolute 0x4001669C;

 typedef struct tagDFSDM2_FLT3AWHTRBITS {
  union {
    struct {
      unsigned BKAWH : 4;
      unsigned : 4;
      unsigned AWHT : 24;
    };
  };
} typeDFSDM2_FLT3AWHTRBITS;
sfr volatile typeDFSDM2_FLT3AWHTRBITS DFSDM2_FLT3AWHTRbits absolute 0x400166A0;

 typedef struct tagDFSDM2_FLT3AWLTRBITS {
  union {
    struct {
      unsigned BKAWL : 4;
      unsigned : 4;
      unsigned AWLT : 24;
    };
  };
} typeDFSDM2_FLT3AWLTRBITS;
sfr volatile typeDFSDM2_FLT3AWLTRBITS DFSDM2_FLT3AWLTRbits absolute 0x400166A4;

 typedef struct tagDFSDM2_FLT3AWSRBITS {
  union {
    struct {
      unsigned AWLTF : 8;
      unsigned AWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT3AWSRBITS;
sfr volatile typeDFSDM2_FLT3AWSRBITS DFSDM2_FLT3AWSRbits absolute 0x400166A8;

 typedef struct tagDFSDM2_FLT3AWCFRBITS {
  union {
    struct {
      unsigned CLRAWLTF : 8;
      unsigned CLRAWHTF : 8;
      unsigned : 16;
    };
  };
} typeDFSDM2_FLT3AWCFRBITS;
sfr volatile typeDFSDM2_FLT3AWCFRBITS DFSDM2_FLT3AWCFRbits absolute 0x400166AC;

 typedef struct tagDFSDM2_FLT3EXMAXBITS {
  union {
    struct {
      unsigned EXMAXCH : 3;
      unsigned : 5;
      unsigned EXMAX : 24;
    };
  };
} typeDFSDM2_FLT3EXMAXBITS;
sfr volatile typeDFSDM2_FLT3EXMAXBITS DFSDM2_FLT3EXMAXbits absolute 0x400166B0;

 typedef struct tagDFSDM2_FLT3EXMINBITS {
  union {
    struct {
      unsigned EXMINCH : 3;
      unsigned : 5;
      unsigned EXMIN : 24;
    };
  };
} typeDFSDM2_FLT3EXMINBITS;
sfr volatile typeDFSDM2_FLT3EXMINBITS DFSDM2_FLT3EXMINbits absolute 0x400166B4;

 typedef struct tagDFSDM2_FLT3CNVTIMRBITS {
  union {
    struct {
      unsigned : 4;
      unsigned CNVCNT : 28;
    };
  };
} typeDFSDM2_FLT3CNVTIMRBITS;
sfr volatile typeDFSDM2_FLT3CNVTIMRBITS DFSDM2_FLT3CNVTIMRbits absolute 0x400166B8;

 typedef struct tagTIM6_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned : 3;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM6_CR1BITS;
sfr volatile typeTIM6_CR1BITS TIM6_CR1bits absolute 0x40001000;

 typedef struct tagTIM6_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned MMS : 3;
      unsigned : 25;
    };
  };
} typeTIM6_CR2BITS;
sfr volatile typeTIM6_CR2BITS TIM6_CR2bits absolute 0x40001004;

 typedef struct tagTIM6_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned : 7;
      unsigned UDE : 1;
      unsigned : 23;
    };
  };
} typeTIM6_DIERBITS;
sfr volatile typeTIM6_DIERBITS TIM6_DIERbits absolute 0x4000100C;

 typedef struct tagTIM6_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned : 31;
    };
  };
} typeTIM6_SRBITS;
sfr volatile typeTIM6_SRBITS TIM6_SRbits absolute 0x40001010;

 typedef struct tagTIM6_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned : 31;
    };
  };
} typeTIM6_EGRBITS;
sfr volatile typeTIM6_EGRBITS TIM6_EGRbits absolute 0x40001014;

 typedef struct tagTIM6_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM6_CNTBITS;
sfr volatile typeTIM6_CNTBITS TIM6_CNTbits absolute 0x40001024;

 typedef struct tagTIM6_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM6_PSCBITS;
sfr volatile typeTIM6_PSCBITS TIM6_PSCbits absolute 0x40001028;

 typedef struct tagTIM6_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM6_ARRBITS;
sfr volatile typeTIM6_ARRBITS TIM6_ARRbits absolute 0x4000102C;

 typedef struct tagTIM7_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned : 3;
      unsigned UIFREMAP : 1;
      unsigned : 20;
    };
  };
} typeTIM7_CR1BITS;
sfr volatile typeTIM7_CR1BITS TIM7_CR1bits absolute 0x40001400;

 typedef struct tagTIM7_CR2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned MMS : 3;
      unsigned : 25;
    };
  };
} typeTIM7_CR2BITS;
sfr volatile typeTIM7_CR2BITS TIM7_CR2bits absolute 0x40001404;

 typedef struct tagTIM7_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned : 7;
      unsigned UDE : 1;
      unsigned : 23;
    };
  };
} typeTIM7_DIERBITS;
sfr volatile typeTIM7_DIERBITS TIM7_DIERbits absolute 0x4000140C;

 typedef struct tagTIM7_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned : 31;
    };
  };
} typeTIM7_SRBITS;
sfr volatile typeTIM7_SRBITS TIM7_SRbits absolute 0x40001410;

 typedef struct tagTIM7_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned : 31;
    };
  };
} typeTIM7_EGRBITS;
sfr volatile typeTIM7_EGRBITS TIM7_EGRbits absolute 0x40001414;

 typedef struct tagTIM7_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 15;
      unsigned UIFCPY : 1;
    };
  };
} typeTIM7_CNTBITS;
sfr volatile typeTIM7_CNTBITS TIM7_CNTbits absolute 0x40001424;

 typedef struct tagTIM7_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM7_PSCBITS;
sfr volatile typeTIM7_PSCBITS TIM7_PSCbits absolute 0x40001428;

 typedef struct tagTIM7_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM7_ARRBITS;
sfr volatile typeTIM7_ARRBITS TIM7_ARRbits absolute 0x4000142C;

 typedef struct tagTIM12_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned OPM : 1;
      unsigned : 3;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM12_CR1BITS;
sfr volatile typeTIM12_CR1BITS TIM12_CR1bits absolute 0x40001800;

 typedef struct tagTIM12_SMCRBITS {
  union {
    struct {
      unsigned SMS : 3;
      unsigned : 1;
      unsigned TS : 3;
      unsigned MSM : 1;
      unsigned : 24;
    };
  };
} typeTIM12_SMCRBITS;
sfr volatile typeTIM12_SMCRBITS TIM12_SMCRbits absolute 0x40001808;

 typedef struct tagTIM12_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned CC2IE : 1;
      unsigned : 3;
      unsigned TIE : 1;
      unsigned : 25;
    };
  };
} typeTIM12_DIERBITS;
sfr volatile typeTIM12_DIERBITS TIM12_DIERbits absolute 0x4000180C;

 typedef struct tagTIM12_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned CC2IF : 1;
      unsigned : 3;
      unsigned TIF : 1;
      unsigned : 2;
      unsigned CC1OF : 1;
      unsigned CC2OF : 1;
      unsigned : 21;
    };
  };
} typeTIM12_SRBITS;
sfr volatile typeTIM12_SRBITS TIM12_SRbits absolute 0x40001810;

 typedef struct tagTIM12_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned CC2G : 1;
      unsigned : 3;
      unsigned TG : 1;
      unsigned : 25;
    };
  };
} typeTIM12_EGRBITS;
sfr volatile typeTIM12_EGRBITS TIM12_EGRbits absolute 0x40001814;

 typedef struct tagTIM12_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 1;
      unsigned CC2S : 2;
      unsigned OC2FE : 1;
      unsigned OC2PE : 1;
      unsigned OC2M : 3;
      unsigned : 17;
    };
  };
} typeTIM12_CCMR1_OutputBITS;
sfr volatile typeTIM12_CCMR1_OutputBITS TIM12_CCMR1_Outputbits absolute 0x40001818;

 typedef struct tagTIM12_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 3;
      unsigned : 1;
      unsigned CC2S : 2;
      unsigned IC2PSC : 2;
      unsigned IC2F : 4;
      unsigned : 16;
    };
  };
} typeTIM12_CCMR1_InputBITS;
sfr volatile typeTIM12_CCMR1_InputBITS TIM12_CCMR1_Inputbits absolute 0x40001818;

 typedef struct tagTIM12_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned CC2E : 1;
      unsigned CC2P : 1;
      unsigned : 1;
      unsigned CC2NP : 1;
      unsigned : 24;
    };
  };
} typeTIM12_CCERBITS;
sfr volatile typeTIM12_CCERBITS TIM12_CCERbits absolute 0x40001820;

 typedef struct tagTIM12_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM12_CNTBITS;
sfr volatile typeTIM12_CNTBITS TIM12_CNTbits absolute 0x40001824;

 typedef struct tagTIM12_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM12_PSCBITS;
sfr volatile typeTIM12_PSCBITS TIM12_PSCbits absolute 0x40001828;

 typedef struct tagTIM12_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM12_ARRBITS;
sfr volatile typeTIM12_ARRBITS TIM12_ARRbits absolute 0x4000182C;

 typedef struct tagTIM12_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM12_CCR1BITS;
sfr volatile typeTIM12_CCR1BITS TIM12_CCR1bits absolute 0x40001834;

 typedef struct tagTIM12_CCR2BITS {
  union {
    struct {
      unsigned CCR2 : 16;
      unsigned : 16;
    };
  };
} typeTIM12_CCR2BITS;
sfr volatile typeTIM12_CCR2BITS TIM12_CCR2bits absolute 0x40001838;

 typedef struct tagTIM13_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned : 4;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM13_CR1BITS;
sfr volatile typeTIM13_CR1BITS TIM13_CR1bits absolute 0x40001C00;

 typedef struct tagTIM13_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 30;
    };
  };
} typeTIM13_DIERBITS;
sfr volatile typeTIM13_DIERBITS TIM13_DIERbits absolute 0x40001C0C;

 typedef struct tagTIM13_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 7;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM13_SRBITS;
sfr volatile typeTIM13_SRBITS TIM13_SRbits absolute 0x40001C10;

 typedef struct tagTIM13_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 30;
    };
  };
} typeTIM13_EGRBITS;
sfr volatile typeTIM13_EGRBITS TIM13_EGRbits absolute 0x40001C14;

 typedef struct tagTIM13_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 25;
    };
  };
} typeTIM13_CCMR1_OutputBITS;
sfr volatile typeTIM13_CCMR1_OutputBITS TIM13_CCMR1_Outputbits absolute 0x40001C18;

 typedef struct tagTIM13_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM13_CCMR1_InputBITS;
sfr volatile typeTIM13_CCMR1_InputBITS TIM13_CCMR1_Inputbits absolute 0x40001C18;

 typedef struct tagTIM13_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM13_CCERBITS;
sfr volatile typeTIM13_CCERBITS TIM13_CCERbits absolute 0x40001C20;

 typedef struct tagTIM13_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM13_CNTBITS;
sfr volatile typeTIM13_CNTBITS TIM13_CNTbits absolute 0x40001C24;

 typedef struct tagTIM13_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM13_PSCBITS;
sfr volatile typeTIM13_PSCBITS TIM13_PSCbits absolute 0x40001C28;

 typedef struct tagTIM13_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM13_ARRBITS;
sfr volatile typeTIM13_ARRBITS TIM13_ARRbits absolute 0x40001C2C;

 typedef struct tagTIM13_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM13_CCR1BITS;
sfr volatile typeTIM13_CCR1BITS TIM13_CCR1bits absolute 0x40001C34;

 typedef struct tagTIM14_CR1BITS {
  union {
    struct {
      unsigned CEN : 1;
      unsigned UDIS : 1;
      unsigned URS : 1;
      unsigned : 4;
      unsigned ARPE : 1;
      unsigned CKD : 2;
      unsigned : 22;
    };
  };
} typeTIM14_CR1BITS;
sfr volatile typeTIM14_CR1BITS TIM14_CR1bits absolute 0x40002000;

 typedef struct tagTIM14_DIERBITS {
  union {
    struct {
      unsigned UIE : 1;
      unsigned CC1IE : 1;
      unsigned : 30;
    };
  };
} typeTIM14_DIERBITS;
sfr volatile typeTIM14_DIERBITS TIM14_DIERbits absolute 0x4000200C;

 typedef struct tagTIM14_SRBITS {
  union {
    struct {
      unsigned UIF : 1;
      unsigned CC1IF : 1;
      unsigned : 7;
      unsigned CC1OF : 1;
      unsigned : 22;
    };
  };
} typeTIM14_SRBITS;
sfr volatile typeTIM14_SRBITS TIM14_SRbits absolute 0x40002010;

 typedef struct tagTIM14_EGRBITS {
  union {
    struct {
      unsigned UG : 1;
      unsigned CC1G : 1;
      unsigned : 30;
    };
  };
} typeTIM14_EGRBITS;
sfr volatile typeTIM14_EGRBITS TIM14_EGRbits absolute 0x40002014;

 typedef struct tagTIM14_CCMR1_OutputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned OC1FE : 1;
      unsigned OC1PE : 1;
      unsigned OC1M : 3;
      unsigned : 25;
    };
  };
} typeTIM14_CCMR1_OutputBITS;
sfr volatile typeTIM14_CCMR1_OutputBITS TIM14_CCMR1_Outputbits absolute 0x40002018;

 typedef struct tagTIM14_CCMR1_InputBITS {
  union {
    struct {
      unsigned CC1S : 2;
      unsigned IC1PSC : 2;
      unsigned IC1F : 4;
      unsigned : 24;
    };
  };
} typeTIM14_CCMR1_InputBITS;
sfr volatile typeTIM14_CCMR1_InputBITS TIM14_CCMR1_Inputbits absolute 0x40002018;

 typedef struct tagTIM14_CCERBITS {
  union {
    struct {
      unsigned CC1E : 1;
      unsigned CC1P : 1;
      unsigned : 1;
      unsigned CC1NP : 1;
      unsigned : 28;
    };
  };
} typeTIM14_CCERBITS;
sfr volatile typeTIM14_CCERBITS TIM14_CCERbits absolute 0x40002020;

 typedef struct tagTIM14_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeTIM14_CNTBITS;
sfr volatile typeTIM14_CNTBITS TIM14_CNTbits absolute 0x40002024;

 typedef struct tagTIM14_PSCBITS {
  union {
    struct {
      unsigned PSC : 16;
      unsigned : 16;
    };
  };
} typeTIM14_PSCBITS;
sfr volatile typeTIM14_PSCBITS TIM14_PSCbits absolute 0x40002028;

 typedef struct tagTIM14_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeTIM14_ARRBITS;
sfr volatile typeTIM14_ARRBITS TIM14_ARRbits absolute 0x4000202C;

 typedef struct tagTIM14_CCR1BITS {
  union {
    struct {
      unsigned CCR1 : 16;
      unsigned : 16;
    };
  };
} typeTIM14_CCR1BITS;
sfr volatile typeTIM14_CCR1BITS TIM14_CCR1bits absolute 0x40002034;

 typedef struct tagRNG_CRBITS {
  union {
    struct {
      unsigned : 2;
      unsigned RNGEN : 1;
      unsigned IE : 1;
      unsigned : 28;
    };
  };
} typeRNG_CRBITS;
sfr far volatile typeRNG_CRBITS RNG_CRbits absolute 0x50060800;

 typedef struct tagRNG_SRBITS {
  union {
    struct {
      unsigned DRDY : 1;
      unsigned CECS : 1;
      unsigned SECS : 1;
      unsigned : 2;
      unsigned CEIS : 1;
      unsigned SEIS : 1;
      unsigned : 25;
    };
  };
} typeRNG_SRBITS;
sfr far volatile typeRNG_SRBITS RNG_SRbits absolute 0x50060804;

 typedef struct tagRNG_DRBITS {
  union {
    struct {
      unsigned RNDATA : 32;
    };
  };
} typeRNG_DRBITS;
sfr far volatile typeRNG_DRBITS RNG_DRbits absolute 0x50060808;

 typedef struct tagCAN1_MCRBITS {
  union {
    struct {
      unsigned INRQ : 1;
      unsigned SLEEP : 1;
      unsigned TXFP : 1;
      unsigned RFLM : 1;
      unsigned NART : 1;
      unsigned AWUM : 1;
      unsigned ABOM : 1;
      unsigned TTCM : 1;
      unsigned : 7;
      unsigned RESET_ : 1;
      unsigned DBF : 1;
      unsigned : 15;
    };
  };
} typeCAN1_MCRBITS;
sfr volatile typeCAN1_MCRBITS CAN1_MCRbits absolute 0x40006400;

 typedef struct tagCAN1_MSRBITS {
  union {
    struct {
      unsigned INAK : 1;
      unsigned SLAK : 1;
      unsigned ERRI : 1;
      unsigned WKUI : 1;
      unsigned SLAKI : 1;
      unsigned : 3;
      unsigned TXM : 1;
      unsigned RXM : 1;
      unsigned SAMP : 1;
      unsigned RX_ : 1;
      unsigned : 20;
    };
  };
} typeCAN1_MSRBITS;
sfr volatile typeCAN1_MSRBITS CAN1_MSRbits absolute 0x40006404;

 typedef struct tagCAN1_TSRBITS {
  union {
    struct {
      unsigned RQCP0 : 1;
      unsigned TXOK0 : 1;
      unsigned ALST0 : 1;
      unsigned TERR0 : 1;
      unsigned : 3;
      unsigned ABRQ0 : 1;
      unsigned RQCP1 : 1;
      unsigned TXOK1 : 1;
      unsigned ALST1 : 1;
      unsigned TERR1 : 1;
      unsigned : 3;
      unsigned ABRQ1 : 1;
      unsigned RQCP2 : 1;
      unsigned TXOK2 : 1;
      unsigned ALST2 : 1;
      unsigned TERR2 : 1;
      unsigned : 3;
      unsigned ABRQ2 : 1;
      unsigned CODE : 2;
      unsigned TME0 : 1;
      unsigned TME1 : 1;
      unsigned TME2 : 1;
      unsigned LOW0 : 1;
      unsigned LOW1 : 1;
      unsigned LOW2 : 1;
    };
  };
} typeCAN1_TSRBITS;
sfr volatile typeCAN1_TSRBITS CAN1_TSRbits absolute 0x40006408;

 typedef struct tagCAN1_RF0RBITS {
  union {
    struct {
      unsigned FMP0 : 2;
      unsigned : 1;
      unsigned FULL0 : 1;
      unsigned FOVR0 : 1;
      unsigned RFOM0 : 1;
      unsigned : 26;
    };
  };
} typeCAN1_RF0RBITS;
sfr volatile typeCAN1_RF0RBITS CAN1_RF0Rbits absolute 0x4000640C;

 typedef struct tagCAN1_RF1RBITS {
  union {
    struct {
      unsigned FMP1 : 2;
      unsigned : 1;
      unsigned FULL1 : 1;
      unsigned FOVR1 : 1;
      unsigned RFOM1 : 1;
      unsigned : 26;
    };
  };
} typeCAN1_RF1RBITS;
sfr volatile typeCAN1_RF1RBITS CAN1_RF1Rbits absolute 0x40006410;

 typedef struct tagCAN1_IERBITS {
  union {
    struct {
      unsigned TMEIE : 1;
      unsigned FMPIE0 : 1;
      unsigned FFIE0 : 1;
      unsigned FOVIE0 : 1;
      unsigned FMPIE1 : 1;
      unsigned FFIE1 : 1;
      unsigned FOVIE1 : 1;
      unsigned : 1;
      unsigned EWGIE : 1;
      unsigned EPVIE : 1;
      unsigned BOFIE : 1;
      unsigned LECIE : 1;
      unsigned : 3;
      unsigned ERRIE : 1;
      unsigned WKUIE : 1;
      unsigned SLKIE : 1;
      unsigned : 14;
    };
  };
} typeCAN1_IERBITS;
sfr volatile typeCAN1_IERBITS CAN1_IERbits absolute 0x40006414;

 typedef struct tagCAN1_ESRBITS {
  union {
    struct {
      unsigned EWGF : 1;
      unsigned EPVF : 1;
      unsigned BOFF : 1;
      unsigned : 1;
      unsigned LEC : 3;
      unsigned : 9;
      unsigned TEC : 8;
      unsigned REC : 8;
    };
  };
} typeCAN1_ESRBITS;
sfr volatile typeCAN1_ESRBITS CAN1_ESRbits absolute 0x40006418;

 typedef struct tagCAN1_BTRBITS {
  union {
    struct {
      unsigned BRP : 10;
      unsigned : 6;
      unsigned TS1 : 4;
      unsigned TS2 : 3;
      unsigned : 1;
      unsigned SJW : 2;
      unsigned : 4;
      unsigned LBKM : 1;
      unsigned SILM : 1;
    };
  };
} typeCAN1_BTRBITS;
sfr volatile typeCAN1_BTRBITS CAN1_BTRbits absolute 0x4000641C;

 typedef struct tagCAN1_TI0RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN1_TI0RBITS;
sfr volatile typeCAN1_TI0RBITS CAN1_TI0Rbits absolute 0x40006580;

 typedef struct tagCAN1_TDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN1_TDT0RBITS;
sfr volatile typeCAN1_TDT0RBITS CAN1_TDT0Rbits absolute 0x40006584;

 typedef struct tagCAN1_TDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN1_TDL0RBITS;
sfr volatile typeCAN1_TDL0RBITS CAN1_TDL0Rbits absolute 0x40006588;

 typedef struct tagCAN1_TDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN1_TDH0RBITS;
sfr volatile typeCAN1_TDH0RBITS CAN1_TDH0Rbits absolute 0x4000658C;

 typedef struct tagCAN1_TI1RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN1_TI1RBITS;
sfr volatile typeCAN1_TI1RBITS CAN1_TI1Rbits absolute 0x40006590;

 typedef struct tagCAN1_TDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN1_TDT1RBITS;
sfr volatile typeCAN1_TDT1RBITS CAN1_TDT1Rbits absolute 0x40006594;

 typedef struct tagCAN1_TDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN1_TDL1RBITS;
sfr volatile typeCAN1_TDL1RBITS CAN1_TDL1Rbits absolute 0x40006598;

 typedef struct tagCAN1_TDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN1_TDH1RBITS;
sfr volatile typeCAN1_TDH1RBITS CAN1_TDH1Rbits absolute 0x4000659C;

 typedef struct tagCAN1_TI2RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN1_TI2RBITS;
sfr volatile typeCAN1_TI2RBITS CAN1_TI2Rbits absolute 0x400065A0;

 typedef struct tagCAN1_TDT2RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN1_TDT2RBITS;
sfr volatile typeCAN1_TDT2RBITS CAN1_TDT2Rbits absolute 0x400065A4;

 typedef struct tagCAN1_TDL2RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN1_TDL2RBITS;
sfr volatile typeCAN1_TDL2RBITS CAN1_TDL2Rbits absolute 0x400065A8;

 typedef struct tagCAN1_TDH2RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN1_TDH2RBITS;
sfr volatile typeCAN1_TDH2RBITS CAN1_TDH2Rbits absolute 0x400065AC;

 typedef struct tagCAN1_RI0RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN1_RI0RBITS;
sfr volatile typeCAN1_RI0RBITS CAN1_RI0Rbits absolute 0x400065B0;

 typedef struct tagCAN1_RDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN1_RDT0RBITS;
sfr volatile typeCAN1_RDT0RBITS CAN1_RDT0Rbits absolute 0x400065B4;

 typedef struct tagCAN1_RDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN1_RDL0RBITS;
sfr volatile typeCAN1_RDL0RBITS CAN1_RDL0Rbits absolute 0x400065B8;

 typedef struct tagCAN1_RDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN1_RDH0RBITS;
sfr volatile typeCAN1_RDH0RBITS CAN1_RDH0Rbits absolute 0x400065BC;

 typedef struct tagCAN1_RI1RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN1_RI1RBITS;
sfr volatile typeCAN1_RI1RBITS CAN1_RI1Rbits absolute 0x400065C0;

 typedef struct tagCAN1_RDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN1_RDT1RBITS;
sfr volatile typeCAN1_RDT1RBITS CAN1_RDT1Rbits absolute 0x400065C4;

 typedef struct tagCAN1_RDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN1_RDL1RBITS;
sfr volatile typeCAN1_RDL1RBITS CAN1_RDL1Rbits absolute 0x400065C8;

 typedef struct tagCAN1_RDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN1_RDH1RBITS;
sfr volatile typeCAN1_RDH1RBITS CAN1_RDH1Rbits absolute 0x400065CC;

 typedef struct tagCAN1_FMRBITS {
  union {
    struct {
      unsigned FINIT : 1;
      unsigned : 7;
      unsigned CAN2SB : 6;
      unsigned : 18;
    };
  };
} typeCAN1_FMRBITS;
sfr volatile typeCAN1_FMRBITS CAN1_FMRbits absolute 0x40006600;

 typedef struct tagCAN1_FM1RBITS {
  union {
    struct {
      unsigned FBM0 : 1;
      unsigned FBM1 : 1;
      unsigned FBM2 : 1;
      unsigned FBM3 : 1;
      unsigned FBM4 : 1;
      unsigned FBM5 : 1;
      unsigned FBM6 : 1;
      unsigned FBM7 : 1;
      unsigned FBM8 : 1;
      unsigned FBM9 : 1;
      unsigned FBM10 : 1;
      unsigned FBM11 : 1;
      unsigned FBM12 : 1;
      unsigned FBM13 : 1;
      unsigned FBM14 : 1;
      unsigned FBM15 : 1;
      unsigned FBM16 : 1;
      unsigned FBM17 : 1;
      unsigned FBM18 : 1;
      unsigned FBM19 : 1;
      unsigned FBM20 : 1;
      unsigned FBM21 : 1;
      unsigned FBM22 : 1;
      unsigned FBM23 : 1;
      unsigned FBM24 : 1;
      unsigned FBM25 : 1;
      unsigned FBM26 : 1;
      unsigned FBM27 : 1;
      unsigned : 4;
    };
  };
} typeCAN1_FM1RBITS;
sfr volatile typeCAN1_FM1RBITS CAN1_FM1Rbits absolute 0x40006604;

 typedef struct tagCAN1_FS1RBITS {
  union {
    struct {
      unsigned FSC0 : 1;
      unsigned FSC1 : 1;
      unsigned FSC2 : 1;
      unsigned FSC3 : 1;
      unsigned FSC4 : 1;
      unsigned FSC5 : 1;
      unsigned FSC6 : 1;
      unsigned FSC7 : 1;
      unsigned FSC8 : 1;
      unsigned FSC9 : 1;
      unsigned FSC10 : 1;
      unsigned FSC11 : 1;
      unsigned FSC12 : 1;
      unsigned FSC13 : 1;
      unsigned FSC14 : 1;
      unsigned FSC15 : 1;
      unsigned FSC16 : 1;
      unsigned FSC17 : 1;
      unsigned FSC18 : 1;
      unsigned FSC19 : 1;
      unsigned FSC20 : 1;
      unsigned FSC21 : 1;
      unsigned FSC22 : 1;
      unsigned FSC23 : 1;
      unsigned FSC24 : 1;
      unsigned FSC25 : 1;
      unsigned FSC26 : 1;
      unsigned FSC27 : 1;
      unsigned : 4;
    };
  };
} typeCAN1_FS1RBITS;
sfr volatile typeCAN1_FS1RBITS CAN1_FS1Rbits absolute 0x4000660C;

 typedef struct tagCAN1_FFA1RBITS {
  union {
    struct {
      unsigned FFA0 : 1;
      unsigned FFA1 : 1;
      unsigned FFA2 : 1;
      unsigned FFA3 : 1;
      unsigned FFA4 : 1;
      unsigned FFA5 : 1;
      unsigned FFA6 : 1;
      unsigned FFA7 : 1;
      unsigned FFA8 : 1;
      unsigned FFA9 : 1;
      unsigned FFA10 : 1;
      unsigned FFA11 : 1;
      unsigned FFA12 : 1;
      unsigned FFA13 : 1;
      unsigned FFA14 : 1;
      unsigned FFA15 : 1;
      unsigned FFA16 : 1;
      unsigned FFA17 : 1;
      unsigned FFA18 : 1;
      unsigned FFA19 : 1;
      unsigned FFA20 : 1;
      unsigned FFA21 : 1;
      unsigned FFA22 : 1;
      unsigned FFA23 : 1;
      unsigned FFA24 : 1;
      unsigned FFA25 : 1;
      unsigned FFA26 : 1;
      unsigned FFA27 : 1;
      unsigned : 4;
    };
  };
} typeCAN1_FFA1RBITS;
sfr volatile typeCAN1_FFA1RBITS CAN1_FFA1Rbits absolute 0x40006614;

 typedef struct tagCAN1_FA1RBITS {
  union {
    struct {
      unsigned FACT0 : 1;
      unsigned FACT1 : 1;
      unsigned FACT2 : 1;
      unsigned FACT3 : 1;
      unsigned FACT4 : 1;
      unsigned FACT5 : 1;
      unsigned FACT6 : 1;
      unsigned FACT7 : 1;
      unsigned FACT8 : 1;
      unsigned FACT9 : 1;
      unsigned FACT10 : 1;
      unsigned FACT11 : 1;
      unsigned FACT12 : 1;
      unsigned FACT13 : 1;
      unsigned FACT14 : 1;
      unsigned FACT15 : 1;
      unsigned FACT16 : 1;
      unsigned FACT17 : 1;
      unsigned FACT18 : 1;
      unsigned FACT19 : 1;
      unsigned FACT20 : 1;
      unsigned FACT21 : 1;
      unsigned FACT22 : 1;
      unsigned FACT23 : 1;
      unsigned FACT24 : 1;
      unsigned FACT25 : 1;
      unsigned FACT26 : 1;
      unsigned FACT27 : 1;
      unsigned : 4;
    };
  };
} typeCAN1_FA1RBITS;
sfr volatile typeCAN1_FA1RBITS CAN1_FA1Rbits absolute 0x4000661C;

 typedef struct tagCAN1_F0R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F0R1BITS;
sfr volatile typeCAN1_F0R1BITS CAN1_F0R1bits absolute 0x40006640;

 typedef struct tagCAN1_F0R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F0R2BITS;
sfr volatile typeCAN1_F0R2BITS CAN1_F0R2bits absolute 0x40006644;

 typedef struct tagCAN1_F1R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F1R1BITS;
sfr volatile typeCAN1_F1R1BITS CAN1_F1R1bits absolute 0x40006648;

 typedef struct tagCAN1_F1R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F1R2BITS;
sfr volatile typeCAN1_F1R2BITS CAN1_F1R2bits absolute 0x4000664C;

 typedef struct tagCAN1_F2R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F2R1BITS;
sfr volatile typeCAN1_F2R1BITS CAN1_F2R1bits absolute 0x40006650;

 typedef struct tagCAN1_F2R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F2R2BITS;
sfr volatile typeCAN1_F2R2BITS CAN1_F2R2bits absolute 0x40006654;

 typedef struct tagCAN1_F3R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F3R1BITS;
sfr volatile typeCAN1_F3R1BITS CAN1_F3R1bits absolute 0x40006658;

 typedef struct tagCAN1_F3R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F3R2BITS;
sfr volatile typeCAN1_F3R2BITS CAN1_F3R2bits absolute 0x4000665C;

 typedef struct tagCAN1_F4R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F4R1BITS;
sfr volatile typeCAN1_F4R1BITS CAN1_F4R1bits absolute 0x40006660;

 typedef struct tagCAN1_F4R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F4R2BITS;
sfr volatile typeCAN1_F4R2BITS CAN1_F4R2bits absolute 0x40006664;

 typedef struct tagCAN1_F5R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F5R1BITS;
sfr volatile typeCAN1_F5R1BITS CAN1_F5R1bits absolute 0x40006668;

 typedef struct tagCAN1_F5R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F5R2BITS;
sfr volatile typeCAN1_F5R2BITS CAN1_F5R2bits absolute 0x4000666C;

 typedef struct tagCAN1_F6R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F6R1BITS;
sfr volatile typeCAN1_F6R1BITS CAN1_F6R1bits absolute 0x40006670;

 typedef struct tagCAN1_F6R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F6R2BITS;
sfr volatile typeCAN1_F6R2BITS CAN1_F6R2bits absolute 0x40006674;

 typedef struct tagCAN1_F7R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F7R1BITS;
sfr volatile typeCAN1_F7R1BITS CAN1_F7R1bits absolute 0x40006678;

 typedef struct tagCAN1_F7R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F7R2BITS;
sfr volatile typeCAN1_F7R2BITS CAN1_F7R2bits absolute 0x4000667C;

 typedef struct tagCAN1_F8R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F8R1BITS;
sfr volatile typeCAN1_F8R1BITS CAN1_F8R1bits absolute 0x40006680;

 typedef struct tagCAN1_F8R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F8R2BITS;
sfr volatile typeCAN1_F8R2BITS CAN1_F8R2bits absolute 0x40006684;

 typedef struct tagCAN1_F9R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F9R1BITS;
sfr volatile typeCAN1_F9R1BITS CAN1_F9R1bits absolute 0x40006688;

 typedef struct tagCAN1_F9R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F9R2BITS;
sfr volatile typeCAN1_F9R2BITS CAN1_F9R2bits absolute 0x4000668C;

 typedef struct tagCAN1_F10R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F10R1BITS;
sfr volatile typeCAN1_F10R1BITS CAN1_F10R1bits absolute 0x40006690;

 typedef struct tagCAN1_F10R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F10R2BITS;
sfr volatile typeCAN1_F10R2BITS CAN1_F10R2bits absolute 0x40006694;

 typedef struct tagCAN1_F11R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F11R1BITS;
sfr volatile typeCAN1_F11R1BITS CAN1_F11R1bits absolute 0x40006698;

 typedef struct tagCAN1_F11R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F11R2BITS;
sfr volatile typeCAN1_F11R2BITS CAN1_F11R2bits absolute 0x4000669C;

 typedef struct tagCAN1_F12R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F12R1BITS;
sfr volatile typeCAN1_F12R1BITS CAN1_F12R1bits absolute 0x400066A0;

 typedef struct tagCAN1_F12R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F12R2BITS;
sfr volatile typeCAN1_F12R2BITS CAN1_F12R2bits absolute 0x400066A4;

 typedef struct tagCAN1_F13R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F13R1BITS;
sfr volatile typeCAN1_F13R1BITS CAN1_F13R1bits absolute 0x400066A8;

 typedef struct tagCAN1_F13R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F13R2BITS;
sfr volatile typeCAN1_F13R2BITS CAN1_F13R2bits absolute 0x400066AC;

 typedef struct tagCAN1_F14R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F14R1BITS;
sfr volatile typeCAN1_F14R1BITS CAN1_F14R1bits absolute 0x400066B0;

 typedef struct tagCAN1_F14R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F14R2BITS;
sfr volatile typeCAN1_F14R2BITS CAN1_F14R2bits absolute 0x400066B4;

 typedef struct tagCAN1_F15R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F15R1BITS;
sfr volatile typeCAN1_F15R1BITS CAN1_F15R1bits absolute 0x400066B8;

 typedef struct tagCAN1_F15R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F15R2BITS;
sfr volatile typeCAN1_F15R2BITS CAN1_F15R2bits absolute 0x400066BC;

 typedef struct tagCAN1_F16R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F16R1BITS;
sfr volatile typeCAN1_F16R1BITS CAN1_F16R1bits absolute 0x400066C0;

 typedef struct tagCAN1_F16R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F16R2BITS;
sfr volatile typeCAN1_F16R2BITS CAN1_F16R2bits absolute 0x400066C4;

 typedef struct tagCAN1_F17R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F17R1BITS;
sfr volatile typeCAN1_F17R1BITS CAN1_F17R1bits absolute 0x400066C8;

 typedef struct tagCAN1_F17R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F17R2BITS;
sfr volatile typeCAN1_F17R2BITS CAN1_F17R2bits absolute 0x400066CC;

 typedef struct tagCAN1_F18R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F18R1BITS;
sfr volatile typeCAN1_F18R1BITS CAN1_F18R1bits absolute 0x400066D0;

 typedef struct tagCAN1_F18R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F18R2BITS;
sfr volatile typeCAN1_F18R2BITS CAN1_F18R2bits absolute 0x400066D4;

 typedef struct tagCAN1_F19R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F19R1BITS;
sfr volatile typeCAN1_F19R1BITS CAN1_F19R1bits absolute 0x400066D8;

 typedef struct tagCAN1_F19R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F19R2BITS;
sfr volatile typeCAN1_F19R2BITS CAN1_F19R2bits absolute 0x400066DC;

 typedef struct tagCAN1_F20R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F20R1BITS;
sfr volatile typeCAN1_F20R1BITS CAN1_F20R1bits absolute 0x400066E0;

 typedef struct tagCAN1_F20R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F20R2BITS;
sfr volatile typeCAN1_F20R2BITS CAN1_F20R2bits absolute 0x400066E4;

 typedef struct tagCAN1_F21R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F21R1BITS;
sfr volatile typeCAN1_F21R1BITS CAN1_F21R1bits absolute 0x400066E8;

 typedef struct tagCAN1_F21R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F21R2BITS;
sfr volatile typeCAN1_F21R2BITS CAN1_F21R2bits absolute 0x400066EC;

 typedef struct tagCAN1_F22R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F22R1BITS;
sfr volatile typeCAN1_F22R1BITS CAN1_F22R1bits absolute 0x400066F0;

 typedef struct tagCAN1_F22R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F22R2BITS;
sfr volatile typeCAN1_F22R2BITS CAN1_F22R2bits absolute 0x400066F4;

 typedef struct tagCAN1_F23R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F23R1BITS;
sfr volatile typeCAN1_F23R1BITS CAN1_F23R1bits absolute 0x400066F8;

 typedef struct tagCAN1_F23R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F23R2BITS;
sfr volatile typeCAN1_F23R2BITS CAN1_F23R2bits absolute 0x400066FC;

 typedef struct tagCAN1_F24R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F24R1BITS;
sfr volatile typeCAN1_F24R1BITS CAN1_F24R1bits absolute 0x40006700;

 typedef struct tagCAN1_F24R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F24R2BITS;
sfr volatile typeCAN1_F24R2BITS CAN1_F24R2bits absolute 0x40006704;

 typedef struct tagCAN1_F25R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F25R1BITS;
sfr volatile typeCAN1_F25R1BITS CAN1_F25R1bits absolute 0x40006708;

 typedef struct tagCAN1_F25R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F25R2BITS;
sfr volatile typeCAN1_F25R2BITS CAN1_F25R2bits absolute 0x4000670C;

 typedef struct tagCAN1_F26R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F26R1BITS;
sfr volatile typeCAN1_F26R1BITS CAN1_F26R1bits absolute 0x40006710;

 typedef struct tagCAN1_F26R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F26R2BITS;
sfr volatile typeCAN1_F26R2BITS CAN1_F26R2bits absolute 0x40006714;

 typedef struct tagCAN1_F27R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F27R1BITS;
sfr volatile typeCAN1_F27R1BITS CAN1_F27R1bits absolute 0x40006718;

 typedef struct tagCAN1_F27R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN1_F27R2BITS;
sfr volatile typeCAN1_F27R2BITS CAN1_F27R2bits absolute 0x4000671C;

 typedef struct tagCAN2_MCRBITS {
  union {
    struct {
      unsigned INRQ : 1;
      unsigned SLEEP : 1;
      unsigned TXFP : 1;
      unsigned RFLM : 1;
      unsigned NART : 1;
      unsigned AWUM : 1;
      unsigned ABOM : 1;
      unsigned TTCM : 1;
      unsigned : 7;
      unsigned RESET_ : 1;
      unsigned DBF : 1;
      unsigned : 15;
    };
  };
} typeCAN2_MCRBITS;
sfr volatile typeCAN2_MCRBITS CAN2_MCRbits absolute 0x40006800;

 typedef struct tagCAN2_MSRBITS {
  union {
    struct {
      unsigned INAK : 1;
      unsigned SLAK : 1;
      unsigned ERRI : 1;
      unsigned WKUI : 1;
      unsigned SLAKI : 1;
      unsigned : 3;
      unsigned TXM : 1;
      unsigned RXM : 1;
      unsigned SAMP : 1;
      unsigned RX_ : 1;
      unsigned : 20;
    };
  };
} typeCAN2_MSRBITS;
sfr volatile typeCAN2_MSRBITS CAN2_MSRbits absolute 0x40006804;

 typedef struct tagCAN2_TSRBITS {
  union {
    struct {
      unsigned RQCP0 : 1;
      unsigned TXOK0 : 1;
      unsigned ALST0 : 1;
      unsigned TERR0 : 1;
      unsigned : 3;
      unsigned ABRQ0 : 1;
      unsigned RQCP1 : 1;
      unsigned TXOK1 : 1;
      unsigned ALST1 : 1;
      unsigned TERR1 : 1;
      unsigned : 3;
      unsigned ABRQ1 : 1;
      unsigned RQCP2 : 1;
      unsigned TXOK2 : 1;
      unsigned ALST2 : 1;
      unsigned TERR2 : 1;
      unsigned : 3;
      unsigned ABRQ2 : 1;
      unsigned CODE : 2;
      unsigned TME0 : 1;
      unsigned TME1 : 1;
      unsigned TME2 : 1;
      unsigned LOW0 : 1;
      unsigned LOW1 : 1;
      unsigned LOW2 : 1;
    };
  };
} typeCAN2_TSRBITS;
sfr volatile typeCAN2_TSRBITS CAN2_TSRbits absolute 0x40006808;

 typedef struct tagCAN2_RF0RBITS {
  union {
    struct {
      unsigned FMP0 : 2;
      unsigned : 1;
      unsigned FULL0 : 1;
      unsigned FOVR0 : 1;
      unsigned RFOM0 : 1;
      unsigned : 26;
    };
  };
} typeCAN2_RF0RBITS;
sfr volatile typeCAN2_RF0RBITS CAN2_RF0Rbits absolute 0x4000680C;

 typedef struct tagCAN2_RF1RBITS {
  union {
    struct {
      unsigned FMP1 : 2;
      unsigned : 1;
      unsigned FULL1 : 1;
      unsigned FOVR1 : 1;
      unsigned RFOM1 : 1;
      unsigned : 26;
    };
  };
} typeCAN2_RF1RBITS;
sfr volatile typeCAN2_RF1RBITS CAN2_RF1Rbits absolute 0x40006810;

 typedef struct tagCAN2_IERBITS {
  union {
    struct {
      unsigned TMEIE : 1;
      unsigned FMPIE0 : 1;
      unsigned FFIE0 : 1;
      unsigned FOVIE0 : 1;
      unsigned FMPIE1 : 1;
      unsigned FFIE1 : 1;
      unsigned FOVIE1 : 1;
      unsigned : 1;
      unsigned EWGIE : 1;
      unsigned EPVIE : 1;
      unsigned BOFIE : 1;
      unsigned LECIE : 1;
      unsigned : 3;
      unsigned ERRIE : 1;
      unsigned WKUIE : 1;
      unsigned SLKIE : 1;
      unsigned : 14;
    };
  };
} typeCAN2_IERBITS;
sfr volatile typeCAN2_IERBITS CAN2_IERbits absolute 0x40006814;

 typedef struct tagCAN2_ESRBITS {
  union {
    struct {
      unsigned EWGF : 1;
      unsigned EPVF : 1;
      unsigned BOFF : 1;
      unsigned : 1;
      unsigned LEC : 3;
      unsigned : 9;
      unsigned TEC : 8;
      unsigned REC : 8;
    };
  };
} typeCAN2_ESRBITS;
sfr volatile typeCAN2_ESRBITS CAN2_ESRbits absolute 0x40006818;

 typedef struct tagCAN2_BTRBITS {
  union {
    struct {
      unsigned BRP : 10;
      unsigned : 6;
      unsigned TS1 : 4;
      unsigned TS2 : 3;
      unsigned : 1;
      unsigned SJW : 2;
      unsigned : 4;
      unsigned LBKM : 1;
      unsigned SILM : 1;
    };
  };
} typeCAN2_BTRBITS;
sfr volatile typeCAN2_BTRBITS CAN2_BTRbits absolute 0x4000681C;

 typedef struct tagCAN2_TI0RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN2_TI0RBITS;
sfr volatile typeCAN2_TI0RBITS CAN2_TI0Rbits absolute 0x40006980;

 typedef struct tagCAN2_TDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN2_TDT0RBITS;
sfr volatile typeCAN2_TDT0RBITS CAN2_TDT0Rbits absolute 0x40006984;

 typedef struct tagCAN2_TDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN2_TDL0RBITS;
sfr volatile typeCAN2_TDL0RBITS CAN2_TDL0Rbits absolute 0x40006988;

 typedef struct tagCAN2_TDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN2_TDH0RBITS;
sfr volatile typeCAN2_TDH0RBITS CAN2_TDH0Rbits absolute 0x4000698C;

 typedef struct tagCAN2_TI1RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN2_TI1RBITS;
sfr volatile typeCAN2_TI1RBITS CAN2_TI1Rbits absolute 0x40006990;

 typedef struct tagCAN2_TDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN2_TDT1RBITS;
sfr volatile typeCAN2_TDT1RBITS CAN2_TDT1Rbits absolute 0x40006994;

 typedef struct tagCAN2_TDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN2_TDL1RBITS;
sfr volatile typeCAN2_TDL1RBITS CAN2_TDL1Rbits absolute 0x40006998;

 typedef struct tagCAN2_TDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN2_TDH1RBITS;
sfr volatile typeCAN2_TDH1RBITS CAN2_TDH1Rbits absolute 0x4000699C;

 typedef struct tagCAN2_TI2RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN2_TI2RBITS;
sfr volatile typeCAN2_TI2RBITS CAN2_TI2Rbits absolute 0x400069A0;

 typedef struct tagCAN2_TDT2RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN2_TDT2RBITS;
sfr volatile typeCAN2_TDT2RBITS CAN2_TDT2Rbits absolute 0x400069A4;

 typedef struct tagCAN2_TDL2RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN2_TDL2RBITS;
sfr volatile typeCAN2_TDL2RBITS CAN2_TDL2Rbits absolute 0x400069A8;

 typedef struct tagCAN2_TDH2RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN2_TDH2RBITS;
sfr volatile typeCAN2_TDH2RBITS CAN2_TDH2Rbits absolute 0x400069AC;

 typedef struct tagCAN2_RI0RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN2_RI0RBITS;
sfr volatile typeCAN2_RI0RBITS CAN2_RI0Rbits absolute 0x400069B0;

 typedef struct tagCAN2_RDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN2_RDT0RBITS;
sfr volatile typeCAN2_RDT0RBITS CAN2_RDT0Rbits absolute 0x400069B4;

 typedef struct tagCAN2_RDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN2_RDL0RBITS;
sfr volatile typeCAN2_RDL0RBITS CAN2_RDL0Rbits absolute 0x400069B8;

 typedef struct tagCAN2_RDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN2_RDH0RBITS;
sfr volatile typeCAN2_RDH0RBITS CAN2_RDH0Rbits absolute 0x400069BC;

 typedef struct tagCAN2_RI1RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN2_RI1RBITS;
sfr volatile typeCAN2_RI1RBITS CAN2_RI1Rbits absolute 0x400069C0;

 typedef struct tagCAN2_RDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN2_RDT1RBITS;
sfr volatile typeCAN2_RDT1RBITS CAN2_RDT1Rbits absolute 0x400069C4;

 typedef struct tagCAN2_RDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN2_RDL1RBITS;
sfr volatile typeCAN2_RDL1RBITS CAN2_RDL1Rbits absolute 0x400069C8;

 typedef struct tagCAN2_RDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN2_RDH1RBITS;
sfr volatile typeCAN2_RDH1RBITS CAN2_RDH1Rbits absolute 0x400069CC;

 typedef struct tagCAN2_FMRBITS {
  union {
    struct {
      unsigned FINIT : 1;
      unsigned : 7;
      unsigned CAN2SB : 6;
      unsigned : 18;
    };
  };
} typeCAN2_FMRBITS;
sfr volatile typeCAN2_FMRBITS CAN2_FMRbits absolute 0x40006A00;

 typedef struct tagCAN2_FM1RBITS {
  union {
    struct {
      unsigned FBM0 : 1;
      unsigned FBM1 : 1;
      unsigned FBM2 : 1;
      unsigned FBM3 : 1;
      unsigned FBM4 : 1;
      unsigned FBM5 : 1;
      unsigned FBM6 : 1;
      unsigned FBM7 : 1;
      unsigned FBM8 : 1;
      unsigned FBM9 : 1;
      unsigned FBM10 : 1;
      unsigned FBM11 : 1;
      unsigned FBM12 : 1;
      unsigned FBM13 : 1;
      unsigned FBM14 : 1;
      unsigned FBM15 : 1;
      unsigned FBM16 : 1;
      unsigned FBM17 : 1;
      unsigned FBM18 : 1;
      unsigned FBM19 : 1;
      unsigned FBM20 : 1;
      unsigned FBM21 : 1;
      unsigned FBM22 : 1;
      unsigned FBM23 : 1;
      unsigned FBM24 : 1;
      unsigned FBM25 : 1;
      unsigned FBM26 : 1;
      unsigned FBM27 : 1;
      unsigned : 4;
    };
  };
} typeCAN2_FM1RBITS;
sfr volatile typeCAN2_FM1RBITS CAN2_FM1Rbits absolute 0x40006A04;

 typedef struct tagCAN2_FS1RBITS {
  union {
    struct {
      unsigned FSC0 : 1;
      unsigned FSC1 : 1;
      unsigned FSC2 : 1;
      unsigned FSC3 : 1;
      unsigned FSC4 : 1;
      unsigned FSC5 : 1;
      unsigned FSC6 : 1;
      unsigned FSC7 : 1;
      unsigned FSC8 : 1;
      unsigned FSC9 : 1;
      unsigned FSC10 : 1;
      unsigned FSC11 : 1;
      unsigned FSC12 : 1;
      unsigned FSC13 : 1;
      unsigned FSC14 : 1;
      unsigned FSC15 : 1;
      unsigned FSC16 : 1;
      unsigned FSC17 : 1;
      unsigned FSC18 : 1;
      unsigned FSC19 : 1;
      unsigned FSC20 : 1;
      unsigned FSC21 : 1;
      unsigned FSC22 : 1;
      unsigned FSC23 : 1;
      unsigned FSC24 : 1;
      unsigned FSC25 : 1;
      unsigned FSC26 : 1;
      unsigned FSC27 : 1;
      unsigned : 4;
    };
  };
} typeCAN2_FS1RBITS;
sfr volatile typeCAN2_FS1RBITS CAN2_FS1Rbits absolute 0x40006A0C;

 typedef struct tagCAN2_FFA1RBITS {
  union {
    struct {
      unsigned FFA0 : 1;
      unsigned FFA1 : 1;
      unsigned FFA2 : 1;
      unsigned FFA3 : 1;
      unsigned FFA4 : 1;
      unsigned FFA5 : 1;
      unsigned FFA6 : 1;
      unsigned FFA7 : 1;
      unsigned FFA8 : 1;
      unsigned FFA9 : 1;
      unsigned FFA10 : 1;
      unsigned FFA11 : 1;
      unsigned FFA12 : 1;
      unsigned FFA13 : 1;
      unsigned FFA14 : 1;
      unsigned FFA15 : 1;
      unsigned FFA16 : 1;
      unsigned FFA17 : 1;
      unsigned FFA18 : 1;
      unsigned FFA19 : 1;
      unsigned FFA20 : 1;
      unsigned FFA21 : 1;
      unsigned FFA22 : 1;
      unsigned FFA23 : 1;
      unsigned FFA24 : 1;
      unsigned FFA25 : 1;
      unsigned FFA26 : 1;
      unsigned FFA27 : 1;
      unsigned : 4;
    };
  };
} typeCAN2_FFA1RBITS;
sfr volatile typeCAN2_FFA1RBITS CAN2_FFA1Rbits absolute 0x40006A14;

 typedef struct tagCAN2_FA1RBITS {
  union {
    struct {
      unsigned FACT0 : 1;
      unsigned FACT1 : 1;
      unsigned FACT2 : 1;
      unsigned FACT3 : 1;
      unsigned FACT4 : 1;
      unsigned FACT5 : 1;
      unsigned FACT6 : 1;
      unsigned FACT7 : 1;
      unsigned FACT8 : 1;
      unsigned FACT9 : 1;
      unsigned FACT10 : 1;
      unsigned FACT11 : 1;
      unsigned FACT12 : 1;
      unsigned FACT13 : 1;
      unsigned FACT14 : 1;
      unsigned FACT15 : 1;
      unsigned FACT16 : 1;
      unsigned FACT17 : 1;
      unsigned FACT18 : 1;
      unsigned FACT19 : 1;
      unsigned FACT20 : 1;
      unsigned FACT21 : 1;
      unsigned FACT22 : 1;
      unsigned FACT23 : 1;
      unsigned FACT24 : 1;
      unsigned FACT25 : 1;
      unsigned FACT26 : 1;
      unsigned FACT27 : 1;
      unsigned : 4;
    };
  };
} typeCAN2_FA1RBITS;
sfr volatile typeCAN2_FA1RBITS CAN2_FA1Rbits absolute 0x40006A1C;

 typedef struct tagCAN2_F0R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F0R1BITS;
sfr volatile typeCAN2_F0R1BITS CAN2_F0R1bits absolute 0x40006A40;

 typedef struct tagCAN2_F0R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F0R2BITS;
sfr volatile typeCAN2_F0R2BITS CAN2_F0R2bits absolute 0x40006A44;

 typedef struct tagCAN2_F1R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F1R1BITS;
sfr volatile typeCAN2_F1R1BITS CAN2_F1R1bits absolute 0x40006A48;

 typedef struct tagCAN2_F1R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F1R2BITS;
sfr volatile typeCAN2_F1R2BITS CAN2_F1R2bits absolute 0x40006A4C;

 typedef struct tagCAN2_F2R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F2R1BITS;
sfr volatile typeCAN2_F2R1BITS CAN2_F2R1bits absolute 0x40006A50;

 typedef struct tagCAN2_F2R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F2R2BITS;
sfr volatile typeCAN2_F2R2BITS CAN2_F2R2bits absolute 0x40006A54;

 typedef struct tagCAN2_F3R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F3R1BITS;
sfr volatile typeCAN2_F3R1BITS CAN2_F3R1bits absolute 0x40006A58;

 typedef struct tagCAN2_F3R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F3R2BITS;
sfr volatile typeCAN2_F3R2BITS CAN2_F3R2bits absolute 0x40006A5C;

 typedef struct tagCAN2_F4R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F4R1BITS;
sfr volatile typeCAN2_F4R1BITS CAN2_F4R1bits absolute 0x40006A60;

 typedef struct tagCAN2_F4R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F4R2BITS;
sfr volatile typeCAN2_F4R2BITS CAN2_F4R2bits absolute 0x40006A64;

 typedef struct tagCAN2_F5R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F5R1BITS;
sfr volatile typeCAN2_F5R1BITS CAN2_F5R1bits absolute 0x40006A68;

 typedef struct tagCAN2_F5R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F5R2BITS;
sfr volatile typeCAN2_F5R2BITS CAN2_F5R2bits absolute 0x40006A6C;

 typedef struct tagCAN2_F6R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F6R1BITS;
sfr volatile typeCAN2_F6R1BITS CAN2_F6R1bits absolute 0x40006A70;

 typedef struct tagCAN2_F6R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F6R2BITS;
sfr volatile typeCAN2_F6R2BITS CAN2_F6R2bits absolute 0x40006A74;

 typedef struct tagCAN2_F7R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F7R1BITS;
sfr volatile typeCAN2_F7R1BITS CAN2_F7R1bits absolute 0x40006A78;

 typedef struct tagCAN2_F7R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F7R2BITS;
sfr volatile typeCAN2_F7R2BITS CAN2_F7R2bits absolute 0x40006A7C;

 typedef struct tagCAN2_F8R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F8R1BITS;
sfr volatile typeCAN2_F8R1BITS CAN2_F8R1bits absolute 0x40006A80;

 typedef struct tagCAN2_F8R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F8R2BITS;
sfr volatile typeCAN2_F8R2BITS CAN2_F8R2bits absolute 0x40006A84;

 typedef struct tagCAN2_F9R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F9R1BITS;
sfr volatile typeCAN2_F9R1BITS CAN2_F9R1bits absolute 0x40006A88;

 typedef struct tagCAN2_F9R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F9R2BITS;
sfr volatile typeCAN2_F9R2BITS CAN2_F9R2bits absolute 0x40006A8C;

 typedef struct tagCAN2_F10R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F10R1BITS;
sfr volatile typeCAN2_F10R1BITS CAN2_F10R1bits absolute 0x40006A90;

 typedef struct tagCAN2_F10R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F10R2BITS;
sfr volatile typeCAN2_F10R2BITS CAN2_F10R2bits absolute 0x40006A94;

 typedef struct tagCAN2_F11R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F11R1BITS;
sfr volatile typeCAN2_F11R1BITS CAN2_F11R1bits absolute 0x40006A98;

 typedef struct tagCAN2_F11R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F11R2BITS;
sfr volatile typeCAN2_F11R2BITS CAN2_F11R2bits absolute 0x40006A9C;

 typedef struct tagCAN2_F12R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F12R1BITS;
sfr volatile typeCAN2_F12R1BITS CAN2_F12R1bits absolute 0x40006AA0;

 typedef struct tagCAN2_F12R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F12R2BITS;
sfr volatile typeCAN2_F12R2BITS CAN2_F12R2bits absolute 0x40006AA4;

 typedef struct tagCAN2_F13R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F13R1BITS;
sfr volatile typeCAN2_F13R1BITS CAN2_F13R1bits absolute 0x40006AA8;

 typedef struct tagCAN2_F13R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F13R2BITS;
sfr volatile typeCAN2_F13R2BITS CAN2_F13R2bits absolute 0x40006AAC;

 typedef struct tagCAN2_F14R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F14R1BITS;
sfr volatile typeCAN2_F14R1BITS CAN2_F14R1bits absolute 0x40006AB0;

 typedef struct tagCAN2_F14R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F14R2BITS;
sfr volatile typeCAN2_F14R2BITS CAN2_F14R2bits absolute 0x40006AB4;

 typedef struct tagCAN2_F15R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F15R1BITS;
sfr volatile typeCAN2_F15R1BITS CAN2_F15R1bits absolute 0x40006AB8;

 typedef struct tagCAN2_F15R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F15R2BITS;
sfr volatile typeCAN2_F15R2BITS CAN2_F15R2bits absolute 0x40006ABC;

 typedef struct tagCAN2_F16R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F16R1BITS;
sfr volatile typeCAN2_F16R1BITS CAN2_F16R1bits absolute 0x40006AC0;

 typedef struct tagCAN2_F16R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F16R2BITS;
sfr volatile typeCAN2_F16R2BITS CAN2_F16R2bits absolute 0x40006AC4;

 typedef struct tagCAN2_F17R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F17R1BITS;
sfr volatile typeCAN2_F17R1BITS CAN2_F17R1bits absolute 0x40006AC8;

 typedef struct tagCAN2_F17R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F17R2BITS;
sfr volatile typeCAN2_F17R2BITS CAN2_F17R2bits absolute 0x40006ACC;

 typedef struct tagCAN2_F18R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F18R1BITS;
sfr volatile typeCAN2_F18R1BITS CAN2_F18R1bits absolute 0x40006AD0;

 typedef struct tagCAN2_F18R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F18R2BITS;
sfr volatile typeCAN2_F18R2BITS CAN2_F18R2bits absolute 0x40006AD4;

 typedef struct tagCAN2_F19R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F19R1BITS;
sfr volatile typeCAN2_F19R1BITS CAN2_F19R1bits absolute 0x40006AD8;

 typedef struct tagCAN2_F19R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F19R2BITS;
sfr volatile typeCAN2_F19R2BITS CAN2_F19R2bits absolute 0x40006ADC;

 typedef struct tagCAN2_F20R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F20R1BITS;
sfr volatile typeCAN2_F20R1BITS CAN2_F20R1bits absolute 0x40006AE0;

 typedef struct tagCAN2_F20R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F20R2BITS;
sfr volatile typeCAN2_F20R2BITS CAN2_F20R2bits absolute 0x40006AE4;

 typedef struct tagCAN2_F21R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F21R1BITS;
sfr volatile typeCAN2_F21R1BITS CAN2_F21R1bits absolute 0x40006AE8;

 typedef struct tagCAN2_F21R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F21R2BITS;
sfr volatile typeCAN2_F21R2BITS CAN2_F21R2bits absolute 0x40006AEC;

 typedef struct tagCAN2_F22R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F22R1BITS;
sfr volatile typeCAN2_F22R1BITS CAN2_F22R1bits absolute 0x40006AF0;

 typedef struct tagCAN2_F22R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F22R2BITS;
sfr volatile typeCAN2_F22R2BITS CAN2_F22R2bits absolute 0x40006AF4;

 typedef struct tagCAN2_F23R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F23R1BITS;
sfr volatile typeCAN2_F23R1BITS CAN2_F23R1bits absolute 0x40006AF8;

 typedef struct tagCAN2_F23R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F23R2BITS;
sfr volatile typeCAN2_F23R2BITS CAN2_F23R2bits absolute 0x40006AFC;

 typedef struct tagCAN2_F24R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F24R1BITS;
sfr volatile typeCAN2_F24R1BITS CAN2_F24R1bits absolute 0x40006B00;

 typedef struct tagCAN2_F24R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F24R2BITS;
sfr volatile typeCAN2_F24R2BITS CAN2_F24R2bits absolute 0x40006B04;

 typedef struct tagCAN2_F25R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F25R1BITS;
sfr volatile typeCAN2_F25R1BITS CAN2_F25R1bits absolute 0x40006B08;

 typedef struct tagCAN2_F25R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F25R2BITS;
sfr volatile typeCAN2_F25R2BITS CAN2_F25R2bits absolute 0x40006B0C;

 typedef struct tagCAN2_F26R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F26R1BITS;
sfr volatile typeCAN2_F26R1BITS CAN2_F26R1bits absolute 0x40006B10;

 typedef struct tagCAN2_F26R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F26R2BITS;
sfr volatile typeCAN2_F26R2BITS CAN2_F26R2bits absolute 0x40006B14;

 typedef struct tagCAN2_F27R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F27R1BITS;
sfr volatile typeCAN2_F27R1BITS CAN2_F27R1bits absolute 0x40006B18;

 typedef struct tagCAN2_F27R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN2_F27R2BITS;
sfr volatile typeCAN2_F27R2BITS CAN2_F27R2bits absolute 0x40006B1C;

 typedef struct tagCAN3_MCRBITS {
  union {
    struct {
      unsigned INRQ : 1;
      unsigned SLEEP : 1;
      unsigned TXFP : 1;
      unsigned RFLM : 1;
      unsigned NART : 1;
      unsigned AWUM : 1;
      unsigned ABOM : 1;
      unsigned TTCM : 1;
      unsigned : 7;
      unsigned RESET_ : 1;
      unsigned DBF : 1;
      unsigned : 15;
    };
  };
} typeCAN3_MCRBITS;
sfr volatile typeCAN3_MCRBITS CAN3_MCRbits absolute 0x40006C00;

 typedef struct tagCAN3_MSRBITS {
  union {
    struct {
      unsigned INAK : 1;
      unsigned SLAK : 1;
      unsigned ERRI : 1;
      unsigned WKUI : 1;
      unsigned SLAKI : 1;
      unsigned : 3;
      unsigned TXM : 1;
      unsigned RXM : 1;
      unsigned SAMP : 1;
      unsigned RX_ : 1;
      unsigned : 20;
    };
  };
} typeCAN3_MSRBITS;
sfr volatile typeCAN3_MSRBITS CAN3_MSRbits absolute 0x40006C04;

 typedef struct tagCAN3_TSRBITS {
  union {
    struct {
      unsigned RQCP0 : 1;
      unsigned TXOK0 : 1;
      unsigned ALST0 : 1;
      unsigned TERR0 : 1;
      unsigned : 3;
      unsigned ABRQ0 : 1;
      unsigned RQCP1 : 1;
      unsigned TXOK1 : 1;
      unsigned ALST1 : 1;
      unsigned TERR1 : 1;
      unsigned : 3;
      unsigned ABRQ1 : 1;
      unsigned RQCP2 : 1;
      unsigned TXOK2 : 1;
      unsigned ALST2 : 1;
      unsigned TERR2 : 1;
      unsigned : 3;
      unsigned ABRQ2 : 1;
      unsigned CODE : 2;
      unsigned TME0 : 1;
      unsigned TME1 : 1;
      unsigned TME2 : 1;
      unsigned LOW0 : 1;
      unsigned LOW1 : 1;
      unsigned LOW2 : 1;
    };
  };
} typeCAN3_TSRBITS;
sfr volatile typeCAN3_TSRBITS CAN3_TSRbits absolute 0x40006C08;

 typedef struct tagCAN3_RF0RBITS {
  union {
    struct {
      unsigned FMP0 : 2;
      unsigned : 1;
      unsigned FULL0 : 1;
      unsigned FOVR0 : 1;
      unsigned RFOM0 : 1;
      unsigned : 26;
    };
  };
} typeCAN3_RF0RBITS;
sfr volatile typeCAN3_RF0RBITS CAN3_RF0Rbits absolute 0x40006C0C;

 typedef struct tagCAN3_RF1RBITS {
  union {
    struct {
      unsigned FMP1 : 2;
      unsigned : 1;
      unsigned FULL1 : 1;
      unsigned FOVR1 : 1;
      unsigned RFOM1 : 1;
      unsigned : 26;
    };
  };
} typeCAN3_RF1RBITS;
sfr volatile typeCAN3_RF1RBITS CAN3_RF1Rbits absolute 0x40006C10;

 typedef struct tagCAN3_IERBITS {
  union {
    struct {
      unsigned TMEIE : 1;
      unsigned FMPIE0 : 1;
      unsigned FFIE0 : 1;
      unsigned FOVIE0 : 1;
      unsigned FMPIE1 : 1;
      unsigned FFIE1 : 1;
      unsigned FOVIE1 : 1;
      unsigned : 1;
      unsigned EWGIE : 1;
      unsigned EPVIE : 1;
      unsigned BOFIE : 1;
      unsigned LECIE : 1;
      unsigned : 3;
      unsigned ERRIE : 1;
      unsigned WKUIE : 1;
      unsigned SLKIE : 1;
      unsigned : 14;
    };
  };
} typeCAN3_IERBITS;
sfr volatile typeCAN3_IERBITS CAN3_IERbits absolute 0x40006C14;

 typedef struct tagCAN3_ESRBITS {
  union {
    struct {
      unsigned EWGF : 1;
      unsigned EPVF : 1;
      unsigned BOFF : 1;
      unsigned : 1;
      unsigned LEC : 3;
      unsigned : 9;
      unsigned TEC : 8;
      unsigned REC : 8;
    };
  };
} typeCAN3_ESRBITS;
sfr volatile typeCAN3_ESRBITS CAN3_ESRbits absolute 0x40006C18;

 typedef struct tagCAN3_BTRBITS {
  union {
    struct {
      unsigned BRP : 10;
      unsigned : 6;
      unsigned TS1 : 4;
      unsigned TS2 : 3;
      unsigned : 1;
      unsigned SJW : 2;
      unsigned : 4;
      unsigned LBKM : 1;
      unsigned SILM : 1;
    };
  };
} typeCAN3_BTRBITS;
sfr volatile typeCAN3_BTRBITS CAN3_BTRbits absolute 0x40006C1C;

 typedef struct tagCAN3_TI0RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN3_TI0RBITS;
sfr volatile typeCAN3_TI0RBITS CAN3_TI0Rbits absolute 0x40006D80;

 typedef struct tagCAN3_TDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN3_TDT0RBITS;
sfr volatile typeCAN3_TDT0RBITS CAN3_TDT0Rbits absolute 0x40006D84;

 typedef struct tagCAN3_TDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN3_TDL0RBITS;
sfr volatile typeCAN3_TDL0RBITS CAN3_TDL0Rbits absolute 0x40006D88;

 typedef struct tagCAN3_TDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN3_TDH0RBITS;
sfr volatile typeCAN3_TDH0RBITS CAN3_TDH0Rbits absolute 0x40006D8C;

 typedef struct tagCAN3_TI1RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN3_TI1RBITS;
sfr volatile typeCAN3_TI1RBITS CAN3_TI1Rbits absolute 0x40006D90;

 typedef struct tagCAN3_TDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN3_TDT1RBITS;
sfr volatile typeCAN3_TDT1RBITS CAN3_TDT1Rbits absolute 0x40006D94;

 typedef struct tagCAN3_TDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN3_TDL1RBITS;
sfr volatile typeCAN3_TDL1RBITS CAN3_TDL1Rbits absolute 0x40006D98;

 typedef struct tagCAN3_TDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN3_TDH1RBITS;
sfr volatile typeCAN3_TDH1RBITS CAN3_TDH1Rbits absolute 0x40006D9C;

 typedef struct tagCAN3_TI2RBITS {
  union {
    struct {
      unsigned TXRQ : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN3_TI2RBITS;
sfr volatile typeCAN3_TI2RBITS CAN3_TI2Rbits absolute 0x40006DA0;

 typedef struct tagCAN3_TDT2RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned TGT : 1;
      unsigned : 7;
      unsigned TIME : 16;
    };
  };
} typeCAN3_TDT2RBITS;
sfr volatile typeCAN3_TDT2RBITS CAN3_TDT2Rbits absolute 0x40006DA4;

 typedef struct tagCAN3_TDL2RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN3_TDL2RBITS;
sfr volatile typeCAN3_TDL2RBITS CAN3_TDL2Rbits absolute 0x40006DA8;

 typedef struct tagCAN3_TDH2RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN3_TDH2RBITS;
sfr volatile typeCAN3_TDH2RBITS CAN3_TDH2Rbits absolute 0x40006DAC;

 typedef struct tagCAN3_RI0RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN3_RI0RBITS;
sfr volatile typeCAN3_RI0RBITS CAN3_RI0Rbits absolute 0x40006DB0;

 typedef struct tagCAN3_RDT0RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN3_RDT0RBITS;
sfr volatile typeCAN3_RDT0RBITS CAN3_RDT0Rbits absolute 0x40006DB4;

 typedef struct tagCAN3_RDL0RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN3_RDL0RBITS;
sfr volatile typeCAN3_RDL0RBITS CAN3_RDL0Rbits absolute 0x40006DB8;

 typedef struct tagCAN3_RDH0RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN3_RDH0RBITS;
sfr volatile typeCAN3_RDH0RBITS CAN3_RDH0Rbits absolute 0x40006DBC;

 typedef struct tagCAN3_RI1RBITS {
  union {
    struct {
      unsigned : 1;
      unsigned RTR : 1;
      unsigned IDE : 1;
      unsigned EXID : 18;
      unsigned STID : 11;
    };
  };
} typeCAN3_RI1RBITS;
sfr volatile typeCAN3_RI1RBITS CAN3_RI1Rbits absolute 0x40006DC0;

 typedef struct tagCAN3_RDT1RBITS {
  union {
    struct {
      unsigned DLC : 4;
      unsigned : 4;
      unsigned FMI : 8;
      unsigned TIME : 16;
    };
  };
} typeCAN3_RDT1RBITS;
sfr volatile typeCAN3_RDT1RBITS CAN3_RDT1Rbits absolute 0x40006DC4;

 typedef struct tagCAN3_RDL1RBITS {
  union {
    struct {
      unsigned DATA0 : 8;
      unsigned DATA1 : 8;
      unsigned DATA2 : 8;
      unsigned DATA3 : 8;
    };
  };
} typeCAN3_RDL1RBITS;
sfr volatile typeCAN3_RDL1RBITS CAN3_RDL1Rbits absolute 0x40006DC8;

 typedef struct tagCAN3_RDH1RBITS {
  union {
    struct {
      unsigned DATA4 : 8;
      unsigned DATA5 : 8;
      unsigned DATA6 : 8;
      unsigned DATA7 : 8;
    };
  };
} typeCAN3_RDH1RBITS;
sfr volatile typeCAN3_RDH1RBITS CAN3_RDH1Rbits absolute 0x40006DCC;

 typedef struct tagCAN3_FMRBITS {
  union {
    struct {
      unsigned FINIT : 1;
      unsigned : 7;
      unsigned CAN2SB : 6;
      unsigned : 18;
    };
  };
} typeCAN3_FMRBITS;
sfr volatile typeCAN3_FMRBITS CAN3_FMRbits absolute 0x40006E00;

 typedef struct tagCAN3_FM1RBITS {
  union {
    struct {
      unsigned FBM0 : 1;
      unsigned FBM1 : 1;
      unsigned FBM2 : 1;
      unsigned FBM3 : 1;
      unsigned FBM4 : 1;
      unsigned FBM5 : 1;
      unsigned FBM6 : 1;
      unsigned FBM7 : 1;
      unsigned FBM8 : 1;
      unsigned FBM9 : 1;
      unsigned FBM10 : 1;
      unsigned FBM11 : 1;
      unsigned FBM12 : 1;
      unsigned FBM13 : 1;
      unsigned FBM14 : 1;
      unsigned FBM15 : 1;
      unsigned FBM16 : 1;
      unsigned FBM17 : 1;
      unsigned FBM18 : 1;
      unsigned FBM19 : 1;
      unsigned FBM20 : 1;
      unsigned FBM21 : 1;
      unsigned FBM22 : 1;
      unsigned FBM23 : 1;
      unsigned FBM24 : 1;
      unsigned FBM25 : 1;
      unsigned FBM26 : 1;
      unsigned FBM27 : 1;
      unsigned : 4;
    };
  };
} typeCAN3_FM1RBITS;
sfr volatile typeCAN3_FM1RBITS CAN3_FM1Rbits absolute 0x40006E04;

 typedef struct tagCAN3_FS1RBITS {
  union {
    struct {
      unsigned FSC0 : 1;
      unsigned FSC1 : 1;
      unsigned FSC2 : 1;
      unsigned FSC3 : 1;
      unsigned FSC4 : 1;
      unsigned FSC5 : 1;
      unsigned FSC6 : 1;
      unsigned FSC7 : 1;
      unsigned FSC8 : 1;
      unsigned FSC9 : 1;
      unsigned FSC10 : 1;
      unsigned FSC11 : 1;
      unsigned FSC12 : 1;
      unsigned FSC13 : 1;
      unsigned FSC14 : 1;
      unsigned FSC15 : 1;
      unsigned FSC16 : 1;
      unsigned FSC17 : 1;
      unsigned FSC18 : 1;
      unsigned FSC19 : 1;
      unsigned FSC20 : 1;
      unsigned FSC21 : 1;
      unsigned FSC22 : 1;
      unsigned FSC23 : 1;
      unsigned FSC24 : 1;
      unsigned FSC25 : 1;
      unsigned FSC26 : 1;
      unsigned FSC27 : 1;
      unsigned : 4;
    };
  };
} typeCAN3_FS1RBITS;
sfr volatile typeCAN3_FS1RBITS CAN3_FS1Rbits absolute 0x40006E0C;

 typedef struct tagCAN3_FFA1RBITS {
  union {
    struct {
      unsigned FFA0 : 1;
      unsigned FFA1 : 1;
      unsigned FFA2 : 1;
      unsigned FFA3 : 1;
      unsigned FFA4 : 1;
      unsigned FFA5 : 1;
      unsigned FFA6 : 1;
      unsigned FFA7 : 1;
      unsigned FFA8 : 1;
      unsigned FFA9 : 1;
      unsigned FFA10 : 1;
      unsigned FFA11 : 1;
      unsigned FFA12 : 1;
      unsigned FFA13 : 1;
      unsigned FFA14 : 1;
      unsigned FFA15 : 1;
      unsigned FFA16 : 1;
      unsigned FFA17 : 1;
      unsigned FFA18 : 1;
      unsigned FFA19 : 1;
      unsigned FFA20 : 1;
      unsigned FFA21 : 1;
      unsigned FFA22 : 1;
      unsigned FFA23 : 1;
      unsigned FFA24 : 1;
      unsigned FFA25 : 1;
      unsigned FFA26 : 1;
      unsigned FFA27 : 1;
      unsigned : 4;
    };
  };
} typeCAN3_FFA1RBITS;
sfr volatile typeCAN3_FFA1RBITS CAN3_FFA1Rbits absolute 0x40006E14;

 typedef struct tagCAN3_FA1RBITS {
  union {
    struct {
      unsigned FACT0 : 1;
      unsigned FACT1 : 1;
      unsigned FACT2 : 1;
      unsigned FACT3 : 1;
      unsigned FACT4 : 1;
      unsigned FACT5 : 1;
      unsigned FACT6 : 1;
      unsigned FACT7 : 1;
      unsigned FACT8 : 1;
      unsigned FACT9 : 1;
      unsigned FACT10 : 1;
      unsigned FACT11 : 1;
      unsigned FACT12 : 1;
      unsigned FACT13 : 1;
      unsigned FACT14 : 1;
      unsigned FACT15 : 1;
      unsigned FACT16 : 1;
      unsigned FACT17 : 1;
      unsigned FACT18 : 1;
      unsigned FACT19 : 1;
      unsigned FACT20 : 1;
      unsigned FACT21 : 1;
      unsigned FACT22 : 1;
      unsigned FACT23 : 1;
      unsigned FACT24 : 1;
      unsigned FACT25 : 1;
      unsigned FACT26 : 1;
      unsigned FACT27 : 1;
      unsigned : 4;
    };
  };
} typeCAN3_FA1RBITS;
sfr volatile typeCAN3_FA1RBITS CAN3_FA1Rbits absolute 0x40006E1C;

 typedef struct tagCAN3_F0R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F0R1BITS;
sfr volatile typeCAN3_F0R1BITS CAN3_F0R1bits absolute 0x40006E40;

 typedef struct tagCAN3_F0R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F0R2BITS;
sfr volatile typeCAN3_F0R2BITS CAN3_F0R2bits absolute 0x40006E44;

 typedef struct tagCAN3_F1R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F1R1BITS;
sfr volatile typeCAN3_F1R1BITS CAN3_F1R1bits absolute 0x40006E48;

 typedef struct tagCAN3_F1R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F1R2BITS;
sfr volatile typeCAN3_F1R2BITS CAN3_F1R2bits absolute 0x40006E4C;

 typedef struct tagCAN3_F2R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F2R1BITS;
sfr volatile typeCAN3_F2R1BITS CAN3_F2R1bits absolute 0x40006E50;

 typedef struct tagCAN3_F2R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F2R2BITS;
sfr volatile typeCAN3_F2R2BITS CAN3_F2R2bits absolute 0x40006E54;

 typedef struct tagCAN3_F3R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F3R1BITS;
sfr volatile typeCAN3_F3R1BITS CAN3_F3R1bits absolute 0x40006E58;

 typedef struct tagCAN3_F3R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F3R2BITS;
sfr volatile typeCAN3_F3R2BITS CAN3_F3R2bits absolute 0x40006E5C;

 typedef struct tagCAN3_F4R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F4R1BITS;
sfr volatile typeCAN3_F4R1BITS CAN3_F4R1bits absolute 0x40006E60;

 typedef struct tagCAN3_F4R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F4R2BITS;
sfr volatile typeCAN3_F4R2BITS CAN3_F4R2bits absolute 0x40006E64;

 typedef struct tagCAN3_F5R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F5R1BITS;
sfr volatile typeCAN3_F5R1BITS CAN3_F5R1bits absolute 0x40006E68;

 typedef struct tagCAN3_F5R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F5R2BITS;
sfr volatile typeCAN3_F5R2BITS CAN3_F5R2bits absolute 0x40006E6C;

 typedef struct tagCAN3_F6R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F6R1BITS;
sfr volatile typeCAN3_F6R1BITS CAN3_F6R1bits absolute 0x40006E70;

 typedef struct tagCAN3_F6R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F6R2BITS;
sfr volatile typeCAN3_F6R2BITS CAN3_F6R2bits absolute 0x40006E74;

 typedef struct tagCAN3_F7R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F7R1BITS;
sfr volatile typeCAN3_F7R1BITS CAN3_F7R1bits absolute 0x40006E78;

 typedef struct tagCAN3_F7R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F7R2BITS;
sfr volatile typeCAN3_F7R2BITS CAN3_F7R2bits absolute 0x40006E7C;

 typedef struct tagCAN3_F8R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F8R1BITS;
sfr volatile typeCAN3_F8R1BITS CAN3_F8R1bits absolute 0x40006E80;

 typedef struct tagCAN3_F8R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F8R2BITS;
sfr volatile typeCAN3_F8R2BITS CAN3_F8R2bits absolute 0x40006E84;

 typedef struct tagCAN3_F9R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F9R1BITS;
sfr volatile typeCAN3_F9R1BITS CAN3_F9R1bits absolute 0x40006E88;

 typedef struct tagCAN3_F9R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F9R2BITS;
sfr volatile typeCAN3_F9R2BITS CAN3_F9R2bits absolute 0x40006E8C;

 typedef struct tagCAN3_F10R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F10R1BITS;
sfr volatile typeCAN3_F10R1BITS CAN3_F10R1bits absolute 0x40006E90;

 typedef struct tagCAN3_F10R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F10R2BITS;
sfr volatile typeCAN3_F10R2BITS CAN3_F10R2bits absolute 0x40006E94;

 typedef struct tagCAN3_F11R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F11R1BITS;
sfr volatile typeCAN3_F11R1BITS CAN3_F11R1bits absolute 0x40006E98;

 typedef struct tagCAN3_F11R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F11R2BITS;
sfr volatile typeCAN3_F11R2BITS CAN3_F11R2bits absolute 0x40006E9C;

 typedef struct tagCAN3_F12R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F12R1BITS;
sfr volatile typeCAN3_F12R1BITS CAN3_F12R1bits absolute 0x40006EA0;

 typedef struct tagCAN3_F12R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F12R2BITS;
sfr volatile typeCAN3_F12R2BITS CAN3_F12R2bits absolute 0x40006EA4;

 typedef struct tagCAN3_F13R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F13R1BITS;
sfr volatile typeCAN3_F13R1BITS CAN3_F13R1bits absolute 0x40006EA8;

 typedef struct tagCAN3_F13R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F13R2BITS;
sfr volatile typeCAN3_F13R2BITS CAN3_F13R2bits absolute 0x40006EAC;

 typedef struct tagCAN3_F14R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F14R1BITS;
sfr volatile typeCAN3_F14R1BITS CAN3_F14R1bits absolute 0x40006EB0;

 typedef struct tagCAN3_F14R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F14R2BITS;
sfr volatile typeCAN3_F14R2BITS CAN3_F14R2bits absolute 0x40006EB4;

 typedef struct tagCAN3_F15R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F15R1BITS;
sfr volatile typeCAN3_F15R1BITS CAN3_F15R1bits absolute 0x40006EB8;

 typedef struct tagCAN3_F15R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F15R2BITS;
sfr volatile typeCAN3_F15R2BITS CAN3_F15R2bits absolute 0x40006EBC;

 typedef struct tagCAN3_F16R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F16R1BITS;
sfr volatile typeCAN3_F16R1BITS CAN3_F16R1bits absolute 0x40006EC0;

 typedef struct tagCAN3_F16R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F16R2BITS;
sfr volatile typeCAN3_F16R2BITS CAN3_F16R2bits absolute 0x40006EC4;

 typedef struct tagCAN3_F17R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F17R1BITS;
sfr volatile typeCAN3_F17R1BITS CAN3_F17R1bits absolute 0x40006EC8;

 typedef struct tagCAN3_F17R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F17R2BITS;
sfr volatile typeCAN3_F17R2BITS CAN3_F17R2bits absolute 0x40006ECC;

 typedef struct tagCAN3_F18R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F18R1BITS;
sfr volatile typeCAN3_F18R1BITS CAN3_F18R1bits absolute 0x40006ED0;

 typedef struct tagCAN3_F18R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F18R2BITS;
sfr volatile typeCAN3_F18R2BITS CAN3_F18R2bits absolute 0x40006ED4;

 typedef struct tagCAN3_F19R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F19R1BITS;
sfr volatile typeCAN3_F19R1BITS CAN3_F19R1bits absolute 0x40006ED8;

 typedef struct tagCAN3_F19R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F19R2BITS;
sfr volatile typeCAN3_F19R2BITS CAN3_F19R2bits absolute 0x40006EDC;

 typedef struct tagCAN3_F20R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F20R1BITS;
sfr volatile typeCAN3_F20R1BITS CAN3_F20R1bits absolute 0x40006EE0;

 typedef struct tagCAN3_F20R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F20R2BITS;
sfr volatile typeCAN3_F20R2BITS CAN3_F20R2bits absolute 0x40006EE4;

 typedef struct tagCAN3_F21R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F21R1BITS;
sfr volatile typeCAN3_F21R1BITS CAN3_F21R1bits absolute 0x40006EE8;

 typedef struct tagCAN3_F21R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F21R2BITS;
sfr volatile typeCAN3_F21R2BITS CAN3_F21R2bits absolute 0x40006EEC;

 typedef struct tagCAN3_F22R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F22R1BITS;
sfr volatile typeCAN3_F22R1BITS CAN3_F22R1bits absolute 0x40006EF0;

 typedef struct tagCAN3_F22R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F22R2BITS;
sfr volatile typeCAN3_F22R2BITS CAN3_F22R2bits absolute 0x40006EF4;

 typedef struct tagCAN3_F23R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F23R1BITS;
sfr volatile typeCAN3_F23R1BITS CAN3_F23R1bits absolute 0x40006EF8;

 typedef struct tagCAN3_F23R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F23R2BITS;
sfr volatile typeCAN3_F23R2BITS CAN3_F23R2bits absolute 0x40006EFC;

 typedef struct tagCAN3_F24R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F24R1BITS;
sfr volatile typeCAN3_F24R1BITS CAN3_F24R1bits absolute 0x40006F00;

 typedef struct tagCAN3_F24R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F24R2BITS;
sfr volatile typeCAN3_F24R2BITS CAN3_F24R2bits absolute 0x40006F04;

 typedef struct tagCAN3_F25R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F25R1BITS;
sfr volatile typeCAN3_F25R1BITS CAN3_F25R1bits absolute 0x40006F08;

 typedef struct tagCAN3_F25R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F25R2BITS;
sfr volatile typeCAN3_F25R2BITS CAN3_F25R2bits absolute 0x40006F0C;

 typedef struct tagCAN3_F26R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F26R1BITS;
sfr volatile typeCAN3_F26R1BITS CAN3_F26R1bits absolute 0x40006F10;

 typedef struct tagCAN3_F26R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F26R2BITS;
sfr volatile typeCAN3_F26R2BITS CAN3_F26R2bits absolute 0x40006F14;

 typedef struct tagCAN3_F27R1BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F27R1BITS;
sfr volatile typeCAN3_F27R1BITS CAN3_F27R1bits absolute 0x40006F18;

 typedef struct tagCAN3_F27R2BITS {
  union {
    struct {
      unsigned FB0 : 1;
      unsigned FB1 : 1;
      unsigned FB2 : 1;
      unsigned FB3 : 1;
      unsigned FB4 : 1;
      unsigned FB5 : 1;
      unsigned FB6 : 1;
      unsigned FB7 : 1;
      unsigned FB8 : 1;
      unsigned FB9 : 1;
      unsigned FB10 : 1;
      unsigned FB11 : 1;
      unsigned FB12 : 1;
      unsigned FB13 : 1;
      unsigned FB14 : 1;
      unsigned FB15 : 1;
      unsigned FB16 : 1;
      unsigned FB17 : 1;
      unsigned FB18 : 1;
      unsigned FB19 : 1;
      unsigned FB20 : 1;
      unsigned FB21 : 1;
      unsigned FB22 : 1;
      unsigned FB23 : 1;
      unsigned FB24 : 1;
      unsigned FB25 : 1;
      unsigned FB26 : 1;
      unsigned FB27 : 1;
      unsigned FB28 : 1;
      unsigned FB29 : 1;
      unsigned FB30 : 1;
      unsigned FB31 : 1;
    };
  };
} typeCAN3_F27R2BITS;
sfr volatile typeCAN3_F27R2BITS CAN3_F27R2bits absolute 0x40006F1C;

 typedef struct tagFMPI2C_CR1BITS {
  union {
    struct {
      unsigned PE : 1;
      unsigned TXIE : 1;
      unsigned RXIE : 1;
      unsigned ADDRE : 1;
      unsigned NACKIE : 1;
      unsigned STOPIE : 1;
      unsigned TCIE : 1;
      unsigned ERRIE : 1;
      unsigned DNF : 4;
      unsigned ANFOFF : 1;
      unsigned : 1;
      unsigned TCDMAEN : 1;
      unsigned RXDMAEN : 1;
      unsigned SBC : 1;
      unsigned NOSTRETCH : 1;
      unsigned : 1;
      unsigned GCEN : 1;
      unsigned SMBHEN : 1;
      unsigned SMBDEN : 1;
      unsigned ALERTEN : 1;
      unsigned PECEN : 1;
      unsigned : 8;
    };
  };
} typeFMPI2C_CR1BITS;
sfr volatile typeFMPI2C_CR1BITS FMPI2C_CR1bits absolute 0x40006000;

 typedef struct tagFMPI2C_CR2BITS {
  union {
    struct {
      unsigned SADD0 : 1;
      unsigned SADD1_7 : 7;
      unsigned SADD8_9 : 2;
      unsigned RD_WRN : 1;
      unsigned ADD10 : 1;
      unsigned HEAD10R : 1;
      unsigned START : 1;
      unsigned STOP_ : 1;
      unsigned NACK : 1;
      unsigned NBYTES : 8;
      unsigned RELOAD : 1;
      unsigned AUTOEND : 1;
      unsigned PECBYTE : 1;
      unsigned : 5;
    };
  };
} typeFMPI2C_CR2BITS;
sfr volatile typeFMPI2C_CR2BITS FMPI2C_CR2bits absolute 0x40006004;

 typedef struct tagFMPI2C_OAR1BITS {
  union {
    struct {
      unsigned OA1 : 1;
      unsigned OA11_7 : 7;
      unsigned OA18_9 : 2;
      unsigned OA1MODE : 1;
      unsigned : 4;
      unsigned OA1EN : 1;
      unsigned : 16;
    };
  };
} typeFMPI2C_OAR1BITS;
sfr volatile typeFMPI2C_OAR1BITS FMPI2C_OAR1bits absolute 0x40006008;

 typedef struct tagFMPI2C_OAR2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned OA21_7 : 7;
      unsigned OA2MSK : 3;
      unsigned : 4;
      unsigned OA2EN : 1;
      unsigned : 16;
    };
  };
} typeFMPI2C_OAR2BITS;
sfr volatile typeFMPI2C_OAR2BITS FMPI2C_OAR2bits absolute 0x4000600C;

 typedef struct tagFMPI2C_TIMINGRBITS {
  union {
    struct {
      unsigned SCLL : 8;
      unsigned SCLH : 8;
      unsigned SDADEL : 4;
      unsigned SCLDEL : 4;
      unsigned : 4;
      unsigned PRESC : 4;
    };
  };
} typeFMPI2C_TIMINGRBITS;
sfr volatile typeFMPI2C_TIMINGRBITS FMPI2C_TIMINGRbits absolute 0x40006010;

 typedef struct tagFMPI2C_TIMEOUTRBITS {
  union {
    struct {
      unsigned TIMEOUTA : 12;
      unsigned TIDLE : 1;
      unsigned : 2;
      unsigned TIMOUTEN : 1;
      unsigned TIMEOUTB : 12;
      unsigned : 3;
      unsigned TEXTEN : 1;
    };
  };
} typeFMPI2C_TIMEOUTRBITS;
sfr volatile typeFMPI2C_TIMEOUTRBITS FMPI2C_TIMEOUTRbits absolute 0x40006014;

 typedef struct tagFMPI2C_ISRBITS {
  union {
    struct {
      unsigned TXE : 1;
      unsigned TXIS : 1;
      unsigned RXNE : 1;
      unsigned ADDR : 1;
      unsigned NACKF : 1;
      unsigned STOPF : 1;
      unsigned TC : 1;
      unsigned TCR : 1;
      unsigned BERR : 1;
      unsigned ARLO : 1;
      unsigned OVR : 1;
      unsigned PECERR : 1;
      unsigned TIMEOUT : 1;
      unsigned ALERT : 1;
      unsigned : 1;
      unsigned BUSY : 1;
      unsigned DIR_ : 1;
      unsigned ADDCODE : 7;
      unsigned : 8;
    };
  };
} typeFMPI2C_ISRBITS;
sfr volatile typeFMPI2C_ISRBITS FMPI2C_ISRbits absolute 0x40006018;

 typedef struct tagFMPI2C_ICRBITS {
  union {
    struct {
      unsigned : 3;
      unsigned ADDRCF : 1;
      unsigned NACKCF : 1;
      unsigned STOPCF : 1;
      unsigned : 2;
      unsigned BERRCF : 1;
      unsigned ARLOCF : 1;
      unsigned OVRCF : 1;
      unsigned PECCF : 1;
      unsigned TIMOUTCF : 1;
      unsigned ALERTCF : 1;
      unsigned : 18;
    };
  };
} typeFMPI2C_ICRBITS;
sfr volatile typeFMPI2C_ICRBITS FMPI2C_ICRbits absolute 0x4000601C;

 typedef struct tagFMPI2C_PECRBITS {
  union {
    struct {
      unsigned PEC : 8;
      unsigned : 24;
    };
  };
} typeFMPI2C_PECRBITS;
sfr volatile typeFMPI2C_PECRBITS FMPI2C_PECRbits absolute 0x40006020;

 typedef struct tagFMPI2C_RXDRBITS {
  union {
    struct {
      unsigned RXDATA : 8;
      unsigned : 24;
    };
  };
} typeFMPI2C_RXDRBITS;
sfr volatile typeFMPI2C_RXDRBITS FMPI2C_RXDRbits absolute 0x40006024;

 typedef struct tagFMPI2C_TXDRBITS {
  union {
    struct {
      unsigned TXDATA : 8;
      unsigned : 24;
    };
  };
} typeFMPI2C_TXDRBITS;
sfr volatile typeFMPI2C_TXDRBITS FMPI2C_TXDRbits absolute 0x40006028;

 typedef struct tagFSMC_BCR1BITS {
  union {
    struct {
      unsigned MBKEN : 1;
      unsigned MUXEN : 1;
      unsigned MTYP : 2;
      unsigned MWID : 2;
      unsigned FACCEN : 1;
      unsigned : 1;
      unsigned BURSTEN : 1;
      unsigned WAITPOL : 1;
      unsigned : 1;
      unsigned WAITCFG : 1;
      unsigned WREN : 1;
      unsigned WAITEN : 1;
      unsigned EXTMOD : 1;
      unsigned ASYNCWAIT : 1;
      unsigned : 3;
      unsigned CBURSTRW : 1;
      unsigned : 12;
    };
  };
} typeFSMC_BCR1BITS;
sfr far volatile typeFSMC_BCR1BITS FSMC_BCR1bits absolute 0xA0000000;

 typedef struct tagFSMC_BTR1BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned BUSTURN : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BTR1BITS;
sfr far volatile typeFSMC_BTR1BITS FSMC_BTR1bits absolute 0xA0000004;

 typedef struct tagFSMC_BCR2BITS {
  union {
    struct {
      unsigned MBKEN : 1;
      unsigned MUXEN : 1;
      unsigned MTYP : 2;
      unsigned MWID : 2;
      unsigned FACCEN : 1;
      unsigned : 1;
      unsigned BURSTEN : 1;
      unsigned WAITPOL : 1;
      unsigned WRAPMOD : 1;
      unsigned WAITCFG : 1;
      unsigned WREN : 1;
      unsigned WAITEN : 1;
      unsigned EXTMOD : 1;
      unsigned ASYNCWAIT : 1;
      unsigned : 3;
      unsigned CBURSTRW : 1;
      unsigned : 12;
    };
  };
} typeFSMC_BCR2BITS;
sfr far volatile typeFSMC_BCR2BITS FSMC_BCR2bits absolute 0xA0000008;

 typedef struct tagFSMC_BTR2BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned BUSTURN : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BTR2BITS;
sfr far volatile typeFSMC_BTR2BITS FSMC_BTR2bits absolute 0xA000000C;

 typedef struct tagFSMC_BCR3BITS {
  union {
    struct {
      unsigned MBKEN : 1;
      unsigned MUXEN : 1;
      unsigned MTYP : 2;
      unsigned MWID : 2;
      unsigned FACCEN : 1;
      unsigned : 1;
      unsigned BURSTEN : 1;
      unsigned WAITPOL : 1;
      unsigned WRAPMOD : 1;
      unsigned WAITCFG : 1;
      unsigned WREN : 1;
      unsigned WAITEN : 1;
      unsigned EXTMOD : 1;
      unsigned ASYNCWAIT : 1;
      unsigned : 3;
      unsigned CBURSTRW : 1;
      unsigned : 12;
    };
  };
} typeFSMC_BCR3BITS;
sfr far volatile typeFSMC_BCR3BITS FSMC_BCR3bits absolute 0xA0000010;

 typedef struct tagFSMC_BTR3BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned BUSTURN : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BTR3BITS;
sfr far volatile typeFSMC_BTR3BITS FSMC_BTR3bits absolute 0xA0000014;

 typedef struct tagFSMC_BCR4BITS {
  union {
    struct {
      unsigned MBKEN : 1;
      unsigned MUXEN : 1;
      unsigned MTYP : 2;
      unsigned MWID : 2;
      unsigned FACCEN : 1;
      unsigned : 1;
      unsigned BURSTEN : 1;
      unsigned WAITPOL : 1;
      unsigned WRAPMOD : 1;
      unsigned WAITCFG : 1;
      unsigned WREN : 1;
      unsigned WAITEN : 1;
      unsigned EXTMOD : 1;
      unsigned ASYNCWAIT : 1;
      unsigned : 3;
      unsigned CBURSTRW : 1;
      unsigned : 12;
    };
  };
} typeFSMC_BCR4BITS;
sfr far volatile typeFSMC_BCR4BITS FSMC_BCR4bits absolute 0xA0000018;

 typedef struct tagFSMC_BTR4BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned BUSTURN : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BTR4BITS;
sfr far volatile typeFSMC_BTR4BITS FSMC_BTR4bits absolute 0xA000001C;

 typedef struct tagFSMC_PCR2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned PWAITEN : 1;
      unsigned PBKEN : 1;
      unsigned PTYP : 1;
      unsigned PWID : 2;
      unsigned ECCEN : 1;
      unsigned : 2;
      unsigned TCLR : 4;
      unsigned TAR : 4;
      unsigned ECCPS : 3;
      unsigned : 12;
    };
  };
} typeFSMC_PCR2BITS;
sfr far volatile typeFSMC_PCR2BITS FSMC_PCR2bits absolute 0xA0000060;

 typedef struct tagFSMC_SR2BITS {
  union {
    struct {
      unsigned IRS : 1;
      unsigned ILS : 1;
      unsigned IFS : 1;
      unsigned IREN : 1;
      unsigned ILEN : 1;
      unsigned IFEN : 1;
      unsigned FEMPT : 1;
      unsigned : 25;
    };
  };
} typeFSMC_SR2BITS;
sfr far volatile typeFSMC_SR2BITS FSMC_SR2bits absolute 0xA0000064;

 typedef struct tagFSMC_PMEM2BITS {
  union {
    struct {
      unsigned MEMSETx : 8;
      unsigned MEMWAITx : 8;
      unsigned MEMHOLDx : 8;
      unsigned MEMHIZx : 8;
    };
  };
} typeFSMC_PMEM2BITS;
sfr far volatile typeFSMC_PMEM2BITS FSMC_PMEM2bits absolute 0xA0000068;

 typedef struct tagFSMC_PATT2BITS {
  union {
    struct {
      unsigned ATTSETx : 8;
      unsigned ATTWAITx : 8;
      unsigned ATTHOLDx : 8;
      unsigned ATTHIZx : 8;
    };
  };
} typeFSMC_PATT2BITS;
sfr far volatile typeFSMC_PATT2BITS FSMC_PATT2bits absolute 0xA000006C;

 typedef struct tagFSMC_ECCR2BITS {
  union {
    struct {
      unsigned ECCx : 32;
    };
  };
} typeFSMC_ECCR2BITS;
sfr far volatile typeFSMC_ECCR2BITS FSMC_ECCR2bits absolute 0xA0000074;

 typedef struct tagFSMC_PCR3BITS {
  union {
    struct {
      unsigned : 1;
      unsigned PWAITEN : 1;
      unsigned PBKEN : 1;
      unsigned PTYP : 1;
      unsigned PWID : 2;
      unsigned ECCEN : 1;
      unsigned : 2;
      unsigned TCLR : 4;
      unsigned TAR : 4;
      unsigned ECCPS : 3;
      unsigned : 12;
    };
  };
} typeFSMC_PCR3BITS;
sfr far volatile typeFSMC_PCR3BITS FSMC_PCR3bits absolute 0xA0000080;

 typedef struct tagFSMC_SR3BITS {
  union {
    struct {
      unsigned IRS : 1;
      unsigned ILS : 1;
      unsigned IFS : 1;
      unsigned IREN : 1;
      unsigned ILEN : 1;
      unsigned IFEN : 1;
      unsigned FEMPT : 1;
      unsigned : 25;
    };
  };
} typeFSMC_SR3BITS;
sfr far volatile typeFSMC_SR3BITS FSMC_SR3bits absolute 0xA0000084;

 typedef struct tagFSMC_PMEM3BITS {
  union {
    struct {
      unsigned MEMSETx : 8;
      unsigned MEMWAITx : 8;
      unsigned MEMHOLDx : 8;
      unsigned MEMHIZx : 8;
    };
  };
} typeFSMC_PMEM3BITS;
sfr far volatile typeFSMC_PMEM3BITS FSMC_PMEM3bits absolute 0xA0000088;

 typedef struct tagFSMC_PATT3BITS {
  union {
    struct {
      unsigned ATTSETx : 8;
      unsigned ATTWAITx : 8;
      unsigned ATTHOLDx : 8;
      unsigned ATTHIZx : 8;
    };
  };
} typeFSMC_PATT3BITS;
sfr far volatile typeFSMC_PATT3BITS FSMC_PATT3bits absolute 0xA000008C;

 typedef struct tagFSMC_ECCR3BITS {
  union {
    struct {
      unsigned ECCx : 32;
    };
  };
} typeFSMC_ECCR3BITS;
sfr far volatile typeFSMC_ECCR3BITS FSMC_ECCR3bits absolute 0xA0000094;

 typedef struct tagFSMC_PCR4BITS {
  union {
    struct {
      unsigned : 1;
      unsigned PWAITEN : 1;
      unsigned PBKEN : 1;
      unsigned PTYP : 1;
      unsigned PWID : 2;
      unsigned ECCEN : 1;
      unsigned : 2;
      unsigned TCLR : 4;
      unsigned TAR : 4;
      unsigned ECCPS : 3;
      unsigned : 12;
    };
  };
} typeFSMC_PCR4BITS;
sfr far volatile typeFSMC_PCR4BITS FSMC_PCR4bits absolute 0xA00000A0;

 typedef struct tagFSMC_SR4BITS {
  union {
    struct {
      unsigned IRS : 1;
      unsigned ILS : 1;
      unsigned IFS : 1;
      unsigned IREN : 1;
      unsigned ILEN : 1;
      unsigned IFEN : 1;
      unsigned FEMPT : 1;
      unsigned : 25;
    };
  };
} typeFSMC_SR4BITS;
sfr far volatile typeFSMC_SR4BITS FSMC_SR4bits absolute 0xA00000A4;

 typedef struct tagFSMC_PMEM4BITS {
  union {
    struct {
      unsigned MEMSETx : 8;
      unsigned MEMWAITx : 8;
      unsigned MEMHOLDx : 8;
      unsigned MEMHIZx : 8;
    };
  };
} typeFSMC_PMEM4BITS;
sfr far volatile typeFSMC_PMEM4BITS FSMC_PMEM4bits absolute 0xA00000A8;

 typedef struct tagFSMC_PATT4BITS {
  union {
    struct {
      unsigned ATTSETx : 8;
      unsigned ATTWAITx : 8;
      unsigned ATTHOLDx : 8;
      unsigned ATTHIZx : 8;
    };
  };
} typeFSMC_PATT4BITS;
sfr far volatile typeFSMC_PATT4BITS FSMC_PATT4bits absolute 0xA00000AC;

 typedef struct tagFSMC_PIO4BITS {
  union {
    struct {
      unsigned IOSETx : 8;
      unsigned IOWAITx : 8;
      unsigned IOHOLDx : 8;
      unsigned IOHIZx : 8;
    };
  };
} typeFSMC_PIO4BITS;
sfr far volatile typeFSMC_PIO4BITS FSMC_PIO4bits absolute 0xA00000B0;

 typedef struct tagFSMC_BWTR1BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BWTR1BITS;
sfr far volatile typeFSMC_BWTR1BITS FSMC_BWTR1bits absolute 0xA0000104;

 typedef struct tagFSMC_BWTR2BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BWTR2BITS;
sfr far volatile typeFSMC_BWTR2BITS FSMC_BWTR2bits absolute 0xA000010C;

 typedef struct tagFSMC_BWTR3BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BWTR3BITS;
sfr far volatile typeFSMC_BWTR3BITS FSMC_BWTR3bits absolute 0xA0000114;

 typedef struct tagFSMC_BWTR4BITS {
  union {
    struct {
      unsigned ADDSET : 4;
      unsigned ADDHLD : 4;
      unsigned DATAST : 8;
      unsigned : 4;
      unsigned CLKDIV : 4;
      unsigned DATLAT : 4;
      unsigned ACCMOD : 2;
      unsigned : 2;
    };
  };
} typeFSMC_BWTR4BITS;
sfr far volatile typeFSMC_BWTR4BITS FSMC_BWTR4bits absolute 0xA000011C;

 typedef struct tagOTG_FS_GLOBAL_FS_GOTGCTLBITS {
  union {
    struct {
      unsigned SRQSCS : 1;
      unsigned SRQ : 1;
      unsigned : 6;
      unsigned HNGSCS : 1;
      unsigned HNPRQ : 1;
      unsigned HSHNPEN : 1;
      unsigned DHNPEN : 1;
      unsigned : 4;
      unsigned CIDSTS : 1;
      unsigned DBCT : 1;
      unsigned ASVLD : 1;
      unsigned BSVLD : 1;
      unsigned : 12;
    };
  };
} typeOTG_FS_GLOBAL_FS_GOTGCTLBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GOTGCTLBITS OTG_FS_GLOBAL_FS_GOTGCTLbits absolute 0x50000000;

 typedef struct tagOTG_FS_GLOBAL_FS_GOTGINTBITS {
  union {
    struct {
      unsigned : 2;
      unsigned SEDET : 1;
      unsigned : 5;
      unsigned SRSSCHG : 1;
      unsigned HNSSCHG : 1;
      unsigned : 7;
      unsigned HNGDET : 1;
      unsigned ADTOCHG : 1;
      unsigned DBCDNE : 1;
      unsigned : 12;
    };
  };
} typeOTG_FS_GLOBAL_FS_GOTGINTBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GOTGINTBITS OTG_FS_GLOBAL_FS_GOTGINTbits absolute 0x50000004;

 typedef struct tagOTG_FS_GLOBAL_FS_GAHBCFGBITS {
  union {
    struct {
      unsigned GINT : 1;
      unsigned : 6;
      unsigned TXFELVL : 1;
      unsigned PTXFELVL : 1;
      unsigned : 23;
    };
  };
} typeOTG_FS_GLOBAL_FS_GAHBCFGBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GAHBCFGBITS OTG_FS_GLOBAL_FS_GAHBCFGbits absolute 0x50000008;

 typedef struct tagOTG_FS_GLOBAL_FS_GUSBCFGBITS {
  union {
    struct {
      unsigned TOCAL : 3;
      unsigned : 3;
      unsigned PHYSEL : 1;
      unsigned : 1;
      unsigned SRPCAP : 1;
      unsigned HNPCAP : 1;
      unsigned TRDT : 4;
      unsigned : 15;
      unsigned FHMOD : 1;
      unsigned FDMOD : 1;
      unsigned CTXPKT : 1;
    };
  };
} typeOTG_FS_GLOBAL_FS_GUSBCFGBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GUSBCFGBITS OTG_FS_GLOBAL_FS_GUSBCFGbits absolute 0x5000000C;

 typedef struct tagOTG_FS_GLOBAL_FS_GRSTCTLBITS {
  union {
    struct {
      unsigned CSRST : 1;
      unsigned HSRST : 1;
      unsigned FCRST : 1;
      unsigned : 1;
      unsigned RXFFLSH : 1;
      unsigned TXFFLSH : 1;
      unsigned TXFNUM : 5;
      unsigned : 20;
      unsigned AHBIDL : 1;
    };
  };
} typeOTG_FS_GLOBAL_FS_GRSTCTLBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GRSTCTLBITS OTG_FS_GLOBAL_FS_GRSTCTLbits absolute 0x50000010;

 typedef struct tagOTG_FS_GLOBAL_FS_GINTSTSBITS {
  union {
    struct {
      unsigned CMOD : 1;
      unsigned MMIS : 1;
      unsigned OTGINT : 1;
      unsigned SOF : 1;
      unsigned RXFLVL : 1;
      unsigned NPTXFE : 1;
      unsigned GINAKEFF : 1;
      unsigned GOUTNAKEFF : 1;
      unsigned : 2;
      unsigned ESUSP : 1;
      unsigned USBSUSP : 1;
      unsigned USBRST : 1;
      unsigned ENUMDNE : 1;
      unsigned ISOODRP : 1;
      unsigned EOPF : 1;
      unsigned : 2;
      unsigned IEPINT : 1;
      unsigned OEPINT : 1;
      unsigned IISOIXFR : 1;
      unsigned IPXFR_INCOMPISOOUT : 1;
      unsigned : 2;
      unsigned HPRTINT : 1;
      unsigned HCINT : 1;
      unsigned PTXFE : 1;
      unsigned : 1;
      unsigned CIDSCHG : 1;
      unsigned DISCINT : 1;
      unsigned SRQINT : 1;
      unsigned WKUPINT : 1;
    };
  };
} typeOTG_FS_GLOBAL_FS_GINTSTSBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GINTSTSBITS OTG_FS_GLOBAL_FS_GINTSTSbits absolute 0x50000014;

 typedef struct tagOTG_FS_GLOBAL_FS_GINTMSKBITS {
  union {
    struct {
      unsigned : 1;
      unsigned MMISM : 1;
      unsigned OTGINT : 1;
      unsigned SOFM : 1;
      unsigned RXFLVLM : 1;
      unsigned NPTXFEM : 1;
      unsigned GINAKEFFM : 1;
      unsigned GONAKEFFM : 1;
      unsigned : 2;
      unsigned ESUSPM : 1;
      unsigned USBSUSPM : 1;
      unsigned USBRST : 1;
      unsigned ENUMDNEM : 1;
      unsigned ISOODRPM : 1;
      unsigned EOPFM : 1;
      unsigned : 1;
      unsigned EPMISM : 1;
      unsigned IEPINT : 1;
      unsigned OEPINT : 1;
      unsigned IISOIXFRM : 1;
      unsigned IPXFRM_IISOOXFRM : 1;
      unsigned : 2;
      unsigned PRTIM : 1;
      unsigned HCIM : 1;
      unsigned PTXFEM : 1;
      unsigned : 1;
      unsigned CIDSCHGM : 1;
      unsigned DISCINT : 1;
      unsigned SRQIM : 1;
      unsigned WUIM : 1;
    };
  };
} typeOTG_FS_GLOBAL_FS_GINTMSKBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GINTMSKBITS OTG_FS_GLOBAL_FS_GINTMSKbits absolute 0x50000018;

 typedef struct tagOTG_FS_GLOBAL_FS_GRXSTSR_DeviceBITS {
  union {
    struct {
      unsigned EPNUM : 4;
      unsigned BCNT : 11;
      unsigned DPID : 2;
      unsigned PKTSTS : 4;
      unsigned FRMNUM : 4;
      unsigned : 7;
    };
  };
} typeOTG_FS_GLOBAL_FS_GRXSTSR_DeviceBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GRXSTSR_DeviceBITS OTG_FS_GLOBAL_FS_GRXSTSR_Devicebits absolute 0x5000001C;

 typedef struct tagOTG_FS_GLOBAL_FS_GRXSTSR_HostBITS {
  union {
    struct {
      unsigned EPNUM : 4;
      unsigned BCNT : 11;
      unsigned DPID : 2;
      unsigned PKTSTS : 4;
      unsigned FRMNUM : 4;
      unsigned : 7;
    };
  };
} typeOTG_FS_GLOBAL_FS_GRXSTSR_HostBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GRXSTSR_HostBITS OTG_FS_GLOBAL_FS_GRXSTSR_Hostbits absolute 0x5000001C;

 typedef struct tagOTG_FS_GLOBAL_FS_GRXFSIZBITS {
  union {
    struct {
      unsigned RXFD : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_GRXFSIZBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GRXFSIZBITS OTG_FS_GLOBAL_FS_GRXFSIZbits absolute 0x50000024;

 typedef struct tagOTG_FS_GLOBAL_FS_GNPTXFSIZ_DeviceBITS {
  union {
    struct {
      unsigned TX0FSA : 16;
      unsigned TX0FD : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_GNPTXFSIZ_DeviceBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GNPTXFSIZ_DeviceBITS OTG_FS_GLOBAL_FS_GNPTXFSIZ_Devicebits absolute 0x50000028;

 typedef struct tagOTG_FS_GLOBAL_FS_GNPTXFSIZ_HostBITS {
  union {
    struct {
      unsigned NPTXFSA : 16;
      unsigned NPTXFD : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_GNPTXFSIZ_HostBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GNPTXFSIZ_HostBITS OTG_FS_GLOBAL_FS_GNPTXFSIZ_Hostbits absolute 0x50000028;

 typedef struct tagOTG_FS_GLOBAL_FS_GNPTXSTSBITS {
  union {
    struct {
      unsigned NPTXFSAV : 16;
      unsigned NPTQXSAV : 8;
      unsigned NPTXQTOP : 7;
      unsigned : 1;
    };
  };
} typeOTG_FS_GLOBAL_FS_GNPTXSTSBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GNPTXSTSBITS OTG_FS_GLOBAL_FS_GNPTXSTSbits absolute 0x5000002C;

 typedef struct tagOTG_FS_GLOBAL_FS_GCCFGBITS {
  union {
    struct {
      unsigned DCDET : 1;
      unsigned PDET : 1;
      unsigned SDET : 1;
      unsigned PS2DET : 1;
      unsigned : 12;
      unsigned PWRDWN : 1;
      unsigned BCDEN : 1;
      unsigned DCDEN : 1;
      unsigned PDEN : 1;
      unsigned SDEN : 1;
      unsigned VBDEN : 1;
      unsigned : 10;
    };
  };
} typeOTG_FS_GLOBAL_FS_GCCFGBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_GCCFGBITS OTG_FS_GLOBAL_FS_GCCFGbits absolute 0x50000038;

 typedef struct tagOTG_FS_GLOBAL_FS_CIDBITS {
  union {
    struct {
      unsigned PRODUCT_ID : 32;
    };
  };
} typeOTG_FS_GLOBAL_FS_CIDBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_CIDBITS OTG_FS_GLOBAL_FS_CIDbits absolute 0x5000003C;

 typedef struct tagOTG_FS_GLOBAL_FS_HPTXFSIZBITS {
  union {
    struct {
      unsigned PTXSA : 16;
      unsigned PTXFSIZ : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_HPTXFSIZBITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_HPTXFSIZBITS OTG_FS_GLOBAL_FS_HPTXFSIZbits absolute 0x50000100;

 typedef struct tagOTG_FS_GLOBAL_FS_DIEPTXF1BITS {
  union {
    struct {
      unsigned INEPTXSA : 16;
      unsigned INEPTXFD : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_DIEPTXF1BITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_DIEPTXF1BITS OTG_FS_GLOBAL_FS_DIEPTXF1bits absolute 0x50000104;

 typedef struct tagOTG_FS_GLOBAL_FS_DIEPTXF2BITS {
  union {
    struct {
      unsigned INEPTXSA : 16;
      unsigned INEPTXFD : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_DIEPTXF2BITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_DIEPTXF2BITS OTG_FS_GLOBAL_FS_DIEPTXF2bits absolute 0x50000108;

 typedef struct tagOTG_FS_GLOBAL_FS_DIEPTXF3BITS {
  union {
    struct {
      unsigned INEPTXSA : 16;
      unsigned INEPTXFD : 16;
    };
  };
} typeOTG_FS_GLOBAL_FS_DIEPTXF3BITS;
sfr far volatile typeOTG_FS_GLOBAL_FS_DIEPTXF3BITS OTG_FS_GLOBAL_FS_DIEPTXF3bits absolute 0x5000010C;

 typedef struct tagOTG_FS_HOST_FS_HCFGBITS {
  union {
    struct {
      unsigned FSLSPCS : 2;
      unsigned FSLSS : 1;
      unsigned : 29;
    };
  };
} typeOTG_FS_HOST_FS_HCFGBITS;
sfr far volatile typeOTG_FS_HOST_FS_HCFGBITS OTG_FS_HOST_FS_HCFGbits absolute 0x50000400;

 typedef struct tagOTG_FS_HOST_HFIRBITS {
  union {
    struct {
      unsigned FRIVL : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_HOST_HFIRBITS;
sfr far volatile typeOTG_FS_HOST_HFIRBITS OTG_FS_HOST_HFIRbits absolute 0x50000404;

 typedef struct tagOTG_FS_HOST_FS_HFNUMBITS {
  union {
    struct {
      unsigned FRNUM : 16;
      unsigned FTREM : 16;
    };
  };
} typeOTG_FS_HOST_FS_HFNUMBITS;
sfr far volatile typeOTG_FS_HOST_FS_HFNUMBITS OTG_FS_HOST_FS_HFNUMbits absolute 0x50000408;

 typedef struct tagOTG_FS_HOST_FS_HPTXSTSBITS {
  union {
    struct {
      unsigned PTXFSAVL : 16;
      unsigned PTXQSAV : 8;
      unsigned PTXQTOP : 8;
    };
  };
} typeOTG_FS_HOST_FS_HPTXSTSBITS;
sfr far volatile typeOTG_FS_HOST_FS_HPTXSTSBITS OTG_FS_HOST_FS_HPTXSTSbits absolute 0x50000410;

 typedef struct tagOTG_FS_HOST_HAINTBITS {
  union {
    struct {
      unsigned HAINT : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_HOST_HAINTBITS;
sfr far volatile typeOTG_FS_HOST_HAINTBITS OTG_FS_HOST_HAINTbits absolute 0x50000414;

 typedef struct tagOTG_FS_HOST_HAINTMSKBITS {
  union {
    struct {
      unsigned HAINTM : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_HOST_HAINTMSKBITS;
sfr far volatile typeOTG_FS_HOST_HAINTMSKBITS OTG_FS_HOST_HAINTMSKbits absolute 0x50000418;

 typedef struct tagOTG_FS_HOST_FS_HPRTBITS {
  union {
    struct {
      unsigned PCSTS : 1;
      unsigned PCDET : 1;
      unsigned PENA : 1;
      unsigned PENCHNG : 1;
      unsigned POCA : 1;
      unsigned POCCHNG : 1;
      unsigned PRES : 1;
      unsigned PSUSP : 1;
      unsigned PRST : 1;
      unsigned : 1;
      unsigned PLSTS : 2;
      unsigned PPWR : 1;
      unsigned PTCTL : 4;
      unsigned PSPD : 2;
      unsigned : 13;
    };
  };
} typeOTG_FS_HOST_FS_HPRTBITS;
sfr far volatile typeOTG_FS_HOST_FS_HPRTBITS OTG_FS_HOST_FS_HPRTbits absolute 0x50000440;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR0BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR0BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR0BITS OTG_FS_HOST_FS_HCCHAR0bits absolute 0x50000500;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR1BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR1BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR1BITS OTG_FS_HOST_FS_HCCHAR1bits absolute 0x50000520;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR2BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR2BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR2BITS OTG_FS_HOST_FS_HCCHAR2bits absolute 0x50000540;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR3BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR3BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR3BITS OTG_FS_HOST_FS_HCCHAR3bits absolute 0x50000560;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR4BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR4BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR4BITS OTG_FS_HOST_FS_HCCHAR4bits absolute 0x50000580;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR5BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR5BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR5BITS OTG_FS_HOST_FS_HCCHAR5bits absolute 0x500005A0;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR6BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR6BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR6BITS OTG_FS_HOST_FS_HCCHAR6bits absolute 0x500005C0;

 typedef struct tagOTG_FS_HOST_FS_HCCHAR7BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned EPNUM : 4;
      unsigned EPDIR : 1;
      unsigned : 1;
      unsigned LSDEV : 1;
      unsigned EPTYP : 2;
      unsigned MCNT : 2;
      unsigned DAD : 7;
      unsigned ODDFRM : 1;
      unsigned CHDIS : 1;
      unsigned CHENA : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCCHAR7BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCCHAR7BITS OTG_FS_HOST_FS_HCCHAR7bits absolute 0x500005E0;

 typedef struct tagOTG_FS_HOST_FS_HCINT0BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT0BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT0BITS OTG_FS_HOST_FS_HCINT0bits absolute 0x50000508;

 typedef struct tagOTG_FS_HOST_FS_HCINT1BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT1BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT1BITS OTG_FS_HOST_FS_HCINT1bits absolute 0x50000528;

 typedef struct tagOTG_FS_HOST_FS_HCINT2BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT2BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT2BITS OTG_FS_HOST_FS_HCINT2bits absolute 0x50000548;

 typedef struct tagOTG_FS_HOST_FS_HCINT3BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT3BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT3BITS OTG_FS_HOST_FS_HCINT3bits absolute 0x50000568;

 typedef struct tagOTG_FS_HOST_FS_HCINT4BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT4BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT4BITS OTG_FS_HOST_FS_HCINT4bits absolute 0x50000588;

 typedef struct tagOTG_FS_HOST_FS_HCINT5BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT5BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT5BITS OTG_FS_HOST_FS_HCINT5bits absolute 0x500005A8;

 typedef struct tagOTG_FS_HOST_FS_HCINT6BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT6BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT6BITS OTG_FS_HOST_FS_HCINT6bits absolute 0x500005C8;

 typedef struct tagOTG_FS_HOST_FS_HCINT7BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned CHH : 1;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned NAK : 1;
      unsigned ACK : 1;
      unsigned : 1;
      unsigned TXERR : 1;
      unsigned BBERR : 1;
      unsigned FRMOR : 1;
      unsigned DTERR : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINT7BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINT7BITS OTG_FS_HOST_FS_HCINT7bits absolute 0x500005E8;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK0BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK0BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK0BITS OTG_FS_HOST_FS_HCINTMSK0bits absolute 0x5000050C;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK1BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK1BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK1BITS OTG_FS_HOST_FS_HCINTMSK1bits absolute 0x5000052C;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK2BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK2BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK2BITS OTG_FS_HOST_FS_HCINTMSK2bits absolute 0x5000054C;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK3BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK3BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK3BITS OTG_FS_HOST_FS_HCINTMSK3bits absolute 0x5000056C;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK4BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK4BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK4BITS OTG_FS_HOST_FS_HCINTMSK4bits absolute 0x5000058C;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK5BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK5BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK5BITS OTG_FS_HOST_FS_HCINTMSK5bits absolute 0x500005AC;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK6BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK6BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK6BITS OTG_FS_HOST_FS_HCINTMSK6bits absolute 0x500005CC;

 typedef struct tagOTG_FS_HOST_FS_HCINTMSK7BITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned CHHM : 1;
      unsigned : 1;
      unsigned STALLM : 1;
      unsigned NAKM : 1;
      unsigned ACKM : 1;
      unsigned NYET : 1;
      unsigned TXERRM : 1;
      unsigned BBERRM : 1;
      unsigned FRMORM : 1;
      unsigned DTERRM : 1;
      unsigned : 21;
    };
  };
} typeOTG_FS_HOST_FS_HCINTMSK7BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCINTMSK7BITS OTG_FS_HOST_FS_HCINTMSK7bits absolute 0x500005EC;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ0BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ0BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ0BITS OTG_FS_HOST_FS_HCTSIZ0bits absolute 0x50000510;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ1BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ1BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ1BITS OTG_FS_HOST_FS_HCTSIZ1bits absolute 0x50000530;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ2BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ2BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ2BITS OTG_FS_HOST_FS_HCTSIZ2bits absolute 0x50000550;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ3BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ3BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ3BITS OTG_FS_HOST_FS_HCTSIZ3bits absolute 0x50000570;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ4BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ4BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ4BITS OTG_FS_HOST_FS_HCTSIZ4bits absolute 0x50000590;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ5BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ5BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ5BITS OTG_FS_HOST_FS_HCTSIZ5bits absolute 0x500005B0;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ6BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ6BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ6BITS OTG_FS_HOST_FS_HCTSIZ6bits absolute 0x500005D0;

 typedef struct tagOTG_FS_HOST_FS_HCTSIZ7BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned DPID : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_HOST_FS_HCTSIZ7BITS;
sfr far volatile typeOTG_FS_HOST_FS_HCTSIZ7BITS OTG_FS_HOST_FS_HCTSIZ7bits absolute 0x500005F0;

 typedef struct tagOTG_FS_DEVICE_FS_DCFGBITS {
  union {
    struct {
      unsigned DSPD : 2;
      unsigned NZLSOHSK : 1;
      unsigned : 1;
      unsigned DAD : 7;
      unsigned PFIVL : 2;
      unsigned : 19;
    };
  };
} typeOTG_FS_DEVICE_FS_DCFGBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DCFGBITS OTG_FS_DEVICE_FS_DCFGbits absolute 0x50000800;

 typedef struct tagOTG_FS_DEVICE_FS_DCTLBITS {
  union {
    struct {
      unsigned RWUSIG : 1;
      unsigned SDIS : 1;
      unsigned GINSTS : 1;
      unsigned GONSTS : 1;
      unsigned TCTL : 3;
      unsigned SGINAK : 1;
      unsigned CGINAK : 1;
      unsigned SGONAK : 1;
      unsigned CGONAK : 1;
      unsigned POPRGDNE : 1;
      unsigned : 20;
    };
  };
} typeOTG_FS_DEVICE_FS_DCTLBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DCTLBITS OTG_FS_DEVICE_FS_DCTLbits absolute 0x50000804;

 typedef struct tagOTG_FS_DEVICE_FS_DSTSBITS {
  union {
    struct {
      unsigned SUSPSTS : 1;
      unsigned ENUMSPD : 2;
      unsigned EERR : 1;
      unsigned : 4;
      unsigned FNSOF : 14;
      unsigned DEVLNSTS : 2;
      unsigned : 8;
    };
  };
} typeOTG_FS_DEVICE_FS_DSTSBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DSTSBITS OTG_FS_DEVICE_FS_DSTSbits absolute 0x50000808;

 typedef struct tagOTG_FS_DEVICE_FS_DIEPMSKBITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned EPDM : 1;
      unsigned : 1;
      unsigned TOM : 1;
      unsigned ITTXFEMSK : 1;
      unsigned INEPNMM : 1;
      unsigned INEPNEM : 1;
      unsigned : 25;
    };
  };
} typeOTG_FS_DEVICE_FS_DIEPMSKBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DIEPMSKBITS OTG_FS_DEVICE_FS_DIEPMSKbits absolute 0x50000810;

 typedef struct tagOTG_FS_DEVICE_FS_DOEPMSKBITS {
  union {
    struct {
      unsigned XFRCM : 1;
      unsigned EPDM : 1;
      unsigned : 1;
      unsigned STUPM : 1;
      unsigned OTEPDM : 1;
      unsigned : 27;
    };
  };
} typeOTG_FS_DEVICE_FS_DOEPMSKBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DOEPMSKBITS OTG_FS_DEVICE_FS_DOEPMSKbits absolute 0x50000814;

 typedef struct tagOTG_FS_DEVICE_FS_DAINTBITS {
  union {
    struct {
      unsigned IEPINT : 16;
      unsigned OEPINT : 16;
    };
  };
} typeOTG_FS_DEVICE_FS_DAINTBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DAINTBITS OTG_FS_DEVICE_FS_DAINTbits absolute 0x50000818;

 typedef struct tagOTG_FS_DEVICE_FS_DAINTMSKBITS {
  union {
    struct {
      unsigned IEPM : 16;
      unsigned OEPINT : 16;
    };
  };
} typeOTG_FS_DEVICE_FS_DAINTMSKBITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DAINTMSKBITS OTG_FS_DEVICE_FS_DAINTMSKbits absolute 0x5000081C;

 typedef struct tagOTG_FS_DEVICE_DVBUSDISBITS {
  union {
    struct {
      unsigned VBUSDT : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DVBUSDISBITS;
sfr far volatile typeOTG_FS_DEVICE_DVBUSDISBITS OTG_FS_DEVICE_DVBUSDISbits absolute 0x50000828;

 typedef struct tagOTG_FS_DEVICE_DVBUSPULSEBITS {
  union {
    struct {
      unsigned DVBUSP : 12;
      unsigned : 20;
    };
  };
} typeOTG_FS_DEVICE_DVBUSPULSEBITS;
sfr far volatile typeOTG_FS_DEVICE_DVBUSPULSEBITS OTG_FS_DEVICE_DVBUSPULSEbits absolute 0x5000082C;

 typedef struct tagOTG_FS_DEVICE_DIEPEMPMSKBITS {
  union {
    struct {
      unsigned INEPTXFEM : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DIEPEMPMSKBITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPEMPMSKBITS OTG_FS_DEVICE_DIEPEMPMSKbits absolute 0x50000834;

 typedef struct tagOTG_FS_DEVICE_FS_DIEPCTL0BITS {
  union {
    struct {
      unsigned MPSIZ : 2;
      unsigned : 13;
      unsigned USBAEP : 1;
      unsigned : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned : 1;
      unsigned STALL : 1;
      unsigned TXFNUM : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned : 2;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_FS_DIEPCTL0BITS;
sfr far volatile typeOTG_FS_DEVICE_FS_DIEPCTL0BITS OTG_FS_DEVICE_FS_DIEPCTL0bits absolute 0x50000900;

 typedef struct tagOTG_FS_DEVICE_DIEPCTL1BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned : 1;
      unsigned Stall : 1;
      unsigned TXFNUM : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM_SD1PID : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPCTL1BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPCTL1BITS OTG_FS_DEVICE_DIEPCTL1bits absolute 0x50000920;

 typedef struct tagOTG_FS_DEVICE_DIEPCTL2BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned : 1;
      unsigned Stall : 1;
      unsigned TXFNUM : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPCTL2BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPCTL2BITS OTG_FS_DEVICE_DIEPCTL2bits absolute 0x50000940;

 typedef struct tagOTG_FS_DEVICE_DIEPCTL3BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned : 1;
      unsigned Stall : 1;
      unsigned TXFNUM : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPCTL3BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPCTL3BITS OTG_FS_DEVICE_DIEPCTL3bits absolute 0x50000960;

 typedef struct tagOTG_FS_DEVICE_DOEPCTL0BITS {
  union {
    struct {
      unsigned MPSIZ : 2;
      unsigned : 13;
      unsigned USBAEP : 1;
      unsigned : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned SNPM : 1;
      unsigned Stall : 1;
      unsigned : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned : 2;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPCTL0BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPCTL0BITS OTG_FS_DEVICE_DOEPCTL0bits absolute 0x50000B00;

 typedef struct tagOTG_FS_DEVICE_DOEPCTL1BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned SNPM : 1;
      unsigned Stall : 1;
      unsigned : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPCTL1BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPCTL1BITS OTG_FS_DEVICE_DOEPCTL1bits absolute 0x50000B20;

 typedef struct tagOTG_FS_DEVICE_DOEPCTL2BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned SNPM : 1;
      unsigned Stall : 1;
      unsigned : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPCTL2BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPCTL2BITS OTG_FS_DEVICE_DOEPCTL2bits absolute 0x50000B40;

 typedef struct tagOTG_FS_DEVICE_DOEPCTL3BITS {
  union {
    struct {
      unsigned MPSIZ : 11;
      unsigned : 4;
      unsigned USBAEP : 1;
      unsigned EONUM_DPID : 1;
      unsigned NAKSTS : 1;
      unsigned EPTYP : 2;
      unsigned SNPM : 1;
      unsigned Stall : 1;
      unsigned : 4;
      unsigned CNAK : 1;
      unsigned SNAK : 1;
      unsigned SD0PID_SEVNFRM : 1;
      unsigned SODDFRM : 1;
      unsigned EPDIS : 1;
      unsigned EPENA : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPCTL3BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPCTL3BITS OTG_FS_DEVICE_DOEPCTL3bits absolute 0x50000B60;

 typedef struct tagOTG_FS_DEVICE_DIEPINT0BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned TOC : 1;
      unsigned ITTXFE : 1;
      unsigned : 1;
      unsigned INEPNE : 1;
      unsigned TXFE : 1;
      unsigned : 24;
    };
  };
} typeOTG_FS_DEVICE_DIEPINT0BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPINT0BITS OTG_FS_DEVICE_DIEPINT0bits absolute 0x50000908;

 typedef struct tagOTG_FS_DEVICE_DIEPINT1BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned TOC : 1;
      unsigned ITTXFE : 1;
      unsigned : 1;
      unsigned INEPNE : 1;
      unsigned TXFE : 1;
      unsigned : 24;
    };
  };
} typeOTG_FS_DEVICE_DIEPINT1BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPINT1BITS OTG_FS_DEVICE_DIEPINT1bits absolute 0x50000928;

 typedef struct tagOTG_FS_DEVICE_DIEPINT2BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned TOC : 1;
      unsigned ITTXFE : 1;
      unsigned : 1;
      unsigned INEPNE : 1;
      unsigned TXFE : 1;
      unsigned : 24;
    };
  };
} typeOTG_FS_DEVICE_DIEPINT2BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPINT2BITS OTG_FS_DEVICE_DIEPINT2bits absolute 0x50000948;

 typedef struct tagOTG_FS_DEVICE_DIEPINT3BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned TOC : 1;
      unsigned ITTXFE : 1;
      unsigned : 1;
      unsigned INEPNE : 1;
      unsigned TXFE : 1;
      unsigned : 24;
    };
  };
} typeOTG_FS_DEVICE_DIEPINT3BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPINT3BITS OTG_FS_DEVICE_DIEPINT3bits absolute 0x50000968;

 typedef struct tagOTG_FS_DEVICE_DOEPINT0BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned STUP : 1;
      unsigned OTEPDIS : 1;
      unsigned : 1;
      unsigned B2BSTUP : 1;
      unsigned : 25;
    };
  };
} typeOTG_FS_DEVICE_DOEPINT0BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPINT0BITS OTG_FS_DEVICE_DOEPINT0bits absolute 0x50000B08;

 typedef struct tagOTG_FS_DEVICE_DOEPINT1BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned STUP : 1;
      unsigned OTEPDIS : 1;
      unsigned : 1;
      unsigned B2BSTUP : 1;
      unsigned : 25;
    };
  };
} typeOTG_FS_DEVICE_DOEPINT1BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPINT1BITS OTG_FS_DEVICE_DOEPINT1bits absolute 0x50000B28;

 typedef struct tagOTG_FS_DEVICE_DOEPINT2BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned STUP : 1;
      unsigned OTEPDIS : 1;
      unsigned : 1;
      unsigned B2BSTUP : 1;
      unsigned : 25;
    };
  };
} typeOTG_FS_DEVICE_DOEPINT2BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPINT2BITS OTG_FS_DEVICE_DOEPINT2bits absolute 0x50000B48;

 typedef struct tagOTG_FS_DEVICE_DOEPINT3BITS {
  union {
    struct {
      unsigned XFRC : 1;
      unsigned EPDISD : 1;
      unsigned : 1;
      unsigned STUP : 1;
      unsigned OTEPDIS : 1;
      unsigned : 1;
      unsigned B2BSTUP : 1;
      unsigned : 25;
    };
  };
} typeOTG_FS_DEVICE_DOEPINT3BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPINT3BITS OTG_FS_DEVICE_DOEPINT3bits absolute 0x50000B68;

 typedef struct tagOTG_FS_DEVICE_DIEPTSIZ0BITS {
  union {
    struct {
      unsigned XFRSIZ : 7;
      unsigned : 12;
      unsigned PKTCNT : 2;
      unsigned : 11;
    };
  };
} typeOTG_FS_DEVICE_DIEPTSIZ0BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPTSIZ0BITS OTG_FS_DEVICE_DIEPTSIZ0bits absolute 0x50000910;

 typedef struct tagOTG_FS_DEVICE_DOEPTSIZ0BITS {
  union {
    struct {
      unsigned XFRSIZ : 7;
      unsigned : 12;
      unsigned PKTCNT : 1;
      unsigned : 9;
      unsigned STUPCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPTSIZ0BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPTSIZ0BITS OTG_FS_DEVICE_DOEPTSIZ0bits absolute 0x50000B10;

 typedef struct tagOTG_FS_DEVICE_DIEPTSIZ1BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned MCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPTSIZ1BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPTSIZ1BITS OTG_FS_DEVICE_DIEPTSIZ1bits absolute 0x50000930;

 typedef struct tagOTG_FS_DEVICE_DIEPTSIZ2BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned MCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPTSIZ2BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPTSIZ2BITS OTG_FS_DEVICE_DIEPTSIZ2bits absolute 0x50000950;

 typedef struct tagOTG_FS_DEVICE_DIEPTSIZ3BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned MCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DIEPTSIZ3BITS;
sfr far volatile typeOTG_FS_DEVICE_DIEPTSIZ3BITS OTG_FS_DEVICE_DIEPTSIZ3bits absolute 0x50000970;

 typedef struct tagOTG_FS_DEVICE_DTXFSTS0BITS {
  union {
    struct {
      unsigned INEPTFSAV : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DTXFSTS0BITS;
sfr far volatile typeOTG_FS_DEVICE_DTXFSTS0BITS OTG_FS_DEVICE_DTXFSTS0bits absolute 0x50000918;

 typedef struct tagOTG_FS_DEVICE_DTXFSTS1BITS {
  union {
    struct {
      unsigned INEPTFSAV : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DTXFSTS1BITS;
sfr far volatile typeOTG_FS_DEVICE_DTXFSTS1BITS OTG_FS_DEVICE_DTXFSTS1bits absolute 0x50000938;

 typedef struct tagOTG_FS_DEVICE_DTXFSTS2BITS {
  union {
    struct {
      unsigned INEPTFSAV : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DTXFSTS2BITS;
sfr far volatile typeOTG_FS_DEVICE_DTXFSTS2BITS OTG_FS_DEVICE_DTXFSTS2bits absolute 0x50000958;

 typedef struct tagOTG_FS_DEVICE_DTXFSTS3BITS {
  union {
    struct {
      unsigned INEPTFSAV : 16;
      unsigned : 16;
    };
  };
} typeOTG_FS_DEVICE_DTXFSTS3BITS;
sfr far volatile typeOTG_FS_DEVICE_DTXFSTS3BITS OTG_FS_DEVICE_DTXFSTS3bits absolute 0x50000978;

 typedef struct tagOTG_FS_DEVICE_DOEPTSIZ1BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned RXDPID_STUPCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPTSIZ1BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPTSIZ1BITS OTG_FS_DEVICE_DOEPTSIZ1bits absolute 0x50000B30;

 typedef struct tagOTG_FS_DEVICE_DOEPTSIZ2BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned RXDPID_STUPCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPTSIZ2BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPTSIZ2BITS OTG_FS_DEVICE_DOEPTSIZ2bits absolute 0x50000B50;

 typedef struct tagOTG_FS_DEVICE_DOEPTSIZ3BITS {
  union {
    struct {
      unsigned XFRSIZ : 19;
      unsigned PKTCNT : 10;
      unsigned RXDPID_STUPCNT : 2;
      unsigned : 1;
    };
  };
} typeOTG_FS_DEVICE_DOEPTSIZ3BITS;
sfr far volatile typeOTG_FS_DEVICE_DOEPTSIZ3BITS OTG_FS_DEVICE_DOEPTSIZ3bits absolute 0x50000B70;

 typedef struct tagOTG_FS_PWRCLK_FS_PCGCCTLBITS {
  union {
    struct {
      unsigned STPPCLK : 1;
      unsigned GATEHCLK : 1;
      unsigned : 2;
      unsigned PHYSUSP : 1;
      unsigned : 27;
    };
  };
} typeOTG_FS_PWRCLK_FS_PCGCCTLBITS;
sfr far volatile typeOTG_FS_PWRCLK_FS_PCGCCTLBITS OTG_FS_PWRCLK_FS_PCGCCTLbits absolute 0x50000E00;

 typedef struct tagQUADSPI_CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned ABORT : 1;
      unsigned DMAEN : 1;
      unsigned TCEN : 1;
      unsigned SSHIFT : 1;
      unsigned : 1;
      unsigned DFM : 1;
      unsigned FSEL : 1;
      unsigned FTHRES : 5;
      unsigned : 3;
      unsigned TEIE : 1;
      unsigned TCIE : 1;
      unsigned FTIE : 1;
      unsigned SMIE : 1;
      unsigned TOIE : 1;
      unsigned : 1;
      unsigned APMS : 1;
      unsigned PMM : 1;
      unsigned PRESCALER : 8;
    };
  };
} typeQUADSPI_CRBITS;
sfr far volatile typeQUADSPI_CRBITS QUADSPI_CRbits absolute 0xA0001000;

 typedef struct tagQUADSPI_DCRBITS {
  union {
    struct {
      unsigned CKMODE : 1;
      unsigned : 7;
      unsigned CSHT : 3;
      unsigned : 5;
      unsigned FSIZE : 5;
      unsigned : 11;
    };
  };
} typeQUADSPI_DCRBITS;
sfr far volatile typeQUADSPI_DCRBITS QUADSPI_DCRbits absolute 0xA0001004;

 typedef struct tagQUADSPI_SRBITS {
  union {
    struct {
      unsigned TEF : 1;
      unsigned TCF : 1;
      unsigned FTF : 1;
      unsigned SMF : 1;
      unsigned TOF : 1;
      unsigned BUSY : 1;
      unsigned : 2;
      unsigned FLEVEL : 7;
      unsigned : 17;
    };
  };
} typeQUADSPI_SRBITS;
sfr far volatile typeQUADSPI_SRBITS QUADSPI_SRbits absolute 0xA0001008;

 typedef struct tagQUADSPI_FCRBITS {
  union {
    struct {
      unsigned CTEF : 1;
      unsigned CTCF : 1;
      unsigned : 1;
      unsigned CSMF : 1;
      unsigned CTOF : 1;
      unsigned : 27;
    };
  };
} typeQUADSPI_FCRBITS;
sfr far volatile typeQUADSPI_FCRBITS QUADSPI_FCRbits absolute 0xA000100C;

 typedef struct tagQUADSPI_DLRBITS {
  union {
    struct {
      unsigned DL : 32;
    };
  };
} typeQUADSPI_DLRBITS;
sfr far volatile typeQUADSPI_DLRBITS QUADSPI_DLRbits absolute 0xA0001010;

 typedef struct tagQUADSPI_CCRBITS {
  union {
    struct {
      unsigned INSTRUCTION : 8;
      unsigned IMODE : 2;
      unsigned ADMODE : 2;
      unsigned ADSIZE : 2;
      unsigned ABMODE : 2;
      unsigned ABSIZE : 2;
      unsigned DCYC : 5;
      unsigned : 1;
      unsigned DMODE : 2;
      unsigned FMODE : 2;
      unsigned SIOO : 1;
      unsigned : 1;
      unsigned DHHC : 1;
      unsigned DDRM : 1;
    };
  };
} typeQUADSPI_CCRBITS;
sfr far volatile typeQUADSPI_CCRBITS QUADSPI_CCRbits absolute 0xA0001014;

 typedef struct tagQUADSPI_ARBITS {
  union {
    struct {
      unsigned ADDRESS : 32;
    };
  };
} typeQUADSPI_ARBITS;
sfr far volatile typeQUADSPI_ARBITS QUADSPI_ARbits absolute 0xA0001018;

 typedef struct tagQUADSPI_ABRBITS {
  union {
    struct {
      unsigned ALTERNATE : 32;
    };
  };
} typeQUADSPI_ABRBITS;
sfr far volatile typeQUADSPI_ABRBITS QUADSPI_ABRbits absolute 0xA000101C;

 typedef struct tagQUADSPI_DRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeQUADSPI_DRBITS;
sfr far volatile typeQUADSPI_DRBITS QUADSPI_DRbits absolute 0xA0001020;

 typedef struct tagQUADSPI_PSMKRBITS {
  union {
    struct {
      unsigned MASK : 32;
    };
  };
} typeQUADSPI_PSMKRBITS;
sfr far volatile typeQUADSPI_PSMKRBITS QUADSPI_PSMKRbits absolute 0xA0001024;

 typedef struct tagQUADSPI_PSMARBITS {
  union {
    struct {
      unsigned MATCH : 32;
    };
  };
} typeQUADSPI_PSMARBITS;
sfr far volatile typeQUADSPI_PSMARBITS QUADSPI_PSMARbits absolute 0xA0001028;

 typedef struct tagQUADSPI_PIRBITS {
  union {
    struct {
      unsigned INTERVAL : 16;
      unsigned : 16;
    };
  };
} typeQUADSPI_PIRBITS;
sfr far volatile typeQUADSPI_PIRBITS QUADSPI_PIRbits absolute 0xA000102C;

 typedef struct tagQUADSPI_LPTRBITS {
  union {
    struct {
      unsigned TIMEOUT : 16;
      unsigned : 16;
    };
  };
} typeQUADSPI_LPTRBITS;
sfr far volatile typeQUADSPI_LPTRBITS QUADSPI_LPTRbits absolute 0xA0001030;

 typedef struct tagLPTIM_ISRBITS {
  union {
    struct {
      unsigned CMPM : 1;
      unsigned ARRM : 1;
      unsigned EXTTRIG : 1;
      unsigned CMPOK : 1;
      unsigned ARROK : 1;
      unsigned UP : 1;
      unsigned DOWN : 1;
      unsigned : 25;
    };
  };
} typeLPTIM_ISRBITS;
sfr volatile typeLPTIM_ISRBITS LPTIM_ISRbits absolute 0x40002400;

 typedef struct tagLPTIM_ICRBITS {
  union {
    struct {
      unsigned CMPMCF : 1;
      unsigned ARRMCF : 1;
      unsigned EXTTRIGCF : 1;
      unsigned CMPOKCF : 1;
      unsigned ARROKCF : 1;
      unsigned UPCF : 1;
      unsigned DOWNCF : 1;
      unsigned : 25;
    };
  };
} typeLPTIM_ICRBITS;
sfr volatile typeLPTIM_ICRBITS LPTIM_ICRbits absolute 0x40002404;

 typedef struct tagLPTIM_IERBITS {
  union {
    struct {
      unsigned CMPMIE : 1;
      unsigned ARRMIE : 1;
      unsigned EXTTRIGIE : 1;
      unsigned CMPOKIE : 1;
      unsigned ARROKIE : 1;
      unsigned UPIE : 1;
      unsigned DOWNIE : 1;
      unsigned : 25;
    };
  };
} typeLPTIM_IERBITS;
sfr volatile typeLPTIM_IERBITS LPTIM_IERbits absolute 0x40002408;

 typedef struct tagLPTIM_CFGRBITS {
  union {
    struct {
      unsigned CKSEL : 1;
      unsigned CKPOL : 2;
      unsigned CKFLT : 2;
      unsigned : 1;
      unsigned TRGFLT : 2;
      unsigned : 1;
      unsigned PRESC : 3;
      unsigned : 1;
      unsigned TRIGSEL : 3;
      unsigned : 1;
      unsigned TRIGEN : 2;
      unsigned TIMOUT : 1;
      unsigned WAVE : 1;
      unsigned WAVPOL : 1;
      unsigned PRELOAD : 1;
      unsigned COUNTMODE : 1;
      unsigned ENC : 1;
      unsigned : 7;
    };
  };
} typeLPTIM_CFGRBITS;
sfr volatile typeLPTIM_CFGRBITS LPTIM_CFGRbits absolute 0x4000240C;

 typedef struct tagLPTIM_CRBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned SNGSTRT : 1;
      unsigned CNTSTRT : 1;
      unsigned : 29;
    };
  };
} typeLPTIM_CRBITS;
sfr volatile typeLPTIM_CRBITS LPTIM_CRbits absolute 0x40002410;

 typedef struct tagLPTIM_CMPBITS {
  union {
    struct {
      unsigned CMP : 16;
      unsigned : 16;
    };
  };
} typeLPTIM_CMPBITS;
sfr volatile typeLPTIM_CMPBITS LPTIM_CMPbits absolute 0x40002414;

 typedef struct tagLPTIM_ARRBITS {
  union {
    struct {
      unsigned ARR : 16;
      unsigned : 16;
    };
  };
} typeLPTIM_ARRBITS;
sfr volatile typeLPTIM_ARRBITS LPTIM_ARRbits absolute 0x40002418;

 typedef struct tagLPTIM_CNTBITS {
  union {
    struct {
      unsigned CNT : 16;
      unsigned : 16;
    };
  };
} typeLPTIM_CNTBITS;
sfr volatile typeLPTIM_CNTBITS LPTIM_CNTbits absolute 0x4000241C;

 typedef struct tagDAC_CRBITS {
  union {
    struct {
      unsigned EN1 : 1;
      unsigned BOFF1 : 1;
      unsigned TEN1 : 1;
      unsigned TSEL1 : 3;
      unsigned WAVE1 : 2;
      unsigned MAMP1 : 4;
      unsigned DMAEN1 : 1;
      unsigned DMAUDRIE1 : 1;
      unsigned : 2;
      unsigned EN2 : 1;
      unsigned BOFF2 : 1;
      unsigned TEN2 : 1;
      unsigned TSEL2 : 3;
      unsigned WAVE2 : 2;
      unsigned MAMP2 : 4;
      unsigned DMAEN2 : 1;
      unsigned DMAUDRIE2 : 1;
      unsigned : 2;
    };
  };
} typeDAC_CRBITS;
sfr volatile typeDAC_CRBITS DAC_CRbits absolute 0x40007400;

 typedef struct tagDAC_SWTRIGRBITS {
  union {
    struct {
      unsigned SWTRIG1 : 1;
      unsigned SWTRIG2 : 1;
      unsigned : 30;
    };
  };
} typeDAC_SWTRIGRBITS;
sfr volatile typeDAC_SWTRIGRBITS DAC_SWTRIGRbits absolute 0x40007404;

 typedef struct tagDAC_DHR12R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC_DHR12R1BITS;
sfr volatile typeDAC_DHR12R1BITS DAC_DHR12R1bits absolute 0x40007408;

 typedef struct tagDAC_DHR12L1BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC_DHR12L1BITS;
sfr volatile typeDAC_DHR12L1BITS DAC_DHR12L1bits absolute 0x4000740C;

 typedef struct tagDAC_DHR8R1BITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC_DHR8R1BITS;
sfr volatile typeDAC_DHR8R1BITS DAC_DHR8R1bits absolute 0x40007410;

 typedef struct tagDAC_DHR12R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 12;
      unsigned : 20;
    };
  };
} typeDAC_DHR12R2BITS;
sfr volatile typeDAC_DHR12R2BITS DAC_DHR12R2bits absolute 0x40007414;

 typedef struct tagDAC_DHR12L2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 16;
    };
  };
} typeDAC_DHR12L2BITS;
sfr volatile typeDAC_DHR12L2BITS DAC_DHR12L2bits absolute 0x40007418;

 typedef struct tagDAC_DHR8R2BITS {
  union {
    struct {
      unsigned DACC2DHR : 8;
      unsigned : 24;
    };
  };
} typeDAC_DHR8R2BITS;
sfr volatile typeDAC_DHR8R2BITS DAC_DHR8R2bits absolute 0x4000741C;

 typedef struct tagDAC_DHR12RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
      unsigned : 4;
    };
  };
} typeDAC_DHR12RDBITS;
sfr volatile typeDAC_DHR12RDBITS DAC_DHR12RDbits absolute 0x40007420;

 typedef struct tagDAC_DHR12LDBITS {
  union {
    struct {
      unsigned : 4;
      unsigned DACC1DHR : 12;
      unsigned : 4;
      unsigned DACC2DHR : 12;
    };
  };
} typeDAC_DHR12LDBITS;
sfr volatile typeDAC_DHR12LDBITS DAC_DHR12LDbits absolute 0x40007424;

 typedef struct tagDAC_DHR8RDBITS {
  union {
    struct {
      unsigned DACC1DHR : 8;
      unsigned DACC2DHR : 8;
      unsigned : 16;
    };
  };
} typeDAC_DHR8RDBITS;
sfr volatile typeDAC_DHR8RDBITS DAC_DHR8RDbits absolute 0x40007428;

 typedef struct tagDAC_DOR1BITS {
  union {
    struct {
      unsigned DACC1DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC_DOR1BITS;
sfr volatile typeDAC_DOR1BITS DAC_DOR1bits absolute 0x4000742C;

 typedef struct tagDAC_DOR2BITS {
  union {
    struct {
      unsigned DACC2DOR : 12;
      unsigned : 20;
    };
  };
} typeDAC_DOR2BITS;
sfr volatile typeDAC_DOR2BITS DAC_DOR2bits absolute 0x40007430;

 typedef struct tagDAC_SRBITS {
  union {
    struct {
      unsigned : 13;
      unsigned DMAUDR1 : 1;
      unsigned : 15;
      unsigned DMAUDR2 : 1;
      unsigned : 2;
    };
  };
} typeDAC_SRBITS;
sfr volatile typeDAC_SRBITS DAC_SRbits absolute 0x40007434;

 typedef struct tagSAI_BCR1BITS {
  union {
    struct {
      unsigned MODE : 2;
      unsigned PRTCFG : 2;
      unsigned : 1;
      unsigned DS : 3;
      unsigned LSBFIRST : 1;
      unsigned CKSTR : 1;
      unsigned SYNCEN : 2;
      unsigned MONO : 1;
      unsigned OutDri : 1;
      unsigned : 2;
      unsigned SAIBEN : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
      unsigned NODIV : 1;
      unsigned MCJDIV : 4;
      unsigned : 8;
    };
  };
} typeSAI_BCR1BITS;
sfr volatile typeSAI_BCR1BITS SAI_BCR1bits absolute 0x40015824;

 typedef struct tagSAI_BCR2BITS {
  union {
    struct {
      unsigned FTH : 3;
      unsigned FFLUS : 1;
      unsigned TRIS : 1;
      unsigned MUTE : 1;
      unsigned MUTEVAL : 1;
      unsigned MUTECN : 6;
      unsigned CPL : 1;
      unsigned COMP : 2;
      unsigned : 16;
    };
  };
} typeSAI_BCR2BITS;
sfr volatile typeSAI_BCR2BITS SAI_BCR2bits absolute 0x40015828;

 typedef struct tagSAI_BFRCRBITS {
  union {
    struct {
      unsigned FRL : 8;
      unsigned FSALL : 7;
      unsigned : 1;
      unsigned FSDEF : 1;
      unsigned FSPOL : 1;
      unsigned FSOFF : 1;
      unsigned : 13;
    };
  };
} typeSAI_BFRCRBITS;
sfr volatile typeSAI_BFRCRBITS SAI_BFRCRbits absolute 0x4001582C;

 typedef struct tagSAI_BSLOTRBITS {
  union {
    struct {
      unsigned FBOFF : 5;
      unsigned : 1;
      unsigned SLOTSZ : 2;
      unsigned NBSLOT : 4;
      unsigned : 4;
      unsigned SLOTEN : 16;
    };
  };
} typeSAI_BSLOTRBITS;
sfr volatile typeSAI_BSLOTRBITS SAI_BSLOTRbits absolute 0x40015830;

 typedef struct tagSAI_BIMBITS {
  union {
    struct {
      unsigned OVRUDRIE : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned FREQIE : 1;
      unsigned CNRDYIE : 1;
      unsigned AFSDETIE : 1;
      unsigned LFSDETIE : 1;
      unsigned : 25;
    };
  };
} typeSAI_BIMBITS;
sfr volatile typeSAI_BIMBITS SAI_BIMbits absolute 0x40015834;

 typedef struct tagSAI_BSRBITS {
  union {
    struct {
      unsigned OVRUDR : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned FREQ : 1;
      unsigned CNRDY : 1;
      unsigned AFSDET : 1;
      unsigned LFSDET : 1;
      unsigned : 9;
      unsigned FLVL : 3;
      unsigned : 13;
    };
  };
} typeSAI_BSRBITS;
sfr volatile typeSAI_BSRBITS SAI_BSRbits absolute 0x40015838;

 typedef struct tagSAI_BCLRFRBITS {
  union {
    struct {
      unsigned OVRUDR : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned : 1;
      unsigned CNRDY : 1;
      unsigned CAFSDET : 1;
      unsigned LFSDET : 1;
      unsigned : 25;
    };
  };
} typeSAI_BCLRFRBITS;
sfr volatile typeSAI_BCLRFRBITS SAI_BCLRFRbits absolute 0x4001583C;

 typedef struct tagSAI_BDRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeSAI_BDRBITS;
sfr volatile typeSAI_BDRBITS SAI_BDRbits absolute 0x40015840;

 typedef struct tagSAI_ACR1BITS {
  union {
    struct {
      unsigned MODE : 2;
      unsigned PRTCFG : 2;
      unsigned : 1;
      unsigned DS : 3;
      unsigned LSBFIRST : 1;
      unsigned CKSTR : 1;
      unsigned SYNCEN : 2;
      unsigned MONO : 1;
      unsigned OutDri : 1;
      unsigned : 2;
      unsigned SAIAEN : 1;
      unsigned DMAEN : 1;
      unsigned : 1;
      unsigned NODIV : 1;
      unsigned MCJDIV : 4;
      unsigned : 8;
    };
  };
} typeSAI_ACR1BITS;
sfr volatile typeSAI_ACR1BITS SAI_ACR1bits absolute 0x40015804;

 typedef struct tagSAI_ACR2BITS {
  union {
    struct {
      unsigned FTH : 3;
      unsigned FFLUS : 1;
      unsigned TRIS : 1;
      unsigned MUTE : 1;
      unsigned MUTEVAL : 1;
      unsigned MUTECN : 6;
      unsigned CPL : 1;
      unsigned COMP : 2;
      unsigned : 16;
    };
  };
} typeSAI_ACR2BITS;
sfr volatile typeSAI_ACR2BITS SAI_ACR2bits absolute 0x40015808;

 typedef struct tagSAI_AFRCRBITS {
  union {
    struct {
      unsigned FRL : 8;
      unsigned FSALL : 7;
      unsigned : 1;
      unsigned FSDEF : 1;
      unsigned FSPOL : 1;
      unsigned FSOFF : 1;
      unsigned : 13;
    };
  };
} typeSAI_AFRCRBITS;
sfr volatile typeSAI_AFRCRBITS SAI_AFRCRbits absolute 0x4001580C;

 typedef struct tagSAI_ASLOTRBITS {
  union {
    struct {
      unsigned FBOFF : 5;
      unsigned : 1;
      unsigned SLOTSZ : 2;
      unsigned NBSLOT : 4;
      unsigned : 4;
      unsigned SLOTEN : 16;
    };
  };
} typeSAI_ASLOTRBITS;
sfr volatile typeSAI_ASLOTRBITS SAI_ASLOTRbits absolute 0x40015810;

 typedef struct tagSAI_AIMBITS {
  union {
    struct {
      unsigned OVRUDRIE : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned FREQIE : 1;
      unsigned CNRDYIE : 1;
      unsigned AFSDETIE : 1;
      unsigned LFSDET : 1;
      unsigned : 25;
    };
  };
} typeSAI_AIMBITS;
sfr volatile typeSAI_AIMBITS SAI_AIMbits absolute 0x40015814;

 typedef struct tagSAI_ASRBITS {
  union {
    struct {
      unsigned OVRUDR : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned FREQ : 1;
      unsigned CNRDY : 1;
      unsigned AFSDET : 1;
      unsigned LFSDET : 1;
      unsigned : 9;
      unsigned FLVL : 3;
      unsigned : 13;
    };
  };
} typeSAI_ASRBITS;
sfr volatile typeSAI_ASRBITS SAI_ASRbits absolute 0x40015818;

 typedef struct tagSAI_ACLRFRBITS {
  union {
    struct {
      unsigned OVRUDR : 1;
      unsigned MUTEDET : 1;
      unsigned WCKCFG : 1;
      unsigned : 1;
      unsigned CNRDY : 1;
      unsigned CAFSDET : 1;
      unsigned LFSDET : 1;
      unsigned : 25;
    };
  };
} typeSAI_ACLRFRBITS;
sfr volatile typeSAI_ACLRFRBITS SAI_ACLRFRbits absolute 0x4001581C;

 typedef struct tagSAI_ADRBITS {
  union {
    struct {
      unsigned DATA : 32;
    };
  };
} typeSAI_ADRBITS;
sfr volatile typeSAI_ADRBITS SAI_ADRbits absolute 0x40015820;

 typedef struct tagAES_CRBITS {
  union {
    struct {
      unsigned EN : 1;
      unsigned DATATYPE : 2;
      unsigned MODE : 2;
      unsigned CHMOD : 2;
      unsigned CCFC : 1;
      unsigned ERRC : 1;
      unsigned CCFIE : 1;
      unsigned ERRIE : 1;
      unsigned DMAINEN : 1;
      unsigned DMAOUTEN : 1;
      unsigned : 19;
    };
  };
} typeAES_CRBITS;
sfr far volatile typeAES_CRBITS AES_CRbits absolute 0x50060000;

 typedef struct tagAES_SRBITS {
  union {
    struct {
      unsigned CCF : 1;
      unsigned RDERR : 1;
      unsigned WRERR : 1;
      unsigned : 29;
    };
  };
} typeAES_SRBITS;
sfr far volatile typeAES_SRBITS AES_SRbits absolute 0x50060004;

 typedef struct tagAES_DINRBITS {
  union {
    struct {
      unsigned AES_DINR : 32;
    };
  };
} typeAES_DINRBITS;
sfr far volatile typeAES_DINRBITS AES_DINRbits absolute 0x50060008;

 typedef struct tagAES_DOUTRBITS {
  union {
    struct {
      unsigned AES_DOUTR : 32;
    };
  };
} typeAES_DOUTRBITS;
sfr far volatile typeAES_DOUTRBITS AES_DOUTRbits absolute 0x5006000C;

 typedef struct tagAES_KEYR0BITS {
  union {
    struct {
      unsigned AES_KEYR0 : 32;
    };
  };
} typeAES_KEYR0BITS;
sfr far volatile typeAES_KEYR0BITS AES_KEYR0bits absolute 0x50060010;

 typedef struct tagAES_KEYR1BITS {
  union {
    struct {
      unsigned AES_KEYR1 : 32;
    };
  };
} typeAES_KEYR1BITS;
sfr far volatile typeAES_KEYR1BITS AES_KEYR1bits absolute 0x50060014;

 typedef struct tagAES_KEYR2BITS {
  union {
    struct {
      unsigned AES_KEYR2 : 32;
    };
  };
} typeAES_KEYR2BITS;
sfr far volatile typeAES_KEYR2BITS AES_KEYR2bits absolute 0x50060018;

 typedef struct tagAES_KEYR3BITS {
  union {
    struct {
      unsigned AES_KEYR3 : 32;
    };
  };
} typeAES_KEYR3BITS;
sfr far volatile typeAES_KEYR3BITS AES_KEYR3bits absolute 0x5006001C;

 typedef struct tagAES_IVR0BITS {
  union {
    struct {
      unsigned AES_IVR0 : 32;
    };
  };
} typeAES_IVR0BITS;
sfr far volatile typeAES_IVR0BITS AES_IVR0bits absolute 0x50060020;

 typedef struct tagAES_IVR1BITS {
  union {
    struct {
      unsigned AES_IVR1 : 32;
    };
  };
} typeAES_IVR1BITS;
sfr far volatile typeAES_IVR1BITS AES_IVR1bits absolute 0x50060024;

 typedef struct tagAES_IVR2BITS {
  union {
    struct {
      unsigned AES_IVR2 : 32;
    };
  };
} typeAES_IVR2BITS;
sfr far volatile typeAES_IVR2BITS AES_IVR2bits absolute 0x50060028;

 typedef struct tagAES_IVR3BITS {
  union {
    struct {
      unsigned AES_IVR3 : 32;
    };
  };
} typeAES_IVR3BITS;
sfr far volatile typeAES_IVR3BITS AES_IVR3bits absolute 0x5006002C;
