<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\impl\gwsynthesis\ae350_ext_ethernet.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\ae350_ext_ethernet.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\EMB_pub\embedded\risc_v\ae350_soc\solution\1.1\Extended_AHB_Ethernet\ref_design\FPGA_RefDesign\Tang_MEGA_138K_Pro_Dock\ae350_ext_ethernet\src\ae350_ext_ethernet.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 01 10:03:30 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Slow 0.85V -40C C2</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13868</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>20424</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>rgmii_rxclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>RGMII_RXC </td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Base</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>gtx_clk</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in u_RiscV_AE350_SOC_Top/n250_3 </td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4 </td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rgmii_rxclk</td>
<td>50.000(MHz)</td>
<td>141.136(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ddr3_memory_clk</td>
<td>200.000(MHz)</td>
<td>2338.896(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ae350_ddr_clk</td>
<td>50.000(MHz)</td>
<td>138.188(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ae350_ahb_clk</td>
<td>50.000(MHz)</td>
<td>83.866(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr3_clkin</td>
<td>50.000(MHz)</td>
<td>362.122(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>gtx_clk</td>
<td>125.000(MHz)</td>
<td>140.756(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>ddr3_sysclk</td>
<td>100.000(MHz)</td>
<td>111.297(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>280.505(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ae350_apb_clk!</h4>
<h4>No timing paths to get frequency of flash_sysclk!</h4>
<h4>No timing paths to get frequency of u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>rgmii_rxclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rgmii_rxclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gtx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gtx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.896</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.049</td>
<td>7.102</td>
</tr>
<tr>
<td>2</td>
<td>0.935</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.026</td>
<td>6.842</td>
</tr>
<tr>
<td>3</td>
<td>0.941</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.014</td>
<td>7.022</td>
</tr>
<tr>
<td>4</td>
<td>0.942</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.033</td>
<td>6.842</td>
</tr>
<tr>
<td>5</td>
<td>0.973</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.046</td>
<td>6.825</td>
</tr>
<tr>
<td>6</td>
<td>0.973</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.046</td>
<td>6.825</td>
</tr>
<tr>
<td>7</td>
<td>0.982</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.025</td>
<td>6.992</td>
</tr>
<tr>
<td>8</td>
<td>1.015</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_1_s1/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1/CE</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>8.740</td>
</tr>
<tr>
<td>9</td>
<td>1.018</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.021</td>
<td>6.952</td>
</tr>
<tr>
<td>10</td>
<td>1.026</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.027</td>
<td>6.950</td>
</tr>
<tr>
<td>11</td>
<td>1.037</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.004</td>
<td>6.916</td>
</tr>
<tr>
<td>12</td>
<td>1.047</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.021</td>
<td>6.923</td>
</tr>
<tr>
<td>13</td>
<td>1.055</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.031</td>
<td>6.728</td>
</tr>
<tr>
<td>14</td>
<td>1.055</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.031</td>
<td>6.728</td>
</tr>
<tr>
<td>15</td>
<td>1.063</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.027</td>
<td>6.913</td>
</tr>
<tr>
<td>16</td>
<td>1.130</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.039</td>
<td>6.660</td>
</tr>
<tr>
<td>17</td>
<td>1.130</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.039</td>
<td>6.660</td>
</tr>
<tr>
<td>18</td>
<td>1.137</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.029</td>
<td>6.841</td>
</tr>
<tr>
<td>19</td>
<td>1.141</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.029</td>
<td>6.837</td>
</tr>
<tr>
<td>20</td>
<td>1.155</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[3]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.019</td>
<td>6.813</td>
</tr>
<tr>
<td>21</td>
<td>1.187</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.021</td>
<td>6.783</td>
</tr>
<tr>
<td>22</td>
<td>1.198</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[22]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.027</td>
<td>6.778</td>
</tr>
<tr>
<td>23</td>
<td>1.212</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[3]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.019</td>
<td>6.756</td>
</tr>
<tr>
<td>24</td>
<td>1.220</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.029</td>
<td>6.758</td>
</tr>
<tr>
<td>25</td>
<td>1.234</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1/D</td>
<td>gtx_clk:[R]</td>
<td>gtx_clk:[R]</td>
<td>8.000</td>
<td>-0.025</td>
<td>6.740</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>2</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_59_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[27]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>3</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_57_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[25]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>4</td>
<td>0.210</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.419</td>
</tr>
<tr>
<td>5</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[11]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>6</td>
<td>0.218</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_10_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[10]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.419</td>
</tr>
<tr>
<td>7</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_27_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[27]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>8</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_24_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[24]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>9</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_64_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[28]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.419</td>
</tr>
<tr>
<td>10</td>
<td>0.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_53_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[21]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.459</td>
</tr>
<tr>
<td>11</td>
<td>0.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_52_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[20]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.459</td>
</tr>
<tr>
<td>12</td>
<td>0.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[19]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.459</td>
</tr>
<tr>
<td>13</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[28]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>14</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_58_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[26]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.479</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_21_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[21]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.479</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.479</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_12_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[12]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.479</td>
</tr>
<tr>
<td>18</td>
<td>0.285</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_31_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[31]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.479</td>
</tr>
<tr>
<td>19</td>
<td>0.285</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_30_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[30]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.479</td>
</tr>
<tr>
<td>20</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[17]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>21</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_48_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[16]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>22</td>
<td>0.357</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_47_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[15]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.553</td>
</tr>
<tr>
<td>23</td>
<td>0.364</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[2]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.573</td>
</tr>
<tr>
<td>24</td>
<td>0.364</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[1]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.573</td>
</tr>
<tr>
<td>25</td>
<td>0.364</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_61_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[29]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.573</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.000</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.258</td>
<td>1.980</td>
</tr>
<tr>
<td>2</td>
<td>3.000</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.258</td>
<td>1.980</td>
</tr>
<tr>
<td>3</td>
<td>3.005</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.263</td>
<td>1.980</td>
</tr>
<tr>
<td>4</td>
<td>3.005</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.263</td>
<td>1.980</td>
</tr>
<tr>
<td>5</td>
<td>3.005</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.263</td>
<td>1.980</td>
</tr>
<tr>
<td>6</td>
<td>3.287</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>1.570</td>
</tr>
<tr>
<td>7</td>
<td>3.313</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.242</td>
<td>1.551</td>
</tr>
<tr>
<td>8</td>
<td>3.331</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.260</td>
<td>1.651</td>
</tr>
<tr>
<td>9</td>
<td>3.477</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.252</td>
<td>1.497</td>
</tr>
<tr>
<td>10</td>
<td>3.477</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.252</td>
<td>1.497</td>
</tr>
<tr>
<td>11</td>
<td>3.653</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/PRESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.260</td>
<td>1.329</td>
</tr>
<tr>
<td>12</td>
<td>3.653</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.260</td>
<td>1.329</td>
</tr>
<tr>
<td>13</td>
<td>3.653</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.260</td>
<td>1.329</td>
</tr>
<tr>
<td>14</td>
<td>3.660</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.267</td>
<td>1.329</td>
</tr>
<tr>
<td>15</td>
<td>3.661</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.254</td>
<td>1.315</td>
</tr>
<tr>
<td>16</td>
<td>3.675</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.254</td>
<td>1.301</td>
</tr>
<tr>
<td>17</td>
<td>3.675</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.254</td>
<td>1.301</td>
</tr>
<tr>
<td>18</td>
<td>3.675</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.254</td>
<td>1.301</td>
</tr>
<tr>
<td>19</td>
<td>3.731</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>1.126</td>
</tr>
<tr>
<td>20</td>
<td>3.810</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.234</td>
<td>1.047</td>
</tr>
<tr>
<td>21</td>
<td>3.849</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.251</td>
<td>1.124</td>
</tr>
<tr>
<td>22</td>
<td>3.849</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.251</td>
<td>1.124</td>
</tr>
<tr>
<td>23</td>
<td>3.849</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.251</td>
<td>1.124</td>
</tr>
<tr>
<td>24</td>
<td>4.007</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.250</td>
<td>0.965</td>
</tr>
<tr>
<td>25</td>
<td>4.007</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.250</td>
<td>0.965</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.780</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_12_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.619</td>
</tr>
<tr>
<td>2</td>
<td>0.780</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_13_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.619</td>
</tr>
<tr>
<td>3</td>
<td>0.926</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_14_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.784</td>
</tr>
<tr>
<td>4</td>
<td>0.926</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.784</td>
</tr>
<tr>
<td>5</td>
<td>0.936</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.784</td>
</tr>
<tr>
<td>6</td>
<td>1.102</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_16_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.953</td>
</tr>
<tr>
<td>7</td>
<td>1.102</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_17_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.953</td>
</tr>
<tr>
<td>8</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_83_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.953</td>
</tr>
<tr>
<td>9</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_87_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.953</td>
</tr>
<tr>
<td>10</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.966</td>
</tr>
<tr>
<td>11</td>
<td>1.115</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.966</td>
</tr>
<tr>
<td>12</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_76_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>13</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_93_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>14</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_96_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>15</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>16</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>17</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>18</td>
<td>1.263</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.114</td>
</tr>
<tr>
<td>19</td>
<td>1.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_99_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.114</td>
</tr>
<tr>
<td>20</td>
<td>1.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.114</td>
</tr>
<tr>
<td>21</td>
<td>1.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.114</td>
</tr>
<tr>
<td>22</td>
<td>1.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.114</td>
</tr>
<tr>
<td>23</td>
<td>1.271</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.114</td>
</tr>
<tr>
<td>24</td>
<td>1.440</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.289</td>
</tr>
<tr>
<td>25</td>
<td>1.441</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_68_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>1.289</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.835</td>
<td>3.697</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.441</td>
<td>4.303</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>gtx_clk</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.496</td>
<td>3.696</td>
<td>0.200</td>
<td>High Pulse Width</td>
<td>gtx_clk</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s46/I0</td>
</tr>
<tr>
<td>7.089</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C118[0][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s46/F</td>
</tr>
<tr>
<td>7.378</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s44/I3</td>
</tr>
<tr>
<td>7.633</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R62C116[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s44/F</td>
</tr>
<tr>
<td>7.762</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s43/I1</td>
</tr>
<tr>
<td>8.127</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s43/F</td>
</tr>
<tr>
<td>8.264</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s41/I3</td>
</tr>
<tr>
<td>8.497</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C117[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s41/F</td>
</tr>
<tr>
<td>9.158</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1351_s1/I2</td>
</tr>
<tr>
<td>9.389</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C120[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1351_s1/F</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[0][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.336</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/CLK</td>
</tr>
<tr>
<td>10.285</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C120[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.994, 42.157%; route: 3.802, 53.534%; tC2Q: 0.306, 4.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.336, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.313</td>
<td>2.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C118[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 48.188%; route: 3.239, 47.340%; tC2Q: 0.306, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.313, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
</tr>
<tr>
<td>4.995</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/I1</td>
</tr>
<tr>
<td>7.684</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/F</td>
</tr>
<tr>
<td>7.995</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6/I0</td>
</tr>
<tr>
<td>8.458</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C122[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s6/F</td>
</tr>
<tr>
<td>8.460</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s4/I1</td>
</tr>
<tr>
<td>8.866</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C122[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s4/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/I1</td>
</tr>
<tr>
<td>9.331</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/F</td>
</tr>
<tr>
<td>9.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.323</td>
<td>2.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C122[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/CLK</td>
</tr>
<tr>
<td>10.272</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C122[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.391, 34.050%; route: 2.683, 38.208%; tC2Q: 1.948, 27.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.323, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.321</td>
<td>2.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>10.072</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C117[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 48.188%; route: 3.239, 47.340%; tC2Q: 0.306, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.321, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C116[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.334</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C116[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C116[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 48.308%; route: 3.222, 47.209%; tC2Q: 0.306, 4.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.112</td>
<td>0.301</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C116[0][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.334</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C116[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>10.085</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C116[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 48.308%; route: 3.222, 47.209%; tC2Q: 0.306, 4.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
</tr>
<tr>
<td>4.858</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/I1</td>
</tr>
<tr>
<td>6.028</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/F</td>
</tr>
<tr>
<td>7.323</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/I1</td>
</tr>
<tr>
<td>7.688</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C121[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/F</td>
</tr>
<tr>
<td>7.828</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/I2</td>
</tr>
<tr>
<td>8.059</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C122[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C124[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3/F</td>
</tr>
<tr>
<td>8.895</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2/I2</td>
</tr>
<tr>
<td>9.301</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s2/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.334</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1/CLK</td>
</tr>
<tr>
<td>10.283</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 32.508%; route: 2.771, 39.630%; tC2Q: 1.948, 27.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.181</td>
<td>2.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C81[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_1_s1/CLK</td>
</tr>
<tr>
<td>2.487</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>69</td>
<td>R58C81[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/raddr_1_s1/Q</td>
</tr>
<tr>
<td>4.406</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_360_G[0]_s1/S0</td>
</tr>
<tr>
<td>4.609</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C88[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_360_G[0]_s1/O</td>
</tr>
<tr>
<td>4.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_360_G[0]_s0/I0</td>
</tr>
<tr>
<td>4.677</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C88[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_360_G[0]_s0/O</td>
</tr>
<tr>
<td>6.685</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C81[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s26/I2</td>
</tr>
<tr>
<td>7.148</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C81[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s26/F</td>
</tr>
<tr>
<td>7.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C81[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s23/I0</td>
</tr>
<tr>
<td>7.268</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C81[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s23/O</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C81[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s21/I1</td>
</tr>
<tr>
<td>7.337</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C81[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s21/O</td>
</tr>
<tr>
<td>7.773</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C81[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s1/I1</td>
</tr>
<tr>
<td>8.236</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C81[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s1/F</td>
</tr>
<tr>
<td>8.380</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_y_s0/I2</td>
</tr>
<tr>
<td>8.834</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R62C81[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_y_s0/F</td>
</tr>
<tr>
<td>8.838</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_Z_s1/I3</td>
</tr>
<tr>
<td>9.276</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C81[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_Z_s1/F</td>
</tr>
<tr>
<td>10.336</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s3/I1</td>
</tr>
<tr>
<td>10.799</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C81[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s3/F</td>
</tr>
<tr>
<td>10.920</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.184</td>
<td>2.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1/CLK</td>
</tr>
<tr>
<td>11.936</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.741, 31.362%; route: 5.693, 65.137%; tC2Q: 0.306, 3.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
</tr>
<tr>
<td>5.026</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C133[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/F</td>
</tr>
<tr>
<td>7.336</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/I1</td>
</tr>
<tr>
<td>7.567</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C120[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/F</td>
</tr>
<tr>
<td>8.157</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3/I0</td>
</tr>
<tr>
<td>8.563</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C125[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2/I1</td>
</tr>
<tr>
<td>9.261</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C123[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n265_s2/F</td>
</tr>
<tr>
<td>9.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[2][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.330</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1/CLK</td>
</tr>
<tr>
<td>10.280</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C123[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.951, 28.063%; route: 3.053, 43.915%; tC2Q: 1.948, 28.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.331, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
</tr>
<tr>
<td>4.858</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/I1</td>
</tr>
<tr>
<td>6.028</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/F</td>
</tr>
<tr>
<td>7.357</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C123[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/I1</td>
</tr>
<tr>
<td>7.588</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R61C123[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/F</td>
</tr>
<tr>
<td>8.187</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s8/I3</td>
</tr>
<tr>
<td>8.625</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C124[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s8/F</td>
</tr>
<tr>
<td>8.796</td>
<td>0.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2/I1</td>
</tr>
<tr>
<td>9.259</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2/F</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.336</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/CLK</td>
</tr>
<tr>
<td>10.285</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.997, 28.733%; route: 3.005, 43.237%; tC2Q: 1.948, 28.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.336, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
</tr>
<tr>
<td>5.026</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C133[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/F</td>
</tr>
<tr>
<td>7.690</td>
<td>1.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s6/I1</td>
</tr>
<tr>
<td>7.921</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C118[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s6/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s4/I2</td>
</tr>
<tr>
<td>8.377</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s4/F</td>
</tr>
<tr>
<td>8.379</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s3/I2</td>
</tr>
<tr>
<td>8.817</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C118[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s3/F</td>
</tr>
<tr>
<td>8.819</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s2/I1</td>
</tr>
<tr>
<td>9.225</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/n1540_s2/F</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.313</td>
<td>2.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C118[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.262</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C118[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 35.237%; route: 2.531, 36.596%; tC2Q: 1.948, 28.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.313, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
</tr>
<tr>
<td>5.026</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C133[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/F</td>
</tr>
<tr>
<td>7.336</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/I1</td>
</tr>
<tr>
<td>7.567</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C120[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/F</td>
</tr>
<tr>
<td>8.157</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3/I0</td>
</tr>
<tr>
<td>8.563</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C125[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s3/F</td>
</tr>
<tr>
<td>8.567</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4/I1</td>
</tr>
<tr>
<td>8.822</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C125[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4/F</td>
</tr>
<tr>
<td>8.826</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/I1</td>
</tr>
<tr>
<td>9.232</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.330</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/CLK</td>
</tr>
<tr>
<td>10.280</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C125[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.206, 31.864%; route: 2.769, 39.996%; tC2Q: 1.948, 28.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.331, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C118[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.319</td>
<td>2.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C118[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>10.070</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C118[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 49.004%; route: 3.125, 46.448%; tC2Q: 0.306, 4.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.319, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>9.015</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C118[0][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.319</td>
<td>2.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C118[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>10.070</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C118[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 49.004%; route: 3.125, 46.448%; tC2Q: 0.306, 4.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.319, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
</tr>
<tr>
<td>4.858</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/I1</td>
</tr>
<tr>
<td>6.028</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/F</td>
</tr>
<tr>
<td>7.323</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/I1</td>
</tr>
<tr>
<td>7.688</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C121[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/F</td>
</tr>
<tr>
<td>7.828</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/I2</td>
</tr>
<tr>
<td>8.059</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C122[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C124[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s3/F</td>
</tr>
<tr>
<td>8.759</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2/I2</td>
</tr>
<tr>
<td>9.222</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C124[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n279_s2/F</td>
</tr>
<tr>
<td>9.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[1][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.336</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1/CLK</td>
</tr>
<tr>
<td>10.285</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.330, 33.704%; route: 2.635, 38.116%; tC2Q: 1.948, 28.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.336, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[1][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.326</td>
<td>2.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CLK</td>
</tr>
<tr>
<td>10.078</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C117[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 49.505%; route: 3.057, 45.901%; tC2Q: 0.306, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.327, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.594</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/frm_byte_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.086</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/I0</td>
</tr>
<tr>
<td>3.451</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n95_s3/F</td>
</tr>
<tr>
<td>3.771</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/I0</td>
</tr>
<tr>
<td>4.002</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C129[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/n89_s5/F</td>
</tr>
<tr>
<td>4.313</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/I2</td>
</tr>
<tr>
<td>4.568</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C128[3][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s19/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C128[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R50C128[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s3/F</td>
</tr>
<tr>
<td>5.174</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C128[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/I3</td>
</tr>
<tr>
<td>5.540</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C128[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_last_Z_s/F</td>
</tr>
<tr>
<td>6.859</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/I0</td>
</tr>
<tr>
<td>7.114</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s13/F</td>
</tr>
<tr>
<td>7.118</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/I0</td>
</tr>
<tr>
<td>7.581</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s11/F</td>
</tr>
<tr>
<td>7.770</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/I2</td>
</tr>
<tr>
<td>8.001</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8/F</td>
</tr>
<tr>
<td>8.139</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/I3</td>
</tr>
<tr>
<td>8.370</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C117[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s5/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C117[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.326</td>
<td>2.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C117[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CLK</td>
</tr>
<tr>
<td>10.078</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C117[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 49.505%; route: 3.057, 45.901%; tC2Q: 0.306, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.327, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
</tr>
<tr>
<td>4.858</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/I1</td>
</tr>
<tr>
<td>6.028</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/F</td>
</tr>
<tr>
<td>7.323</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/I1</td>
</tr>
<tr>
<td>7.688</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C121[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s5/F</td>
</tr>
<tr>
<td>7.828</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[0][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/I2</td>
</tr>
<tr>
<td>8.059</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C122[0][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n282_s4/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s5/I1</td>
</tr>
<tr>
<td>8.740</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C124[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s5/F</td>
</tr>
<tr>
<td>8.744</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/I1</td>
</tr>
<tr>
<td>9.150</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.338</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/CLK</td>
</tr>
<tr>
<td>10.287</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C124[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 31.018%; route: 2.771, 40.505%; tC2Q: 1.948, 28.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.338, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[12]</td>
</tr>
<tr>
<td>4.858</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/I0</td>
</tr>
<tr>
<td>5.264</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s1/F</td>
</tr>
<tr>
<td>5.569</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/I1</td>
</tr>
<tr>
<td>6.028</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_4_s/F</td>
</tr>
<tr>
<td>7.357</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C123[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/I1</td>
</tr>
<tr>
<td>7.588</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R61C123[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/F</td>
</tr>
<tr>
<td>8.187</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s8/I3</td>
</tr>
<tr>
<td>8.625</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C124[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s8/F</td>
</tr>
<tr>
<td>8.915</td>
<td>0.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2/I2</td>
</tr>
<tr>
<td>9.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C124[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2/F</td>
</tr>
<tr>
<td>9.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.338</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/CLK</td>
</tr>
<tr>
<td>10.287</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C124[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.765, 25.815%; route: 3.124, 45.692%; tC2Q: 1.948, 28.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.338, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[3]</td>
</tr>
<tr>
<td>4.995</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s0/I0</td>
</tr>
<tr>
<td>5.401</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s0/F</td>
</tr>
<tr>
<td>5.522</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s/I0</td>
</tr>
<tr>
<td>5.960</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C134[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s/F</td>
</tr>
<tr>
<td>7.448</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C123[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/I1</td>
</tr>
<tr>
<td>7.679</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C123[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s6/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s6/F</td>
</tr>
<tr>
<td>8.659</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2/I0</td>
</tr>
<tr>
<td>9.122</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C125[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n281_s2/F</td>
</tr>
<tr>
<td>9.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.328</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1/CLK</td>
</tr>
<tr>
<td>10.278</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.001, 29.370%; route: 2.864, 42.037%; tC2Q: 1.948, 28.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
</tr>
<tr>
<td>4.995</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/I1</td>
</tr>
<tr>
<td>7.684</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/F</td>
</tr>
<tr>
<td>8.164</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[2][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s4/I1</td>
</tr>
<tr>
<td>8.627</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C125[2][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s4/F</td>
</tr>
<tr>
<td>8.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2/I0</td>
</tr>
<tr>
<td>9.092</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2/F</td>
</tr>
<tr>
<td>9.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.330</td>
<td>2.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1/CLK</td>
</tr>
<tr>
<td>10.280</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.985, 29.264%; route: 2.850, 42.016%; tC2Q: 1.948, 28.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.331, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[22]</td>
</tr>
<tr>
<td>4.691</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_6_s0/I1</td>
</tr>
<tr>
<td>5.097</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C135[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_6_s0/F</td>
</tr>
<tr>
<td>5.385</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C135[2][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_6_s/I0</td>
</tr>
<tr>
<td>5.791</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C135[2][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_6_s/F</td>
</tr>
<tr>
<td>7.358</td>
<td>1.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/I1</td>
</tr>
<tr>
<td>7.613</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R61C122[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3/F</td>
</tr>
<tr>
<td>8.257</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C124[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s4/I3</td>
</tr>
<tr>
<td>8.622</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C124[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s4/F</td>
</tr>
<tr>
<td>8.624</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/I0</td>
</tr>
<tr>
<td>9.087</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/F</td>
</tr>
<tr>
<td>9.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.336</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/CLK</td>
</tr>
<tr>
<td>10.285</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 27.958%; route: 2.935, 43.301%; tC2Q: 1.948, 28.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.336, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.278</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[3]</td>
</tr>
<tr>
<td>4.995</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s0/I0</td>
</tr>
<tr>
<td>5.401</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s0/F</td>
</tr>
<tr>
<td>5.522</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s/I0</td>
</tr>
<tr>
<td>5.960</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C134[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_3_s/F</td>
</tr>
<tr>
<td>7.448</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C123[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/I1</td>
</tr>
<tr>
<td>7.679</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C123[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/F</td>
</tr>
<tr>
<td>8.194</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s5/I1</td>
</tr>
<tr>
<td>8.657</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s5/F</td>
</tr>
<tr>
<td>8.659</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s4/I0</td>
</tr>
<tr>
<td>9.065</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n260_s4/F</td>
</tr>
<tr>
<td>9.065</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.328</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1/CLK</td>
</tr>
<tr>
<td>10.278</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C125[0][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.944, 28.774%; route: 2.864, 42.391%; tC2Q: 1.948, 28.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[10]</td>
</tr>
<tr>
<td>4.995</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/I1</td>
</tr>
<tr>
<td>5.458</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s0/F</td>
</tr>
<tr>
<td>5.763</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C133[3][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/I0</td>
</tr>
<tr>
<td>6.128</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C133[3][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_2_s/F</td>
</tr>
<tr>
<td>7.453</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/I1</td>
</tr>
<tr>
<td>7.684</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n259_s3/F</td>
</tr>
<tr>
<td>8.164</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[3][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/I0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C124[3][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s2/I2</td>
</tr>
<tr>
<td>9.067</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s2/F</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.338</td>
<td>2.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1/CLK</td>
</tr>
<tr>
<td>10.287</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C124[2][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.960, 29.002%; route: 2.850, 42.171%; tC2Q: 1.948, 28.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.338, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gtx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R46[28]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.257</td>
<td>1.948</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/DO[29]</td>
</tr>
<tr>
<td>5.026</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/I1</td>
</tr>
<tr>
<td>5.480</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C133[0][B]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s1/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[1][A]</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C133[1][A]</td>
<td style=" background: #97FFFF;">u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/tx_mac_data_Z_5_s/F</td>
</tr>
<tr>
<td>7.336</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C120[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/I1</td>
</tr>
<tr>
<td>7.567</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R60C120[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s4/F</td>
</tr>
<tr>
<td>8.054</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C123[3][A]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6/I2</td>
</tr>
<tr>
<td>8.309</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R59C123[3][A]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n288_s6/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.334</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2/I1</td>
</tr>
<tr>
<td>9.049</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C124[1][B]</td>
<td style=" background: #97FFFF;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n266_s2/F</td>
</tr>
<tr>
<td>9.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][B]</td>
<td style=" font-weight:bold;">u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>537</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.334</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1/CLK</td>
</tr>
<tr>
<td>10.283</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C124[1][B]</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.309, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.800, 26.706%; route: 2.992, 44.391%; tC2Q: 1.948, 28.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.334, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C104[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_0_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C100[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_59_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C100[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_59_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_57_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C100[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_57_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C100[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_57_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.117</td>
<td>2.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C101[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_0_s0/CLK</td>
</tr>
<tr>
<td>2.411</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C101[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_0_s0/Q</td>
</tr>
<tr>
<td>2.536</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.117, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C102[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C102[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C102[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_10_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C102[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_10_s0/Q</td>
</tr>
<tr>
<td>2.543</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.132</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_27_s0/CLK</td>
</tr>
<tr>
<td>2.425</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C103[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_27_s0/Q</td>
</tr>
<tr>
<td>2.550</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.132</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_24_s0/CLK</td>
</tr>
<tr>
<td>2.425</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_24_s0/Q</td>
</tr>
<tr>
<td>2.550</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_64_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.171</td>
<td>2.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_64_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_64_s0/Q</td>
</tr>
<tr>
<td>2.589</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.364</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.171, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 29.833%; tC2Q: 0.294, 70.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_53_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_53_s0/Q</td>
</tr>
<tr>
<td>2.596</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_52_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_52_s0/Q</td>
</tr>
<tr>
<td>2.596</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_51_s0/Q</td>
</tr>
<tr>
<td>2.596</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.165, 35.948%; tC2Q: 0.294, 64.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C100[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C100[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_60_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C100[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_58_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C100[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_58_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C102[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_21_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C102[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_21_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C102[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C102[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_13_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C102[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_12_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C102[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_12_s0/Q</td>
</tr>
<tr>
<td>2.603</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.132</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_31_s0/CLK</td>
</tr>
<tr>
<td>2.425</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C103[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_31_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.132</td>
<td>2.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_30_s0/CLK</td>
</tr>
<tr>
<td>2.425</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C103[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_30_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.111</td>
<td>2.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.325</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.132, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 38.622%; tC2Q: 0.294, 61.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.111, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_49_s0/Q</td>
</tr>
<tr>
<td>2.690</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_48_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_48_s0/Q</td>
</tr>
<tr>
<td>2.690</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.137</td>
<td>2.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_47_s0/CLK</td>
</tr>
<tr>
<td>2.431</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C99[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_47_s0/Q</td>
</tr>
<tr>
<td>2.690</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 46.835%; tC2Q: 0.294, 53.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C104[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_2_s0/Q</td>
</tr>
<tr>
<td>2.697</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 48.691%; tC2Q: 0.294, 51.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C104[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C104[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/hsize_r_1_s0/Q</td>
</tr>
<tr>
<td>2.697</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 48.691%; tC2Q: 0.294, 51.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.124</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C100[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_61_s0/CLK</td>
</tr>
<tr>
<td>2.418</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C100[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_61_s0/Q</td>
</tr>
<tr>
<td>2.697</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>343</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>2.333</td>
<td>0.215</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.124, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 48.691%; tC2Q: 0.294, 51.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.864</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C95[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.142</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.864</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 82.121%; tC2Q: 0.354, 17.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.864</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C95[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.142</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>11.864</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 82.121%; tC2Q: 0.354, 17.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.141, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.864</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C96[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.147</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.869</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 82.121%; tC2Q: 0.354, 17.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.864</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.147</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.869</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 82.121%; tC2Q: 0.354, 17.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.864</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C96[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.147</td>
<td>2.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.869</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 82.121%; tC2Q: 0.354, 17.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.147, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>11.741</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 77.452%; tC2Q: 0.354, 22.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.435</td>
<td>1.197</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.126</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>11.748</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 77.176%; tC2Q: 0.354, 22.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.535</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C97[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C97[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C97[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 78.558%; tC2Q: 0.354, 21.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.381</td>
<td>1.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C94[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.136</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.858</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 76.353%; tC2Q: 0.354, 23.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.381</td>
<td>1.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C94[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.136</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.858</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 76.353%; tC2Q: 0.354, 23.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.213</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C95[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 73.363%; tC2Q: 0.354, 26.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.213</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 73.363%; tC2Q: 0.354, 26.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.213</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C95[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>11.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 73.363%; tC2Q: 0.354, 26.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.213</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C96[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.151</td>
<td>2.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>11.873</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.975, 73.363%; tC2Q: 0.354, 26.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.151, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.199</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C98[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C98[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C98[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 73.080%; tC2Q: 0.354, 26.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C94[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 72.790%; tC2Q: 0.354, 27.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C94[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 72.790%; tC2Q: 0.354, 27.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>0.947</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.138</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.860</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.947, 72.790%; tC2Q: 0.354, 27.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.138, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.010</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.741</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 68.561%; tC2Q: 0.354, 31.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.931</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>32</td>
<td>BSRAM_R46[19][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.118</td>
<td>2.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.741</td>
<td>-0.378</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.693, 66.189%; tC2Q: 0.354, 33.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.118, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.865</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C99[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.219</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R66C99[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.989</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C98[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.116</td>
<td>2.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C98[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C98[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 68.505%; tC2Q: 0.354, 31.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.117, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.865</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C99[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.219</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R66C99[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.989</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C98[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.116</td>
<td>2.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C98[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C98[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 68.505%; tC2Q: 0.354, 31.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.117, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.865</td>
<td>1.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C99[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.219</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R66C99[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.989</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C98[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.116</td>
<td>2.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C98[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.839</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C98[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.770, 68.505%; tC2Q: 0.354, 31.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.117, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C94[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.134</td>
<td>2.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.856</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.611, 63.316%; tC2Q: 0.354, 36.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.134, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.884</td>
<td>1.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.238</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>28</td>
<td>R54C95[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>7.849</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C94[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.134</td>
<td>2.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>11.856</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.611, 63.316%; tC2Q: 0.354, 36.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.134, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.774</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_12_s0/CLK</td>
</tr>
<tr>
<td>1.994</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C82[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 50.565%; tC2Q: 0.306, 49.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.774</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.145</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C82[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_13_s0/CLK</td>
</tr>
<tr>
<td>1.994</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C82[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 50.565%; tC2Q: 0.306, 49.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.145, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_14_s0/CLK</td>
</tr>
<tr>
<td>2.013</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.478, 60.969%; tC2Q: 0.306, 39.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.164, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C80[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLK</td>
</tr>
<tr>
<td>2.013</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C80[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.478, 60.969%; tC2Q: 0.306, 39.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.164, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C77[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.154</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C77[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLK</td>
</tr>
<tr>
<td>2.003</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C77[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.478, 60.969%; tC2Q: 0.306, 39.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_16_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 67.891%; tC2Q: 0.306, 32.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_17_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C77[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 67.891%; tC2Q: 0.306, 32.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_83_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C82[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_83_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C82[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_83_s0/CLK</td>
</tr>
<tr>
<td>1.993</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C82[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_83_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 67.891%; tC2Q: 0.306, 32.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_87_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C82[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_87_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.144</td>
<td>2.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C82[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_87_s0/CLK</td>
</tr>
<tr>
<td>1.993</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C82[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_87_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 67.891%; tC2Q: 0.306, 32.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.144, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.121</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C89[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.660, 68.323%; tC2Q: 0.306, 31.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.121</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C89[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.660, 68.323%; tC2Q: 0.306, 31.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_76_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_76_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_93_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_93_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_93_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_93_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_96_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_96_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_96_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_96_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_111_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.157</td>
<td>2.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C91[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLK</td>
</tr>
<tr>
<td>2.006</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C91[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.157, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_99_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_99_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_99_s0/CLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C90[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_99_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C90[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C90[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C90[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.269</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.150</td>
<td>2.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C90[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0/CLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C90[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_127_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 72.531%; tC2Q: 0.306, 27.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.150, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.156</td>
<td>2.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C91[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLK</td>
</tr>
<tr>
<td>2.005</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C91[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 76.261%; tC2Q: 0.306, 23.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.156, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C80[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R50C80[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C91[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_68_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3685</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.154</td>
<td>2.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_68_s0/CLK</td>
</tr>
<tr>
<td>2.003</td>
<td>-0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C91[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_68_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.155, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 76.261%; tC2Q: 0.306, 23.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.154, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.835</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.697</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.006</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.303</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.006</td>
<td>2.006</td>
<td>tNET</td>
<td>FF</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>u_gw_ahb_ethernet_top/u_gw_ahb_ethernet/u_eth_mac_tx_wrapper/u_eth_tx_ram/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.315</td>
<td>2.315</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.011</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_37_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.315</td>
<td>2.315</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.011</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_req_reg2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.315</td>
<td>2.315</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.011</td>
<td>2.011</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.305</td>
<td>2.305</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.000</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_int_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.009</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.305</td>
<td>2.305</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.000</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.305</td>
<td>2.305</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.000</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/gmii_crs_reg2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gtx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.314</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gtx_clk</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.009</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>u_Triple_Speed_Ethernet_MAC_Top/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_val_reg2_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3685</td>
<td>ddr_clk</td>
<td>1.015</td>
<td>2.192</td>
</tr>
<tr>
<td>673</td>
<td>EXTS_HCLK</td>
<td>4.422</td>
<td>2.425</td>
</tr>
<tr>
<td>671</td>
<td>RGMII_RXC_d</td>
<td>12.915</td>
<td>3.456</td>
</tr>
<tr>
<td>537</td>
<td>tx_mac_clk</td>
<td>0.896</td>
<td>2.344</td>
</tr>
<tr>
<td>343</td>
<td>DDR_CLK</td>
<td>6.718</td>
<td>2.153</td>
</tr>
<tr>
<td>251</td>
<td>raddr[3]</td>
<td>1.456</td>
<td>2.929</td>
</tr>
<tr>
<td>202</td>
<td>eye_calib_start_r</td>
<td>4.641</td>
<td>2.647</td>
</tr>
<tr>
<td>199</td>
<td>ddr_init_internal</td>
<td>4.351</td>
<td>2.920</td>
</tr>
<tr>
<td>197</td>
<td>eye_calib_start_Z</td>
<td>4.329</td>
<td>3.182</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>5.330</td>
<td>3.847</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R63C59</td>
<td>73.61%</td>
</tr>
<tr>
<td>R63C137</td>
<td>72.22%</td>
</tr>
<tr>
<td>R60C60</td>
<td>69.44%</td>
</tr>
<tr>
<td>R56C98</td>
<td>66.67%</td>
</tr>
<tr>
<td>R1C177</td>
<td>66.67%</td>
</tr>
<tr>
<td>R62C77</td>
<td>66.67%</td>
</tr>
<tr>
<td>R54C118</td>
<td>65.28%</td>
</tr>
<tr>
<td>R47C122</td>
<td>65.28%</td>
</tr>
<tr>
<td>R54C91</td>
<td>63.89%</td>
</tr>
<tr>
<td>R47C121</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rgmii_rxclk -period 20 -waveform {0 10} [get_ports {RGMII_RXC}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_memory_clk -period 5 -waveform {0 2.5} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ddr_clk -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ahb_clk -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_clkin -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name gtx_clk -period 8 -waveform {0 4} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_sysclk -period 10 -waveform {0 5} [get_pins {u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50m -period 20 -waveform {0 10} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_apb_clk -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name flash_sysclk -period 20 -waveform {0 10} [get_nets {u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {rgmii_rxclk}] -group [get_clocks {gtx_clk}] -group [get_clocks {flash_sysclk}] -group [get_clocks {ae350_ahb_clk}] -group [get_clocks {ae350_apb_clk}] -group [get_clocks {ae350_ddr_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_clkin}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_sysclk}] -group [get_clocks {ddr3_memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {ddr3_memory_clk}] -group [get_clocks {ddr3_clkin}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk50m}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 2 -setup -hold</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
