

================================================================
== Vitis HLS Report for 'Reflection_coefficients'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.923 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|      588|  88.000 ns|  4.704 us|   11|  588|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Reflection_coefficients_label0   |        8|        8|         1|          -|          -|      8|        no|
        |- Reflection_coefficients_label1   |       18|       18|         2|          -|          -|      9|        no|
        |- Reflection_coefficients_label2   |       14|       14|         2|          -|          -|      7|        no|
        |- Reflection_coefficients_label3   |       18|       18|         2|          -|          -|      9|        no|
        |- Reflection_coefficients_label4   |       15|      522|   15 ~ 65|          -|          -|  1 ~ 8|        no|
        | + Reflection_coefficients_label5  |        6|       42|         6|          -|          -|  1 ~ 7|        no|
        |- Reflection_coefficients_label6   |        1|        8|         1|          -|          -|  1 ~ 8|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 12 
12 --> 13 12 
13 --> 14 
14 --> 15 10 
15 --> 16 
16 --> 14 
17 --> 17 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0"   --->   Operation 18 'getelementptr' 'L_ACF_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ACF = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:167]   --->   Operation 19 'alloca' 'ACF' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:168]   --->   Operation 20 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:169]   --->   Operation 21 'alloca' 'K' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 22 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 22 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:23]   --->   Operation 25 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 26 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_2 : Operation 27 [1/1] (1.14ns)   --->   "%icmp_ln172 = icmp_eq  i64 %L_ACF_load, i64 0" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 27 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %if.end, void %for.inc.preheader" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 28 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.51ns)   --->   "%temp = call i6 @gsm_norm, i64 %L_ACF_load, i4 %bitoff" [data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 29 'call' 'temp' <Predicate = (!icmp_ln172)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln165 = store i4 0, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 30 'store' 'store_ln165' <Predicate = (!icmp_ln172)> <Delay = 0.41>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = (icmp_ln172)> <Delay = 0.41>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 32 'br' 'br_ln174' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 33 [1/2] (1.87ns)   --->   "%temp = call i6 @gsm_norm, i64 %L_ACF_load, i4 %bitoff" [data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 33 'call' 'temp' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sh_prom_cast_cast_cast = sext i6 %temp" [data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 34 'sext' 'sh_prom_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sh_prom_cast_cast_cast_cast = zext i32 %sh_prom_cast_cast_cast" [data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 35 'zext' 'sh_prom_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc10" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 36 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.12>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 37 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i_3, i4 9" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 38 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln184 = add i4 %i_3, i4 1" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 39 'add' 'add_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc10.split, void %for.inc19.preheader" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 40 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %i_3" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 41 'zext' 'zext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%L_ACF_addr_1 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln184" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 42 'getelementptr' 'L_ACF_addr_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 43 'load' 'L_ACF_load_1' <Predicate = (!icmp_ln184)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_4 : Operation 44 [1/1] (0.41ns)   --->   "%store_ln165 = store i4 %add_ln184, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 44 'store' 'store_ln165' <Predicate = (!icmp_ln184)> <Delay = 0.41>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 45 'alloca' 'i_1' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 1, i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 46 'store' 'store_ln165' <Predicate = (icmp_ln184)> <Delay = 0.38>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc19" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 47 'br' 'br_ln191' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:185]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/gsm/gsm_lpc.c:187]   --->   Operation 49 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 50 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 51 [1/1] (1.09ns)   --->   "%shl_ln186 = shl i64 %L_ACF_load_1, i64 %sh_prom_cast_cast_cast_cast" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 51 'shl' 'shl_ln186' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %shl_ln186, i32 16, i32 31" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ACF_addr = getelementptr i16 %ACF, i64 0, i64 %zext_ln184" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 53 'getelementptr' 'ACF_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.68ns)   --->   "%store_ln186 = store i16 %trunc_ln, i4 %ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 54 'store' 'store_ln186' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc10" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 55 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.09>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 56 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i4 %i_4, i4 8" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 57 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.inc19.split, void %for.inc29.preheader" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 58 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %i_4" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 59 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ACF_addr_1 = getelementptr i16 %ACF, i64 0, i64 %zext_ln191" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 60 'getelementptr' 'ACF_addr_1' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (0.68ns)   --->   "%ACF_load = load i4 %ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 61 'load' 'ACF_load' <Predicate = (!icmp_ln191)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln191 = add i4 %i_4, i4 1" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 62 'add' 'add_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln191, i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 63 'store' 'store_ln165' <Predicate = (!icmp_ln191)> <Delay = 0.38>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 64 'alloca' 'i_2' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 0, i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 65 'store' 'store_ln165' <Predicate = (icmp_ln191)> <Delay = 0.38>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 66 'br' 'br_ln197' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.36>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [data/benchmarks/gsm/gsm_lpc.c:192]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/gsm/gsm_lpc.c:194]   --->   Operation 68 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (0.68ns)   --->   "%ACF_load = load i4 %ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 69 'load' 'ACF_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%K_addr = getelementptr i16 %K, i64 0, i64 %zext_ln191" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 70 'getelementptr' 'K_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.68ns)   --->   "%store_ln193 = store i16 %ACF_load, i4 %K_addr" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 71 'store' 'store_ln193' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc19" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 72 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.09>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 73 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln197 = icmp_eq  i4 %i_6, i4 9" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 74 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln197 = add i4 %i_6, i4 1" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 75 'add' 'add_ln197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc29.split, void %Reflection_coefficients_label4" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 76 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %i_6" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 77 'zext' 'zext_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%ACF_addr_2 = getelementptr i16 %ACF, i64 0, i64 %zext_ln197" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 78 'getelementptr' 'ACF_addr_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (0.68ns)   --->   "%ACF_load_1 = load i4 %ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 79 'load' 'ACF_load_1' <Predicate = (!icmp_ln197)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln197, i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 80 'store' 'store_ln165' <Predicate = (!icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 81 'alloca' 'idx' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 82 'alloca' 'i_5' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 83 'alloca' 'indvars_iv' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv3 = alloca i32 1"   --->   Operation 84 'alloca' 'indvars_iv3' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i16 %P, i64 0, i64 1"   --->   Operation 85 'getelementptr' 'P_addr' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%P_addr_1 = getelementptr i16 %P, i64 0, i64 0"   --->   Operation 86 'getelementptr' 'P_addr_1' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 8, i4 %indvars_iv3"   --->   Operation 87 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 8, i4 %indvars_iv"   --->   Operation 88 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 1, i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 89 'store' 'store_ln165' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx"   --->   Operation 90 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.body34" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 91 'br' 'br_ln204' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.36>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:198]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/gsm/gsm_lpc.c:200]   --->   Operation 93 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/2] (0.68ns)   --->   "%ACF_load_1 = load i4 %ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 94 'load' 'ACF_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%P_addr_2 = getelementptr i16 %P, i64 0, i64 %zext_ln197" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 95 'getelementptr' 'P_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.68ns)   --->   "%store_ln199 = store i16 %ACF_load_1, i4 %P_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 96 'store' 'store_ln199' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 97 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.70>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 98 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%n = load i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 99 'load' 'n' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.70ns)   --->   "%icmp_ln204 = icmp_ult  i4 %n, i4 9" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 100 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln204_1 = add i4 %idx_load, i4 1" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 101 'add' 'add_ln204_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %cleanup.loopexit18, void %for.body34.split" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 102 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (0.68ns)   --->   "%temp_1 = load i4 %P_addr" [data/benchmarks/gsm/gsm_lpc.c:206]   --->   Operation 103 'load' 'temp_1' <Predicate = (icmp_ln204)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 104 [2/2] (0.68ns)   --->   "%P_load = load i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 104 'load' 'P_load' <Predicate = (icmp_ln204)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 7> <Delay = 3.66>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i4 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 105 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln205 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [data/benchmarks/gsm/gsm_lpc.c:205]   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/gsm/gsm_lpc.c:237]   --->   Operation 107 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/2] (0.68ns)   --->   "%temp_1 = load i4 %P_addr" [data/benchmarks/gsm/gsm_lpc.c:206]   --->   Operation 108 'load' 'temp_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 109 [1/1] (1.02ns)   --->   "%temp_2 = call i16 @gsm_abs, i16 %temp_1" [data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 109 'call' 'temp_2' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 110 [1/2] (0.68ns)   --->   "%P_load = load i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 110 'load' 'P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 111 [1/1] (0.78ns)   --->   "%icmp_ln208 = icmp_slt  i16 %P_load, i16 %temp_2" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 111 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %if.end49, void %for.body44.lr.ph" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 112 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (1.17ns)   --->   "%tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 113 'call' 'tmp' <Predicate = (!icmp_ln208)> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%idx47 = alloca i32 1"   --->   Operation 114 'alloca' 'idx47' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i4 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 115 'trunc' 'trunc_ln204' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx47"   --->   Operation 116 'store' 'store_ln0' <Predicate = (icmp_ln208)> <Delay = 0.38>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc46" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 117 'br' 'br_ln210' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.92>
ST_12 : Operation 118 [1/2] (1.89ns)   --->   "%tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 118 'call' 'tmp' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%LARc_addr_1 = getelementptr i16 %LARc, i64 0, i64 %zext_ln204" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 119 'getelementptr' 'LARc_addr_1' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.78ns)   --->   "%icmp_ln219 = icmp_sgt  i16 %temp_1, i16 0" [data/benchmarks/gsm/gsm_lpc.c:219]   --->   Operation 120 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.78ns)   --->   "%sub_ln220 = sub i16 0, i16 %tmp" [data/benchmarks/gsm/gsm_lpc.c:220]   --->   Operation 121 'sub' 'sub_ln220' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.24ns)   --->   "%select_ln219 = select i1 %icmp_ln219, i16 %sub_ln220, i16 %tmp" [data/benchmarks/gsm/gsm_lpc.c:219]   --->   Operation 122 'select' 'select_ln219' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.68ns)   --->   "%store_ln217 = store i16 %select_ln219, i3 %LARc_addr_1" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 123 'store' 'store_ln217' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 124 [1/1] (0.70ns)   --->   "%icmp_ln221 = icmp_eq  i4 %n, i4 8" [data/benchmarks/gsm/gsm_lpc.c:221]   --->   Operation 124 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %Reflection_coefficients_label5, void %cleanup.loopexit18" [data/benchmarks/gsm/gsm_lpc.c:221]   --->   Operation 125 'br' 'br_ln221' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 126 [2/2] (0.99ns)   --->   "%temp_3 = call i16 @gsm_mult_r, i16 %temp_1, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 126 'call' 'temp_3' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%idx47_load = load i4 %idx47" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 127 'load' 'idx47_load' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%indvars_iv3_load_1 = load i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 128 'load' 'indvars_iv3_load_1' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln210 = icmp_eq  i4 %idx47_load, i4 %indvars_iv3_load_1" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 129 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln210 = add i4 %idx47_load, i4 1" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 130 'add' 'add_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %for.inc46.split, void %cleanup.loopexit" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 131 'br' 'br_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i4 %idx47_load" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 132 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%speclooptripcount_ln211 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [data/benchmarks/gsm/gsm_lpc.c:211]   --->   Operation 133 'speclooptripcount' 'speclooptripcount_ln211' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/gsm/gsm_lpc.c:213]   --->   Operation 134 'specloopname' 'specloopname_ln213' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.57ns)   --->   "%add_ln165 = add i3 %trunc_ln210, i3 %trunc_ln204" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 135 'add' 'add_ln165' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i3 %add_ln165" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 136 'zext' 'zext_ln165' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%LARc_addr_2 = getelementptr i16 %LARc, i64 0, i64 %zext_ln165" [data/benchmarks/gsm/gsm_lpc.c:212]   --->   Operation 137 'getelementptr' 'LARc_addr_2' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.68ns)   --->   "%store_ln212 = store i16 0, i3 %LARc_addr_2" [data/benchmarks/gsm/gsm_lpc.c:212]   --->   Operation 138 'store' 'store_ln212' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %idx47" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 139 'store' 'store_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.38>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc46" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 140 'br' 'br_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 141 'br' 'br_ln0' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & icmp_ln210)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln238 = br void %cleanup" [data/benchmarks/gsm/gsm_lpc.c:238]   --->   Operation 142 'br' 'br_ln238' <Predicate = (!icmp_ln172 & !icmp_ln208 & icmp_ln221) | (!icmp_ln172 & !icmp_ln204)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln238 = ret" [data/benchmarks/gsm/gsm_lpc.c:238]   --->   Operation 143 'ret' 'ret_ln238' <Predicate = (icmp_ln208 & icmp_ln210) | (!icmp_ln208 & icmp_ln221) | (!icmp_ln204) | (icmp_ln172)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 3.38>
ST_13 : Operation 144 [1/2] (0.88ns)   --->   "%temp_3 = call i16 @gsm_mult_r, i16 %temp_1, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 144 'call' 'temp_3' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 145 [1/1] (1.81ns)   --->   "%tmp_2 = call i16 @gsm_add, i16 %P_load, i16 %temp_3" [data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 145 'call' 'tmp_2' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 146 [1/1] (0.68ns)   --->   "%store_ln226 = store i16 %tmp_2, i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 146 'store' 'store_ln226' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_13 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln229 = br void %for.inc88" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 147 'br' 'br_ln229' <Predicate = true> <Delay = 0.38>

State 14 <SV = 10> <Delay = 1.39>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%m = phi i4 %add_ln232, void %for.inc88.split, i4 1, void %Reflection_coefficients_label5" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 148 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 149 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln229 = icmp_eq  i4 %m, i4 %indvars_iv_load" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 150 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc88.split, void %for.inc91.loopexit" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 151 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i4 %m" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 152 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%K_addr_1 = getelementptr i16 %K, i64 0, i64 %zext_ln229" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 153 'getelementptr' 'K_addr_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_14 : Operation 154 [2/2] (0.68ns)   --->   "%K_load = load i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 154 'load' 'K_load' <Predicate = (!icmp_ln229)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_14 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln232 = add i4 %m, i4 1" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 155 'add' 'add_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %add_ln232" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 156 'zext' 'zext_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%P_addr_3 = getelementptr i16 %P, i64 0, i64 %zext_ln232" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 157 'getelementptr' 'P_addr_3' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_14 : Operation 158 [2/2] (0.68ns)   --->   "%P_load_1 = load i4 %P_addr_3" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 158 'load' 'P_load_1' <Predicate = (!icmp_ln229)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%indvars_iv3_load = load i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 159 'load' 'indvars_iv3_load' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln204 = add i4 %n, i4 1" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 160 'add' 'add_ln204' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln204_2 = add i4 %indvars_iv_load, i4 15" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 161 'add' 'add_ln204_2' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.70ns)   --->   "%add_ln204_3 = add i4 %indvars_iv3_load, i4 15" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 162 'add' 'add_ln204_3' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_3, i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 163 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_14 : Operation 164 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_2, i4 %indvars_iv" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 164 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_14 : Operation 165 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln204, i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 165 'store' 'store_ln165' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_14 : Operation 166 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_1, i4 %idx" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 166 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.body34" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 167 'br' 'br_ln204' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 1.67>
ST_15 : Operation 168 [1/2] (0.68ns)   --->   "%K_load = load i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 168 'load' 'K_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_15 : Operation 169 [2/2] (0.99ns)   --->   "%temp_4 = call i16 @gsm_mult_r, i16 %K_load, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 169 'call' 'temp_4' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 170 [1/2] (0.68ns)   --->   "%P_load_1 = load i4 %P_addr_3" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 170 'load' 'P_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_15 : Operation 171 [2/2] (0.99ns)   --->   "%temp_5 = call i16 @gsm_mult_r, i16 %P_load_1, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 171 'call' 'temp_5' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 3.38>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [data/benchmarks/gsm/gsm_lpc.c:230]   --->   Operation 172 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/gsm/gsm_lpc.c:236]   --->   Operation 173 'specloopname' 'specloopname_ln236' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/2] (0.88ns)   --->   "%temp_4 = call i16 @gsm_mult_r, i16 %K_load, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 174 'call' 'temp_4' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 175 [1/1] (1.81ns)   --->   "%tmp_4 = call i16 @gsm_add, i16 %P_load_1, i16 %temp_4" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 175 'call' 'tmp_4' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%P_addr_4 = getelementptr i16 %P, i64 0, i64 %zext_ln229" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 176 'getelementptr' 'P_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.68ns)   --->   "%store_ln232 = store i16 %tmp_4, i4 %P_addr_4" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 177 'store' 'store_ln232' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_16 : Operation 178 [1/2] (0.88ns)   --->   "%temp_5 = call i16 @gsm_mult_r, i16 %P_load_1, i16 %select_ln219" [data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 178 'call' 'temp_5' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 179 [1/1] (1.81ns)   --->   "%tmp_6 = call i16 @gsm_add, i16 %K_load, i16 %temp_5" [data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 179 'call' 'tmp_6' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 180 [1/1] (0.68ns)   --->   "%store_ln235 = store i16 %tmp_6, i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 180 'store' 'store_ln235' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc88" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 181 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.39>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%i_load_1 = load i4 %i" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 182 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln174 = icmp_eq  i4 %i_load_1, i4 8" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 183 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln174 = add i4 %i_load_1, i4 1" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 184 'add' 'add_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %cleanup.loopexit13" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 185 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i4 %i_load_1" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 186 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gsm/gsm_lpc.c:175]   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [data/benchmarks/gsm/gsm_lpc.c:177]   --->   Operation 188 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%LARc_addr = getelementptr i16 %LARc, i64 0, i64 %zext_ln174" [data/benchmarks/gsm/gsm_lpc.c:176]   --->   Operation 189 'getelementptr' 'LARc_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.68ns)   --->   "%store_ln176 = store i16 0, i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:176]   --->   Operation 190 'store' 'store_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 191 [1/1] (0.41ns)   --->   "%store_ln174 = store i4 %add_ln174, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 191 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.41>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 192 'br' 'br_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('L_ACF_addr') [6]  (0.000 ns)
	'load' operation 64 bit ('L_ACF_load', data/benchmarks/gsm/gsm_lpc.c:172) on array 'L_ACF' [10]  (0.714 ns)

 <State 2>: 3.374ns
The critical path consists of the following:
	'load' operation 64 bit ('L_ACF_load', data/benchmarks/gsm/gsm_lpc.c:172) on array 'L_ACF' [10]  (0.714 ns)
	'icmp' operation 1 bit ('icmp_ln172', data/benchmarks/gsm/gsm_lpc.c:172) [11]  (1.147 ns)
	'call' operation 6 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:181) to 'gsm_norm' [15]  (1.513 ns)
	blocking operation 4.44089e-16 ns on control path)

 <State 3>: 1.874ns
The critical path consists of the following:
	'call' operation 6 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:181) to 'gsm_norm' [15]  (1.874 ns)

 <State 4>: 1.128ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:184) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln184', data/benchmarks/gsm/gsm_lpc.c:184) [22]  (0.708 ns)
	'store' operation 0 bit ('store_ln165', data/benchmarks/gsm/gsm_lpc.c:165) of variable 'add_ln184', data/benchmarks/gsm/gsm_lpc.c:184 on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [35]  (0.420 ns)

 <State 5>: 2.493ns
The critical path consists of the following:
	'load' operation 64 bit ('L_ACF_load_1', data/benchmarks/gsm/gsm_lpc.c:186) on array 'L_ACF' [30]  (0.714 ns)
	'shl' operation 64 bit ('shl_ln186', data/benchmarks/gsm/gsm_lpc.c:186) [31]  (1.096 ns)
	'store' operation 0 bit ('store_ln186', data/benchmarks/gsm/gsm_lpc.c:186) of variable 'trunc_ln', data/benchmarks/gsm/gsm_lpc.c:186 on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [34]  (0.683 ns)

 <State 6>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:191) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln191', data/benchmarks/gsm/gsm_lpc.c:191) [43]  (0.708 ns)
	'store' operation 0 bit ('store_ln165', data/benchmarks/gsm/gsm_lpc.c:165) of constant 0 on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [58]  (0.387 ns)

 <State 7>: 1.366ns
The critical path consists of the following:
	'load' operation 16 bit ('ACF_load', data/benchmarks/gsm/gsm_lpc.c:193) on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [50]  (0.683 ns)
	'store' operation 0 bit ('store_ln193', data/benchmarks/gsm/gsm_lpc.c:193) of variable 'ACF_load', data/benchmarks/gsm/gsm_lpc.c:193 on array 'K', data/benchmarks/gsm/gsm_lpc.c:169 [52]  (0.683 ns)

 <State 8>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:197) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [61]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln197', data/benchmarks/gsm/gsm_lpc.c:197) [62]  (0.708 ns)
	'store' operation 0 bit ('store_ln0') of constant 8 on local variable 'indvars_iv3' [82]  (0.387 ns)

 <State 9>: 1.366ns
The critical path consists of the following:
	'load' operation 16 bit ('ACF_load_1', data/benchmarks/gsm/gsm_lpc.c:199) on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [70]  (0.683 ns)
	'store' operation 0 bit ('store_ln199', data/benchmarks/gsm/gsm_lpc.c:199) of variable 'ACF_load_1', data/benchmarks/gsm/gsm_lpc.c:199 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [72]  (0.683 ns)

 <State 10>: 0.708ns
The critical path consists of the following:
	'load' operation 4 bit ('n', data/benchmarks/gsm/gsm_lpc.c:204) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [89]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln204', data/benchmarks/gsm/gsm_lpc.c:204) [90]  (0.708 ns)

 <State 11>: 3.668ns
The critical path consists of the following:
	'load' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:206) on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [97]  (0.683 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:207) to 'gsm_abs' [98]  (1.028 ns)
	'icmp' operation 1 bit ('icmp_ln208', data/benchmarks/gsm/gsm_lpc.c:208) [100]  (0.785 ns)
	'call' operation 16 bit ('tmp', data/benchmarks/gsm/gsm_lpc.c:217) to 'gsm_div' [103]  (1.172 ns)

 <State 12>: 3.923ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp', data/benchmarks/gsm/gsm_lpc.c:217) to 'gsm_div' [103]  (1.899 ns)
	'sub' operation 16 bit ('sub_ln220', data/benchmarks/gsm/gsm_lpc.c:220) [106]  (0.785 ns)
	'select' operation 16 bit ('select_ln219', data/benchmarks/gsm/gsm_lpc.c:219) [107]  (0.243 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:225) to 'gsm_mult_r' [112]  (0.996 ns)

 <State 13>: 3.390ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:225) to 'gsm_mult_r' [112]  (0.888 ns)
	'call' operation 16 bit ('tmp_2', data/benchmarks/gsm/gsm_lpc.c:226) to 'gsm_add' [113]  (1.819 ns)
	'store' operation 0 bit ('store_ln226', data/benchmarks/gsm/gsm_lpc.c:226) of variable 'tmp_2', data/benchmarks/gsm/gsm_lpc.c:226 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [114]  (0.683 ns)

 <State 14>: 1.391ns
The critical path consists of the following:
	'phi' operation 4 bit ('m', data/benchmarks/gsm/gsm_lpc.c:232) with incoming values : ('add_ln232', data/benchmarks/gsm/gsm_lpc.c:232) [117]  (0.000 ns)
	'add' operation 4 bit ('add_ln232', data/benchmarks/gsm/gsm_lpc.c:232) [128]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_addr_3', data/benchmarks/gsm/gsm_lpc.c:232) [130]  (0.000 ns)
	'load' operation 16 bit ('P_load_1', data/benchmarks/gsm/gsm_lpc.c:232) on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [131]  (0.683 ns)

 <State 15>: 1.679ns
The critical path consists of the following:
	'load' operation 16 bit ('K_load', data/benchmarks/gsm/gsm_lpc.c:231) on array 'K', data/benchmarks/gsm/gsm_lpc.c:169 [126]  (0.683 ns)
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:231) to 'gsm_mult_r' [127]  (0.996 ns)

 <State 16>: 3.390ns
The critical path consists of the following:
	'call' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:231) to 'gsm_mult_r' [127]  (0.888 ns)
	'call' operation 16 bit ('tmp_4', data/benchmarks/gsm/gsm_lpc.c:232) to 'gsm_add' [132]  (1.819 ns)
	'store' operation 0 bit ('store_ln232', data/benchmarks/gsm/gsm_lpc.c:232) of variable 'tmp_4', data/benchmarks/gsm/gsm_lpc.c:232 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [134]  (0.683 ns)

 <State 17>: 1.391ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load_1', data/benchmarks/gsm/gsm_lpc.c:174) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [178]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', data/benchmarks/gsm/gsm_lpc.c:174) [179]  (0.708 ns)
	'store' operation 0 bit ('store_ln176', data/benchmarks/gsm/gsm_lpc.c:176) of constant 0 on array 'LARc' [187]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
