INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v:37]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sources_1/new/instruction_memory.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_instruction_memory
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_memory.v:42]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/bruno/Downloads/arq-tp2-lamberti-perez-main/instruction fetch/instruction fetch.srcs/sim_1/new/test_instruction_memory.v:68]
