Analysis & Synthesis report for vga_sync
Thu Apr 04 08:32:44 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |vga_sync|vertical:verticalBLK|controlvertical:DUT|pr_state
  9. State Machine - |vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT|pr_state
 10. State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|pr_state
 11. State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|pr_state
 12. State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|pr_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Top-level Entity: |vga_sync
 19. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK
 20. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK
 21. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK
 22. Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK
 23. Parameter Settings for User Entity Instance: horizontal:horizontalBLK
 24. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST
 25. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST2
 26. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST3
 27. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST4
 28. Parameter Settings for User Entity Instance: horizontal:horizontalBLK|conth:BISTH
 29. Parameter Settings for User Entity Instance: vertical:verticalBLK
 30. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST
 31. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST2
 32. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST3
 33. Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST4
 34. Parameter Settings for User Entity Instance: vertical:verticalBLK|contv:BISTV
 35. Port Connectivity Checks: "vertical:verticalBLK|contv:BISTV"
 36. Port Connectivity Checks: "horizontal:horizontalBLK|conth:BISTH"
 37. Port Connectivity Checks: "horizontal:horizontalBLK"
 38. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK"
 39. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK"
 40. Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK"
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 04 08:32:44 2019      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; vga_sync                                   ;
; Top-level Entity Name              ; vga_sync                                   ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 655                                        ;
;     Total combinational functions  ; 655                                        ;
;     Dedicated logic registers      ; 255                                        ;
; Total registers                    ; 255                                        ;
; Total pins                         ; 37                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; vga_sync           ; vga_sync           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+
; vga_sync.vhd                     ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vga_sync.vhd          ;         ;
; vertical.vhd                     ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/vertical.vhd          ;         ;
; horizontal.vhd                   ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/horizontal.vhd        ;         ;
; contv.vhd                        ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/contv.vhd             ;         ;
; controlvertical.vhd              ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlvertical.vhd   ;         ;
; controlhorizontal.vhd            ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlhorizontal.vhd ;         ;
; controlDibujo.vhd                ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/controlDibujo.vhd     ;         ;
; ControlBolita.vhd                ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBolita.vhd     ;         ;
; ControlBarraR.vhd                ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraR.vhd     ;         ;
; ControlBarraL.vhd                ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/ControlBarraL.vhd     ;         ;
; conth.vhd                        ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/conth.vhd             ;         ;
; cont.vhd                         ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/cont.vhd              ;         ;
; bin_to_sseg.vhd                  ; yes             ; User VHDL File  ; C:/Users/Usuario/Documents/Digitales/Diseno en FPGA/vga_sync/bin_to_sseg.vhd       ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 655                                    ;
;                                             ;                                        ;
; Total combinational functions               ; 655                                    ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 124                                    ;
;     -- 3 input functions                    ; 271                                    ;
;     -- <=2 input functions                  ; 260                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 330                                    ;
;     -- arithmetic mode                      ; 325                                    ;
;                                             ;                                        ;
; Total registers                             ; 255                                    ;
;     -- Dedicated logic registers            ; 255                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 37                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
; Maximum fan-out node                        ; vertical:verticalBLK|cont:BIST2|Equal0 ;
; Maximum fan-out                             ; 173                                    ;
; Total fan-out                               ; 2750                                   ;
; Average fan-out                             ; 2.79                                   ;
+---------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                              ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
; |vga_sync                           ; 655 (1)           ; 255 (0)      ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |vga_sync                                                        ;              ;
;    |bin_to_sseg:Display1BLK|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|bin_to_sseg:Display1BLK                                ;              ;
;    |bin_to_sseg:Display2BLK|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|bin_to_sseg:Display2BLK                                ;              ;
;    |controlDibujo:controlDibujoBLK| ; 437 (99)          ; 162 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|controlDibujo:controlDibujoBLK                         ;              ;
;       |ControlBarraL:BarraLBLK|     ; 40 (40)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK ;              ;
;       |ControlBarraR:BarraRBLK|     ; 40 (40)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK ;              ;
;       |ControlBolita:BolitaBLK|     ; 258 (258)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK ;              ;
;    |horizontal:horizontalBLK|       ; 116 (0)           ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK                               ;              ;
;       |cont:BIST2|                  ; 28 (28)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|cont:BIST2                    ;              ;
;       |cont:BIST3|                  ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|cont:BIST3                    ;              ;
;       |cont:BIST4|                  ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|cont:BIST4                    ;              ;
;       |cont:BIST|                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|cont:BIST                     ;              ;
;       |conth:BISTH|                 ; 28 (28)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|conth:BISTH                   ;              ;
;       |controlhorizontal:DUT|       ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT         ;              ;
;    |vertical:verticalBLK|           ; 87 (0)            ; 41 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK                                   ;              ;
;       |cont:BIST2|                  ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|cont:BIST2                        ;              ;
;       |cont:BIST3|                  ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|cont:BIST3                        ;              ;
;       |cont:BIST4|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|cont:BIST4                        ;              ;
;       |cont:BIST|                   ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|cont:BIST                         ;              ;
;       |controlvertical:DUT|         ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|controlvertical:DUT               ;              ;
;       |contv:BISTV|                 ; 28 (28)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vga_sync|vertical:verticalBLK|contv:BISTV                       ;              ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |vga_sync|vertical:verticalBLK|controlvertical:DUT|pr_state     ;
+-----------------+-----------------+---------------+--------------+--------------+
; Name            ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno ;
+-----------------+-----------------+---------------+--------------+--------------+
; pr_state.uno    ; 0               ; 0             ; 0            ; 0            ;
; pr_state.dos    ; 0               ; 0             ; 1            ; 1            ;
; pr_state.tres   ; 0               ; 1             ; 0            ; 1            ;
; pr_state.cuatro ; 1               ; 0             ; 0            ; 1            ;
+-----------------+-----------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |vga_sync|horizontal:horizontalBLK|controlhorizontal:DUT|pr_state ;
+-----------------+-----------------+---------------+--------------+----------------+
; Name            ; pr_state.cuatro ; pr_state.tres ; pr_state.dos ; pr_state.uno   ;
+-----------------+-----------------+---------------+--------------+----------------+
; pr_state.uno    ; 0               ; 0             ; 0            ; 0              ;
; pr_state.dos    ; 0               ; 0             ; 1            ; 1              ;
; pr_state.tres   ; 0               ; 1             ; 0            ; 1              ;
; pr_state.cuatro ; 1               ; 0             ; 0            ; 1              ;
+-----------------+-----------------+---------------+--------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|pr_state                                               ;
+-----------------+---------------+-----------------+-----------------+---------------+---------------+-----------------+-----------------+
; Name            ; pr_state.lose ; pr_state.liminf ; pr_state.limsup ; pr_state.rbar ; pr_state.lbar ; pr_state.normal ; pr_state.inicio ;
+-----------------+---------------+-----------------+-----------------+---------------+---------------+-----------------+-----------------+
; pr_state.inicio ; 0             ; 0               ; 0               ; 0             ; 0             ; 0               ; 0               ;
; pr_state.normal ; 0             ; 0               ; 0               ; 0             ; 0             ; 1               ; 1               ;
; pr_state.lbar   ; 0             ; 0               ; 0               ; 0             ; 1             ; 0               ; 1               ;
; pr_state.rbar   ; 0             ; 0               ; 0               ; 1             ; 0             ; 0               ; 1               ;
; pr_state.limsup ; 0             ; 0               ; 1               ; 0             ; 0             ; 0               ; 1               ;
; pr_state.liminf ; 0             ; 1               ; 0               ; 0             ; 0             ; 0               ; 1               ;
; pr_state.lose   ; 1             ; 0               ; 0               ; 0             ; 0             ; 0               ; 1               ;
+-----------------+---------------+-----------------+-----------------+---------------+---------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|pr_state ;
+---------------+---------------+-------------+---------------------------------------------+
; Name          ; pr_state.down ; pr_state.up ; pr_state.stay                               ;
+---------------+---------------+-------------+---------------------------------------------+
; pr_state.stay ; 0             ; 0           ; 0                                           ;
; pr_state.up   ; 0             ; 1           ; 1                                           ;
; pr_state.down ; 1             ; 0           ; 1                                           ;
+---------------+---------------+-------------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |vga_sync|controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|pr_state ;
+---------------+-------------+---------------+---------------------------------------------+
; Name          ; pr_state.up ; pr_state.down ; pr_state.stay                               ;
+---------------+-------------+---------------+---------------------------------------------+
; pr_state.stay ; 0           ; 0             ; 0                                           ;
; pr_state.down ; 0           ; 1             ; 1                                           ;
; pr_state.up   ; 1           ; 0             ; 1                                           ;
+---------------+-------------+---------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; controlDibujo:controlDibujoBLK|pixel[0]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[2]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[3]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[5]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[6]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[8]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[9]            ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|pixel[11]           ; video_on            ; yes                    ;
; controlDibujo:controlDibujoBLK|nx_state            ; video_on            ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+----------------------------------------------------------------------+--------------------+
; Register name                                                        ; Reason for Removal ;
+----------------------------------------------------------------------+--------------------+
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|pr_state.down ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|pr_state.down ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|DerB[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|SupL[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[11..31]  ; Lost fanout        ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|SupR[11..31]  ; Lost fanout        ;
; Total Number of Removed Registers = 170                              ;                    ;
+----------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 255   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 105   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 150   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[4]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[3]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[9]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[6]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|IzqB[5]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|DerB[7]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|DerB[3]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|DerB[9]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[7]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[6]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[5]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[3]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[7]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[7]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[6]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[5]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[5]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[4]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[4]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[3]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[2]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[2]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|InfL[1]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|SupL[8]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|SupL[5]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK|SupL[1]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[1]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[0]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[7]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[5]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[4]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[3]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[2]   ; 4       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|InfR[1]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|SupR[8]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|SupR[5]   ; 5       ;
; controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK|SupR[1]   ; 3       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|LeftRight ; 21      ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|SupB[0]   ; 2       ;
; controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|rise      ; 21      ;
; Total number of inverted registers = 40                          ;         ;
+------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|player1[3]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|player2[22] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|InfB[5]     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|pr_state    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |vga_sync|controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK|Selector131 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vga_sync ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Con5           ; 33    ; Signed Integer                                  ;
; N5             ; 6     ; Signed Integer                                  ;
; Con6           ; 480   ; Signed Integer                                  ;
; N6             ; 9     ; Signed Integer                                  ;
; Con7           ; 10    ; Signed Integer                                  ;
; N7             ; 4     ; Signed Integer                                  ;
; Con8           ; 2     ; Signed Integer                                  ;
; N8             ; 2     ; Signed Integer                                  ;
; Con1           ; 96    ; Signed Integer                                  ;
; N1             ; 7     ; Signed Integer                                  ;
; Con2           ; 1280  ; Signed Integer                                  ;
; N2             ; 11    ; Signed Integer                                  ;
; Con3           ; 32    ; Signed Integer                                  ;
; N3             ; 6     ; Signed Integer                                  ;
; Con4           ; 192   ; Signed Integer                                  ;
; N4             ; 8     ; Signed Integer                                  ;
; Conh           ; 1600  ; Signed Integer                                  ;
; Nh             ; 11    ; Signed Integer                                  ;
; Conv           ; 1048  ; Signed Integer                                  ;
; Nv             ; 11    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; nv             ; 11    ; Signed Integer                                     ;
; nh             ; 11    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; nv             ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; con1           ; 96    ; Signed Integer                               ;
; n1             ; 7     ; Signed Integer                               ;
; con2           ; 1280  ; Signed Integer                               ;
; n2             ; 11    ; Signed Integer                               ;
; con3           ; 32    ; Signed Integer                               ;
; n3             ; 6     ; Signed Integer                               ;
; con4           ; 192   ; Signed Integer                               ;
; n4             ; 8     ; Signed Integer                               ;
; conh           ; 1600  ; Signed Integer                               ;
; nh             ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; con            ; 96    ; Signed Integer                                         ;
; n              ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 1280  ; Signed Integer                                          ;
; n              ; 11    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 32    ; Signed Integer                                          ;
; n              ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|cont:BIST4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; con            ; 192   ; Signed Integer                                          ;
; n              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: horizontal:horizontalBLK|conth:BISTH ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; conh           ; 1600  ; Signed Integer                                           ;
; nh             ; 11    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; con5           ; 33    ; Signed Integer                           ;
; n5             ; 6     ; Signed Integer                           ;
; con6           ; 480   ; Signed Integer                           ;
; n6             ; 9     ; Signed Integer                           ;
; con7           ; 10    ; Signed Integer                           ;
; n7             ; 4     ; Signed Integer                           ;
; con8           ; 2     ; Signed Integer                           ;
; n8             ; 2     ; Signed Integer                           ;
; conv           ; 1048  ; Signed Integer                           ;
; nv             ; 11    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; con            ; 33    ; Signed Integer                                     ;
; n              ; 6     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 480   ; Signed Integer                                      ;
; n              ; 9     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 10    ; Signed Integer                                      ;
; n              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|cont:BIST4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; con            ; 2     ; Signed Integer                                      ;
; n              ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vertical:verticalBLK|contv:BISTV ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; conv           ; 1048  ; Signed Integer                                       ;
; nv             ; 11    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vertical:verticalBLK|contv:BISTV"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ena_contv    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; contvmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK|conth:BISTH"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ena_conth    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; conthmaxtick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "horizontal:horizontalBLK"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; mtx  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK"                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; bup[31..11]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bdown[31..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bright[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bleft[31..11]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controlbolitae ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK"                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; barrainfr[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; barrasupr[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; controlbarrare    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK"                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; barrainfl[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; barrasupl[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Apr 04 08:32:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_sync -c vga_sync
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file controlbolita_tb.vhd
    Info (12022): Found design unit 1: controlBolita_tb-testbench2
    Info (12023): Found entity 1: controlBolita_tb
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync_tb.vhd
    Info (12022): Found design unit 1: vga_sync_tb-testbench
    Info (12023): Found entity 1: vga_sync_tb
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-vga_syncARCH
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file vertical.vhd
    Info (12022): Found design unit 1: vertical-ARCH
    Info (12023): Found entity 1: vertical
Info (12021): Found 2 design units, including 1 entities, in source file horizontal.vhd
    Info (12022): Found design unit 1: horizontal-ARCH
    Info (12023): Found entity 1: horizontal
Info (12021): Found 2 design units, including 1 entities, in source file contv.vhd
    Info (12022): Found design unit 1: contv-contvArch
    Info (12023): Found entity 1: contv
Info (12021): Found 2 design units, including 1 entities, in source file controlvertical.vhd
    Info (12022): Found design unit 1: controlvertical-oneHot
    Info (12023): Found entity 1: controlvertical
Info (12021): Found 2 design units, including 1 entities, in source file controlhorizontal.vhd
    Info (12022): Found design unit 1: controlhorizontal-oneHot
    Info (12023): Found entity 1: controlhorizontal
Info (12021): Found 2 design units, including 1 entities, in source file controldibujo_tb.vhd
    Info (12022): Found design unit 1: controlDibujo_tb-testbench1
    Info (12023): Found entity 1: controlDibujo_tb
Info (12021): Found 2 design units, including 1 entities, in source file controldibujo.vhd
    Info (12022): Found design unit 1: controlDibujo-controlDibujoARCH
    Info (12023): Found entity 1: controlDibujo
Info (12021): Found 2 design units, including 1 entities, in source file controlbolita.vhd
    Info (12022): Found design unit 1: ControlBolita-bola
    Info (12023): Found entity 1: ControlBolita
Info (12021): Found 2 design units, including 1 entities, in source file controlbarrar.vhd
    Info (12022): Found design unit 1: ControlBarraR-bar
    Info (12023): Found entity 1: ControlBarraR
Info (12021): Found 2 design units, including 1 entities, in source file controlbarral.vhd
    Info (12022): Found design unit 1: ControlBarraL-bar
    Info (12023): Found entity 1: ControlBarraL
Info (12021): Found 2 design units, including 1 entities, in source file conth.vhd
    Info (12022): Found design unit 1: conth-conthArch
    Info (12023): Found entity 1: conth
Info (12021): Found 2 design units, including 1 entities, in source file cont.vhd
    Info (12022): Found design unit 1: cont-contArch
    Info (12023): Found entity 1: cont
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_sseg.vhd
    Info (12022): Found design unit 1: bin_to_sseg-behaviour
    Info (12023): Found entity 1: bin_to_sseg
Info (12021): Found 2 design units, including 1 entities, in source file controlbarrar_tb.vhd
    Info (12022): Found design unit 1: controlBarraR_tb-testbench2
    Info (12023): Found entity 1: controlBarraR_tb
Info (12127): Elaborating entity "vga_sync" for the top level hierarchy
Info (12128): Elaborating entity "controlDibujo" for hierarchy "controlDibujo:controlDibujoBLK"
Warning (10036): Verilog HDL or VHDL warning at controlDibujo.vhd(43): object "LimitePantalla" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controlDibujo.vhd(44): object "controlBarraRE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controlDibujo.vhd(45): object "controlBolitaE" assigned a value but never read
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(129): signal "BarraSupL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(130): signal "BarraInfL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(131): signal "BarraSupR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(132): signal "BarraInfR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(134): signal "Bup" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(135): signal "Bdown" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(136): signal "Bright" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(137): signal "Bleft" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(149): signal "video_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "Lim2Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "Lim1Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimSupBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimInfBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "BarraGrosor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "BarraGrosor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimSupBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimInfBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "BarraGrosor4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "BarraGrosor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimiteBolaUp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimiteBolaDown" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimiteBolaRight" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(154): signal "LimiteBolaLeft" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "Lim2Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "Lim1Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimSupBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimInfBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "BarraGrosor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "BarraGrosor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimSupBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimInfBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "BarraGrosor4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "BarraGrosor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimiteBolaUp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimiteBolaDown" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimiteBolaRight" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(156): signal "LimiteBolaLeft" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "Lim2Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "Lim1Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimSupBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimInfBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "BarraGrosor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "BarraGrosor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimSupBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimInfBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "BarraGrosor4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "BarraGrosor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimiteBolaUp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimiteBolaDown" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimiteBolaRight" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(163): signal "LimiteBolaLeft" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "Lim2Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "Lim1Mitad" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimSupBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimInfBarraL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "BarraGrosor2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "BarraGrosor1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimSupBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimInfBarraR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "BarraGrosor4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "BarraGrosor3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimiteBolaUp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimiteBolaDown" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimiteBolaRight" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controlDibujo.vhd(165): signal "LimiteBolaLeft" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(125): inferring latch(es) for signal or variable "pixel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlDibujo.vhd(125): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[0]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[1]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[2]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[3]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[4]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[5]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[6]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[7]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[8]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[9]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[10]" at controlDibujo.vhd(125)
Info (10041): Inferred latch for "pixel[11]" at controlDibujo.vhd(125)
Info (12128): Elaborating entity "ControlBarraL" for hierarchy "controlDibujo:controlDibujoBLK|ControlBarraL:BarraLBLK"
Info (12128): Elaborating entity "ControlBarraR" for hierarchy "controlDibujo:controlDibujoBLK|ControlBarraR:BarraRBLK"
Info (12128): Elaborating entity "ControlBolita" for hierarchy "controlDibujo:controlDibujoBLK|ControlBolita:BolitaBLK"
Info (12128): Elaborating entity "horizontal" for hierarchy "horizontal:horizontalBLK"
Warning (10036): Verilog HDL or VHDL warning at horizontal.vhd(31): object "MaxTickh" assigned a value but never read
Info (12128): Elaborating entity "controlhorizontal" for hierarchy "horizontal:horizontalBLK|controlhorizontal:DUT"
Warning (10631): VHDL Process Statement warning at controlhorizontal.vhd(38): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state.cuatro" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.tres" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.dos" at controlhorizontal.vhd(38)
Info (10041): Inferred latch for "nx_state.uno" at controlhorizontal.vhd(38)
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST2"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST3"
Info (12128): Elaborating entity "cont" for hierarchy "horizontal:horizontalBLK|cont:BIST4"
Info (12128): Elaborating entity "conth" for hierarchy "horizontal:horizontalBLK|conth:BISTH"
Info (12128): Elaborating entity "vertical" for hierarchy "vertical:verticalBLK"
Warning (10036): Verilog HDL or VHDL warning at vertical.vhd(29): object "MaxTickv" assigned a value but never read
Info (12128): Elaborating entity "controlvertical" for hierarchy "vertical:verticalBLK|controlvertical:DUT"
Warning (10631): VHDL Process Statement warning at controlvertical.vhd(38): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "nx_state.cuatro" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.tres" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.dos" at controlvertical.vhd(38)
Info (10041): Inferred latch for "nx_state.uno" at controlvertical.vhd(38)
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST2"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST3"
Info (12128): Elaborating entity "cont" for hierarchy "vertical:verticalBLK|cont:BIST4"
Info (12128): Elaborating entity "contv" for hierarchy "vertical:verticalBLK|contv:BISTV"
Info (12128): Elaborating entity "bin_to_sseg" for hierarchy "bin_to_sseg:Display1BLK"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[11]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[9]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[8]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[6]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[5]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[3]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
    Info (13026): Duplicate LATCH primitive "controlDibujo:controlDibujoBLK|pixel[2]" merged with LATCH primitive "controlDibujo:controlDibujoBLK|pixel[0]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pixel[1]" is stuck at GND
    Warning (13410): Pin "pixel[4]" is stuck at GND
    Warning (13410): Pin "pixel[7]" is stuck at GND
    Warning (13410): Pin "pixel[10]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[11] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[10] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[9] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[8] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[7] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[6] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[5] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[4] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[3] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[2] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST2|temp[1] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[7] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[6] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[5] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[4] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[3] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[2] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[6] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[5] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[4] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[3] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[2] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST|temp[1] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[8] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[7] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[6] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[5] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[4] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[3] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[2] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST4|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[4] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[3] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[2] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST3|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST4|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST4|temp[2] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST4|temp[1] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[6] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[5] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[4] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[3] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[2] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|cont:BIST3|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[9] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[8] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[7] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[6] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[5] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[4] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[3] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[2] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|cont:BIST2|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[10] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[9] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[8] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[7] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[6] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[5] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[4] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[3] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[2] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[1] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[0] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[10] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[9] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[8] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[7] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[6] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[5] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[4] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[3] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[2] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[1] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[0] will power up to Low
    Critical Warning (18010): Register vertical:verticalBLK|contv:BISTV|temp[11] will power up to Low
    Critical Warning (18010): Register horizontal:horizontalBLK|conth:BISTH|temp[11] will power up to Low
Info (286030): Timing-Driven Synthesis is running
Info (17049): 170 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 696 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 659 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 4666 megabytes
    Info: Processing ended: Thu Apr 04 08:32:44 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:04


