/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [4:0] _06_;
  reg [6:0] _07_;
  wire [8:0] _08_;
  wire [27:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [17:0] celloutsig_0_65z;
  wire [7:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [10:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[28] ? in_data[67] : in_data[68];
  assign celloutsig_0_42z = celloutsig_0_39z ? celloutsig_0_20z : celloutsig_0_18z;
  assign celloutsig_0_46z = in_data[61] ? celloutsig_0_20z : celloutsig_0_25z;
  assign celloutsig_0_8z = celloutsig_0_4z ? celloutsig_0_0z : in_data[87];
  assign celloutsig_1_7z = in_data[127] ? celloutsig_1_3z[0] : celloutsig_1_6z[0];
  assign celloutsig_0_13z = celloutsig_0_1z[2] ? celloutsig_0_5z : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_8z ? in_data[8] : celloutsig_0_10z;
  assign celloutsig_0_21z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_13z;
  assign celloutsig_0_56z = ~celloutsig_0_31z;
  assign celloutsig_1_1z = ~in_data[178];
  assign celloutsig_0_20z = ~((celloutsig_0_1z[0] | in_data[62]) & celloutsig_0_15z[1]);
  assign celloutsig_0_39z = ~((celloutsig_0_13z | celloutsig_0_31z) & (celloutsig_0_24z | celloutsig_0_35z));
  assign celloutsig_0_40z = ~((celloutsig_0_8z | celloutsig_0_23z) & (celloutsig_0_6z | celloutsig_0_25z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_4z));
  assign celloutsig_0_29z = ~((celloutsig_0_12z | celloutsig_0_2z) & (_01_ | celloutsig_0_12z));
  assign celloutsig_0_55z = celloutsig_0_49z | ~(celloutsig_0_37z);
  assign celloutsig_0_25z = celloutsig_0_18z | ~(celloutsig_0_9z);
  assign celloutsig_0_60z = ~(celloutsig_0_56z ^ celloutsig_0_47z[9]);
  assign celloutsig_0_22z = ~(celloutsig_0_12z ^ _04_);
  reg [9:0] _30_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 10'h000;
    else _30_ <= celloutsig_0_28z[13:4];
  assign { _05_[9:5], _02_, _05_[3:0] } = _30_;
  reg [4:0] _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _31_ <= 5'h00;
    else _31_ <= { celloutsig_0_26z[9], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_25z };
  assign { _06_[4:2], _03_, _06_[0] } = _31_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_44z[11:7], celloutsig_0_33z, celloutsig_0_10z };
  reg [8:0] _33_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 9'h000;
    else _33_ <= { in_data[71:64], celloutsig_0_10z };
  assign { _01_, _04_, _08_[6:0] } = _33_;
  reg [27:0] _34_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _34_ <= 28'h0000000;
    else _34_ <= { celloutsig_0_15z[8:3], celloutsig_0_7z, celloutsig_0_1z, _01_, _04_, _08_[6:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_14z };
  assign { _09_[27:17], _00_, _09_[15:0] } = _34_;
  assign celloutsig_0_33z = { celloutsig_0_28z[5:2], celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_20z } == { celloutsig_0_28z[9:6], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_37z = { celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_35z } == { celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_34z };
  assign celloutsig_1_2z = { in_data[166], celloutsig_1_1z, celloutsig_1_0z } == in_data[113:111];
  assign celloutsig_1_18z = { celloutsig_1_3z[6:0], celloutsig_1_13z } == celloutsig_1_3z[9:2];
  assign celloutsig_0_11z = in_data[74:69] == { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } == { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_0z == celloutsig_0_1z[0];
  assign celloutsig_0_27z = { celloutsig_0_26z[20:18], celloutsig_0_13z, _01_, _04_, _08_[6:0], celloutsig_0_20z } == { in_data[62:50], celloutsig_0_21z };
  assign celloutsig_0_63z = { _05_[6:5], _02_, _05_[3:2], celloutsig_0_27z } === celloutsig_0_26z[9:4];
  assign celloutsig_0_49z = { _01_, _04_, _08_[6:4], celloutsig_0_23z } <= { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_43z, celloutsig_0_13z, celloutsig_0_39z, celloutsig_0_18z };
  assign celloutsig_0_6z = { in_data[46:32], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } <= { in_data[50:36], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_6z[4:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_3z[8:4], celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z } <= { celloutsig_0_1z[3], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_32z = ! celloutsig_0_1z;
  assign celloutsig_0_65z = { in_data[20:8], celloutsig_0_14z, celloutsig_0_63z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_55z } % { 1'h1, celloutsig_0_34z, _06_[4:2], _03_, _06_[0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_63z, celloutsig_0_31z };
  assign celloutsig_1_5z = { in_data[159:148], celloutsig_1_2z } % { 1'h1, in_data[112:101] };
  assign celloutsig_0_1z = { in_data[42:41], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[40:39], in_data[0] };
  assign celloutsig_0_45z = celloutsig_0_20z ? { celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_21z } : { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_25z };
  assign celloutsig_0_15z = celloutsig_0_2z ? { in_data[64:63], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z } : { celloutsig_0_5z, celloutsig_0_5z, 1'h0, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_44z = - { in_data[48:41], celloutsig_0_40z, celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_25z };
  assign celloutsig_0_59z = - { celloutsig_0_15z[5:3], celloutsig_0_12z };
  assign celloutsig_1_3z = - in_data[146:137];
  assign celloutsig_1_6z = - celloutsig_1_5z[11:4];
  assign celloutsig_0_74z = & { _07_, celloutsig_0_66z[7], celloutsig_0_60z, _03_, _06_[4:2], _06_[0], celloutsig_0_42z, celloutsig_0_40z };
  assign celloutsig_1_4z = & celloutsig_1_3z[6:3];
  assign celloutsig_0_7z = | { in_data[40:34], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[0] & celloutsig_0_1z[3];
  assign celloutsig_0_23z = celloutsig_0_0z & celloutsig_0_12z;
  assign celloutsig_0_84z = | celloutsig_0_26z[14:3];
  assign celloutsig_1_0z = | in_data[129:121];
  assign celloutsig_1_19z = | { celloutsig_1_9z, celloutsig_1_6z[6:3] };
  assign celloutsig_0_24z = | celloutsig_0_15z[8:0];
  assign celloutsig_0_30z = ~^ { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_35z = ~^ { in_data[44:28], celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_43z = ~^ { celloutsig_0_38z, celloutsig_0_4z };
  assign celloutsig_0_9z = ~^ { in_data[35:20], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_31z = ^ celloutsig_0_26z[17:10];
  assign celloutsig_0_34z = ^ { celloutsig_0_26z[20:9], celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_0_78z = ^ { celloutsig_0_45z[2:1], celloutsig_0_23z };
  assign celloutsig_1_13z = ^ { celloutsig_1_12z[8:1], celloutsig_1_3z };
  assign celloutsig_0_18z = ^ _09_[12:9];
  assign celloutsig_0_47z = { celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_2z } >> { _04_, _08_[6:2], celloutsig_0_46z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_35z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_15z, _01_, _04_, _08_[6:0], celloutsig_0_10z } >> { in_data[36:27], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_38z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z } >> _09_[21:19];
  assign celloutsig_1_9z = { in_data[110], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z } <<< { celloutsig_1_6z[6:1], celloutsig_1_2z };
  assign celloutsig_0_66z = celloutsig_0_28z[14:7] - { celloutsig_0_15z[11:8], celloutsig_0_59z };
  assign celloutsig_0_85z = { celloutsig_0_65z[7:3], celloutsig_0_78z, celloutsig_0_38z, celloutsig_0_33z, celloutsig_0_25z } - { celloutsig_0_44z[3:2], celloutsig_0_29z, celloutsig_0_45z, celloutsig_0_74z };
  assign celloutsig_1_12z = { in_data[153:149], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z } - { celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_26z[15:8], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_8z } - celloutsig_0_26z[22:8];
  assign _05_[4] = _02_;
  assign _06_[1] = _03_;
  assign _08_[8:7] = { _01_, _04_ };
  assign _09_[16] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
