Protel Design System Design Rule Check
PCB File : C:\Users\gallo.HOTMETAL\Documents\Senior Design\carrier_board\senior_design\carrier_board\Carrier Board\CarrierBoard.PcbDoc
Date     : 3/21/2023
Time     : 2:31:32 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10000mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C10-1(3831mil,3582mil) on Top Layer And Pad C10-2(3831mil,3644.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Pad C11-2(5770mil,3370mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U13-1(3678.25mil,3940.598mil) on Top Layer And Pad U13-2(3678.25mil,3978mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U13-2(3678.25mil,3978mil) on Top Layer And Pad U13-3(3678.25mil,4015.402mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U13-5(3587.75mil,3978mil) on Top Layer And Pad U13-6(3587.75mil,3940.598mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-1(1559.008mil,3990.157mil) on Top Layer And Pad U7-2(1559.008mil,3964.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-10(1559.008mil,3759.843mil) on Top Layer And Pad U7-9(1559.008mil,3785.433mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-12(1784.992mil,3785.433mil) on Top Layer And Pad U7-13(1784.992mil,3811.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-13(1784.992mil,3811.024mil) on Top Layer And Pad U7-14(1784.992mil,3836.614mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-14(1784.992mil,3836.614mil) on Top Layer And Pad U7-15(1784.992mil,3862.205mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-17(1784.992mil,3913.386mil) on Top Layer And Pad U7-18(1784.992mil,3938.976mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-18(1784.992mil,3938.976mil) on Top Layer And Pad U7-19(1784.992mil,3964.567mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-19(1784.992mil,3964.567mil) on Top Layer And Pad U7-20(1784.992mil,3990.157mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-2(1559.008mil,3964.567mil) on Top Layer And Pad U7-3(1559.008mil,3938.976mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-3(1559.008mil,3938.976mil) on Top Layer And Pad U7-4(1559.008mil,3913.386mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-4(1559.008mil,3913.386mil) on Top Layer And Pad U7-5(1559.008mil,3887.795mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-6(1559.008mil,3862.205mil) on Top Layer And Pad U7-7(1559.008mil,3836.614mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-7(1559.008mil,3836.614mil) on Top Layer And Pad U7-8(1559.008mil,3811.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U7-8(1559.008mil,3811.024mil) on Top Layer And Pad U7-9(1559.008mil,3785.433mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-1(5848.843mil,3343.024mil) on Top Layer And Pad U9-2(5874.434mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-10(6079.158mil,3343.024mil) on Top Layer And Pad U9-9(6053.568mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-11(6079.158mil,3569.008mil) on Top Layer And Pad U9-12(6053.568mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-12(6053.568mil,3569.008mil) on Top Layer And Pad U9-13(6027.977mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-13(6027.977mil,3569.008mil) on Top Layer And Pad U9-14(6002.387mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-14(6002.387mil,3569.008mil) on Top Layer And Pad U9-15(5976.796mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-15(5976.796mil,3569.008mil) on Top Layer And Pad U9-16(5951.206mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-16(5951.206mil,3569.008mil) on Top Layer And Pad U9-17(5925.615mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-17(5925.615mil,3569.008mil) on Top Layer And Pad U9-18(5900.025mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-18(5900.025mil,3569.008mil) on Top Layer And Pad U9-19(5874.434mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-19(5874.434mil,3569.008mil) on Top Layer And Pad U9-20(5848.843mil,3569.008mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-2(5874.434mil,3343.024mil) on Top Layer And Pad U9-3(5900.025mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-3(5900.025mil,3343.024mil) on Top Layer And Pad U9-4(5925.615mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-4(5925.615mil,3343.024mil) on Top Layer And Pad U9-5(5951.206mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-5(5951.206mil,3343.024mil) on Top Layer And Pad U9-6(5976.796mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-6(5976.796mil,3343.024mil) on Top Layer And Pad U9-7(6002.387mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-7(6002.387mil,3343.024mil) on Top Layer And Pad U9-8(6027.977mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.449mil < 10mil) Between Pad U9-8(6027.977mil,3343.024mil) on Top Layer And Pad U9-9(6053.568mil,3343.024mil) on Top Layer [Top Solder] Mask Sliver [1.449mil]
Rule Violations :37

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (1335mil,2672.402mil) on Top Overlay And Pad D6-C(1335mil,2710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (1335mil,3192.362mil) on Top Overlay And Pad D5-C(1335mil,3154.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (1782.362mil,1070mil) on Top Overlay And Pad D2-C(1744.764mil,1070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (1822.638mil,1070mil) on Top Overlay And Pad D3-C(1860.236mil,1070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (1950mil,672.362mil) on Top Overlay And Pad D1-C(1950mil,634.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (2120mil,672.362mil) on Top Overlay And Pad D0-C(2120mil,634.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.098mil < 10mil) Between Arc (2392mil,2570.362mil) on Top Overlay And Pad D4-C(2392mil,2532.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.854mil < 10mil) Between Arc (957.992mil,2756.772mil) on Top Overlay And Pad U8-1(1001.299mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(3831mil,3582mil) on Top Layer And Track (3795.567mil,3546.567mil)(3795.567mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-1(3831mil,3582mil) on Top Layer And Track (3795.567mil,3546.567mil)(3811.315mil,3546.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-1(3831mil,3582mil) on Top Layer And Track (3850.685mil,3546.567mil)(3866.433mil,3546.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(3831mil,3582mil) on Top Layer And Track (3866.433mil,3546.567mil)(3866.433mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(3831mil,3644.992mil) on Top Layer And Track (3795.567mil,3546.567mil)(3795.567mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C10-2(3831mil,3644.992mil) on Top Layer And Track (3795.567mil,3613.496mil)(3866.433mil,3613.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-2(3831mil,3644.992mil) on Top Layer And Track (3795.567mil,3680.425mil)(3811.315mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C10-2(3831mil,3644.992mil) on Top Layer And Track (3850.685mil,3680.425mil)(3866.433mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(3831mil,3644.992mil) on Top Layer And Track (3866.433mil,3546.567mil)(3866.433mil,3680.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(5674mil,3483.087mil) on Top Layer And Track (5629.709mil,3332.496mil)(5629.709mil,3519.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(5674mil,3483.087mil) on Top Layer And Track (5629.709mil,3519.504mil)(5639.551mil,3519.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Track (5734.567mil,3334.567mil)(5734.567mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Track (5734.567mil,3401.496mil)(5805.433mil,3401.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Track (5734.567mil,3468.425mil)(5750.315mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Track (5789.685mil,3468.425mil)(5805.433mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(5770mil,3432.992mil) on Top Layer And Track (5805.433mil,3334.567mil)(5805.433mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(5770mil,3370mil) on Top Layer And Track (5734.567mil,3334.567mil)(5734.567mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-2(5770mil,3370mil) on Top Layer And Track (5734.567mil,3334.567mil)(5750.315mil,3334.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C11-2(5770mil,3370mil) on Top Layer And Track (5734.567mil,3401.496mil)(5805.433mil,3401.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C11-2(5770mil,3370mil) on Top Layer And Track (5789.685mil,3334.567mil)(5805.433mil,3334.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(5770mil,3370mil) on Top Layer And Track (5805.433mil,3334.567mil)(5805.433mil,3468.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(5674mil,3368.913mil) on Top Layer And Track (5629.709mil,3332.496mil)(5629.709mil,3519.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(5674mil,3368.913mil) on Top Layer And Track (5629.709mil,3332.496mil)(5639.551mil,3332.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(5674mil,3368.913mil) on Top Layer And Track (5708.449mil,3332.496mil)(5718.291mil,3332.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(5674mil,3368.913mil) on Top Layer And Track (5718.291mil,3332.496mil)(5718.291mil,3519.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(4569mil,2921mil) on Top Layer And Track (4524.709mil,2957.417mil)(4534.551mil,2957.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(3864mil,2920.087mil) on Top Layer And Track (3819.709mil,2769.496mil)(3819.709mil,2956.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(3864mil,2920.087mil) on Top Layer And Track (3819.709mil,2956.504mil)(3829.551mil,2956.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(3864mil,2920.087mil) on Top Layer And Track (3898.449mil,2956.504mil)(3908.291mil,2956.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(3864mil,2920.087mil) on Top Layer And Track (3908.291mil,2769.496mil)(3908.291mil,2956.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(658.913mil,3905mil) on Top Layer And Track (622.496mil,3860.709mil)(622.496mil,3870.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(658.913mil,3905mil) on Top Layer And Track (622.496mil,3860.709mil)(809.504mil,3860.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(658.913mil,3905mil) on Top Layer And Track (622.496mil,3939.449mil)(622.496mil,3949.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(658.913mil,3905mil) on Top Layer And Track (622.496mil,3949.291mil)(809.504mil,3949.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(773.087mil,3905mil) on Top Layer And Track (622.496mil,3860.709mil)(809.504mil,3860.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(773.087mil,3905mil) on Top Layer And Track (622.496mil,3949.291mil)(809.504mil,3949.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(773.087mil,3905mil) on Top Layer And Track (809.504mil,3860.709mil)(809.504mil,3870.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(773.087mil,3905mil) on Top Layer And Track (809.504mil,3939.449mil)(809.504mil,3949.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(1444.173mil,3960mil) on Top Layer And Track (1293.583mil,3915.709mil)(1480.591mil,3915.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(1444.173mil,3960mil) on Top Layer And Track (1293.583mil,4004.291mil)(1480.591mil,4004.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(1444.173mil,3960mil) on Top Layer And Track (1480.591mil,3915.709mil)(1480.591mil,3925.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(1444.173mil,3960mil) on Top Layer And Track (1480.591mil,3994.449mil)(1480.591mil,4004.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(1330mil,3960mil) on Top Layer And Track (1293.583mil,3915.709mil)(1293.583mil,3925.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(1330mil,3960mil) on Top Layer And Track (1293.583mil,3915.709mil)(1480.591mil,3915.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(1330mil,3960mil) on Top Layer And Track (1293.583mil,3994.449mil)(1293.583mil,4004.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(1330mil,3960mil) on Top Layer And Track (1293.583mil,4004.291mil)(1480.591mil,4004.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(1985.827mil,3920mil) on Top Layer And Track (1949.409mil,3875.709mil)(1949.409mil,3885.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(1985.827mil,3920mil) on Top Layer And Track (1949.409mil,3875.709mil)(2136.417mil,3875.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(1985.827mil,3920mil) on Top Layer And Track (1949.409mil,3954.449mil)(1949.409mil,3964.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(1985.827mil,3920mil) on Top Layer And Track (1949.409mil,3964.291mil)(2136.417mil,3964.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2100mil,3920mil) on Top Layer And Track (1949.409mil,3875.709mil)(2136.417mil,3875.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2100mil,3920mil) on Top Layer And Track (1949.409mil,3964.291mil)(2136.417mil,3964.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(2100mil,3920mil) on Top Layer And Track (2136.417mil,3875.709mil)(2136.417mil,3885.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(2100mil,3920mil) on Top Layer And Track (2136.417mil,3954.449mil)(2136.417mil,3964.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(1005mil,2697.087mil) on Top Layer And Track (1039.449mil,2733.504mil)(1049.291mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(1005mil,2697.087mil) on Top Layer And Track (1049.291mil,2546.496mil)(1049.291mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(1005mil,2697.087mil) on Top Layer And Track (960.709mil,2546.496mil)(960.709mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-1(1005mil,2697.087mil) on Top Layer And Track (960.709mil,2733.504mil)(970.551mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(1005mil,2582.913mil) on Top Layer And Track (1039.449mil,2546.496mil)(1049.291mil,2546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(1005mil,2582.913mil) on Top Layer And Track (1049.291mil,2546.496mil)(1049.291mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(1005mil,2582.913mil) on Top Layer And Track (960.709mil,2546.496mil)(960.709mil,2733.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C18-2(1005mil,2582.913mil) on Top Layer And Track (960.709mil,2546.496mil)(970.551mil,2546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(795mil,2577.913mil) on Top Layer And Track (750.709mil,2541.496mil)(750.709mil,2728.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(795mil,2577.913mil) on Top Layer And Track (750.709mil,2541.496mil)(760.551mil,2541.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(795mil,2577.913mil) on Top Layer And Track (829.449mil,2541.496mil)(839.291mil,2541.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(795mil,2577.913mil) on Top Layer And Track (839.291mil,2541.496mil)(839.291mil,2728.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2400mil,965.827mil) on Top Layer And Track (2355.709mil,929.409mil)(2355.709mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(2400mil,965.827mil) on Top Layer And Track (2355.709mil,929.409mil)(2365.551mil,929.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(2400mil,965.827mil) on Top Layer And Track (2434.449mil,929.409mil)(2444.291mil,929.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2400mil,965.827mil) on Top Layer And Track (2444.291mil,929.409mil)(2444.291mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(2400mil,1080mil) on Top Layer And Track (2355.709mil,1116.417mil)(2365.551mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2400mil,1080mil) on Top Layer And Track (2355.709mil,929.409mil)(2355.709mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(2400mil,1080mil) on Top Layer And Track (2434.449mil,1116.417mil)(2444.291mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2400mil,1080mil) on Top Layer And Track (2444.291mil,929.409mil)(2444.291mil,1116.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(5585mil,3060.827mil) on Top Layer And Track (5540.709mil,3024.41mil)(5540.709mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(5585mil,3060.827mil) on Top Layer And Track (5540.709mil,3024.41mil)(5550.551mil,3024.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(5585mil,3060.827mil) on Top Layer And Track (5619.449mil,3024.41mil)(5629.291mil,3024.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(5585mil,3060.827mil) on Top Layer And Track (5629.291mil,3024.41mil)(5629.291mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(2395mil,500mil) on Top Layer And Track (2350.709mil,463.583mil)(2350.709mil,650.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(2395mil,500mil) on Top Layer And Track (2350.709mil,463.583mil)(2360.551mil,463.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(2395mil,500mil) on Top Layer And Track (2429.449mil,463.583mil)(2439.291mil,463.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(2395mil,500mil) on Top Layer And Track (2439.291mil,463.583mil)(2439.291mil,650.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(5585mil,3175mil) on Top Layer And Track (5540.709mil,3024.41mil)(5540.709mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5585mil,3175mil) on Top Layer And Track (5540.709mil,3211.417mil)(5550.551mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5585mil,3175mil) on Top Layer And Track (5619.449mil,3211.417mil)(5629.291mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(5585mil,3175mil) on Top Layer And Track (5629.291mil,3024.41mil)(5629.291mil,3211.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(1325mil,2132.087mil) on Top Layer And Track (1280.709mil,1981.496mil)(1280.709mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(1325mil,2132.087mil) on Top Layer And Track (1280.709mil,2168.504mil)(1290.551mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(1325mil,2132.087mil) on Top Layer And Track (1359.449mil,2168.504mil)(1369.291mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(1325mil,2132.087mil) on Top Layer And Track (1369.291mil,1981.496mil)(1369.291mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(1325mil,2017.913mil) on Top Layer And Track (1280.709mil,1981.496mil)(1280.709mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(1325mil,2017.913mil) on Top Layer And Track (1280.709mil,1981.496mil)(1290.551mil,1981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(1325mil,2017.913mil) on Top Layer And Track (1359.449mil,1981.496mil)(1369.291mil,1981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(1325mil,2017.913mil) on Top Layer And Track (1369.291mil,1981.496mil)(1369.291mil,2168.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1335mil,3315.827mil) on Top Layer And Track (1290.709mil,3279.41mil)(1290.709mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1335mil,3315.827mil) on Top Layer And Track (1290.709mil,3279.41mil)(1300.551mil,3279.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1335mil,3315.827mil) on Top Layer And Track (1369.449mil,3279.41mil)(1379.291mil,3279.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1335mil,3315.827mil) on Top Layer And Track (1379.291mil,3279.41mil)(1379.291mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1335mil,3430mil) on Top Layer And Track (1290.709mil,3279.41mil)(1290.709mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1335mil,3430mil) on Top Layer And Track (1290.709mil,3466.417mil)(1300.551mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1335mil,3430mil) on Top Layer And Track (1369.449mil,3466.417mil)(1379.291mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1335mil,3430mil) on Top Layer And Track (1379.291mil,3279.41mil)(1379.291mil,3466.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(4670mil,2924.173mil) on Top Layer And Track (4625.709mil,2773.583mil)(4625.709mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(4670mil,2924.173mil) on Top Layer And Track (4625.709mil,2960.59mil)(4635.551mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(4670mil,2924.173mil) on Top Layer And Track (4704.449mil,2960.59mil)(4714.291mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(4670mil,2924.173mil) on Top Layer And Track (4714.291mil,2773.583mil)(4714.291mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(4670mil,2810mil) on Top Layer And Track (4625.709mil,2773.583mil)(4625.709mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(4670mil,2810mil) on Top Layer And Track (4625.709mil,2773.583mil)(4635.551mil,2773.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(4670mil,2810mil) on Top Layer And Track (4704.449mil,2773.583mil)(4714.291mil,2773.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(4670mil,2810mil) on Top Layer And Track (4714.291mil,2773.583mil)(4714.291mil,2960.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(3980mil,2920mil) on Top Layer And Track (3935.709mil,2769.41mil)(3935.709mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3980mil,2920mil) on Top Layer And Track (3935.709mil,2956.417mil)(3945.551mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3980mil,2920mil) on Top Layer And Track (4014.449mil,2956.417mil)(4024.291mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(3980mil,2920mil) on Top Layer And Track (4024.291mil,2769.41mil)(4024.291mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(3980mil,2805.827mil) on Top Layer And Track (3935.709mil,2769.41mil)(3935.709mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3980mil,2805.827mil) on Top Layer And Track (3935.709mil,2769.41mil)(3945.551mil,2769.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3980mil,2805.827mil) on Top Layer And Track (4014.449mil,2769.41mil)(4024.291mil,2769.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(3980mil,2805.827mil) on Top Layer And Track (4024.291mil,2769.41mil)(4024.291mil,2956.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(770mil,3800mil) on Top Layer And Track (619.409mil,3755.709mil)(806.417mil,3755.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(770mil,3800mil) on Top Layer And Track (619.409mil,3844.291mil)(806.417mil,3844.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(770mil,3800mil) on Top Layer And Track (806.417mil,3755.709mil)(806.417mil,3765.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(770mil,3800mil) on Top Layer And Track (806.417mil,3834.449mil)(806.417mil,3844.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(655.827mil,3800mil) on Top Layer And Track (619.409mil,3755.709mil)(619.409mil,3765.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(655.827mil,3800mil) on Top Layer And Track (619.409mil,3755.709mil)(806.417mil,3755.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(655.827mil,3800mil) on Top Layer And Track (619.409mil,3834.449mil)(619.409mil,3844.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(655.827mil,3800mil) on Top Layer And Track (619.409mil,3844.291mil)(806.417mil,3844.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(777.087mil,1050mil) on Top Layer And Track (626.496mil,1005.709mil)(813.504mil,1005.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(777.087mil,1050mil) on Top Layer And Track (626.496mil,1094.291mil)(813.504mil,1094.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(777.087mil,1050mil) on Top Layer And Track (813.504mil,1005.709mil)(813.504mil,1015.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(777.087mil,1050mil) on Top Layer And Track (813.504mil,1084.449mil)(813.504mil,1094.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(662.913mil,1050mil) on Top Layer And Track (626.496mil,1005.709mil)(626.496mil,1015.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(662.913mil,1050mil) on Top Layer And Track (626.496mil,1005.709mil)(813.504mil,1005.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(662.913mil,1050mil) on Top Layer And Track (626.496mil,1084.449mil)(626.496mil,1094.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(662.913mil,1050mil) on Top Layer And Track (626.496mil,1094.291mil)(813.504mil,1094.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(5820.975mil,3060.466mil) on Top Layer And Track (5776.684mil,3024.049mil)(5776.684mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(5820.975mil,3060.466mil) on Top Layer And Track (5776.684mil,3024.049mil)(5786.526mil,3024.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(5820.975mil,3060.466mil) on Top Layer And Track (5855.424mil,3024.049mil)(5865.266mil,3024.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(5820.975mil,3060.466mil) on Top Layer And Track (5865.266mil,3024.049mil)(5865.266mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(5820.975mil,3174.64mil) on Top Layer And Track (5776.684mil,3024.049mil)(5776.684mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(5820.975mil,3174.64mil) on Top Layer And Track (5776.684mil,3211.057mil)(5786.526mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(5820.975mil,3174.64mil) on Top Layer And Track (5855.424mil,3211.057mil)(5865.266mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(5820.975mil,3174.64mil) on Top Layer And Track (5865.266mil,3024.049mil)(5865.266mil,3211.057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(6055mil,3062.913mil) on Top Layer And Track (6010.709mil,3026.496mil)(6010.709mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(6055mil,3062.913mil) on Top Layer And Track (6010.709mil,3026.496mil)(6020.551mil,3026.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(6055mil,3062.913mil) on Top Layer And Track (6089.449mil,3026.496mil)(6099.291mil,3026.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(6055mil,3062.913mil) on Top Layer And Track (6099.291mil,3026.496mil)(6099.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(6055mil,3177.087mil) on Top Layer And Track (6010.709mil,3026.496mil)(6010.709mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(6055mil,3177.087mil) on Top Layer And Track (6010.709mil,3213.504mil)(6020.551mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(6055mil,3177.087mil) on Top Layer And Track (6089.449mil,3213.504mil)(6099.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(6055mil,3177.087mil) on Top Layer And Track (6099.291mil,3026.496mil)(6099.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(6290mil,3062.913mil) on Top Layer And Track (6245.709mil,3026.496mil)(6245.709mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(6290mil,3062.913mil) on Top Layer And Track (6245.709mil,3026.496mil)(6255.551mil,3026.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(6290mil,3062.913mil) on Top Layer And Track (6324.449mil,3026.496mil)(6334.291mil,3026.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(6290mil,3062.913mil) on Top Layer And Track (6334.291mil,3026.496mil)(6334.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(6290mil,3177.087mil) on Top Layer And Track (6245.709mil,3026.496mil)(6245.709mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(6290mil,3177.087mil) on Top Layer And Track (6245.709mil,3213.504mil)(6255.551mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(6290mil,3177.087mil) on Top Layer And Track (6324.449mil,3213.504mil)(6334.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(6290mil,3177.087mil) on Top Layer And Track (6334.291mil,3026.496mil)(6334.291mil,3213.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(5350mil,3060mil) on Top Layer And Track (5305.709mil,3023.583mil)(5305.709mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(5350mil,3060mil) on Top Layer And Track (5305.709mil,3023.583mil)(5315.551mil,3023.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(5350mil,3060mil) on Top Layer And Track (5384.449mil,3023.583mil)(5394.291mil,3023.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(5350mil,3060mil) on Top Layer And Track (5394.291mil,3023.583mil)(5394.291mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(5350mil,3174.173mil) on Top Layer And Track (5305.709mil,3023.583mil)(5305.709mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(5350mil,3174.173mil) on Top Layer And Track (5305.709mil,3210.59mil)(5315.551mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(5350mil,3174.173mil) on Top Layer And Track (5384.449mil,3210.59mil)(5394.291mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(5350mil,3174.173mil) on Top Layer And Track (5394.291mil,3023.583mil)(5394.291mil,3210.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3585.827mil,4100mil) on Top Layer And Track (3549.41mil,4055.709mil)(3549.41mil,4065.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(3585.827mil,4100mil) on Top Layer And Track (3549.41mil,4055.709mil)(3736.417mil,4055.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3585.827mil,4100mil) on Top Layer And Track (3549.41mil,4134.449mil)(3549.41mil,4144.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(3585.827mil,4100mil) on Top Layer And Track (3549.41mil,4144.291mil)(3736.417mil,4144.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(3700mil,4100mil) on Top Layer And Track (3549.41mil,4055.709mil)(3736.417mil,4055.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(3700mil,4100mil) on Top Layer And Track (3549.41mil,4144.291mil)(3736.417mil,4144.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3700mil,4100mil) on Top Layer And Track (3736.417mil,4055.709mil)(3736.417mil,4065.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3700mil,4100mil) on Top Layer And Track (3736.417mil,4134.449mil)(3736.417mil,4144.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(5162mil,2742mil) on Top Layer And Track (5011.409mil,2697.709mil)(5198.417mil,2697.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(5162mil,2742mil) on Top Layer And Track (5011.409mil,2786.291mil)(5198.417mil,2786.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(5162mil,2742mil) on Top Layer And Track (5198.417mil,2697.709mil)(5198.417mil,2707.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(5162mil,2742mil) on Top Layer And Track (5198.417mil,2776.449mil)(5198.417mil,2786.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(5047.827mil,2742mil) on Top Layer And Track (5011.409mil,2697.709mil)(5011.409mil,2707.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(5047.827mil,2742mil) on Top Layer And Track (5011.409mil,2697.709mil)(5198.417mil,2697.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(5047.827mil,2742mil) on Top Layer And Track (5011.409mil,2776.449mil)(5011.409mil,2786.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(5047.827mil,2742mil) on Top Layer And Track (5011.409mil,2786.291mil)(5198.417mil,2786.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3485mil,3915.827mil) on Top Layer And Track (3440.709mil,3879.41mil)(3440.709mil,4066.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3485mil,3915.827mil) on Top Layer And Track (3440.709mil,3879.41mil)(3450.551mil,3879.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(3485mil,3915.827mil) on Top Layer And Track (3519.449mil,3879.41mil)(3529.291mil,3879.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(3485mil,3915.827mil) on Top Layer And Track (3529.291mil,3879.41mil)(3529.291mil,4066.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D16-1(2711.134mil,4260mil) on Top Layer And Track (2667mil,4216.693mil)(2892mil,4216.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D16-1(2711.134mil,4260mil) on Top Layer And Track (2667mil,4303.307mil)(2892mil,4303.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad D16-1(2711.134mil,4260mil) on Top Layer And Track (2752mil,4260mil)(2762mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2667mil,4216.693mil)(2892mil,4216.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2667mil,4303.307mil)(2892mil,4303.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2892mil,4216.693mil)(2892mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2892mil,4250mil)(2897mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2892mil,4270mil)(2892mil,4303.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D16-2(2852.866mil,4260mil) on Top Layer And Track (2892mil,4270mil)(2897mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D17-1(1961.134mil,4261mil) on Top Layer And Track (1917mil,4217.693mil)(2142mil,4217.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D17-1(1961.134mil,4261mil) on Top Layer And Track (1917mil,4304.307mil)(2142mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad D17-1(1961.134mil,4261mil) on Top Layer And Track (2002mil,4261mil)(2012mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (1917mil,4217.693mil)(2142mil,4217.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (1917mil,4304.307mil)(2142mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (2142mil,4217.693mil)(2142mil,4251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (2142mil,4251mil)(2147mil,4251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (2142mil,4271mil)(2142mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D17-2(2102.866mil,4261mil) on Top Layer And Track (2142mil,4271mil)(2147mil,4271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D18-1(1161.134mil,4271mil) on Top Layer And Track (1117mil,4227.693mil)(1342mil,4227.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D18-1(1161.134mil,4271mil) on Top Layer And Track (1117mil,4314.307mil)(1342mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.386mil < 10mil) Between Pad D18-1(1161.134mil,4271mil) on Top Layer And Track (1202mil,4271mil)(1212mil,4271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1117mil,4227.693mil)(1342mil,4227.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1117mil,4314.307mil)(1342mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1342mil,4227.693mil)(1342mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1342mil,4261mil)(1347mil,4261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1342mil,4281mil)(1342mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.654mil < 10mil) Between Pad D18-2(1302.866mil,4271mil) on Top Layer And Track (1342mil,4281mil)(1347mil,4281mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP1-2(1504.882mil,965mil) on Top Layer And Track (1469.449mil,1008.307mil)(1650.551mil,1008.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP1-2(1504.882mil,965mil) on Top Layer And Track (1469.449mil,921.693mil)(1469.449mil,933.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP1-2(1504.882mil,965mil) on Top Layer And Track (1469.449mil,921.693mil)(1650.551mil,921.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP1-2(1504.882mil,965mil) on Top Layer And Track (1469.449mil,996.496mil)(1469.449mil,1008.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP2-2(1844.882mil,965mil) on Top Layer And Track (1809.449mil,1008.307mil)(1990.551mil,1008.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP2-2(1844.882mil,965mil) on Top Layer And Track (1809.449mil,921.693mil)(1809.449mil,933.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP2-2(1844.882mil,965mil) on Top Layer And Track (1809.449mil,921.693mil)(1990.551mil,921.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP2-2(1844.882mil,965mil) on Top Layer And Track (1809.449mil,996.496mil)(1809.449mil,1008.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP3-1(5716.118mil,2768mil) on Top Layer And Track (5570.449mil,2724.693mil)(5751.551mil,2724.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP3-1(5716.118mil,2768mil) on Top Layer And Track (5570.449mil,2811.307mil)(5751.551mil,2811.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP3-1(5716.118mil,2768mil) on Top Layer And Track (5751.551mil,2724.693mil)(5751.551mil,2736.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP3-1(5716.118mil,2768mil) on Top Layer And Track (5751.551mil,2799.496mil)(5751.551mil,2811.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP3-2(5605.882mil,2768mil) on Top Layer And Track (5570.449mil,2724.693mil)(5570.449mil,2736.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP3-2(5605.882mil,2768mil) on Top Layer And Track (5570.449mil,2724.693mil)(5751.551mil,2724.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP3-2(5605.882mil,2768mil) on Top Layer And Track (5570.449mil,2799.496mil)(5570.449mil,2811.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP3-2(5605.882mil,2768mil) on Top Layer And Track (5570.449mil,2811.307mil)(5751.551mil,2811.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP4-1(5500mil,3270mil) on Top Layer And Track (5354.331mil,3226.693mil)(5535.433mil,3226.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP4-1(5500mil,3270mil) on Top Layer And Track (5354.331mil,3313.307mil)(5535.433mil,3313.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP4-1(5500mil,3270mil) on Top Layer And Track (5535.433mil,3226.693mil)(5535.433mil,3238.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP4-1(5500mil,3270mil) on Top Layer And Track (5535.433mil,3301.496mil)(5535.433mil,3313.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP4-2(5389.764mil,3270mil) on Top Layer And Track (5354.331mil,3226.693mil)(5535.433mil,3226.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP5-1(5410mil,3635.118mil) on Top Layer And Track (5366.693mil,3489.449mil)(5366.693mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP5-1(5410mil,3635.118mil) on Top Layer And Track (5366.693mil,3670.551mil)(5378.504mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP5-1(5410mil,3635.118mil) on Top Layer And Track (5441.496mil,3670.551mil)(5453.307mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP5-1(5410mil,3635.118mil) on Top Layer And Track (5453.307mil,3489.449mil)(5453.307mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP5-2(5410mil,3524.882mil) on Top Layer And Track (5366.693mil,3489.449mil)(5366.693mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP5-2(5410mil,3524.882mil) on Top Layer And Track (5366.693mil,3489.449mil)(5378.504mil,3489.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad DNP5-2(5410mil,3524.882mil) on Top Layer And Track (5441.496mil,3489.449mil)(5453.307mil,3489.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad DNP5-2(5410mil,3524.882mil) on Top Layer And Track (5453.307mil,3489.449mil)(5453.307mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad F1-1(2400mil,740.748mil) on Top Layer And Track (2357.087mil,735.827mil)(2357.087mil,864.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad F1-1(2400mil,740.748mil) on Top Layer And Track (2442.913mil,735.827mil)(2442.913mil,864.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad F1-2(2400mil,859.252mil) on Top Layer And Track (2357.087mil,735.827mil)(2357.087mil,864.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad F1-2(2400mil,859.252mil) on Top Layer And Track (2442.913mil,735.827mil)(2442.913mil,864.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J1-S1(4399.606mil,2545.827mil) on Top Layer And Track (4374.016mil,2616.693mil)(4374.016mil,2667.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J1-S2(4846.457mil,2545.827mil) on Top Layer And Track (4872.047mil,2616.693mil)(4872.047mil,2667.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J2-S1(3733.543mil,2545.827mil) on Top Layer And Track (3707.953mil,2616.693mil)(3707.953mil,2667.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J2-S2(4180.394mil,2545.827mil) on Top Layer And Track (4205.984mil,2616.693mil)(4205.984mil,2667.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J3-S1(385.827mil,3998.819mil) on Top Layer And Track (456.693mil,4024.409mil)(507.874mil,4024.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J3-S2(385.827mil,3551.968mil) on Top Layer And Track (456.693mil,3526.378mil)(507.874mil,3526.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J4-S1(375.827mil,1252.606mil) on Top Layer And Track (446.693mil,1278.197mil)(497.874mil,1278.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J4-S2(375.827mil,805.756mil) on Top Layer And Track (446.693mil,780.165mil)(497.874mil,780.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J7-S1(5796.575mil,2534.315mil) on Top Layer And Track (5770.984mil,2605.181mil)(5770.984mil,2656.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad J7-S2(6243.425mil,2534.315mil) on Top Layer And Track (6269.016mil,2605.181mil)(6269.016mil,2656.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R10-1(5950mil,3064.882mil) on Top Layer And Track (5906.693mil,3029.449mil)(5906.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(5950mil,3064.882mil) on Top Layer And Track (5906.693mil,3029.449mil)(5918.504mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(5950mil,3064.882mil) on Top Layer And Track (5981.496mil,3029.449mil)(5993.307mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R10-1(5950mil,3064.882mil) on Top Layer And Track (5993.307mil,3029.449mil)(5993.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R10-2(5950mil,3175.118mil) on Top Layer And Track (5906.693mil,3029.449mil)(5906.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(5950mil,3175.118mil) on Top Layer And Track (5906.693mil,3210.551mil)(5918.504mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(5950mil,3175.118mil) on Top Layer And Track (5981.496mil,3210.551mil)(5993.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R10-2(5950mil,3175.118mil) on Top Layer And Track (5993.307mil,3029.449mil)(5993.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R11-1(6185mil,3065mil) on Top Layer And Track (6141.693mil,3029.567mil)(6141.693mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(6185mil,3065mil) on Top Layer And Track (6141.693mil,3029.567mil)(6153.504mil,3029.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(6185mil,3065mil) on Top Layer And Track (6216.496mil,3029.567mil)(6228.307mil,3029.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R11-1(6185mil,3065mil) on Top Layer And Track (6228.307mil,3029.567mil)(6228.307mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R11-2(6185mil,3175.236mil) on Top Layer And Track (6141.693mil,3029.567mil)(6141.693mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(6185mil,3175.236mil) on Top Layer And Track (6141.693mil,3210.669mil)(6153.504mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(6185mil,3175.236mil) on Top Layer And Track (6216.496mil,3210.669mil)(6228.307mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R11-2(6185mil,3175.236mil) on Top Layer And Track (6228.307mil,3029.567mil)(6228.307mil,3210.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R1-2(2405mil,1695.236mil) on Top Layer And Track (2361.693mil,1549.567mil)(2361.693mil,1730.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(2405mil,1695.236mil) on Top Layer And Track (2361.693mil,1730.669mil)(2373.504mil,1730.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(2405mil,1695.236mil) on Top Layer And Track (2436.496mil,1730.669mil)(2448.307mil,1730.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R1-2(2405mil,1695.236mil) on Top Layer And Track (2448.307mil,1549.567mil)(2448.307mil,1730.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R12-1(5630.118mil,3780mil) on Top Layer And Track (5484.449mil,3736.693mil)(5665.551mil,3736.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R12-1(5630.118mil,3780mil) on Top Layer And Track (5484.449mil,3823.307mil)(5665.551mil,3823.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(5630.118mil,3780mil) on Top Layer And Track (5665.551mil,3736.693mil)(5665.551mil,3748.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(5630.118mil,3780mil) on Top Layer And Track (5665.551mil,3811.496mil)(5665.551mil,3823.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(5519.882mil,3780mil) on Top Layer And Track (5484.449mil,3736.693mil)(5484.449mil,3748.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R12-2(5519.882mil,3780mil) on Top Layer And Track (5484.449mil,3736.693mil)(5665.551mil,3736.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(5519.882mil,3780mil) on Top Layer And Track (5484.449mil,3811.496mil)(5484.449mil,3823.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R12-2(5519.882mil,3780mil) on Top Layer And Track (5484.449mil,3823.307mil)(5665.551mil,3823.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R13-1(5240mil,3060mil) on Top Layer And Track (5196.693mil,3024.567mil)(5196.693mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(5240mil,3060mil) on Top Layer And Track (5196.693mil,3024.567mil)(5208.504mil,3024.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(5240mil,3060mil) on Top Layer And Track (5271.496mil,3024.567mil)(5283.307mil,3024.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R13-1(5240mil,3060mil) on Top Layer And Track (5283.307mil,3024.567mil)(5283.307mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R13-2(5240mil,3170.236mil) on Top Layer And Track (5196.693mil,3024.567mil)(5196.693mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(5240mil,3170.236mil) on Top Layer And Track (5196.693mil,3205.669mil)(5208.504mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(5240mil,3170.236mil) on Top Layer And Track (5271.496mil,3205.669mil)(5283.307mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R13-2(5240mil,3170.236mil) on Top Layer And Track (5283.307mil,3024.567mil)(5283.307mil,3205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(6089.882mil,3685mil) on Top Layer And Track (6054.449mil,3641.693mil)(6054.449mil,3653.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R14-1(6089.882mil,3685mil) on Top Layer And Track (6054.449mil,3641.693mil)(6235.551mil,3641.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(6089.882mil,3685mil) on Top Layer And Track (6054.449mil,3716.496mil)(6054.449mil,3728.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R14-1(6089.882mil,3685mil) on Top Layer And Track (6054.449mil,3728.307mil)(6235.551mil,3728.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R14-2(6200.118mil,3685mil) on Top Layer And Track (6054.449mil,3641.693mil)(6235.551mil,3641.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R14-2(6200.118mil,3685mil) on Top Layer And Track (6054.449mil,3728.307mil)(6235.551mil,3728.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(6200.118mil,3685mil) on Top Layer And Track (6235.551mil,3641.693mil)(6235.551mil,3653.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(6200.118mil,3685mil) on Top Layer And Track (6235.551mil,3716.496mil)(6235.551mil,3728.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(5980.571mil,3716.22mil) on Top Layer And Track (5945.138mil,3683.74mil)(5945.138mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(5980.571mil,3716.22mil) on Top Layer And Track (5945.138mil,3683.74mil)(5953.012mil,3683.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-1(5980.571mil,3716.22mil) on Top Layer And Track (5945.138mil,3750.669mil)(6016.004mil,3750.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(5980.571mil,3716.22mil) on Top Layer And Track (6008.13mil,3683.74mil)(6016.004mil,3683.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(5980.571mil,3716.22mil) on Top Layer And Track (6016.004mil,3683.74mil)(6016.004mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(5980.571mil,3785.118mil) on Top Layer And Track (5945.138mil,3683.74mil)(5945.138mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-2(5980.571mil,3785.118mil) on Top Layer And Track (5945.138mil,3750.669mil)(6016.004mil,3750.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(5980.571mil,3785.118mil) on Top Layer And Track (5945.138mil,3817.598mil)(5953.012mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(5980.571mil,3785.118mil) on Top Layer And Track (6008.13mil,3817.598mil)(6016.004mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(5980.571mil,3785.118mil) on Top Layer And Track (6016.004mil,3683.74mil)(6016.004mil,3817.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R17-1(6265mil,3505.118mil) on Top Layer And Track (6221.693mil,3359.449mil)(6221.693mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(6265mil,3505.118mil) on Top Layer And Track (6221.693mil,3540.551mil)(6233.504mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(6265mil,3505.118mil) on Top Layer And Track (6296.496mil,3540.551mil)(6308.307mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R17-1(6265mil,3505.118mil) on Top Layer And Track (6308.307mil,3359.449mil)(6308.307mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R17-2(6265mil,3394.882mil) on Top Layer And Track (6221.693mil,3359.449mil)(6221.693mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(6265mil,3394.882mil) on Top Layer And Track (6221.693mil,3359.449mil)(6233.504mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(6265mil,3394.882mil) on Top Layer And Track (6296.496mil,3359.449mil)(6308.307mil,3359.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R17-2(6265mil,3394.882mil) on Top Layer And Track (6308.307mil,3359.449mil)(6308.307mil,3540.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R18-1(5874mil,3742mil) on Top Layer And Track (5830.693mil,3706.567mil)(5830.693mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(5874mil,3742mil) on Top Layer And Track (5830.693mil,3706.567mil)(5842.504mil,3706.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(5874mil,3742mil) on Top Layer And Track (5905.496mil,3706.567mil)(5917.307mil,3706.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R18-1(5874mil,3742mil) on Top Layer And Track (5917.307mil,3706.567mil)(5917.307mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R18-2(5874mil,3852.236mil) on Top Layer And Track (5830.693mil,3706.567mil)(5830.693mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(5874mil,3852.236mil) on Top Layer And Track (5830.693mil,3887.669mil)(5842.504mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(5874mil,3852.236mil) on Top Layer And Track (5905.496mil,3887.669mil)(5917.307mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R18-2(5874mil,3852.236mil) on Top Layer And Track (5917.307mil,3706.567mil)(5917.307mil,3887.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R19-1(5764mil,3853.118mil) on Top Layer And Track (5720.693mil,3707.449mil)(5720.693mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(5764mil,3853.118mil) on Top Layer And Track (5720.693mil,3888.551mil)(5732.504mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(5764mil,3853.118mil) on Top Layer And Track (5795.496mil,3888.551mil)(5807.307mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R19-1(5764mil,3853.118mil) on Top Layer And Track (5807.307mil,3707.449mil)(5807.307mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R19-2(5764mil,3742.882mil) on Top Layer And Track (5720.693mil,3707.449mil)(5720.693mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(5764mil,3742.882mil) on Top Layer And Track (5720.693mil,3707.449mil)(5732.504mil,3707.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(5764mil,3742.882mil) on Top Layer And Track (5795.496mil,3707.449mil)(5807.307mil,3707.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R19-2(5764mil,3742.882mil) on Top Layer And Track (5807.307mil,3707.449mil)(5807.307mil,3888.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R2-1(2405mil,1341.929mil) on Top Layer And Track (2361.693mil,1196.26mil)(2361.693mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(2405mil,1341.929mil) on Top Layer And Track (2361.693mil,1377.362mil)(2373.504mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(2405mil,1341.929mil) on Top Layer And Track (2436.496mil,1377.362mil)(2448.307mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R2-1(2405mil,1341.929mil) on Top Layer And Track (2448.307mil,1196.26mil)(2448.307mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R2-2(2405mil,1231.693mil) on Top Layer And Track (2361.693mil,1196.26mil)(2361.693mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(2405mil,1231.693mil) on Top Layer And Track (2361.693mil,1196.26mil)(2373.504mil,1196.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(2405mil,1231.693mil) on Top Layer And Track (2436.496mil,1196.26mil)(2448.307mil,1196.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R2-2(2405mil,1231.693mil) on Top Layer And Track (2448.307mil,1196.26mil)(2448.307mil,1377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R28-2(2577.118mil,4260mil) on Top Layer And Track (2431.449mil,4216.693mil)(2612.551mil,4216.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R28-2(2577.118mil,4260mil) on Top Layer And Track (2431.449mil,4303.307mil)(2612.551mil,4303.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(2577.118mil,4260mil) on Top Layer And Track (2612.551mil,4216.693mil)(2612.551mil,4228.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(2577.118mil,4260mil) on Top Layer And Track (2612.551mil,4291.496mil)(2612.551mil,4303.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(1716.882mil,4261mil) on Top Layer And Track (1681.449mil,4217.693mil)(1681.449mil,4229.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R29-1(1716.882mil,4261mil) on Top Layer And Track (1681.449mil,4217.693mil)(1862.551mil,4217.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(1716.882mil,4261mil) on Top Layer And Track (1681.449mil,4292.496mil)(1681.449mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R29-1(1716.882mil,4261mil) on Top Layer And Track (1681.449mil,4304.307mil)(1862.551mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R29-2(1827.118mil,4261mil) on Top Layer And Track (1681.449mil,4217.693mil)(1862.551mil,4217.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R29-2(1827.118mil,4261mil) on Top Layer And Track (1681.449mil,4304.307mil)(1862.551mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1827.118mil,4261mil) on Top Layer And Track (1862.551mil,4217.693mil)(1862.551mil,4229.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(1827.118mil,4261mil) on Top Layer And Track (1862.551mil,4292.496mil)(1862.551mil,4304.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R30-1(921.764mil,4271mil) on Top Layer And Track (886.331mil,4227.693mil)(1067.433mil,4227.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(921.764mil,4271mil) on Top Layer And Track (886.331mil,4227.693mil)(886.331mil,4239.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(921.764mil,4271mil) on Top Layer And Track (886.331mil,4302.496mil)(886.331mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R30-1(921.764mil,4271mil) on Top Layer And Track (886.331mil,4314.307mil)(1067.433mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(1032mil,4271mil) on Top Layer And Track (1067.433mil,4227.693mil)(1067.433mil,4239.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(1032mil,4271mil) on Top Layer And Track (1067.433mil,4302.496mil)(1067.433mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R30-2(1032mil,4271mil) on Top Layer And Track (886.331mil,4227.693mil)(1067.433mil,4227.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R30-2(1032mil,4271mil) on Top Layer And Track (886.331mil,4314.307mil)(1067.433mil,4314.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R3-1(3280mil,2015.118mil) on Top Layer And Track (3236.693mil,1869.449mil)(3236.693mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(3280mil,2015.118mil) on Top Layer And Track (3236.693mil,2050.551mil)(3248.504mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(3280mil,2015.118mil) on Top Layer And Track (3311.496mil,2050.551mil)(3323.307mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R3-1(3280mil,2015.118mil) on Top Layer And Track (3323.307mil,1869.449mil)(3323.307mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(6160mil,3415mil) on Top Layer And Track (6124.567mil,3382.52mil)(6124.567mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R31-1(6160mil,3415mil) on Top Layer And Track (6124.567mil,3382.52mil)(6132.441mil,3382.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R31-1(6160mil,3415mil) on Top Layer And Track (6124.567mil,3449.449mil)(6195.433mil,3449.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R31-1(6160mil,3415mil) on Top Layer And Track (6187.559mil,3382.52mil)(6195.433mil,3382.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(6160mil,3415mil) on Top Layer And Track (6195.433mil,3382.52mil)(6195.433mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(6160mil,3483.898mil) on Top Layer And Track (6124.567mil,3382.52mil)(6124.567mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R31-2(6160mil,3483.898mil) on Top Layer And Track (6124.567mil,3449.449mil)(6195.433mil,3449.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R31-2(6160mil,3483.898mil) on Top Layer And Track (6124.567mil,3516.378mil)(6132.441mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R31-2(6160mil,3483.898mil) on Top Layer And Track (6187.559mil,3516.378mil)(6195.433mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(6160mil,3483.898mil) on Top Layer And Track (6195.433mil,3382.52mil)(6195.433mil,3516.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R3-2(3280mil,1904.882mil) on Top Layer And Track (3236.693mil,1869.449mil)(3236.693mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(3280mil,1904.882mil) on Top Layer And Track (3236.693mil,1869.449mil)(3248.504mil,1869.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(3280mil,1904.882mil) on Top Layer And Track (3311.496mil,1869.449mil)(3323.307mil,1869.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R3-2(3280mil,1904.882mil) on Top Layer And Track (3323.307mil,1869.449mil)(3323.307mil,2050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-1(3280mil,2164.882mil) on Top Layer And Track (3236.693mil,2129.449mil)(3236.693mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(3280mil,2164.882mil) on Top Layer And Track (3236.693mil,2129.449mil)(3248.504mil,2129.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(3280mil,2164.882mil) on Top Layer And Track (3311.496mil,2129.449mil)(3323.307mil,2129.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-1(3280mil,2164.882mil) on Top Layer And Track (3323.307mil,2129.449mil)(3323.307mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-2(3280mil,2275.118mil) on Top Layer And Track (3236.693mil,2129.449mil)(3236.693mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3280mil,2275.118mil) on Top Layer And Track (3236.693mil,2310.551mil)(3248.504mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(3280mil,2275.118mil) on Top Layer And Track (3311.496mil,2310.551mil)(3323.307mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R4-2(3280mil,2275.118mil) on Top Layer And Track (3323.307mil,2129.449mil)(3323.307mil,2310.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R5-1(1335mil,3855.118mil) on Top Layer And Track (1291.693mil,3709.449mil)(1291.693mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(1335mil,3855.118mil) on Top Layer And Track (1291.693mil,3890.551mil)(1303.504mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(1335mil,3855.118mil) on Top Layer And Track (1366.496mil,3890.551mil)(1378.307mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R5-1(1335mil,3855.118mil) on Top Layer And Track (1378.307mil,3709.449mil)(1378.307mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R5-2(1335mil,3744.882mil) on Top Layer And Track (1291.693mil,3709.449mil)(1291.693mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(1335mil,3744.882mil) on Top Layer And Track (1291.693mil,3709.449mil)(1303.504mil,3709.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(1335mil,3744.882mil) on Top Layer And Track (1366.496mil,3709.449mil)(1378.307mil,3709.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R5-2(1335mil,3744.882mil) on Top Layer And Track (1378.307mil,3709.449mil)(1378.307mil,3890.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R6-1(869.882mil,3170mil) on Top Layer And Track (834.449mil,3126.693mil)(1015.551mil,3126.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(869.882mil,3170mil) on Top Layer And Track (834.449mil,3126.693mil)(834.449mil,3138.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(869.882mil,3170mil) on Top Layer And Track (834.449mil,3201.496mil)(834.449mil,3213.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R6-1(869.882mil,3170mil) on Top Layer And Track (834.449mil,3213.307mil)(1015.551mil,3213.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(980.118mil,3170mil) on Top Layer And Track (1015.551mil,3126.693mil)(1015.551mil,3138.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(980.118mil,3170mil) on Top Layer And Track (1015.551mil,3201.496mil)(1015.551mil,3213.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R6-2(980.118mil,3170mil) on Top Layer And Track (834.449mil,3126.693mil)(1015.551mil,3126.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R6-2(980.118mil,3170mil) on Top Layer And Track (834.449mil,3213.307mil)(1015.551mil,3213.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(5454.882mil,3390mil) on Top Layer And Track (5419.449mil,3346.693mil)(5419.449mil,3358.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R7-1(5454.882mil,3390mil) on Top Layer And Track (5419.449mil,3346.693mil)(5600.551mil,3346.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(5454.882mil,3390mil) on Top Layer And Track (5419.449mil,3421.496mil)(5419.449mil,3433.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R7-1(5454.882mil,3390mil) on Top Layer And Track (5419.449mil,3433.307mil)(5600.551mil,3433.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R7-2(5565.118mil,3390mil) on Top Layer And Track (5419.449mil,3346.693mil)(5600.551mil,3346.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R7-2(5565.118mil,3390mil) on Top Layer And Track (5419.449mil,3433.307mil)(5600.551mil,3433.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(5565.118mil,3390mil) on Top Layer And Track (5600.551mil,3346.693mil)(5600.551mil,3358.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(5565.118mil,3390mil) on Top Layer And Track (5600.551mil,3421.496mil)(5600.551mil,3433.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R8-1(5480mil,3064.882mil) on Top Layer And Track (5436.693mil,3029.449mil)(5436.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(5480mil,3064.882mil) on Top Layer And Track (5436.693mil,3029.449mil)(5448.504mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(5480mil,3064.882mil) on Top Layer And Track (5511.496mil,3029.449mil)(5523.307mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R8-1(5480mil,3064.882mil) on Top Layer And Track (5523.307mil,3029.449mil)(5523.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R8-2(5480mil,3175.118mil) on Top Layer And Track (5436.693mil,3029.449mil)(5436.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5480mil,3175.118mil) on Top Layer And Track (5436.693mil,3210.551mil)(5448.504mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5480mil,3175.118mil) on Top Layer And Track (5511.496mil,3210.551mil)(5523.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R8-2(5480mil,3175.118mil) on Top Layer And Track (5523.307mil,3029.449mil)(5523.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R9-1(5715mil,3064.882mil) on Top Layer And Track (5671.693mil,3029.449mil)(5671.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(5715mil,3064.882mil) on Top Layer And Track (5671.693mil,3029.449mil)(5683.504mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(5715mil,3064.882mil) on Top Layer And Track (5746.496mil,3029.449mil)(5758.307mil,3029.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R9-1(5715mil,3064.882mil) on Top Layer And Track (5758.307mil,3029.449mil)(5758.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R9-2(5715mil,3175.118mil) on Top Layer And Track (5671.693mil,3029.449mil)(5671.693mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(5715mil,3175.118mil) on Top Layer And Track (5671.693mil,3210.551mil)(5683.504mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(5715mil,3175.118mil) on Top Layer And Track (5746.496mil,3210.551mil)(5758.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad R9-2(5715mil,3175.118mil) on Top Layer And Track (5758.307mil,3029.449mil)(5758.307mil,3210.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad U13-1(3678.25mil,3940.598mil) on Top Layer And Track (3593.5mil,3914mil)(3670.5mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad U13-3(3678.25mil,4015.402mil) on Top Layer And Track (3593.5mil,4042mil)(3670.5mil,4042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad U13-4(3587.75mil,4015.402mil) on Top Layer And Track (3593.5mil,4042mil)(3670.5mil,4042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad U13-6(3587.75mil,3940.598mil) on Top Layer And Track (3593.5mil,3914mil)(3670.5mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-1(1001.299mil,2780mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-10(788.701mil,2980mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-11(788.701mil,2930mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-12(788.701mil,2880mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-13(788.701mil,2830mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-14(788.701mil,2780mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-2(1001.299mil,2830mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-3(1001.299mil,2880mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-4(1001.299mil,2930mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-5(1001.299mil,2980mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-6(1001.299mil,3030mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-7(1001.299mil,3080mil) on Top Layer And Track (957.992mil,2767.992mil)(957.992mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-8(788.701mil,3080mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.853mil < 10mil) Between Pad U8-9(788.701mil,3030mil) on Top Layer And Track (832.008mil,2756.772mil)(832.008mil,3103.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.853mil]
Rule Violations :454

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.263mil < 10mil) Between Text "*" (3713mil,3919mil) on Top Overlay And Track (3593.5mil,3914mil)(3670.5mil,3914mil) on Top Overlay Silk Text to Silk Clearance [5.263mil]
   Violation between Silk To Silk Clearance Constraint: (9.994mil < 10mil) Between Text "C10" (3879.38mil,3542.797mil) on Top Overlay And Track (3866.433mil,3546.567mil)(3866.433mil,3680.425mil) on Top Overlay Silk Text to Silk Clearance [9.994mil]
   Violation between Silk To Silk Clearance Constraint: (8.451mil < 10mil) Between Text "C12" (4522mil,2981mil) on Top Overlay And Text "C24" (4623mil,2984mil) on Top Overlay Silk Text to Silk Clearance [8.451mil]
   Violation between Silk To Silk Clearance Constraint: (7.517mil < 10mil) Between Text "C13" (3812.325mil,2965.884mil) on Top Overlay And Track (3819.709mil,2769.496mil)(3819.709mil,2956.504mil) on Top Overlay Silk Text to Silk Clearance [7.517mil]
   Violation between Silk To Silk Clearance Constraint: (5.763mil < 10mil) Between Text "C13" (3812.325mil,2965.884mil) on Top Overlay And Track (3819.709mil,2956.504mil)(3829.551mil,2956.504mil) on Top Overlay Silk Text to Silk Clearance [5.763mil]
   Violation between Silk To Silk Clearance Constraint: (6.508mil < 10mil) Between Text "C13" (3812.325mil,2965.884mil) on Top Overlay And Track (3898.449mil,2956.504mil)(3908.291mil,2956.504mil) on Top Overlay Silk Text to Silk Clearance [6.508mil]
   Violation between Silk To Silk Clearance Constraint: (8.207mil < 10mil) Between Text "D0" (2009.059mil,481.047mil) on Top Overlay And Track (2080.63mil,510.945mil)(2080.63mil,629.055mil) on Top Overlay Silk Text to Silk Clearance [8.207mil]
   Violation between Silk To Silk Clearance Constraint: (5.576mil < 10mil) Between Text "R31" (6127.82mil,3329.944mil) on Top Overlay And Track (6221.693mil,3359.449mil)(6221.693mil,3540.551mil) on Top Overlay Silk Text to Silk Clearance [5.576mil]
   Violation between Silk To Silk Clearance Constraint: (5.576mil < 10mil) Between Text "R31" (6127.82mil,3329.944mil) on Top Overlay And Track (6221.693mil,3359.449mil)(6233.504mil,3359.449mil) on Top Overlay Silk Text to Silk Clearance [5.576mil]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02