// Seed: 1299334726
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_4, id_5;
  wire id_6, id_7;
  always id_2 = 1'b0;
  initial id_4 <= id_4;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
  integer id_14 (
      1,
      1,
      !1'b0
  );
  always id_5 <= 1'b0;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
  wire id_5, id_6;
  wire id_7, id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5
  );
  wire id_11;
  nand primCall (id_1, id_8, id_6, id_4, id_10, id_7, id_0, id_9, id_3);
  genvar id_12;
  assign #(1  : 1  : 1) id_12 = id_5;
endmodule
