{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "156249997"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/ack[resp]",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/ack[resp][1]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/ack[resp][0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode]",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][7]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][6]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][5]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][4]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][3]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][2]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][1]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFailCode][0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/r_reg[state]",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/r_reg[state][1]",
                                                "parentNetId": 10
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/r_reg[state][0]",
                                                "parentNetId": 11
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadSlave[rresp]",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadSlave[rresp][1]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadSlave[rresp][0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadSlave[rresp]",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadSlave[rresp][1]"
                                            },
                                            {
                                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadSlave[rresp][0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/ack[done]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regAck]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/i2cRegMasterOut[regFail]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[0][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[1][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[2][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[3][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 4,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[4][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 5,
                                "rightIndex": 5,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[5][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[6][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 7,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[7][arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadSlaves[2][arready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadSlaves[3][arready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadSlaves[2][rvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadSlaves[3][rvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[2][rready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/mAxilReadMasters[3][rready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadMaster[arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadMaster[rready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadSlave[arready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/sAxilReadSlave[rvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadMaster[arvalid]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadMaster[rready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadSlave[arready]",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/xbarReadSlave[rvalid]",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 10,
                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/r_reg[state][1]",
                        "state_reg": [
                            {
                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/FSM_sequential_r_reg[state][1]",
                                "states": [
                                    {
                                        "name": "rst_s",
                                        "val": "01"
                                    },
                                    {
                                        "name": "mux_s",
                                        "val": "10"
                                    },
                                    {
                                        "name": "xbar_s",
                                        "val": "11"
                                    },
                                    {
                                        "name": "idle_s",
                                        "val": "00"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 11,
                        "name": "U_Core/GEN_REAL.U_XbarI2cMux/r_reg[state][0]",
                        "state_reg": [
                            {
                                "name": "U_Core/GEN_REAL.U_XbarI2cMux/FSM_sequential_r_reg[state][0]",
                                "states": [
                                    {
                                        "name": "rst_s",
                                        "val": "01"
                                    },
                                    {
                                        "name": "mux_s",
                                        "val": "10"
                                    },
                                    {
                                        "name": "xbar_s",
                                        "val": "11"
                                    },
                                    {
                                        "name": "idle_s",
                                        "val": "00"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}