Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: HW2_top_4sim.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "HW2_top_4sim.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "HW2_top_4sim"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : HW2_top_4sim
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" into library work
Parsing entity <Fetch_Unit_Host_intf_4sim>.
Parsing architecture <Behavioral> of entity <fetch_unit_host_intf_4sim>.
Parsing VHDL file "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_4sim-empty.vhd" into library work
Parsing entity <Fetch_Unit_4sim>.
Parsing architecture <Behavioral> of entity <fetch_unit_4sim>.
Parsing VHDL file "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Clock_driver_for_sim.vhd" into library work
Parsing entity <Clock_Driver>.
Parsing architecture <clock_divider> of entity <clock_driver>.
Parsing VHDL file "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" into library work
Parsing entity <HW2_top_4sim>.
Parsing architecture <Behavioral> of entity <hw2_top_4sim>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <HW2_top_4sim> (architecture <Behavioral>) from library <work>.

Elaborating entity <Fetch_Unit_4sim> (architecture <Behavioral>) from library <work>.

Elaborating entity <Fetch_Unit_Host_intf_4sim> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 259: Assignment to fu_rdbk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 260: Assignment to fu_rdbk1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 261: Assignment to fu_rdbk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 262: Assignment to fu_rdbk3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 263: Assignment to fu_rdbk4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 264: Assignment to fu_rdbk5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 265: Assignment to fu_rdbk6 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 266: Assignment to fu_rdbk7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 267: Assignment to fu_rdbk8 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 268: Assignment to fu_rdbk9 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 269: Assignment to fu_rdbk10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 270: Assignment to fu_rdbk11 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 271: Assignment to fu_rdbk12 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 272: Assignment to fu_rdbk13 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 273: Assignment to fu_rdbk14 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 274: Assignment to fu_rdbk15 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd" Line 277: Assignment to furs232_rx ignored, since the identifier is never used

Elaborating entity <Clock_Driver> (architecture <clock_divider>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 135: Net <rdbk0_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 136: Net <rdbk1_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 137: Net <rdbk2_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 138: Net <rdbk3_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 139: Net <rdbk4_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 140: Net <rdbk5_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 141: Net <rdbk6_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 142: Net <rdbk7_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 143: Net <rdbk8_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 144: Net <rdbk9_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 145: Net <rdbk10_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 146: Net <rdbk11_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 147: Net <rdbk12_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 148: Net <rdbk13_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 149: Net <rdbk14_signal[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" Line 150: Net <rdbk15_signal[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <HW2_top_4sim>.
    Related source file is "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd".
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk0> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk1> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk2> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk3> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk4> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk5> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk6> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk7> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk8> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk9> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk10> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk11> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk12> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk13> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk14> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\HW2_top_4sim.vhd" line 165: Output port <rdbk15> of the instance <Fetch_unit_imp> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rdbk0_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk1_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk2_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk3_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk4_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk5_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk6_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk7_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk8_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk9_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk10_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk11_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk12_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk13_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk14_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdbk15_signal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <HW2_top_4sim> synthesized.

Synthesizing Unit <Fetch_Unit_4sim>.
    Related source file is "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_4sim-empty.vhd".
    Found 32-bit register for signal <PC_plus_4_pID>.
    Found 32-bit register for signal <PC_reg>.
    Found 32-bit adder for signal <PC_plus_4> created at line 171.
    Found 32-bit adder for signal <branch_adrs> created at line 187.
    Found 32-bit 4-to-1 multiplexer for signal <PC_mux_out> created at line 162.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Fetch_Unit_4sim> synthesized.

Synthesizing Unit <Fetch_Unit_Host_intf_4sim>.
    Related source file is "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Fetch_Unit_Host_Intf_4sim.vhd".
WARNING:Xst:647 - Input <rdbk0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdbk15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <buttons_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switches_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switches_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS232_Rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <powerup_reset>.
    Found 8-bit register for signal <hold_cntr>.
    Found 32-bit register for signal <IMem_rd_data>.
    Found 4-bit register for signal <reset_cntr>.
    Found 4-bit adder for signal <reset_cntr[3]_GND_8_o_add_1_OUT> created at line 135.
    Found 8-bit adder for signal <hold_cntr[7]_GND_8_o_add_6_OUT> created at line 162.
    Found 32x32-bit Read Only RAM for signal <_n0197>
    Found 4-bit comparator greater for signal <reset_cntr[3]_PWR_7_o_LessThan_1_o> created at line 134
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Fetch_Unit_Host_intf_4sim> synthesized.

Synthesizing Unit <Clock_Driver>.
    Related source file is "C:\Users\Dor\Dropbox\IDC\Build Your Own Computer\Projects\Mips-Pipelined-processor\Fetch\SRC\Clock_driver_for_sim.vhd".
    Found 1-bit register for signal <half_ck_signal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clock_Driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 32-bit register                                       : 3
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

Synthesizing (advanced) Unit <Fetch_Unit_Host_intf_4sim>.
The following registers are absorbed into counter <hold_cntr>: 1 register on signal <hold_cntr>.
The following registers are absorbed into counter <reset_cntr>: 1 register on signal <reset_cntr>.
INFO:Xst:3231 - The small RAM <Mram__n0197> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MIPS_IMem_adrs<6:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Fetch_Unit_Host_intf_4sim> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 2
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_2> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following 3 FFs/Latches, which will be removed : <IMem_rd_data_6> <IMem_rd_data_10> <IMem_rd_data_14> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_19> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following FF/Latch, which will be removed : <IMem_rd_data_23> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_18> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following 3 FFs/Latches, which will be removed : <IMem_rd_data_22> <IMem_rd_data_25> <IMem_rd_data_30> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_9> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following FF/Latch, which will be removed : <IMem_rd_data_13> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_26> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following FF/Latch, which will be removed : <IMem_rd_data_28> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_16> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following 3 FFs/Latches, which will be removed : <IMem_rd_data_17> <IMem_rd_data_21> <IMem_rd_data_24> 
INFO:Xst:2261 - The FF/Latch <IMem_rd_data_7> in Unit <Fetch_Unit_Host_intf_4sim> is equivalent to the following 2 FFs/Latches, which will be removed : <IMem_rd_data_11> <IMem_rd_data_15> 

Optimizing unit <HW2_top_4sim> ...

Optimizing unit <Fetch_Unit_Host_intf_4sim> ...

Optimizing unit <Fetch_Unit_4sim> ...
WARNING:Xst:1710 - FF/Latch <Fetch_unit_imp/PC_plus_4_pID_1> (without init value) has a constant value of 0 in block <HW2_top_4sim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Fetch_unit_imp/PC_plus_4_pID_0> (without init value) has a constant value of 0 in block <HW2_top_4sim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Fetch_unit_imp/PC_reg_1> has a constant value of 0 in block <HW2_top_4sim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Fetch_unit_imp/PC_reg_0> has a constant value of 0 in block <HW2_top_4sim>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block HW2_top_4sim, actual ratio is 0.
FlipFlop hostintf/IMem_rd_data_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : HW2_top_4sim.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 288
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 36
#      LUT2                        : 32
#      LUT3                        : 3
#      LUT4                        : 24
#      LUT5                        : 46
#      LUT6                        : 8
#      MUXCY                       : 65
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 93
#      FD                          : 21
#      FDC                         : 8
#      FDCE                        : 59
#      FDE                         : 4
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 1
#      OBUF                        : 76

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  126800     0%  
 Number of Slice LUTs:                  153  out of  63400     0%  
    Number used as Logic:               153  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    154
   Number with an unused Flip Flop:      61  out of    154    39%  
   Number with an unused LUT:             1  out of    154     0%  
   Number of fully used LUT-FF pairs:    92  out of    154    59%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  78  out of    210    37%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CK_50MHz                           | BUFGP                  | 1     |
clock_divider/half_ck_signal       | BUFG                   | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.813ns (Maximum Frequency: 355.442MHz)
   Minimum input arrival time before clock: 1.362ns
   Maximum output required time after clock: 1.836ns
   Maximum combinational path delay: 1.013ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CK_50MHz'
  Clock period: 1.165ns (frequency: 858.074MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 1)
  Source:            clock_divider/half_ck_signal (FF)
  Destination:       clock_divider/half_ck_signal (FF)
  Source Clock:      CK_50MHz rising
  Destination Clock: CK_50MHz rising

  Data Path: clock_divider/half_ck_signal to clock_divider/half_ck_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.344  clock_divider/half_ck_signal (clock_divider/half_ck_signal)
     INV:I->O              1   0.113   0.339  clock_divider/half_ck_signal_INV_26_o1_INV_0 (clock_divider/half_ck_signal_INV_26_o)
     FD:D                      0.008          clock_divider/half_ck_signal
    ----------------------------------------
    Total                      1.165ns (0.482ns logic, 0.683ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider/half_ck_signal'
  Clock period: 2.813ns (frequency: 355.442MHz)
  Total number of paths / destination ports: 4306 / 224
-------------------------------------------------------------------------
Delay:               2.813ns (Levels of Logic = 32)
  Source:            Fetch_unit_imp/PC_plus_4_pID_2 (FF)
  Destination:       Fetch_unit_imp/PC_reg_31 (FF)
  Source Clock:      clock_divider/half_ck_signal rising
  Destination Clock: clock_divider/half_ck_signal rising

  Data Path: Fetch_unit_imp/PC_plus_4_pID_2 to Fetch_unit_imp/PC_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.444  Fetch_unit_imp/PC_plus_4_pID_2 (Fetch_unit_imp/PC_plus_4_pID_2)
     LUT2:I0->O            1   0.097   0.000  Fetch_unit_imp/Madd_branch_adrs_lut<2> (Fetch_unit_imp/Madd_branch_adrs_lut<2>)
     MUXCY:S->O            1   0.353   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<2> (Fetch_unit_imp/Madd_branch_adrs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<3> (Fetch_unit_imp/Madd_branch_adrs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<4> (Fetch_unit_imp/Madd_branch_adrs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<5> (Fetch_unit_imp/Madd_branch_adrs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<6> (Fetch_unit_imp/Madd_branch_adrs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<7> (Fetch_unit_imp/Madd_branch_adrs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<8> (Fetch_unit_imp/Madd_branch_adrs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<9> (Fetch_unit_imp/Madd_branch_adrs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<10> (Fetch_unit_imp/Madd_branch_adrs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<11> (Fetch_unit_imp/Madd_branch_adrs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<12> (Fetch_unit_imp/Madd_branch_adrs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<13> (Fetch_unit_imp/Madd_branch_adrs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<14> (Fetch_unit_imp/Madd_branch_adrs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<15> (Fetch_unit_imp/Madd_branch_adrs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<16> (Fetch_unit_imp/Madd_branch_adrs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<17> (Fetch_unit_imp/Madd_branch_adrs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<18> (Fetch_unit_imp/Madd_branch_adrs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<19> (Fetch_unit_imp/Madd_branch_adrs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<20> (Fetch_unit_imp/Madd_branch_adrs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<21> (Fetch_unit_imp/Madd_branch_adrs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<22> (Fetch_unit_imp/Madd_branch_adrs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<23> (Fetch_unit_imp/Madd_branch_adrs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<24> (Fetch_unit_imp/Madd_branch_adrs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<25> (Fetch_unit_imp/Madd_branch_adrs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<26> (Fetch_unit_imp/Madd_branch_adrs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<27> (Fetch_unit_imp/Madd_branch_adrs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<28> (Fetch_unit_imp/Madd_branch_adrs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<29> (Fetch_unit_imp/Madd_branch_adrs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Fetch_unit_imp/Madd_branch_adrs_cy<30> (Fetch_unit_imp/Madd_branch_adrs_cy<30>)
     XORCY:CI->O           1   0.370   0.439  Fetch_unit_imp/Madd_branch_adrs_xor<31> (Fetch_unit_imp/branch_adrs<31>)
     LUT5:I3->O            1   0.097   0.000  Fetch_unit_imp/Mmux_PC_mux_out251 (Fetch_unit_imp/PC_mux_out<31>)
     FDCE:D                    0.008          Fetch_unit_imp/PC_reg_31
    ----------------------------------------
    Total                      2.813ns (1.930ns logic, 0.883ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider/half_ck_signal'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              1.362ns (Levels of Logic = 2)
  Source:            switches_in<6> (PAD)
  Destination:       hostintf/hold_cntr_7 (FF)
  Destination Clock: clock_divider/half_ck_signal rising

  Data Path: switches_in<6> to hostintf/hold_cntr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.439  switches_in_6_IBUF (switches_in_6_IBUF)
     LUT2:I0->O           69   0.097   0.476  hostintf/RESET1 (RESET_signal)
     FDCE:CLR                  0.349          Fetch_unit_imp/PC_reg_2
    ----------------------------------------
    Total                      1.362ns (0.447ns logic, 0.915ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider/half_ck_signal'
  Total number of paths / destination ports: 71 / 64
-------------------------------------------------------------------------
Offset:              1.836ns (Levels of Logic = 3)
  Source:            hostintf/hold_cntr_6 (FF)
  Destination:       HOLD_out_to_TB (PAD)
  Source Clock:      clock_divider/half_ck_signal rising

  Data Path: hostintf/hold_cntr_6 to HOLD_out_to_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.576  hostintf/hold_cntr_6 (hostintf/hold_cntr_6)
     LUT3:I0->O            2   0.097   0.360  hostintf/HOLD_SW0 (N4)
     LUT6:I5->O            2   0.097   0.344  hostintf/HOLD (HOLD_signal)
     OBUF:I->O                 0.000          HOLD_out_to_TB_OBUF (HOLD_out_to_TB)
    ----------------------------------------
    Total                      1.836ns (0.555ns logic, 1.281ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CK_50MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            clock_divider/half_ck_signal (FF)
  Destination:       CK_out_to_TB (PAD)
  Source Clock:      CK_50MHz rising

  Data Path: clock_divider/half_ck_signal to CK_out_to_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.344  clock_divider/half_ck_signal (clock_divider/half_ck_signal)
     OBUF:I->O                 0.000          CK_out_to_TB_OBUF (CK_out_to_TB)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.013ns (Levels of Logic = 3)
  Source:            switches_in<6> (PAD)
  Destination:       RESET_out_to_TB (PAD)

  Data Path: switches_in<6> to RESET_out_to_TB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.439  switches_in_6_IBUF (switches_in_6_IBUF)
     LUT2:I0->O           69   0.097   0.476  hostintf/RESET1 (RESET_signal)
     OBUF:I->O                 0.000          RESET_out_to_TB_OBUF (RESET_out_to_TB)
    ----------------------------------------
    Total                      1.013ns (0.098ns logic, 0.915ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider/half_ck_signal
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_divider/half_ck_signal|    2.813|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 54.56 secs
 
--> 

Total memory usage is 803872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   24 (   0 filtered)

