Flow report for SchematicDesign
Thu Mar 12 22:10:29 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------------------+
; Flow Summary                                                                              ;
+------------------------------------+------------------------------------------------------+
; Flow Status                        ; EDA Netlist Writer Failed - Thu Mar 12 22:10:29 2020 ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition      ;
; Revision Name                      ; SchematicDesign                                      ;
; Top-level Entity Name              ; 3-8decoder                                           ;
; Family                             ; Cyclone IV E                                         ;
; Device                             ; EP4CE15F17C8                                         ;
; Timing Models                      ; Final                                                ;
; Total logic elements               ; 2 / 15,408 ( < 1 % )                                 ;
;     Total combinational functions  ; 2 / 15,408 ( < 1 % )                                 ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                                   ;
; Total registers                    ; 0                                                    ;
; Total pins                         ; 11 / 166 ( 7 % )                                     ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                      ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                        ;
+------------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/12/2020 21:58:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; SchematicDesign     ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+-------------------------------------+-----------------------------------------------------------+-----------------+-------------+----------------+
; Assignment Name                     ; Value                                                     ; Default Value   ; Entity Name ; Section Id     ;
+-------------------------------------+-----------------------------------------------------------+-----------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 154027283958122.158402149021204                           ; --              ; --          ; --             ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; F:\FILE\FPGA\ZYNQ\FPGA\BrainCircuit\SchematicDesign-1\sim ; --              ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                               ; --              ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; Custom Verilog HDL                                        ; <None>          ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                      ; --              ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                        ; --              ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                         ; --              ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                      ; --              ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                    ; --              ; 3-8decoder  ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                    ; --              ; 3-8decoder  ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                    ; --              ; 3-8decoder  ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                       ; --              ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                     ; --              ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                              ; --              ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; 3-8decoder                                                ; SchematicDesign ; --          ; --             ;
+-------------------------------------+-----------------------------------------------------------+-----------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 4722 MB             ; 00:00:18                           ;
; Fitter                    ; 00:00:03     ; 1.0                     ; 5658 MB             ; 00:00:04                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4677 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4787 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; Total                     ; 00:00:21     ; --                      ; --                  ; 00:00:33                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SchematicDesign -c SchematicDesign
quartus_fit --read_settings_files=off --write_settings_files=off SchematicDesign -c SchematicDesign
quartus_asm --read_settings_files=off --write_settings_files=off SchematicDesign -c SchematicDesign
quartus_sta SchematicDesign -c SchematicDesign
quartus_eda --read_settings_files=off --write_settings_files=off SchematicDesign -c SchematicDesign
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/sim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/../sim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/sim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/../sim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/sim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/../sim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SchematicDesign -c SchematicDesign --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/modelsim/3-8decode.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/dev/simulation/qsim/simulation/modelsim/3-8decode.vwf.vt



