;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/25/2023 5:34:36 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x7FFC2001  	536969212
0x0004	0x08910000  	2193
0x0008	0x04D90000  	1241
0x000C	0x04D90000  	1241
0x0010	0x04D90000  	1241
0x0014	0x04D90000  	1241
0x0018	0x04D90000  	1241
0x001C	0x04D90000  	1241
0x0020	0x04D90000  	1241
0x0024	0x04D90000  	1241
0x0028	0x04D90000  	1241
0x002C	0x04D90000  	1241
0x0030	0x04D90000  	1241
0x0034	0x04D90000  	1241
0x0038	0x04D90000  	1241
0x003C	0x04D90000  	1241
0x0040	0x04D90000  	1241
0x0044	0x04D90000  	1241
0x0048	0x04D90000  	1241
0x004C	0x04D90000  	1241
0x0050	0x04D90000  	1241
0x0054	0x04D90000  	1241
0x0058	0x04D90000  	1241
0x005C	0x04D90000  	1241
0x0060	0x04D90000  	1241
0x0064	0x04D90000  	1241
0x0068	0x04D90000  	1241
0x006C	0x04D90000  	1241
0x0070	0x04D90000  	1241
0x0074	0x04D90000  	1241
0x0078	0x04D90000  	1241
0x007C	0x04D90000  	1241
0x0080	0x04D90000  	1241
0x0084	0x04D90000  	1241
0x0088	0x04D90000  	1241
0x008C	0x04D90000  	1241
0x0090	0x04D90000  	1241
0x0094	0x04D90000  	1241
0x0098	0x04D90000  	1241
0x009C	0x04D90000  	1241
0x00A0	0x04D90000  	1241
0x00A4	0x04D90000  	1241
0x00A8	0x04D90000  	1241
0x00AC	0x04D90000  	1241
0x00B0	0x04D90000  	1241
0x00B4	0x04D90000  	1241
0x00B8	0x04D90000  	1241
0x00BC	0x04D90000  	1241
0x00C0	0x04D90000  	1241
0x00C4	0x04D90000  	1241
0x00C8	0x04D90000  	1241
0x00CC	0x04D90000  	1241
0x00D0	0x04D90000  	1241
0x00D4	0x04D90000  	1241
0x00D8	0x04D90000  	1241
0x00DC	0x04D90000  	1241
0x00E0	0x04D90000  	1241
0x00E4	0x04D90000  	1241
0x00E8	0x04D90000  	1241
0x00EC	0x04D90000  	1241
0x00F0	0x04D90000  	1241
0x00F4	0x04D90000  	1241
0x00F8	0x04D90000  	1241
0x00FC	0x04D90000  	1241
0x0100	0x04D90000  	1241
0x0104	0x04D90000  	1241
0x0108	0x04D90000  	1241
0x010C	0x04D90000  	1241
0x0110	0x04D90000  	1241
0x0114	0x04D90000  	1241
0x0118	0x04D90000  	1241
0x011C	0x04D90000  	1241
0x0120	0x04D90000  	1241
0x0124	0x04D90000  	1241
0x0128	0x04D90000  	1241
0x012C	0x04D90000  	1241
0x0130	0x04D90000  	1241
0x0134	0x04D90000  	1241
0x0138	0x04D90000  	1241
0x013C	0x04D90000  	1241
0x0140	0x04D90000  	1241
0x0144	0x04D90000  	1241
0x0148	0x04D90000  	1241
0x014C	0x04D90000  	1241
0x0150	0x04D90000  	1241
0x0154	0x04D90000  	1241
0x0158	0x04D90000  	1241
0x015C	0x04D90000  	1241
0x0160	0x04D90000  	1241
0x0164	0x04D90000  	1241
0x0168	0x04D90000  	1241
0x016C	0x04D90000  	1241
0x0170	0x04D90000  	1241
0x0174	0x04D90000  	1241
0x0178	0x04D90000  	1241
0x017C	0x04D90000  	1241
0x0180	0x04D90000  	1241
0x0184	0x04D90000  	1241
0x0188	0x04D90000  	1241
0x018C	0x04D90000  	1241
0x0190	0x04D90000  	1241
; end of ____SysVT
_main:
;STMFINAL.c, 41 :: 		void main() {
0x0890	0xF7FFFE4E  BL	1328
0x0894	0xF7FFFE24  BL	1248
0x0898	0xF000F86C  BL	2420
0x089C	0xF7FFFE36  BL	1292
0x08A0	0xF000F828  BL	2292
;STMFINAL.c, 45 :: 		begin(master_add);
0x08A4	0x20FF    MOVS	R0, #-1
0x08A6	0xB240    SXTB	R0, R0
0x08A8	0xF7FFFD6C  BL	_begin+0
;STMFINAL.c, 46 :: 		beginTransmission(slave_add);
0x08AC	0x2003    MOVS	R0, #3
0x08AE	0xB200    SXTH	R0, R0
0x08B0	0xF7FFFDE4  BL	_beginTransmission+0
;STMFINAL.c, 47 :: 		write(Data_TA);
0x08B4	0x2005    MOVS	R0, #5
0x08B6	0xF7FFFDC7  BL	_write+0
;STMFINAL.c, 48 :: 		endTransmission(void);
0x08BA	0xF7FFFC9D  BL	_endTransmission+0
;STMFINAL.c, 49 :: 		end(void);
0x08BE	0xF7FFFC91  BL	_end+0
;STMFINAL.c, 53 :: 		GPIOB_MODER |= (1<<0); // set ch0 as output
0x08C2	0x480A    LDR	R0, [PC, #40]
0x08C4	0x6800    LDR	R0, [R0, #0]
0x08C6	0xF0400101  ORR	R1, R0, #1
0x08CA	0x4808    LDR	R0, [PC, #32]
0x08CC	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 54 :: 		begin(slave_add);
0x08CE	0x2003    MOVS	R0, #3
0x08D0	0xB240    SXTB	R0, R0
0x08D2	0xF7FFFD57  BL	_begin+0
;STMFINAL.c, 55 :: 		enableNoiseFilter(Filter_EN,Filter_type,filter_level);
0x08D6	0x2203    MOVS	R2, #3
0x08D8	0x2144    MOVS	R1, #68
0x08DA	0x2001    MOVS	R0, #1
0x08DC	0xF7FFFCA4  BL	_enableNoiseFilter+0
;STMFINAL.c, 56 :: 		while(1)
L_main0:
;STMFINAL.c, 58 :: 		onReceive(&Blink);
0x08E0	0x4803    LDR	R0, [PC, #12]
0x08E2	0xF7FFFCFD  BL	_onReceive+0
;STMFINAL.c, 59 :: 		}
0x08E6	0xE7FB    B	L_main0
;STMFINAL.c, 61 :: 		}
L_end_main:
L__main_end_loop:
0x08E8	0xE7FE    B	L__main_end_loop
0x08EA	0xBF00    NOP
0x08EC	0x04004002  	GPIOB_MODER+0
0x08F0	0x01990000  	_Blink+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0370	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0372	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0376	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x037A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x037E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x0380	0xB001    ADD	SP, SP, #4
0x0382	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0334	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0336	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x033A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x033E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0342	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0344	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0348	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x034A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x034C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x034E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0352	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0356	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0358	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x035C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x035E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x0360	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0364	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x0368	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x036A	0xB001    ADD	SP, SP, #4
0x036C	0x4770    BX	LR
; end of ___FillZeros
_begin:
;STMFINAL.c, 72 :: 		void begin(short int address)
; address start address is: 0 (R0)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;STMFINAL.c, 74 :: 		RCC_AHB1ENR |= (1<<1);
0x0384	0x4925    LDR	R1, [PC, #148]
0x0386	0x6809    LDR	R1, [R1, #0]
0x0388	0xF0410202  ORR	R2, R1, #2
0x038C	0x4923    LDR	R1, [PC, #140]
0x038E	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 75 :: 		RCC_APB1ENR |= (1<<21);
0x0390	0x4923    LDR	R1, [PC, #140]
0x0392	0x680A    LDR	R2, [R1, #0]
0x0394	0x4922    LDR	R1, [PC, #136]
0x0396	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 76 :: 		GPIOB_MODER |= ( (1<<13) | (1<<15) );// ch 6; 7
0x0398	0x4922    LDR	R1, [PC, #136]
0x039A	0x6809    LDR	R1, [R1, #0]
0x039C	0xF4414220  ORR	R2, R1, #40960
0x03A0	0x4920    LDR	R1, [PC, #128]
0x03A2	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 77 :: 		GPIOB_AFRL  |= ( (1<<26) | (1<<30) ) ;
0x03A4	0x4920    LDR	R1, [PC, #128]
0x03A6	0x680A    LDR	R2, [R1, #0]
0x03A8	0x491F    LDR	R1, [PC, #124]
0x03AA	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 78 :: 		GPIOB_PUPDR |= ( (1<<12) | (1<<14) );
0x03AC	0x491F    LDR	R1, [PC, #124]
0x03AE	0x6809    LDR	R1, [R1, #0]
0x03B0	0xF44142A0  ORR	R2, R1, #20480
0x03B4	0x491D    LDR	R1, [PC, #116]
0x03B6	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 79 :: 		GPIOB_OTYPER|= ( (1<<6) | (1<<7) );
0x03B8	0x491D    LDR	R1, [PC, #116]
0x03BA	0x6809    LDR	R1, [R1, #0]
0x03BC	0xF04102C0  ORR	R2, R1, #192
0x03C0	0x491B    LDR	R1, [PC, #108]
0x03C2	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 80 :: 		if(address == -1)
0x03C4	0xF1B03FFF  CMP	R0, #-1
0x03C8	0xD112    BNE	L_begin6
; address end address is: 0 (R0)
;STMFINAL.c, 82 :: 		I2C1_CCR   |= (210<<0);//set control Clk reg
0x03CA	0x491A    LDR	R1, [PC, #104]
0x03CC	0x6809    LDR	R1, [R1, #0]
0x03CE	0xF04102D2  ORR	R2, R1, #210
0x03D2	0x4918    LDR	R1, [PC, #96]
0x03D4	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 83 :: 		I2C1_TRISE |= (43<<0); //set rise time
0x03D6	0x4918    LDR	R1, [PC, #96]
0x03D8	0x6809    LDR	R1, [R1, #0]
0x03DA	0xF041022B  ORR	R2, R1, #43
0x03DE	0x4916    LDR	R1, [PC, #88]
0x03E0	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 84 :: 		I2C1_CR2   |= (42<<0); // 42 MHZ from datasheet
0x03E2	0x4916    LDR	R1, [PC, #88]
0x03E4	0x6809    LDR	R1, [R1, #0]
0x03E6	0xF041022A  ORR	R2, R1, #42
0x03EA	0x4914    LDR	R1, [PC, #80]
0x03EC	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 85 :: 		}
0x03EE	0xE007    B	L_begin7
L_begin6:
;STMFINAL.c, 88 :: 		I2C1_OAR1 |= (address<<1); // address
; address start address is: 0 (R0)
0x03F0	0x0042    LSLS	R2, R0, #1
0x03F2	0xB212    SXTH	R2, R2
; address end address is: 0 (R0)
0x03F4	0x4912    LDR	R1, [PC, #72]
0x03F6	0x6809    LDR	R1, [R1, #0]
0x03F8	0xEA410202  ORR	R2, R1, R2, LSL #0
0x03FC	0x4910    LDR	R1, [PC, #64]
0x03FE	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 89 :: 		}
L_begin7:
;STMFINAL.c, 90 :: 		I2C1_CR1    |= (1<<0);                   // SET PE
0x0400	0x4910    LDR	R1, [PC, #64]
0x0402	0x6809    LDR	R1, [R1, #0]
0x0404	0xF0410201  ORR	R2, R1, #1
0x0408	0x490E    LDR	R1, [PC, #56]
0x040A	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 91 :: 		I2C1_CR1    |= (1<<10);                   // Set ACK
0x040C	0x490D    LDR	R1, [PC, #52]
0x040E	0x6809    LDR	R1, [R1, #0]
0x0410	0xF4416280  ORR	R2, R1, #1024
0x0414	0x490B    LDR	R1, [PC, #44]
0x0416	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 92 :: 		}
L_end_begin:
0x0418	0x4770    BX	LR
0x041A	0xBF00    NOP
0x041C	0x38304002  	RCC_AHB1ENR+0
0x0420	0x38404002  	RCC_APB1ENR+0
0x0424	0x04004002  	GPIOB_MODER+0
0x0428	0x04204002  	GPIOB_AFRL+0
0x042C	0x040C4002  	GPIOB_PUPDR+0
0x0430	0x04044002  	GPIOB_OTYPER+0
0x0434	0x541C4000  	I2C1_CCR+0
0x0438	0x54204000  	I2C1_TRISE+0
0x043C	0x54044000  	I2C1_CR2+0
0x0440	0x54084000  	I2C1_OAR1+0
0x0444	0x54004000  	I2C1_CR1+0
; end of _begin
_beginTransmission:
;STMFINAL.c, 128 :: 		void beginTransmission(int address)  //slave address
; address start address is: 0 (R0)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;STMFINAL.c, 131 :: 		I2C1_CR1    |= (1<<8);//start condition
0x047C	0x4911    LDR	R1, [PC, #68]
0x047E	0x6809    LDR	R1, [R1, #0]
0x0480	0xF4417280  ORR	R2, R1, #256
0x0484	0x490F    LDR	R1, [PC, #60]
0x0486	0x600A    STR	R2, [R1, #0]
; address end address is: 0 (R0)
;STMFINAL.c, 132 :: 		while(!(I2C1_SR1 & (1<<0))); // wait till SB == 1
L_beginTransmission17:
; address start address is: 0 (R0)
0x0488	0x490F    LDR	R1, [PC, #60]
0x048A	0x6809    LDR	R1, [R1, #0]
0x048C	0xF0010101  AND	R1, R1, #1
0x0490	0xB901    CBNZ	R1, L_beginTransmission18
0x0492	0xE7F9    B	L_beginTransmission17
L_beginTransmission18:
;STMFINAL.c, 133 :: 		saver = I2C1_SR1 ;
0x0494	0x490C    LDR	R1, [PC, #48]
0x0496	0x680A    LDR	R2, [R1, #0]
0x0498	0x490C    LDR	R1, [PC, #48]
0x049A	0x700A    STRB	R2, [R1, #0]
;STMFINAL.c, 134 :: 		I2C1_DR |= (address<<0);
0x049C	0x490C    LDR	R1, [PC, #48]
0x049E	0x6809    LDR	R1, [R1, #0]
0x04A0	0xEA410200  ORR	R2, R1, R0, LSL #0
; address end address is: 0 (R0)
0x04A4	0x490A    LDR	R1, [PC, #40]
0x04A6	0x600A    STR	R2, [R1, #0]
;STMFINAL.c, 135 :: 		while(!(I2C1_SR1 & (1<<1))); // wait till ADDR == 1
L_beginTransmission19:
0x04A8	0x4907    LDR	R1, [PC, #28]
0x04AA	0x6809    LDR	R1, [R1, #0]
0x04AC	0xF0010102  AND	R1, R1, #2
0x04B0	0xB901    CBNZ	R1, L_beginTransmission20
0x04B2	0xE7F9    B	L_beginTransmission19
L_beginTransmission20:
;STMFINAL.c, 136 :: 		saver = I2C1_SR1 ; saver = I2C1_SR2 ; // clear ADDR
0x04B4	0x4904    LDR	R1, [PC, #16]
0x04B6	0x6809    LDR	R1, [R1, #0]
0x04B8	0x4A04    LDR	R2, [PC, #16]
0x04BA	0x7011    STRB	R1, [R2, #0]
0x04BC	0x4905    LDR	R1, [PC, #20]
0x04BE	0x6809    LDR	R1, [R1, #0]
0x04C0	0x7011    STRB	R1, [R2, #0]
;STMFINAL.c, 137 :: 		}
L_end_beginTransmission:
0x04C2	0x4770    BX	LR
0x04C4	0x54004000  	I2C1_CR1+0
0x04C8	0x54144000  	I2C1_SR1+0
0x04CC	0x00082000  	_saver+0
0x04D0	0x54104000  	I2C1_DR+0
0x04D4	0x54184000  	I2C1_SR2+0
; end of _beginTransmission
_write:
;STMFINAL.c, 147 :: 		void write(byte Data_T)
; Data_T start address is: 0 (R0)
; Data_T end address is: 0 (R0)
; Data_T start address is: 0 (R0)
; Data_T end address is: 0 (R0)
;STMFINAL.c, 155 :: 		while(!(I2C1_SR1 & (1<<7))); // wait tx == 1
L_write23:
; Data_T start address is: 0 (R0)
0x0448	0x490A    LDR	R1, [PC, #40]
0x044A	0x6809    LDR	R1, [R1, #0]
0x044C	0xF0010180  AND	R1, R1, #128
0x0450	0xB901    CBNZ	R1, L_write24
0x0452	0xE7F9    B	L_write23
L_write24:
;STMFINAL.c, 156 :: 		I2C1_DR =Data_T; // Write on DR
0x0454	0x4908    LDR	R1, [PC, #32]
0x0456	0x6008    STR	R0, [R1, #0]
; Data_T end address is: 0 (R0)
;STMFINAL.c, 157 :: 		while(!(I2C1_SR1 & (1<<2))); // wait till BTF == 1
L_write25:
0x0458	0x4906    LDR	R1, [PC, #24]
0x045A	0x6809    LDR	R1, [R1, #0]
0x045C	0xF0010104  AND	R1, R1, #4
0x0460	0xB901    CBNZ	R1, L_write26
0x0462	0xE7F9    B	L_write25
L_write26:
;STMFINAL.c, 158 :: 		while(!(I2C1_SR1 & (1<<7))); // wait till tx == 1
L_write27:
0x0464	0x4903    LDR	R1, [PC, #12]
0x0466	0x6809    LDR	R1, [R1, #0]
0x0468	0xF0010180  AND	R1, R1, #128
0x046C	0xB901    CBNZ	R1, L_write28
0x046E	0xE7F9    B	L_write27
L_write28:
;STMFINAL.c, 159 :: 		}
L_end_write:
0x0470	0x4770    BX	LR
0x0472	0xBF00    NOP
0x0474	0x54144000  	I2C1_SR1+0
0x0478	0x54104000  	I2C1_DR+0
; end of _write
_endTransmission:
;STMFINAL.c, 139 :: 		void endTransmission(void)
;STMFINAL.c, 141 :: 		I2C1_CR1 |= (1<<9);//stop generation
0x01F8	0x4809    LDR	R0, [PC, #36]
0x01FA	0x6800    LDR	R0, [R0, #0]
0x01FC	0xF4407100  ORR	R1, R0, #512
0x0200	0x4807    LDR	R0, [PC, #28]
0x0202	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 143 :: 		while (I2C1_SR2 & (1<<0)); //Cleared by hardware after detecting a Stop condition on the bus
L_endTransmission21:
0x0204	0x4807    LDR	R0, [PC, #28]
0x0206	0x6800    LDR	R0, [R0, #0]
0x0208	0xF0000001  AND	R0, R0, #1
0x020C	0xB100    CBZ	R0, L_endTransmission22
0x020E	0xE7F9    B	L_endTransmission21
L_endTransmission22:
;STMFINAL.c, 144 :: 		I2C1_CR1 &= ~(1<<9);    // Clear the STOP bit
0x0210	0x4803    LDR	R0, [PC, #12]
0x0212	0x6801    LDR	R1, [R0, #0]
0x0214	0xF46F7000  MVN	R0, #512
0x0218	0x4001    ANDS	R1, R0
0x021A	0x4801    LDR	R0, [PC, #4]
0x021C	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 145 :: 		}
L_end_endTransmission:
0x021E	0x4770    BX	LR
0x0220	0x54004000  	I2C1_CR1+0
0x0224	0x54184000  	I2C1_SR2+0
; end of _endTransmission
_end:
;STMFINAL.c, 94 :: 		void end(void)
;STMFINAL.c, 97 :: 		RCC_APB1ENR &= ~(1<<21);    //disable i2c clk
0x01E4	0x4803    LDR	R0, [PC, #12]
0x01E6	0x6800    LDR	R0, [R0, #0]
0x01E8	0xF00031FF  AND	R1, R0, #-1
0x01EC	0x4801    LDR	R0, [PC, #4]
0x01EE	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 98 :: 		}
L_end_end:
0x01F0	0x4770    BX	LR
0x01F2	0xBF00    NOP
0x01F4	0x38404002  	RCC_APB1ENR+0
; end of _end
_enableNoiseFilter:
;STMFINAL.c, 217 :: 		void enableNoiseFilter(byte Enable,char filter_type,byte level)
; level start address is: 8 (R2)
; filter_type start address is: 4 (R1)
; Enable start address is: 0 (R0)
; level end address is: 8 (R2)
; filter_type end address is: 4 (R1)
; Enable end address is: 0 (R0)
; Enable start address is: 0 (R0)
; filter_type start address is: 4 (R1)
; level start address is: 8 (R2)
;STMFINAL.c, 220 :: 		if(Enable==1)
0x0228	0x2801    CMP	R0, #1
0x022A	0xD12E    BNE	L_enableNoiseFilter41
; Enable end address is: 0 (R0)
;STMFINAL.c, 222 :: 		I2C1_CR1   |= (0<<0); //disable PE
0x022C	0x4B17    LDR	R3, [PC, #92]
0x022E	0x681C    LDR	R4, [R3, #0]
0x0230	0x4B16    LDR	R3, [PC, #88]
0x0232	0x601C    STR	R4, [R3, #0]
;STMFINAL.c, 223 :: 		if(filter_type == 65 | filter_type == 97)        // Analog (A|a)
0x0234	0x2941    CMP	R1, #65
0x0236	0xF2400400  MOVW	R4, #0
0x023A	0xD100    BNE	L__enableNoiseFilter63
0x023C	0x2401    MOVS	R4, #1
L__enableNoiseFilter63:
0x023E	0x2961    CMP	R1, #97
0x0240	0xF2400300  MOVW	R3, #0
0x0244	0xD100    BNE	L__enableNoiseFilter64
0x0246	0x2301    MOVS	R3, #1
L__enableNoiseFilter64:
0x0248	0xEA440303  ORR	R3, R4, R3, LSL #0
0x024C	0xB13B    CBZ	R3, L_enableNoiseFilter42
;STMFINAL.c, 225 :: 		*FLTR_PTR |= (1<<4);
0x024E	0x4D10    LDR	R5, [PC, #64]
0x0250	0x682B    LDR	R3, [R5, #0]
0x0252	0x781B    LDRB	R3, [R3, #0]
0x0254	0xF0430410  ORR	R4, R3, #16
0x0258	0x462B    MOV	R3, R5
0x025A	0x681B    LDR	R3, [R3, #0]
0x025C	0x701C    STRB	R4, [R3, #0]
;STMFINAL.c, 227 :: 		}
L_enableNoiseFilter42:
;STMFINAL.c, 228 :: 		if(filter_type == 68 | filter_type == 100)        // digital
0x025E	0x2944    CMP	R1, #68
0x0260	0xF2400400  MOVW	R4, #0
0x0264	0xD100    BNE	L__enableNoiseFilter65
0x0266	0x2401    MOVS	R4, #1
L__enableNoiseFilter65:
0x0268	0x2964    CMP	R1, #100
0x026A	0xF2400300  MOVW	R3, #0
0x026E	0xD100    BNE	L__enableNoiseFilter66
0x0270	0x2301    MOVS	R3, #1
L__enableNoiseFilter66:
; filter_type end address is: 4 (R1)
0x0272	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0276	0xB143    CBZ	R3, L_enableNoiseFilter43
;STMFINAL.c, 230 :: 		*FLTR_PTR |= (level<<0);
0x0278	0xB2D4    UXTB	R4, R2
; level end address is: 8 (R2)
0x027A	0x4D05    LDR	R5, [PC, #20]
0x027C	0x682B    LDR	R3, [R5, #0]
0x027E	0x781B    LDRB	R3, [R3, #0]
0x0280	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0284	0x462B    MOV	R3, R5
0x0286	0x681B    LDR	R3, [R3, #0]
0x0288	0x701C    STRB	R4, [R3, #0]
;STMFINAL.c, 231 :: 		}
L_enableNoiseFilter43:
;STMFINAL.c, 232 :: 		}
L_enableNoiseFilter41:
;STMFINAL.c, 233 :: 		}
L_end_enableNoiseFilter:
0x028A	0x4770    BX	LR
0x028C	0x54004000  	I2C1_CR1+0
0x0290	0x00002000  	_FLTR_PTR+0
; end of _enableNoiseFilter
_onReceive:
;STMFINAL.c, 194 :: 		void onReceive(void(*function)(void))
; function start address is: 0 (R0)
0x02E0	0xB081    SUB	SP, SP, #4
0x02E2	0xF8CDE000  STR	LR, [SP, #0]
; function end address is: 0 (R0)
; function start address is: 0 (R0)
0x02E6	0x4606    MOV	R6, R0
; function end address is: 0 (R0)
;STMFINAL.c, 201 :: 		while(!(I2C1_SR1 & (1<<1)) & !(I2C1_SR1 & (1<<6))); // wait till ADDR == 1 & RxNE == 1
L_onReceive37:
; function start address is: 24 (R6)
0x02E8	0x4910    LDR	R1, [PC, #64]
0x02EA	0x6809    LDR	R1, [R1, #0]
0x02EC	0xF0010102  AND	R1, R1, #2
0x02F0	0x2900    CMP	R1, #0
0x02F2	0xF2400500  MOVW	R5, #0
0x02F6	0xD100    BNE	L__onReceive57
0x02F8	0x2501    MOVS	R5, #1
L__onReceive57:
0x02FA	0xB2ED    UXTB	R5, R5
0x02FC	0x490B    LDR	R1, [PC, #44]
0x02FE	0x6809    LDR	R1, [R1, #0]
0x0300	0xF0010440  AND	R4, R1, #64
0x0304	0x2C00    CMP	R4, #0
0x0306	0xF2400400  MOVW	R4, #0
0x030A	0xD100    BNE	L__onReceive58
0x030C	0x2401    MOVS	R4, #1
L__onReceive58:
0x030E	0xB2E4    UXTB	R4, R4
0x0310	0xEA050404  AND	R4, R5, R4, LSL #0
0x0314	0xB2E4    UXTB	R4, R4
0x0316	0xB104    CBZ	R4, L_onReceive38
0x0318	0xE7E6    B	L_onReceive37
L_onReceive38:
;STMFINAL.c, 202 :: 		destination = function ;         // destination pointer takes value of function
0x031A	0x4C05    LDR	R4, [PC, #20]
0x031C	0x6026    STR	R6, [R4, #0]
; function end address is: 24 (R6)
;STMFINAL.c, 203 :: 		destination();
0x031E	0x6824    LDR	R4, [R4, #0]
0x0320	0x47A0    BLX	R4
;STMFINAL.c, 204 :: 		}
L_end_onReceive:
0x0322	0xF8DDE000  LDR	LR, [SP, #0]
0x0326	0xB001    ADD	SP, SP, #4
0x0328	0x4770    BX	LR
0x032A	0xBF00    NOP
0x032C	0x54144000  	I2C1_SR1+0
0x0330	0x00042000  	_destination+0
; end of _onReceive
_Blink:
;STMFINAL.c, 62 :: 		void Blink(void)
;STMFINAL.c, 64 :: 		GPIOB_ODR |= (1<<0); // set High
0x0198	0x4811    LDR	R0, [PC, #68]
0x019A	0x6800    LDR	R0, [R0, #0]
0x019C	0xF0400101  ORR	R1, R0, #1
0x01A0	0x480F    LDR	R0, [PC, #60]
0x01A2	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 65 :: 		Delay_ms(3000);
0x01A4	0xF24237FE  MOVW	R7, #9214
0x01A8	0xF2C007F4  MOVT	R7, #244
0x01AC	0xBF00    NOP
0x01AE	0xBF00    NOP
L_Blink2:
0x01B0	0x1E7F    SUBS	R7, R7, #1
0x01B2	0xD1FD    BNE	L_Blink2
0x01B4	0xBF00    NOP
0x01B6	0xBF00    NOP
0x01B8	0xBF00    NOP
;STMFINAL.c, 66 :: 		GPIOB_ODR &=~(1<<0); // set Low
0x01BA	0x4809    LDR	R0, [PC, #36]
0x01BC	0x6801    LDR	R1, [R0, #0]
0x01BE	0xF06F0001  MVN	R0, #1
0x01C2	0x4001    ANDS	R1, R0
0x01C4	0x4806    LDR	R0, [PC, #24]
0x01C6	0x6001    STR	R1, [R0, #0]
;STMFINAL.c, 67 :: 		Delay_ms(3000);
0x01C8	0xF24237FE  MOVW	R7, #9214
0x01CC	0xF2C007F4  MOVT	R7, #244
L_Blink4:
0x01D0	0x1E7F    SUBS	R7, R7, #1
0x01D2	0xD1FD    BNE	L_Blink4
0x01D4	0xBF00    NOP
0x01D6	0xBF00    NOP
0x01D8	0xBF00    NOP
0x01DA	0xBF00    NOP
0x01DC	0xBF00    NOP
;STMFINAL.c, 68 :: 		}
L_end_Blink:
0x01DE	0x4770    BX	LR
0x01E0	0x04144002  	GPIOB_ODR+0
; end of _Blink
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x0530	0xB082    SUB	SP, SP, #8
0x0532	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0536	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0538	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x053A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x053C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x053E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x0540	0x2803    CMP	R0, #3
0x0542	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x0546	0x4893    LDR	R0, [PC, #588]
0x0548	0x4281    CMP	R1, R0
0x054A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x054C	0x4892    LDR	R0, [PC, #584]
0x054E	0x6800    LDR	R0, [R0, #0]
0x0550	0xF0400105  ORR	R1, R0, #5
0x0554	0x4890    LDR	R0, [PC, #576]
0x0556	0x6001    STR	R1, [R0, #0]
0x0558	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x055A	0x4890    LDR	R0, [PC, #576]
0x055C	0x4281    CMP	R1, R0
0x055E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x0560	0x488D    LDR	R0, [PC, #564]
0x0562	0x6800    LDR	R0, [R0, #0]
0x0564	0xF0400104  ORR	R1, R0, #4
0x0568	0x488B    LDR	R0, [PC, #556]
0x056A	0x6001    STR	R1, [R0, #0]
0x056C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x056E	0x488C    LDR	R0, [PC, #560]
0x0570	0x4281    CMP	R1, R0
0x0572	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0574	0x4888    LDR	R0, [PC, #544]
0x0576	0x6800    LDR	R0, [R0, #0]
0x0578	0xF0400103  ORR	R1, R0, #3
0x057C	0x4886    LDR	R0, [PC, #536]
0x057E	0x6001    STR	R1, [R0, #0]
0x0580	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0582	0xF64E2060  MOVW	R0, #60000
0x0586	0x4281    CMP	R1, R0
0x0588	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x058A	0x4883    LDR	R0, [PC, #524]
0x058C	0x6800    LDR	R0, [R0, #0]
0x058E	0xF0400102  ORR	R1, R0, #2
0x0592	0x4881    LDR	R0, [PC, #516]
0x0594	0x6001    STR	R1, [R0, #0]
0x0596	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0598	0xF2475030  MOVW	R0, #30000
0x059C	0x4281    CMP	R1, R0
0x059E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x05A0	0x487D    LDR	R0, [PC, #500]
0x05A2	0x6800    LDR	R0, [R0, #0]
0x05A4	0xF0400101  ORR	R1, R0, #1
0x05A8	0x487B    LDR	R0, [PC, #492]
0x05AA	0x6001    STR	R1, [R0, #0]
0x05AC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x05AE	0x487A    LDR	R0, [PC, #488]
0x05B0	0x6801    LDR	R1, [R0, #0]
0x05B2	0xF06F0007  MVN	R0, #7
0x05B6	0x4001    ANDS	R1, R0
0x05B8	0x4877    LDR	R0, [PC, #476]
0x05BA	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x05BC	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x05BE	0x2802    CMP	R0, #2
0x05C0	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x05C4	0x4877    LDR	R0, [PC, #476]
0x05C6	0x4281    CMP	R1, R0
0x05C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x05CA	0x4873    LDR	R0, [PC, #460]
0x05CC	0x6800    LDR	R0, [R0, #0]
0x05CE	0xF0400106  ORR	R1, R0, #6
0x05D2	0x4871    LDR	R0, [PC, #452]
0x05D4	0x6001    STR	R1, [R0, #0]
0x05D6	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05D8	0x4870    LDR	R0, [PC, #448]
0x05DA	0x4281    CMP	R1, R0
0x05DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x05DE	0x486E    LDR	R0, [PC, #440]
0x05E0	0x6800    LDR	R0, [R0, #0]
0x05E2	0xF0400105  ORR	R1, R0, #5
0x05E6	0x486C    LDR	R0, [PC, #432]
0x05E8	0x6001    STR	R1, [R0, #0]
0x05EA	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05EC	0x486E    LDR	R0, [PC, #440]
0x05EE	0x4281    CMP	R1, R0
0x05F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x05F2	0x4869    LDR	R0, [PC, #420]
0x05F4	0x6800    LDR	R0, [R0, #0]
0x05F6	0xF0400104  ORR	R1, R0, #4
0x05FA	0x4867    LDR	R0, [PC, #412]
0x05FC	0x6001    STR	R1, [R0, #0]
0x05FE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0600	0x486A    LDR	R0, [PC, #424]
0x0602	0x4281    CMP	R1, R0
0x0604	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x0606	0x4864    LDR	R0, [PC, #400]
0x0608	0x6800    LDR	R0, [R0, #0]
0x060A	0xF0400103  ORR	R1, R0, #3
0x060E	0x4862    LDR	R0, [PC, #392]
0x0610	0x6001    STR	R1, [R0, #0]
0x0612	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0614	0xF64B3080  MOVW	R0, #48000
0x0618	0x4281    CMP	R1, R0
0x061A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x061C	0x485E    LDR	R0, [PC, #376]
0x061E	0x6800    LDR	R0, [R0, #0]
0x0620	0xF0400102  ORR	R1, R0, #2
0x0624	0x485C    LDR	R0, [PC, #368]
0x0626	0x6001    STR	R1, [R0, #0]
0x0628	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x062A	0xF64550C0  MOVW	R0, #24000
0x062E	0x4281    CMP	R1, R0
0x0630	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x0632	0x4859    LDR	R0, [PC, #356]
0x0634	0x6800    LDR	R0, [R0, #0]
0x0636	0xF0400101  ORR	R1, R0, #1
0x063A	0x4857    LDR	R0, [PC, #348]
0x063C	0x6001    STR	R1, [R0, #0]
0x063E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x0640	0x4855    LDR	R0, [PC, #340]
0x0642	0x6801    LDR	R1, [R0, #0]
0x0644	0xF06F0007  MVN	R0, #7
0x0648	0x4001    ANDS	R1, R0
0x064A	0x4853    LDR	R0, [PC, #332]
0x064C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x064E	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0650	0x2801    CMP	R0, #1
0x0652	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x0656	0x4851    LDR	R0, [PC, #324]
0x0658	0x4281    CMP	R1, R0
0x065A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x065C	0x484E    LDR	R0, [PC, #312]
0x065E	0x6800    LDR	R0, [R0, #0]
0x0660	0xF0400107  ORR	R1, R0, #7
0x0664	0x484C    LDR	R0, [PC, #304]
0x0666	0x6001    STR	R1, [R0, #0]
0x0668	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x066A	0x4851    LDR	R0, [PC, #324]
0x066C	0x4281    CMP	R1, R0
0x066E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x0670	0x4849    LDR	R0, [PC, #292]
0x0672	0x6800    LDR	R0, [R0, #0]
0x0674	0xF0400106  ORR	R1, R0, #6
0x0678	0x4847    LDR	R0, [PC, #284]
0x067A	0x6001    STR	R1, [R0, #0]
0x067C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x067E	0x4848    LDR	R0, [PC, #288]
0x0680	0x4281    CMP	R1, R0
0x0682	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x0684	0x4844    LDR	R0, [PC, #272]
0x0686	0x6800    LDR	R0, [R0, #0]
0x0688	0xF0400105  ORR	R1, R0, #5
0x068C	0x4842    LDR	R0, [PC, #264]
0x068E	0x6001    STR	R1, [R0, #0]
0x0690	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0692	0x4846    LDR	R0, [PC, #280]
0x0694	0x4281    CMP	R1, R0
0x0696	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x0698	0x483F    LDR	R0, [PC, #252]
0x069A	0x6800    LDR	R0, [R0, #0]
0x069C	0xF0400104  ORR	R1, R0, #4
0x06A0	0x483D    LDR	R0, [PC, #244]
0x06A2	0x6001    STR	R1, [R0, #0]
0x06A4	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06A6	0xF24D20F0  MOVW	R0, #54000
0x06AA	0x4281    CMP	R1, R0
0x06AC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x06AE	0x483A    LDR	R0, [PC, #232]
0x06B0	0x6800    LDR	R0, [R0, #0]
0x06B2	0xF0400103  ORR	R1, R0, #3
0x06B6	0x4838    LDR	R0, [PC, #224]
0x06B8	0x6001    STR	R1, [R0, #0]
0x06BA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06BC	0xF64840A0  MOVW	R0, #36000
0x06C0	0x4281    CMP	R1, R0
0x06C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x06C4	0x4834    LDR	R0, [PC, #208]
0x06C6	0x6800    LDR	R0, [R0, #0]
0x06C8	0xF0400102  ORR	R1, R0, #2
0x06CC	0x4832    LDR	R0, [PC, #200]
0x06CE	0x6001    STR	R1, [R0, #0]
0x06D0	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06D2	0xF2446050  MOVW	R0, #18000
0x06D6	0x4281    CMP	R1, R0
0x06D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x06DA	0x482F    LDR	R0, [PC, #188]
0x06DC	0x6800    LDR	R0, [R0, #0]
0x06DE	0xF0400101  ORR	R1, R0, #1
0x06E2	0x482D    LDR	R0, [PC, #180]
0x06E4	0x6001    STR	R1, [R0, #0]
0x06E6	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x06E8	0x482B    LDR	R0, [PC, #172]
0x06EA	0x6801    LDR	R1, [R0, #0]
0x06EC	0xF06F0007  MVN	R0, #7
0x06F0	0x4001    ANDS	R1, R0
0x06F2	0x4829    LDR	R0, [PC, #164]
0x06F4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x06F6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x06F8	0x2800    CMP	R0, #0
0x06FA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x06FE	0x482D    LDR	R0, [PC, #180]
0x0700	0x4281    CMP	R1, R0
0x0702	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x0704	0x4824    LDR	R0, [PC, #144]
0x0706	0x6800    LDR	R0, [R0, #0]
0x0708	0xF0400107  ORR	R1, R0, #7
0x070C	0x4822    LDR	R0, [PC, #136]
0x070E	0x6001    STR	R1, [R0, #0]
0x0710	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0712	0x4825    LDR	R0, [PC, #148]
0x0714	0x4281    CMP	R1, R0
0x0716	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x0718	0x481F    LDR	R0, [PC, #124]
0x071A	0x6800    LDR	R0, [R0, #0]
0x071C	0xF0400106  ORR	R1, R0, #6
0x0720	0x481D    LDR	R0, [PC, #116]
0x0722	0x6001    STR	R1, [R0, #0]
0x0724	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0726	0x4824    LDR	R0, [PC, #144]
0x0728	0x4281    CMP	R1, R0
0x072A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x072C	0x481A    LDR	R0, [PC, #104]
0x072E	0x6800    LDR	R0, [R0, #0]
0x0730	0xF0400105  ORR	R1, R0, #5
0x0734	0x4818    LDR	R0, [PC, #96]
0x0736	0x6001    STR	R1, [R0, #0]
0x0738	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x073A	0xF5B14F7A  CMP	R1, #64000
0x073E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x0740	0x4815    LDR	R0, [PC, #84]
0x0742	0x6800    LDR	R0, [R0, #0]
0x0744	0xF0400104  ORR	R1, R0, #4
0x0748	0x4813    LDR	R0, [PC, #76]
0x074A	0x6001    STR	R1, [R0, #0]
0x074C	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x074E	0xF64B3080  MOVW	R0, #48000
0x0752	0x4281    CMP	R1, R0
0x0754	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x0756	0x4810    LDR	R0, [PC, #64]
0x0758	0x6800    LDR	R0, [R0, #0]
0x075A	0xF0400103  ORR	R1, R0, #3
0x075E	0x480E    LDR	R0, [PC, #56]
0x0760	0x6001    STR	R1, [R0, #0]
0x0762	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0764	0xF5B14FFA  CMP	R1, #32000
0x0768	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x076A	0x480B    LDR	R0, [PC, #44]
0x076C	0x6800    LDR	R0, [R0, #0]
0x076E	0xF0400102  ORR	R1, R0, #2
0x0772	0x4809    LDR	R0, [PC, #36]
0x0774	0x6001    STR	R1, [R0, #0]
0x0776	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0778	0xF5B15F7A  CMP	R1, #16000
0x077C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x077E	0xE01D    B	#58
0x0780	0x00810000  	#129
0x0784	0x00100400  	#67108880
0x0788	0x00000000  	#0
0x078C	0x00030000  	#3
0x0790	0x3E800000  	#16000
0x0794	0x49F00002  	#150000
0x0798	0x3C004002  	FLASH_ACR+0
0x079C	0xD4C00001  	#120000
0x07A0	0x5F900001  	#90000
0x07A4	0x32800002  	#144000
0x07A8	0x77000001  	#96000
0x07AC	0x19400001  	#72000
0x07B0	0xA5E00001  	#108000
0x07B4	0xB5800001  	#112000
0x07B8	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x07BC	0x482D    LDR	R0, [PC, #180]
0x07BE	0x6800    LDR	R0, [R0, #0]
0x07C0	0xF0400101  ORR	R1, R0, #1
0x07C4	0x482B    LDR	R0, [PC, #172]
0x07C6	0x6001    STR	R1, [R0, #0]
0x07C8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x07CA	0x482A    LDR	R0, [PC, #168]
0x07CC	0x6801    LDR	R1, [R0, #0]
0x07CE	0xF06F0007  MVN	R0, #7
0x07D2	0x4001    ANDS	R1, R0
0x07D4	0x4827    LDR	R0, [PC, #156]
0x07D6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x07D8	0x2101    MOVS	R1, #1
0x07DA	0xB249    SXTB	R1, R1
0x07DC	0x4826    LDR	R0, [PC, #152]
0x07DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x07E0	0x4826    LDR	R0, [PC, #152]
0x07E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x07E4	0xF7FFFD56  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x07E8	0x4825    LDR	R0, [PC, #148]
0x07EA	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x07EC	0x4825    LDR	R0, [PC, #148]
0x07EE	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x07F0	0x4825    LDR	R0, [PC, #148]
0x07F2	0xEA020100  AND	R1, R2, R0, LSL #0
0x07F6	0x4825    LDR	R0, [PC, #148]
0x07F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x07FA	0xF0020001  AND	R0, R2, #1
0x07FE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0800	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0802	0x4822    LDR	R0, [PC, #136]
0x0804	0x6800    LDR	R0, [R0, #0]
0x0806	0xF0000002  AND	R0, R0, #2
0x080A	0x2800    CMP	R0, #0
0x080C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x080E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0810	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x0812	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0814	0xF4023080  AND	R0, R2, #65536
0x0818	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x081A	0x481C    LDR	R0, [PC, #112]
0x081C	0x6800    LDR	R0, [R0, #0]
0x081E	0xF4003000  AND	R0, R0, #131072
0x0822	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x0824	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x0826	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0828	0x460A    MOV	R2, R1
0x082A	0x9901    LDR	R1, [SP, #4]
0x082C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x082E	0x9101    STR	R1, [SP, #4]
0x0830	0x4611    MOV	R1, R2
0x0832	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0834	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0838	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x083A	0x4814    LDR	R0, [PC, #80]
0x083C	0x6800    LDR	R0, [R0, #0]
0x083E	0xF0407180  ORR	R1, R0, #16777216
0x0842	0x4812    LDR	R0, [PC, #72]
0x0844	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0846	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x0848	0x4810    LDR	R0, [PC, #64]
0x084A	0x6800    LDR	R0, [R0, #0]
0x084C	0xF0007000  AND	R0, R0, #33554432
0x0850	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x0852	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x0854	0x460A    MOV	R2, R1
0x0856	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x0858	0x480A    LDR	R0, [PC, #40]
0x085A	0x6800    LDR	R0, [R0, #0]
0x085C	0xF000010C  AND	R1, R0, #12
0x0860	0x0090    LSLS	R0, R2, #2
0x0862	0xF000000C  AND	R0, R0, #12
0x0866	0x4281    CMP	R1, R0
0x0868	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x086A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x086C	0xF8DDE000  LDR	LR, [SP, #0]
0x0870	0xB002    ADD	SP, SP, #8
0x0872	0x4770    BX	LR
0x0874	0x3C004002  	FLASH_ACR+0
0x0878	0x80204247  	FLASH_ACR+0
0x087C	0x80244247  	FLASH_ACR+0
0x0880	0x38044002  	RCC_PLLCFGR+0
0x0884	0x38084002  	RCC_CFGR+0
0x0888	0xFFFF000F  	#1048575
0x088C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0294	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x0296	0x480D    LDR	R0, [PC, #52]
0x0298	0x6800    LDR	R0, [R0, #0]
0x029A	0xF0400101  ORR	R1, R0, #1
0x029E	0x480B    LDR	R0, [PC, #44]
0x02A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x02A2	0x2100    MOVS	R1, #0
0x02A4	0x480A    LDR	R0, [PC, #40]
0x02A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x02A8	0x4808    LDR	R0, [PC, #32]
0x02AA	0x6801    LDR	R1, [R0, #0]
0x02AC	0x4809    LDR	R0, [PC, #36]
0x02AE	0x4001    ANDS	R1, R0
0x02B0	0x4806    LDR	R0, [PC, #24]
0x02B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x02B4	0x4908    LDR	R1, [PC, #32]
0x02B6	0x4809    LDR	R0, [PC, #36]
0x02B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x02BA	0x4804    LDR	R0, [PC, #16]
0x02BC	0x6801    LDR	R1, [R0, #0]
0x02BE	0xF46F2080  MVN	R0, #262144
0x02C2	0x4001    ANDS	R1, R0
0x02C4	0x4801    LDR	R0, [PC, #4]
0x02C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x02C8	0xB001    ADD	SP, SP, #4
0x02CA	0x4770    BX	LR
0x02CC	0x38004002  	RCC_CR+0
0x02D0	0x38084002  	RCC_CFGR+0
0x02D4	0xFFFFFEF6  	#-17367041
0x02D8	0x30102400  	#603992080
0x02DC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x050C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x050E	0x4904    LDR	R1, [PC, #16]
0x0510	0x4804    LDR	R0, [PC, #16]
0x0512	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0514	0x4904    LDR	R1, [PC, #16]
0x0516	0x4805    LDR	R0, [PC, #20]
0x0518	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x051A	0xB001    ADD	SP, SP, #4
0x051C	0x4770    BX	LR
0x051E	0xBF00    NOP
0x0520	0x3E800000  	#16000
0x0524	0x000C2000  	___System_CLOCK_IN_KHZ+0
0x0528	0x00030000  	#3
0x052C	0x00102000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x04D8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x04DA	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x04DC	0xB001    ADD	SP, SP, #4
0x04DE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x04E0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x04E2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x04E6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x04EA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x04EC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x04F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x04F2	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x04F4	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x04F6	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x04F8	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x04FA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x04FE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x0502	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x0506	0xB001    ADD	SP, SP, #4
0x0508	0x4770    BX	LR
; end of ___EnableFPU
0x08F4	0xB500    PUSH	(R14)
0x08F6	0xF8DFB014  LDR	R11, [PC, #20]
0x08FA	0xF8DFA014  LDR	R10, [PC, #20]
0x08FE	0xF8DFC014  LDR	R12, [PC, #20]
0x0902	0xF7FFFD35  BL	880
0x0906	0xBD00    POP	(R15)
0x0908	0x4770    BX	LR
0x090A	0xBF00    NOP
0x090C	0x00002000  	#536870912
0x0910	0x00042000  	#536870916
0x0914	0x01940000  	#404
0x0974	0xB500    PUSH	(R14)
0x0976	0xF8DFB010  LDR	R11, [PC, #16]
0x097A	0xF8DFA010  LDR	R10, [PC, #16]
0x097E	0xF7FFFCD9  BL	820
0x0982	0xBD00    POP	(R15)
0x0984	0x4770    BX	LR
0x0986	0xBF00    NOP
0x0988	0x00002000  	#536870912
0x098C	0x00142000  	#536870932
;STMFINAL.c,0 :: ?ICS_FLTR_PTR [4]
0x0194	0x40005424 ;?ICS_FLTR_PTR+0
; end of ?ICS_FLTR_PTR
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0198      [76]    _Blink
0x01E4      [20]    _end
0x01F8      [48]    _endTransmission
0x0228     [108]    _enableNoiseFilter
0x0294      [76]    __Lib_System_4XX_SystemClockSetDefault
0x02E0      [84]    _onReceive
0x0334      [58]    ___FillZeros
0x0370      [20]    ___CC2DW
0x0384     [196]    _begin
0x0448      [52]    _write
0x047C      [92]    _beginTransmission
0x04D8       [8]    ___GenExcept
0x04E0      [42]    ___EnableFPU
0x050C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0530     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x0890     [100]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _FLTR_PTR
0x20000004       [4]    _destination
0x20000008       [1]    _saver
0x2000000C       [4]    ___System_CLOCK_IN_KHZ
0x20000010       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0194       [4]    ?ICS_FLTR_PTR
