// Seed: 2775360906
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  uwire id_3;
  assign id_3 = 1'd0;
  assign id_3 = 1 ? 1 : id_3;
  module_2();
endmodule
module module_1 (
    input  logic id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wand  id_3,
    output logic id_4
);
  integer id_6;
  initial begin
    id_4 <= 1'b0;
    id_2 = id_1;
    id_4 <= id_0;
    $display;
  end
  module_0(
      id_6, id_6
  );
endmodule
module module_2 ();
  always @* id_1 <= 1;
endmodule
