# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
vlib work
do C:/Users/gianl/Desktop/lab3/RISCV_BASE_ENHANCED_v2/sim/script_soruce_riscv.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/AddSum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AddSum
# -- Compiling architecture structural of AddSum
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU
# -- Compiling architecture behavioural of ALU
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/ALU_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ALU_control
# -- Compiling architecture structural of ALU_control
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/AND_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity AND_Gate
# -- Compiling architecture behavioural of AND_Gate
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/OR_Gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity OR_Gate
# -- Compiling architecture behavioural of OR_Gate
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/CU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity CU
# -- Compiling architecture arch of CU
# End time: 21:09:21 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:21 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity forwarding_unit
# -- Compiling architecture structural of forwarding_unit
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity HDU
# -- Compiling architecture arch of HDU
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity imm_gen
# -- Compiling architecture structural of imm_gen
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/mux_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux_ID
# -- Compiling architecture behavioural of mux_ID
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/mux31.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity mux31
# -- Compiling architecture structural of mux31
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC
# -- Compiling architecture behavioural of PC
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/PC_instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity PC_instr_mem
# -- Compiling architecture behavioural of PC_instr_mem
# End time: 21:09:22 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:22 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg
# -- Compiling architecture behavioural of reg
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/reg_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_zero
# -- Compiling architecture behavioural of reg_zero
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/reg_NOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_NOP
# -- Compiling architecture behavioural of reg_NOP
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/reg_jal_PC_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity reg_jal_PC_IF_ID
# -- Compiling architecture behavioural of reg_jal_PC_IF_ID
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity register_file
# -- Compiling architecture behavioural of register_file
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/EX_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity EX_stage
# -- Compiling architecture structural of EX_stage
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/ID_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity ID_stage
# -- Compiling architecture behavioural of ID_stage
# End time: 21:09:23 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:23 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/IF_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity IF_stage
# -- Compiling architecture behavioral of IF_stage
# End time: 21:09:24 on Jan 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:24 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/MEM_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity MEM_stage
# -- Compiling architecture behavioural of MEM_stage
# End time: 21:09:24 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:24 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/WB_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity WB_stage
# -- Compiling architecture behavior of WB_stage
# End time: 21:09:24 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:24 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity RISCV
# -- Compiling architecture structural of RISCV
# End time: 21:09:24 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/gianl/Desktop/lab3/RISCV_BASE_ENHANCED_v2/sim/script_mem_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:30 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/risc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package risc_package
# End time: 21:09:30 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:30 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity instruction_memory
# -- Compiling architecture Behavioral of instruction_memory
# End time: 21:09:30 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:30 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity data_memory
# -- Compiling architecture Behavioral of data_memory
# End time: 21:09:30 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:30 on Jan 04,2021
# vcom -reportprogress 300 -93 -work ./work ../tb/tb_RISCV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package risc_package
# -- Compiling entity tb_RISCV
# -- Compiling architecture dut of tb_RISCV
# End time: 21:09:30 on Jan 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_RISCV 
# Start time: 21:09:31 on Jan 04,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.risc_package
# Loading work.tb_riscv(dut)
# Loading work.riscv(structural)
# Loading work.if_stage(behavioral)
# Loading work.mux21(structural)
# Loading work.reg_jal_pc_if_id(behavioural)
# Loading work.reg_zero(behavioural)
# Loading work.id_stage(behavioural)
# Loading work.imm_gen(structural)
# Loading work.register_file(behavioural)
# Loading work.hdu(arch)
# Loading work.mux_id(behavioural)
# Loading work.cu(arch)
# Loading work.or_gate(behavioural)
# Loading work.reg_nop(behavioural)
# Loading work.ex_stage(structural)
# Loading work.mux31(structural)
# Loading work.alu(behavioural)
# Loading work.alu_control(structural)
# Loading work.addsum(structural)
# Loading work.forwarding_unit(structural)
# Loading work.mem_stage(behavioural)
# Loading work.and_gate(behavioural)
# Loading work.reg(behavioural)
# Loading work.wb_stage(behavior)
# Loading work.instruction_memory(behavioral)
# Loading work.data_memory(behavioral)
add wave -position insertpoint  \
sim:/tb_riscv/DM_comp/RAM
restart
run 10 us
# End time: 21:26:00 on Jan 04,2021, Elapsed time: 0:16:29
# Errors: 0, Warnings: 0
