$date
	Thu Dec 14 14:03:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ d $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10
0!
0#
0$
1"
#20
0"
#30
1!
1$
1"
#40
1#
0$
0"
#50
0!
1"
#60
1$
0"
#70
1!
0#
1"
#80
