Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 25 16:27:09 2022
| Host         : jonathanb-ZenBook-UX534FTC-UX534FT running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file pass_through_wrapper_methodology_drc_routed.rpt -pb pass_through_wrapper_methodology_drc_routed.pb -rpx pass_through_wrapper_methodology_drc_routed.rpx
| Design       : pass_through_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 6          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 13         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 13         |
| RTGT-1    | Advisory | RAM retargeting possibility                     | 3          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2PCSPMA_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst3_reg/PRE
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst0_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst1_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst2_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst3_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst1_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst2_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst3_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/async_rst0_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/async_rst1_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/async_rst2_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/async_rst3_reg/CLR,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg/CLR
 (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
 (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE,
pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X37Y35 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X36Y34 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X8Y40 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X9Y38 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X7Y46 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X1Y45 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X22Y45 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X21Y44 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X13Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X27Y44 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X25Y41 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X2Y44 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X10Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mdio_rtl_mdio_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_tx_en relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_tx_er relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[0] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[1] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[2] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[3] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[4] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[5] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[6] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gmii_rtl_txd[7] relative to clock(s) gmii_rtl_tx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on mdio_rtl_mdc relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on reset_rtl[0] relative to clock(s) clk_fpga_0
Related violations: <none>

RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 6 RAM64X1D primitives that could be retargeted to RAM64M. Retargeting will save approximately 4 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram
Related violations: <none>

RTGT-1#2 Advisory
RAM retargeting possibility  
Identified 6 RAM64X1D primitives that could be retargeted to RAM64M. Retargeting will save approximately 4 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram
Related violations: <none>

RTGT-1#3 Advisory
RAM retargeting possibility  
Identified 6 RAM64X1D primitives that could be retargeted to RAM64M. Retargeting will save approximately 4 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[3].RAM64X1D_inst,
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst
pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst
Related violations: <none>


