Analysis & Synthesis report for Teste
Wed May 30 16:48:21 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed May 30 16:48:21 2018           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; Teste                                       ;
; Top-level Entity Name       ; Ctrl_Transf                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Ctrl_Transf        ; Teste              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 30 16:48:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Teste -c Teste
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: Registers File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v Line: 10
Critical Warning (10191): Verilog HDL Compiler Directive warning at Imm_Generator.v(17): text macro "OPC_OP_IMM" is undefined File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at Imm_Generator.v(18): text macro "OPC_OP_IMM_32" is undefined File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v Line: 18
Critical Warning (10191): Verilog HDL Compiler Directive warning at Imm_Generator.v(19): text macro "OPC_JALR" is undefined File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v Line: 19
Critical Warning (10191): Verilog HDL Compiler Directive warning at Imm_Generator.v(29): text macro "OPC_LUI" is undefined File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file imm_generator.v
    Info (12023): Found entity 1: imm_generator File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Imm_Generator.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hazardunitm.v
    Info (12023): Found entity 1: HazardUnitM File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/HazardUnitM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file forwardunitm.v
    Info (12023): Found entity 1: ForwardUnitM File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ForwardUnitM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file datapath_uni_arthur.v
    Info (12023): Found entity 1: datapath_singlecycle File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI_arthur.v Line: 9
Warning (12019): Can't analyze file -- file Datapath_UNI_001.v is missing
Warning (10275): Verilog HDL Module Instantiation warning at Datapath_UNI.v(267): ignored dangling comma in List of Port Connections File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 267
Info (12021): Found 1 design units, including 1 entities, in source file datapath_uni.v
    Info (12023): Found entity 1: Datapath_UNI File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 9
Warning (10274): Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro "OPC_OP_IMM", which was defined in "Imm_Generator.v", line 17 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 12
Warning (10274): Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro "OPC_OP_IMM_32", which was defined in "Imm_Generator.v", line 18 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 14
Warning (10274): Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro "OPC_LUI", which was defined in "Imm_Generator.v", line 29 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 18
Warning (10274): Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro "OPC_JALR", which was defined in "Imm_Generator.v", line 19 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_transf.v
    Info (12023): Found entity 1: ctrl_transf File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Ctrl_Transf.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/CPU.v Line: 4
Warning (12019): Can't analyze file -- file Control_UNI_001.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file control_uni.v
    Info (12023): Found entity 1: Control_UNI File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Control_UNI.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file branch_pipem.v
    Info (12023): Found entity 1: Branch_PIPEM File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Branch_PIPEM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALUControl.v Line: 16
Warning (10274): Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro "OPC_OP_IMM", which was defined in "Imm_Generator.v", line 17 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 12
Warning (10274): Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro "OPC_OP_IMM_32", which was defined in "Imm_Generator.v", line 18 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 14
Warning (10274): Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro "OPC_LUI", which was defined in "Imm_Generator.v", line 29 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 18
Warning (10274): Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro "OPC_JALR", which was defined in "Imm_Generator.v", line 19 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/ALU.v Line: 10
Warning (10274): Verilog HDL macro warning at Parametros.v(12): overriding existing definition for macro "OPC_OP_IMM", which was defined in "Imm_Generator.v", line 17 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 12
Warning (10274): Verilog HDL macro warning at Parametros.v(14): overriding existing definition for macro "OPC_OP_IMM_32", which was defined in "Imm_Generator.v", line 18 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 14
Warning (10274): Verilog HDL macro warning at Parametros.v(18): overriding existing definition for macro "OPC_LUI", which was defined in "Imm_Generator.v", line 29 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 18
Warning (10274): Verilog HDL macro warning at Parametros.v(22): overriding existing definition for macro "OPC_JALR", which was defined in "Imm_Generator.v", line 19 File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Parametros.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file parametros.v
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(272): created implicit net for "oZero" File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 272
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(273): created implicit net for "wCTransf" File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 273
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(278): created implicit net for "STORE_TYPE_DUMMY" File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 278
Warning (10236): Verilog HDL Implicit Net warning at Datapath_UNI.v(296): created implicit net for "LOAD_TYPE_DUMMY" File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Datapath_UNI.v Line: 296
Error (10161): Verilog HDL error at Registers.v(30): object "STACK_ADDRESS" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v Line: 30
Error (10219): Verilog HDL Continuous Assignment error at Registers.v(38): object "oVGARead" on left-hand side of assignment must have a net type File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v Line: 38
Error (10161): Verilog HDL error at Registers.v(51): object "STACK_ADDRESS" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/Registers.v Line: 51
Info (144001): Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings
    Error: Peak virtual memory: 4791 megabytes
    Error: Processing ended: Wed May 30 16:48:21 2018
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/Testes/output_files/Teste.map.smsg.


