Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 09:35:04 2019
| Host         : AlessandraBotto running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_recognition_control_sets_placed.rpt
| Design       : Voice_recognition
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|     11 |            1 |
|    16+ |           21 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              28 |           10 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             179 |           53 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+--------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                 | uart_i/uart_rx_i/FRAME_ERROR_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG | min_number                      | RST_N_IBUF                           |                1 |              1 |
|  CLK_IBUF_BUFG |                                 |                                      |                2 |              2 |
|  CLK_IBUF_BUFG | uart_i/uart_clk_en_reg_n_0      | uart_i/uart_tx_i/tx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG | uart_i/uart_clk_en_reg_n_0      | uart_i/uart_rx_i/rx_ticks[3]_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG | state                           | RST_N_IBUF                           |                2 |              6 |
|  CLK_IBUF_BUFG | uart_i/uart_tx_i/tx_data0       | RST_N_IBUF                           |                2 |              8 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/E[0]           | RST_N_IBUF                           |                5 |              8 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/rx_bit_count0  | RST_N_IBUF                           |                3 |             11 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]   |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[8]_2 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[8]_3 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[6]   |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]_0 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]_2 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]_1 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]_3 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[7]_4 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[8]   |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[8]_0 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[8]_1 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[9]_0 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[9]   |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[9]_1 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index_reg[9]_2 |                                      |                5 |             18 |
|  CLK_IBUF_BUFG | k                               | RST_N_IBUF                           |                8 |             32 |
|  CLK_IBUF_BUFG | uart_i/uart_rx_i/index          | RST_N_IBUF                           |                8 |             32 |
|  CLK_IBUF_BUFG | m                               | RST_N_IBUF                           |                8 |             32 |
|  CLK_IBUF_BUFG |                                 | RST_N_IBUF                           |               22 |             59 |
|  CLK_IBUF_BUFG | i                               | RST_N_IBUF                           |               21 |             68 |
+----------------+---------------------------------+--------------------------------------+------------------+----------------+


