{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.49977,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000227921,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000258211,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.94143e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000258211,
	"finish__design__instance__count__class:endcap_cell": 134,
	"finish__design__instance__area__class:endcap_cell": 756.403,
	"finish__design__instance__count__class:fill_cell": 2153,
	"finish__design__instance__area__class:fill_cell": 45099.1,
	"finish__design__instance__count__class:tap_cell": 103,
	"finish__design__instance__area__class:tap_cell": 581.414,
	"finish__design__instance__count__class:tie_cell": 21,
	"finish__design__instance__area__class:tie_cell": 237.082,
	"finish__design__instance__count__class:buffer": 72,
	"finish__design__instance__area__class:buffer": 3454.62,
	"finish__design__instance__count__class:clock_buffer": 24,
	"finish__design__instance__area__class:clock_buffer": 3217.54,
	"finish__design__instance__count__class:timing_repair_buffer": 212,
	"finish__design__instance__area__class:timing_repair_buffer": 8952.65,
	"finish__design__instance__count__class:inverter": 64,
	"finish__design__instance__area__class:inverter": 1095.09,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 406.426,
	"finish__design__instance__count__class:sequential_cell": 254,
	"finish__design__instance__area__class:sequential_cell": 22421.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 760,
	"finish__design__instance__area__class:multi_input_combinational_cell": 29130,
	"finish__design__instance__count": 3805,
	"finish__design__instance__area": 115351,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 15.3336,
	"finish__timing__hold__ws": 0.241507,
	"finish__timing__fmax__clock:core_clock": 2.14296e+08,
	"finish__timing__fmax": 2.14296e+08,
	"finish__clock__skew__setup": 0.0167796,
	"finish__clock__skew__hold": 0.0167796,
	"finish__timing__drv__max_slew_limit": 0.546463,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940081,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0219755,
	"finish__power__switching__total": 0.00506352,
	"finish__power__leakage__total": 5.67743e-07,
	"finish__power__total": 0.0270396,
	"finish__design__io": 297,
	"finish__design__die__area": 118388,
	"finish__design__core__area": 115351,
	"finish__design__instance__count": 1652,
	"finish__design__instance__area": 70252.4,
	"finish__design__instance__count__stdcell": 1652,
	"finish__design__instance__area__stdcell": 70252.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.609029,
	"finish__design__instance__utilization__stdcell": 0.609029,
	"finish__design__rows": 67,
	"finish__design__rows:GF018hv5v_green_sc9": 67,
	"finish__design__sites": 40870,
	"finish__design__sites:GF018hv5v_green_sc9": 40870,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}