Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Sep 21 12:09:28 2022
| Host         : LAPTOP-0LP994KE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ach44_timing_summary_routed.rpt -pb ach44_timing_summary_routed.pb -rpx ach44_timing_summary_routed.rpx -warn_on_violation
| Design       : ach44
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 3.898ns (54.196%)  route 3.295ns (45.804%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           1.577     2.512    a_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.152     2.664 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718     4.381    cout_OBUF
    V16                  OBUF (Prop_obuf_I_O)         2.811     7.193 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     7.193    cout
    V16                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 3.670ns (52.761%)  route 3.286ns (47.239%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.577     2.511    a_IBUF[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.124     2.635 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.344    s_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         2.612     6.956 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.956    s[2]
    W16                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 3.660ns (52.691%)  route 3.286ns (47.309%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  a_IBUF[3]_inst/O
                         net (fo=2, routed)           1.577     2.512    a_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.345    s_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         2.601     6.945 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.945    s[3]
    V17                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 3.651ns (52.634%)  route 3.286ns (47.366%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           1.577     2.507    a_IBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.124     2.631 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.709     4.341    s_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.937 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.937    s[1]
    W17                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 3.674ns (55.845%)  route 2.905ns (44.155%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.196     2.132    a_IBUF[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.256 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.966    s_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.579 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.579    s[0]
    V15                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.322ns (63.563%)  route 0.758ns (36.437%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.407     0.571    b_IBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.616 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.967    s_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.080 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.080    s[1]
    W17                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.328ns (63.656%)  route 0.758ns (36.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.407     0.572    b_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.045     0.617 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.968    s_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.086 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.086    s[3]
    V17                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.347ns (63.982%)  route 0.758ns (36.018%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.407     0.580    b_IBUF[2]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.045     0.625 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.976    s_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.105 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.105    s[2]
    W16                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.350ns (64.034%)  route 0.758ns (35.966%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.407     0.581    b_IBUF[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.045     0.626 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.977    s_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.108 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.108    s[0]
    V15                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.395ns (64.471%)  route 0.769ns (35.529%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.407     0.572    b_IBUF[3]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.042     0.614 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     0.976    cout_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.188     2.164 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    cout
    V16                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------





