Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Apr 27 14:08:37 2019
| Host         : A203-42 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file IP2SOC_Top_control_sets_placed.rpt
| Design       : IP2SOC_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             354 |          130 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1024 |          525 |
| Yes          | No                    | Yes                    |             126 |           72 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+-----------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    |                                  | U_7SEG/clear                      |                1 |              1 |
|  U_7SEG/seg7_clk |                                  | U_7SEG/clear                      |                2 |              3 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0] | U_SCPU/mw_reg/wmo_reg[0]_0[0]     |                2 |              4 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]               | U_SCPU/mw_reg/wmo_reg[0]_0[0]     |                4 |              5 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]               | U_SCPU/de_reg/eimm_reg[16]_0[0]   |                6 |              7 |
|  Clk_CPU_BUFG    |                                  | U_SCPU/inst_reg/instruction/AR[0] |                5 |             18 |
|  clk_IBUF_BUFG   | U_SCPU/em_reg/E[0]               | U_SCPU/de_reg/eb_reg[7]_0[0]      |               14 |             20 |
|  clk_IBUF_BUFG   |                                  | U_SCPU/inst_reg/instruction/AR[0] |                7 |             26 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0] | U_SCPU/de_reg/eimm_reg[16]_0[0]   |               25 |             30 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/E[0]               |                                   |               12 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[10][0]      |                                   |               10 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[11][0]      |                                   |                7 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[12][0]      |                                   |               10 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[15][0]      |                                   |               14 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[13][0]      |                                   |               13 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[14][0]      |                                   |               18 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[16][0]      |                                   |               14 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[17][0]      |                                   |               19 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[18][0]      |                                   |               15 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[19][0]      |                                   |               13 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[1][0]       |                                   |               16 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[20][0]      |                                   |               16 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[21][0]      |                                   |               15 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[22][0]      |                                   |               13 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[23][0]      |                                   |               18 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[24][0]      |                                   |               13 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[25][0]      |                                   |               11 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[26][0]      |                                   |               18 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[27][0]      |                                   |               20 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[28][0]      |                                   |               16 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[29][0]      |                                   |               21 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[2][0]       |                                   |               14 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[30][0]      |                                   |               23 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[31][0]      |                                   |               24 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[3][0]       |                                   |               21 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[4][0]       |                                   |               22 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[6][0]       |                                   |               22 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[7][0]       |                                   |               18 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[8][0]       |                                   |               19 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[9][0]       |                                   |               24 |             32 |
| ~Clk_CPU_BUFG    | U_SCPU/mw_reg/rf_reg[5][0]       |                                   |               16 |             32 |
|  clk_IBUF_BUFG   |                                  | U_7SEG/clear                      |               17 |             54 |
|  Clk_CPU_BUFG    | U_SCPU/inst_reg/instruction/E[0] | U_SCPU/inst_reg/instruction/AR[0] |               21 |             60 |
|  Clk_CPU_BUFG    | U_SCPU/em_reg/ram_we             |                                   |               16 |             64 |
|  Clk_CPU_BUFG    |                                  | U_SCPU/de_reg/eimm_reg[16]_0[0]   |               34 |             69 |
|  Clk_CPU_BUFG    |                                  | U_SCPU/de_reg/eb_reg[7]_0[0]      |               38 |             86 |
|  Clk_CPU_BUFG    |                                  | U_SCPU/mw_reg/wmo_reg[0]_0[0]     |               26 |             97 |
+------------------+----------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 16+    |                    42 |
+--------+-----------------------+


