#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 17 03:00:14 2019
# Process ID: 4049
# Current directory: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1
# Command line: vivado -log pcie4_uscale_plus_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie4_uscale_plus_0.tcl
# Log file: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/pcie4_uscale_plus_0.vds
# Journal file: /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pcie4_uscale_plus_0.tcl -notrace
Command: synth_design -top pcie4_uscale_plus_0 -part xcvu9p-flgb2104-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 2629 ; free virtual = 39803
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0.v:79]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pcie4_uscale_core_top' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter KESTREL_512_HLF bound to: FALSE - type: string 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b00 
	Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0 
	Parameter AXI4_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 2 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b00001 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PF0_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4334 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter DBG_CHECKER bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CTRL_SKIP_MASK bound to: TRUE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter MSI_INT bound to: 32 - type: integer 
	Parameter COMPLETER_MODEL bound to: FALSE - type: string 
	Parameter SRIOV_EXD_MODE bound to: FALSE - type: string 
	Parameter TWO_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string 
	Parameter silicon_revision bound to: Beta - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 1 - type: integer 
	Parameter gen_x0y0_xdc bound to: 0 - type: integer 
	Parameter gen_x0y1_xdc bound to: 1 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter gen_x1y0_xdc bound to: 0 - type: integer 
	Parameter gen_x1y1_xdc bound to: 0 - type: integer 
	Parameter gen_x1y2_xdc bound to: 0 - type: integer 
	Parameter gen_x1y3_xdc bound to: 0 - type: integer 
	Parameter gen_x1y4_xdc bound to: 0 - type: integer 
	Parameter gen_x1y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: integer 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_PM_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE4_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter PLL_TYPE bound to: 0 - type: integer 
	Parameter EN_PARITY bound to: FALSE - type: string 
	Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string 
	Parameter MSI_X_OPTIONS bound to: None - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_123 - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 1 - type: integer 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter AWS_MODE_VALUE bound to: 0 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pipe' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXI4_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 2 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b00 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b00001 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_seqnum_fifo' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_seqnum_fifo.v:59]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter RAM_WIDTH bound to: 7 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_FULL_HIGH_THRESHOLD bound to: 16 - type: integer 
	Parameter FIFO_FULL_LOW_THRESHOLD bound to: 3'b001 
	Parameter IN_FSM_SIZE bound to: 2 - type: integer 
	Parameter IN_FSM_IDLE bound to: 2'b01 
	Parameter IN_FSM_CHANGE bound to: 2'b10 
	Parameter NO_UPDATE_PREV_DATA_ON_FIFO_FULL bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element reg_prev_data_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_seqnum_fifo.v:133]
WARNING: [Synth 8-6014] Unused sequential element reg_in_fsm_state_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_seqnum_fifo.v:142]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_seqnum_fifo' (1#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_seqnum_fifo.v:59]
INFO: [Synth 8-6157] synthesizing module 'PCIE40E4' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:31411]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b00 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001010 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b00001 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: TRUE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'PCIE40E4' (2#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:31411]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_32k' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:106]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_16k_int' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:49771]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: TRUE - type: string 
	Parameter EN_ECC_WRITE bound to: TRUE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (3#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:49771]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_16k_int' (4#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_32k' (5#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_rep' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_rep_int' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_rep_int' (6#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_rep' (7#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_16k' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_16k' (8#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_msix' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_msix.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter NUM_BRAM_4K bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_msix' (9#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_msix.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_tph' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_tph.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter NUM_VFUNCTIONS bound to: 0 - type: integer 
	Parameter NUM_FUNCTIONS bound to: 1 - type: integer 
	Parameter NUM_BRAM_4K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_tph' (10#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram' (11#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_init_ctrl' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:62]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b00 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
	Parameter CLK_QUARTER0 bound to: 3'b000 
	Parameter CLK_HALF0 bound to: 3'b001 
	Parameter CLK_EQUAL0 bound to: 3'b010 
	Parameter CLK_INVALID0 bound to: 3'b011 
	Parameter CLK_INVALID1 bound to: 3'b100 
	Parameter CLK_QUARTER1 bound to: 3'b101 
	Parameter CLK_HALF1 bound to: 3'b110 
	Parameter CLK_HALF2 bound to: 3'b111 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:81]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:103]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:327]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:329]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:356]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:248]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:283]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_init_ctrl' (12#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_vf_decode' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0001 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter REG_DEV_CTRL bound to: 10'b0000011110 
	Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer 
	Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer 
	Parameter REG_PCI_CMD bound to: 10'b0000000001 
	Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__BME bound to: 2 - type: integer 
	Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer 
	Parameter REG_PM_CSR bound to: 10'b0000010001 
	Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer 
	Parameter REG_PM_CSR__PS bound to: 0 - type: integer 
	Parameter REG_TPH_CR bound to: 10'b0010001010 
	Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer 
	Parameter REG_TPH_CR__RQE bound to: 8 - type: integer 
	Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer 
	Parameter REG_TPH_CR__STMS bound to: 0 - type: integer 
	Parameter REG_MSIX_CR bound to: 10'b0000011000 
	Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__EN bound to: 31 - type: integer 
	Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer 
	Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:96]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_vf_decode' (13#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pl_eq' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pl_eq.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pl_eq' (14#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pl_eq.v:59]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1428]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1429]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1430]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1431]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1432]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1433]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1434]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1435]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1436]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1437]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1438]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1439]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1440]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1441]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1442]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1443]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1444]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1445]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1446]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1447]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1448]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1449]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1450]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1451]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1452]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1453]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1454]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1455]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1456]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1457]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1458]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1459]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pipe' (15#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (16#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:782]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (17#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:782]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_top' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:111]
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 1 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 1 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:459]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_wrapper' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:140]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_GTWIZARD bound to: TRUE - type: string 
	Parameter PHY_MODE bound to: 0 - type: integer 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter PHY_LANE bound to: 1 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 1 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:551]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_txeq' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:70]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111010 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010110 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_01 bound to: 6'b010000 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b0111110 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010010 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001100 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001010 
	Parameter TXMAINCURSOR_07 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001110 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync_cell' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:66]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync_cell' (18#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync' (19#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized0' (19#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized1' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized1' (19#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:287]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_txeq' (20#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_rxeq' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:66]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized2' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized2' (20#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:225]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:205]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:206]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_rxeq' (21#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:69]
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer 
	Parameter FSM_CTRL_IDLE bound to: 0 - type: integer 
	Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer 
	Parameter FSM_ASSERT_PROG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized3' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized3' (21#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity pcie4_uscale_plus_0_gt_receiver_detect_rxterm does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm' (22#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle.v:66]
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter MAX_COUNT_ENTER bound to: 8'b00000011 
	Parameter MAX_COUNT_EXIT bound to: 8'b00011110 
	Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle' (23#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gtwizard_top' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:66]
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_MAX_SPEED bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_top' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 2.500000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 19 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 125.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 2.500000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 19 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 125.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_gtye4' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_gtye4.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 2.500000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 19 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 19 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000101101001010101000000 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_channel_wrapper' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_channel' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101111 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000000000 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000000000 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001011001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000001100000001 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000011111100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0111010101010101 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:12775]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101111 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b01 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001011001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000001100000001 
	Parameter RXPI_CFG1 bound to: 16'b0000000011111100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0111010101010101 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (24#1) [/opt/Xilinx/Vivado/2018.2.op2258646/scripts/rt/data/unisim_comp.v:12775]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_channel' (25#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_channel_wrapper' (26#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_synchronizer' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_reset_synchronizer' (27#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_bit_synchronizer' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_bit_synchronizer' (28#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_freq_counter' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_freq_counter' (29#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx' (30#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx' (31#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gte4_drp_arb' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gte4_drp_arb' (32#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal' (33#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_delay_powergood' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_4_gtye4_delay_powergood' (34#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_gtye4' (35#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_gtye4.v:142]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_top' (36#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt' (37#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.v:62]
WARNING: [Synth 8-3848] Net drprdy_common_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:520]
WARNING: [Synth 8-3848] Net drpdo_common_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:521]
WARNING: [Synth 8-3848] Net pcierateqpllpd_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:498]
WARNING: [Synth 8-3848] Net pcierateqpllreset_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:499]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:579]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gtwizard_top' (38#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_clk' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_clk.v:66]
	Parameter PHY_MAX_SPEED bound to: 1 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 1 - type: integer 
	Parameter CORECLK_DIV_250MHZ bound to: 3'b000 
	Parameter CORECLK_DIV_500MHZ bound to: 3'b001 
	Parameter CORECLK_DIV bound to: 3'b000 
	Parameter USERCLK_DIV_250MHZ bound to: 3'b011 
	Parameter USERCLK_DIV_500MHZ bound to: 3'b111 
	Parameter USERCLK_DIV bound to: 3'b011 
	Parameter MCAPCLK_DIV_250MHZ bound to: 3'b011 
	Parameter MCAPCLK_DIV_500MHZ bound to: 3'b111 
	Parameter MCAPCLK_DIV bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_clk' (39#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_clk.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_rst' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:66]
	Parameter PHY_LANE bound to: 1 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 2 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_SIM_EN bound to: TRUE - type: string 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
	Parameter PWR_ON_WAIT_CNT bound to: 4'b0000 
	Parameter PWR_ON_DONE bound to: 4'b0001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:148]
INFO: [Synth 8-226] default block is never used [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:417]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_rst' (40#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:66]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity pcie4_uscale_plus_0_gt_phy_wrapper does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:286]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity pcie4_uscale_plus_0_gt_phy_wrapper does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:333]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_wrapper' (41#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_pipeline' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_pipeline.v:78]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 64 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized0' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized0' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized1' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized1' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized2' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized2' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized3' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: TRUE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized3' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized4' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 3 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized4' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized5' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 4 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized5' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized6' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 6 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized6' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized7' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 18 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized7' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized8' [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized8' (42#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_pipeline' (43#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_pipeline.v:78]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_top' (44#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:111]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (45#1) [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (45#1) [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5290]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5287]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5294]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1047]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1048]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1049]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1050]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1051]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1052]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1053]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1054]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1061]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1062]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1066]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1067]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1073]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1075]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1076]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1077]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1078]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1080]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1082]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1083]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1084]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1085]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1086]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1087]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1088]
WARNING: [Synth 8-3848] Net loopback_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1090]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1091]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1094]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1095]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1099]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1102]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1103]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1104]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1108]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1109]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1111]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1114]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1120]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1121]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1122]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1123]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1124]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1125]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1126]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1127]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1128]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1129]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1130]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1131]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1132]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1133]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1134]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1135]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1136]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1137]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1138]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1139]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1140]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1143]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1144]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1145]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1146]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1147]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1148]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1149]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1153]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1154]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1155]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1157]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1159]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1160]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1164]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1165]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1169]
WARNING: [Synth 8-3848] Net rxtermination_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1172]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1173]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1174]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1175]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1177]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1178]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1179]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1180]
WARNING: [Synth 8-3848] Net txdata_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1181]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1182]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1183]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1184]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1185]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1186]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1187]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1188]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1189]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pcie4_uscale_core_top' (46#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (47#1) [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0.v:79]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RATE[0]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXCDRFREQRESET_IN
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXRATEDONE
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[6]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[5]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[4]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[3]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[2]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[1]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[0]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CE
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CEMASK
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CLR
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CLRMASK
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[2]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[1]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[0]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_MCAPCLK_CE
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_MCAPCLK_CEMASK
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_MCAPCLK_CLR
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_MCAPCLK_CLRMASK
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_delay_powergood has unconnected port GT_TXOUTCLKPCS
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port RESET_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CE_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CLR_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port GTYE4_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port GTYE4_CPLLLOCK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPRDY_IN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 2450 ; free virtual = 39627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 2465 ; free virtual = 39641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1689.176 ; gain = 0.000 ; free physical = 2465 ; free virtual = 39641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:160]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:164]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:173]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:177]
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y1.xdc:118] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2.op2258646/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2518.086 ; gain = 0.004 ; free physical = 1660 ; free virtual = 38841
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:34 . Memory (MB): peak = 2518.086 ; gain = 828.910 ; free physical = 1812 ; free virtual = 38993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:34 . Memory (MB): peak = 2518.086 ; gain = 828.910 ; free physical = 1812 ; free virtual = 38993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie4_uscale_plus_0_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie4_uscale_plus_0_gt_i/inst. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:34 . Memory (MB): peak = 2518.086 ; gain = 828.910 ; free physical = 1814 ; free virtual = 38996
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_ram_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ram_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reset_n_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mgmt_reset_n_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:781]
INFO: [Synth 8-5544] ROM "di_msk0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "di_msk0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rst'
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txpisopd_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_powergood_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pwr_on_fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txsync_start_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpllpd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpllreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txprogdivreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtreset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txsync_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_txeq'
INFO: [Synth 8-5544] ROM "preset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXEQ_PRECURSOR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rxeq'
INFO: [Synth 8-5544] ROM "adapt_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm'
INFO: [Synth 8-5544] ROM "rxtermination" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element pipe_tx_rate_ff_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:4980]
WARNING: [Synth 8-6014] Unused sequential element speed_change_in_progress_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:4988]
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie4_uscale_plus_0_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie4_uscale_plus_0_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2518.090 ; gain = 828.914 ; free physical = 1789 ; free virtual = 38973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              756 Bit    Registers := 2     
	              504 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              252 Bit    Registers := 5     
	              144 Bit    Registers := 8     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 23    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 66    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	   6 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 17    
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 299   
	   4 Input      1 Bit        Muxes := 5     
	  33 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie4_uscale_plus_0_seqnum_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 18    
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module pcie4_uscale_plus_0_bram_32k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_bram_rep 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module pcie4_uscale_plus_0_bram_16k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module pcie4_uscale_plus_0_init_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_vf_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              756 Bit    Registers := 2     
	              504 Bit    Registers := 1     
	              252 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 254   
Module pcie4_uscale_plus_0_pl_eq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gtwizard_ultrascale_v1_7_4_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_4_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module pcie4_uscale_plus_0_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_gt_phy_txeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_gt_phy_rxeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_gt_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_pcie4_uscale_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bit_synchronizer_txprogdivreset_inst/i_in_out_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:82]
WARNING: [Synth 8-6014] Unused sequential element bit_synchronizer_txoutclksel_inst0/i_in_out_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:82]
WARNING: [Synth 8-6014] Unused sequential element bit_synchronizer_txoutclksel_inst1/i_in_out_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:82]
WARNING: [Synth 8-6014] Unused sequential element bit_synchronizer_txoutclksel_inst2/i_in_out_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:82]
INFO: [Synth 8-5544] ROM "di_msk0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element reset_synchronizer_resetin_rx_inst/rst_in_out_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:84]
WARNING: [Synth 8-6014] Unused sequential element gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:407]
WARNING: [Synth 8-6014] Unused sequential element gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:613]
WARNING: [Synth 8-6014] Unused sequential element gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:408]
WARNING: [Synth 8-6014] Unused sequential element gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg was removed.  [/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:614]
INFO: [Synth 8-5546] ROM "cfg_ext_read_data_valid_dummy0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[5]' (FDRE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[18]' (FDRE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[0]' (FDRE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[4]' (FDRE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[13]' (FDRE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.fsm_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[0]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[1]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[2]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[3]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[5]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[6]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[7]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[8]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[9]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[10]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[11]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_MAINCURSOR_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[14]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[15]' (FDE) to 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_POSTCURSOR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst /\reg_cfg_vf_active_reg[155] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_txeq_new_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][6]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][7]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][8]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][9]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][10]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][11]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][12]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][13]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][14]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][15]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][16]' (FDR) to 'inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[256]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[257]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[257]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[258]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[258]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[259]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[259]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[260]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[260]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[261]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[261]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[262]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[262]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[263]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[263]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[264]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[264]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[265]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[265]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[266]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[266]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[267]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[267]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[268]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[268]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[269]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[269]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[270]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[270]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[271]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[271]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[272]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[272]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[273]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[273]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[274]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[274]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[275]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[275]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[276]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[276]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[277]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[277]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[278]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[278]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[279]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[279]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[280]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[280]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[281]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[281]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[282]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[282]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[283]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[283]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[284]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[284]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[285]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[285]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[286]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[286]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[287]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[287]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[288]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[288]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[289]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[289]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[290]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[290]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[291]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[291]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[292]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[292]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[293]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[293]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[294]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[294]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[295]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[295]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[296]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[296]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[297]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[297]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[298]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[298]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[299]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[299]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[300]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[300]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[301]'
INFO: [Synth 8-3886] merging instance 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[301]' (FDRE) to 'inst/pcie_4_0_pipe_inst/pcie_4_0_vf_decode_inst/cfg_vf_power_state_o_reg[302]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_byte_enable_reg[2]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[29]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[28]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[27]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[26]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[25]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[24]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[23]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[22]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[21]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[20]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[19]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[18]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[17]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[16]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[14]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[13]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[12]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[11]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[10]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[9]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[7]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[6]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[5]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[4]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_ext_write_data_reg[3]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[503]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[502]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[501]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[500]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[499]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[498]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[497]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[496]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[495]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[494]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[493]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[492]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[491]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[490]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[489]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[488]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[487]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[486]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[485]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[484]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[483]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[482]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[481]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[480]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[479]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[478]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[477]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[476]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[475]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[474]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[473]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[472]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[471]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[470]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[469]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[468]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[467]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[466]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[465]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[464]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[463]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[462]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[461]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[460]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[459]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[458]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[457]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[456]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[455]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[454]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[453]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[452]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[451]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[450]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[449]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[448]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[447]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[446]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[445]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[444]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[443]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[442]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[441]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[440]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[439]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[438]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[437]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[436]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[435]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[434]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[433]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[432]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[431]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Synth 8-3332] Sequential element (cfg_vf_status_o_reg[430]) is unused and will be removed from module pcie4_uscale_plus_0_vf_decode.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:02:14 . Memory (MB): peak = 2533.082 ; gain = 843.906 ; free physical = 1749 ; free virtual = 38946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:03:57 . Memory (MB): peak = 3789.262 ; gain = 2100.086 ; free physical = 314 ; free virtual = 37521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:04:01 . Memory (MB): peak = 3840.301 ; gain = 2151.125 ; free physical = 305 ; free virtual = 37511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:04:12 . Memory (MB): peak = 3923.988 ; gain = 2234.812 ; free physical = 295 ; free virtual = 37501
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:04:15 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 284 ; free virtual = 37490
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:04:15 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 283 ; free virtual = 37490
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:04:17 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 289 ; free virtual = 37496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:04:17 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 289 ; free virtual = 37496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:04:20 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 289 ; free virtual = 37496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:04:20 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 289 ; free virtual = 37496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                               | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | ltssm_reg2_reg[5]                                                             | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     6|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |    24|
|4     |GTYE4_CHANNEL |     1|
|5     |LUT1          |    35|
|6     |LUT2          |   232|
|7     |LUT3          |   627|
|8     |LUT4          |   657|
|9     |LUT5          |  1337|
|10    |LUT6          |  2111|
|11    |MUXF7         |    60|
|12    |MUXF8         |     8|
|13    |PCIE40E4      |     1|
|14    |RAMB36E2      |    22|
|15    |SRL16E        |    11|
|16    |SRLC32E       |     1|
|17    |FDCE          |   231|
|18    |FDPE          |    25|
|19    |FDRE          |  4611|
|20    |FDSE          |    31|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                                                                                    |Module                                                 |Cells |
+------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                                                                                         |                                                       | 10032|
|2     |  inst                                                                                                                      |pcie4_uscale_plus_0_pcie4_uscale_core_top              | 10032|
|3     |    user_lnk_up_cdc                                                                                                         |xpm_cdc_async_rst                                      |     3|
|4     |    user_reset_cdc                                                                                                          |xpm_cdc_async_rst__parameterized0                      |     2|
|5     |    gt_top_i                                                                                                                |pcie4_uscale_plus_0_phy_top                            |  1684|
|6     |      \diablo_gt.diablo_gt_phy_wrapper                                                                                      |pcie4_uscale_plus_0_gt_phy_wrapper                     |  1477|
|7     |        \gt_wizard.gtwizard_top_i                                                                                           |pcie4_uscale_plus_0_gtwizard_top                       |   929|
|8     |          pcie4_uscale_plus_0_gt_i                                                                                          |pcie4_uscale_plus_0_gt                                 |   912|
|9     |            inst                                                                                                            |pcie4_uscale_plus_0_gt_gtwizard_top                    |   912|
|10    |              \gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst                                            |pcie4_uscale_plus_0_gt_gtwizard_gtye4                  |   912|
|11    |                \gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst                 |pcie4_uscale_plus_0_gt_gtye4_channel_wrapper           |     1|
|12    |                  channel_inst                                                                                              |gtwizard_ultrascale_v1_7_4_gtye4_channel               |     1|
|13    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal              |   900|
|14    |                  bit_synchronizer_drprst_inst                                                                              |gtwizard_ultrascale_v1_7_4_bit_synchronizer            |     7|
|15    |                  gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i                                                                 |gtwizard_ultrascale_v1_7_4_gte4_drp_arb                |   262|
|16    |                  gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx_i                                                            |gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx           |   621|
|17    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                 |gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_freq_counter |   141|
|18    |                      reset_synchronizer_testclk_rst_inst                                                                   |gtwizard_ultrascale_v1_7_4_reset_synchronizer_102      |     5|
|19    |                    bit_synchronizer_cplllock_inst                                                                          |gtwizard_ultrascale_v1_7_4_bit_synchronizer_96         |     7|
|20    |                    bit_synchronizer_txoutclksel_inst0                                                                      |gtwizard_ultrascale_v1_7_4_bit_synchronizer_97         |     4|
|21    |                    bit_synchronizer_txoutclksel_inst1                                                                      |gtwizard_ultrascale_v1_7_4_bit_synchronizer_98         |     4|
|22    |                    bit_synchronizer_txoutclksel_inst2                                                                      |gtwizard_ultrascale_v1_7_4_bit_synchronizer_99         |     4|
|23    |                    bit_synchronizer_txprgdivresetdone_inst                                                                 |gtwizard_ultrascale_v1_7_4_bit_synchronizer_100        |    16|
|24    |                    bit_synchronizer_txprogdivreset_inst                                                                    |gtwizard_ultrascale_v1_7_4_bit_synchronizer_101        |     4|
|25    |                  reset_synchronizer_resetin_rx_inst                                                                        |gtwizard_ultrascale_v1_7_4_reset_synchronizer          |     4|
|26    |                  reset_synchronizer_resetin_tx_inst                                                                        |gtwizard_ultrascale_v1_7_4_reset_synchronizer_95       |     6|
|27    |        phy_clk_i                                                                                                           |pcie4_uscale_plus_0_gt_phy_clk                         |     4|
|28    |        \phy_lane[0].cdr_ctrl_on_eidle_i                                                                                    |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle               |    51|
|29    |          sync_gen34                                                                                                        |pcie4_uscale_plus_0_sync__parameterized3_87            |     7|
|30    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_94                       |     7|
|31    |          sync_gen34_eios_det                                                                                               |pcie4_uscale_plus_0_sync__parameterized3_88            |     4|
|32    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_93                       |     4|
|33    |          sync_rxcdrreset_in                                                                                                |pcie4_uscale_plus_0_sync__parameterized3_89            |     4|
|34    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_92                       |     4|
|35    |          sync_rxelecidle                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_90            |     4|
|36    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_91                       |     4|
|37    |        \phy_lane[0].phy_rxeq_i                                                                                             |pcie4_uscale_plus_0_gt_phy_rxeq                        |   139|
|38    |          sync_ctrl                                                                                                         |pcie4_uscale_plus_0_sync_62                            |    16|
|39    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_85                       |     7|
|40    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_86                       |     9|
|41    |          sync_lffs                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_63            |    24|
|42    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_79                       |     4|
|43    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_80                       |     4|
|44    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_81                       |     4|
|45    |            \sync_vec[3].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_82                       |     4|
|46    |            \sync_vec[4].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_83                       |     4|
|47    |            \sync_vec[5].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_84                       |     4|
|48    |          sync_preset                                                                                                       |pcie4_uscale_plus_0_sync__parameterized2               |    12|
|49    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_76                       |     4|
|50    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_77                       |     4|
|51    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_78                       |     4|
|52    |          sync_txcoeff                                                                                                      |pcie4_uscale_plus_0_sync__parameterized1_64            |    24|
|53    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_70                       |     4|
|54    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_71                       |     4|
|55    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_72                       |     4|
|56    |            \sync_vec[3].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_73                       |     4|
|57    |            \sync_vec[4].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_74                       |     4|
|58    |            \sync_vec[5].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_75                       |     4|
|59    |          sync_txpreset                                                                                                     |pcie4_uscale_plus_0_sync__parameterized0_65            |    16|
|60    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_66                       |     4|
|61    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_67                       |     4|
|62    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_68                       |     4|
|63    |            \sync_vec[3].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_69                       |     4|
|64    |        \phy_lane[0].phy_txeq_i                                                                                             |pcie4_uscale_plus_0_gt_phy_txeq                        |   168|
|65    |          sync_coeff                                                                                                        |pcie4_uscale_plus_0_sync__parameterized1               |    31|
|66    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_56                       |     6|
|67    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_57                       |     5|
|68    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_58                       |     5|
|69    |            \sync_vec[3].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_59                       |     5|
|70    |            \sync_vec[4].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_60                       |     5|
|71    |            \sync_vec[5].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_61                       |     5|
|72    |          sync_ctrl                                                                                                         |pcie4_uscale_plus_0_sync                               |    13|
|73    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_54                       |     5|
|74    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_55                       |     8|
|75    |          sync_preset                                                                                                       |pcie4_uscale_plus_0_sync__parameterized0               |    16|
|76    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_50                       |     4|
|77    |            \sync_vec[1].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_51                       |     4|
|78    |            \sync_vec[2].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_52                       |     4|
|79    |            \sync_vec[3].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_53                       |     4|
|80    |        \phy_lane[0].receiver_detect_termination_i                                                                          |pcie4_uscale_plus_0_gt_receiver_detect_rxterm          |    38|
|81    |          sync_mac_in_detect                                                                                                |pcie4_uscale_plus_0_sync__parameterized3_46            |     4|
|82    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_49                       |     4|
|83    |          sync_rxelecidle                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_47            |     7|
|84    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_48                       |     7|
|85    |        \phy_lane[0].sync_cdrhold                                                                                           |pcie4_uscale_plus_0_sync__parameterized3               |     4|
|86    |          \sync_vec[0].sync_cell_i                                                                                          |pcie4_uscale_plus_0_sync_cell_45                       |     4|
|87    |        phy_rst_i                                                                                                           |pcie4_uscale_plus_0_gt_phy_rst                         |   134|
|88    |          sync_cplllock                                                                                                     |pcie4_uscale_plus_0_sync__parameterized3_28            |     7|
|89    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_44                       |     7|
|90    |          sync_gtpowergood                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_29            |     4|
|91    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_43                       |     4|
|92    |          sync_phystatus                                                                                                    |pcie4_uscale_plus_0_sync__parameterized3_30            |     8|
|93    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_42                       |     8|
|94    |          sync_qpll0lock                                                                                                    |pcie4_uscale_plus_0_sync__parameterized3_31            |     4|
|95    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_41                       |     4|
|96    |          sync_qpll1lock                                                                                                    |pcie4_uscale_plus_0_sync__parameterized3_32            |     4|
|97    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_40                       |     4|
|98    |          sync_rxresetdone                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_33            |     4|
|99    |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_39                       |     4|
|100   |          sync_txprogdivresetdone                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_34            |     5|
|101   |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_38                       |     5|
|102   |          sync_txresetdone                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_35            |     6|
|103   |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell_37                       |     6|
|104   |          sync_txsync_done                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_36            |     9|
|105   |            \sync_vec[0].sync_cell_i                                                                                        |pcie4_uscale_plus_0_sync_cell                          |     9|
|106   |      phy_pipeline                                                                                                          |pcie4_uscale_plus_0_phy_pipeline                       |   200|
|107   |        as_cdr_hold_req_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1       |     2|
|108   |        as_mac_in_detect_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized2       |     1|
|109   |        \per_lane_ff_chain[0].phy_phystatus_chain                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized3       |     1|
|110   |        \per_lane_ff_chain[0].phy_rxdata_chain                                                                              |pcie4_uscale_plus_0_phy_ff_chain                       |    64|
|111   |        \per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_2     |     1|
|112   |        \per_lane_ff_chain[0].phy_rxdatak_chain                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0       |     2|
|113   |        \per_lane_ff_chain[0].phy_rxelecidle_chain                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_3     |     1|
|114   |        \per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                     |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_4     |     1|
|115   |        \per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_5     |     2|
|116   |        \per_lane_ff_chain[0].phy_rxeq_done_chain                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_6     |     1|
|117   |        \per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                    |pcie4_uscale_plus_0_phy_ff_chain__parameterized7       |     1|
|118   |        \per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                     |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_7     |     1|
|119   |        \per_lane_ff_chain[0].phy_rxeq_txpreset_chain                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized5       |     4|
|120   |        \per_lane_ff_chain[0].phy_rxpolarity_chain                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_8     |     1|
|121   |        \per_lane_ff_chain[0].phy_rxstart_block_chain                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_9     |     4|
|122   |        \per_lane_ff_chain[0].phy_rxstatus_chain                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized4       |     3|
|123   |        \per_lane_ff_chain[0].phy_rxsync_header_chain                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_10    |     2|
|124   |        \per_lane_ff_chain[0].phy_rxvalid_chain                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_11    |     1|
|125   |        \per_lane_ff_chain[0].phy_txcompliance_chain                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_12    |     1|
|126   |        \per_lane_ff_chain[0].phy_txdata_chain                                                                              |pcie4_uscale_plus_0_phy_ff_chain_13                    |    64|
|127   |        \per_lane_ff_chain[0].phy_txdata_valid_chain                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_14    |     1|
|128   |        \per_lane_ff_chain[0].phy_txdatak_chain                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_15    |     2|
|129   |        \per_lane_ff_chain[0].phy_txelecidle_chain                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_16    |     1|
|130   |        \per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized6       |     2|
|131   |        \per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_17    |     2|
|132   |        \per_lane_ff_chain[0].phy_txeq_done_chain                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_18    |     1|
|133   |        \per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_19    |    16|
|134   |        \per_lane_ff_chain[0].phy_txeq_preset_chain                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_20    |     4|
|135   |        \per_lane_ff_chain[0].phy_txstart_block_chain                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_21    |     1|
|136   |        \per_lane_ff_chain[0].phy_txsync_header_chain                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_22    |     2|
|137   |        phy_powerdown_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain__parameterized8       |     2|
|138   |        phy_rate_chain                                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_23    |     2|
|139   |        phy_txdeemph_chain                                                                                                  |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_24    |     1|
|140   |        phy_txdetectrx_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_25    |     1|
|141   |        phy_txmargin_chain                                                                                                  |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_26    |     3|
|142   |        phy_txswing_chain                                                                                                   |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_27    |     1|
|143   |    pcie_4_0_pipe_inst                                                                                                      |pcie4_uscale_plus_0_pipe                               |  8269|
|144   |      pcie_4_0_bram_inst                                                                                                    |pcie4_uscale_plus_0_bram                               |  2125|
|145   |        \RAM32K.bram_comp_inst                                                                                              |pcie4_uscale_plus_0_bram_32k                           |   956|
|146   |          bram_16k_0_int                                                                                                    |pcie4_uscale_plus_0_bram_16k_int_0                     |     6|
|147   |          bram_16k_1_int                                                                                                    |pcie4_uscale_plus_0_bram_16k_int_1                     |     6|
|148   |        bram_post_inst                                                                                                      |pcie4_uscale_plus_0_bram_16k                           |   634|
|149   |          bram_16k_int                                                                                                      |pcie4_uscale_plus_0_bram_16k_int                       |     6|
|150   |        bram_repl_inst                                                                                                      |pcie4_uscale_plus_0_bram_rep                           |   535|
|151   |          bram_rep_int_0                                                                                                    |pcie4_uscale_plus_0_bram_rep_int                       |     4|
|152   |      pcie_4_0_init_ctrl_inst                                                                                               |pcie4_uscale_plus_0_init_ctrl                          |    38|
|153   |      pcie_4_0_pl_eq_inst                                                                                                   |pcie4_uscale_plus_0_pl_eq                              |     5|
|154   |      pcie_4_0_vf_decode_inst                                                                                               |pcie4_uscale_plus_0_vf_decode                          |  5832|
|155   |      \seqnum_fifo.seq_fifo_0                                                                                               |pcie4_uscale_plus_0_seqnum_fifo                        |   223|
+------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:04:20 . Memory (MB): peak = 3923.992 ; gain = 2234.816 ; free physical = 289 ; free virtual = 37496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2482 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:03:12 . Memory (MB): peak = 3923.992 ; gain = 1405.906 ; free physical = 320 ; free virtual = 37527
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:04:20 . Memory (MB): peak = 3923.996 ; gain = 2234.816 ; free physical = 331 ; free virtual = 37538
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
625 Infos, 260 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:04:25 . Memory (MB): peak = 3934.445 ; gain = 2245.359 ; free physical = 1292 ; free virtual = 38498
INFO: [Coretcl 2-1174] Renamed 154 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/centos/daniel/riffa/fpga/xilinx/huawei/huawei_pcie4/prj/Huawei_Gen4.runs/pcie4_uscale_plus_0_synth_1/pcie4_uscale_plus_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3958.461 ; gain = 24.016 ; free physical = 1251 ; free virtual = 38460
INFO: [runtcl-4] Executing : report_utilization -file pcie4_uscale_plus_0_utilization_synth.rpt -pb pcie4_uscale_plus_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3958.461 ; gain = 0.000 ; free physical = 1237 ; free virtual = 38446
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 03:05:23 2019...
