ARM Simulator

Pipeline initialized: PC=0x400000
Read 32 words from program into memory.

ARM-SIM> 
Simulating for 41 cycles...

=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
DE stage decoded instruction: 0
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 1: PC=0x400000, REFETCH_PC=0x0
FETCH: Read 0xd2800023 from PC=0x400000
FETCH: Advanced PC to 0x400004
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
DE stage decoded instruction: 17
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 2: PC=0x400004, REFETCH_PC=0x0
FETCH: Read 0xd2800044 from PC=0x400004
FETCH: Advanced PC to 0x400008
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 17, RD=3, RN=0(0x0), RM=0(0x0), IMM=0x1
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x1
MOVZ: result = 0x1
Final result: 0x1
========================
DE stage decoded instruction: 17
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=17, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 3: PC=0x400008, REFETCH_PC=0x0
FETCH: Read 0x14000002 from PC=0x400008
FETCH: Advanced PC to 0x40000c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 17, RD=4, RN=0(0x0), RM=0(0x0), IMM=0x2
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x2
MOVZ: result = 0x2
Final result: 0x2
========================
Unconditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x14000002 at PC=0x400008
FETCH CYCLE 4: PC=0x40000c, REFETCH_PC=0x0
FETCH: Read 0x9100280d from PC=0x40000c
FETCH: Advanced PC to 0x400010
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 31, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x2
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x2
B: Branch target = 0x400008 + (0x2 << 2) = 0x400010
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 5: PC=0x400010, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x40000c due to load stall
REFETCH: Read 0x9100280d from PC=0x40000c
BRANCH MISPREDICTION - Redirecting to 0x400010
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage cleared due to branch
FETCH CYCLE 6: PC=0x400010, REFETCH_PC=0x0
SQUASH: Setting PC to branch target 0x400010
FETCH: Read 0x91002d2e from PC=0x400010 (after branch)
FETCH: Advanced PC to 0x400014
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X9), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 7: PC=0x400014, REFETCH_PC=0x0
FETCH: Read 0x14000001 from PC=0x400014
FETCH: Advanced PC to 0x400018
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=14, RN=9(0x0), RM=0(0x0), IMM=0xb
Instruction needs RN (reg 9 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0xb
ADD_IMM: 0x0 + 0xb = 0xb
Final result: 0xb
========================
Unconditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x14000001 at PC=0x400014
FETCH CYCLE 8: PC=0x400018, REFETCH_PC=0x0
FETCH: Read 0x8b08004f from PC=0x400018
FETCH: Advanced PC to 0x40001c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 31, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x1
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x1
B: Branch target = 0x400014 + (0x1 << 2) = 0x400018
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 9: PC=0x40001c, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x400018 due to load stall
REFETCH: Read 0x8b08004f from PC=0x400018
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 1
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X2), READS_RM=1 (X8), STORE=0 (X0)
FETCH CYCLE 10: PC=0x40001c, REFETCH_PC=0x0
FETCH: Read 0xeb04007f from PC=0x40001c
FETCH: Advanced PC to 0x400020
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 1, RD=15, RN=2(0x0), RM=8(0x0), IMM=0x0
Instruction needs RN (reg 2 = 0x0)
Instruction needs RM (reg 8 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
ADD_EXT: 0x0 + 0x0 = 0x0
Final result: 0x0
========================
DE stage decoded instruction: 28
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=1, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X3), READS_RM=1 (X4), STORE=0 (X0)
FETCH CYCLE 11: PC=0x400020, REFETCH_PC=0x0
FETCH: Read 0x54000060 from PC=0x400020
FETCH: Advanced PC to 0x400024
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 28, RD=0, RN=3(0x1), RM=4(0x2), IMM=0x0
Instruction needs RN (reg 3 = 0x1)
Instruction needs RM (reg 4 = 0x2)
Before calc: RN_VAL=0x1, RM_VAL=0x2, IMM=0x0
CMP_EXT: 0x1 - 0x2 = 0xffffffffffffffff
Final result: 0xffffffffffffffff
========================
Conditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x54000060 at PC=0x400020
FETCH CYCLE 12: PC=0x400024, REFETCH_PC=0x0
FETCH: Read 0x91000610 from PC=0x400024
FETCH: Advanced PC to 0x400028
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 32, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x3
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
B: Branch target = 0x400020 + (0x3 << 2) = 0x40002c
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 13: PC=0x400028, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x400024 due to load stall
REFETCH: Read 0x91000610 from PC=0x400024
BEQ: Branch not taken, continuing sequentially.
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X16), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 14: PC=0x400028, REFETCH_PC=0x0
FETCH: Read 0x91000a10 from PC=0x400028
FETCH: Advanced PC to 0x40002c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=16, RN=16(0x0), RM=0(0x0), IMM=0x1
Instruction needs RN (reg 16 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x1
ADD_IMM: 0x0 + 0x1 = 0x1
Final result: 0x1
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X16), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 15: PC=0x40002c, REFETCH_PC=0x0
FETCH: Read 0x91000e10 from PC=0x40002c
FETCH: Advanced PC to 0x400030
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=16, RN=16(0x0), RM=0(0x0), IMM=0x2
Instruction needs RN (reg 16 = 0x0)
EX->EX Forward: RN reg 16 gets 0x1 (was 0x0)
Before calc: RN_VAL=0x1, RM_VAL=0x0, IMM=0x2
ADD_IMM: 0x1 + 0x2 = 0x3
Final result: 0x3
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X16), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 16: PC=0x400030, REFETCH_PC=0x0
FETCH: Read 0x91001210 from PC=0x400030
FETCH: Advanced PC to 0x400034
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=16, RN=16(0x0), RM=0(0x0), IMM=0x3
Instruction needs RN (reg 16 = 0x0)
EX->EX Forward: RN reg 16 gets 0x3 (was 0x0)
Before calc: RN_VAL=0x3, RM_VAL=0x0, IMM=0x3
ADD_IMM: 0x3 + 0x3 = 0x6
Final result: 0x6
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X16), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 17: PC=0x400034, REFETCH_PC=0x0
FETCH: Read 0xeb03007f from PC=0x400034
FETCH: Advanced PC to 0x400038
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=16, RN=16(0x1), RM=0(0x0), IMM=0x4
Instruction needs RN (reg 16 = 0x1)
EX->EX Forward: RN reg 16 gets 0x6 (was 0x1)
Before calc: RN_VAL=0x6, RM_VAL=0x0, IMM=0x4
ADD_IMM: 0x6 + 0x4 = 0xa
Final result: 0xa
========================
DE stage decoded instruction: 28
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X3), READS_RM=1 (X3), STORE=0 (X0)
FETCH CYCLE 18: PC=0x400038, REFETCH_PC=0x0
FETCH: Read 0x54000060 from PC=0x400038
FETCH: Advanced PC to 0x40003c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 28, RD=0, RN=3(0x1), RM=3(0x1), IMM=0x0
Instruction needs RN (reg 3 = 0x1)
Instruction needs RM (reg 3 = 0x1)
Before calc: RN_VAL=0x1, RM_VAL=0x1, IMM=0x0
CMP_EXT: 0x1 - 0x1 = 0x0
Final result: 0x0
========================
Conditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x54000060 at PC=0x400038
FETCH CYCLE 19: PC=0x40003c, REFETCH_PC=0x0
FETCH: Read 0x91000631 from PC=0x40003c
FETCH: Advanced PC to 0x400040
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 32, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x3
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
B: Branch target = 0x400038 + (0x3 << 2) = 0x400044
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 20: PC=0x400040, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x40003c due to load stall
REFETCH: Read 0x91000631 from PC=0x40003c
BRANCH MISPREDICTION - Redirecting to 0x400044
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage cleared due to branch
FETCH CYCLE 21: PC=0x400044, REFETCH_PC=0x0
SQUASH: Setting PC to branch target 0x400044
FETCH: Read 0x91000e31 from PC=0x400044 (after branch)
FETCH: Advanced PC to 0x400048
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X17), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 22: PC=0x400048, REFETCH_PC=0x0
FETCH: Read 0x91001231 from PC=0x400048
FETCH: Advanced PC to 0x40004c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=17, RN=17(0x0), RM=0(0x0), IMM=0x3
Instruction needs RN (reg 17 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
ADD_IMM: 0x0 + 0x3 = 0x3
Final result: 0x3
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X17), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 23: PC=0x40004c, REFETCH_PC=0x0
FETCH: Read 0xeb04007f from PC=0x40004c
FETCH: Advanced PC to 0x400050
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=17, RN=17(0x0), RM=0(0x0), IMM=0x4
Instruction needs RN (reg 17 = 0x0)
EX->EX Forward: RN reg 17 gets 0x3 (was 0x0)
Before calc: RN_VAL=0x3, RM_VAL=0x0, IMM=0x4
ADD_IMM: 0x3 + 0x4 = 0x7
Final result: 0x7
========================
DE stage decoded instruction: 28
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X3), READS_RM=1 (X4), STORE=0 (X0)
FETCH CYCLE 24: PC=0x400050, REFETCH_PC=0x0
FETCH: Read 0x54000061 from PC=0x400050
FETCH: Advanced PC to 0x400054
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 28, RD=0, RN=3(0x1), RM=4(0x2), IMM=0x0
Instruction needs RN (reg 3 = 0x1)
Instruction needs RM (reg 4 = 0x2)
Before calc: RN_VAL=0x1, RM_VAL=0x2, IMM=0x0
CMP_EXT: 0x1 - 0x2 = 0xffffffffffffffff
Final result: 0xffffffffffffffff
========================
Conditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x54000061 at PC=0x400050
FETCH CYCLE 25: PC=0x400054, REFETCH_PC=0x0
FETCH: Read 0x91000652 from PC=0x400054
FETCH: Advanced PC to 0x400058
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 33, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x3
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
B: Branch target = 0x400050 + (0x3 << 2) = 0x40005c
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 26: PC=0x400058, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x400054 due to load stall
REFETCH: Read 0x91000652 from PC=0x400054
BRANCH MISPREDICTION - Redirecting to 0x40005c
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage cleared due to branch
FETCH CYCLE 27: PC=0x40005c, REFETCH_PC=0x0
SQUASH: Setting PC to branch target 0x40005c
FETCH: Read 0x91000e52 from PC=0x40005c (after branch)
FETCH: Advanced PC to 0x400060
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X18), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 28: PC=0x400060, REFETCH_PC=0x0
FETCH: Read 0x91001252 from PC=0x400060
FETCH: Advanced PC to 0x400064
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=18, RN=18(0x0), RM=0(0x0), IMM=0x3
Instruction needs RN (reg 18 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
ADD_IMM: 0x0 + 0x3 = 0x3
Final result: 0x3
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X18), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 29: PC=0x400064, REFETCH_PC=0x0
FETCH: Read 0xeb03007f from PC=0x400064
FETCH: Advanced PC to 0x400068
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=18, RN=18(0x0), RM=0(0x0), IMM=0x4
Instruction needs RN (reg 18 = 0x0)
EX->EX Forward: RN reg 18 gets 0x3 (was 0x0)
Before calc: RN_VAL=0x3, RM_VAL=0x0, IMM=0x4
ADD_IMM: 0x3 + 0x4 = 0x7
Final result: 0x7
========================
DE stage decoded instruction: 28
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X3), READS_RM=1 (X3), STORE=0 (X0)
FETCH CYCLE 30: PC=0x400068, REFETCH_PC=0x0
FETCH: Read 0x54000061 from PC=0x400068
FETCH: Advanced PC to 0x40006c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 28, RD=0, RN=3(0x1), RM=3(0x1), IMM=0x0
Instruction needs RN (reg 3 = 0x1)
Instruction needs RM (reg 3 = 0x1)
Before calc: RN_VAL=0x1, RM_VAL=0x1, IMM=0x0
CMP_EXT: 0x1 - 0x1 = 0x0
Final result: 0x0
========================
Conditional branch detected in DE stage - initiating branch sequence
Branch instruction: 0x54000061 at PC=0x400068
FETCH CYCLE 31: PC=0x40006c, REFETCH_PC=0x0
FETCH: Read 0x91000673 from PC=0x40006c
FETCH: Advanced PC to 0x400070
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 33, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x3
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x3
B: Branch target = 0x400068 + (0x3 << 2) = 0x400074
Final result: 0x0
========================
DE stage cleared due to branch
FETCH CYCLE 32: PC=0x400070, REFETCH_PC=0x1
REFETCH - Re-fetching instruction from PC=0x40006c due to load stall
REFETCH: Read 0x91000673 from PC=0x40006c
BNE: Branch not taken, continuing sequentially.
=== EXECUTE STAGE ===
NOP in execute stage 
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=1
Current decode: READS_RN=1 (X19), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 33: PC=0x400070, REFETCH_PC=0x0
FETCH: Read 0x91000a73 from PC=0x400070
FETCH: Advanced PC to 0x400074
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=19, RN=19(0x0), RM=0(0x0), IMM=0x1
Instruction needs RN (reg 19 = 0x0)
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x1
ADD_IMM: 0x0 + 0x1 = 0x1
Final result: 0x1
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X19), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 34: PC=0x400074, REFETCH_PC=0x0
FETCH: Read 0x91000e73 from PC=0x400074
FETCH: Advanced PC to 0x400078
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=19, RN=19(0x0), RM=0(0x0), IMM=0x2
Instruction needs RN (reg 19 = 0x0)
EX->EX Forward: RN reg 19 gets 0x1 (was 0x0)
Before calc: RN_VAL=0x1, RM_VAL=0x0, IMM=0x2
ADD_IMM: 0x1 + 0x2 = 0x3
Final result: 0x3
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X19), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 35: PC=0x400078, REFETCH_PC=0x0
FETCH: Read 0x91001273 from PC=0x400078
FETCH: Advanced PC to 0x40007c
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=19, RN=19(0x0), RM=0(0x0), IMM=0x3
Instruction needs RN (reg 19 = 0x0)
EX->EX Forward: RN reg 19 gets 0x3 (was 0x0)
Before calc: RN_VAL=0x3, RM_VAL=0x0, IMM=0x3
ADD_IMM: 0x3 + 0x3 = 0x6
Final result: 0x6
========================
DE stage decoded instruction: 2
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=1 (X19), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 36: PC=0x40007c, REFETCH_PC=0x0
FETCH: Read 0xd4400000 from PC=0x40007c
FETCH: Advanced PC to 0x400080
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 2, RD=19, RN=19(0x1), RM=0(0x0), IMM=0x4
Instruction needs RN (reg 19 = 0x1)
EX->EX Forward: RN reg 19 gets 0x6 (was 0x1)
Before calc: RN_VAL=0x6, RM_VAL=0x0, IMM=0x4
ADD_IMM: 0x6 + 0x4 = 0xa
Final result: 0xa
========================
DE stage decoded instruction: 27
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=2, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 37: PC=0x400080, REFETCH_PC=0x0
FETCH: Read 0x00000000 from PC=0x400080
FETCH: Advanced PC to 0x400084
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 27, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
HLT instruction
Final result: 0x0
========================
DE stage decoded instruction: 0
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=27, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
FETCH CYCLE 38: PC=0x400084, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
=== EXECUTE STAGE ===
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
FETCH CYCLE 39: PC=0x400084, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
=== EXECUTE STAGE ===
NOP in execute stage 
FETCH CYCLE 40: PC=0x400084, REFETCH_PC=0x0
HLT_FLAG set - inserting NOP
Simulator halted

ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 27
PC                : 0x400084
Registers:
X0: 0x0
X1: 0x0
X2: 0x0
X3: 0x1
X4: 0x2
X5: 0x0
X6: 0x0
X7: 0x0
X8: 0x0
X9: 0x0
X10: 0x0
X11: 0x0
X12: 0x0
X13: 0x0
X14: 0xb
X15: 0x0
X16: 0xa
X17: 0x7
X18: 0x7
X19: 0xa
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x0
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 1
No. of Cycles: 40

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x0
  0x10000004 (268435460) : 0x0
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x0
  0x10000010 (268435472) : 0x0
  0x10000014 (268435476) : 0x0
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 