

================================================================
== Vitis HLS Report for 'solveCooling'
================================================================
* Date:           Mon Feb 26 21:34:42 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     150|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    8|     334|     102|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      33|    -|
|Register         |        -|    -|     200|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    8|     534|     285|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_48_2_1_U1  |mul_32s_32s_48_2_1  |        0|   4|  165|  50|    0|
    |mul_33s_32s_48_2_1_U2  |mul_33s_32s_48_2_1  |        0|   4|  169|  52|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   8|  334| 102|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_133_p2   |         +|   0|  0|  55|          48|          48|
    |sub_ln5_1_fu_102_p2  |         -|   0|  0|  55|           1|          48|
    |sub_ln5_fu_87_p2     |         -|   0|  0|  40|          33|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 150|          82|         129|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |derivative_reg_174        |  32|   0|   32|          0|
    |mul_ln14_reg_189          |  48|   0|   48|          0|
    |mul_ln5_reg_169           |  48|   0|   48|          0|
    |sub_ln5_reg_154           |  33|   0|   33|          0|
    |temperature_read_reg_149  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 200|   0|  200|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|       solveCooling|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|       solveCooling|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|       solveCooling|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|       solveCooling|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|       solveCooling|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|       solveCooling|  return value|
|temperature_i         |   in|   32|     ap_ovld|        temperature|       pointer|
|temperature_o         |  out|   32|     ap_ovld|        temperature|       pointer|
|temperature_o_ap_vld  |  out|    1|     ap_ovld|        temperature|       pointer|
|mediumTemperature     |   in|   32|     ap_none|  mediumTemperature|       pointer|
|coolingConstant       |   in|   32|     ap_none|    coolingConstant|       pointer|
|timeStep              |   in|   32|     ap_none|           timeStep|       pointer|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temperature_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %temperature" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 8 'read' 'temperature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %temperature_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 9 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mediumTemperature_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %mediumTemperature" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 10 'read' 'mediumTemperature_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln5_1 = sext i32 %mediumTemperature_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 11 'sext' 'sext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.70ns)   --->   "%sub_ln5 = sub i33 %sext_ln5, i33 %sext_ln5_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 12 'sub' 'sub_ln5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%coolingConstant_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coolingConstant" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 13 'read' 'coolingConstant_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln5_2 = sext i32 %coolingConstant_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 14 'sext' 'sext_ln5_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln5_3 = sext i33 %sub_ln5" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 15 'sext' 'sext_ln5_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (6.86ns)   --->   "%mul_ln5 = mul i48 %sext_ln5_3, i48 %sext_ln5_2" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 16 'mul' 'mul_ln5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 17 [1/2] (6.86ns)   --->   "%mul_ln5 = mul i48 %sext_ln5_3, i48 %sext_ln5_2" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 17 'mul' 'mul_ln5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 18 [1/1] (3.13ns)   --->   "%sub_ln5_1 = sub i48 0, i48 %mul_ln5" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 18 'sub' 'sub_ln5_1' <Predicate = true> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%derivative = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %sub_ln5_1, i32 16, i32 47" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:5->/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:11]   --->   Operation 19 'partselect' 'derivative' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %derivative" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 20 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%timeStep_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %timeStep" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 21 'read' 'timeStep_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %timeStep_read" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 22 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (6.86ns)   --->   "%mul_ln14 = mul i48 %sext_ln14, i48 %sext_ln14_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 23 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 24 [1/2] (6.86ns)   --->   "%mul_ln14 = mul i48 %sext_ln14, i48 %sext_ln14_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 24 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.13>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:9]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %temperature"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %temperature, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mediumTemperature"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mediumTemperature, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coolingConstant"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coolingConstant, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %timeStep"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timeStep, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %temperature_read, i16 0" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (3.13ns)   --->   "%add_ln14 = add i48 %shl_ln, i48 %mul_ln14" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 35 'add' 'add_ln14' <Predicate = true> <Delay = 3.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln14, i32 16, i32 47" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temperature, i32 %trunc_ln" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:14]   --->   Operation 37 'write' 'write_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [/home/soham/Downloads/newton_law_of_cooling/hls_component/newton_hls.cpp:15]   --->   Operation 38 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temperature]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ mediumTemperature]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coolingConstant]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timeStep]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temperature_read       (read          ) [ 00111111]
sext_ln5               (sext          ) [ 00000000]
mediumTemperature_read (read          ) [ 00000000]
sext_ln5_1             (sext          ) [ 00000000]
sub_ln5                (sub           ) [ 00100000]
coolingConstant_read   (read          ) [ 00000000]
sext_ln5_2             (sext          ) [ 00010000]
sext_ln5_3             (sext          ) [ 00010000]
mul_ln5                (mul           ) [ 00001000]
sub_ln5_1              (sub           ) [ 00000000]
derivative             (partselect    ) [ 00000100]
sext_ln14              (sext          ) [ 00000010]
timeStep_read          (read          ) [ 00000000]
sext_ln14_1            (sext          ) [ 00000010]
mul_ln14               (mul           ) [ 00000001]
spectopmodule_ln9      (spectopmodule ) [ 00000000]
specbitsmap_ln0        (specbitsmap   ) [ 00000000]
specinterface_ln0      (specinterface ) [ 00000000]
specbitsmap_ln0        (specbitsmap   ) [ 00000000]
specinterface_ln0      (specinterface ) [ 00000000]
specbitsmap_ln0        (specbitsmap   ) [ 00000000]
specinterface_ln0      (specinterface ) [ 00000000]
specbitsmap_ln0        (specbitsmap   ) [ 00000000]
specinterface_ln0      (specinterface ) [ 00000000]
shl_ln                 (bitconcatenate) [ 00000000]
add_ln14               (add           ) [ 00000000]
trunc_ln               (partselect    ) [ 00000000]
write_ln14             (write         ) [ 00000000]
ret_ln15               (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temperature">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temperature"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mediumTemperature">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mediumTemperature"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coolingConstant">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coolingConstant"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="timeStep">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeStep"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="temperature_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temperature_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mediumTemperature_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mediumTemperature_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="coolingConstant_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coolingConstant_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="timeStep_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timeStep_read/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln14_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="33" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln5_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sext_ln5_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="sub_ln5_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln5/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln5_2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_2/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln5_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="33" slack="1"/>
<pin id="100" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5_3/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln5_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="48" slack="1"/>
<pin id="105" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln5_1/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="derivative_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="48" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="derivative/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln14_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln14_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="6"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln14_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="48" slack="0"/>
<pin id="135" dir="0" index="1" bw="48" slack="1"/>
<pin id="136" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="48" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="0" index="3" bw="7" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="temperature_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="6"/>
<pin id="151" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="temperature_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="sub_ln5_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="1"/>
<pin id="156" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="sext_ln5_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="48" slack="1"/>
<pin id="161" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="sext_ln5_3_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="48" slack="1"/>
<pin id="166" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln5_3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="mul_ln5_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="48" slack="1"/>
<pin id="171" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="derivative_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="derivative "/>
</bind>
</comp>

<comp id="179" class="1005" name="sext_ln14_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="48" slack="1"/>
<pin id="181" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="184" class="1005" name="sext_ln14_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="48" slack="1"/>
<pin id="186" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln14_1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="mul_ln14_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="48" slack="1"/>
<pin id="191" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="82"><net_src comp="40" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="46" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="79" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="83" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="52" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="101"><net_src comp="98" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="102" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="133" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="148"><net_src comp="138" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="152"><net_src comp="40" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="157"><net_src comp="87" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="162"><net_src comp="93" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="167"><net_src comp="98" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="172"><net_src comp="75" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="177"><net_src comp="107" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="182"><net_src comp="117" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="187"><net_src comp="121" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="192"><net_src comp="71" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="133" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temperature | {7 }
 - Input state : 
	Port: solveCooling : temperature | {1 }
	Port: solveCooling : mediumTemperature | {1 }
	Port: solveCooling : coolingConstant | {2 }
	Port: solveCooling : timeStep | {5 }
  - Chain level:
	State 1
		sub_ln5 : 1
	State 2
		mul_ln5 : 1
	State 3
	State 4
		derivative : 1
	State 5
		mul_ln14 : 1
	State 6
	State 7
		add_ln14 : 1
		trunc_ln : 2
		write_ln14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_71             |    4    |   165   |    50   |
|          |             grp_fu_75             |    4    |   169   |    52   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |           sub_ln5_fu_87           |    0    |    0    |    39   |
|          |          sub_ln5_1_fu_102         |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln14_fu_133          |    0    |    0    |    55   |
|----------|-----------------------------------|---------|---------|---------|
|          |    temperature_read_read_fu_40    |    0    |    0    |    0    |
|   read   | mediumTemperature_read_read_fu_46 |    0    |    0    |    0    |
|          |  coolingConstant_read_read_fu_52  |    0    |    0    |    0    |
|          |      timeStep_read_read_fu_58     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln14_write_fu_64      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           sext_ln5_fu_79          |    0    |    0    |    0    |
|          |          sext_ln5_1_fu_83         |    0    |    0    |    0    |
|   sext   |          sext_ln5_2_fu_93         |    0    |    0    |    0    |
|          |          sext_ln5_3_fu_98         |    0    |    0    |    0    |
|          |          sext_ln14_fu_117         |    0    |    0    |    0    |
|          |         sext_ln14_1_fu_121        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|         derivative_fu_107         |    0    |    0    |    0    |
|          |          trunc_ln_fu_138          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_126           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    8    |   334   |   251   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   derivative_reg_174   |   32   |
|    mul_ln14_reg_189    |   48   |
|     mul_ln5_reg_169    |   48   |
|   sext_ln14_1_reg_184  |   48   |
|    sext_ln14_reg_179   |   48   |
|   sext_ln5_2_reg_159   |   48   |
|   sext_ln5_3_reg_164   |   48   |
|     sub_ln5_reg_154    |   33   |
|temperature_read_reg_149|   32   |
+------------------------+--------+
|          Total         |   385  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_71 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_71 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_75 |  p0  |   2  |  33  |   66   ||    9    |
| grp_fu_75 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   258  ||   6.44  ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   334  |   251  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   719  |   287  |
+-----------+--------+--------+--------+--------+
