<?xml version="1.0"?>
<configuration platform="ICX" >
<!--
XML configuration file for Icelake/Lewisburg Server
-->
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2019-2021, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info family="xeon" detection_value='0x606A5, 0x606A6'>
    <sku did="0x09A2" name="IceLake" code="ICX" longname="Intel Xeon Processor E5/E7 v7 (Icelake CPU)" />
  </info>

  <pci>
    <device name="MemMap_VTd" bus="0" dev="0" fun="0" vid="0x8086" did="0x09A2" />
  </pci>

  <mmio>
    <bar name="MMCFG"  bus="0" dev="0" fun="0" reg="0x90" width="8" mask="0x7FFFFFC000000" size="0x1000" desc="PCI Express Register Range"/>
    <bar name="DMIBAR" bus="0" dev="3" fun="0" reg="0x50" width="4" mask="0xFFFFF000"      size="0x1000" enable_bit="0" desc="Root Complex Register Range"/>
  </mmio>

  <io>
  </io>

  <memory>
  </memory>

  <registers>


    <!-- MMCFG -->
    <register name="MMCFG_BASE" type="pcicfg" device="MemMap_VTd" offset="0x90" size="8" desc="MMCFG Address Base">
      <field name="mmcfg_base_addr" bit="26" size="26" desc="TOLM address"/>
    </register>
    <register name="MMCFG_LIMIT" type="pcicfg" device="MemMap_VTd" offset="0x98" size="8" desc="MMCFG Address Limit">
      <field name="mmcfg_limit_addr" bit="26" size="26" desc="TOHM address"/>
    </register>

    <register name="TSEG" type="pcicfg" device="MemMap_VTd" offset="0xA8" size="8" desc="TSEG Memory">
      <field name="base"  bit="20" size="12" desc="Base address"/>
      <field name="limit" bit="52" size="12" desc="Limit address"/>
    </register>
    <register name="TSEG_BASE" type="pcicfg" device="MemMap_VTd" offset="0xA8" size="4" desc="TSEG Memory Base">
      <field name="base"  bit="20" size="12" desc="Base address"/>
    </register>
    <register name="TSEG_LIMIT" type="pcicfg" device="MemMap_VTd" offset="0xAC" size="4" desc="TSEG Memory Limit">
      <field name="limit" bit="20" size="12" desc="Limit address"/>
    </register>

    <register name="TOLM" type="pcicfg" device="MemMap_VTd" offset="0xD0" size="4" desc="Top of Low Memory">
      <field name="addr" bit="26" size="6" desc="TOLM address"/>
    </register>
    <register name="TOHM" type="pcicfg" device="MemMap_VTd" offset="0xC8" size="8" desc="Top of High Memory">
      <field name="addr" bit="26" size="38" desc="TOHM address"/>
    </register>

    <register name="VTBAR" type="mmcfg" device="MemMap_VTd" offset="0x180" size="8" desc="VT BAR Register">
      <field name="Base"   bit="12" size="40" desc="Intel VT-d Base Address"/>
      <field name="Enable" bit="0"  size="1"  desc="VTBAR enable"/>
    </register>

	  <!-- CPU Model Specific Registers -->
    <register name="MSR_BIOS_DONE" type="msr" msr="0x151" desc="BIOS Done Status">
      <field name="SoC_BIOS_DONE" bit="1" size="1" desc="SoC init done"/>
      <field name="IA_UNTRUSTED"  bit="0" size="1" desc="Untrusted mode enable bit"/>
    </register>

    <register name="PRMRR_PHYBASE" type="msr" msr="0x2A0" desc="PRMRR BASE Address 0">
      <field name="PRMRR_MEMTYPE"             bit="0"  size="3"  desc="PRMRR Memory Type" />
      <field name="PRMRR_CONFIGURED"          bit="3"  size="1"  desc="PRMRR Base Configured" />
      <field name="PRMRR_base_address_fields" bit="12" size="40" desc="PRMRR base address bits" />
    </register>

    <!-- Undefined Registers -->
    <register name="MSR_LT_LOCK_MEMORY"   undef="Not defined for platform" />
    <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform" />
    <register name="PRMRR_UNCORE_MASK"    undef="Not defined for the platform" />

  </registers>

  <controls>
  </controls>

</configuration>
