#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  5 17:46:13 2023
# Process ID: 13020
# Current directory: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2140 C:\Users\lorenzo\Desktop\progetto reti logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/vivado.log
# Journal file: C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche\vivado.jou
# Running On: DESKTOP-2LDQ1UK, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17113 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
close_sim
launch_simulation
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing
report_utilization
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
current_sim simulation_2
close_sim
launch_simulation
launch_simulation
close_sim
launch_simulation
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_design
launch_simulation
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization
report_timing
launch_simulation -mode post-synthesis -type functional
open_wave_config {C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_tb_behav_config.wcfg}
source project_tb.tcl
restart
run all
current_sim simulation_5
restart
run all
current_sim simulation_6
close_sim
close_sim
