$date
	Sat Feb 03 11:32:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module notnor_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$scope module inst $end
$var wire 1 # A $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#10
0!
1"
1#
#20
