Return-Path: <devicetree+bounces-293978-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id IDoBMXR+/GnXQgAAu9opvQ
	(envelope-from <devicetree+bounces-293978-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 07 May 2026 13:58:44 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [IPv6:2600:3c04:e001:36c::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 3D68B4E7DCA
	for <lists+devicetree@lfdr.de>; Thu, 07 May 2026 13:58:44 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 131363066BDA
	for <lists+devicetree@lfdr.de>; Thu,  7 May 2026 11:56:09 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A200E383C9E;
	Thu,  7 May 2026 11:56:07 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from metis.whiteo.stw.pengutronix.de (metis.whiteo.stw.pengutronix.de [185.203.201.7])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D60ED30F535
	for <devicetree@vger.kernel.org>; Thu,  7 May 2026 11:56:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.203.201.7
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778154967; cv=none; b=YZhoEa9pNIgZ1SnUujUwDIHXps/hbtJfGrhopcKhf7Iuo37lzWiuGQ0wb+csh+cwsQu7AdKRX2uMEBdNmcd8vO0PIAKXV7TzonI4qRCx2Nqav8VJd60ihBUztLkqI6DFDc4e9kNm0lhjjP3TZMK8BPEv8dTsmE0gllRGSU/xF7A=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778154967; c=relaxed/simple;
	bh=fSsad6JC2tWXR0V8y7aEkbKsYoPNLt1LXqCLLXq9fwk=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=tuy60lJU03C8kCYTJCGytr/w8uExosHRnW4B7haZHIqOur3mK9xc6Vf6qLmOtNbdP9GdMdkvOslz6tSoSI0BcgBNsZ+a3NFMkJV0MxTXXwH7mOnn7Lmz9WDyrCzZDc4o0vQgtRbMQm7xq89rspiDuORlnDOE70MZTMeOOLTjZT0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de; spf=pass smtp.mailfrom=pengutronix.de; arc=none smtp.client-ip=185.203.201.7
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pengutronix.de
Received: from drehscheibe.grey.stw.pengutronix.de ([2a0a:edc0:0:c01:1d::a2])
	by metis.whiteo.stw.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)
	(Exim 4.92)
	(envelope-from <mfe@pengutronix.de>)
	id 1wKxKI-00047R-LW; Thu, 07 May 2026 13:55:34 +0200
Received: from pty.whiteo.stw.pengutronix.de ([2a0a:edc0:2:b01:1d::c5])
	by drehscheibe.grey.stw.pengutronix.de with esmtps  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.96)
	(envelope-from <mfe@pengutronix.de>)
	id 1wKxKG-000unS-0Q;
	Thu, 07 May 2026 13:55:32 +0200
Received: from mfe by pty.whiteo.stw.pengutronix.de with local (Exim 4.98.2)
	(envelope-from <mfe@pengutronix.de>)
	id 1wKxKG-00000005rBe-1kih;
	Thu, 07 May 2026 13:55:32 +0200
Date: Thu, 7 May 2026 13:55:32 +0200
From: Marco Felsch <m.felsch@pengutronix.de>
To: Rob Herring <robh@kernel.org>
Cc: Andrzej Hajda <andrzej.hajda@intel.com>, 
	Neil Armstrong <neil.armstrong@linaro.org>, Robert Foss <rfoss@kernel.org>, 
	Laurent Pinchart <Laurent.pinchart@ideasonboard.com>, Jonas Karlman <jonas@kwiboo.se>, 
	Jernej Skrabec <jernej.skrabec@gmail.com>, Maarten Lankhorst <maarten.lankhorst@linux.intel.com>, 
	Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>, 
	David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>, 
	Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, Marek Vasut <marex@denx.de>, 
	Frank Li <Frank.Li@nxp.com>, Sascha Hauer <s.hauer@pengutronix.de>, 
	Pengutronix Kernel Team <kernel@pengutronix.de>, Fabio Estevam <festevam@gmail.com>, laurentiu.palcu@oss.nxp.com, 
	victor.liu@nxp.com, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, 
	linux-kernel@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 2/4] Revert "dt-bindings: display: bridge: ldb: Fill in
 reg property"
Message-ID: <zbbez4lpme7szgnsd7fqufbuhmvcftw4sqrmwwwzyxu64i2ppb@fh2fgdkc6tat>
References: <20260504-v7-1-topic-ldb-fixes-v1-0-0125d937ff7f@pengutronix.de>
 <20260504-v7-1-topic-ldb-fixes-v1-2-0125d937ff7f@pengutronix.de>
 <20260505141538.GA2547282-robh@kernel.org>
 <2bl2mwpk57xgkuye2gydliymjkzikiovnb7ovnb73olwtfkjwn@byn3732grvnh>
 <CAL_JsqLYS1sgU680KNR60+OvtNwEVKWovht7K2APO3sqeJe6Nw@mail.gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <CAL_JsqLYS1sgU680KNR60+OvtNwEVKWovht7K2APO3sqeJe6Nw@mail.gmail.com>
X-SA-Exim-Connect-IP: 2a0a:edc0:0:c01:1d::a2
X-SA-Exim-Mail-From: mfe@pengutronix.de
X-SA-Exim-Scanned: No (on metis.whiteo.stw.pengutronix.de); SAEximRunCond expanded to false
X-PTX-Original-Recipient: devicetree@vger.kernel.org
X-Rspamd-Queue-Id: 3D68B4E7DCA
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [0.54 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c04:e001:36c::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FROM_HAS_DN(0.00)[];
	TAGGED_FROM(0.00)[bounces-293978-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	DMARC_NA(0.00)[pengutronix.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[26];
	FREEMAIL_CC(0.00)[intel.com,linaro.org,kernel.org,ideasonboard.com,kwiboo.se,gmail.com,linux.intel.com,suse.de,ffwll.ch,denx.de,nxp.com,pengutronix.de,oss.nxp.com,lists.freedesktop.org,vger.kernel.org,lists.linux.dev,lists.infradead.org];
	ASN(0.00)[asn:63949, ipnet:2600:3c04::/32, country:SG];
	MISSING_XM_UA(0.00)[];
	RCVD_COUNT_FIVE(0.00)[6];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[m.felsch@pengutronix.de,devicetree@vger.kernel.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-0.975];
	TAGGED_RCPT(0.00)[devicetree,dt];
	R_DKIM_NA(0.00)[];
	TO_DN_SOME(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:helo,tor.lore.kernel.org:rdns,pengutronix.de:email,pengutronix.de:url,5c:email]
X-Rspamd-Action: no action

On 26-05-06, Rob Herring wrote:
> On Tue, May 5, 2026 at 10:46 AM Marco Felsch <m.felsch@pengutronix.de> wrote:
> >
> > On 26-05-05, Rob Herring wrote:
> > > On Mon, May 04, 2026 at 10:21:42PM +0200, Marco Felsch wrote:
> > > > This reverts commit 16c8d76abe83d75b578d72ee22d25a52c764e14a.
> > > >
> > > > Remove the 'reg' and 'reg-names' property from the LDB.
> > > >
> > > > The LDB is either part of the IOMUX_GPR (i.MX6SX) or the BLKCTRL
> > > > (i.MX8MP, i.MX93) register space. Both IOMUX_GPR and BLKCTRL are
> > > > register ranges with loose register definitions. E.g.
> > > >
> > > >   - On the i.MX8MP there is one register which controls the AXI
> > > >     threshold for two different IPs (BIT(31:16) - IP1, BIT(15:0) - IP2).
> > > >   - On the i.MX6SX IOMUXC_GPR5 controlls: CSI2 mux, WDOG3 settings, PXP
> > > >     handshake, ...
> > > >
> > > > In conclusion: it can't be ensured that one register belongs to one
> > > > dedicated IP and the LDB is rather an exception than the rule.
> > >
> > > It is fine if there's a child node for LDB if the LDB registers are
> > > consistent, but the other misc things are represented by the parent
> > > node. It is certainly not a requirement that either everything be in
> > > child nodes or nothing be in child nodes.
> > >
> > > What I don't see in this series is what problem does this fix? If you
> > > are going to break compatibility, then there had better be a good
> > > reason.
> >
> > Hi Rob,
> >
> > with the upcoming i.MX9x SoCs the parent syscon (BLKCTRL) controlls
> > multiple other IPs, e.g. a DPI mux added by commit 3feaa4342637
> > ("dt-bindings: soc: imx93-media-blk-ctrl: Add PDFC subnode to schema and
> > example").
> >
> > During the discussion of the above commit we agreed that the sub-devices
> > of the syscon shall not use the reg property due to the fact that one
> > register serves multiple purposes. In the above case the same register
> > controlling the dpi-mux also controlls MIPI-DSI bits. The MIPI-DSI bits
> > can be abstracted as drm-bridge as well. Two sub-devs using the same
> > 'reg' property below the same parent seems odd and I don't know if this
> > allowed either.
> 
> It's not generally. There are some exceptions to define things at the
> bit-offset level rather than byte level.

Thanks for the clarification.

> > Now the LDB is also part of this BLKCTRL syscon device but requires the
> > reg property. TBH, I don't know why the reg property was added in the
> > first place, due to the above fact (multiple sub-devs - same register).
> 
> Probably because we asked for it, but we don't always get a complete
> picture of all the h/w functions (though we ask for that too).

I get your point completely and I don't blame anyone.

> But nowhere have you said the LDB registers are mixed with other
> functions. If they aren't, then there is absolutely nothing to change
> in the binding. If they are, then yes, we shouldn't have 'reg'.

No they aren't mixed with other functions (for now). Can you please
confirm that mixing 'reg' based sub-device nodes with non 'reg' based
sub-device nodes  is allowed? E.g. if the below example is allowed?

	system-controller@4ac10000 {
		compatible = "fsl,imx93-media-blk-ctrl", "syscon";
		reg = <0x4ac10000 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;

		...

		bridge@5c {
			compatible = "fsl,imx8mp-ldb";
			reg = <0x5c 0x4>, <0x128 0x4>;
			reg-names = "ldb", "lvds";

			...
		};

		dpi-bridge {
			compatible = "nxp,imx93-pdfc";

			...
		};
	};

Furthermore I thought that for the MMIO bridge@5c device, the 'reg'
porperty would either require the full register address, e.g. 0x4ac1005c
or there needs to be a ranges property.

> > Of course, we could limit the breakage to i.MX9* SoCs only which is done
> > by:
> >  - https://lore.kernel.org/all/20260329-fsl_ldb_schema_fix-v1-1-351372754bc0@nxp.com/
> 
> The rational for that doesn't answer my question either.
> 
> >
> > but I don't think that this would be nice from user and from maintainer
> > perspective, because:
> >  1) The same LDB "IP" would have a different dt-binding
> >     (user perspective)
> 
> It's not the same if the register layout is different. The point of
> having sub nodes is because the sub-block is reused. If that's not the
> case, then there shouldn't be a sub node in the first place.

You're absolutely right, different register layot == not the same IP.

TBH I didn't payed to much attention to the LDB/LVDS bridge. I've now
checked the i.MX8MP and i.MX93 reference manual and saw that the they
are slightly different. The i.MX93 uses registers which are marked as
"Reserved" on the i.MX8MP to control an asnyc FIFO. So the LDB on the
i.MX93 could be a slightly improved version of the i.MX8MP.

Also one bit was redefined between the i.MX8MP and the i.MX93 LVDS_CTRL.

We do require the sub-node to wire up the of-graph for the display
pipeline.

> >  2) It introduces another dimension drivers need to care about
> >     (maintainer perspective)
> 
> I thought Linux didn't even look at 'reg' here.

There are patches which aren't merged yet: 
https://lore.kernel.org/all/20260104213712.128982-1-marek.vasut@mailbox.org/

Regards,
  Marco

> 
> Rob
> 

-- 
#gernperDu 
#CallMeByMyFirstName

Pengutronix e.K.                           |                             |
Steuerwalder Str. 21                       | https://www.pengutronix.de/ |
31137 Hildesheim, Germany                  | Phone: +49-5121-206917-0    |
Amtsgericht Hildesheim, HRA 2686           | Fax:   +49-5121-206917-9    |

