
31_TaskNotifications.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ab4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005c84  08005c84  00006c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ce4  08005ce4  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005ce4  08005ce4  00006ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cec  08005cec  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cec  08005cec  00006cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005cf0  08005cf0  00006cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005cf4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b50  2000006c  08005d60  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bbc  08005d60  00007bbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018255  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003785  00000000  00000000  0001f2f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  00022a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001089  00000000  00000000  00023fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004da6  00000000  00000000  00025061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017b16  00000000  00000000  00029e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd272  00000000  00000000  0004191d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011eb8f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fb4  00000000  00000000  0011ebd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00124b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005c6c 	.word	0x08005c6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08005c6c 	.word	0x08005c6c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	2b00      	cmp	r3, #0
 800054c:	db0b      	blt.n	8000566 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	f003 021f 	and.w	r2, r3, #31
 8000554:	4907      	ldr	r1, [pc, #28]	@ (8000574 <__NVIC_EnableIRQ+0x38>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	095b      	lsrs	r3, r3, #5
 800055c:	2001      	movs	r0, #1
 800055e:	fa00 f202 	lsl.w	r2, r0, r2
 8000562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000566:	bf00      	nop
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	e000e100 	.word	0xe000e100

08000578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	6039      	str	r1, [r7, #0]
 8000582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000588:	2b00      	cmp	r3, #0
 800058a:	db0a      	blt.n	80005a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	b2da      	uxtb	r2, r3
 8000590:	490c      	ldr	r1, [pc, #48]	@ (80005c4 <__NVIC_SetPriority+0x4c>)
 8000592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000596:	0112      	lsls	r2, r2, #4
 8000598:	b2d2      	uxtb	r2, r2
 800059a:	440b      	add	r3, r1
 800059c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a0:	e00a      	b.n	80005b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	4908      	ldr	r1, [pc, #32]	@ (80005c8 <__NVIC_SetPriority+0x50>)
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	f003 030f 	and.w	r3, r3, #15
 80005ae:	3b04      	subs	r3, #4
 80005b0:	0112      	lsls	r2, r2, #4
 80005b2:	b2d2      	uxtb	r2, r2
 80005b4:	440b      	add	r3, r1
 80005b6:	761a      	strb	r2, [r3, #24]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	e000e100 	.word	0xe000e100
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <p13_interrupt_init>:
#include "stm32f4xx_hal.h"


void p13_interrupt_init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	//enable GPIOC clock

	RCC->AHB1ENR |= 4;
 80005d0:	4b19      	ldr	r3, [pc, #100]	@ (8000638 <p13_interrupt_init+0x6c>)
 80005d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d4:	4a18      	ldr	r2, [pc, #96]	@ (8000638 <p13_interrupt_init+0x6c>)
 80005d6:	f043 0304 	orr.w	r3, r3, #4
 80005da:	6313      	str	r3, [r2, #48]	@ 0x30

	//enable syscfg clock
	RCC->APB2ENR |= 0x4000;
 80005dc:	4b16      	ldr	r3, [pc, #88]	@ (8000638 <p13_interrupt_init+0x6c>)
 80005de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005e0:	4a15      	ldr	r2, [pc, #84]	@ (8000638 <p13_interrupt_init+0x6c>)
 80005e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005e6:	6453      	str	r3, [r2, #68]	@ 0x44

	//configure pc13 for push button interrupt
	GPIOC->MODER &=~ 0xC000000;
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <p13_interrupt_init+0x70>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a13      	ldr	r2, [pc, #76]	@ (800063c <p13_interrupt_init+0x70>)
 80005ee:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80005f2:	6013      	str	r3, [r2, #0]

	//clear port selection for EXTI13
	SYSCFG->EXTICR[3] &=~ 0x00F0;
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <p13_interrupt_init+0x74>)
 80005f6:	695b      	ldr	r3, [r3, #20]
 80005f8:	4a11      	ldr	r2, [pc, #68]	@ (8000640 <p13_interrupt_init+0x74>)
 80005fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80005fe:	6153      	str	r3, [r2, #20]

	//select port c for EXTI13
	SYSCFG->EXTICR[3] &=~ 0x0020;
 8000600:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <p13_interrupt_init+0x74>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	4a0e      	ldr	r2, [pc, #56]	@ (8000640 <p13_interrupt_init+0x74>)
 8000606:	f023 0320 	bic.w	r3, r3, #32
 800060a:	6153      	str	r3, [r2, #20]

	//unmask EXTI13
	EXTI->IMR |= 0x2000;
 800060c:	4b0d      	ldr	r3, [pc, #52]	@ (8000644 <p13_interrupt_init+0x78>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a0c      	ldr	r2, [pc, #48]	@ (8000644 <p13_interrupt_init+0x78>)
 8000612:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000616:	6013      	str	r3, [r2, #0]

	//select falling edge trigger
	EXTI->FTSR |= 0x2000;
 8000618:	4b0a      	ldr	r3, [pc, #40]	@ (8000644 <p13_interrupt_init+0x78>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	4a09      	ldr	r2, [pc, #36]	@ (8000644 <p13_interrupt_init+0x78>)
 800061e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000622:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(EXTI15_10_IRQn, 6);
 8000624:	2106      	movs	r1, #6
 8000626:	2028      	movs	r0, #40	@ 0x28
 8000628:	f7ff ffa6 	bl	8000578 <__NVIC_SetPriority>

	NVIC_EnableIRQ(EXTI15_10_IRQn);
 800062c:	2028      	movs	r0, #40	@ 0x28
 800062e:	f7ff ff85 	bl	800053c <__NVIC_EnableIRQ>


}
 8000632:	bf00      	nop
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40023800 	.word	0x40023800
 800063c:	40020800 	.word	0x40020800
 8000640:	40013800 	.word	0x40013800
 8000644:	40013c00 	.word	0x40013c00

08000648 <main>:
static TaskHandle_t xHandlerTask = NULL;

void HandlerTask(void *pvParameters);

int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af02      	add	r7, sp, #8


  HAL_Init(); //hardware abstraction layer
 800064e:	f000 fb59 	bl	8000d04 <HAL_Init>
  SystemClock_Config();
 8000652:	f000 f82f 	bl	80006b4 <SystemClock_Config>
  MX_GPIO_Init();
 8000656:	f000 f89b 	bl	8000790 <MX_GPIO_Init>
  USART2_UART_TX_Init();
 800065a:	f000 fae1 	bl	8000c20 <USART2_UART_TX_Init>

  p13_interrupt_init();
 800065e:	f7ff ffb5 	bl	80005cc <p13_interrupt_init>

  xTaskCreate(HandlerTask, "HandlerTask", STACK_SIZE, NULL, 3, &xHandlerTask);
 8000662:	4b07      	ldr	r3, [pc, #28]	@ (8000680 <main+0x38>)
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2303      	movs	r3, #3
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2280      	movs	r2, #128	@ 0x80
 800066e:	4905      	ldr	r1, [pc, #20]	@ (8000684 <main+0x3c>)
 8000670:	4805      	ldr	r0, [pc, #20]	@ (8000688 <main+0x40>)
 8000672:	f002 ffe5 	bl	8003640 <xTaskCreate>

  vTaskStartScheduler();
 8000676:	f003 f929 	bl	80038cc <vTaskStartScheduler>



  while(1)
 800067a:	bf00      	nop
 800067c:	e7fd      	b.n	800067a <main+0x32>
 800067e:	bf00      	nop
 8000680:	20000088 	.word	0x20000088
 8000684:	08005c84 	.word	0x08005c84
 8000688:	0800068d 	.word	0x0800068d

0800068c <HandlerTask>:
}



void HandlerTask(void *pvParameters)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
	const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS(100);
 8000694:	2364      	movs	r3, #100	@ 0x64
 8000696:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		if(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime) != 0)
 8000698:	68f9      	ldr	r1, [r7, #12]
 800069a:	2000      	movs	r0, #0
 800069c:	f003 fdf2 	bl	8004284 <ulTaskNotifyTake>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d0f8      	beq.n	8000698 <HandlerTask+0xc>
		{
			printf("Handler task - Processing event. \r\n");
 80006a6:	4802      	ldr	r0, [pc, #8]	@ (80006b0 <HandlerTask+0x24>)
 80006a8:	f004 ff3e 	bl	8005528 <puts>
		if(ulTaskNotifyTake(pdFALSE, xMaxExpectedBlockTime) != 0)
 80006ac:	e7f4      	b.n	8000698 <HandlerTask+0xc>
 80006ae:	bf00      	nop
 80006b0:	08005c90 	.word	0x08005c90

080006b4 <SystemClock_Config>:




void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b094      	sub	sp, #80	@ 0x50
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 031c 	add.w	r3, r7, #28
 80006be:	2234      	movs	r2, #52	@ 0x34
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f004 ff38 	bl	8005538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d8:	2300      	movs	r3, #0
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	4b2a      	ldr	r3, [pc, #168]	@ (8000788 <SystemClock_Config+0xd4>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	4a29      	ldr	r2, [pc, #164]	@ (8000788 <SystemClock_Config+0xd4>)
 80006e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006e8:	4b27      	ldr	r3, [pc, #156]	@ (8000788 <SystemClock_Config+0xd4>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006f4:	2300      	movs	r3, #0
 80006f6:	603b      	str	r3, [r7, #0]
 80006f8:	4b24      	ldr	r3, [pc, #144]	@ (800078c <SystemClock_Config+0xd8>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000700:	4a22      	ldr	r2, [pc, #136]	@ (800078c <SystemClock_Config+0xd8>)
 8000702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000706:	6013      	str	r3, [r2, #0]
 8000708:	4b20      	ldr	r3, [pc, #128]	@ (800078c <SystemClock_Config+0xd8>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000710:	603b      	str	r3, [r7, #0]
 8000712:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000714:	2302      	movs	r3, #2
 8000716:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	2301      	movs	r3, #1
 800071a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800071c:	2310      	movs	r3, #16
 800071e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000720:	2302      	movs	r3, #2
 8000722:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000724:	2300      	movs	r3, #0
 8000726:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000728:	2310      	movs	r3, #16
 800072a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800072c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000730:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000732:	2304      	movs	r3, #4
 8000734:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000736:	2302      	movs	r3, #2
 8000738:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800073a:	2302      	movs	r3, #2
 800073c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	4618      	mov	r0, r3
 8000744:	f001 f92c 	bl	80019a0 <HAL_RCC_OscConfig>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800074e:	f000 f89f 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000752:	230f      	movs	r3, #15
 8000754:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000756:	2302      	movs	r3, #2
 8000758:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800075e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000762:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	2102      	movs	r1, #2
 800076e:	4618      	mov	r0, r3
 8000770:	f000 fd9a 	bl	80012a8 <HAL_RCC_ClockConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800077a:	f000 f889 	bl	8000890 <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3750      	adds	r7, #80	@ 0x50
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800
 800078c:	40007000 	.word	0x40007000

08000790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b08a      	sub	sp, #40	@ 0x28
 8000794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
 80007aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007b0:	f043 0304 	orr.w	r3, r3, #4
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b2a      	ldr	r3, [pc, #168]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a25      	ldr	r2, [pc, #148]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b23      	ldr	r3, [pc, #140]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a1e      	ldr	r2, [pc, #120]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000860 <MX_GPIO_Init+0xd0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	4b18      	ldr	r3, [pc, #96]	@ (8000860 <MX_GPIO_Init+0xd0>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a17      	ldr	r2, [pc, #92]	@ (8000860 <MX_GPIO_Init+0xd0>)
 8000804:	f043 0302 	orr.w	r3, r3, #2
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b15      	ldr	r3, [pc, #84]	@ (8000860 <MX_GPIO_Init+0xd0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2120      	movs	r1, #32
 800081a:	4812      	ldr	r0, [pc, #72]	@ (8000864 <MX_GPIO_Init+0xd4>)
 800081c:	f000 fd2a 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000820:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000824:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000826:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800082a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	4619      	mov	r1, r3
 8000836:	480c      	ldr	r0, [pc, #48]	@ (8000868 <MX_GPIO_Init+0xd8>)
 8000838:	f000 fb88 	bl	8000f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800083c:	2320      	movs	r3, #32
 800083e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	4619      	mov	r1, r3
 8000852:	4804      	ldr	r0, [pc, #16]	@ (8000864 <MX_GPIO_Init+0xd4>)
 8000854:	f000 fb7a 	bl	8000f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000858:	bf00      	nop
 800085a:	3728      	adds	r7, #40	@ 0x28
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40020000 	.word	0x40020000
 8000868:	40020800 	.word	0x40020800

0800086c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a04      	ldr	r2, [pc, #16]	@ (800088c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d101      	bne.n	8000882 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800087e:	f000 fa63 	bl	8000d48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40010000 	.word	0x40010000

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <Error_Handler+0x8>

0800089c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <HAL_MspInit+0x54>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008aa:	4a11      	ldr	r2, [pc, #68]	@ (80008f0 <HAL_MspInit+0x54>)
 80008ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <HAL_MspInit+0x54>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	4b0b      	ldr	r3, [pc, #44]	@ (80008f0 <HAL_MspInit+0x54>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	4a0a      	ldr	r2, [pc, #40]	@ (80008f0 <HAL_MspInit+0x54>)
 80008c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ce:	4b08      	ldr	r3, [pc, #32]	@ (80008f0 <HAL_MspInit+0x54>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008da:	2200      	movs	r2, #0
 80008dc:	210f      	movs	r1, #15
 80008de:	f06f 0001 	mvn.w	r0, #1
 80008e2:	f000 fb09 	bl	8000ef8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800

080008f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08a      	sub	sp, #40	@ 0x28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fc:	f107 0314 	add.w	r3, r7, #20
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	605a      	str	r2, [r3, #4]
 8000906:	609a      	str	r2, [r3, #8]
 8000908:	60da      	str	r2, [r3, #12]
 800090a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a19      	ldr	r2, [pc, #100]	@ (8000978 <HAL_UART_MspInit+0x84>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d12b      	bne.n	800096e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	4b18      	ldr	r3, [pc, #96]	@ (800097c <HAL_UART_MspInit+0x88>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091e:	4a17      	ldr	r2, [pc, #92]	@ (800097c <HAL_UART_MspInit+0x88>)
 8000920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000924:	6413      	str	r3, [r2, #64]	@ 0x40
 8000926:	4b15      	ldr	r3, [pc, #84]	@ (800097c <HAL_UART_MspInit+0x88>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <HAL_UART_MspInit+0x88>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093a:	4a10      	ldr	r2, [pc, #64]	@ (800097c <HAL_UART_MspInit+0x88>)
 800093c:	f043 0301 	orr.w	r3, r3, #1
 8000940:	6313      	str	r3, [r2, #48]	@ 0x30
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <HAL_UART_MspInit+0x88>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	f003 0301 	and.w	r3, r3, #1
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800094e:	230c      	movs	r3, #12
 8000950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000952:	2302      	movs	r3, #2
 8000954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800095a:	2303      	movs	r3, #3
 800095c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800095e:	2307      	movs	r3, #7
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4805      	ldr	r0, [pc, #20]	@ (8000980 <HAL_UART_MspInit+0x8c>)
 800096a:	f000 faef 	bl	8000f4c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800096e:	bf00      	nop
 8000970:	3728      	adds	r7, #40	@ 0x28
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40004400 	.word	0x40004400
 800097c:	40023800 	.word	0x40023800
 8000980:	40020000 	.word	0x40020000

08000984 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08c      	sub	sp, #48	@ 0x30
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800098c:	2300      	movs	r3, #0
 800098e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	4b2e      	ldr	r3, [pc, #184]	@ (8000a54 <HAL_InitTick+0xd0>)
 800099a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099c:	4a2d      	ldr	r2, [pc, #180]	@ (8000a54 <HAL_InitTick+0xd0>)
 800099e:	f043 0301 	orr.w	r3, r3, #1
 80009a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80009a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a54 <HAL_InitTick+0xd0>)
 80009a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009b0:	f107 020c 	add.w	r2, r7, #12
 80009b4:	f107 0310 	add.w	r3, r7, #16
 80009b8:	4611      	mov	r1, r2
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 fd8e 	bl	80014dc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009c0:	f000 fd78 	bl	80014b4 <HAL_RCC_GetPCLK2Freq>
 80009c4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009c8:	4a23      	ldr	r2, [pc, #140]	@ (8000a58 <HAL_InitTick+0xd4>)
 80009ca:	fba2 2303 	umull	r2, r3, r2, r3
 80009ce:	0c9b      	lsrs	r3, r3, #18
 80009d0:	3b01      	subs	r3, #1
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009d4:	4b21      	ldr	r3, [pc, #132]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009d6:	4a22      	ldr	r2, [pc, #136]	@ (8000a60 <HAL_InitTick+0xdc>)
 80009d8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009da:	4b20      	ldr	r3, [pc, #128]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009e2:	4a1e      	ldr	r2, [pc, #120]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009e8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ee:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009f4:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009fa:	4818      	ldr	r0, [pc, #96]	@ (8000a5c <HAL_InitTick+0xd8>)
 80009fc:	f001 fa6e 	bl	8001edc <HAL_TIM_Base_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000a06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d11b      	bne.n	8000a46 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a0e:	4813      	ldr	r0, [pc, #76]	@ (8000a5c <HAL_InitTick+0xd8>)
 8000a10:	f001 fabe 	bl	8001f90 <HAL_TIM_Base_Start_IT>
 8000a14:	4603      	mov	r3, r0
 8000a16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000a1a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d111      	bne.n	8000a46 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a22:	2019      	movs	r0, #25
 8000a24:	f000 fa84 	bl	8000f30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b0f      	cmp	r3, #15
 8000a2c:	d808      	bhi.n	8000a40 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	6879      	ldr	r1, [r7, #4]
 8000a32:	2019      	movs	r0, #25
 8000a34:	f000 fa60 	bl	8000ef8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a38:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <HAL_InitTick+0xe0>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6013      	str	r3, [r2, #0]
 8000a3e:	e002      	b.n	8000a46 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a40:	2301      	movs	r3, #1
 8000a42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3730      	adds	r7, #48	@ 0x30
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40023800 	.word	0x40023800
 8000a58:	431bde83 	.word	0x431bde83
 8000a5c:	2000008c 	.word	0x2000008c
 8000a60:	40010000 	.word	0x40010000
 8000a64:	20000004 	.word	0x20000004

08000a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a6c:	bf00      	nop
 8000a6e:	e7fd      	b.n	8000a6c <NMI_Handler+0x4>

08000a70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <HardFault_Handler+0x4>

08000a78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <MemManage_Handler+0x4>

08000a80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <BusFault_Handler+0x4>

08000a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <UsageFault_Handler+0x4>

08000a90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000aa4:	4802      	ldr	r0, [pc, #8]	@ (8000ab0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000aa6:	f001 fae3 	bl	8002070 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	2000008c 	.word	0x2000008c

08000ab4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	60f8      	str	r0, [r7, #12]
 8000abc:	60b9      	str	r1, [r7, #8]
 8000abe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]
 8000ac4:	e00a      	b.n	8000adc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ac6:	f3af 8000 	nop.w
 8000aca:	4601      	mov	r1, r0
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	1c5a      	adds	r2, r3, #1
 8000ad0:	60ba      	str	r2, [r7, #8]
 8000ad2:	b2ca      	uxtb	r2, r1
 8000ad4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad6:	697b      	ldr	r3, [r7, #20]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	617b      	str	r3, [r7, #20]
 8000adc:	697a      	ldr	r2, [r7, #20]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	dbf0      	blt.n	8000ac6 <_read+0x12>
  }

  return len;
 8000ae4:	687b      	ldr	r3, [r7, #4]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b086      	sub	sp, #24
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	60f8      	str	r0, [r7, #12]
 8000af6:	60b9      	str	r1, [r7, #8]
 8000af8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
 8000afe:	e009      	b.n	8000b14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	60ba      	str	r2, [r7, #8]
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 f8c5 	bl	8000c98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	3301      	adds	r3, #1
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	dbf1      	blt.n	8000b00 <_write+0x12>
  }
  return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <_close>:

int _close(int file)
{
 8000b26:	b480      	push	{r7}
 8000b28:	b083      	sub	sp, #12
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
 8000b46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b4e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	370c      	adds	r7, #12
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <_isatty>:

int _isatty(int file)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b083      	sub	sp, #12
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b66:	2301      	movs	r3, #1
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	370c      	adds	r7, #12
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b98:	4a14      	ldr	r2, [pc, #80]	@ (8000bec <_sbrk+0x5c>)
 8000b9a:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <_sbrk+0x60>)
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba4:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d102      	bne.n	8000bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <_sbrk+0x64>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <_sbrk+0x68>)
 8000bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bb2:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <_sbrk+0x64>)
 8000bb4:	681a      	ldr	r2, [r3, #0]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4413      	add	r3, r2
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d207      	bcs.n	8000bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc0:	f004 fcc2 	bl	8005548 <__errno>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	220c      	movs	r2, #12
 8000bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bce:	e009      	b.n	8000be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd0:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <_sbrk+0x64>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4413      	add	r3, r2
 8000bde:	4a05      	ldr	r2, [pc, #20]	@ (8000bf4 <_sbrk+0x64>)
 8000be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000be2:	68fb      	ldr	r3, [r7, #12]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3718      	adds	r7, #24
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20020000 	.word	0x20020000
 8000bf0:	00000400 	.word	0x00000400
 8000bf4:	200000d4 	.word	0x200000d4
 8000bf8:	20004bc0 	.word	0x20004bc0

08000bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c00:	4b06      	ldr	r3, [pc, #24]	@ (8000c1c <SystemInit+0x20>)
 8000c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c06:	4a05      	ldr	r2, [pc, #20]	@ (8000c1c <SystemInit+0x20>)
 8000c08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <USART2_UART_TX_Init>:


UART_HandleTypeDef huart2;

void USART2_UART_TX_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c24:	4b0e      	ldr	r3, [pc, #56]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c26:	4a0f      	ldr	r2, [pc, #60]	@ (8000c64 <USART2_UART_TX_Init+0x44>)
 8000c28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c46:	2208      	movs	r2, #8
 8000c48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c50:	4b03      	ldr	r3, [pc, #12]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c56:	4802      	ldr	r0, [pc, #8]	@ (8000c60 <USART2_UART_TX_Init+0x40>)
 8000c58:	f001 fbdc 	bl	8002414 <HAL_UART_Init>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200000d8 	.word	0x200000d8
 8000c64:	40004400 	.word	0x40004400

08000c68 <USART2_write>:
  /* USER CODE END USART2_Init 2 */

}

int USART2_write(int ch)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & 0x0080)){}
 8000c70:	bf00      	nop
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <USART2_write+0x2c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f9      	beq.n	8000c72 <USART2_write+0xa>
	USART2->DR = (ch & 0xFF);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a04      	ldr	r2, [pc, #16]	@ (8000c94 <USART2_write+0x2c>)
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	6053      	str	r3, [r2, #4]

	return ch;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	40004400 	.word	0x40004400

08000c98 <__io_putchar>:

int __io_putchar(int ch)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
	USART2_write(ch);
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f7ff ffe1 	bl	8000c68 <USART2_write>
	return ch;
 8000ca6:	687b      	ldr	r3, [r7, #4]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ce8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cb4:	f7ff ffa2 	bl	8000bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cb8:	480c      	ldr	r0, [pc, #48]	@ (8000cec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cba:	490d      	ldr	r1, [pc, #52]	@ (8000cf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc0:	e002      	b.n	8000cc8 <LoopCopyDataInit>

08000cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cc6:	3304      	adds	r3, #4

08000cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ccc:	d3f9      	bcc.n	8000cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8000cfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cd4:	e001      	b.n	8000cda <LoopFillZerobss>

08000cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd8:	3204      	adds	r2, #4

08000cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cdc:	d3fb      	bcc.n	8000cd6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000cde:	f004 fc39 	bl	8005554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ce2:	f7ff fcb1 	bl	8000648 <main>
  bx  lr    
 8000ce6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ce8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000cf4:	08005cf4 	.word	0x08005cf4
  ldr r2, =_sbss
 8000cf8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000cfc:	20004bbc 	.word	0x20004bbc

08000d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d00:	e7fe      	b.n	8000d00 <ADC_IRQHandler>
	...

08000d04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d08:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <HAL_Init+0x40>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d44 <HAL_Init+0x40>)
 8000d0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0a      	ldr	r2, [pc, #40]	@ (8000d44 <HAL_Init+0x40>)
 8000d1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d20:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a07      	ldr	r2, [pc, #28]	@ (8000d44 <HAL_Init+0x40>)
 8000d26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f8d8 	bl	8000ee2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d32:	200f      	movs	r0, #15
 8000d34:	f7ff fe26 	bl	8000984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d38:	f7ff fdb0 	bl	800089c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40023c00 	.word	0x40023c00

08000d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <HAL_IncTick+0x20>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <HAL_IncTick+0x24>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	4a04      	ldr	r2, [pc, #16]	@ (8000d6c <HAL_IncTick+0x24>)
 8000d5a:	6013      	str	r3, [r2, #0]
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000120 	.word	0x20000120

08000d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return uwTick;
 8000d74:	4b03      	ldr	r3, [pc, #12]	@ (8000d84 <HAL_GetTick+0x14>)
 8000d76:	681b      	ldr	r3, [r3, #0]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000120 	.word	0x20000120

08000d88 <__NVIC_SetPriorityGrouping>:
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d98:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000da4:	4013      	ands	r3, r2
 8000da6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dba:	4a04      	ldr	r2, [pc, #16]	@ (8000dcc <__NVIC_SetPriorityGrouping+0x44>)
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	60d3      	str	r3, [r2, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <__NVIC_GetPriorityGrouping>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b04      	ldr	r3, [pc, #16]	@ (8000de8 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	0a1b      	lsrs	r3, r3, #8
 8000dda:	f003 0307 	and.w	r3, r3, #7
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <__NVIC_EnableIRQ>:
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	db0b      	blt.n	8000e16 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	f003 021f 	and.w	r2, r3, #31
 8000e04:	4907      	ldr	r1, [pc, #28]	@ (8000e24 <__NVIC_EnableIRQ+0x38>)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	095b      	lsrs	r3, r3, #5
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e16:	bf00      	nop
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000e100 	.word	0xe000e100

08000e28 <__NVIC_SetPriority>:
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	6039      	str	r1, [r7, #0]
 8000e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	db0a      	blt.n	8000e52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	490c      	ldr	r1, [pc, #48]	@ (8000e74 <__NVIC_SetPriority+0x4c>)
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	0112      	lsls	r2, r2, #4
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	440b      	add	r3, r1
 8000e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e50:	e00a      	b.n	8000e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4908      	ldr	r1, [pc, #32]	@ (8000e78 <__NVIC_SetPriority+0x50>)
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	f003 030f 	and.w	r3, r3, #15
 8000e5e:	3b04      	subs	r3, #4
 8000e60:	0112      	lsls	r2, r2, #4
 8000e62:	b2d2      	uxtb	r2, r2
 8000e64:	440b      	add	r3, r1
 8000e66:	761a      	strb	r2, [r3, #24]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000e100 	.word	0xe000e100
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b089      	sub	sp, #36	@ 0x24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f003 0307 	and.w	r3, r3, #7
 8000e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	f1c3 0307 	rsb	r3, r3, #7
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	bf28      	it	cs
 8000e9a:	2304      	movcs	r3, #4
 8000e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	3304      	adds	r3, #4
 8000ea2:	2b06      	cmp	r3, #6
 8000ea4:	d902      	bls.n	8000eac <NVIC_EncodePriority+0x30>
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	3b03      	subs	r3, #3
 8000eaa:	e000      	b.n	8000eae <NVIC_EncodePriority+0x32>
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43da      	mvns	r2, r3
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	401a      	ands	r2, r3
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	fa01 f303 	lsl.w	r3, r1, r3
 8000ece:	43d9      	mvns	r1, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	4313      	orrs	r3, r2
         );
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3724      	adds	r7, #36	@ 0x24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff ff4c 	bl	8000d88 <__NVIC_SetPriorityGrouping>
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
 8000f04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0a:	f7ff ff61 	bl	8000dd0 <__NVIC_GetPriorityGrouping>
 8000f0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	68b9      	ldr	r1, [r7, #8]
 8000f14:	6978      	ldr	r0, [r7, #20]
 8000f16:	f7ff ffb1 	bl	8000e7c <NVIC_EncodePriority>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f20:	4611      	mov	r1, r2
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ff80 	bl	8000e28 <__NVIC_SetPriority>
}
 8000f28:	bf00      	nop
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff ff54 	bl	8000dec <__NVIC_EnableIRQ>
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	@ 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	e165      	b.n	8001234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f68:	2201      	movs	r2, #1
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	697a      	ldr	r2, [r7, #20]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	f040 8154 	bne.w	800122e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d005      	beq.n	8000f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d130      	bne.n	8001000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	2203      	movs	r2, #3
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	68da      	ldr	r2, [r3, #12]
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	091b      	lsrs	r3, r3, #4
 8000fea:	f003 0201 	and.w	r2, r3, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 0303 	and.w	r3, r3, #3
 8001008:	2b03      	cmp	r3, #3
 800100a:	d017      	beq.n	800103c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	2203      	movs	r2, #3
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d123      	bne.n	8001090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	08da      	lsrs	r2, r3, #3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3208      	adds	r2, #8
 8001050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	220f      	movs	r2, #15
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	691a      	ldr	r2, [r3, #16]
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	08da      	lsrs	r2, r3, #3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3208      	adds	r2, #8
 800108a:	69b9      	ldr	r1, [r7, #24]
 800108c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0203 	and.w	r2, r3, #3
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f000 80ae 	beq.w	800122e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b5d      	ldr	r3, [pc, #372]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010da:	4a5c      	ldr	r2, [pc, #368]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010e2:	4b5a      	ldr	r3, [pc, #360]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ee:	4a58      	ldr	r2, [pc, #352]	@ (8001250 <HAL_GPIO_Init+0x304>)
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	089b      	lsrs	r3, r3, #2
 80010f4:	3302      	adds	r3, #2
 80010f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	220f      	movs	r2, #15
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4f      	ldr	r2, [pc, #316]	@ (8001254 <HAL_GPIO_Init+0x308>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x21a>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4e      	ldr	r2, [pc, #312]	@ (8001258 <HAL_GPIO_Init+0x30c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x216>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4d      	ldr	r2, [pc, #308]	@ (800125c <HAL_GPIO_Init+0x310>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x212>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4c      	ldr	r2, [pc, #304]	@ (8001260 <HAL_GPIO_Init+0x314>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x20e>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4b      	ldr	r2, [pc, #300]	@ (8001264 <HAL_GPIO_Init+0x318>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x20a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4a      	ldr	r2, [pc, #296]	@ (8001268 <HAL_GPIO_Init+0x31c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x206>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a49      	ldr	r2, [pc, #292]	@ (800126c <HAL_GPIO_Init+0x320>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x202>
 800114a:	2306      	movs	r3, #6
 800114c:	e00c      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800114e:	2307      	movs	r3, #7
 8001150:	e00a      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001152:	2305      	movs	r3, #5
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001156:	2304      	movs	r3, #4
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	@ (8001250 <HAL_GPIO_Init+0x304>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b3a      	ldr	r3, [pc, #232]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011aa:	4a31      	ldr	r2, [pc, #196]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d4:	4a26      	ldr	r2, [pc, #152]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011da:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001204:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001228:	4a11      	ldr	r2, [pc, #68]	@ (8001270 <HAL_GPIO_Init+0x324>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f ae96 	bls.w	8000f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3724      	adds	r7, #36	@ 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40013800 	.word	0x40013800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40021000 	.word	0x40021000
 8001268:	40021400 	.word	0x40021400
 800126c:	40021800 	.word	0x40021800
 8001270:	40013c00 	.word	0x40013c00

08001274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
 8001280:	4613      	mov	r3, r2
 8001282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001284:	787b      	ldrb	r3, [r7, #1]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001290:	e003      	b.n	800129a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001292:	887b      	ldrh	r3, [r7, #2]
 8001294:	041a      	lsls	r2, r3, #16
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	619a      	str	r2, [r3, #24]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
	...

080012a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d101      	bne.n	80012bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e0cc      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012bc:	4b68      	ldr	r3, [pc, #416]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d90c      	bls.n	80012e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ca:	4b65      	ldr	r3, [pc, #404]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	b2d2      	uxtb	r2, r2
 80012d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012d2:	4b63      	ldr	r3, [pc, #396]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	683a      	ldr	r2, [r7, #0]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e0b8      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d020      	beq.n	8001332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012fc:	4b59      	ldr	r3, [pc, #356]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	4a58      	ldr	r2, [pc, #352]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001306:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0308 	and.w	r3, r3, #8
 8001310:	2b00      	cmp	r3, #0
 8001312:	d005      	beq.n	8001320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001314:	4b53      	ldr	r3, [pc, #332]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a52      	ldr	r2, [pc, #328]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800131a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800131e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001320:	4b50      	ldr	r3, [pc, #320]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	494d      	ldr	r1, [pc, #308]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800132e:	4313      	orrs	r3, r2
 8001330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	2b00      	cmp	r3, #0
 800133c:	d044      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d107      	bne.n	8001356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001346:	4b47      	ldr	r3, [pc, #284]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d119      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e07f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b02      	cmp	r3, #2
 800135c:	d003      	beq.n	8001366 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001362:	2b03      	cmp	r3, #3
 8001364:	d107      	bne.n	8001376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001366:	4b3f      	ldr	r3, [pc, #252]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d109      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e06f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001376:	4b3b      	ldr	r3, [pc, #236]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e067      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001386:	4b37      	ldr	r3, [pc, #220]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f023 0203 	bic.w	r2, r3, #3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	4934      	ldr	r1, [pc, #208]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001394:	4313      	orrs	r3, r2
 8001396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001398:	f7ff fcea 	bl	8000d70 <HAL_GetTick>
 800139c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800139e:	e00a      	b.n	80013b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a0:	f7ff fce6 	bl	8000d70 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e04f      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 020c 	and.w	r2, r3, #12
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d1eb      	bne.n	80013a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013c8:	4b25      	ldr	r3, [pc, #148]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 030f 	and.w	r3, r3, #15
 80013d0:	683a      	ldr	r2, [r7, #0]
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d20c      	bcs.n	80013f0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013d6:	4b22      	ldr	r3, [pc, #136]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013de:	4b20      	ldr	r3, [pc, #128]	@ (8001460 <HAL_RCC_ClockConfig+0x1b8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 030f 	and.w	r3, r3, #15
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d001      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e032      	b.n	8001456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0304 	and.w	r3, r3, #4
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d008      	beq.n	800140e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013fc:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4916      	ldr	r1, [pc, #88]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800140a:	4313      	orrs	r3, r2
 800140c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	2b00      	cmp	r3, #0
 8001418:	d009      	beq.n	800142e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	490e      	ldr	r1, [pc, #56]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 800142a:	4313      	orrs	r3, r2
 800142c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800142e:	f000 f887 	bl	8001540 <HAL_RCC_GetSysClockFreq>
 8001432:	4602      	mov	r2, r0
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <HAL_RCC_ClockConfig+0x1bc>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	091b      	lsrs	r3, r3, #4
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	490a      	ldr	r1, [pc, #40]	@ (8001468 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	5ccb      	ldrb	r3, [r1, r3]
 8001442:	fa22 f303 	lsr.w	r3, r2, r3
 8001446:	4a09      	ldr	r2, [pc, #36]	@ (800146c <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <HAL_RCC_ClockConfig+0x1c8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fa98 	bl	8000984 <HAL_InitTick>

  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40023c00 	.word	0x40023c00
 8001464:	40023800 	.word	0x40023800
 8001468:	08005ccc 	.word	0x08005ccc
 800146c:	20000000 	.word	0x20000000
 8001470:	20000004 	.word	0x20000004

08001474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001478:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_RCC_GetHCLKFreq+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	20000000 	.word	0x20000000

0800148c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001490:	f7ff fff0 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 8001494:	4602      	mov	r2, r0
 8001496:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	0a9b      	lsrs	r3, r3, #10
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	4903      	ldr	r1, [pc, #12]	@ (80014b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014a2:	5ccb      	ldrb	r3, [r1, r3]
 80014a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800
 80014b0:	08005cdc 	.word	0x08005cdc

080014b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014b8:	f7ff ffdc 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 80014bc:	4602      	mov	r2, r0
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	0b5b      	lsrs	r3, r3, #13
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	4903      	ldr	r1, [pc, #12]	@ (80014d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ca:	5ccb      	ldrb	r3, [r1, r3]
 80014cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40023800 	.word	0x40023800
 80014d8:	08005cdc 	.word	0x08005cdc

080014dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	220f      	movs	r2, #15
 80014ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f003 0203 	and.w	r2, r3, #3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001504:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001510:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	08db      	lsrs	r3, r3, #3
 8001516:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800151e:	4b07      	ldr	r3, [pc, #28]	@ (800153c <HAL_RCC_GetClockConfig+0x60>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 020f 	and.w	r2, r3, #15
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	601a      	str	r2, [r3, #0]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	40023c00 	.word	0x40023c00

08001540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001544:	b0ae      	sub	sp, #184	@ 0xb8
 8001546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800154e:	2300      	movs	r3, #0
 8001550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001554:	2300      	movs	r3, #0
 8001556:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800155a:	2300      	movs	r3, #0
 800155c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001560:	2300      	movs	r3, #0
 8001562:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001566:	4bcb      	ldr	r3, [pc, #812]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f003 030c 	and.w	r3, r3, #12
 800156e:	2b0c      	cmp	r3, #12
 8001570:	f200 8206 	bhi.w	8001980 <HAL_RCC_GetSysClockFreq+0x440>
 8001574:	a201      	add	r2, pc, #4	@ (adr r2, 800157c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157a:	bf00      	nop
 800157c:	080015b1 	.word	0x080015b1
 8001580:	08001981 	.word	0x08001981
 8001584:	08001981 	.word	0x08001981
 8001588:	08001981 	.word	0x08001981
 800158c:	080015b9 	.word	0x080015b9
 8001590:	08001981 	.word	0x08001981
 8001594:	08001981 	.word	0x08001981
 8001598:	08001981 	.word	0x08001981
 800159c:	080015c1 	.word	0x080015c1
 80015a0:	08001981 	.word	0x08001981
 80015a4:	08001981 	.word	0x08001981
 80015a8:	08001981 	.word	0x08001981
 80015ac:	080017b1 	.word	0x080017b1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015b0:	4bb9      	ldr	r3, [pc, #740]	@ (8001898 <HAL_RCC_GetSysClockFreq+0x358>)
 80015b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015b6:	e1e7      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015b8:	4bb8      	ldr	r3, [pc, #736]	@ (800189c <HAL_RCC_GetSysClockFreq+0x35c>)
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80015be:	e1e3      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c0:	4bb4      	ldr	r3, [pc, #720]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80015c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015cc:	4bb1      	ldr	r3, [pc, #708]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d071      	beq.n	80016bc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015d8:	4bae      	ldr	r3, [pc, #696]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	099b      	lsrs	r3, r3, #6
 80015de:	2200      	movs	r2, #0
 80015e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015e4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80015e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80015f4:	2300      	movs	r3, #0
 80015f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80015fe:	4622      	mov	r2, r4
 8001600:	462b      	mov	r3, r5
 8001602:	f04f 0000 	mov.w	r0, #0
 8001606:	f04f 0100 	mov.w	r1, #0
 800160a:	0159      	lsls	r1, r3, #5
 800160c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001610:	0150      	lsls	r0, r2, #5
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4621      	mov	r1, r4
 8001618:	1a51      	subs	r1, r2, r1
 800161a:	6439      	str	r1, [r7, #64]	@ 0x40
 800161c:	4629      	mov	r1, r5
 800161e:	eb63 0301 	sbc.w	r3, r3, r1
 8001622:	647b      	str	r3, [r7, #68]	@ 0x44
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001630:	4649      	mov	r1, r9
 8001632:	018b      	lsls	r3, r1, #6
 8001634:	4641      	mov	r1, r8
 8001636:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163a:	4641      	mov	r1, r8
 800163c:	018a      	lsls	r2, r1, #6
 800163e:	4641      	mov	r1, r8
 8001640:	1a51      	subs	r1, r2, r1
 8001642:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001644:	4649      	mov	r1, r9
 8001646:	eb63 0301 	sbc.w	r3, r3, r1
 800164a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001658:	4649      	mov	r1, r9
 800165a:	00cb      	lsls	r3, r1, #3
 800165c:	4641      	mov	r1, r8
 800165e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001662:	4641      	mov	r1, r8
 8001664:	00ca      	lsls	r2, r1, #3
 8001666:	4610      	mov	r0, r2
 8001668:	4619      	mov	r1, r3
 800166a:	4603      	mov	r3, r0
 800166c:	4622      	mov	r2, r4
 800166e:	189b      	adds	r3, r3, r2
 8001670:	633b      	str	r3, [r7, #48]	@ 0x30
 8001672:	462b      	mov	r3, r5
 8001674:	460a      	mov	r2, r1
 8001676:	eb42 0303 	adc.w	r3, r2, r3
 800167a:	637b      	str	r3, [r7, #52]	@ 0x34
 800167c:	f04f 0200 	mov.w	r2, #0
 8001680:	f04f 0300 	mov.w	r3, #0
 8001684:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001688:	4629      	mov	r1, r5
 800168a:	024b      	lsls	r3, r1, #9
 800168c:	4621      	mov	r1, r4
 800168e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001692:	4621      	mov	r1, r4
 8001694:	024a      	lsls	r2, r1, #9
 8001696:	4610      	mov	r0, r2
 8001698:	4619      	mov	r1, r3
 800169a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800169e:	2200      	movs	r2, #0
 80016a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80016a8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80016ac:	f7fe fdb0 	bl	8000210 <__aeabi_uldivmod>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4613      	mov	r3, r2
 80016b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80016ba:	e067      	b.n	800178c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016bc:	4b75      	ldr	r3, [pc, #468]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	099b      	lsrs	r3, r3, #6
 80016c2:	2200      	movs	r2, #0
 80016c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016c8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80016cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80016d6:	2300      	movs	r3, #0
 80016d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016da:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016de:	4622      	mov	r2, r4
 80016e0:	462b      	mov	r3, r5
 80016e2:	f04f 0000 	mov.w	r0, #0
 80016e6:	f04f 0100 	mov.w	r1, #0
 80016ea:	0159      	lsls	r1, r3, #5
 80016ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016f0:	0150      	lsls	r0, r2, #5
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4621      	mov	r1, r4
 80016f8:	1a51      	subs	r1, r2, r1
 80016fa:	62b9      	str	r1, [r7, #40]	@ 0x28
 80016fc:	4629      	mov	r1, r5
 80016fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001702:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	f04f 0300 	mov.w	r3, #0
 800170c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001710:	4649      	mov	r1, r9
 8001712:	018b      	lsls	r3, r1, #6
 8001714:	4641      	mov	r1, r8
 8001716:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800171a:	4641      	mov	r1, r8
 800171c:	018a      	lsls	r2, r1, #6
 800171e:	4641      	mov	r1, r8
 8001720:	ebb2 0a01 	subs.w	sl, r2, r1
 8001724:	4649      	mov	r1, r9
 8001726:	eb63 0b01 	sbc.w	fp, r3, r1
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001736:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800173a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800173e:	4692      	mov	sl, r2
 8001740:	469b      	mov	fp, r3
 8001742:	4623      	mov	r3, r4
 8001744:	eb1a 0303 	adds.w	r3, sl, r3
 8001748:	623b      	str	r3, [r7, #32]
 800174a:	462b      	mov	r3, r5
 800174c:	eb4b 0303 	adc.w	r3, fp, r3
 8001750:	627b      	str	r3, [r7, #36]	@ 0x24
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800175e:	4629      	mov	r1, r5
 8001760:	028b      	lsls	r3, r1, #10
 8001762:	4621      	mov	r1, r4
 8001764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001768:	4621      	mov	r1, r4
 800176a:	028a      	lsls	r2, r1, #10
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001774:	2200      	movs	r2, #0
 8001776:	673b      	str	r3, [r7, #112]	@ 0x70
 8001778:	677a      	str	r2, [r7, #116]	@ 0x74
 800177a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800177e:	f7fe fd47 	bl	8000210 <__aeabi_uldivmod>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4613      	mov	r3, r2
 8001788:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800178c:	4b41      	ldr	r3, [pc, #260]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	0c1b      	lsrs	r3, r3, #16
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	3301      	adds	r3, #1
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800179e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80017ae:	e0eb      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017b0:	4b38      	ldr	r3, [pc, #224]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80017b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017bc:	4b35      	ldr	r3, [pc, #212]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d06b      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c8:	4b32      	ldr	r3, [pc, #200]	@ (8001894 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	099b      	lsrs	r3, r3, #6
 80017ce:	2200      	movs	r2, #0
 80017d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80017d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80017d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017da:	663b      	str	r3, [r7, #96]	@ 0x60
 80017dc:	2300      	movs	r3, #0
 80017de:	667b      	str	r3, [r7, #100]	@ 0x64
 80017e0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80017e4:	4622      	mov	r2, r4
 80017e6:	462b      	mov	r3, r5
 80017e8:	f04f 0000 	mov.w	r0, #0
 80017ec:	f04f 0100 	mov.w	r1, #0
 80017f0:	0159      	lsls	r1, r3, #5
 80017f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017f6:	0150      	lsls	r0, r2, #5
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4621      	mov	r1, r4
 80017fe:	1a51      	subs	r1, r2, r1
 8001800:	61b9      	str	r1, [r7, #24]
 8001802:	4629      	mov	r1, r5
 8001804:	eb63 0301 	sbc.w	r3, r3, r1
 8001808:	61fb      	str	r3, [r7, #28]
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	f04f 0300 	mov.w	r3, #0
 8001812:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001816:	4659      	mov	r1, fp
 8001818:	018b      	lsls	r3, r1, #6
 800181a:	4651      	mov	r1, sl
 800181c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001820:	4651      	mov	r1, sl
 8001822:	018a      	lsls	r2, r1, #6
 8001824:	4651      	mov	r1, sl
 8001826:	ebb2 0801 	subs.w	r8, r2, r1
 800182a:	4659      	mov	r1, fp
 800182c:	eb63 0901 	sbc.w	r9, r3, r1
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800183c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001840:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001844:	4690      	mov	r8, r2
 8001846:	4699      	mov	r9, r3
 8001848:	4623      	mov	r3, r4
 800184a:	eb18 0303 	adds.w	r3, r8, r3
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	462b      	mov	r3, r5
 8001852:	eb49 0303 	adc.w	r3, r9, r3
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	f04f 0200 	mov.w	r2, #0
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001864:	4629      	mov	r1, r5
 8001866:	024b      	lsls	r3, r1, #9
 8001868:	4621      	mov	r1, r4
 800186a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800186e:	4621      	mov	r1, r4
 8001870:	024a      	lsls	r2, r1, #9
 8001872:	4610      	mov	r0, r2
 8001874:	4619      	mov	r1, r3
 8001876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800187a:	2200      	movs	r2, #0
 800187c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800187e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001880:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001884:	f7fe fcc4 	bl	8000210 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4613      	mov	r3, r2
 800188e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001892:	e065      	b.n	8001960 <HAL_RCC_GetSysClockFreq+0x420>
 8001894:	40023800 	.word	0x40023800
 8001898:	00f42400 	.word	0x00f42400
 800189c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a0:	4b3d      	ldr	r3, [pc, #244]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x458>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	099b      	lsrs	r3, r3, #6
 80018a6:	2200      	movs	r2, #0
 80018a8:	4618      	mov	r0, r3
 80018aa:	4611      	mov	r1, r2
 80018ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80018b2:	2300      	movs	r3, #0
 80018b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80018b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80018ba:	4642      	mov	r2, r8
 80018bc:	464b      	mov	r3, r9
 80018be:	f04f 0000 	mov.w	r0, #0
 80018c2:	f04f 0100 	mov.w	r1, #0
 80018c6:	0159      	lsls	r1, r3, #5
 80018c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018cc:	0150      	lsls	r0, r2, #5
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4641      	mov	r1, r8
 80018d4:	1a51      	subs	r1, r2, r1
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	4649      	mov	r1, r9
 80018da:	eb63 0301 	sbc.w	r3, r3, r1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018ec:	4659      	mov	r1, fp
 80018ee:	018b      	lsls	r3, r1, #6
 80018f0:	4651      	mov	r1, sl
 80018f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018f6:	4651      	mov	r1, sl
 80018f8:	018a      	lsls	r2, r1, #6
 80018fa:	4651      	mov	r1, sl
 80018fc:	1a54      	subs	r4, r2, r1
 80018fe:	4659      	mov	r1, fp
 8001900:	eb63 0501 	sbc.w	r5, r3, r1
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	00eb      	lsls	r3, r5, #3
 800190e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001912:	00e2      	lsls	r2, r4, #3
 8001914:	4614      	mov	r4, r2
 8001916:	461d      	mov	r5, r3
 8001918:	4643      	mov	r3, r8
 800191a:	18e3      	adds	r3, r4, r3
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	464b      	mov	r3, r9
 8001920:	eb45 0303 	adc.w	r3, r5, r3
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001932:	4629      	mov	r1, r5
 8001934:	028b      	lsls	r3, r1, #10
 8001936:	4621      	mov	r1, r4
 8001938:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800193c:	4621      	mov	r1, r4
 800193e:	028a      	lsls	r2, r1, #10
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001948:	2200      	movs	r2, #0
 800194a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800194c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800194e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001952:	f7fe fc5d 	bl	8000210 <__aeabi_uldivmod>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4613      	mov	r3, r2
 800195c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001960:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <HAL_RCC_GetSysClockFreq+0x458>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	0f1b      	lsrs	r3, r3, #28
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800196e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001972:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001976:	fbb2 f3f3 	udiv	r3, r2, r3
 800197a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800197e:	e003      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001982:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001986:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001988:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800198c:	4618      	mov	r0, r3
 800198e:	37b8      	adds	r7, #184	@ 0xb8
 8001990:	46bd      	mov	sp, r7
 8001992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800
 800199c:	00f42400 	.word	0x00f42400

080019a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e28d      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 8083 	beq.w	8001ac6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019c0:	4b94      	ldr	r3, [pc, #592]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 030c 	and.w	r3, r3, #12
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d019      	beq.n	8001a00 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019cc:	4b91      	ldr	r3, [pc, #580]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80019d4:	2b08      	cmp	r3, #8
 80019d6:	d106      	bne.n	80019e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019d8:	4b8e      	ldr	r3, [pc, #568]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019e4:	d00c      	beq.n	8001a00 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80019ee:	2b0c      	cmp	r3, #12
 80019f0:	d112      	bne.n	8001a18 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019f2:	4b88      	ldr	r3, [pc, #544]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019fe:	d10b      	bne.n	8001a18 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a00:	4b84      	ldr	r3, [pc, #528]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d05b      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x124>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d157      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e25a      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a20:	d106      	bne.n	8001a30 <HAL_RCC_OscConfig+0x90>
 8001a22:	4b7c      	ldr	r3, [pc, #496]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a7b      	ldr	r2, [pc, #492]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e01d      	b.n	8001a6c <HAL_RCC_OscConfig+0xcc>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a38:	d10c      	bne.n	8001a54 <HAL_RCC_OscConfig+0xb4>
 8001a3a:	4b76      	ldr	r3, [pc, #472]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a75      	ldr	r2, [pc, #468]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a44:	6013      	str	r3, [r2, #0]
 8001a46:	4b73      	ldr	r3, [pc, #460]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a72      	ldr	r2, [pc, #456]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	e00b      	b.n	8001a6c <HAL_RCC_OscConfig+0xcc>
 8001a54:	4b6f      	ldr	r3, [pc, #444]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a6e      	ldr	r2, [pc, #440]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a5e:	6013      	str	r3, [r2, #0]
 8001a60:	4b6c      	ldr	r3, [pc, #432]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a6b      	ldr	r2, [pc, #428]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d013      	beq.n	8001a9c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a74:	f7ff f97c 	bl	8000d70 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a7c:	f7ff f978 	bl	8000d70 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b64      	cmp	r3, #100	@ 0x64
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e21f      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a8e:	4b61      	ldr	r3, [pc, #388]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0xdc>
 8001a9a:	e014      	b.n	8001ac6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9c:	f7ff f968 	bl	8000d70 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa4:	f7ff f964 	bl	8000d70 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b64      	cmp	r3, #100	@ 0x64
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e20b      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ab6:	4b57      	ldr	r3, [pc, #348]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1f0      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x104>
 8001ac2:	e000      	b.n	8001ac6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d06f      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ad2:	4b50      	ldr	r3, [pc, #320]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d017      	beq.n	8001b0e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001ade:	4b4d      	ldr	r3, [pc, #308]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ae6:	2b08      	cmp	r3, #8
 8001ae8:	d105      	bne.n	8001af6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001aea:	4b4a      	ldr	r3, [pc, #296]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d00b      	beq.n	8001b0e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001af6:	4b47      	ldr	r3, [pc, #284]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001afe:	2b0c      	cmp	r3, #12
 8001b00:	d11c      	bne.n	8001b3c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b02:	4b44      	ldr	r3, [pc, #272]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d116      	bne.n	8001b3c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0e:	4b41      	ldr	r3, [pc, #260]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d005      	beq.n	8001b26 <HAL_RCC_OscConfig+0x186>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d001      	beq.n	8001b26 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e1d3      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b26:	4b3b      	ldr	r3, [pc, #236]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	4937      	ldr	r1, [pc, #220]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b3a:	e03a      	b.n	8001bb2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d020      	beq.n	8001b86 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b44:	4b34      	ldr	r3, [pc, #208]	@ (8001c18 <HAL_RCC_OscConfig+0x278>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4a:	f7ff f911 	bl	8000d70 <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b52:	f7ff f90d 	bl	8000d70 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e1b4      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b64:	4b2b      	ldr	r3, [pc, #172]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b70:	4b28      	ldr	r3, [pc, #160]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	4925      	ldr	r1, [pc, #148]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	600b      	str	r3, [r1, #0]
 8001b84:	e015      	b.n	8001bb2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b86:	4b24      	ldr	r3, [pc, #144]	@ (8001c18 <HAL_RCC_OscConfig+0x278>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7ff f8f0 	bl	8000d70 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b94:	f7ff f8ec 	bl	8000d70 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e193      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d036      	beq.n	8001c2c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d016      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <HAL_RCC_OscConfig+0x27c>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bcc:	f7ff f8d0 	bl	8000d70 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bd4:	f7ff f8cc 	bl	8000d70 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e173      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_RCC_OscConfig+0x274>)
 8001be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x234>
 8001bf2:	e01b      	b.n	8001c2c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bf4:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <HAL_RCC_OscConfig+0x27c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bfa:	f7ff f8b9 	bl	8000d70 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c00:	e00e      	b.n	8001c20 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c02:	f7ff f8b5 	bl	8000d70 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d907      	bls.n	8001c20 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e15c      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
 8001c14:	40023800 	.word	0x40023800
 8001c18:	42470000 	.word	0x42470000
 8001c1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c20:	4b8a      	ldr	r3, [pc, #552]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001c22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c24:	f003 0302 	and.w	r3, r3, #2
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1ea      	bne.n	8001c02 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	f000 8097 	beq.w	8001d68 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c3e:	4b83      	ldr	r3, [pc, #524]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	4b7f      	ldr	r3, [pc, #508]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	4a7e      	ldr	r2, [pc, #504]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c5a:	4b7c      	ldr	r3, [pc, #496]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c66:	2301      	movs	r3, #1
 8001c68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6a:	4b79      	ldr	r3, [pc, #484]	@ (8001e50 <HAL_RCC_OscConfig+0x4b0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d118      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c76:	4b76      	ldr	r3, [pc, #472]	@ (8001e50 <HAL_RCC_OscConfig+0x4b0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a75      	ldr	r2, [pc, #468]	@ (8001e50 <HAL_RCC_OscConfig+0x4b0>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c82:	f7ff f875 	bl	8000d70 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c8a:	f7ff f871 	bl	8000d70 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e118      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9c:	4b6c      	ldr	r3, [pc, #432]	@ (8001e50 <HAL_RCC_OscConfig+0x4b0>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d106      	bne.n	8001cbe <HAL_RCC_OscConfig+0x31e>
 8001cb0:	4b66      	ldr	r3, [pc, #408]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb4:	4a65      	ldr	r2, [pc, #404]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cbc:	e01c      	b.n	8001cf8 <HAL_RCC_OscConfig+0x358>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	2b05      	cmp	r3, #5
 8001cc4:	d10c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x340>
 8001cc6:	4b61      	ldr	r3, [pc, #388]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cca:	4a60      	ldr	r2, [pc, #384]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd2:	4b5e      	ldr	r3, [pc, #376]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd6:	4a5d      	ldr	r2, [pc, #372]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cde:	e00b      	b.n	8001cf8 <HAL_RCC_OscConfig+0x358>
 8001ce0:	4b5a      	ldr	r3, [pc, #360]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ce4:	4a59      	ldr	r2, [pc, #356]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001ce6:	f023 0301 	bic.w	r3, r3, #1
 8001cea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cec:	4b57      	ldr	r3, [pc, #348]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf0:	4a56      	ldr	r2, [pc, #344]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001cf2:	f023 0304 	bic.w	r3, r3, #4
 8001cf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d015      	beq.n	8001d2c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d00:	f7ff f836 	bl	8000d70 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f7ff f832 	bl	8000d70 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e0d7      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d0ee      	beq.n	8001d08 <HAL_RCC_OscConfig+0x368>
 8001d2a:	e014      	b.n	8001d56 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2c:	f7ff f820 	bl	8000d70 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d32:	e00a      	b.n	8001d4a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d34:	f7ff f81c 	bl	8000d70 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e0c1      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d4a:	4b40      	ldr	r3, [pc, #256]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1ee      	bne.n	8001d34 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d56:	7dfb      	ldrb	r3, [r7, #23]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d105      	bne.n	8001d68 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	4a3a      	ldr	r2, [pc, #232]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f000 80ad 	beq.w	8001ecc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d72:	4b36      	ldr	r3, [pc, #216]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 030c 	and.w	r3, r3, #12
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d060      	beq.n	8001e40 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d145      	bne.n	8001e12 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d86:	4b33      	ldr	r3, [pc, #204]	@ (8001e54 <HAL_RCC_OscConfig+0x4b4>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7fe fff0 	bl	8000d70 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d94:	f7fe ffec 	bl	8000d70 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e093      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da6:	4b29      	ldr	r3, [pc, #164]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f0      	bne.n	8001d94 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69da      	ldr	r2, [r3, #28]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a1b      	ldr	r3, [r3, #32]
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc0:	019b      	lsls	r3, r3, #6
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc8:	085b      	lsrs	r3, r3, #1
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	041b      	lsls	r3, r3, #16
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd4:	061b      	lsls	r3, r3, #24
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ddc:	071b      	lsls	r3, r3, #28
 8001dde:	491b      	ldr	r1, [pc, #108]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001de4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <HAL_RCC_OscConfig+0x4b4>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dea:	f7fe ffc1 	bl	8000d70 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001df2:	f7fe ffbd 	bl	8000d70 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e064      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0f0      	beq.n	8001df2 <HAL_RCC_OscConfig+0x452>
 8001e10:	e05c      	b.n	8001ecc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e12:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <HAL_RCC_OscConfig+0x4b4>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e18:	f7fe ffaa 	bl	8000d70 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e20:	f7fe ffa6 	bl	8000d70 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e04d      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_RCC_OscConfig+0x4ac>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x480>
 8001e3e:	e045      	b.n	8001ecc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d107      	bne.n	8001e58 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e040      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40007000 	.word	0x40007000
 8001e54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e58:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed8 <HAL_RCC_OscConfig+0x538>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d030      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d129      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d122      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001e88:	4013      	ands	r3, r2
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001e8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d119      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	085b      	lsrs	r3, r3, #1
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d10f      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d107      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e000      	b.n	8001ece <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ecc:	2300      	movs	r3, #0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800

08001edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e041      	b.n	8001f72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d106      	bne.n	8001f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f839 	bl	8001f7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2202      	movs	r2, #2
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3304      	adds	r3, #4
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	f000 f9c0 	bl	80022a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d001      	beq.n	8001fa8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e04e      	b.n	8002046 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2202      	movs	r2, #2
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0201 	orr.w	r2, r2, #1
 8001fbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a23      	ldr	r2, [pc, #140]	@ (8002054 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d022      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd2:	d01d      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8002058 <HAL_TIM_Base_Start_IT+0xc8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d018      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800205c <HAL_TIM_Base_Start_IT+0xcc>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d013      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1c      	ldr	r2, [pc, #112]	@ (8002060 <HAL_TIM_Base_Start_IT+0xd0>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d00e      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8002064 <HAL_TIM_Base_Start_IT+0xd4>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d009      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a19      	ldr	r2, [pc, #100]	@ (8002068 <HAL_TIM_Base_Start_IT+0xd8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_TIM_Base_Start_IT+0x80>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a18      	ldr	r2, [pc, #96]	@ (800206c <HAL_TIM_Base_Start_IT+0xdc>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d111      	bne.n	8002034 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2b06      	cmp	r3, #6
 8002020:	d010      	beq.n	8002044 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f042 0201 	orr.w	r2, r2, #1
 8002030:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002032:	e007      	b.n	8002044 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	40010000 	.word	0x40010000
 8002058:	40000400 	.word	0x40000400
 800205c:	40000800 	.word	0x40000800
 8002060:	40000c00 	.word	0x40000c00
 8002064:	40010400 	.word	0x40010400
 8002068:	40014000 	.word	0x40014000
 800206c:	40001800 	.word	0x40001800

08002070 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d020      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01b      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f06f 0202 	mvn.w	r2, #2
 80020a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f8d2 	bl	8002264 <HAL_TIM_IC_CaptureCallback>
 80020c0:	e005      	b.n	80020ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f8c4 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f8d5 	bl	8002278 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d020      	beq.n	8002120 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d01b      	beq.n	8002120 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0204 	mvn.w	r2, #4
 80020f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2202      	movs	r2, #2
 80020f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f8ac 	bl	8002264 <HAL_TIM_IC_CaptureCallback>
 800210c:	e005      	b.n	800211a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f89e 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f8af 	bl	8002278 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d020      	beq.n	800216c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0308 	and.w	r3, r3, #8
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01b      	beq.n	800216c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0208 	mvn.w	r2, #8
 800213c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2204      	movs	r2, #4
 8002142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f886 	bl	8002264 <HAL_TIM_IC_CaptureCallback>
 8002158:	e005      	b.n	8002166 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f878 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f889 	bl	8002278 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	f003 0310 	and.w	r3, r3, #16
 8002172:	2b00      	cmp	r3, #0
 8002174:	d020      	beq.n	80021b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f003 0310 	and.w	r3, r3, #16
 800217c:	2b00      	cmp	r3, #0
 800217e:	d01b      	beq.n	80021b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0210 	mvn.w	r2, #16
 8002188:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2208      	movs	r2, #8
 800218e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f860 	bl	8002264 <HAL_TIM_IC_CaptureCallback>
 80021a4:	e005      	b.n	80021b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f852 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f863 	bl	8002278 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00c      	beq.n	80021dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d007      	beq.n	80021dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0201 	mvn.w	r2, #1
 80021d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7fe fb48 	bl	800086c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00c      	beq.n	8002200 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d007      	beq.n	8002200 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80021f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f900 	bl	8002400 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00c      	beq.n	8002224 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002210:	2b00      	cmp	r3, #0
 8002212:	d007      	beq.n	8002224 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 f834 	bl	800228c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f003 0320 	and.w	r3, r3, #32
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00c      	beq.n	8002248 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0220 	mvn.w	r2, #32
 8002240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f8d2 	bl	80023ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002248:	bf00      	nop
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a43      	ldr	r2, [pc, #268]	@ (80023c0 <TIM_Base_SetConfig+0x120>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d013      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022be:	d00f      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	4a40      	ldr	r2, [pc, #256]	@ (80023c4 <TIM_Base_SetConfig+0x124>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d00b      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a3f      	ldr	r2, [pc, #252]	@ (80023c8 <TIM_Base_SetConfig+0x128>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d007      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a3e      	ldr	r2, [pc, #248]	@ (80023cc <TIM_Base_SetConfig+0x12c>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d003      	beq.n	80022e0 <TIM_Base_SetConfig+0x40>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a3d      	ldr	r2, [pc, #244]	@ (80023d0 <TIM_Base_SetConfig+0x130>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d108      	bne.n	80022f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a32      	ldr	r2, [pc, #200]	@ (80023c0 <TIM_Base_SetConfig+0x120>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d02b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002300:	d027      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a2f      	ldr	r2, [pc, #188]	@ (80023c4 <TIM_Base_SetConfig+0x124>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d023      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a2e      	ldr	r2, [pc, #184]	@ (80023c8 <TIM_Base_SetConfig+0x128>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d01f      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a2d      	ldr	r2, [pc, #180]	@ (80023cc <TIM_Base_SetConfig+0x12c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d01b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a2c      	ldr	r2, [pc, #176]	@ (80023d0 <TIM_Base_SetConfig+0x130>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d017      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a2b      	ldr	r2, [pc, #172]	@ (80023d4 <TIM_Base_SetConfig+0x134>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d013      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a2a      	ldr	r2, [pc, #168]	@ (80023d8 <TIM_Base_SetConfig+0x138>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d00f      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a29      	ldr	r2, [pc, #164]	@ (80023dc <TIM_Base_SetConfig+0x13c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00b      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <TIM_Base_SetConfig+0x140>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a27      	ldr	r2, [pc, #156]	@ (80023e4 <TIM_Base_SetConfig+0x144>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d003      	beq.n	8002352 <TIM_Base_SetConfig+0xb2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a26      	ldr	r2, [pc, #152]	@ (80023e8 <TIM_Base_SetConfig+0x148>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d108      	bne.n	8002364 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4313      	orrs	r3, r2
 8002362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	4313      	orrs	r3, r2
 8002370:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a0e      	ldr	r2, [pc, #56]	@ (80023c0 <TIM_Base_SetConfig+0x120>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d003      	beq.n	8002392 <TIM_Base_SetConfig+0xf2>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a10      	ldr	r2, [pc, #64]	@ (80023d0 <TIM_Base_SetConfig+0x130>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d103      	bne.n	800239a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	691a      	ldr	r2, [r3, #16]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f043 0204 	orr.w	r2, r3, #4
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	601a      	str	r2, [r3, #0]
}
 80023b2:	bf00      	nop
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40010000 	.word	0x40010000
 80023c4:	40000400 	.word	0x40000400
 80023c8:	40000800 	.word	0x40000800
 80023cc:	40000c00 	.word	0x40000c00
 80023d0:	40010400 	.word	0x40010400
 80023d4:	40014000 	.word	0x40014000
 80023d8:	40014400 	.word	0x40014400
 80023dc:	40014800 	.word	0x40014800
 80023e0:	40001800 	.word	0x40001800
 80023e4:	40001c00 	.word	0x40001c00
 80023e8:	40002000 	.word	0x40002000

080023ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e042      	b.n	80024ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d106      	bne.n	8002440 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f7fe fa5a 	bl	80008f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2224      	movs	r2, #36	@ 0x24
 8002444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002456:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f82b 	bl	80024b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	691a      	ldr	r2, [r3, #16]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800246c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695a      	ldr	r2, [r3, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800247c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68da      	ldr	r2, [r3, #12]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800248c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2220      	movs	r2, #32
 8002498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024b8:	b0c0      	sub	sp, #256	@ 0x100
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d0:	68d9      	ldr	r1, [r3, #12]
 80024d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	ea40 0301 	orr.w	r3, r0, r1
 80024dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800250c:	f021 010c 	bic.w	r1, r1, #12
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800251a:	430b      	orrs	r3, r1
 800251c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800251e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800252a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800252e:	6999      	ldr	r1, [r3, #24]
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	ea40 0301 	orr.w	r3, r0, r1
 800253a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	4b8f      	ldr	r3, [pc, #572]	@ (8002780 <UART_SetConfig+0x2cc>)
 8002544:	429a      	cmp	r2, r3
 8002546:	d005      	beq.n	8002554 <UART_SetConfig+0xa0>
 8002548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	4b8d      	ldr	r3, [pc, #564]	@ (8002784 <UART_SetConfig+0x2d0>)
 8002550:	429a      	cmp	r2, r3
 8002552:	d104      	bne.n	800255e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002554:	f7fe ffae 	bl	80014b4 <HAL_RCC_GetPCLK2Freq>
 8002558:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800255c:	e003      	b.n	8002566 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800255e:	f7fe ff95 	bl	800148c <HAL_RCC_GetPCLK1Freq>
 8002562:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002570:	f040 810c 	bne.w	800278c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002574:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002578:	2200      	movs	r2, #0
 800257a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800257e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002582:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002586:	4622      	mov	r2, r4
 8002588:	462b      	mov	r3, r5
 800258a:	1891      	adds	r1, r2, r2
 800258c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800258e:	415b      	adcs	r3, r3
 8002590:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002592:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002596:	4621      	mov	r1, r4
 8002598:	eb12 0801 	adds.w	r8, r2, r1
 800259c:	4629      	mov	r1, r5
 800259e:	eb43 0901 	adc.w	r9, r3, r1
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	f04f 0300 	mov.w	r3, #0
 80025aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025b6:	4690      	mov	r8, r2
 80025b8:	4699      	mov	r9, r3
 80025ba:	4623      	mov	r3, r4
 80025bc:	eb18 0303 	adds.w	r3, r8, r3
 80025c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025c4:	462b      	mov	r3, r5
 80025c6:	eb49 0303 	adc.w	r3, r9, r3
 80025ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025da:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025e2:	460b      	mov	r3, r1
 80025e4:	18db      	adds	r3, r3, r3
 80025e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80025e8:	4613      	mov	r3, r2
 80025ea:	eb42 0303 	adc.w	r3, r2, r3
 80025ee:	657b      	str	r3, [r7, #84]	@ 0x54
 80025f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80025f8:	f7fd fe0a 	bl	8000210 <__aeabi_uldivmod>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4b61      	ldr	r3, [pc, #388]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002602:	fba3 2302 	umull	r2, r3, r3, r2
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	011c      	lsls	r4, r3, #4
 800260a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800260e:	2200      	movs	r2, #0
 8002610:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002614:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002618:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800261c:	4642      	mov	r2, r8
 800261e:	464b      	mov	r3, r9
 8002620:	1891      	adds	r1, r2, r2
 8002622:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002624:	415b      	adcs	r3, r3
 8002626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002628:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800262c:	4641      	mov	r1, r8
 800262e:	eb12 0a01 	adds.w	sl, r2, r1
 8002632:	4649      	mov	r1, r9
 8002634:	eb43 0b01 	adc.w	fp, r3, r1
 8002638:	f04f 0200 	mov.w	r2, #0
 800263c:	f04f 0300 	mov.w	r3, #0
 8002640:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002644:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002648:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800264c:	4692      	mov	sl, r2
 800264e:	469b      	mov	fp, r3
 8002650:	4643      	mov	r3, r8
 8002652:	eb1a 0303 	adds.w	r3, sl, r3
 8002656:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800265a:	464b      	mov	r3, r9
 800265c:	eb4b 0303 	adc.w	r3, fp, r3
 8002660:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002670:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002674:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002678:	460b      	mov	r3, r1
 800267a:	18db      	adds	r3, r3, r3
 800267c:	643b      	str	r3, [r7, #64]	@ 0x40
 800267e:	4613      	mov	r3, r2
 8002680:	eb42 0303 	adc.w	r3, r2, r3
 8002684:	647b      	str	r3, [r7, #68]	@ 0x44
 8002686:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800268a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800268e:	f7fd fdbf 	bl	8000210 <__aeabi_uldivmod>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4611      	mov	r1, r2
 8002698:	4b3b      	ldr	r3, [pc, #236]	@ (8002788 <UART_SetConfig+0x2d4>)
 800269a:	fba3 2301 	umull	r2, r3, r3, r1
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	2264      	movs	r2, #100	@ 0x64
 80026a2:	fb02 f303 	mul.w	r3, r2, r3
 80026a6:	1acb      	subs	r3, r1, r3
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026ae:	4b36      	ldr	r3, [pc, #216]	@ (8002788 <UART_SetConfig+0x2d4>)
 80026b0:	fba3 2302 	umull	r2, r3, r3, r2
 80026b4:	095b      	lsrs	r3, r3, #5
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026bc:	441c      	add	r4, r3
 80026be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026c2:	2200      	movs	r2, #0
 80026c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026c8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026d0:	4642      	mov	r2, r8
 80026d2:	464b      	mov	r3, r9
 80026d4:	1891      	adds	r1, r2, r2
 80026d6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026d8:	415b      	adcs	r3, r3
 80026da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026e0:	4641      	mov	r1, r8
 80026e2:	1851      	adds	r1, r2, r1
 80026e4:	6339      	str	r1, [r7, #48]	@ 0x30
 80026e6:	4649      	mov	r1, r9
 80026e8:	414b      	adcs	r3, r1
 80026ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026f8:	4659      	mov	r1, fp
 80026fa:	00cb      	lsls	r3, r1, #3
 80026fc:	4651      	mov	r1, sl
 80026fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002702:	4651      	mov	r1, sl
 8002704:	00ca      	lsls	r2, r1, #3
 8002706:	4610      	mov	r0, r2
 8002708:	4619      	mov	r1, r3
 800270a:	4603      	mov	r3, r0
 800270c:	4642      	mov	r2, r8
 800270e:	189b      	adds	r3, r3, r2
 8002710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002714:	464b      	mov	r3, r9
 8002716:	460a      	mov	r2, r1
 8002718:	eb42 0303 	adc.w	r3, r2, r3
 800271c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800272c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002730:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002734:	460b      	mov	r3, r1
 8002736:	18db      	adds	r3, r3, r3
 8002738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800273a:	4613      	mov	r3, r2
 800273c:	eb42 0303 	adc.w	r3, r2, r3
 8002740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002742:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002746:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800274a:	f7fd fd61 	bl	8000210 <__aeabi_uldivmod>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002754:	fba3 1302 	umull	r1, r3, r3, r2
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	2164      	movs	r1, #100	@ 0x64
 800275c:	fb01 f303 	mul.w	r3, r1, r3
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	3332      	adds	r3, #50	@ 0x32
 8002766:	4a08      	ldr	r2, [pc, #32]	@ (8002788 <UART_SetConfig+0x2d4>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	f003 0207 	and.w	r2, r3, #7
 8002772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4422      	add	r2, r4
 800277a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800277c:	e106      	b.n	800298c <UART_SetConfig+0x4d8>
 800277e:	bf00      	nop
 8002780:	40011000 	.word	0x40011000
 8002784:	40011400 	.word	0x40011400
 8002788:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800278c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002790:	2200      	movs	r2, #0
 8002792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002796:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800279a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800279e:	4642      	mov	r2, r8
 80027a0:	464b      	mov	r3, r9
 80027a2:	1891      	adds	r1, r2, r2
 80027a4:	6239      	str	r1, [r7, #32]
 80027a6:	415b      	adcs	r3, r3
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027ae:	4641      	mov	r1, r8
 80027b0:	1854      	adds	r4, r2, r1
 80027b2:	4649      	mov	r1, r9
 80027b4:	eb43 0501 	adc.w	r5, r3, r1
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	00eb      	lsls	r3, r5, #3
 80027c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027c6:	00e2      	lsls	r2, r4, #3
 80027c8:	4614      	mov	r4, r2
 80027ca:	461d      	mov	r5, r3
 80027cc:	4643      	mov	r3, r8
 80027ce:	18e3      	adds	r3, r4, r3
 80027d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027d4:	464b      	mov	r3, r9
 80027d6:	eb45 0303 	adc.w	r3, r5, r3
 80027da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80027fa:	4629      	mov	r1, r5
 80027fc:	008b      	lsls	r3, r1, #2
 80027fe:	4621      	mov	r1, r4
 8002800:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002804:	4621      	mov	r1, r4
 8002806:	008a      	lsls	r2, r1, #2
 8002808:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800280c:	f7fd fd00 	bl	8000210 <__aeabi_uldivmod>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002816:	fba3 2302 	umull	r2, r3, r3, r2
 800281a:	095b      	lsrs	r3, r3, #5
 800281c:	011c      	lsls	r4, r3, #4
 800281e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002822:	2200      	movs	r2, #0
 8002824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002828:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800282c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002830:	4642      	mov	r2, r8
 8002832:	464b      	mov	r3, r9
 8002834:	1891      	adds	r1, r2, r2
 8002836:	61b9      	str	r1, [r7, #24]
 8002838:	415b      	adcs	r3, r3
 800283a:	61fb      	str	r3, [r7, #28]
 800283c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002840:	4641      	mov	r1, r8
 8002842:	1851      	adds	r1, r2, r1
 8002844:	6139      	str	r1, [r7, #16]
 8002846:	4649      	mov	r1, r9
 8002848:	414b      	adcs	r3, r1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002858:	4659      	mov	r1, fp
 800285a:	00cb      	lsls	r3, r1, #3
 800285c:	4651      	mov	r1, sl
 800285e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002862:	4651      	mov	r1, sl
 8002864:	00ca      	lsls	r2, r1, #3
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	4603      	mov	r3, r0
 800286c:	4642      	mov	r2, r8
 800286e:	189b      	adds	r3, r3, r2
 8002870:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002874:	464b      	mov	r3, r9
 8002876:	460a      	mov	r2, r1
 8002878:	eb42 0303 	adc.w	r3, r2, r3
 800287c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	67bb      	str	r3, [r7, #120]	@ 0x78
 800288a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002898:	4649      	mov	r1, r9
 800289a:	008b      	lsls	r3, r1, #2
 800289c:	4641      	mov	r1, r8
 800289e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028a2:	4641      	mov	r1, r8
 80028a4:	008a      	lsls	r2, r1, #2
 80028a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028aa:	f7fd fcb1 	bl	8000210 <__aeabi_uldivmod>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4611      	mov	r1, r2
 80028b4:	4b38      	ldr	r3, [pc, #224]	@ (8002998 <UART_SetConfig+0x4e4>)
 80028b6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ba:	095b      	lsrs	r3, r3, #5
 80028bc:	2264      	movs	r2, #100	@ 0x64
 80028be:	fb02 f303 	mul.w	r3, r2, r3
 80028c2:	1acb      	subs	r3, r1, r3
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	3332      	adds	r3, #50	@ 0x32
 80028c8:	4a33      	ldr	r2, [pc, #204]	@ (8002998 <UART_SetConfig+0x4e4>)
 80028ca:	fba2 2303 	umull	r2, r3, r2, r3
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028d4:	441c      	add	r4, r3
 80028d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028da:	2200      	movs	r2, #0
 80028dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80028de:	677a      	str	r2, [r7, #116]	@ 0x74
 80028e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028e4:	4642      	mov	r2, r8
 80028e6:	464b      	mov	r3, r9
 80028e8:	1891      	adds	r1, r2, r2
 80028ea:	60b9      	str	r1, [r7, #8]
 80028ec:	415b      	adcs	r3, r3
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028f4:	4641      	mov	r1, r8
 80028f6:	1851      	adds	r1, r2, r1
 80028f8:	6039      	str	r1, [r7, #0]
 80028fa:	4649      	mov	r1, r9
 80028fc:	414b      	adcs	r3, r1
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	f04f 0200 	mov.w	r2, #0
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800290c:	4659      	mov	r1, fp
 800290e:	00cb      	lsls	r3, r1, #3
 8002910:	4651      	mov	r1, sl
 8002912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002916:	4651      	mov	r1, sl
 8002918:	00ca      	lsls	r2, r1, #3
 800291a:	4610      	mov	r0, r2
 800291c:	4619      	mov	r1, r3
 800291e:	4603      	mov	r3, r0
 8002920:	4642      	mov	r2, r8
 8002922:	189b      	adds	r3, r3, r2
 8002924:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002926:	464b      	mov	r3, r9
 8002928:	460a      	mov	r2, r1
 800292a:	eb42 0303 	adc.w	r3, r2, r3
 800292e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	663b      	str	r3, [r7, #96]	@ 0x60
 800293a:	667a      	str	r2, [r7, #100]	@ 0x64
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002948:	4649      	mov	r1, r9
 800294a:	008b      	lsls	r3, r1, #2
 800294c:	4641      	mov	r1, r8
 800294e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002952:	4641      	mov	r1, r8
 8002954:	008a      	lsls	r2, r1, #2
 8002956:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800295a:	f7fd fc59 	bl	8000210 <__aeabi_uldivmod>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002964:	fba3 1302 	umull	r1, r3, r3, r2
 8002968:	095b      	lsrs	r3, r3, #5
 800296a:	2164      	movs	r1, #100	@ 0x64
 800296c:	fb01 f303 	mul.w	r3, r1, r3
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	3332      	adds	r3, #50	@ 0x32
 8002976:	4a08      	ldr	r2, [pc, #32]	@ (8002998 <UART_SetConfig+0x4e4>)
 8002978:	fba2 2303 	umull	r2, r3, r2, r3
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	f003 020f 	and.w	r2, r3, #15
 8002982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4422      	add	r2, r4
 800298a:	609a      	str	r2, [r3, #8]
}
 800298c:	bf00      	nop
 800298e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002992:	46bd      	mov	sp, r7
 8002994:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002998:	51eb851f 	.word	0x51eb851f

0800299c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80029a0:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <SysTick_Handler+0x1c>)
 80029a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80029a4:	f001 fbe0 	bl	8004168 <xTaskGetSchedulerState>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d001      	beq.n	80029b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80029ae:	f002 fa23 	bl	8004df8 <xPortSysTickHandler>
  }
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	e000e010 	.word	0xe000e010

080029bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4a07      	ldr	r2, [pc, #28]	@ (80029e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80029cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	4a06      	ldr	r2, [pc, #24]	@ (80029ec <vApplicationGetIdleTaskMemory+0x30>)
 80029d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2280      	movs	r2, #128	@ 0x80
 80029d8:	601a      	str	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000124 	.word	0x20000124
 80029ec:	20000180 	.word	0x20000180

080029f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4a07      	ldr	r2, [pc, #28]	@ (8002a1c <vApplicationGetTimerTaskMemory+0x2c>)
 8002a00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4a06      	ldr	r2, [pc, #24]	@ (8002a20 <vApplicationGetTimerTaskMemory+0x30>)
 8002a06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a0e:	601a      	str	r2, [r3, #0]
}
 8002a10:	bf00      	nop
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	20000380 	.word	0x20000380
 8002a20:	200003dc 	.word	0x200003dc

08002a24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f103 0208 	add.w	r2, r3, #8
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f103 0208 	add.w	r2, r3, #8
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f103 0208 	add.w	r2, r3, #8
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b085      	sub	sp, #20
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	683a      	ldr	r2, [r7, #0]
 8002aa8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	601a      	str	r2, [r3, #0]
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b085      	sub	sp, #20
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
 8002ace:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002adc:	d103      	bne.n	8002ae6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	e00c      	b.n	8002b00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	e002      	b.n	8002af4 <vListInsert+0x2e>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d2f6      	bcs.n	8002aee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	1c5a      	adds	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	601a      	str	r2, [r3, #0]
}
 8002b2c:	bf00      	nop
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6892      	ldr	r2, [r2, #8]
 8002b4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6852      	ldr	r2, [r2, #4]
 8002b58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d103      	bne.n	8002b6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	1e5a      	subs	r2, r3, #1
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d10b      	bne.n	8002bb8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ba4:	f383 8811 	msr	BASEPRI, r3
 8002ba8:	f3bf 8f6f 	isb	sy
 8002bac:	f3bf 8f4f 	dsb	sy
 8002bb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002bb2:	bf00      	nop
 8002bb4:	bf00      	nop
 8002bb6:	e7fd      	b.n	8002bb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002bb8:	f002 f88e 	bl	8004cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc4:	68f9      	ldr	r1, [r7, #12]
 8002bc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bc8:	fb01 f303 	mul.w	r3, r1, r3
 8002bcc:	441a      	add	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be8:	3b01      	subs	r3, #1
 8002bea:	68f9      	ldr	r1, [r7, #12]
 8002bec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002bee:	fb01 f303 	mul.w	r3, r1, r3
 8002bf2:	441a      	add	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	22ff      	movs	r2, #255	@ 0xff
 8002bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	22ff      	movs	r2, #255	@ 0xff
 8002c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d114      	bne.n	8002c38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01a      	beq.n	8002c4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3310      	adds	r3, #16
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f001 f8e4 	bl	8003de8 <xTaskRemoveFromEventList>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d012      	beq.n	8002c4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c26:	4b0d      	ldr	r3, [pc, #52]	@ (8002c5c <xQueueGenericReset+0xd0>)
 8002c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f3bf 8f4f 	dsb	sy
 8002c32:	f3bf 8f6f 	isb	sy
 8002c36:	e009      	b.n	8002c4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	3310      	adds	r3, #16
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff fef1 	bl	8002a24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	3324      	adds	r3, #36	@ 0x24
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff feec 	bl	8002a24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002c4c:	f002 f876 	bl	8004d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002c50:	2301      	movs	r3, #1
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	e000ed04 	.word	0xe000ed04

08002c60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08e      	sub	sp, #56	@ 0x38
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
 8002c6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10b      	bne.n	8002c8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c78:	f383 8811 	msr	BASEPRI, r3
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c86:	bf00      	nop
 8002c88:	bf00      	nop
 8002c8a:	e7fd      	b.n	8002c88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10b      	bne.n	8002caa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	e7fd      	b.n	8002ca6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d002      	beq.n	8002cb6 <xQueueGenericCreateStatic+0x56>
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <xQueueGenericCreateStatic+0x5a>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <xQueueGenericCreateStatic+0x5c>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10b      	bne.n	8002cd8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cc4:	f383 8811 	msr	BASEPRI, r3
 8002cc8:	f3bf 8f6f 	isb	sy
 8002ccc:	f3bf 8f4f 	dsb	sy
 8002cd0:	623b      	str	r3, [r7, #32]
}
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	e7fd      	b.n	8002cd4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d102      	bne.n	8002ce4 <xQueueGenericCreateStatic+0x84>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d101      	bne.n	8002ce8 <xQueueGenericCreateStatic+0x88>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <xQueueGenericCreateStatic+0x8a>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10b      	bne.n	8002d06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	61fb      	str	r3, [r7, #28]
}
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	e7fd      	b.n	8002d02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d06:	2350      	movs	r3, #80	@ 0x50
 8002d08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	2b50      	cmp	r3, #80	@ 0x50
 8002d0e:	d00b      	beq.n	8002d28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d14:	f383 8811 	msr	BASEPRI, r3
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	f3bf 8f4f 	dsb	sy
 8002d20:	61bb      	str	r3, [r7, #24]
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00d      	beq.n	8002d50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d42:	9300      	str	r3, [sp, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	68b9      	ldr	r1, [r7, #8]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f000 f805 	bl	8002d5a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3730      	adds	r7, #48	@ 0x30
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b084      	sub	sp, #16
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
 8002d66:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d103      	bne.n	8002d76 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e002      	b.n	8002d7c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	68fa      	ldr	r2, [r7, #12]
 8002d80:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d88:	2101      	movs	r1, #1
 8002d8a:	69b8      	ldr	r0, [r7, #24]
 8002d8c:	f7ff fefe 	bl	8002b8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08e      	sub	sp, #56	@ 0x38
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002dae:	2300      	movs	r3, #0
 8002db0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10b      	bne.n	8002dd4 <xQueueGenericSend+0x34>
	__asm volatile
 8002dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc0:	f383 8811 	msr	BASEPRI, r3
 8002dc4:	f3bf 8f6f 	isb	sy
 8002dc8:	f3bf 8f4f 	dsb	sy
 8002dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	e7fd      	b.n	8002dd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d103      	bne.n	8002de2 <xQueueGenericSend+0x42>
 8002dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <xQueueGenericSend+0x46>
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <xQueueGenericSend+0x48>
 8002de6:	2300      	movs	r3, #0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10b      	bne.n	8002e04 <xQueueGenericSend+0x64>
	__asm volatile
 8002dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df0:	f383 8811 	msr	BASEPRI, r3
 8002df4:	f3bf 8f6f 	isb	sy
 8002df8:	f3bf 8f4f 	dsb	sy
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	e7fd      	b.n	8002e00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d103      	bne.n	8002e12 <xQueueGenericSend+0x72>
 8002e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <xQueueGenericSend+0x76>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e000      	b.n	8002e18 <xQueueGenericSend+0x78>
 8002e16:	2300      	movs	r3, #0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10b      	bne.n	8002e34 <xQueueGenericSend+0x94>
	__asm volatile
 8002e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e20:	f383 8811 	msr	BASEPRI, r3
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	f3bf 8f4f 	dsb	sy
 8002e2c:	623b      	str	r3, [r7, #32]
}
 8002e2e:	bf00      	nop
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e34:	f001 f998 	bl	8004168 <xTaskGetSchedulerState>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d102      	bne.n	8002e44 <xQueueGenericSend+0xa4>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <xQueueGenericSend+0xa8>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <xQueueGenericSend+0xaa>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10b      	bne.n	8002e66 <xQueueGenericSend+0xc6>
	__asm volatile
 8002e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e52:	f383 8811 	msr	BASEPRI, r3
 8002e56:	f3bf 8f6f 	isb	sy
 8002e5a:	f3bf 8f4f 	dsb	sy
 8002e5e:	61fb      	str	r3, [r7, #28]
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	e7fd      	b.n	8002e62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e66:	f001 ff37 	bl	8004cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <xQueueGenericSend+0xdc>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d129      	bne.n	8002ed0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	68b9      	ldr	r1, [r7, #8]
 8002e80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e82:	f000 fa0f 	bl	80032a4 <prvCopyDataToQueue>
 8002e86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e92:	3324      	adds	r3, #36	@ 0x24
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 ffa7 	bl	8003de8 <xTaskRemoveFromEventList>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d013      	beq.n	8002ec8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002ea0:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002ea2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	f3bf 8f4f 	dsb	sy
 8002eac:	f3bf 8f6f 	isb	sy
 8002eb0:	e00a      	b.n	8002ec8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002eb8:	4b39      	ldr	r3, [pc, #228]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002eba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	f3bf 8f4f 	dsb	sy
 8002ec4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002ec8:	f001 ff38 	bl	8004d3c <vPortExitCritical>
				return pdPASS;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e063      	b.n	8002f98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ed6:	f001 ff31 	bl	8004d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	e05c      	b.n	8002f98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d106      	bne.n	8002ef2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 ffe1 	bl	8003eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ef2:	f001 ff23 	bl	8004d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ef6:	f000 fd51 	bl	800399c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002efa:	f001 feed 	bl	8004cd8 <vPortEnterCritical>
 8002efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f04:	b25b      	sxtb	r3, r3
 8002f06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f0a:	d103      	bne.n	8002f14 <xQueueGenericSend+0x174>
 8002f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f1a:	b25b      	sxtb	r3, r3
 8002f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f20:	d103      	bne.n	8002f2a <xQueueGenericSend+0x18a>
 8002f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f2a:	f001 ff07 	bl	8004d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f2e:	1d3a      	adds	r2, r7, #4
 8002f30:	f107 0314 	add.w	r3, r7, #20
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f000 ffd0 	bl	8003edc <xTaskCheckForTimeOut>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d124      	bne.n	8002f8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002f42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f44:	f000 faa6 	bl	8003494 <prvIsQueueFull>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d018      	beq.n	8002f80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f50:	3310      	adds	r3, #16
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fef4 	bl	8003d44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002f5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f5e:	f000 fa31 	bl	80033c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002f62:	f000 fd29 	bl	80039b8 <xTaskResumeAll>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f47f af7c 	bne.w	8002e66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa0 <xQueueGenericSend+0x200>)
 8002f70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	f3bf 8f4f 	dsb	sy
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	e772      	b.n	8002e66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002f80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f82:	f000 fa1f 	bl	80033c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f86:	f000 fd17 	bl	80039b8 <xTaskResumeAll>
 8002f8a:	e76c      	b.n	8002e66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f8e:	f000 fa19 	bl	80033c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f92:	f000 fd11 	bl	80039b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002f96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3738      	adds	r7, #56	@ 0x38
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	e000ed04 	.word	0xe000ed04

08002fa4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b090      	sub	sp, #64	@ 0x40
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
 8002fb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002fce:	bf00      	nop
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d103      	bne.n	8002fe2 <xQueueGenericSendFromISR+0x3e>
 8002fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <xQueueGenericSendFromISR+0x42>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <xQueueGenericSendFromISR+0x44>
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10b      	bne.n	8003004 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff0:	f383 8811 	msr	BASEPRI, r3
 8002ff4:	f3bf 8f6f 	isb	sy
 8002ff8:	f3bf 8f4f 	dsb	sy
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ffe:	bf00      	nop
 8003000:	bf00      	nop
 8003002:	e7fd      	b.n	8003000 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b02      	cmp	r3, #2
 8003008:	d103      	bne.n	8003012 <xQueueGenericSendFromISR+0x6e>
 800300a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800300c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <xQueueGenericSendFromISR+0x72>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <xQueueGenericSendFromISR+0x74>
 8003016:	2300      	movs	r3, #0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10b      	bne.n	8003034 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800301c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	623b      	str	r3, [r7, #32]
}
 800302e:	bf00      	nop
 8003030:	bf00      	nop
 8003032:	e7fd      	b.n	8003030 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003034:	f001 ff30 	bl	8004e98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003038:	f3ef 8211 	mrs	r2, BASEPRI
 800303c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003040:	f383 8811 	msr	BASEPRI, r3
 8003044:	f3bf 8f6f 	isb	sy
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	61fa      	str	r2, [r7, #28]
 800304e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003050:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003056:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800305a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305c:	429a      	cmp	r2, r3
 800305e:	d302      	bcc.n	8003066 <xQueueGenericSendFromISR+0xc2>
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	2b02      	cmp	r3, #2
 8003064:	d12f      	bne.n	80030c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003068:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800306c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003074:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	68b9      	ldr	r1, [r7, #8]
 800307a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800307c:	f000 f912 	bl	80032a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003080:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003088:	d112      	bne.n	80030b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800308a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	2b00      	cmp	r3, #0
 8003090:	d016      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003094:	3324      	adds	r3, #36	@ 0x24
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fea6 	bl	8003de8 <xTaskRemoveFromEventList>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00e      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00b      	beq.n	80030c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	e007      	b.n	80030c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80030b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80030b4:	3301      	adds	r3, #1
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	b25a      	sxtb	r2, r3
 80030ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80030c0:	2301      	movs	r3, #1
 80030c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80030c4:	e001      	b.n	80030ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030cc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80030d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80030d8:	4618      	mov	r0, r3
 80030da:	3740      	adds	r7, #64	@ 0x40
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08c      	sub	sp, #48	@ 0x30
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80030ec:	2300      	movs	r3, #0
 80030ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80030f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10b      	bne.n	8003112 <xQueueReceive+0x32>
	__asm volatile
 80030fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030fe:	f383 8811 	msr	BASEPRI, r3
 8003102:	f3bf 8f6f 	isb	sy
 8003106:	f3bf 8f4f 	dsb	sy
 800310a:	623b      	str	r3, [r7, #32]
}
 800310c:	bf00      	nop
 800310e:	bf00      	nop
 8003110:	e7fd      	b.n	800310e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d103      	bne.n	8003120 <xQueueReceive+0x40>
 8003118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800311a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <xQueueReceive+0x44>
 8003120:	2301      	movs	r3, #1
 8003122:	e000      	b.n	8003126 <xQueueReceive+0x46>
 8003124:	2300      	movs	r3, #0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10b      	bne.n	8003142 <xQueueReceive+0x62>
	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	61fb      	str	r3, [r7, #28]
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003142:	f001 f811 	bl	8004168 <xTaskGetSchedulerState>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d102      	bne.n	8003152 <xQueueReceive+0x72>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <xQueueReceive+0x76>
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <xQueueReceive+0x78>
 8003156:	2300      	movs	r3, #0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10b      	bne.n	8003174 <xQueueReceive+0x94>
	__asm volatile
 800315c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	61bb      	str	r3, [r7, #24]
}
 800316e:	bf00      	nop
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003174:	f001 fdb0 	bl	8004cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003180:	2b00      	cmp	r3, #0
 8003182:	d01f      	beq.n	80031c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003188:	f000 f8f6 	bl	8003378 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	1e5a      	subs	r2, r3, #1
 8003190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003192:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00f      	beq.n	80031bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800319c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800319e:	3310      	adds	r3, #16
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 fe21 	bl	8003de8 <xTaskRemoveFromEventList>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d007      	beq.n	80031bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031ac:	4b3c      	ldr	r3, [pc, #240]	@ (80032a0 <xQueueReceive+0x1c0>)
 80031ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	f3bf 8f4f 	dsb	sy
 80031b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031bc:	f001 fdbe 	bl	8004d3c <vPortExitCritical>
				return pdPASS;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e069      	b.n	8003298 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d103      	bne.n	80031d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80031ca:	f001 fdb7 	bl	8004d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e062      	b.n	8003298 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80031d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d106      	bne.n	80031e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80031d8:	f107 0310 	add.w	r3, r7, #16
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 fe67 	bl	8003eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031e2:	2301      	movs	r3, #1
 80031e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031e6:	f001 fda9 	bl	8004d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031ea:	f000 fbd7 	bl	800399c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ee:	f001 fd73 	bl	8004cd8 <vPortEnterCritical>
 80031f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031f8:	b25b      	sxtb	r3, r3
 80031fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031fe:	d103      	bne.n	8003208 <xQueueReceive+0x128>
 8003200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003202:	2200      	movs	r2, #0
 8003204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800320e:	b25b      	sxtb	r3, r3
 8003210:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003214:	d103      	bne.n	800321e <xQueueReceive+0x13e>
 8003216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800321e:	f001 fd8d 	bl	8004d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003222:	1d3a      	adds	r2, r7, #4
 8003224:	f107 0310 	add.w	r3, r7, #16
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f000 fe56 	bl	8003edc <xTaskCheckForTimeOut>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d123      	bne.n	800327e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003236:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003238:	f000 f916 	bl	8003468 <prvIsQueueEmpty>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d017      	beq.n	8003272 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003244:	3324      	adds	r3, #36	@ 0x24
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	4611      	mov	r1, r2
 800324a:	4618      	mov	r0, r3
 800324c:	f000 fd7a 	bl	8003d44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003250:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003252:	f000 f8b7 	bl	80033c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003256:	f000 fbaf 	bl	80039b8 <xTaskResumeAll>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d189      	bne.n	8003174 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003260:	4b0f      	ldr	r3, [pc, #60]	@ (80032a0 <xQueueReceive+0x1c0>)
 8003262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	e780      	b.n	8003174 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003274:	f000 f8a6 	bl	80033c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003278:	f000 fb9e 	bl	80039b8 <xTaskResumeAll>
 800327c:	e77a      	b.n	8003174 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800327e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003280:	f000 f8a0 	bl	80033c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003284:	f000 fb98 	bl	80039b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003288:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800328a:	f000 f8ed 	bl	8003468 <prvIsQueueEmpty>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	f43f af6f 	beq.w	8003174 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003296:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003298:	4618      	mov	r0, r3
 800329a:	3730      	adds	r7, #48	@ 0x30
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	e000ed04 	.word	0xe000ed04

080032a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80032b0:	2300      	movs	r3, #0
 80032b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10d      	bne.n	80032de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d14d      	bne.n	8003366 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 ff68 	bl	80041a4 <xTaskPriorityDisinherit>
 80032d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	e043      	b.n	8003366 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d119      	bne.n	8003318 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6858      	ldr	r0, [r3, #4]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	461a      	mov	r2, r3
 80032ee:	68b9      	ldr	r1, [r7, #8]
 80032f0:	f002 f957 	bl	80055a2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	441a      	add	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	429a      	cmp	r2, r3
 800330c:	d32b      	bcc.n	8003366 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	e026      	b.n	8003366 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	68d8      	ldr	r0, [r3, #12]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	461a      	mov	r2, r3
 8003322:	68b9      	ldr	r1, [r7, #8]
 8003324:	f002 f93d 	bl	80055a2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68da      	ldr	r2, [r3, #12]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	425b      	negs	r3, r3
 8003332:	441a      	add	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d207      	bcs.n	8003354 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	425b      	negs	r3, r3
 800334e:	441a      	add	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b02      	cmp	r3, #2
 8003358:	d105      	bne.n	8003366 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	3b01      	subs	r3, #1
 8003364:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1c5a      	adds	r2, r3, #1
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800336e:	697b      	ldr	r3, [r7, #20]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3718      	adds	r7, #24
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d018      	beq.n	80033bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	441a      	add	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68da      	ldr	r2, [r3, #12]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d303      	bcc.n	80033ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68d9      	ldr	r1, [r3, #12]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	461a      	mov	r2, r3
 80033b6:	6838      	ldr	r0, [r7, #0]
 80033b8:	f002 f8f3 	bl	80055a2 <memcpy>
	}
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80033cc:	f001 fc84 	bl	8004cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033d8:	e011      	b.n	80033fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d012      	beq.n	8003408 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3324      	adds	r3, #36	@ 0x24
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 fcfe 	bl	8003de8 <xTaskRemoveFromEventList>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80033f2:	f000 fdd7 	bl	8003fa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80033fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003402:	2b00      	cmp	r3, #0
 8003404:	dce9      	bgt.n	80033da <prvUnlockQueue+0x16>
 8003406:	e000      	b.n	800340a <prvUnlockQueue+0x46>
					break;
 8003408:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	22ff      	movs	r2, #255	@ 0xff
 800340e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003412:	f001 fc93 	bl	8004d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003416:	f001 fc5f 	bl	8004cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003420:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003422:	e011      	b.n	8003448 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d012      	beq.n	8003452 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3310      	adds	r3, #16
 8003430:	4618      	mov	r0, r3
 8003432:	f000 fcd9 	bl	8003de8 <xTaskRemoveFromEventList>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800343c:	f000 fdb2 	bl	8003fa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	3b01      	subs	r3, #1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003448:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800344c:	2b00      	cmp	r3, #0
 800344e:	dce9      	bgt.n	8003424 <prvUnlockQueue+0x60>
 8003450:	e000      	b.n	8003454 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003452:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	22ff      	movs	r2, #255	@ 0xff
 8003458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800345c:	f001 fc6e 	bl	8004d3c <vPortExitCritical>
}
 8003460:	bf00      	nop
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003470:	f001 fc32 	bl	8004cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	2b00      	cmp	r3, #0
 800347a:	d102      	bne.n	8003482 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800347c:	2301      	movs	r3, #1
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e001      	b.n	8003486 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003486:	f001 fc59 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800349c:	f001 fc1c 	bl	8004cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d102      	bne.n	80034b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80034ac:	2301      	movs	r3, #1
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	e001      	b.n	80034b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80034b6:	f001 fc41 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 80034ba:	68fb      	ldr	r3, [r7, #12]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	e014      	b.n	80034fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80034d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10b      	bne.n	80034f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80034e0:	490c      	ldr	r1, [pc, #48]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80034ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003514 <vQueueAddToRegistry+0x50>)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80034f6:	e006      	b.n	8003506 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3301      	adds	r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b07      	cmp	r3, #7
 8003502:	d9e7      	bls.n	80034d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	200007dc 	.word	0x200007dc

08003518 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003528:	f001 fbd6 	bl	8004cd8 <vPortEnterCritical>
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003532:	b25b      	sxtb	r3, r3
 8003534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003538:	d103      	bne.n	8003542 <vQueueWaitForMessageRestricted+0x2a>
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003548:	b25b      	sxtb	r3, r3
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800354e:	d103      	bne.n	8003558 <vQueueWaitForMessageRestricted+0x40>
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003558:	f001 fbf0 	bl	8004d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003560:	2b00      	cmp	r3, #0
 8003562:	d106      	bne.n	8003572 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3324      	adds	r3, #36	@ 0x24
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fc0f 	bl	8003d90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003572:	6978      	ldr	r0, [r7, #20]
 8003574:	f7ff ff26 	bl	80033c4 <prvUnlockQueue>
	}
 8003578:	bf00      	nop
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003580:	b580      	push	{r7, lr}
 8003582:	b08e      	sub	sp, #56	@ 0x38
 8003584:	af04      	add	r7, sp, #16
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
 800358c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800358e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10b      	bne.n	80035ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8003594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003598:	f383 8811 	msr	BASEPRI, r3
 800359c:	f3bf 8f6f 	isb	sy
 80035a0:	f3bf 8f4f 	dsb	sy
 80035a4:	623b      	str	r3, [r7, #32]
}
 80035a6:	bf00      	nop
 80035a8:	bf00      	nop
 80035aa:	e7fd      	b.n	80035a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80035ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10b      	bne.n	80035ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80035b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035b6:	f383 8811 	msr	BASEPRI, r3
 80035ba:	f3bf 8f6f 	isb	sy
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	61fb      	str	r3, [r7, #28]
}
 80035c4:	bf00      	nop
 80035c6:	bf00      	nop
 80035c8:	e7fd      	b.n	80035c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80035ca:	235c      	movs	r3, #92	@ 0x5c
 80035cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80035d2:	d00b      	beq.n	80035ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80035d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d8:	f383 8811 	msr	BASEPRI, r3
 80035dc:	f3bf 8f6f 	isb	sy
 80035e0:	f3bf 8f4f 	dsb	sy
 80035e4:	61bb      	str	r3, [r7, #24]
}
 80035e6:	bf00      	nop
 80035e8:	bf00      	nop
 80035ea:	e7fd      	b.n	80035e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80035ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80035ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d01e      	beq.n	8003632 <xTaskCreateStatic+0xb2>
 80035f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d01b      	beq.n	8003632 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80035fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80035fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003602:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003606:	2202      	movs	r2, #2
 8003608:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800360c:	2300      	movs	r3, #0
 800360e:	9303      	str	r3, [sp, #12]
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	9302      	str	r3, [sp, #8]
 8003614:	f107 0314 	add.w	r3, r7, #20
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	68b9      	ldr	r1, [r7, #8]
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f850 	bl	80036ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800362a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800362c:	f000 f8de 	bl	80037ec <prvAddNewTaskToReadyList>
 8003630:	e001      	b.n	8003636 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003636:	697b      	ldr	r3, [r7, #20]
	}
 8003638:	4618      	mov	r0, r3
 800363a:	3728      	adds	r7, #40	@ 0x28
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08c      	sub	sp, #48	@ 0x30
 8003644:	af04      	add	r7, sp, #16
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	4613      	mov	r3, r2
 800364e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003650:	88fb      	ldrh	r3, [r7, #6]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4618      	mov	r0, r3
 8003656:	f001 fc61 	bl	8004f1c <pvPortMalloc>
 800365a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00e      	beq.n	8003680 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003662:	205c      	movs	r0, #92	@ 0x5c
 8003664:	f001 fc5a 	bl	8004f1c <pvPortMalloc>
 8003668:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	631a      	str	r2, [r3, #48]	@ 0x30
 8003676:	e005      	b.n	8003684 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003678:	6978      	ldr	r0, [r7, #20]
 800367a:	f001 fd1d 	bl	80050b8 <vPortFree>
 800367e:	e001      	b.n	8003684 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003680:	2300      	movs	r3, #0
 8003682:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d017      	beq.n	80036ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003692:	88fa      	ldrh	r2, [r7, #6]
 8003694:	2300      	movs	r3, #0
 8003696:	9303      	str	r3, [sp, #12]
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	9302      	str	r3, [sp, #8]
 800369c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68b9      	ldr	r1, [r7, #8]
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f80e 	bl	80036ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036ae:	69f8      	ldr	r0, [r7, #28]
 80036b0:	f000 f89c 	bl	80037ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80036b4:	2301      	movs	r3, #1
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	e002      	b.n	80036c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80036c0:	69bb      	ldr	r3, [r7, #24]
	}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3720      	adds	r7, #32
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b088      	sub	sp, #32
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	60f8      	str	r0, [r7, #12]
 80036d2:	60b9      	str	r1, [r7, #8]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80036d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	461a      	mov	r2, r3
 80036e2:	21a5      	movs	r1, #165	@ 0xa5
 80036e4:	f001 ff28 	bl	8005538 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80036e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80036f2:	3b01      	subs	r3, #1
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f023 0307 	bic.w	r3, r3, #7
 8003700:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00b      	beq.n	8003724 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800370c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003710:	f383 8811 	msr	BASEPRI, r3
 8003714:	f3bf 8f6f 	isb	sy
 8003718:	f3bf 8f4f 	dsb	sy
 800371c:	617b      	str	r3, [r7, #20]
}
 800371e:	bf00      	nop
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d01f      	beq.n	800376a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800372a:	2300      	movs	r3, #0
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	e012      	b.n	8003756 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	4413      	add	r3, r2
 8003736:	7819      	ldrb	r1, [r3, #0]
 8003738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	4413      	add	r3, r2
 800373e:	3334      	adds	r3, #52	@ 0x34
 8003740:	460a      	mov	r2, r1
 8003742:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	4413      	add	r3, r2
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d006      	beq.n	800375e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	3301      	adds	r3, #1
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	2b0f      	cmp	r3, #15
 800375a:	d9e9      	bls.n	8003730 <prvInitialiseNewTask+0x66>
 800375c:	e000      	b.n	8003760 <prvInitialiseNewTask+0x96>
			{
				break;
 800375e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003768:	e003      	b.n	8003772 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800376a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003774:	2b37      	cmp	r3, #55	@ 0x37
 8003776:	d901      	bls.n	800377c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003778:	2337      	movs	r3, #55	@ 0x37
 800377a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800377c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003780:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003784:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003786:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800378a:	2200      	movs	r2, #0
 800378c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800378e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003790:	3304      	adds	r3, #4
 8003792:	4618      	mov	r0, r3
 8003794:	f7ff f966 	bl	8002a64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	3318      	adds	r3, #24
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff f961 	bl	8002a64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80037a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80037ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80037b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037b6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80037b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ba:	2200      	movs	r2, #0
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80037be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	68f9      	ldr	r1, [r7, #12]
 80037ca:	69b8      	ldr	r0, [r7, #24]
 80037cc:	f001 f950 	bl	8004a70 <pxPortInitialiseStack>
 80037d0:	4602      	mov	r2, r0
 80037d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80037d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80037dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037e2:	bf00      	nop
 80037e4:	3720      	adds	r7, #32
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80037f4:	f001 fa70 	bl	8004cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80037f8:	4b2d      	ldr	r3, [pc, #180]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	3301      	adds	r3, #1
 80037fe:	4a2c      	ldr	r2, [pc, #176]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003802:	4b2c      	ldr	r3, [pc, #176]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d109      	bne.n	800381e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800380a:	4a2a      	ldr	r2, [pc, #168]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003810:	4b27      	ldr	r3, [pc, #156]	@ (80038b0 <prvAddNewTaskToReadyList+0xc4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d110      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003818:	f000 fbe8 	bl	8003fec <prvInitialiseTaskLists>
 800381c:	e00d      	b.n	800383a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800381e:	4b26      	ldr	r3, [pc, #152]	@ (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003826:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003830:	429a      	cmp	r2, r3
 8003832:	d802      	bhi.n	800383a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003834:	4a1f      	ldr	r2, [pc, #124]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800383a:	4b20      	ldr	r3, [pc, #128]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	3301      	adds	r3, #1
 8003840:	4a1e      	ldr	r2, [pc, #120]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003842:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003844:	4b1d      	ldr	r3, [pc, #116]	@ (80038bc <prvAddNewTaskToReadyList+0xd0>)
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003850:	4b1b      	ldr	r3, [pc, #108]	@ (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d903      	bls.n	8003860 <prvAddNewTaskToReadyList+0x74>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385c:	4a18      	ldr	r2, [pc, #96]	@ (80038c0 <prvAddNewTaskToReadyList+0xd4>)
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4a15      	ldr	r2, [pc, #84]	@ (80038c4 <prvAddNewTaskToReadyList+0xd8>)
 800386e:	441a      	add	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3304      	adds	r3, #4
 8003874:	4619      	mov	r1, r3
 8003876:	4610      	mov	r0, r2
 8003878:	f7ff f901 	bl	8002a7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800387c:	f001 fa5e 	bl	8004d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003880:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <prvAddNewTaskToReadyList+0xcc>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00e      	beq.n	80038a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003888:	4b0a      	ldr	r3, [pc, #40]	@ (80038b4 <prvAddNewTaskToReadyList+0xc8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	429a      	cmp	r2, r3
 8003894:	d207      	bcs.n	80038a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003896:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <prvAddNewTaskToReadyList+0xdc>)
 8003898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038a6:	bf00      	nop
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	20000cf0 	.word	0x20000cf0
 80038b4:	2000081c 	.word	0x2000081c
 80038b8:	20000cfc 	.word	0x20000cfc
 80038bc:	20000d0c 	.word	0x20000d0c
 80038c0:	20000cf8 	.word	0x20000cf8
 80038c4:	20000820 	.word	0x20000820
 80038c8:	e000ed04 	.word	0xe000ed04

080038cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	@ 0x28
 80038d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038da:	463a      	mov	r2, r7
 80038dc:	1d39      	adds	r1, r7, #4
 80038de:	f107 0308 	add.w	r3, r7, #8
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff f86a 	bl	80029bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038e8:	6839      	ldr	r1, [r7, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	9202      	str	r2, [sp, #8]
 80038f0:	9301      	str	r3, [sp, #4]
 80038f2:	2300      	movs	r3, #0
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	2300      	movs	r3, #0
 80038f8:	460a      	mov	r2, r1
 80038fa:	4922      	ldr	r1, [pc, #136]	@ (8003984 <vTaskStartScheduler+0xb8>)
 80038fc:	4822      	ldr	r0, [pc, #136]	@ (8003988 <vTaskStartScheduler+0xbc>)
 80038fe:	f7ff fe3f 	bl	8003580 <xTaskCreateStatic>
 8003902:	4603      	mov	r3, r0
 8003904:	4a21      	ldr	r2, [pc, #132]	@ (800398c <vTaskStartScheduler+0xc0>)
 8003906:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003908:	4b20      	ldr	r3, [pc, #128]	@ (800398c <vTaskStartScheduler+0xc0>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003910:	2301      	movs	r3, #1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e001      	b.n	800391a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003916:	2300      	movs	r3, #0
 8003918:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2b01      	cmp	r3, #1
 800391e:	d102      	bne.n	8003926 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003920:	f000 fd4c 	bl	80043bc <xTimerCreateTimerTask>
 8003924:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d116      	bne.n	800395a <vTaskStartScheduler+0x8e>
	__asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	613b      	str	r3, [r7, #16]
}
 800393e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003940:	4b13      	ldr	r3, [pc, #76]	@ (8003990 <vTaskStartScheduler+0xc4>)
 8003942:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003946:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003948:	4b12      	ldr	r3, [pc, #72]	@ (8003994 <vTaskStartScheduler+0xc8>)
 800394a:	2201      	movs	r2, #1
 800394c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800394e:	4b12      	ldr	r3, [pc, #72]	@ (8003998 <vTaskStartScheduler+0xcc>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003954:	f001 f91c 	bl	8004b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003958:	e00f      	b.n	800397a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003960:	d10b      	bne.n	800397a <vTaskStartScheduler+0xae>
	__asm volatile
 8003962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003966:	f383 8811 	msr	BASEPRI, r3
 800396a:	f3bf 8f6f 	isb	sy
 800396e:	f3bf 8f4f 	dsb	sy
 8003972:	60fb      	str	r3, [r7, #12]
}
 8003974:	bf00      	nop
 8003976:	bf00      	nop
 8003978:	e7fd      	b.n	8003976 <vTaskStartScheduler+0xaa>
}
 800397a:	bf00      	nop
 800397c:	3718      	adds	r7, #24
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	08005cb4 	.word	0x08005cb4
 8003988:	08003fbd 	.word	0x08003fbd
 800398c:	20000d14 	.word	0x20000d14
 8003990:	20000d10 	.word	0x20000d10
 8003994:	20000cfc 	.word	0x20000cfc
 8003998:	20000cf4 	.word	0x20000cf4

0800399c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80039a0:	4b04      	ldr	r3, [pc, #16]	@ (80039b4 <vTaskSuspendAll+0x18>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3301      	adds	r3, #1
 80039a6:	4a03      	ldr	r2, [pc, #12]	@ (80039b4 <vTaskSuspendAll+0x18>)
 80039a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80039aa:	bf00      	nop
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	20000d18 	.word	0x20000d18

080039b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039c6:	4b42      	ldr	r3, [pc, #264]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	603b      	str	r3, [r7, #0]
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039e6:	f001 f977 	bl	8004cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039ea:	4b39      	ldr	r3, [pc, #228]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	4a37      	ldr	r2, [pc, #220]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039f4:	4b36      	ldr	r3, [pc, #216]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d162      	bne.n	8003ac2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039fc:	4b35      	ldr	r3, [pc, #212]	@ (8003ad4 <xTaskResumeAll+0x11c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d05e      	beq.n	8003ac2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a04:	e02f      	b.n	8003a66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a06:	4b34      	ldr	r3, [pc, #208]	@ (8003ad8 <xTaskResumeAll+0x120>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3318      	adds	r3, #24
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff f890 	bl	8002b38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3304      	adds	r3, #4
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7ff f88b 	bl	8002b38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a26:	4b2d      	ldr	r3, [pc, #180]	@ (8003adc <xTaskResumeAll+0x124>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d903      	bls.n	8003a36 <xTaskResumeAll+0x7e>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	4a2a      	ldr	r2, [pc, #168]	@ (8003adc <xTaskResumeAll+0x124>)
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4a27      	ldr	r2, [pc, #156]	@ (8003ae0 <xTaskResumeAll+0x128>)
 8003a44:	441a      	add	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	3304      	adds	r3, #4
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	f7ff f816 	bl	8002a7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a56:	4b23      	ldr	r3, [pc, #140]	@ (8003ae4 <xTaskResumeAll+0x12c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d302      	bcc.n	8003a66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003a60:	4b21      	ldr	r3, [pc, #132]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a66:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad8 <xTaskResumeAll+0x120>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1cb      	bne.n	8003a06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a74:	f000 fb58 	bl	8004128 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a78:	4b1c      	ldr	r3, [pc, #112]	@ (8003aec <xTaskResumeAll+0x134>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d010      	beq.n	8003aa6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a84:	f000 f846 	bl	8003b14 <xTaskIncrementTick>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003a8e:	4b16      	ldr	r3, [pc, #88]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003a90:	2201      	movs	r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3b01      	subs	r3, #1
 8003a98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f1      	bne.n	8003a84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003aa0:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <xTaskResumeAll+0x134>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003aa6:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <xTaskResumeAll+0x138>)
 8003ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ac2:	f001 f93b 	bl	8004d3c <vPortExitCritical>

	return xAlreadyYielded;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000d18 	.word	0x20000d18
 8003ad4:	20000cf0 	.word	0x20000cf0
 8003ad8:	20000cb0 	.word	0x20000cb0
 8003adc:	20000cf8 	.word	0x20000cf8
 8003ae0:	20000820 	.word	0x20000820
 8003ae4:	2000081c 	.word	0x2000081c
 8003ae8:	20000d04 	.word	0x20000d04
 8003aec:	20000d00 	.word	0x20000d00
 8003af0:	e000ed04 	.word	0xe000ed04

08003af4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003afa:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <xTaskGetTickCount+0x1c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b00:	687b      	ldr	r3, [r7, #4]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	20000cf4 	.word	0x20000cf4

08003b14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8003c5c <xTaskIncrementTick+0x148>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f040 8090 	bne.w	8003c48 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b28:	4b4d      	ldr	r3, [pc, #308]	@ (8003c60 <xTaskIncrementTick+0x14c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b30:	4a4b      	ldr	r2, [pc, #300]	@ (8003c60 <xTaskIncrementTick+0x14c>)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d121      	bne.n	8003b80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b3c:	4b49      	ldr	r3, [pc, #292]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b4a:	f383 8811 	msr	BASEPRI, r3
 8003b4e:	f3bf 8f6f 	isb	sy
 8003b52:	f3bf 8f4f 	dsb	sy
 8003b56:	603b      	str	r3, [r7, #0]
}
 8003b58:	bf00      	nop
 8003b5a:	bf00      	nop
 8003b5c:	e7fd      	b.n	8003b5a <xTaskIncrementTick+0x46>
 8003b5e:	4b41      	ldr	r3, [pc, #260]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	4b40      	ldr	r3, [pc, #256]	@ (8003c68 <xTaskIncrementTick+0x154>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a3e      	ldr	r2, [pc, #248]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b6a:	6013      	str	r3, [r2, #0]
 8003b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c68 <xTaskIncrementTick+0x154>)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	4b3e      	ldr	r3, [pc, #248]	@ (8003c6c <xTaskIncrementTick+0x158>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	3301      	adds	r3, #1
 8003b78:	4a3c      	ldr	r2, [pc, #240]	@ (8003c6c <xTaskIncrementTick+0x158>)
 8003b7a:	6013      	str	r3, [r2, #0]
 8003b7c:	f000 fad4 	bl	8004128 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b80:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d349      	bcc.n	8003c1e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b8a:	4b36      	ldr	r3, [pc, #216]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d104      	bne.n	8003b9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003b96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b9a:	601a      	str	r2, [r3, #0]
					break;
 8003b9c:	e03f      	b.n	8003c1e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b9e:	4b31      	ldr	r3, [pc, #196]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d203      	bcs.n	8003bbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003bbc:	e02f      	b.n	8003c1e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe ffb8 	bl	8002b38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d004      	beq.n	8003bda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	3318      	adds	r3, #24
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fe ffaf 	bl	8002b38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bde:	4b25      	ldr	r3, [pc, #148]	@ (8003c74 <xTaskIncrementTick+0x160>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d903      	bls.n	8003bee <xTaskIncrementTick+0xda>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bea:	4a22      	ldr	r2, [pc, #136]	@ (8003c74 <xTaskIncrementTick+0x160>)
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003c78 <xTaskIncrementTick+0x164>)
 8003bfc:	441a      	add	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4619      	mov	r1, r3
 8003c04:	4610      	mov	r0, r2
 8003c06:	f7fe ff3a 	bl	8002a7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <xTaskIncrementTick+0x168>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d3b8      	bcc.n	8003b8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c1c:	e7b5      	b.n	8003b8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c1e:	4b17      	ldr	r3, [pc, #92]	@ (8003c7c <xTaskIncrementTick+0x168>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c24:	4914      	ldr	r1, [pc, #80]	@ (8003c78 <xTaskIncrementTick+0x164>)
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d901      	bls.n	8003c3a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003c36:	2301      	movs	r3, #1
 8003c38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c3a:	4b11      	ldr	r3, [pc, #68]	@ (8003c80 <xTaskIncrementTick+0x16c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003c42:	2301      	movs	r3, #1
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	e004      	b.n	8003c52 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c48:	4b0e      	ldr	r3, [pc, #56]	@ (8003c84 <xTaskIncrementTick+0x170>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <xTaskIncrementTick+0x170>)
 8003c50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c52:	697b      	ldr	r3, [r7, #20]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20000d18 	.word	0x20000d18
 8003c60:	20000cf4 	.word	0x20000cf4
 8003c64:	20000ca8 	.word	0x20000ca8
 8003c68:	20000cac 	.word	0x20000cac
 8003c6c:	20000d08 	.word	0x20000d08
 8003c70:	20000d10 	.word	0x20000d10
 8003c74:	20000cf8 	.word	0x20000cf8
 8003c78:	20000820 	.word	0x20000820
 8003c7c:	2000081c 	.word	0x2000081c
 8003c80:	20000d04 	.word	0x20000d04
 8003c84:	20000d00 	.word	0x20000d00

08003c88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c8e:	4b28      	ldr	r3, [pc, #160]	@ (8003d30 <vTaskSwitchContext+0xa8>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c96:	4b27      	ldr	r3, [pc, #156]	@ (8003d34 <vTaskSwitchContext+0xac>)
 8003c98:	2201      	movs	r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c9c:	e042      	b.n	8003d24 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003c9e:	4b25      	ldr	r3, [pc, #148]	@ (8003d34 <vTaskSwitchContext+0xac>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca4:	4b24      	ldr	r3, [pc, #144]	@ (8003d38 <vTaskSwitchContext+0xb0>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	e011      	b.n	8003cd0 <vTaskSwitchContext+0x48>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <vTaskSwitchContext+0x42>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	607b      	str	r3, [r7, #4]
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	e7fd      	b.n	8003cc6 <vTaskSwitchContext+0x3e>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	491a      	ldr	r1, [pc, #104]	@ (8003d3c <vTaskSwitchContext+0xb4>)
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0e3      	beq.n	8003cac <vTaskSwitchContext+0x24>
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4a13      	ldr	r2, [pc, #76]	@ (8003d3c <vTaskSwitchContext+0xb4>)
 8003cf0:	4413      	add	r3, r2
 8003cf2:	60bb      	str	r3, [r7, #8]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	605a      	str	r2, [r3, #4]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	3308      	adds	r3, #8
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d104      	bne.n	8003d14 <vTaskSwitchContext+0x8c>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	605a      	str	r2, [r3, #4]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	4a09      	ldr	r2, [pc, #36]	@ (8003d40 <vTaskSwitchContext+0xb8>)
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4a06      	ldr	r2, [pc, #24]	@ (8003d38 <vTaskSwitchContext+0xb0>)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6013      	str	r3, [r2, #0]
}
 8003d24:	bf00      	nop
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	20000d18 	.word	0x20000d18
 8003d34:	20000d04 	.word	0x20000d04
 8003d38:	20000cf8 	.word	0x20000cf8
 8003d3c:	20000820 	.word	0x20000820
 8003d40:	2000081c 	.word	0x2000081c

08003d44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10b      	bne.n	8003d6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d58:	f383 8811 	msr	BASEPRI, r3
 8003d5c:	f3bf 8f6f 	isb	sy
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	60fb      	str	r3, [r7, #12]
}
 8003d66:	bf00      	nop
 8003d68:	bf00      	nop
 8003d6a:	e7fd      	b.n	8003d68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d6c:	4b07      	ldr	r3, [pc, #28]	@ (8003d8c <vTaskPlaceOnEventList+0x48>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3318      	adds	r3, #24
 8003d72:	4619      	mov	r1, r3
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7fe fea6 	bl	8002ac6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	6838      	ldr	r0, [r7, #0]
 8003d7e:	f000 fac9 	bl	8004314 <prvAddCurrentTaskToDelayedList>
}
 8003d82:	bf00      	nop
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	2000081c 	.word	0x2000081c

08003d90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10b      	bne.n	8003dba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	617b      	str	r3, [r7, #20]
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	e7fd      	b.n	8003db6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003dba:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3318      	adds	r3, #24
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f7fe fe5b 	bl	8002a7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003dce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003dd2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	68b8      	ldr	r0, [r7, #8]
 8003dd8:	f000 fa9c 	bl	8004314 <prvAddCurrentTaskToDelayedList>
	}
 8003ddc:	bf00      	nop
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	2000081c 	.word	0x2000081c

08003de8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10b      	bne.n	8003e16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	60fb      	str	r3, [r7, #12]
}
 8003e10:	bf00      	nop
 8003e12:	bf00      	nop
 8003e14:	e7fd      	b.n	8003e12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	3318      	adds	r3, #24
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe fe8c 	bl	8002b38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e20:	4b1d      	ldr	r3, [pc, #116]	@ (8003e98 <xTaskRemoveFromEventList+0xb0>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d11d      	bne.n	8003e64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	3304      	adds	r3, #4
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7fe fe83 	bl	8002b38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e36:	4b19      	ldr	r3, [pc, #100]	@ (8003e9c <xTaskRemoveFromEventList+0xb4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d903      	bls.n	8003e46 <xTaskRemoveFromEventList+0x5e>
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e42:	4a16      	ldr	r2, [pc, #88]	@ (8003e9c <xTaskRemoveFromEventList+0xb4>)
 8003e44:	6013      	str	r3, [r2, #0]
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4a13      	ldr	r2, [pc, #76]	@ (8003ea0 <xTaskRemoveFromEventList+0xb8>)
 8003e54:	441a      	add	r2, r3
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	f7fe fe0e 	bl	8002a7e <vListInsertEnd>
 8003e62:	e005      	b.n	8003e70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	3318      	adds	r3, #24
 8003e68:	4619      	mov	r1, r3
 8003e6a:	480e      	ldr	r0, [pc, #56]	@ (8003ea4 <xTaskRemoveFromEventList+0xbc>)
 8003e6c:	f7fe fe07 	bl	8002a7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea8 <xTaskRemoveFromEventList+0xc0>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d905      	bls.n	8003e8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e82:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <xTaskRemoveFromEventList+0xc4>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	e001      	b.n	8003e8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e8e:	697b      	ldr	r3, [r7, #20]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000d18 	.word	0x20000d18
 8003e9c:	20000cf8 	.word	0x20000cf8
 8003ea0:	20000820 	.word	0x20000820
 8003ea4:	20000cb0 	.word	0x20000cb0
 8003ea8:	2000081c 	.word	0x2000081c
 8003eac:	20000d04 	.word	0x20000d04

08003eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <vTaskInternalSetTimeOutState+0x24>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ec0:	4b05      	ldr	r3, [pc, #20]	@ (8003ed8 <vTaskInternalSetTimeOutState+0x28>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	605a      	str	r2, [r3, #4]
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	20000d08 	.word	0x20000d08
 8003ed8:	20000cf4 	.word	0x20000cf4

08003edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	613b      	str	r3, [r7, #16]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10b      	bne.n	8003f22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f0e:	f383 8811 	msr	BASEPRI, r3
 8003f12:	f3bf 8f6f 	isb	sy
 8003f16:	f3bf 8f4f 	dsb	sy
 8003f1a:	60fb      	str	r3, [r7, #12]
}
 8003f1c:	bf00      	nop
 8003f1e:	bf00      	nop
 8003f20:	e7fd      	b.n	8003f1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003f22:	f000 fed9 	bl	8004cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f26:	4b1d      	ldr	r3, [pc, #116]	@ (8003f9c <xTaskCheckForTimeOut+0xc0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f3e:	d102      	bne.n	8003f46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f40:	2300      	movs	r3, #0
 8003f42:	61fb      	str	r3, [r7, #28]
 8003f44:	e023      	b.n	8003f8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	4b15      	ldr	r3, [pc, #84]	@ (8003fa0 <xTaskCheckForTimeOut+0xc4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d007      	beq.n	8003f62 <xTaskCheckForTimeOut+0x86>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d302      	bcc.n	8003f62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	61fb      	str	r3, [r7, #28]
 8003f60:	e015      	b.n	8003f8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d20b      	bcs.n	8003f84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	1ad2      	subs	r2, r2, r3
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff ff99 	bl	8003eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e004      	b.n	8003f8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2200      	movs	r2, #0
 8003f88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f8e:	f000 fed5 	bl	8004d3c <vPortExitCritical>

	return xReturn;
 8003f92:	69fb      	ldr	r3, [r7, #28]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3720      	adds	r7, #32
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	20000cf4 	.word	0x20000cf4
 8003fa0:	20000d08 	.word	0x20000d08

08003fa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fa8:	4b03      	ldr	r3, [pc, #12]	@ (8003fb8 <vTaskMissedYield+0x14>)
 8003faa:	2201      	movs	r2, #1
 8003fac:	601a      	str	r2, [r3, #0]
}
 8003fae:	bf00      	nop
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	20000d04 	.word	0x20000d04

08003fbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fc4:	f000 f852 	bl	800406c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fc8:	4b06      	ldr	r3, [pc, #24]	@ (8003fe4 <prvIdleTask+0x28>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d9f9      	bls.n	8003fc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fd0:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <prvIdleTask+0x2c>)
 8003fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fd6:	601a      	str	r2, [r3, #0]
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003fe0:	e7f0      	b.n	8003fc4 <prvIdleTask+0x8>
 8003fe2:	bf00      	nop
 8003fe4:	20000820 	.word	0x20000820
 8003fe8:	e000ed04 	.word	0xe000ed04

08003fec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	607b      	str	r3, [r7, #4]
 8003ff6:	e00c      	b.n	8004012 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	4a12      	ldr	r2, [pc, #72]	@ (800404c <prvInitialiseTaskLists+0x60>)
 8004004:	4413      	add	r3, r2
 8004006:	4618      	mov	r0, r3
 8004008:	f7fe fd0c 	bl	8002a24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	3301      	adds	r3, #1
 8004010:	607b      	str	r3, [r7, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b37      	cmp	r3, #55	@ 0x37
 8004016:	d9ef      	bls.n	8003ff8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004018:	480d      	ldr	r0, [pc, #52]	@ (8004050 <prvInitialiseTaskLists+0x64>)
 800401a:	f7fe fd03 	bl	8002a24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800401e:	480d      	ldr	r0, [pc, #52]	@ (8004054 <prvInitialiseTaskLists+0x68>)
 8004020:	f7fe fd00 	bl	8002a24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004024:	480c      	ldr	r0, [pc, #48]	@ (8004058 <prvInitialiseTaskLists+0x6c>)
 8004026:	f7fe fcfd 	bl	8002a24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800402a:	480c      	ldr	r0, [pc, #48]	@ (800405c <prvInitialiseTaskLists+0x70>)
 800402c:	f7fe fcfa 	bl	8002a24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004030:	480b      	ldr	r0, [pc, #44]	@ (8004060 <prvInitialiseTaskLists+0x74>)
 8004032:	f7fe fcf7 	bl	8002a24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004036:	4b0b      	ldr	r3, [pc, #44]	@ (8004064 <prvInitialiseTaskLists+0x78>)
 8004038:	4a05      	ldr	r2, [pc, #20]	@ (8004050 <prvInitialiseTaskLists+0x64>)
 800403a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800403c:	4b0a      	ldr	r3, [pc, #40]	@ (8004068 <prvInitialiseTaskLists+0x7c>)
 800403e:	4a05      	ldr	r2, [pc, #20]	@ (8004054 <prvInitialiseTaskLists+0x68>)
 8004040:	601a      	str	r2, [r3, #0]
}
 8004042:	bf00      	nop
 8004044:	3708      	adds	r7, #8
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000820 	.word	0x20000820
 8004050:	20000c80 	.word	0x20000c80
 8004054:	20000c94 	.word	0x20000c94
 8004058:	20000cb0 	.word	0x20000cb0
 800405c:	20000cc4 	.word	0x20000cc4
 8004060:	20000cdc 	.word	0x20000cdc
 8004064:	20000ca8 	.word	0x20000ca8
 8004068:	20000cac 	.word	0x20000cac

0800406c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004072:	e019      	b.n	80040a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004074:	f000 fe30 	bl	8004cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004078:	4b10      	ldr	r3, [pc, #64]	@ (80040bc <prvCheckTasksWaitingTermination+0x50>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	3304      	adds	r3, #4
 8004084:	4618      	mov	r0, r3
 8004086:	f7fe fd57 	bl	8002b38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800408a:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <prvCheckTasksWaitingTermination+0x54>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	4a0b      	ldr	r2, [pc, #44]	@ (80040c0 <prvCheckTasksWaitingTermination+0x54>)
 8004092:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004094:	4b0b      	ldr	r3, [pc, #44]	@ (80040c4 <prvCheckTasksWaitingTermination+0x58>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3b01      	subs	r3, #1
 800409a:	4a0a      	ldr	r2, [pc, #40]	@ (80040c4 <prvCheckTasksWaitingTermination+0x58>)
 800409c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800409e:	f000 fe4d 	bl	8004d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 f810 	bl	80040c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040a8:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <prvCheckTasksWaitingTermination+0x58>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1e1      	bne.n	8004074 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040b0:	bf00      	nop
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20000cc4 	.word	0x20000cc4
 80040c0:	20000cf0 	.word	0x20000cf0
 80040c4:	20000cd8 	.word	0x20000cd8

080040c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d108      	bne.n	80040ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 ffea 	bl	80050b8 <vPortFree>
				vPortFree( pxTCB );
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 ffe7 	bl	80050b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80040ea:	e019      	b.n	8004120 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d103      	bne.n	80040fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 ffde 	bl	80050b8 <vPortFree>
	}
 80040fc:	e010      	b.n	8004120 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004104:	2b02      	cmp	r3, #2
 8004106:	d00b      	beq.n	8004120 <prvDeleteTCB+0x58>
	__asm volatile
 8004108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800410c:	f383 8811 	msr	BASEPRI, r3
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	60fb      	str	r3, [r7, #12]
}
 800411a:	bf00      	nop
 800411c:	bf00      	nop
 800411e:	e7fd      	b.n	800411c <prvDeleteTCB+0x54>
	}
 8004120:	bf00      	nop
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800412e:	4b0c      	ldr	r3, [pc, #48]	@ (8004160 <prvResetNextTaskUnblockTime+0x38>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d104      	bne.n	8004142 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004138:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <prvResetNextTaskUnblockTime+0x3c>)
 800413a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800413e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004140:	e008      	b.n	8004154 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004142:	4b07      	ldr	r3, [pc, #28]	@ (8004160 <prvResetNextTaskUnblockTime+0x38>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	4a04      	ldr	r2, [pc, #16]	@ (8004164 <prvResetNextTaskUnblockTime+0x3c>)
 8004152:	6013      	str	r3, [r2, #0]
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	20000ca8 	.word	0x20000ca8
 8004164:	20000d10 	.word	0x20000d10

08004168 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800416e:	4b0b      	ldr	r3, [pc, #44]	@ (800419c <xTaskGetSchedulerState+0x34>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d102      	bne.n	800417c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004176:	2301      	movs	r3, #1
 8004178:	607b      	str	r3, [r7, #4]
 800417a:	e008      	b.n	800418e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800417c:	4b08      	ldr	r3, [pc, #32]	@ (80041a0 <xTaskGetSchedulerState+0x38>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d102      	bne.n	800418a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004184:	2302      	movs	r3, #2
 8004186:	607b      	str	r3, [r7, #4]
 8004188:	e001      	b.n	800418e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800418a:	2300      	movs	r3, #0
 800418c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800418e:	687b      	ldr	r3, [r7, #4]
	}
 8004190:	4618      	mov	r0, r3
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	20000cfc 	.word	0x20000cfc
 80041a0:	20000d18 	.word	0x20000d18

080041a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d058      	beq.n	800426c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041ba:	4b2f      	ldr	r3, [pc, #188]	@ (8004278 <xTaskPriorityDisinherit+0xd4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d00b      	beq.n	80041dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80041c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c8:	f383 8811 	msr	BASEPRI, r3
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f3bf 8f4f 	dsb	sy
 80041d4:	60fb      	str	r3, [r7, #12]
}
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
 80041da:	e7fd      	b.n	80041d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	60bb      	str	r3, [r7, #8]
}
 80041f6:	bf00      	nop
 80041f8:	bf00      	nop
 80041fa:	e7fd      	b.n	80041f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004200:	1e5a      	subs	r2, r3, #1
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800420e:	429a      	cmp	r2, r3
 8004210:	d02c      	beq.n	800426c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004216:	2b00      	cmp	r3, #0
 8004218:	d128      	bne.n	800426c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	3304      	adds	r3, #4
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe fc8a 	bl	8002b38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004230:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800423c:	4b0f      	ldr	r3, [pc, #60]	@ (800427c <xTaskPriorityDisinherit+0xd8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	429a      	cmp	r2, r3
 8004242:	d903      	bls.n	800424c <xTaskPriorityDisinherit+0xa8>
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	4a0c      	ldr	r2, [pc, #48]	@ (800427c <xTaskPriorityDisinherit+0xd8>)
 800424a:	6013      	str	r3, [r2, #0]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4a09      	ldr	r2, [pc, #36]	@ (8004280 <xTaskPriorityDisinherit+0xdc>)
 800425a:	441a      	add	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	3304      	adds	r3, #4
 8004260:	4619      	mov	r1, r3
 8004262:	4610      	mov	r0, r2
 8004264:	f7fe fc0b 	bl	8002a7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004268:	2301      	movs	r3, #1
 800426a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800426c:	697b      	ldr	r3, [r7, #20]
	}
 800426e:	4618      	mov	r0, r3
 8004270:	3718      	adds	r7, #24
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	2000081c 	.word	0x2000081c
 800427c:	20000cf8 	.word	0x20000cf8
 8004280:	20000820 	.word	0x20000820

08004284 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800428e:	f000 fd23 	bl	8004cd8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8004292:	4b1e      	ldr	r3, [pc, #120]	@ (800430c <ulTaskNotifyTake+0x88>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004298:	2b00      	cmp	r3, #0
 800429a:	d113      	bne.n	80042c4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800429c:	4b1b      	ldr	r3, [pc, #108]	@ (800430c <ulTaskNotifyTake+0x88>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00b      	beq.n	80042c4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042ac:	2101      	movs	r1, #1
 80042ae:	6838      	ldr	r0, [r7, #0]
 80042b0:	f000 f830 	bl	8004314 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80042b4:	4b16      	ldr	r3, [pc, #88]	@ (8004310 <ulTaskNotifyTake+0x8c>)
 80042b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	f3bf 8f4f 	dsb	sy
 80042c0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80042c4:	f000 fd3a 	bl	8004d3c <vPortExitCritical>

		taskENTER_CRITICAL();
 80042c8:	f000 fd06 	bl	8004cd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80042cc:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <ulTaskNotifyTake+0x88>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00c      	beq.n	80042f4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80042e0:	4b0a      	ldr	r3, [pc, #40]	@ (800430c <ulTaskNotifyTake+0x88>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2200      	movs	r2, #0
 80042e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80042e8:	e004      	b.n	80042f4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80042ea:	4b08      	ldr	r3, [pc, #32]	@ (800430c <ulTaskNotifyTake+0x88>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	3a01      	subs	r2, #1
 80042f2:	655a      	str	r2, [r3, #84]	@ 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80042f4:	4b05      	ldr	r3, [pc, #20]	@ (800430c <ulTaskNotifyTake+0x88>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80042fe:	f000 fd1d 	bl	8004d3c <vPortExitCritical>

		return ulReturn;
 8004302:	68fb      	ldr	r3, [r7, #12]
	}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	2000081c 	.word	0x2000081c
 8004310:	e000ed04 	.word	0xe000ed04

08004314 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800431e:	4b21      	ldr	r3, [pc, #132]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004324:	4b20      	ldr	r3, [pc, #128]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3304      	adds	r3, #4
 800432a:	4618      	mov	r0, r3
 800432c:	f7fe fc04 	bl	8002b38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004336:	d10a      	bne.n	800434e <prvAddCurrentTaskToDelayedList+0x3a>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800433e:	4b1a      	ldr	r3, [pc, #104]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3304      	adds	r3, #4
 8004344:	4619      	mov	r1, r3
 8004346:	4819      	ldr	r0, [pc, #100]	@ (80043ac <prvAddCurrentTaskToDelayedList+0x98>)
 8004348:	f7fe fb99 	bl	8002a7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800434c:	e026      	b.n	800439c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4413      	add	r3, r2
 8004354:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004356:	4b14      	ldr	r3, [pc, #80]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	429a      	cmp	r2, r3
 8004364:	d209      	bcs.n	800437a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004366:	4b12      	ldr	r3, [pc, #72]	@ (80043b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	4b0f      	ldr	r3, [pc, #60]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	3304      	adds	r3, #4
 8004370:	4619      	mov	r1, r3
 8004372:	4610      	mov	r0, r2
 8004374:	f7fe fba7 	bl	8002ac6 <vListInsert>
}
 8004378:	e010      	b.n	800439c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800437a:	4b0e      	ldr	r3, [pc, #56]	@ (80043b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	4b0a      	ldr	r3, [pc, #40]	@ (80043a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3304      	adds	r3, #4
 8004384:	4619      	mov	r1, r3
 8004386:	4610      	mov	r0, r2
 8004388:	f7fe fb9d 	bl	8002ac6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800438c:	4b0a      	ldr	r3, [pc, #40]	@ (80043b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	429a      	cmp	r2, r3
 8004394:	d202      	bcs.n	800439c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004396:	4a08      	ldr	r2, [pc, #32]	@ (80043b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	6013      	str	r3, [r2, #0]
}
 800439c:	bf00      	nop
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20000cf4 	.word	0x20000cf4
 80043a8:	2000081c 	.word	0x2000081c
 80043ac:	20000cdc 	.word	0x20000cdc
 80043b0:	20000cac 	.word	0x20000cac
 80043b4:	20000ca8 	.word	0x20000ca8
 80043b8:	20000d10 	.word	0x20000d10

080043bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08a      	sub	sp, #40	@ 0x28
 80043c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80043c6:	f000 fb13 	bl	80049f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <xTimerCreateTimerTask+0x84>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d021      	beq.n	8004416 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80043da:	1d3a      	adds	r2, r7, #4
 80043dc:	f107 0108 	add.w	r1, r7, #8
 80043e0:	f107 030c 	add.w	r3, r7, #12
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7fe fb03 	bl	80029f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80043ea:	6879      	ldr	r1, [r7, #4]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	9202      	str	r2, [sp, #8]
 80043f2:	9301      	str	r3, [sp, #4]
 80043f4:	2302      	movs	r3, #2
 80043f6:	9300      	str	r3, [sp, #0]
 80043f8:	2300      	movs	r3, #0
 80043fa:	460a      	mov	r2, r1
 80043fc:	4911      	ldr	r1, [pc, #68]	@ (8004444 <xTimerCreateTimerTask+0x88>)
 80043fe:	4812      	ldr	r0, [pc, #72]	@ (8004448 <xTimerCreateTimerTask+0x8c>)
 8004400:	f7ff f8be 	bl	8003580 <xTaskCreateStatic>
 8004404:	4603      	mov	r3, r0
 8004406:	4a11      	ldr	r2, [pc, #68]	@ (800444c <xTimerCreateTimerTask+0x90>)
 8004408:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800440a:	4b10      	ldr	r3, [pc, #64]	@ (800444c <xTimerCreateTimerTask+0x90>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004412:	2301      	movs	r3, #1
 8004414:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d10b      	bne.n	8004434 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800441c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004420:	f383 8811 	msr	BASEPRI, r3
 8004424:	f3bf 8f6f 	isb	sy
 8004428:	f3bf 8f4f 	dsb	sy
 800442c:	613b      	str	r3, [r7, #16]
}
 800442e:	bf00      	nop
 8004430:	bf00      	nop
 8004432:	e7fd      	b.n	8004430 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004434:	697b      	ldr	r3, [r7, #20]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20000d4c 	.word	0x20000d4c
 8004444:	08005cbc 	.word	0x08005cbc
 8004448:	08004589 	.word	0x08004589
 800444c:	20000d50 	.word	0x20000d50

08004450 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08a      	sub	sp, #40	@ 0x28
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800445e:	2300      	movs	r3, #0
 8004460:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10b      	bne.n	8004480 <xTimerGenericCommand+0x30>
	__asm volatile
 8004468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446c:	f383 8811 	msr	BASEPRI, r3
 8004470:	f3bf 8f6f 	isb	sy
 8004474:	f3bf 8f4f 	dsb	sy
 8004478:	623b      	str	r3, [r7, #32]
}
 800447a:	bf00      	nop
 800447c:	bf00      	nop
 800447e:	e7fd      	b.n	800447c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004480:	4b19      	ldr	r3, [pc, #100]	@ (80044e8 <xTimerGenericCommand+0x98>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d02a      	beq.n	80044de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2b05      	cmp	r3, #5
 8004498:	dc18      	bgt.n	80044cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800449a:	f7ff fe65 	bl	8004168 <xTaskGetSchedulerState>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d109      	bne.n	80044b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80044a4:	4b10      	ldr	r3, [pc, #64]	@ (80044e8 <xTimerGenericCommand+0x98>)
 80044a6:	6818      	ldr	r0, [r3, #0]
 80044a8:	f107 0110 	add.w	r1, r7, #16
 80044ac:	2300      	movs	r3, #0
 80044ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044b0:	f7fe fc76 	bl	8002da0 <xQueueGenericSend>
 80044b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80044b6:	e012      	b.n	80044de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80044b8:	4b0b      	ldr	r3, [pc, #44]	@ (80044e8 <xTimerGenericCommand+0x98>)
 80044ba:	6818      	ldr	r0, [r3, #0]
 80044bc:	f107 0110 	add.w	r1, r7, #16
 80044c0:	2300      	movs	r3, #0
 80044c2:	2200      	movs	r2, #0
 80044c4:	f7fe fc6c 	bl	8002da0 <xQueueGenericSend>
 80044c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80044ca:	e008      	b.n	80044de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80044cc:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <xTimerGenericCommand+0x98>)
 80044ce:	6818      	ldr	r0, [r3, #0]
 80044d0:	f107 0110 	add.w	r1, r7, #16
 80044d4:	2300      	movs	r3, #0
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	f7fe fd64 	bl	8002fa4 <xQueueGenericSendFromISR>
 80044dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80044de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3728      	adds	r7, #40	@ 0x28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	20000d4c 	.word	0x20000d4c

080044ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b088      	sub	sp, #32
 80044f0:	af02      	add	r7, sp, #8
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044f6:	4b23      	ldr	r3, [pc, #140]	@ (8004584 <prvProcessExpiredTimer+0x98>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3304      	adds	r3, #4
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fb17 	bl	8002b38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d023      	beq.n	8004560 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	699a      	ldr	r2, [r3, #24]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	18d1      	adds	r1, r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	6978      	ldr	r0, [r7, #20]
 8004526:	f000 f8d5 	bl	80046d4 <prvInsertTimerInActiveList>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d020      	beq.n	8004572 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004530:	2300      	movs	r3, #0
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	2300      	movs	r3, #0
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	2100      	movs	r1, #0
 800453a:	6978      	ldr	r0, [r7, #20]
 800453c:	f7ff ff88 	bl	8004450 <xTimerGenericCommand>
 8004540:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d114      	bne.n	8004572 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	60fb      	str	r3, [r7, #12]
}
 800455a:	bf00      	nop
 800455c:	bf00      	nop
 800455e:	e7fd      	b.n	800455c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004566:	f023 0301 	bic.w	r3, r3, #1
 800456a:	b2da      	uxtb	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	6978      	ldr	r0, [r7, #20]
 8004578:	4798      	blx	r3
}
 800457a:	bf00      	nop
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000d44 	.word	0x20000d44

08004588 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004590:	f107 0308 	add.w	r3, r7, #8
 8004594:	4618      	mov	r0, r3
 8004596:	f000 f859 	bl	800464c <prvGetNextExpireTime>
 800459a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	4619      	mov	r1, r3
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f805 	bl	80045b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80045a6:	f000 f8d7 	bl	8004758 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045aa:	bf00      	nop
 80045ac:	e7f0      	b.n	8004590 <prvTimerTask+0x8>
	...

080045b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80045ba:	f7ff f9ef 	bl	800399c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045be:	f107 0308 	add.w	r3, r7, #8
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f866 	bl	8004694 <prvSampleTimeNow>
 80045c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d130      	bne.n	8004632 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <prvProcessTimerOrBlockTask+0x3c>
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d806      	bhi.n	80045ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80045de:	f7ff f9eb 	bl	80039b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80045e2:	68f9      	ldr	r1, [r7, #12]
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff ff81 	bl	80044ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80045ea:	e024      	b.n	8004636 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80045f2:	4b13      	ldr	r3, [pc, #76]	@ (8004640 <prvProcessTimerOrBlockTask+0x90>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <prvProcessTimerOrBlockTask+0x50>
 80045fc:	2301      	movs	r3, #1
 80045fe:	e000      	b.n	8004602 <prvProcessTimerOrBlockTask+0x52>
 8004600:	2300      	movs	r3, #0
 8004602:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004604:	4b0f      	ldr	r3, [pc, #60]	@ (8004644 <prvProcessTimerOrBlockTask+0x94>)
 8004606:	6818      	ldr	r0, [r3, #0]
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	4619      	mov	r1, r3
 8004612:	f7fe ff81 	bl	8003518 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004616:	f7ff f9cf 	bl	80039b8 <xTaskResumeAll>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10a      	bne.n	8004636 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004620:	4b09      	ldr	r3, [pc, #36]	@ (8004648 <prvProcessTimerOrBlockTask+0x98>)
 8004622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	f3bf 8f6f 	isb	sy
}
 8004630:	e001      	b.n	8004636 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004632:	f7ff f9c1 	bl	80039b8 <xTaskResumeAll>
}
 8004636:	bf00      	nop
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20000d48 	.word	0x20000d48
 8004644:	20000d4c 	.word	0x20000d4c
 8004648:	e000ed04 	.word	0xe000ed04

0800464c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004654:	4b0e      	ldr	r3, [pc, #56]	@ (8004690 <prvGetNextExpireTime+0x44>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <prvGetNextExpireTime+0x16>
 800465e:	2201      	movs	r2, #1
 8004660:	e000      	b.n	8004664 <prvGetNextExpireTime+0x18>
 8004662:	2200      	movs	r2, #0
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d105      	bne.n	800467c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004670:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <prvGetNextExpireTime+0x44>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	e001      	b.n	8004680 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800467c:	2300      	movs	r3, #0
 800467e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004680:	68fb      	ldr	r3, [r7, #12]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3714      	adds	r7, #20
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000d44 	.word	0x20000d44

08004694 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800469c:	f7ff fa2a 	bl	8003af4 <xTaskGetTickCount>
 80046a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80046a2:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <prvSampleTimeNow+0x3c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d205      	bcs.n	80046b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80046ac:	f000 f93a 	bl	8004924 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	e002      	b.n	80046be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80046be:	4a04      	ldr	r2, [pc, #16]	@ (80046d0 <prvSampleTimeNow+0x3c>)
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80046c4:	68fb      	ldr	r3, [r7, #12]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20000d54 	.word	0x20000d54

080046d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d812      	bhi.n	8004720 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	1ad2      	subs	r2, r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	429a      	cmp	r2, r3
 8004706:	d302      	bcc.n	800470e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004708:	2301      	movs	r3, #1
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	e01b      	b.n	8004746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800470e:	4b10      	ldr	r3, [pc, #64]	@ (8004750 <prvInsertTimerInActiveList+0x7c>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3304      	adds	r3, #4
 8004716:	4619      	mov	r1, r3
 8004718:	4610      	mov	r0, r2
 800471a:	f7fe f9d4 	bl	8002ac6 <vListInsert>
 800471e:	e012      	b.n	8004746 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	429a      	cmp	r2, r3
 8004726:	d206      	bcs.n	8004736 <prvInsertTimerInActiveList+0x62>
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d302      	bcc.n	8004736 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004730:	2301      	movs	r3, #1
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	e007      	b.n	8004746 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004736:	4b07      	ldr	r3, [pc, #28]	@ (8004754 <prvInsertTimerInActiveList+0x80>)
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3304      	adds	r3, #4
 800473e:	4619      	mov	r1, r3
 8004740:	4610      	mov	r0, r2
 8004742:	f7fe f9c0 	bl	8002ac6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004746:	697b      	ldr	r3, [r7, #20]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	20000d48 	.word	0x20000d48
 8004754:	20000d44 	.word	0x20000d44

08004758 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08e      	sub	sp, #56	@ 0x38
 800475c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800475e:	e0ce      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	da19      	bge.n	800479a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004766:	1d3b      	adds	r3, r7, #4
 8004768:	3304      	adds	r3, #4
 800476a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800476c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10b      	bne.n	800478a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	61fb      	str	r3, [r7, #28]
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	e7fd      	b.n	8004786 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800478a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004790:	6850      	ldr	r0, [r2, #4]
 8004792:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004794:	6892      	ldr	r2, [r2, #8]
 8004796:	4611      	mov	r1, r2
 8004798:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	f2c0 80ae 	blt.w	80048fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80047a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d004      	beq.n	80047b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b0:	3304      	adds	r3, #4
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe f9c0 	bl	8002b38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047b8:	463b      	mov	r3, r7
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ff6a 	bl	8004694 <prvSampleTimeNow>
 80047c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b09      	cmp	r3, #9
 80047c6:	f200 8097 	bhi.w	80048f8 <prvProcessReceivedCommands+0x1a0>
 80047ca:	a201      	add	r2, pc, #4	@ (adr r2, 80047d0 <prvProcessReceivedCommands+0x78>)
 80047cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	080047f9 	.word	0x080047f9
 80047d8:	080047f9 	.word	0x080047f9
 80047dc:	0800486f 	.word	0x0800486f
 80047e0:	08004883 	.word	0x08004883
 80047e4:	080048cf 	.word	0x080048cf
 80047e8:	080047f9 	.word	0x080047f9
 80047ec:	080047f9 	.word	0x080047f9
 80047f0:	0800486f 	.word	0x0800486f
 80047f4:	08004883 	.word	0x08004883
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80047f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	b2da      	uxtb	r2, r3
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	18d1      	adds	r1, r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004816:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004818:	f7ff ff5c 	bl	80046d4 <prvInsertTimerInActiveList>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d06c      	beq.n	80048fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004828:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800482a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b00      	cmp	r3, #0
 8004836:	d061      	beq.n	80048fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	441a      	add	r2, r3
 8004840:	2300      	movs	r3, #0
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	2300      	movs	r3, #0
 8004846:	2100      	movs	r1, #0
 8004848:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800484a:	f7ff fe01 	bl	8004450 <xTimerGenericCommand>
 800484e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d152      	bne.n	80048fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800485a:	f383 8811 	msr	BASEPRI, r3
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	61bb      	str	r3, [r7, #24]
}
 8004868:	bf00      	nop
 800486a:	bf00      	nop
 800486c:	e7fd      	b.n	800486a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800486e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004870:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004874:	f023 0301 	bic.w	r3, r3, #1
 8004878:	b2da      	uxtb	r2, r3
 800487a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004880:	e03d      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	b2da      	uxtb	r2, r3
 800488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004890:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004898:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800489a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10b      	bne.n	80048ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 80048a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a6:	f383 8811 	msr	BASEPRI, r3
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	617b      	str	r3, [r7, #20]
}
 80048b4:	bf00      	nop
 80048b6:	bf00      	nop
 80048b8:	e7fd      	b.n	80048b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	18d1      	adds	r1, r2, r3
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048c8:	f7ff ff04 	bl	80046d4 <prvInsertTimerInActiveList>
					break;
 80048cc:	e017      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80048ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d103      	bne.n	80048e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80048dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80048de:	f000 fbeb 	bl	80050b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80048e2:	e00c      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048ea:	f023 0301 	bic.w	r3, r3, #1
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80048f6:	e002      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80048f8:	bf00      	nop
 80048fa:	e000      	b.n	80048fe <prvProcessReceivedCommands+0x1a6>
					break;
 80048fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80048fe:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <prvProcessReceivedCommands+0x1c8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	1d39      	adds	r1, r7, #4
 8004904:	2200      	movs	r2, #0
 8004906:	4618      	mov	r0, r3
 8004908:	f7fe fbea 	bl	80030e0 <xQueueReceive>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	f47f af26 	bne.w	8004760 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004914:	bf00      	nop
 8004916:	bf00      	nop
 8004918:	3730      	adds	r7, #48	@ 0x30
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20000d4c 	.word	0x20000d4c

08004924 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b088      	sub	sp, #32
 8004928:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800492a:	e049      	b.n	80049c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800492c:	4b2e      	ldr	r3, [pc, #184]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004936:	4b2c      	ldr	r3, [pc, #176]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	3304      	adds	r3, #4
 8004944:	4618      	mov	r0, r3
 8004946:	f7fe f8f7 	bl	8002b38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004958:	f003 0304 	and.w	r3, r3, #4
 800495c:	2b00      	cmp	r3, #0
 800495e:	d02f      	beq.n	80049c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4413      	add	r3, r2
 8004968:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	429a      	cmp	r2, r3
 8004970:	d90e      	bls.n	8004990 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800497e:	4b1a      	ldr	r3, [pc, #104]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	3304      	adds	r3, #4
 8004986:	4619      	mov	r1, r3
 8004988:	4610      	mov	r0, r2
 800498a:	f7fe f89c 	bl	8002ac6 <vListInsert>
 800498e:	e017      	b.n	80049c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004990:	2300      	movs	r3, #0
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	2300      	movs	r3, #0
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	2100      	movs	r1, #0
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f7ff fd58 	bl	8004450 <xTimerGenericCommand>
 80049a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10b      	bne.n	80049c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	603b      	str	r3, [r7, #0]
}
 80049ba:	bf00      	nop
 80049bc:	bf00      	nop
 80049be:	e7fd      	b.n	80049bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049c0:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1b0      	bne.n	800492c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80049ca:	4b07      	ldr	r3, [pc, #28]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80049d0:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <prvSwitchTimerLists+0xc8>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a04      	ldr	r2, [pc, #16]	@ (80049e8 <prvSwitchTimerLists+0xc4>)
 80049d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80049d8:	4a04      	ldr	r2, [pc, #16]	@ (80049ec <prvSwitchTimerLists+0xc8>)
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	6013      	str	r3, [r2, #0]
}
 80049de:	bf00      	nop
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000d44 	.word	0x20000d44
 80049ec:	20000d48 	.word	0x20000d48

080049f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80049f6:	f000 f96f 	bl	8004cd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80049fa:	4b15      	ldr	r3, [pc, #84]	@ (8004a50 <prvCheckForValidListAndQueue+0x60>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d120      	bne.n	8004a44 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a02:	4814      	ldr	r0, [pc, #80]	@ (8004a54 <prvCheckForValidListAndQueue+0x64>)
 8004a04:	f7fe f80e 	bl	8002a24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a08:	4813      	ldr	r0, [pc, #76]	@ (8004a58 <prvCheckForValidListAndQueue+0x68>)
 8004a0a:	f7fe f80b 	bl	8002a24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a0e:	4b13      	ldr	r3, [pc, #76]	@ (8004a5c <prvCheckForValidListAndQueue+0x6c>)
 8004a10:	4a10      	ldr	r2, [pc, #64]	@ (8004a54 <prvCheckForValidListAndQueue+0x64>)
 8004a12:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a14:	4b12      	ldr	r3, [pc, #72]	@ (8004a60 <prvCheckForValidListAndQueue+0x70>)
 8004a16:	4a10      	ldr	r2, [pc, #64]	@ (8004a58 <prvCheckForValidListAndQueue+0x68>)
 8004a18:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	4b11      	ldr	r3, [pc, #68]	@ (8004a64 <prvCheckForValidListAndQueue+0x74>)
 8004a20:	4a11      	ldr	r2, [pc, #68]	@ (8004a68 <prvCheckForValidListAndQueue+0x78>)
 8004a22:	2110      	movs	r1, #16
 8004a24:	200a      	movs	r0, #10
 8004a26:	f7fe f91b 	bl	8002c60 <xQueueGenericCreateStatic>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	4a08      	ldr	r2, [pc, #32]	@ (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a2e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a30:	4b07      	ldr	r3, [pc, #28]	@ (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a38:	4b05      	ldr	r3, [pc, #20]	@ (8004a50 <prvCheckForValidListAndQueue+0x60>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	490b      	ldr	r1, [pc, #44]	@ (8004a6c <prvCheckForValidListAndQueue+0x7c>)
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fe fd40 	bl	80034c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a44:	f000 f97a 	bl	8004d3c <vPortExitCritical>
}
 8004a48:	bf00      	nop
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	20000d4c 	.word	0x20000d4c
 8004a54:	20000d1c 	.word	0x20000d1c
 8004a58:	20000d30 	.word	0x20000d30
 8004a5c:	20000d44 	.word	0x20000d44
 8004a60:	20000d48 	.word	0x20000d48
 8004a64:	20000df8 	.word	0x20000df8
 8004a68:	20000d58 	.word	0x20000d58
 8004a6c:	08005cc4 	.word	0x08005cc4

08004a70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3b04      	subs	r3, #4
 8004a80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	3b04      	subs	r3, #4
 8004a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f023 0201 	bic.w	r2, r3, #1
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	3b04      	subs	r3, #4
 8004a9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad4 <pxPortInitialiseStack+0x64>)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3b14      	subs	r3, #20
 8004aaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	3b04      	subs	r3, #4
 8004ab6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f06f 0202 	mvn.w	r2, #2
 8004abe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	3b20      	subs	r3, #32
 8004ac4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	08004ad9 	.word	0x08004ad9

08004ad8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ae2:	4b13      	ldr	r3, [pc, #76]	@ (8004b30 <prvTaskExitError+0x58>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aea:	d00b      	beq.n	8004b04 <prvTaskExitError+0x2c>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	60fb      	str	r3, [r7, #12]
}
 8004afe:	bf00      	nop
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <prvTaskExitError+0x28>
	__asm volatile
 8004b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b08:	f383 8811 	msr	BASEPRI, r3
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	60bb      	str	r3, [r7, #8]
}
 8004b16:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b18:	bf00      	nop
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0fc      	beq.n	8004b1a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	2000000c 	.word	0x2000000c
	...

08004b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b40:	4b07      	ldr	r3, [pc, #28]	@ (8004b60 <pxCurrentTCBConst2>)
 8004b42:	6819      	ldr	r1, [r3, #0]
 8004b44:	6808      	ldr	r0, [r1, #0]
 8004b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b4a:	f380 8809 	msr	PSP, r0
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f380 8811 	msr	BASEPRI, r0
 8004b5a:	4770      	bx	lr
 8004b5c:	f3af 8000 	nop.w

08004b60 <pxCurrentTCBConst2>:
 8004b60:	2000081c 	.word	0x2000081c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004b64:	bf00      	nop
 8004b66:	bf00      	nop

08004b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004b68:	4808      	ldr	r0, [pc, #32]	@ (8004b8c <prvPortStartFirstTask+0x24>)
 8004b6a:	6800      	ldr	r0, [r0, #0]
 8004b6c:	6800      	ldr	r0, [r0, #0]
 8004b6e:	f380 8808 	msr	MSP, r0
 8004b72:	f04f 0000 	mov.w	r0, #0
 8004b76:	f380 8814 	msr	CONTROL, r0
 8004b7a:	b662      	cpsie	i
 8004b7c:	b661      	cpsie	f
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	df00      	svc	0
 8004b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b8a:	bf00      	nop
 8004b8c:	e000ed08 	.word	0xe000ed08

08004b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b96:	4b47      	ldr	r3, [pc, #284]	@ (8004cb4 <xPortStartScheduler+0x124>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a47      	ldr	r2, [pc, #284]	@ (8004cb8 <xPortStartScheduler+0x128>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d10b      	bne.n	8004bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8004ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba4:	f383 8811 	msr	BASEPRI, r3
 8004ba8:	f3bf 8f6f 	isb	sy
 8004bac:	f3bf 8f4f 	dsb	sy
 8004bb0:	60fb      	str	r3, [r7, #12]
}
 8004bb2:	bf00      	nop
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8004cb4 <xPortStartScheduler+0x124>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8004cbc <xPortStartScheduler+0x12c>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d10b      	bne.n	8004bda <xPortStartScheduler+0x4a>
	__asm volatile
 8004bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc6:	f383 8811 	msr	BASEPRI, r3
 8004bca:	f3bf 8f6f 	isb	sy
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	613b      	str	r3, [r7, #16]
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	e7fd      	b.n	8004bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bda:	4b39      	ldr	r3, [pc, #228]	@ (8004cc0 <xPortStartScheduler+0x130>)
 8004bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	22ff      	movs	r2, #255	@ 0xff
 8004bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	4b31      	ldr	r3, [pc, #196]	@ (8004cc4 <xPortStartScheduler+0x134>)
 8004c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c02:	4b31      	ldr	r3, [pc, #196]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c04:	2207      	movs	r2, #7
 8004c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c08:	e009      	b.n	8004c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	4a2d      	ldr	r2, [pc, #180]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c14:	78fb      	ldrb	r3, [r7, #3]
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c26:	2b80      	cmp	r3, #128	@ 0x80
 8004c28:	d0ef      	beq.n	8004c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c2a:	4b27      	ldr	r3, [pc, #156]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f1c3 0307 	rsb	r3, r3, #7
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d00b      	beq.n	8004c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	60bb      	str	r3, [r7, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	4a1c      	ldr	r2, [pc, #112]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c58:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c60:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <xPortStartScheduler+0x138>)
 8004c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c6c:	4b17      	ldr	r3, [pc, #92]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a16      	ldr	r2, [pc, #88]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c78:	4b14      	ldr	r3, [pc, #80]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a13      	ldr	r2, [pc, #76]	@ (8004ccc <xPortStartScheduler+0x13c>)
 8004c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c84:	f000 f8da 	bl	8004e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c88:	4b11      	ldr	r3, [pc, #68]	@ (8004cd0 <xPortStartScheduler+0x140>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c8e:	f000 f8f9 	bl	8004e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c92:	4b10      	ldr	r3, [pc, #64]	@ (8004cd4 <xPortStartScheduler+0x144>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd4 <xPortStartScheduler+0x144>)
 8004c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c9e:	f7ff ff63 	bl	8004b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ca2:	f7fe fff1 	bl	8003c88 <vTaskSwitchContext>
	prvTaskExitError();
 8004ca6:	f7ff ff17 	bl	8004ad8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	e000ed00 	.word	0xe000ed00
 8004cb8:	410fc271 	.word	0x410fc271
 8004cbc:	410fc270 	.word	0x410fc270
 8004cc0:	e000e400 	.word	0xe000e400
 8004cc4:	20000e48 	.word	0x20000e48
 8004cc8:	20000e4c 	.word	0x20000e4c
 8004ccc:	e000ed20 	.word	0xe000ed20
 8004cd0:	2000000c 	.word	0x2000000c
 8004cd4:	e000ef34 	.word	0xe000ef34

08004cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8004cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce2:	f383 8811 	msr	BASEPRI, r3
 8004ce6:	f3bf 8f6f 	isb	sy
 8004cea:	f3bf 8f4f 	dsb	sy
 8004cee:	607b      	str	r3, [r7, #4]
}
 8004cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004cf2:	4b10      	ldr	r3, [pc, #64]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d34 <vPortEnterCritical+0x5c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d110      	bne.n	8004d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d04:	4b0c      	ldr	r3, [pc, #48]	@ (8004d38 <vPortEnterCritical+0x60>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00b      	beq.n	8004d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8004d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	603b      	str	r3, [r7, #0]
}
 8004d20:	bf00      	nop
 8004d22:	bf00      	nop
 8004d24:	e7fd      	b.n	8004d22 <vPortEnterCritical+0x4a>
	}
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	2000000c 	.word	0x2000000c
 8004d38:	e000ed04 	.word	0xe000ed04

08004d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d42:	4b12      	ldr	r3, [pc, #72]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10b      	bne.n	8004d62 <vPortExitCritical+0x26>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	607b      	str	r3, [r7, #4]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004d62:	4b0a      	ldr	r3, [pc, #40]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	4a08      	ldr	r2, [pc, #32]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d6c:	4b07      	ldr	r3, [pc, #28]	@ (8004d8c <vPortExitCritical+0x50>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <vPortExitCritical+0x44>
 8004d74:	2300      	movs	r3, #0
 8004d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f383 8811 	msr	BASEPRI, r3
}
 8004d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	2000000c 	.word	0x2000000c

08004d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d90:	f3ef 8009 	mrs	r0, PSP
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <pxCurrentTCBConst>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	f01e 0f10 	tst.w	lr, #16
 8004da0:	bf08      	it	eq
 8004da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004daa:	6010      	str	r0, [r2, #0]
 8004dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004db4:	f380 8811 	msr	BASEPRI, r0
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
 8004dc0:	f7fe ff62 	bl	8003c88 <vTaskSwitchContext>
 8004dc4:	f04f 0000 	mov.w	r0, #0
 8004dc8:	f380 8811 	msr	BASEPRI, r0
 8004dcc:	bc09      	pop	{r0, r3}
 8004dce:	6819      	ldr	r1, [r3, #0]
 8004dd0:	6808      	ldr	r0, [r1, #0]
 8004dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dd6:	f01e 0f10 	tst.w	lr, #16
 8004dda:	bf08      	it	eq
 8004ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004de0:	f380 8809 	msr	PSP, r0
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	f3af 8000 	nop.w

08004df0 <pxCurrentTCBConst>:
 8004df0:	2000081c 	.word	0x2000081c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop

08004df8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	607b      	str	r3, [r7, #4]
}
 8004e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e12:	f7fe fe7f 	bl	8003b14 <xTaskIncrementTick>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e1c:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <xPortSysTickHandler+0x40>)
 8004e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	2300      	movs	r3, #0
 8004e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f383 8811 	msr	BASEPRI, r3
}
 8004e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e30:	bf00      	nop
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	e000ed04 	.word	0xe000ed04

08004e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <vPortSetupTimerInterrupt+0x34>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e46:	4b0b      	ldr	r3, [pc, #44]	@ (8004e74 <vPortSetupTimerInterrupt+0x38>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e78 <vPortSetupTimerInterrupt+0x3c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a0a      	ldr	r2, [pc, #40]	@ (8004e7c <vPortSetupTimerInterrupt+0x40>)
 8004e52:	fba2 2303 	umull	r2, r3, r2, r3
 8004e56:	099b      	lsrs	r3, r3, #6
 8004e58:	4a09      	ldr	r2, [pc, #36]	@ (8004e80 <vPortSetupTimerInterrupt+0x44>)
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e5e:	4b04      	ldr	r3, [pc, #16]	@ (8004e70 <vPortSetupTimerInterrupt+0x34>)
 8004e60:	2207      	movs	r2, #7
 8004e62:	601a      	str	r2, [r3, #0]
}
 8004e64:	bf00      	nop
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	e000e010 	.word	0xe000e010
 8004e74:	e000e018 	.word	0xe000e018
 8004e78:	20000000 	.word	0x20000000
 8004e7c:	10624dd3 	.word	0x10624dd3
 8004e80:	e000e014 	.word	0xe000e014

08004e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e94 <vPortEnableVFP+0x10>
 8004e88:	6801      	ldr	r1, [r0, #0]
 8004e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e8e:	6001      	str	r1, [r0, #0]
 8004e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e92:	bf00      	nop
 8004e94:	e000ed88 	.word	0xe000ed88

08004e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e9e:	f3ef 8305 	mrs	r3, IPSR
 8004ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b0f      	cmp	r3, #15
 8004ea8:	d915      	bls.n	8004ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004eaa:	4a18      	ldr	r2, [pc, #96]	@ (8004f0c <vPortValidateInterruptPriority+0x74>)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4413      	add	r3, r2
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004eb4:	4b16      	ldr	r3, [pc, #88]	@ (8004f10 <vPortValidateInterruptPriority+0x78>)
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	7afa      	ldrb	r2, [r7, #11]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d20b      	bcs.n	8004ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	607b      	str	r3, [r7, #4]
}
 8004ed0:	bf00      	nop
 8004ed2:	bf00      	nop
 8004ed4:	e7fd      	b.n	8004ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8004f14 <vPortValidateInterruptPriority+0x7c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ede:	4b0e      	ldr	r3, [pc, #56]	@ (8004f18 <vPortValidateInterruptPriority+0x80>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d90b      	bls.n	8004efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	603b      	str	r3, [r7, #0]
}
 8004ef8:	bf00      	nop
 8004efa:	bf00      	nop
 8004efc:	e7fd      	b.n	8004efa <vPortValidateInterruptPriority+0x62>
	}
 8004efe:	bf00      	nop
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000e3f0 	.word	0xe000e3f0
 8004f10:	20000e48 	.word	0x20000e48
 8004f14:	e000ed0c 	.word	0xe000ed0c
 8004f18:	20000e4c 	.word	0x20000e4c

08004f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08a      	sub	sp, #40	@ 0x28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f24:	2300      	movs	r3, #0
 8004f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f28:	f7fe fd38 	bl	800399c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80050a0 <pvPortMalloc+0x184>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f34:	f000 f924 	bl	8005180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f38:	4b5a      	ldr	r3, [pc, #360]	@ (80050a4 <pvPortMalloc+0x188>)
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f040 8095 	bne.w	8005070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01e      	beq.n	8004f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f4c:	2208      	movs	r2, #8
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4413      	add	r3, r2
 8004f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d015      	beq.n	8004f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f023 0307 	bic.w	r3, r3, #7
 8004f64:	3308      	adds	r3, #8
 8004f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f003 0307 	and.w	r3, r3, #7
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <pvPortMalloc+0x6e>
	__asm volatile
 8004f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	617b      	str	r3, [r7, #20]
}
 8004f84:	bf00      	nop
 8004f86:	bf00      	nop
 8004f88:	e7fd      	b.n	8004f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d06f      	beq.n	8005070 <pvPortMalloc+0x154>
 8004f90:	4b45      	ldr	r3, [pc, #276]	@ (80050a8 <pvPortMalloc+0x18c>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d86a      	bhi.n	8005070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f9a:	4b44      	ldr	r3, [pc, #272]	@ (80050ac <pvPortMalloc+0x190>)
 8004f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f9e:	4b43      	ldr	r3, [pc, #268]	@ (80050ac <pvPortMalloc+0x190>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fa4:	e004      	b.n	8004fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d903      	bls.n	8004fc2 <pvPortMalloc+0xa6>
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1f1      	bne.n	8004fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004fc2:	4b37      	ldr	r3, [pc, #220]	@ (80050a0 <pvPortMalloc+0x184>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d051      	beq.n	8005070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2208      	movs	r2, #8
 8004fd2:	4413      	add	r3, r2
 8004fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	1ad2      	subs	r2, r2, r3
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d920      	bls.n	8005030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	f003 0307 	and.w	r3, r3, #7
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00b      	beq.n	8005018 <pvPortMalloc+0xfc>
	__asm volatile
 8005000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	613b      	str	r3, [r7, #16]
}
 8005012:	bf00      	nop
 8005014:	bf00      	nop
 8005016:	e7fd      	b.n	8005014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	1ad2      	subs	r2, r2, r3
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800502a:	69b8      	ldr	r0, [r7, #24]
 800502c:	f000 f90a 	bl	8005244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005030:	4b1d      	ldr	r3, [pc, #116]	@ (80050a8 <pvPortMalloc+0x18c>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	1ad3      	subs	r3, r2, r3
 800503a:	4a1b      	ldr	r2, [pc, #108]	@ (80050a8 <pvPortMalloc+0x18c>)
 800503c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800503e:	4b1a      	ldr	r3, [pc, #104]	@ (80050a8 <pvPortMalloc+0x18c>)
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <pvPortMalloc+0x194>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d203      	bcs.n	8005052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800504a:	4b17      	ldr	r3, [pc, #92]	@ (80050a8 <pvPortMalloc+0x18c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a18      	ldr	r2, [pc, #96]	@ (80050b0 <pvPortMalloc+0x194>)
 8005050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	4b13      	ldr	r3, [pc, #76]	@ (80050a4 <pvPortMalloc+0x188>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	431a      	orrs	r2, r3
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005066:	4b13      	ldr	r3, [pc, #76]	@ (80050b4 <pvPortMalloc+0x198>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3301      	adds	r3, #1
 800506c:	4a11      	ldr	r2, [pc, #68]	@ (80050b4 <pvPortMalloc+0x198>)
 800506e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005070:	f7fe fca2 	bl	80039b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00b      	beq.n	8005096 <pvPortMalloc+0x17a>
	__asm volatile
 800507e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005082:	f383 8811 	msr	BASEPRI, r3
 8005086:	f3bf 8f6f 	isb	sy
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	60fb      	str	r3, [r7, #12]
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	e7fd      	b.n	8005092 <pvPortMalloc+0x176>
	return pvReturn;
 8005096:	69fb      	ldr	r3, [r7, #28]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3728      	adds	r7, #40	@ 0x28
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	20004a58 	.word	0x20004a58
 80050a4:	20004a6c 	.word	0x20004a6c
 80050a8:	20004a5c 	.word	0x20004a5c
 80050ac:	20004a50 	.word	0x20004a50
 80050b0:	20004a60 	.word	0x20004a60
 80050b4:	20004a64 	.word	0x20004a64

080050b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b086      	sub	sp, #24
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d04f      	beq.n	800516a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050ca:	2308      	movs	r3, #8
 80050cc:	425b      	negs	r3, r3
 80050ce:	697a      	ldr	r2, [r7, #20]
 80050d0:	4413      	add	r3, r2
 80050d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	4b25      	ldr	r3, [pc, #148]	@ (8005174 <vPortFree+0xbc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10b      	bne.n	80050fe <vPortFree+0x46>
	__asm volatile
 80050e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ea:	f383 8811 	msr	BASEPRI, r3
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	60fb      	str	r3, [r7, #12]
}
 80050f8:	bf00      	nop
 80050fa:	bf00      	nop
 80050fc:	e7fd      	b.n	80050fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00b      	beq.n	800511e <vPortFree+0x66>
	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	60bb      	str	r3, [r7, #8]
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	e7fd      	b.n	800511a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	4b14      	ldr	r3, [pc, #80]	@ (8005174 <vPortFree+0xbc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4013      	ands	r3, r2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d01e      	beq.n	800516a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11a      	bne.n	800516a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	685a      	ldr	r2, [r3, #4]
 8005138:	4b0e      	ldr	r3, [pc, #56]	@ (8005174 <vPortFree+0xbc>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	43db      	mvns	r3, r3
 800513e:	401a      	ands	r2, r3
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005144:	f7fe fc2a 	bl	800399c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	685a      	ldr	r2, [r3, #4]
 800514c:	4b0a      	ldr	r3, [pc, #40]	@ (8005178 <vPortFree+0xc0>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4413      	add	r3, r2
 8005152:	4a09      	ldr	r2, [pc, #36]	@ (8005178 <vPortFree+0xc0>)
 8005154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005156:	6938      	ldr	r0, [r7, #16]
 8005158:	f000 f874 	bl	8005244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800515c:	4b07      	ldr	r3, [pc, #28]	@ (800517c <vPortFree+0xc4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a06      	ldr	r2, [pc, #24]	@ (800517c <vPortFree+0xc4>)
 8005164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005166:	f7fe fc27 	bl	80039b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800516a:	bf00      	nop
 800516c:	3718      	adds	r7, #24
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20004a6c 	.word	0x20004a6c
 8005178:	20004a5c 	.word	0x20004a5c
 800517c:	20004a68 	.word	0x20004a68

08005180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005186:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800518a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800518c:	4b27      	ldr	r3, [pc, #156]	@ (800522c <prvHeapInit+0xac>)
 800518e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00c      	beq.n	80051b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	3307      	adds	r3, #7
 800519e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0307 	bic.w	r3, r3, #7
 80051a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	4a1f      	ldr	r2, [pc, #124]	@ (800522c <prvHeapInit+0xac>)
 80051b0:	4413      	add	r3, r2
 80051b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005230 <prvHeapInit+0xb0>)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051be:	4b1c      	ldr	r3, [pc, #112]	@ (8005230 <prvHeapInit+0xb0>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	4413      	add	r3, r2
 80051ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051cc:	2208      	movs	r2, #8
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1a9b      	subs	r3, r3, r2
 80051d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0307 	bic.w	r3, r3, #7
 80051da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4a15      	ldr	r2, [pc, #84]	@ (8005234 <prvHeapInit+0xb4>)
 80051e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051e2:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <prvHeapInit+0xb4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2200      	movs	r2, #0
 80051e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051ea:	4b12      	ldr	r3, [pc, #72]	@ (8005234 <prvHeapInit+0xb4>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	1ad2      	subs	r2, r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005200:	4b0c      	ldr	r3, [pc, #48]	@ (8005234 <prvHeapInit+0xb4>)
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	4a0a      	ldr	r2, [pc, #40]	@ (8005238 <prvHeapInit+0xb8>)
 800520e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	4a09      	ldr	r2, [pc, #36]	@ (800523c <prvHeapInit+0xbc>)
 8005216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005218:	4b09      	ldr	r3, [pc, #36]	@ (8005240 <prvHeapInit+0xc0>)
 800521a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800521e:	601a      	str	r2, [r3, #0]
}
 8005220:	bf00      	nop
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	20000e50 	.word	0x20000e50
 8005230:	20004a50 	.word	0x20004a50
 8005234:	20004a58 	.word	0x20004a58
 8005238:	20004a60 	.word	0x20004a60
 800523c:	20004a5c 	.word	0x20004a5c
 8005240:	20004a6c 	.word	0x20004a6c

08005244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005244:	b480      	push	{r7}
 8005246:	b085      	sub	sp, #20
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800524c:	4b28      	ldr	r3, [pc, #160]	@ (80052f0 <prvInsertBlockIntoFreeList+0xac>)
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	e002      	b.n	8005258 <prvInsertBlockIntoFreeList+0x14>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	429a      	cmp	r2, r3
 8005260:	d8f7      	bhi.n	8005252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	4413      	add	r3, r2
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	429a      	cmp	r2, r3
 8005272:	d108      	bne.n	8005286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	441a      	add	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	68ba      	ldr	r2, [r7, #8]
 8005290:	441a      	add	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d118      	bne.n	80052cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	4b15      	ldr	r3, [pc, #84]	@ (80052f4 <prvInsertBlockIntoFreeList+0xb0>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d00d      	beq.n	80052c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	441a      	add	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	e008      	b.n	80052d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052c2:	4b0c      	ldr	r3, [pc, #48]	@ (80052f4 <prvInsertBlockIntoFreeList+0xb0>)
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	e003      	b.n	80052d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d002      	beq.n	80052e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	20004a50 	.word	0x20004a50
 80052f4:	20004a58 	.word	0x20004a58

080052f8 <std>:
 80052f8:	2300      	movs	r3, #0
 80052fa:	b510      	push	{r4, lr}
 80052fc:	4604      	mov	r4, r0
 80052fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005302:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005306:	6083      	str	r3, [r0, #8]
 8005308:	8181      	strh	r1, [r0, #12]
 800530a:	6643      	str	r3, [r0, #100]	@ 0x64
 800530c:	81c2      	strh	r2, [r0, #14]
 800530e:	6183      	str	r3, [r0, #24]
 8005310:	4619      	mov	r1, r3
 8005312:	2208      	movs	r2, #8
 8005314:	305c      	adds	r0, #92	@ 0x5c
 8005316:	f000 f90f 	bl	8005538 <memset>
 800531a:	4b0d      	ldr	r3, [pc, #52]	@ (8005350 <std+0x58>)
 800531c:	6263      	str	r3, [r4, #36]	@ 0x24
 800531e:	4b0d      	ldr	r3, [pc, #52]	@ (8005354 <std+0x5c>)
 8005320:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005322:	4b0d      	ldr	r3, [pc, #52]	@ (8005358 <std+0x60>)
 8005324:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005326:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <std+0x64>)
 8005328:	6323      	str	r3, [r4, #48]	@ 0x30
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <std+0x68>)
 800532c:	6224      	str	r4, [r4, #32]
 800532e:	429c      	cmp	r4, r3
 8005330:	d006      	beq.n	8005340 <std+0x48>
 8005332:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005336:	4294      	cmp	r4, r2
 8005338:	d002      	beq.n	8005340 <std+0x48>
 800533a:	33d0      	adds	r3, #208	@ 0xd0
 800533c:	429c      	cmp	r4, r3
 800533e:	d105      	bne.n	800534c <std+0x54>
 8005340:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005344:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005348:	f000 b928 	b.w	800559c <__retarget_lock_init_recursive>
 800534c:	bd10      	pop	{r4, pc}
 800534e:	bf00      	nop
 8005350:	08005875 	.word	0x08005875
 8005354:	08005897 	.word	0x08005897
 8005358:	080058cf 	.word	0x080058cf
 800535c:	080058f3 	.word	0x080058f3
 8005360:	20004a70 	.word	0x20004a70

08005364 <stdio_exit_handler>:
 8005364:	4a02      	ldr	r2, [pc, #8]	@ (8005370 <stdio_exit_handler+0xc>)
 8005366:	4903      	ldr	r1, [pc, #12]	@ (8005374 <stdio_exit_handler+0x10>)
 8005368:	4803      	ldr	r0, [pc, #12]	@ (8005378 <stdio_exit_handler+0x14>)
 800536a:	f000 b869 	b.w	8005440 <_fwalk_sglue>
 800536e:	bf00      	nop
 8005370:	20000010 	.word	0x20000010
 8005374:	0800580d 	.word	0x0800580d
 8005378:	20000020 	.word	0x20000020

0800537c <cleanup_stdio>:
 800537c:	6841      	ldr	r1, [r0, #4]
 800537e:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <cleanup_stdio+0x34>)
 8005380:	4299      	cmp	r1, r3
 8005382:	b510      	push	{r4, lr}
 8005384:	4604      	mov	r4, r0
 8005386:	d001      	beq.n	800538c <cleanup_stdio+0x10>
 8005388:	f000 fa40 	bl	800580c <_fflush_r>
 800538c:	68a1      	ldr	r1, [r4, #8]
 800538e:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <cleanup_stdio+0x38>)
 8005390:	4299      	cmp	r1, r3
 8005392:	d002      	beq.n	800539a <cleanup_stdio+0x1e>
 8005394:	4620      	mov	r0, r4
 8005396:	f000 fa39 	bl	800580c <_fflush_r>
 800539a:	68e1      	ldr	r1, [r4, #12]
 800539c:	4b06      	ldr	r3, [pc, #24]	@ (80053b8 <cleanup_stdio+0x3c>)
 800539e:	4299      	cmp	r1, r3
 80053a0:	d004      	beq.n	80053ac <cleanup_stdio+0x30>
 80053a2:	4620      	mov	r0, r4
 80053a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053a8:	f000 ba30 	b.w	800580c <_fflush_r>
 80053ac:	bd10      	pop	{r4, pc}
 80053ae:	bf00      	nop
 80053b0:	20004a70 	.word	0x20004a70
 80053b4:	20004ad8 	.word	0x20004ad8
 80053b8:	20004b40 	.word	0x20004b40

080053bc <global_stdio_init.part.0>:
 80053bc:	b510      	push	{r4, lr}
 80053be:	4b0b      	ldr	r3, [pc, #44]	@ (80053ec <global_stdio_init.part.0+0x30>)
 80053c0:	4c0b      	ldr	r4, [pc, #44]	@ (80053f0 <global_stdio_init.part.0+0x34>)
 80053c2:	4a0c      	ldr	r2, [pc, #48]	@ (80053f4 <global_stdio_init.part.0+0x38>)
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	4620      	mov	r0, r4
 80053c8:	2200      	movs	r2, #0
 80053ca:	2104      	movs	r1, #4
 80053cc:	f7ff ff94 	bl	80052f8 <std>
 80053d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053d4:	2201      	movs	r2, #1
 80053d6:	2109      	movs	r1, #9
 80053d8:	f7ff ff8e 	bl	80052f8 <std>
 80053dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053e0:	2202      	movs	r2, #2
 80053e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053e6:	2112      	movs	r1, #18
 80053e8:	f7ff bf86 	b.w	80052f8 <std>
 80053ec:	20004ba8 	.word	0x20004ba8
 80053f0:	20004a70 	.word	0x20004a70
 80053f4:	08005365 	.word	0x08005365

080053f8 <__sfp_lock_acquire>:
 80053f8:	4801      	ldr	r0, [pc, #4]	@ (8005400 <__sfp_lock_acquire+0x8>)
 80053fa:	f000 b8d0 	b.w	800559e <__retarget_lock_acquire_recursive>
 80053fe:	bf00      	nop
 8005400:	20004bad 	.word	0x20004bad

08005404 <__sfp_lock_release>:
 8005404:	4801      	ldr	r0, [pc, #4]	@ (800540c <__sfp_lock_release+0x8>)
 8005406:	f000 b8cb 	b.w	80055a0 <__retarget_lock_release_recursive>
 800540a:	bf00      	nop
 800540c:	20004bad 	.word	0x20004bad

08005410 <__sinit>:
 8005410:	b510      	push	{r4, lr}
 8005412:	4604      	mov	r4, r0
 8005414:	f7ff fff0 	bl	80053f8 <__sfp_lock_acquire>
 8005418:	6a23      	ldr	r3, [r4, #32]
 800541a:	b11b      	cbz	r3, 8005424 <__sinit+0x14>
 800541c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005420:	f7ff bff0 	b.w	8005404 <__sfp_lock_release>
 8005424:	4b04      	ldr	r3, [pc, #16]	@ (8005438 <__sinit+0x28>)
 8005426:	6223      	str	r3, [r4, #32]
 8005428:	4b04      	ldr	r3, [pc, #16]	@ (800543c <__sinit+0x2c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f5      	bne.n	800541c <__sinit+0xc>
 8005430:	f7ff ffc4 	bl	80053bc <global_stdio_init.part.0>
 8005434:	e7f2      	b.n	800541c <__sinit+0xc>
 8005436:	bf00      	nop
 8005438:	0800537d 	.word	0x0800537d
 800543c:	20004ba8 	.word	0x20004ba8

08005440 <_fwalk_sglue>:
 8005440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005444:	4607      	mov	r7, r0
 8005446:	4688      	mov	r8, r1
 8005448:	4614      	mov	r4, r2
 800544a:	2600      	movs	r6, #0
 800544c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005450:	f1b9 0901 	subs.w	r9, r9, #1
 8005454:	d505      	bpl.n	8005462 <_fwalk_sglue+0x22>
 8005456:	6824      	ldr	r4, [r4, #0]
 8005458:	2c00      	cmp	r4, #0
 800545a:	d1f7      	bne.n	800544c <_fwalk_sglue+0xc>
 800545c:	4630      	mov	r0, r6
 800545e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005462:	89ab      	ldrh	r3, [r5, #12]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d907      	bls.n	8005478 <_fwalk_sglue+0x38>
 8005468:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800546c:	3301      	adds	r3, #1
 800546e:	d003      	beq.n	8005478 <_fwalk_sglue+0x38>
 8005470:	4629      	mov	r1, r5
 8005472:	4638      	mov	r0, r7
 8005474:	47c0      	blx	r8
 8005476:	4306      	orrs	r6, r0
 8005478:	3568      	adds	r5, #104	@ 0x68
 800547a:	e7e9      	b.n	8005450 <_fwalk_sglue+0x10>

0800547c <_puts_r>:
 800547c:	6a03      	ldr	r3, [r0, #32]
 800547e:	b570      	push	{r4, r5, r6, lr}
 8005480:	6884      	ldr	r4, [r0, #8]
 8005482:	4605      	mov	r5, r0
 8005484:	460e      	mov	r6, r1
 8005486:	b90b      	cbnz	r3, 800548c <_puts_r+0x10>
 8005488:	f7ff ffc2 	bl	8005410 <__sinit>
 800548c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800548e:	07db      	lsls	r3, r3, #31
 8005490:	d405      	bmi.n	800549e <_puts_r+0x22>
 8005492:	89a3      	ldrh	r3, [r4, #12]
 8005494:	0598      	lsls	r0, r3, #22
 8005496:	d402      	bmi.n	800549e <_puts_r+0x22>
 8005498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800549a:	f000 f880 	bl	800559e <__retarget_lock_acquire_recursive>
 800549e:	89a3      	ldrh	r3, [r4, #12]
 80054a0:	0719      	lsls	r1, r3, #28
 80054a2:	d502      	bpl.n	80054aa <_puts_r+0x2e>
 80054a4:	6923      	ldr	r3, [r4, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d135      	bne.n	8005516 <_puts_r+0x9a>
 80054aa:	4621      	mov	r1, r4
 80054ac:	4628      	mov	r0, r5
 80054ae:	f000 fa63 	bl	8005978 <__swsetup_r>
 80054b2:	b380      	cbz	r0, 8005516 <_puts_r+0x9a>
 80054b4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80054b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054ba:	07da      	lsls	r2, r3, #31
 80054bc:	d405      	bmi.n	80054ca <_puts_r+0x4e>
 80054be:	89a3      	ldrh	r3, [r4, #12]
 80054c0:	059b      	lsls	r3, r3, #22
 80054c2:	d402      	bmi.n	80054ca <_puts_r+0x4e>
 80054c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054c6:	f000 f86b 	bl	80055a0 <__retarget_lock_release_recursive>
 80054ca:	4628      	mov	r0, r5
 80054cc:	bd70      	pop	{r4, r5, r6, pc}
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	da04      	bge.n	80054dc <_puts_r+0x60>
 80054d2:	69a2      	ldr	r2, [r4, #24]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	dc17      	bgt.n	8005508 <_puts_r+0x8c>
 80054d8:	290a      	cmp	r1, #10
 80054da:	d015      	beq.n	8005508 <_puts_r+0x8c>
 80054dc:	6823      	ldr	r3, [r4, #0]
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	6022      	str	r2, [r4, #0]
 80054e2:	7019      	strb	r1, [r3, #0]
 80054e4:	68a3      	ldr	r3, [r4, #8]
 80054e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80054ea:	3b01      	subs	r3, #1
 80054ec:	60a3      	str	r3, [r4, #8]
 80054ee:	2900      	cmp	r1, #0
 80054f0:	d1ed      	bne.n	80054ce <_puts_r+0x52>
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	da11      	bge.n	800551a <_puts_r+0x9e>
 80054f6:	4622      	mov	r2, r4
 80054f8:	210a      	movs	r1, #10
 80054fa:	4628      	mov	r0, r5
 80054fc:	f000 f9fd 	bl	80058fa <__swbuf_r>
 8005500:	3001      	adds	r0, #1
 8005502:	d0d7      	beq.n	80054b4 <_puts_r+0x38>
 8005504:	250a      	movs	r5, #10
 8005506:	e7d7      	b.n	80054b8 <_puts_r+0x3c>
 8005508:	4622      	mov	r2, r4
 800550a:	4628      	mov	r0, r5
 800550c:	f000 f9f5 	bl	80058fa <__swbuf_r>
 8005510:	3001      	adds	r0, #1
 8005512:	d1e7      	bne.n	80054e4 <_puts_r+0x68>
 8005514:	e7ce      	b.n	80054b4 <_puts_r+0x38>
 8005516:	3e01      	subs	r6, #1
 8005518:	e7e4      	b.n	80054e4 <_puts_r+0x68>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	1c5a      	adds	r2, r3, #1
 800551e:	6022      	str	r2, [r4, #0]
 8005520:	220a      	movs	r2, #10
 8005522:	701a      	strb	r2, [r3, #0]
 8005524:	e7ee      	b.n	8005504 <_puts_r+0x88>
	...

08005528 <puts>:
 8005528:	4b02      	ldr	r3, [pc, #8]	@ (8005534 <puts+0xc>)
 800552a:	4601      	mov	r1, r0
 800552c:	6818      	ldr	r0, [r3, #0]
 800552e:	f7ff bfa5 	b.w	800547c <_puts_r>
 8005532:	bf00      	nop
 8005534:	2000001c 	.word	0x2000001c

08005538 <memset>:
 8005538:	4402      	add	r2, r0
 800553a:	4603      	mov	r3, r0
 800553c:	4293      	cmp	r3, r2
 800553e:	d100      	bne.n	8005542 <memset+0xa>
 8005540:	4770      	bx	lr
 8005542:	f803 1b01 	strb.w	r1, [r3], #1
 8005546:	e7f9      	b.n	800553c <memset+0x4>

08005548 <__errno>:
 8005548:	4b01      	ldr	r3, [pc, #4]	@ (8005550 <__errno+0x8>)
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	2000001c 	.word	0x2000001c

08005554 <__libc_init_array>:
 8005554:	b570      	push	{r4, r5, r6, lr}
 8005556:	4d0d      	ldr	r5, [pc, #52]	@ (800558c <__libc_init_array+0x38>)
 8005558:	4c0d      	ldr	r4, [pc, #52]	@ (8005590 <__libc_init_array+0x3c>)
 800555a:	1b64      	subs	r4, r4, r5
 800555c:	10a4      	asrs	r4, r4, #2
 800555e:	2600      	movs	r6, #0
 8005560:	42a6      	cmp	r6, r4
 8005562:	d109      	bne.n	8005578 <__libc_init_array+0x24>
 8005564:	4d0b      	ldr	r5, [pc, #44]	@ (8005594 <__libc_init_array+0x40>)
 8005566:	4c0c      	ldr	r4, [pc, #48]	@ (8005598 <__libc_init_array+0x44>)
 8005568:	f000 fb80 	bl	8005c6c <_init>
 800556c:	1b64      	subs	r4, r4, r5
 800556e:	10a4      	asrs	r4, r4, #2
 8005570:	2600      	movs	r6, #0
 8005572:	42a6      	cmp	r6, r4
 8005574:	d105      	bne.n	8005582 <__libc_init_array+0x2e>
 8005576:	bd70      	pop	{r4, r5, r6, pc}
 8005578:	f855 3b04 	ldr.w	r3, [r5], #4
 800557c:	4798      	blx	r3
 800557e:	3601      	adds	r6, #1
 8005580:	e7ee      	b.n	8005560 <__libc_init_array+0xc>
 8005582:	f855 3b04 	ldr.w	r3, [r5], #4
 8005586:	4798      	blx	r3
 8005588:	3601      	adds	r6, #1
 800558a:	e7f2      	b.n	8005572 <__libc_init_array+0x1e>
 800558c:	08005cec 	.word	0x08005cec
 8005590:	08005cec 	.word	0x08005cec
 8005594:	08005cec 	.word	0x08005cec
 8005598:	08005cf0 	.word	0x08005cf0

0800559c <__retarget_lock_init_recursive>:
 800559c:	4770      	bx	lr

0800559e <__retarget_lock_acquire_recursive>:
 800559e:	4770      	bx	lr

080055a0 <__retarget_lock_release_recursive>:
 80055a0:	4770      	bx	lr

080055a2 <memcpy>:
 80055a2:	440a      	add	r2, r1
 80055a4:	4291      	cmp	r1, r2
 80055a6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80055aa:	d100      	bne.n	80055ae <memcpy+0xc>
 80055ac:	4770      	bx	lr
 80055ae:	b510      	push	{r4, lr}
 80055b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055b8:	4291      	cmp	r1, r2
 80055ba:	d1f9      	bne.n	80055b0 <memcpy+0xe>
 80055bc:	bd10      	pop	{r4, pc}
	...

080055c0 <sbrk_aligned>:
 80055c0:	b570      	push	{r4, r5, r6, lr}
 80055c2:	4e0f      	ldr	r6, [pc, #60]	@ (8005600 <sbrk_aligned+0x40>)
 80055c4:	460c      	mov	r4, r1
 80055c6:	6831      	ldr	r1, [r6, #0]
 80055c8:	4605      	mov	r5, r0
 80055ca:	b911      	cbnz	r1, 80055d2 <sbrk_aligned+0x12>
 80055cc:	f000 fac0 	bl	8005b50 <_sbrk_r>
 80055d0:	6030      	str	r0, [r6, #0]
 80055d2:	4621      	mov	r1, r4
 80055d4:	4628      	mov	r0, r5
 80055d6:	f000 fabb 	bl	8005b50 <_sbrk_r>
 80055da:	1c43      	adds	r3, r0, #1
 80055dc:	d103      	bne.n	80055e6 <sbrk_aligned+0x26>
 80055de:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80055e2:	4620      	mov	r0, r4
 80055e4:	bd70      	pop	{r4, r5, r6, pc}
 80055e6:	1cc4      	adds	r4, r0, #3
 80055e8:	f024 0403 	bic.w	r4, r4, #3
 80055ec:	42a0      	cmp	r0, r4
 80055ee:	d0f8      	beq.n	80055e2 <sbrk_aligned+0x22>
 80055f0:	1a21      	subs	r1, r4, r0
 80055f2:	4628      	mov	r0, r5
 80055f4:	f000 faac 	bl	8005b50 <_sbrk_r>
 80055f8:	3001      	adds	r0, #1
 80055fa:	d1f2      	bne.n	80055e2 <sbrk_aligned+0x22>
 80055fc:	e7ef      	b.n	80055de <sbrk_aligned+0x1e>
 80055fe:	bf00      	nop
 8005600:	20004bb0 	.word	0x20004bb0

08005604 <_malloc_r>:
 8005604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005608:	1ccd      	adds	r5, r1, #3
 800560a:	f025 0503 	bic.w	r5, r5, #3
 800560e:	3508      	adds	r5, #8
 8005610:	2d0c      	cmp	r5, #12
 8005612:	bf38      	it	cc
 8005614:	250c      	movcc	r5, #12
 8005616:	2d00      	cmp	r5, #0
 8005618:	4606      	mov	r6, r0
 800561a:	db01      	blt.n	8005620 <_malloc_r+0x1c>
 800561c:	42a9      	cmp	r1, r5
 800561e:	d904      	bls.n	800562a <_malloc_r+0x26>
 8005620:	230c      	movs	r3, #12
 8005622:	6033      	str	r3, [r6, #0]
 8005624:	2000      	movs	r0, #0
 8005626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800562a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005700 <_malloc_r+0xfc>
 800562e:	f000 f915 	bl	800585c <__malloc_lock>
 8005632:	f8d8 3000 	ldr.w	r3, [r8]
 8005636:	461c      	mov	r4, r3
 8005638:	bb44      	cbnz	r4, 800568c <_malloc_r+0x88>
 800563a:	4629      	mov	r1, r5
 800563c:	4630      	mov	r0, r6
 800563e:	f7ff ffbf 	bl	80055c0 <sbrk_aligned>
 8005642:	1c43      	adds	r3, r0, #1
 8005644:	4604      	mov	r4, r0
 8005646:	d158      	bne.n	80056fa <_malloc_r+0xf6>
 8005648:	f8d8 4000 	ldr.w	r4, [r8]
 800564c:	4627      	mov	r7, r4
 800564e:	2f00      	cmp	r7, #0
 8005650:	d143      	bne.n	80056da <_malloc_r+0xd6>
 8005652:	2c00      	cmp	r4, #0
 8005654:	d04b      	beq.n	80056ee <_malloc_r+0xea>
 8005656:	6823      	ldr	r3, [r4, #0]
 8005658:	4639      	mov	r1, r7
 800565a:	4630      	mov	r0, r6
 800565c:	eb04 0903 	add.w	r9, r4, r3
 8005660:	f000 fa76 	bl	8005b50 <_sbrk_r>
 8005664:	4581      	cmp	r9, r0
 8005666:	d142      	bne.n	80056ee <_malloc_r+0xea>
 8005668:	6821      	ldr	r1, [r4, #0]
 800566a:	1a6d      	subs	r5, r5, r1
 800566c:	4629      	mov	r1, r5
 800566e:	4630      	mov	r0, r6
 8005670:	f7ff ffa6 	bl	80055c0 <sbrk_aligned>
 8005674:	3001      	adds	r0, #1
 8005676:	d03a      	beq.n	80056ee <_malloc_r+0xea>
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	442b      	add	r3, r5
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	f8d8 3000 	ldr.w	r3, [r8]
 8005682:	685a      	ldr	r2, [r3, #4]
 8005684:	bb62      	cbnz	r2, 80056e0 <_malloc_r+0xdc>
 8005686:	f8c8 7000 	str.w	r7, [r8]
 800568a:	e00f      	b.n	80056ac <_malloc_r+0xa8>
 800568c:	6822      	ldr	r2, [r4, #0]
 800568e:	1b52      	subs	r2, r2, r5
 8005690:	d420      	bmi.n	80056d4 <_malloc_r+0xd0>
 8005692:	2a0b      	cmp	r2, #11
 8005694:	d917      	bls.n	80056c6 <_malloc_r+0xc2>
 8005696:	1961      	adds	r1, r4, r5
 8005698:	42a3      	cmp	r3, r4
 800569a:	6025      	str	r5, [r4, #0]
 800569c:	bf18      	it	ne
 800569e:	6059      	strne	r1, [r3, #4]
 80056a0:	6863      	ldr	r3, [r4, #4]
 80056a2:	bf08      	it	eq
 80056a4:	f8c8 1000 	streq.w	r1, [r8]
 80056a8:	5162      	str	r2, [r4, r5]
 80056aa:	604b      	str	r3, [r1, #4]
 80056ac:	4630      	mov	r0, r6
 80056ae:	f000 f8db 	bl	8005868 <__malloc_unlock>
 80056b2:	f104 000b 	add.w	r0, r4, #11
 80056b6:	1d23      	adds	r3, r4, #4
 80056b8:	f020 0007 	bic.w	r0, r0, #7
 80056bc:	1ac2      	subs	r2, r0, r3
 80056be:	bf1c      	itt	ne
 80056c0:	1a1b      	subne	r3, r3, r0
 80056c2:	50a3      	strne	r3, [r4, r2]
 80056c4:	e7af      	b.n	8005626 <_malloc_r+0x22>
 80056c6:	6862      	ldr	r2, [r4, #4]
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	bf0c      	ite	eq
 80056cc:	f8c8 2000 	streq.w	r2, [r8]
 80056d0:	605a      	strne	r2, [r3, #4]
 80056d2:	e7eb      	b.n	80056ac <_malloc_r+0xa8>
 80056d4:	4623      	mov	r3, r4
 80056d6:	6864      	ldr	r4, [r4, #4]
 80056d8:	e7ae      	b.n	8005638 <_malloc_r+0x34>
 80056da:	463c      	mov	r4, r7
 80056dc:	687f      	ldr	r7, [r7, #4]
 80056de:	e7b6      	b.n	800564e <_malloc_r+0x4a>
 80056e0:	461a      	mov	r2, r3
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	d1fb      	bne.n	80056e0 <_malloc_r+0xdc>
 80056e8:	2300      	movs	r3, #0
 80056ea:	6053      	str	r3, [r2, #4]
 80056ec:	e7de      	b.n	80056ac <_malloc_r+0xa8>
 80056ee:	230c      	movs	r3, #12
 80056f0:	6033      	str	r3, [r6, #0]
 80056f2:	4630      	mov	r0, r6
 80056f4:	f000 f8b8 	bl	8005868 <__malloc_unlock>
 80056f8:	e794      	b.n	8005624 <_malloc_r+0x20>
 80056fa:	6005      	str	r5, [r0, #0]
 80056fc:	e7d6      	b.n	80056ac <_malloc_r+0xa8>
 80056fe:	bf00      	nop
 8005700:	20004bb4 	.word	0x20004bb4

08005704 <__sflush_r>:
 8005704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800570c:	0716      	lsls	r6, r2, #28
 800570e:	4605      	mov	r5, r0
 8005710:	460c      	mov	r4, r1
 8005712:	d454      	bmi.n	80057be <__sflush_r+0xba>
 8005714:	684b      	ldr	r3, [r1, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	dc02      	bgt.n	8005720 <__sflush_r+0x1c>
 800571a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800571c:	2b00      	cmp	r3, #0
 800571e:	dd48      	ble.n	80057b2 <__sflush_r+0xae>
 8005720:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005722:	2e00      	cmp	r6, #0
 8005724:	d045      	beq.n	80057b2 <__sflush_r+0xae>
 8005726:	2300      	movs	r3, #0
 8005728:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800572c:	682f      	ldr	r7, [r5, #0]
 800572e:	6a21      	ldr	r1, [r4, #32]
 8005730:	602b      	str	r3, [r5, #0]
 8005732:	d030      	beq.n	8005796 <__sflush_r+0x92>
 8005734:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	0759      	lsls	r1, r3, #29
 800573a:	d505      	bpl.n	8005748 <__sflush_r+0x44>
 800573c:	6863      	ldr	r3, [r4, #4]
 800573e:	1ad2      	subs	r2, r2, r3
 8005740:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005742:	b10b      	cbz	r3, 8005748 <__sflush_r+0x44>
 8005744:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005746:	1ad2      	subs	r2, r2, r3
 8005748:	2300      	movs	r3, #0
 800574a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800574c:	6a21      	ldr	r1, [r4, #32]
 800574e:	4628      	mov	r0, r5
 8005750:	47b0      	blx	r6
 8005752:	1c43      	adds	r3, r0, #1
 8005754:	89a3      	ldrh	r3, [r4, #12]
 8005756:	d106      	bne.n	8005766 <__sflush_r+0x62>
 8005758:	6829      	ldr	r1, [r5, #0]
 800575a:	291d      	cmp	r1, #29
 800575c:	d82b      	bhi.n	80057b6 <__sflush_r+0xb2>
 800575e:	4a2a      	ldr	r2, [pc, #168]	@ (8005808 <__sflush_r+0x104>)
 8005760:	40ca      	lsrs	r2, r1
 8005762:	07d6      	lsls	r6, r2, #31
 8005764:	d527      	bpl.n	80057b6 <__sflush_r+0xb2>
 8005766:	2200      	movs	r2, #0
 8005768:	6062      	str	r2, [r4, #4]
 800576a:	04d9      	lsls	r1, r3, #19
 800576c:	6922      	ldr	r2, [r4, #16]
 800576e:	6022      	str	r2, [r4, #0]
 8005770:	d504      	bpl.n	800577c <__sflush_r+0x78>
 8005772:	1c42      	adds	r2, r0, #1
 8005774:	d101      	bne.n	800577a <__sflush_r+0x76>
 8005776:	682b      	ldr	r3, [r5, #0]
 8005778:	b903      	cbnz	r3, 800577c <__sflush_r+0x78>
 800577a:	6560      	str	r0, [r4, #84]	@ 0x54
 800577c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800577e:	602f      	str	r7, [r5, #0]
 8005780:	b1b9      	cbz	r1, 80057b2 <__sflush_r+0xae>
 8005782:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005786:	4299      	cmp	r1, r3
 8005788:	d002      	beq.n	8005790 <__sflush_r+0x8c>
 800578a:	4628      	mov	r0, r5
 800578c:	f000 fa24 	bl	8005bd8 <_free_r>
 8005790:	2300      	movs	r3, #0
 8005792:	6363      	str	r3, [r4, #52]	@ 0x34
 8005794:	e00d      	b.n	80057b2 <__sflush_r+0xae>
 8005796:	2301      	movs	r3, #1
 8005798:	4628      	mov	r0, r5
 800579a:	47b0      	blx	r6
 800579c:	4602      	mov	r2, r0
 800579e:	1c50      	adds	r0, r2, #1
 80057a0:	d1c9      	bne.n	8005736 <__sflush_r+0x32>
 80057a2:	682b      	ldr	r3, [r5, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0c6      	beq.n	8005736 <__sflush_r+0x32>
 80057a8:	2b1d      	cmp	r3, #29
 80057aa:	d001      	beq.n	80057b0 <__sflush_r+0xac>
 80057ac:	2b16      	cmp	r3, #22
 80057ae:	d11e      	bne.n	80057ee <__sflush_r+0xea>
 80057b0:	602f      	str	r7, [r5, #0]
 80057b2:	2000      	movs	r0, #0
 80057b4:	e022      	b.n	80057fc <__sflush_r+0xf8>
 80057b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	e01b      	b.n	80057f6 <__sflush_r+0xf2>
 80057be:	690f      	ldr	r7, [r1, #16]
 80057c0:	2f00      	cmp	r7, #0
 80057c2:	d0f6      	beq.n	80057b2 <__sflush_r+0xae>
 80057c4:	0793      	lsls	r3, r2, #30
 80057c6:	680e      	ldr	r6, [r1, #0]
 80057c8:	bf08      	it	eq
 80057ca:	694b      	ldreq	r3, [r1, #20]
 80057cc:	600f      	str	r7, [r1, #0]
 80057ce:	bf18      	it	ne
 80057d0:	2300      	movne	r3, #0
 80057d2:	eba6 0807 	sub.w	r8, r6, r7
 80057d6:	608b      	str	r3, [r1, #8]
 80057d8:	f1b8 0f00 	cmp.w	r8, #0
 80057dc:	dde9      	ble.n	80057b2 <__sflush_r+0xae>
 80057de:	6a21      	ldr	r1, [r4, #32]
 80057e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80057e2:	4643      	mov	r3, r8
 80057e4:	463a      	mov	r2, r7
 80057e6:	4628      	mov	r0, r5
 80057e8:	47b0      	blx	r6
 80057ea:	2800      	cmp	r0, #0
 80057ec:	dc08      	bgt.n	8005800 <__sflush_r+0xfc>
 80057ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057f6:	81a3      	strh	r3, [r4, #12]
 80057f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005800:	4407      	add	r7, r0
 8005802:	eba8 0800 	sub.w	r8, r8, r0
 8005806:	e7e7      	b.n	80057d8 <__sflush_r+0xd4>
 8005808:	20400001 	.word	0x20400001

0800580c <_fflush_r>:
 800580c:	b538      	push	{r3, r4, r5, lr}
 800580e:	690b      	ldr	r3, [r1, #16]
 8005810:	4605      	mov	r5, r0
 8005812:	460c      	mov	r4, r1
 8005814:	b913      	cbnz	r3, 800581c <_fflush_r+0x10>
 8005816:	2500      	movs	r5, #0
 8005818:	4628      	mov	r0, r5
 800581a:	bd38      	pop	{r3, r4, r5, pc}
 800581c:	b118      	cbz	r0, 8005826 <_fflush_r+0x1a>
 800581e:	6a03      	ldr	r3, [r0, #32]
 8005820:	b90b      	cbnz	r3, 8005826 <_fflush_r+0x1a>
 8005822:	f7ff fdf5 	bl	8005410 <__sinit>
 8005826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0f3      	beq.n	8005816 <_fflush_r+0xa>
 800582e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005830:	07d0      	lsls	r0, r2, #31
 8005832:	d404      	bmi.n	800583e <_fflush_r+0x32>
 8005834:	0599      	lsls	r1, r3, #22
 8005836:	d402      	bmi.n	800583e <_fflush_r+0x32>
 8005838:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800583a:	f7ff feb0 	bl	800559e <__retarget_lock_acquire_recursive>
 800583e:	4628      	mov	r0, r5
 8005840:	4621      	mov	r1, r4
 8005842:	f7ff ff5f 	bl	8005704 <__sflush_r>
 8005846:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005848:	07da      	lsls	r2, r3, #31
 800584a:	4605      	mov	r5, r0
 800584c:	d4e4      	bmi.n	8005818 <_fflush_r+0xc>
 800584e:	89a3      	ldrh	r3, [r4, #12]
 8005850:	059b      	lsls	r3, r3, #22
 8005852:	d4e1      	bmi.n	8005818 <_fflush_r+0xc>
 8005854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005856:	f7ff fea3 	bl	80055a0 <__retarget_lock_release_recursive>
 800585a:	e7dd      	b.n	8005818 <_fflush_r+0xc>

0800585c <__malloc_lock>:
 800585c:	4801      	ldr	r0, [pc, #4]	@ (8005864 <__malloc_lock+0x8>)
 800585e:	f7ff be9e 	b.w	800559e <__retarget_lock_acquire_recursive>
 8005862:	bf00      	nop
 8005864:	20004bac 	.word	0x20004bac

08005868 <__malloc_unlock>:
 8005868:	4801      	ldr	r0, [pc, #4]	@ (8005870 <__malloc_unlock+0x8>)
 800586a:	f7ff be99 	b.w	80055a0 <__retarget_lock_release_recursive>
 800586e:	bf00      	nop
 8005870:	20004bac 	.word	0x20004bac

08005874 <__sread>:
 8005874:	b510      	push	{r4, lr}
 8005876:	460c      	mov	r4, r1
 8005878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800587c:	f000 f956 	bl	8005b2c <_read_r>
 8005880:	2800      	cmp	r0, #0
 8005882:	bfab      	itete	ge
 8005884:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005886:	89a3      	ldrhlt	r3, [r4, #12]
 8005888:	181b      	addge	r3, r3, r0
 800588a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800588e:	bfac      	ite	ge
 8005890:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005892:	81a3      	strhlt	r3, [r4, #12]
 8005894:	bd10      	pop	{r4, pc}

08005896 <__swrite>:
 8005896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800589a:	461f      	mov	r7, r3
 800589c:	898b      	ldrh	r3, [r1, #12]
 800589e:	05db      	lsls	r3, r3, #23
 80058a0:	4605      	mov	r5, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	4616      	mov	r6, r2
 80058a6:	d505      	bpl.n	80058b4 <__swrite+0x1e>
 80058a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058ac:	2302      	movs	r3, #2
 80058ae:	2200      	movs	r2, #0
 80058b0:	f000 f92a 	bl	8005b08 <_lseek_r>
 80058b4:	89a3      	ldrh	r3, [r4, #12]
 80058b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058be:	81a3      	strh	r3, [r4, #12]
 80058c0:	4632      	mov	r2, r6
 80058c2:	463b      	mov	r3, r7
 80058c4:	4628      	mov	r0, r5
 80058c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058ca:	f000 b951 	b.w	8005b70 <_write_r>

080058ce <__sseek>:
 80058ce:	b510      	push	{r4, lr}
 80058d0:	460c      	mov	r4, r1
 80058d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d6:	f000 f917 	bl	8005b08 <_lseek_r>
 80058da:	1c43      	adds	r3, r0, #1
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	bf15      	itete	ne
 80058e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058ea:	81a3      	strheq	r3, [r4, #12]
 80058ec:	bf18      	it	ne
 80058ee:	81a3      	strhne	r3, [r4, #12]
 80058f0:	bd10      	pop	{r4, pc}

080058f2 <__sclose>:
 80058f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058f6:	f000 b94d 	b.w	8005b94 <_close_r>

080058fa <__swbuf_r>:
 80058fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fc:	460e      	mov	r6, r1
 80058fe:	4614      	mov	r4, r2
 8005900:	4605      	mov	r5, r0
 8005902:	b118      	cbz	r0, 800590c <__swbuf_r+0x12>
 8005904:	6a03      	ldr	r3, [r0, #32]
 8005906:	b90b      	cbnz	r3, 800590c <__swbuf_r+0x12>
 8005908:	f7ff fd82 	bl	8005410 <__sinit>
 800590c:	69a3      	ldr	r3, [r4, #24]
 800590e:	60a3      	str	r3, [r4, #8]
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	071a      	lsls	r2, r3, #28
 8005914:	d501      	bpl.n	800591a <__swbuf_r+0x20>
 8005916:	6923      	ldr	r3, [r4, #16]
 8005918:	b943      	cbnz	r3, 800592c <__swbuf_r+0x32>
 800591a:	4621      	mov	r1, r4
 800591c:	4628      	mov	r0, r5
 800591e:	f000 f82b 	bl	8005978 <__swsetup_r>
 8005922:	b118      	cbz	r0, 800592c <__swbuf_r+0x32>
 8005924:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005928:	4638      	mov	r0, r7
 800592a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800592c:	6823      	ldr	r3, [r4, #0]
 800592e:	6922      	ldr	r2, [r4, #16]
 8005930:	1a98      	subs	r0, r3, r2
 8005932:	6963      	ldr	r3, [r4, #20]
 8005934:	b2f6      	uxtb	r6, r6
 8005936:	4283      	cmp	r3, r0
 8005938:	4637      	mov	r7, r6
 800593a:	dc05      	bgt.n	8005948 <__swbuf_r+0x4e>
 800593c:	4621      	mov	r1, r4
 800593e:	4628      	mov	r0, r5
 8005940:	f7ff ff64 	bl	800580c <_fflush_r>
 8005944:	2800      	cmp	r0, #0
 8005946:	d1ed      	bne.n	8005924 <__swbuf_r+0x2a>
 8005948:	68a3      	ldr	r3, [r4, #8]
 800594a:	3b01      	subs	r3, #1
 800594c:	60a3      	str	r3, [r4, #8]
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	1c5a      	adds	r2, r3, #1
 8005952:	6022      	str	r2, [r4, #0]
 8005954:	701e      	strb	r6, [r3, #0]
 8005956:	6962      	ldr	r2, [r4, #20]
 8005958:	1c43      	adds	r3, r0, #1
 800595a:	429a      	cmp	r2, r3
 800595c:	d004      	beq.n	8005968 <__swbuf_r+0x6e>
 800595e:	89a3      	ldrh	r3, [r4, #12]
 8005960:	07db      	lsls	r3, r3, #31
 8005962:	d5e1      	bpl.n	8005928 <__swbuf_r+0x2e>
 8005964:	2e0a      	cmp	r6, #10
 8005966:	d1df      	bne.n	8005928 <__swbuf_r+0x2e>
 8005968:	4621      	mov	r1, r4
 800596a:	4628      	mov	r0, r5
 800596c:	f7ff ff4e 	bl	800580c <_fflush_r>
 8005970:	2800      	cmp	r0, #0
 8005972:	d0d9      	beq.n	8005928 <__swbuf_r+0x2e>
 8005974:	e7d6      	b.n	8005924 <__swbuf_r+0x2a>
	...

08005978 <__swsetup_r>:
 8005978:	b538      	push	{r3, r4, r5, lr}
 800597a:	4b29      	ldr	r3, [pc, #164]	@ (8005a20 <__swsetup_r+0xa8>)
 800597c:	4605      	mov	r5, r0
 800597e:	6818      	ldr	r0, [r3, #0]
 8005980:	460c      	mov	r4, r1
 8005982:	b118      	cbz	r0, 800598c <__swsetup_r+0x14>
 8005984:	6a03      	ldr	r3, [r0, #32]
 8005986:	b90b      	cbnz	r3, 800598c <__swsetup_r+0x14>
 8005988:	f7ff fd42 	bl	8005410 <__sinit>
 800598c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005990:	0719      	lsls	r1, r3, #28
 8005992:	d422      	bmi.n	80059da <__swsetup_r+0x62>
 8005994:	06da      	lsls	r2, r3, #27
 8005996:	d407      	bmi.n	80059a8 <__swsetup_r+0x30>
 8005998:	2209      	movs	r2, #9
 800599a:	602a      	str	r2, [r5, #0]
 800599c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059a0:	81a3      	strh	r3, [r4, #12]
 80059a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059a6:	e033      	b.n	8005a10 <__swsetup_r+0x98>
 80059a8:	0758      	lsls	r0, r3, #29
 80059aa:	d512      	bpl.n	80059d2 <__swsetup_r+0x5a>
 80059ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059ae:	b141      	cbz	r1, 80059c2 <__swsetup_r+0x4a>
 80059b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059b4:	4299      	cmp	r1, r3
 80059b6:	d002      	beq.n	80059be <__swsetup_r+0x46>
 80059b8:	4628      	mov	r0, r5
 80059ba:	f000 f90d 	bl	8005bd8 <_free_r>
 80059be:	2300      	movs	r3, #0
 80059c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80059c2:	89a3      	ldrh	r3, [r4, #12]
 80059c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80059c8:	81a3      	strh	r3, [r4, #12]
 80059ca:	2300      	movs	r3, #0
 80059cc:	6063      	str	r3, [r4, #4]
 80059ce:	6923      	ldr	r3, [r4, #16]
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	89a3      	ldrh	r3, [r4, #12]
 80059d4:	f043 0308 	orr.w	r3, r3, #8
 80059d8:	81a3      	strh	r3, [r4, #12]
 80059da:	6923      	ldr	r3, [r4, #16]
 80059dc:	b94b      	cbnz	r3, 80059f2 <__swsetup_r+0x7a>
 80059de:	89a3      	ldrh	r3, [r4, #12]
 80059e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80059e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059e8:	d003      	beq.n	80059f2 <__swsetup_r+0x7a>
 80059ea:	4621      	mov	r1, r4
 80059ec:	4628      	mov	r0, r5
 80059ee:	f000 f83f 	bl	8005a70 <__smakebuf_r>
 80059f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059f6:	f013 0201 	ands.w	r2, r3, #1
 80059fa:	d00a      	beq.n	8005a12 <__swsetup_r+0x9a>
 80059fc:	2200      	movs	r2, #0
 80059fe:	60a2      	str	r2, [r4, #8]
 8005a00:	6962      	ldr	r2, [r4, #20]
 8005a02:	4252      	negs	r2, r2
 8005a04:	61a2      	str	r2, [r4, #24]
 8005a06:	6922      	ldr	r2, [r4, #16]
 8005a08:	b942      	cbnz	r2, 8005a1c <__swsetup_r+0xa4>
 8005a0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005a0e:	d1c5      	bne.n	800599c <__swsetup_r+0x24>
 8005a10:	bd38      	pop	{r3, r4, r5, pc}
 8005a12:	0799      	lsls	r1, r3, #30
 8005a14:	bf58      	it	pl
 8005a16:	6962      	ldrpl	r2, [r4, #20]
 8005a18:	60a2      	str	r2, [r4, #8]
 8005a1a:	e7f4      	b.n	8005a06 <__swsetup_r+0x8e>
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	e7f7      	b.n	8005a10 <__swsetup_r+0x98>
 8005a20:	2000001c 	.word	0x2000001c

08005a24 <__swhatbuf_r>:
 8005a24:	b570      	push	{r4, r5, r6, lr}
 8005a26:	460c      	mov	r4, r1
 8005a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a2c:	2900      	cmp	r1, #0
 8005a2e:	b096      	sub	sp, #88	@ 0x58
 8005a30:	4615      	mov	r5, r2
 8005a32:	461e      	mov	r6, r3
 8005a34:	da0d      	bge.n	8005a52 <__swhatbuf_r+0x2e>
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005a3c:	f04f 0100 	mov.w	r1, #0
 8005a40:	bf14      	ite	ne
 8005a42:	2340      	movne	r3, #64	@ 0x40
 8005a44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005a48:	2000      	movs	r0, #0
 8005a4a:	6031      	str	r1, [r6, #0]
 8005a4c:	602b      	str	r3, [r5, #0]
 8005a4e:	b016      	add	sp, #88	@ 0x58
 8005a50:	bd70      	pop	{r4, r5, r6, pc}
 8005a52:	466a      	mov	r2, sp
 8005a54:	f000 f8ae 	bl	8005bb4 <_fstat_r>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	dbec      	blt.n	8005a36 <__swhatbuf_r+0x12>
 8005a5c:	9901      	ldr	r1, [sp, #4]
 8005a5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a66:	4259      	negs	r1, r3
 8005a68:	4159      	adcs	r1, r3
 8005a6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a6e:	e7eb      	b.n	8005a48 <__swhatbuf_r+0x24>

08005a70 <__smakebuf_r>:
 8005a70:	898b      	ldrh	r3, [r1, #12]
 8005a72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a74:	079d      	lsls	r5, r3, #30
 8005a76:	4606      	mov	r6, r0
 8005a78:	460c      	mov	r4, r1
 8005a7a:	d507      	bpl.n	8005a8c <__smakebuf_r+0x1c>
 8005a7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a80:	6023      	str	r3, [r4, #0]
 8005a82:	6123      	str	r3, [r4, #16]
 8005a84:	2301      	movs	r3, #1
 8005a86:	6163      	str	r3, [r4, #20]
 8005a88:	b003      	add	sp, #12
 8005a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a8c:	ab01      	add	r3, sp, #4
 8005a8e:	466a      	mov	r2, sp
 8005a90:	f7ff ffc8 	bl	8005a24 <__swhatbuf_r>
 8005a94:	9f00      	ldr	r7, [sp, #0]
 8005a96:	4605      	mov	r5, r0
 8005a98:	4639      	mov	r1, r7
 8005a9a:	4630      	mov	r0, r6
 8005a9c:	f7ff fdb2 	bl	8005604 <_malloc_r>
 8005aa0:	b948      	cbnz	r0, 8005ab6 <__smakebuf_r+0x46>
 8005aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aa6:	059a      	lsls	r2, r3, #22
 8005aa8:	d4ee      	bmi.n	8005a88 <__smakebuf_r+0x18>
 8005aaa:	f023 0303 	bic.w	r3, r3, #3
 8005aae:	f043 0302 	orr.w	r3, r3, #2
 8005ab2:	81a3      	strh	r3, [r4, #12]
 8005ab4:	e7e2      	b.n	8005a7c <__smakebuf_r+0xc>
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	6020      	str	r0, [r4, #0]
 8005aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005abe:	81a3      	strh	r3, [r4, #12]
 8005ac0:	9b01      	ldr	r3, [sp, #4]
 8005ac2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005ac6:	b15b      	cbz	r3, 8005ae0 <__smakebuf_r+0x70>
 8005ac8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005acc:	4630      	mov	r0, r6
 8005ace:	f000 f80b 	bl	8005ae8 <_isatty_r>
 8005ad2:	b128      	cbz	r0, 8005ae0 <__smakebuf_r+0x70>
 8005ad4:	89a3      	ldrh	r3, [r4, #12]
 8005ad6:	f023 0303 	bic.w	r3, r3, #3
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	81a3      	strh	r3, [r4, #12]
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	431d      	orrs	r5, r3
 8005ae4:	81a5      	strh	r5, [r4, #12]
 8005ae6:	e7cf      	b.n	8005a88 <__smakebuf_r+0x18>

08005ae8 <_isatty_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	4d06      	ldr	r5, [pc, #24]	@ (8005b04 <_isatty_r+0x1c>)
 8005aec:	2300      	movs	r3, #0
 8005aee:	4604      	mov	r4, r0
 8005af0:	4608      	mov	r0, r1
 8005af2:	602b      	str	r3, [r5, #0]
 8005af4:	f7fb f833 	bl	8000b5e <_isatty>
 8005af8:	1c43      	adds	r3, r0, #1
 8005afa:	d102      	bne.n	8005b02 <_isatty_r+0x1a>
 8005afc:	682b      	ldr	r3, [r5, #0]
 8005afe:	b103      	cbz	r3, 8005b02 <_isatty_r+0x1a>
 8005b00:	6023      	str	r3, [r4, #0]
 8005b02:	bd38      	pop	{r3, r4, r5, pc}
 8005b04:	20004bb8 	.word	0x20004bb8

08005b08 <_lseek_r>:
 8005b08:	b538      	push	{r3, r4, r5, lr}
 8005b0a:	4d07      	ldr	r5, [pc, #28]	@ (8005b28 <_lseek_r+0x20>)
 8005b0c:	4604      	mov	r4, r0
 8005b0e:	4608      	mov	r0, r1
 8005b10:	4611      	mov	r1, r2
 8005b12:	2200      	movs	r2, #0
 8005b14:	602a      	str	r2, [r5, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	f7fb f82c 	bl	8000b74 <_lseek>
 8005b1c:	1c43      	adds	r3, r0, #1
 8005b1e:	d102      	bne.n	8005b26 <_lseek_r+0x1e>
 8005b20:	682b      	ldr	r3, [r5, #0]
 8005b22:	b103      	cbz	r3, 8005b26 <_lseek_r+0x1e>
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	bd38      	pop	{r3, r4, r5, pc}
 8005b28:	20004bb8 	.word	0x20004bb8

08005b2c <_read_r>:
 8005b2c:	b538      	push	{r3, r4, r5, lr}
 8005b2e:	4d07      	ldr	r5, [pc, #28]	@ (8005b4c <_read_r+0x20>)
 8005b30:	4604      	mov	r4, r0
 8005b32:	4608      	mov	r0, r1
 8005b34:	4611      	mov	r1, r2
 8005b36:	2200      	movs	r2, #0
 8005b38:	602a      	str	r2, [r5, #0]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f7fa ffba 	bl	8000ab4 <_read>
 8005b40:	1c43      	adds	r3, r0, #1
 8005b42:	d102      	bne.n	8005b4a <_read_r+0x1e>
 8005b44:	682b      	ldr	r3, [r5, #0]
 8005b46:	b103      	cbz	r3, 8005b4a <_read_r+0x1e>
 8005b48:	6023      	str	r3, [r4, #0]
 8005b4a:	bd38      	pop	{r3, r4, r5, pc}
 8005b4c:	20004bb8 	.word	0x20004bb8

08005b50 <_sbrk_r>:
 8005b50:	b538      	push	{r3, r4, r5, lr}
 8005b52:	4d06      	ldr	r5, [pc, #24]	@ (8005b6c <_sbrk_r+0x1c>)
 8005b54:	2300      	movs	r3, #0
 8005b56:	4604      	mov	r4, r0
 8005b58:	4608      	mov	r0, r1
 8005b5a:	602b      	str	r3, [r5, #0]
 8005b5c:	f7fb f818 	bl	8000b90 <_sbrk>
 8005b60:	1c43      	adds	r3, r0, #1
 8005b62:	d102      	bne.n	8005b6a <_sbrk_r+0x1a>
 8005b64:	682b      	ldr	r3, [r5, #0]
 8005b66:	b103      	cbz	r3, 8005b6a <_sbrk_r+0x1a>
 8005b68:	6023      	str	r3, [r4, #0]
 8005b6a:	bd38      	pop	{r3, r4, r5, pc}
 8005b6c:	20004bb8 	.word	0x20004bb8

08005b70 <_write_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4d07      	ldr	r5, [pc, #28]	@ (8005b90 <_write_r+0x20>)
 8005b74:	4604      	mov	r4, r0
 8005b76:	4608      	mov	r0, r1
 8005b78:	4611      	mov	r1, r2
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	f7fa ffb5 	bl	8000aee <_write>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_write_r+0x1e>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_write_r+0x1e>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	20004bb8 	.word	0x20004bb8

08005b94 <_close_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d06      	ldr	r5, [pc, #24]	@ (8005bb0 <_close_r+0x1c>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	f7fa ffc1 	bl	8000b26 <_close>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_close_r+0x1a>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_close_r+0x1a>
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	20004bb8 	.word	0x20004bb8

08005bb4 <_fstat_r>:
 8005bb4:	b538      	push	{r3, r4, r5, lr}
 8005bb6:	4d07      	ldr	r5, [pc, #28]	@ (8005bd4 <_fstat_r+0x20>)
 8005bb8:	2300      	movs	r3, #0
 8005bba:	4604      	mov	r4, r0
 8005bbc:	4608      	mov	r0, r1
 8005bbe:	4611      	mov	r1, r2
 8005bc0:	602b      	str	r3, [r5, #0]
 8005bc2:	f7fa ffbc 	bl	8000b3e <_fstat>
 8005bc6:	1c43      	adds	r3, r0, #1
 8005bc8:	d102      	bne.n	8005bd0 <_fstat_r+0x1c>
 8005bca:	682b      	ldr	r3, [r5, #0]
 8005bcc:	b103      	cbz	r3, 8005bd0 <_fstat_r+0x1c>
 8005bce:	6023      	str	r3, [r4, #0]
 8005bd0:	bd38      	pop	{r3, r4, r5, pc}
 8005bd2:	bf00      	nop
 8005bd4:	20004bb8 	.word	0x20004bb8

08005bd8 <_free_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	4605      	mov	r5, r0
 8005bdc:	2900      	cmp	r1, #0
 8005bde:	d041      	beq.n	8005c64 <_free_r+0x8c>
 8005be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005be4:	1f0c      	subs	r4, r1, #4
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	bfb8      	it	lt
 8005bea:	18e4      	addlt	r4, r4, r3
 8005bec:	f7ff fe36 	bl	800585c <__malloc_lock>
 8005bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c68 <_free_r+0x90>)
 8005bf2:	6813      	ldr	r3, [r2, #0]
 8005bf4:	b933      	cbnz	r3, 8005c04 <_free_r+0x2c>
 8005bf6:	6063      	str	r3, [r4, #4]
 8005bf8:	6014      	str	r4, [r2, #0]
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c00:	f7ff be32 	b.w	8005868 <__malloc_unlock>
 8005c04:	42a3      	cmp	r3, r4
 8005c06:	d908      	bls.n	8005c1a <_free_r+0x42>
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	1821      	adds	r1, r4, r0
 8005c0c:	428b      	cmp	r3, r1
 8005c0e:	bf01      	itttt	eq
 8005c10:	6819      	ldreq	r1, [r3, #0]
 8005c12:	685b      	ldreq	r3, [r3, #4]
 8005c14:	1809      	addeq	r1, r1, r0
 8005c16:	6021      	streq	r1, [r4, #0]
 8005c18:	e7ed      	b.n	8005bf6 <_free_r+0x1e>
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	b10b      	cbz	r3, 8005c24 <_free_r+0x4c>
 8005c20:	42a3      	cmp	r3, r4
 8005c22:	d9fa      	bls.n	8005c1a <_free_r+0x42>
 8005c24:	6811      	ldr	r1, [r2, #0]
 8005c26:	1850      	adds	r0, r2, r1
 8005c28:	42a0      	cmp	r0, r4
 8005c2a:	d10b      	bne.n	8005c44 <_free_r+0x6c>
 8005c2c:	6820      	ldr	r0, [r4, #0]
 8005c2e:	4401      	add	r1, r0
 8005c30:	1850      	adds	r0, r2, r1
 8005c32:	4283      	cmp	r3, r0
 8005c34:	6011      	str	r1, [r2, #0]
 8005c36:	d1e0      	bne.n	8005bfa <_free_r+0x22>
 8005c38:	6818      	ldr	r0, [r3, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	6053      	str	r3, [r2, #4]
 8005c3e:	4408      	add	r0, r1
 8005c40:	6010      	str	r0, [r2, #0]
 8005c42:	e7da      	b.n	8005bfa <_free_r+0x22>
 8005c44:	d902      	bls.n	8005c4c <_free_r+0x74>
 8005c46:	230c      	movs	r3, #12
 8005c48:	602b      	str	r3, [r5, #0]
 8005c4a:	e7d6      	b.n	8005bfa <_free_r+0x22>
 8005c4c:	6820      	ldr	r0, [r4, #0]
 8005c4e:	1821      	adds	r1, r4, r0
 8005c50:	428b      	cmp	r3, r1
 8005c52:	bf04      	itt	eq
 8005c54:	6819      	ldreq	r1, [r3, #0]
 8005c56:	685b      	ldreq	r3, [r3, #4]
 8005c58:	6063      	str	r3, [r4, #4]
 8005c5a:	bf04      	itt	eq
 8005c5c:	1809      	addeq	r1, r1, r0
 8005c5e:	6021      	streq	r1, [r4, #0]
 8005c60:	6054      	str	r4, [r2, #4]
 8005c62:	e7ca      	b.n	8005bfa <_free_r+0x22>
 8005c64:	bd38      	pop	{r3, r4, r5, pc}
 8005c66:	bf00      	nop
 8005c68:	20004bb4 	.word	0x20004bb4

08005c6c <_init>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	bf00      	nop
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr

08005c78 <_fini>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	bf00      	nop
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr
