

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 22:12:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3265|  3265|  3265|  3265|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3264|  3264|       408|          -|          -|     8|    no    |
        | + Loop 1.1  |     8|     8|         1|          1|          1|     8|    yes   |
        | + Loop 1.2  |   395|   395|         5|          1|          0|   392|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    447|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    195|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        0|      -|    1045|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1045|    957|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_164_32_1_1_U85   |network_mux_164_32_1_1   |        0|      0|  0|  65|    0|
    |network_mux_646_16_1_1_U84   |network_mux_646_16_1_1   |        0|      0|  0|  65|    0|
    |network_mux_83_16_1_1_x_U83  |network_mux_83_16_1_1_x  |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0| 195|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_4ns_7ns_7s_10_1_1_U86  |network_mac_muladd_4ns_7ns_7s_10_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_fu_1034_p2       |     *    |      2|  0|  20|          32|          16|
    |add_ln24_fu_438_p2        |     +    |      0|  0|  15|           9|           6|
    |add_ln31_fu_766_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln33_fu_908_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln37_6_fu_888_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln37_fu_754_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln43_1_fu_1106_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln43_fu_944_p2        |     +    |      0|  0|  15|           7|           7|
    |buffer_fu_1064_p2         |     +    |      0|  0|  30|          23|          23|
    |i_fu_500_p2               |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_902_p2            |     +    |      0|  0|  13|           4|           1|
    |merge_i_fu_515_p65        |     +    |      0|  0|  15|           6|           6|
    |out_d_fu_450_p2           |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_772_p2           |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_856_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln37_3_fu_808_p2      |     -    |      0|  0|  15|           7|           7|
    |sub_ln37_fu_744_p2        |     -    |      0|  0|  15|           7|           7|
    |and_ln32_fu_842_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_444_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_494_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_760_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln33_fu_778_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln35_3_fu_939_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln35_fu_836_p2       |   icmp   |      0|  0|  11|           4|           5|
    |or_ln35_fu_862_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_848_p3     |  select  |      0|  0|   3|           1|           3|
    |select_ln32_6_fu_1039_p3  |  select  |      0|  0|  23|           1|          23|
    |select_ln32_7_fu_814_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_8_fu_822_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln32_fu_784_p3     |  select  |      0|  0|   3|           1|           1|
    |select_ln33_fu_914_p3     |  select  |      0|  0|   7|           1|           1|
    |select_ln35_7_fu_868_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln35_8_fu_880_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln35_9_fu_894_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln35_fu_1045_p3    |  select  |      0|  0|  23|           1|          23|
    |select_ln42_fu_1088_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_830_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln42_fu_1082_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 447|         215|         240|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_427_p4   |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_406_p4  |   9|          2|    3|          6|
    |buffer_0_reg_413                  |   9|          2|   23|         46|
    |i_0_reg_358                       |   9|          2|    4|          8|
    |in_d_0_reg_423                    |   9|          2|    4|          8|
    |indvar_flatten18_reg_369          |   9|          2|    9|         18|
    |indvar_flatten_reg_391            |   9|          2|    7|         14|
    |out_d_0_reg_336                   |   9|          2|    4|          8|
    |out_h_0_reg_380                   |   9|          2|    3|          6|
    |out_w_0_reg_402                   |   9|          2|    3|          6|
    |phi_mul_reg_347                   |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 155|         33|   76|        157|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1224                     |   9|   0|    9|          0|
    |add_ln43_reg_1324                     |   7|   0|    7|          0|
    |and_ln32_reg_1277                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4               |   1|   0|    1|          0|
    |buffer_0_reg_413                      |  23|   0|   23|          0|
    |i_0_reg_358                           |   4|   0|    4|          0|
    |icmp_ln31_reg_1258                    |   1|   0|    1|          0|
    |icmp_ln33_reg_1267                    |   1|   0|    1|          0|
    |icmp_ln35_3_reg_1320                  |   1|   0|    1|          0|
    |in_d_0_reg_423                        |   4|   0|    4|          0|
    |in_d_reg_1304                         |   4|   0|    4|          0|
    |indvar_flatten18_reg_369              |   9|   0|    9|          0|
    |indvar_flatten_reg_391                |   7|   0|    7|          0|
    |input_load_reg_1329                   |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_306           |  32|   0|   32|          0|
    |kernel_buffer_15_31_fu_254            |  32|   0|   32|          0|
    |kernel_buffer_15_32_fu_258            |  32|   0|   32|          0|
    |kernel_buffer_15_33_fu_262            |  32|   0|   32|          0|
    |kernel_buffer_15_34_fu_266            |  32|   0|   32|          0|
    |kernel_buffer_15_35_fu_270            |  32|   0|   32|          0|
    |kernel_buffer_15_36_fu_274            |  32|   0|   32|          0|
    |kernel_buffer_15_37_fu_278            |  32|   0|   32|          0|
    |kernel_buffer_15_38_fu_282            |  32|   0|   32|          0|
    |kernel_buffer_15_39_fu_286            |  32|   0|   32|          0|
    |kernel_buffer_15_40_fu_290            |  32|   0|   32|          0|
    |kernel_buffer_15_41_fu_294            |  32|   0|   32|          0|
    |kernel_buffer_15_42_fu_298            |  32|   0|   32|          0|
    |kernel_buffer_15_43_fu_302            |  32|   0|   32|          0|
    |kernel_buffer_15_fu_250               |  32|   0|   32|          0|
    |mul_ln37_reg_1339                     |  32|   0|   32|          0|
    |out_d_0_reg_336                       |   4|   0|    4|          0|
    |out_d_reg_1233                        |   4|   0|    4|          0|
    |out_h_0_reg_380                       |   3|   0|    3|          0|
    |out_w_0_reg_402                       |   3|   0|    3|          0|
    |phi_mul_reg_347                       |   9|   0|    9|          0|
    |select_ln32_7_reg_1272                |   7|   0|    7|          0|
    |select_ln35_7_reg_1287                |   4|   0|    4|          0|
    |select_ln35_7_reg_1287_pp1_iter1_reg  |   4|   0|    4|          0|
    |select_ln35_8_reg_1293                |   3|   0|    3|          0|
    |select_ln35_9_reg_1299                |   7|   0|    7|          0|
    |sext_ln34_reg_1238                    |  23|   0|   23|          0|
    |shl_ln_reg_1245                       |   3|   0|    6|          3|
    |tmp_reg_1334                          |  32|   0|   32|          0|
    |zext_ln24_reg_1219                    |   9|   0|   10|          1|
    |add_ln43_reg_1324                     |  64|  32|    7|          0|
    |and_ln32_reg_1277                     |  64|  32|    1|          0|
    |icmp_ln31_reg_1258                    |  64|  32|    1|          0|
    |icmp_ln33_reg_1267                    |  64|  32|    1|          0|
    |icmp_ln35_3_reg_1320                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1045| 160|  740|          4|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 29 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 33 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 35 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 5113, i16 1686, i16 2084, i16 3071, i16 8224, i16 583, i16 7141, i16 5866, i3 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 36 'mux' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_6 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 37 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln25, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 39 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.96>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 42 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 43 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 48 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (3.13ns)   --->   "%merge_i = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 133, i16 47, i16 -234, i16 7210, i16 -210, i16 -230, i16 26, i16 391, i16 197, i16 -3002, i16 3450, i16 -835, i16 -392, i16 -1857, i16 311, i16 -1395, i16 -4948, i16 635, i16 -894, i16 -473, i16 649, i16 14713, i16 1734, i16 -774, i16 778, i16 12998, i16 -236, i16 -187, i16 -1535, i16 -197, i16 -275, i16 -492, i16 6064, i16 1522, i16 -3940, i16 -29, i16 -5551, i16 -2413, i16 -6339, i16 3567, i16 -1388, i16 -231, i16 425, i16 -165, i16 463, i16 -8186, i16 95, i16 161, i16 11417, i16 -699, i16 917, i16 -125, i16 -9294, i16 -17, i16 -12749, i16 2195, i16 -2264, i16 1078, i16 -771, i16 761, i16 1359, i16 -627, i16 852, i16 8687, i6 %add_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'mux' 'merge_i' <Predicate = (!icmp_ln26)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %merge_i to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.36ns)   --->   "switch i4 %i_0, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -2, label %branch14
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.36>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'store' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'br' <Predicate = (!icmp_ln26 & i_0 == 13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'store' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'br' <Predicate = (!icmp_ln26 & i_0 == 12)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'store' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & i_0 == 11)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & i_0 == 10)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & i_0 == 9)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & i_0 == 14)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & i_0 == 7)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & i_0 == 6)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & i_0 == 5)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'store' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'br' <Predicate = (!icmp_ln26 & i_0 == 4)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'br' <Predicate = (!icmp_ln26 & i_0 == 3)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'store' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'br' <Predicate = (!icmp_ln26 & i_0 == 2)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'store' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'br' <Predicate = (!icmp_ln26 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'br' <Predicate = (!icmp_ln26 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'br' <Predicate = (!icmp_ln26 & i_0 == 15) | (!icmp_ln26 & i_0 == 8)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_s)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'specregionend' 'empty_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 84 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.33>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i9 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 86 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 87 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %select_ln35_8, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 89 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 90 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 91 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 92 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 93 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 94 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i6 %shl_ln2 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.82ns)   --->   "%sub_ln37 = sub i7 %zext_ln37_11, %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 97 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln37 = add i7 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'add' 'add_ln37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln31 = icmp eq i9 %indvar_flatten18, -120" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 99 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln31 = add i9 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 100 'add' 'add_ln31' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 102 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.48ns)   --->   "%icmp_ln33 = icmp eq i7 %indvar_flatten, 56" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 103 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.98ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i3 0, i3 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 104 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i3 %out_h to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 105 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 106 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i6 %shl_ln37_mid1 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 107 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.82ns)   --->   "%sub_ln37_3 = sub i7 %zext_ln37_14, %zext_ln37_13" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 108 'sub' 'sub_ln37_3' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.99ns)   --->   "%select_ln32_7 = select i1 %icmp_ln33, i7 %sub_ln37_3, i7 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 109 'select' 'select_ln32_7' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_9)   --->   "%select_ln32_8 = select i1 %icmp_ln33, i7 %sub_ln37_3, i7 %add_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 110 'select' 'select_ln32_8' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 111 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 112 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln35, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 113 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.98ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i3 %out_h, i3 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 114 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.65ns)   --->   "%out_w = add i3 %select_ln32, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 115 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%or_ln35 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 116 'or' 'or_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %or_ln35, i4 0, i4 %in_d_0" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 117 'select' 'select_ln35_7' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i3 %out_w to i7" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 118 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.98ns)   --->   "%select_ln35_8 = select i1 %and_ln32, i3 %out_w, i3 %select_ln32" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 119 'select' 'select_ln35_8' <Predicate = (!icmp_ln31)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.87ns)   --->   "%add_ln37_6 = add i7 %select_ln32_7, %zext_ln35_3" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 120 'add' 'add_ln37_6' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln35_9 = select i1 %and_ln32, i7 %add_ln37_6, i7 %select_ln32_8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 121 'select' 'select_ln35_9' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.73ns)   --->   "%in_d = add i4 %select_ln35_7, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 122 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 123 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i7 1, i7 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 124 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 125 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.63>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i3 %select_ln35_8 to i7" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 126 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i7 %select_ln35_9 to i10" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 127 'sext' 'sext_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i4 %select_ln35_7 to i10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 128 'zext' 'zext_ln37_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.36ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_2 = mul i10 %zext_ln37_12, 49" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 129 'mul' 'mul_ln37_2' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37_1 = add i10 %sext_ln35, %mul_ln37_2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 130 'add' 'add_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i10 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 131 'sext' 'sext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i32 %sext_ln37 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 132 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_5" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 133 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 134 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 135 [1/1] (1.30ns)   --->   "%icmp_ln35_3 = icmp eq i4 %in_d, -8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 135 'icmp' 'icmp_ln35_3' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35_3, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 136 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %zext_ln35_4, %select_ln32_7" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 137 'add' 'add_ln43' <Predicate = (icmp_ln35_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 138 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_buffer_15_31_1 = load i32* %kernel_buffer_15_31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 139 'load' 'kernel_buffer_15_31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%kernel_buffer_15_32_1 = load i32* %kernel_buffer_15_32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 140 'load' 'kernel_buffer_15_32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%kernel_buffer_15_33_1 = load i32* %kernel_buffer_15_33" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 141 'load' 'kernel_buffer_15_33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%kernel_buffer_15_34_1 = load i32* %kernel_buffer_15_34" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 142 'load' 'kernel_buffer_15_34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_buffer_15_35_1 = load i32* %kernel_buffer_15_35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 143 'load' 'kernel_buffer_15_35_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kernel_buffer_15_36_1 = load i32* %kernel_buffer_15_36" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 144 'load' 'kernel_buffer_15_36_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_37_1 = load i32* %kernel_buffer_15_37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 145 'load' 'kernel_buffer_15_37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_38_1 = load i32* %kernel_buffer_15_38" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 146 'load' 'kernel_buffer_15_38_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_39_1 = load i32* %kernel_buffer_15_39" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 147 'load' 'kernel_buffer_15_39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_40_1 = load i32* %kernel_buffer_15_40" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 148 'load' 'kernel_buffer_15_40_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_41_1 = load i32* %kernel_buffer_15_41" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 149 'load' 'kernel_buffer_15_41_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_42_1 = load i32* %kernel_buffer_15_42" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 150 'load' 'kernel_buffer_15_42_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_43_1 = load i32* %kernel_buffer_15_43" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 151 'load' 'kernel_buffer_15_43_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 152 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 153 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 153 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 154 [1/1] (2.06ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_31_1, i32 %kernel_buffer_15_32_1, i32 %kernel_buffer_15_33_1, i32 %kernel_buffer_15_34_1, i32 %kernel_buffer_15_35_1, i32 %kernel_buffer_15_36_1, i32 %kernel_buffer_15_37_1, i32 undef, i32 %kernel_buffer_15_38_1, i32 %kernel_buffer_15_39_1, i32 %kernel_buffer_15_40_1, i32 %kernel_buffer_15_41_1, i32 %kernel_buffer_15_42_1, i32 %kernel_buffer_15_43_1, i32 %kernel_buffer_15_01, i4 %select_ln35_7)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 154 'mux' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 155 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (8.51ns)   --->   "%mul_ln37 = mul nsw i32 %tmp, %sext_ln37_1" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 156 'mul' 'mul_ln37' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.53>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 158 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_6 = select i1 %icmp_ln33, i23 %sext_ln34, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 159 'select' 'select_ln32_6' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln35 = select i1 %and_ln32, i23 %sext_ln34, i23 %select_ln32_6" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 161 'select' 'select_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 162 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln5 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 164 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln37_4 = sext i19 %trunc_ln5 to i23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 165 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %sext_ln37_4, %select_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 166 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)" [../layers_c/pointwise_conv2d.cpp:41]   --->   Operation 167 'specregionend' 'empty_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 22)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 168 'bitselect' 'tmp_5' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 169 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp_5, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 170 'xor' 'xor_ln42' <Predicate = (icmp_ln35_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 171 'select' 'select_ln42' <Predicate = (icmp_ln35_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 172 'and' 'and_ln43' <Predicate = (icmp_ln35_3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i7 %add_ln43 to i10" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 173 'sext' 'sext_ln43' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln43_1 = add i10 %zext_ln24, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 174 'add' 'add_ln43_1' <Predicate = (icmp_ln35_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i10 %add_ln43_1 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 175 'sext' 'sext_ln43_2' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_2 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 176 'zext' 'zext_ln43' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 177 'getelementptr' 'output_addr' <Predicate = (icmp_ln35_3)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 178 'store' <Predicate = (icmp_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 179 'br' <Predicate = (icmp_ln35_3)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 00111111111]
kernel_buffer_15_31   (alloca           ) [ 00111111111]
kernel_buffer_15_32   (alloca           ) [ 00111111111]
kernel_buffer_15_33   (alloca           ) [ 00111111111]
kernel_buffer_15_34   (alloca           ) [ 00111111111]
kernel_buffer_15_35   (alloca           ) [ 00111111111]
kernel_buffer_15_36   (alloca           ) [ 00111111111]
kernel_buffer_15_37   (alloca           ) [ 00111111111]
kernel_buffer_15_38   (alloca           ) [ 00111111111]
kernel_buffer_15_39   (alloca           ) [ 00111111111]
kernel_buffer_15_40   (alloca           ) [ 00111111111]
kernel_buffer_15_41   (alloca           ) [ 00111111111]
kernel_buffer_15_42   (alloca           ) [ 00111111111]
kernel_buffer_15_43   (alloca           ) [ 00111111111]
kernel_buffer_15_016  (alloca           ) [ 00111111111]
br_ln24               (br               ) [ 01111111111]
out_d_0               (phi              ) [ 00100000000]
phi_mul               (phi              ) [ 00100000000]
zext_ln24             (zext             ) [ 00011111110]
add_ln24              (add              ) [ 01111111111]
icmp_ln24             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d                 (add              ) [ 01111111111]
br_ln24               (br               ) [ 00000000000]
trunc_ln25            (trunc            ) [ 00000000000]
tmp_6                 (mux              ) [ 00000000000]
sext_ln34             (sext             ) [ 00011111110]
shl_ln                (bitconcatenate   ) [ 00010000000]
br_ln26               (br               ) [ 00111111111]
ret_ln0               (ret              ) [ 00000000000]
i_0                   (phi              ) [ 00010000000]
icmp_ln26             (icmp             ) [ 00111111111]
empty_23              (speclooptripcount) [ 00000000000]
i                     (add              ) [ 00111111111]
br_ln26               (br               ) [ 00000000000]
tmp_s                 (specregionbegin  ) [ 00000000000]
specpipeline_ln27     (specpipeline     ) [ 00000000000]
zext_ln28             (zext             ) [ 00000000000]
add_ln28              (add              ) [ 00000000000]
merge_i               (mux              ) [ 00000000000]
kernel_buffer_0       (sext             ) [ 00000000000]
switch_ln28           (switch           ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
empty_24              (specregionend    ) [ 00000000000]
br_ln26               (br               ) [ 00111111111]
br_ln32               (br               ) [ 00111111111]
indvar_flatten18      (phi              ) [ 00000111110]
out_h_0               (phi              ) [ 00000111110]
indvar_flatten        (phi              ) [ 00000111110]
out_w_0               (phi              ) [ 00000111110]
buffer_0              (phi              ) [ 00000111110]
in_d_0                (phi              ) [ 00000111110]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
zext_ln37             (zext             ) [ 00000000000]
shl_ln2               (bitconcatenate   ) [ 00000000000]
zext_ln37_11          (zext             ) [ 00000000000]
sub_ln37              (sub              ) [ 00000000000]
zext_ln35             (zext             ) [ 00000000000]
add_ln37              (add              ) [ 00000000000]
icmp_ln31             (icmp             ) [ 00111111111]
add_ln31              (add              ) [ 00111111111]
br_ln31               (br               ) [ 00000000000]
out_h                 (add              ) [ 00000000000]
icmp_ln33             (icmp             ) [ 00000111110]
select_ln32           (select           ) [ 00000000000]
zext_ln37_13          (zext             ) [ 00000000000]
shl_ln37_mid1         (bitconcatenate   ) [ 00000000000]
zext_ln37_14          (zext             ) [ 00000000000]
sub_ln37_3            (sub              ) [ 00000000000]
select_ln32_7         (select           ) [ 00000110000]
select_ln32_8         (select           ) [ 00000000000]
xor_ln32              (xor              ) [ 00000000000]
icmp_ln35             (icmp             ) [ 00000000000]
and_ln32              (and              ) [ 00000111110]
select_ln31           (select           ) [ 00111111111]
out_w                 (add              ) [ 00000000000]
or_ln35               (or               ) [ 00000000000]
select_ln35_7         (select           ) [ 00000111000]
zext_ln35_3           (zext             ) [ 00000000000]
select_ln35_8         (select           ) [ 00111111111]
add_ln37_6            (add              ) [ 00000000000]
select_ln35_9         (select           ) [ 00000110000]
in_d                  (add              ) [ 00111111111]
add_ln33              (add              ) [ 00000000000]
select_ln33           (select           ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
zext_ln35_4           (zext             ) [ 00000000000]
sext_ln35             (sext             ) [ 00000000000]
zext_ln37_12          (zext             ) [ 00000000000]
mul_ln37_2            (mul              ) [ 00000000000]
add_ln37_1            (add              ) [ 00000000000]
sext_ln37             (sext             ) [ 00000000000]
zext_ln37_5           (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000101000]
icmp_ln35_3           (icmp             ) [ 00111111111]
br_ln35               (br               ) [ 00000000000]
add_ln43              (add              ) [ 00000101110]
kernel_buffer_15_lo   (load             ) [ 00000000000]
kernel_buffer_15_31_1 (load             ) [ 00000000000]
kernel_buffer_15_32_1 (load             ) [ 00000000000]
kernel_buffer_15_33_1 (load             ) [ 00000000000]
kernel_buffer_15_34_1 (load             ) [ 00000000000]
kernel_buffer_15_35_1 (load             ) [ 00000000000]
kernel_buffer_15_36_1 (load             ) [ 00000000000]
kernel_buffer_15_37_1 (load             ) [ 00000000000]
kernel_buffer_15_38_1 (load             ) [ 00000000000]
kernel_buffer_15_39_1 (load             ) [ 00000000000]
kernel_buffer_15_40_1 (load             ) [ 00000000000]
kernel_buffer_15_41_1 (load             ) [ 00000000000]
kernel_buffer_15_42_1 (load             ) [ 00000000000]
kernel_buffer_15_43_1 (load             ) [ 00000000000]
kernel_buffer_15_01   (load             ) [ 00000000000]
input_load            (load             ) [ 00000100100]
tmp                   (mux              ) [ 00000100100]
sext_ln37_1           (sext             ) [ 00000000000]
mul_ln37              (mul              ) [ 00000100010]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
empty_25              (speclooptripcount) [ 00000000000]
select_ln32_6         (select           ) [ 00000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
select_ln35           (select           ) [ 00000000000]
tmp_4                 (specregionbegin  ) [ 00000000000]
specpipeline_ln36     (specpipeline     ) [ 00000000000]
trunc_ln5             (partselect       ) [ 00000000000]
sext_ln37_4           (sext             ) [ 00000000000]
buffer                (add              ) [ 00111100001]
empty_26              (specregionend    ) [ 00000000000]
tmp_5                 (bitselect        ) [ 00000000000]
trunc_ln42            (trunc            ) [ 00000000000]
xor_ln42              (xor              ) [ 00000000000]
select_ln42           (select           ) [ 00000000000]
and_ln43              (and              ) [ 00000000000]
sext_ln43             (sext             ) [ 00000000000]
add_ln43_1            (add              ) [ 00000000000]
sext_ln43_2           (sext             ) [ 00000000000]
zext_ln43             (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000000000]
store_ln43            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
br_ln0                (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i16.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="kernel_buffer_15_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="kernel_buffer_15_31_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_31/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_buffer_15_32_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_32/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="kernel_buffer_15_33_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_33/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kernel_buffer_15_34_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_34/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="kernel_buffer_15_35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_35/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="kernel_buffer_15_36_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_36/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="kernel_buffer_15_37_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_37/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="kernel_buffer_15_38_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_38/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="kernel_buffer_15_39_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_39/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="kernel_buffer_15_40_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_40/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_buffer_15_41_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_41/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kernel_buffer_15_42_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_42/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_buffer_15_43_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_43/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="kernel_buffer_15_016_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="output_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln43_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="out_d_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="out_d_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="phi_mul_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_mul_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_flatten18_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="1"/>
<pin id="371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="indvar_flatten18_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="out_h_0_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="1"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="out_h_0_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="indvar_flatten_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="indvar_flatten_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="out_w_0_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="1"/>
<pin id="404" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="out_w_0_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="buffer_0_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="23" slack="4"/>
<pin id="415" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="buffer_0_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="16" slack="3"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="423" class="1005" name="in_d_0_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="in_d_0_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln24_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln24_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln24_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="out_d_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln25_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="14" slack="0"/>
<pin id="463" dir="0" index="2" bw="12" slack="0"/>
<pin id="464" dir="0" index="3" bw="13" slack="0"/>
<pin id="465" dir="0" index="4" bw="13" slack="0"/>
<pin id="466" dir="0" index="5" bw="15" slack="0"/>
<pin id="467" dir="0" index="6" bw="11" slack="0"/>
<pin id="468" dir="0" index="7" bw="14" slack="0"/>
<pin id="469" dir="0" index="8" bw="14" slack="0"/>
<pin id="470" dir="0" index="9" bw="3" slack="0"/>
<pin id="471" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln34_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln26_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln28_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln28_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="1"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="merge_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="0" index="3" bw="9" slack="0"/>
<pin id="520" dir="0" index="4" bw="14" slack="0"/>
<pin id="521" dir="0" index="5" bw="9" slack="0"/>
<pin id="522" dir="0" index="6" bw="9" slack="0"/>
<pin id="523" dir="0" index="7" bw="6" slack="0"/>
<pin id="524" dir="0" index="8" bw="10" slack="0"/>
<pin id="525" dir="0" index="9" bw="9" slack="0"/>
<pin id="526" dir="0" index="10" bw="13" slack="0"/>
<pin id="527" dir="0" index="11" bw="13" slack="0"/>
<pin id="528" dir="0" index="12" bw="11" slack="0"/>
<pin id="529" dir="0" index="13" bw="10" slack="0"/>
<pin id="530" dir="0" index="14" bw="12" slack="0"/>
<pin id="531" dir="0" index="15" bw="10" slack="0"/>
<pin id="532" dir="0" index="16" bw="12" slack="0"/>
<pin id="533" dir="0" index="17" bw="14" slack="0"/>
<pin id="534" dir="0" index="18" bw="11" slack="0"/>
<pin id="535" dir="0" index="19" bw="11" slack="0"/>
<pin id="536" dir="0" index="20" bw="10" slack="0"/>
<pin id="537" dir="0" index="21" bw="11" slack="0"/>
<pin id="538" dir="0" index="22" bw="15" slack="0"/>
<pin id="539" dir="0" index="23" bw="12" slack="0"/>
<pin id="540" dir="0" index="24" bw="11" slack="0"/>
<pin id="541" dir="0" index="25" bw="11" slack="0"/>
<pin id="542" dir="0" index="26" bw="15" slack="0"/>
<pin id="543" dir="0" index="27" bw="9" slack="0"/>
<pin id="544" dir="0" index="28" bw="9" slack="0"/>
<pin id="545" dir="0" index="29" bw="12" slack="0"/>
<pin id="546" dir="0" index="30" bw="9" slack="0"/>
<pin id="547" dir="0" index="31" bw="10" slack="0"/>
<pin id="548" dir="0" index="32" bw="10" slack="0"/>
<pin id="549" dir="0" index="33" bw="14" slack="0"/>
<pin id="550" dir="0" index="34" bw="12" slack="0"/>
<pin id="551" dir="0" index="35" bw="13" slack="0"/>
<pin id="552" dir="0" index="36" bw="6" slack="0"/>
<pin id="553" dir="0" index="37" bw="14" slack="0"/>
<pin id="554" dir="0" index="38" bw="13" slack="0"/>
<pin id="555" dir="0" index="39" bw="14" slack="0"/>
<pin id="556" dir="0" index="40" bw="13" slack="0"/>
<pin id="557" dir="0" index="41" bw="12" slack="0"/>
<pin id="558" dir="0" index="42" bw="9" slack="0"/>
<pin id="559" dir="0" index="43" bw="10" slack="0"/>
<pin id="560" dir="0" index="44" bw="9" slack="0"/>
<pin id="561" dir="0" index="45" bw="10" slack="0"/>
<pin id="562" dir="0" index="46" bw="14" slack="0"/>
<pin id="563" dir="0" index="47" bw="8" slack="0"/>
<pin id="564" dir="0" index="48" bw="9" slack="0"/>
<pin id="565" dir="0" index="49" bw="15" slack="0"/>
<pin id="566" dir="0" index="50" bw="11" slack="0"/>
<pin id="567" dir="0" index="51" bw="11" slack="0"/>
<pin id="568" dir="0" index="52" bw="8" slack="0"/>
<pin id="569" dir="0" index="53" bw="15" slack="0"/>
<pin id="570" dir="0" index="54" bw="6" slack="0"/>
<pin id="571" dir="0" index="55" bw="15" slack="0"/>
<pin id="572" dir="0" index="56" bw="13" slack="0"/>
<pin id="573" dir="0" index="57" bw="13" slack="0"/>
<pin id="574" dir="0" index="58" bw="12" slack="0"/>
<pin id="575" dir="0" index="59" bw="11" slack="0"/>
<pin id="576" dir="0" index="60" bw="11" slack="0"/>
<pin id="577" dir="0" index="61" bw="12" slack="0"/>
<pin id="578" dir="0" index="62" bw="11" slack="0"/>
<pin id="579" dir="0" index="63" bw="11" slack="0"/>
<pin id="580" dir="0" index="64" bw="15" slack="0"/>
<pin id="581" dir="0" index="65" bw="6" slack="0"/>
<pin id="582" dir="1" index="66" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="merge_i/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="kernel_buffer_0_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln28_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="2"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln28_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="2"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln28_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="2"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln28_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="2"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln28_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="2"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln28_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="2"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln28_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="2"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln28_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="2"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln28_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="2"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln28_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="2"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="store_ln28_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="2"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln28_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="2"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln28_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="2"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln28_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="2"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln28_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="2"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln37_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="shl_ln2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="3" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln37_11_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sub_ln37_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln35_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln37_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln31_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="9" slack="0"/>
<pin id="762" dir="0" index="1" bw="9" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln31_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="772" class="1004" name="out_h_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln33_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="7" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln32_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="0" index="2" bw="3" slack="0"/>
<pin id="788" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln37_13_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="0"/>
<pin id="794" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_13/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="shl_ln37_mid1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln37_14_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_14/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sub_ln37_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="0"/>
<pin id="810" dir="0" index="1" bw="3" slack="0"/>
<pin id="811" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_3/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln32_7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="7" slack="0"/>
<pin id="817" dir="0" index="2" bw="7" slack="0"/>
<pin id="818" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln32_8_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="7" slack="0"/>
<pin id="825" dir="0" index="2" bw="7" slack="0"/>
<pin id="826" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="xor_ln32_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln35_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="0" index="1" bw="4" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="and_ln32_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln31_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="3" slack="0"/>
<pin id="851" dir="0" index="2" bw="3" slack="0"/>
<pin id="852" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="out_w_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="or_ln35_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln35_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="4" slack="0"/>
<pin id="871" dir="0" index="2" bw="4" slack="0"/>
<pin id="872" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln35_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="0"/>
<pin id="878" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln35_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="3" slack="0"/>
<pin id="883" dir="0" index="2" bw="3" slack="0"/>
<pin id="884" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_8/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln37_6_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_6/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="select_ln35_9_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="7" slack="0"/>
<pin id="897" dir="0" index="2" bw="7" slack="0"/>
<pin id="898" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_9/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="in_d_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln33_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln33_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="7" slack="0"/>
<pin id="917" dir="0" index="2" bw="7" slack="0"/>
<pin id="918" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln35_4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="3" slack="1"/>
<pin id="924" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln35_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="1"/>
<pin id="927" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/6 "/>
</bind>
</comp>

<comp id="928" class="1004" name="zext_ln37_12_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="1"/>
<pin id="930" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_12/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln37_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="0"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln37_5_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/6 "/>
</bind>
</comp>

<comp id="939" class="1004" name="icmp_ln35_3_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="1"/>
<pin id="941" dir="0" index="1" bw="4" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln43_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="0" index="1" bw="7" slack="1"/>
<pin id="947" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/6 "/>
</bind>
</comp>

<comp id="949" class="1004" name="kernel_buffer_15_lo_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="6"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="kernel_buffer_15_31_1_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="6"/>
<pin id="954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_31_1/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="kernel_buffer_15_32_1_load_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="6"/>
<pin id="957" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_32_1/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="kernel_buffer_15_33_1_load_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="6"/>
<pin id="960" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_33_1/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="kernel_buffer_15_34_1_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="6"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_34_1/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="kernel_buffer_15_35_1_load_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="6"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_35_1/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="kernel_buffer_15_36_1_load_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="6"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_36_1/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="kernel_buffer_15_37_1_load_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="6"/>
<pin id="972" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_37_1/7 "/>
</bind>
</comp>

<comp id="973" class="1004" name="kernel_buffer_15_38_1_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="6"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_38_1/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="kernel_buffer_15_39_1_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="6"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_39_1/7 "/>
</bind>
</comp>

<comp id="979" class="1004" name="kernel_buffer_15_40_1_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="6"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_40_1/7 "/>
</bind>
</comp>

<comp id="982" class="1004" name="kernel_buffer_15_41_1_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="6"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_41_1/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="kernel_buffer_15_42_1_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="6"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_42_1/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="kernel_buffer_15_43_1_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="6"/>
<pin id="990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_43_1/7 "/>
</bind>
</comp>

<comp id="991" class="1004" name="kernel_buffer_15_01_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="6"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/7 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="32" slack="0"/>
<pin id="998" dir="0" index="3" bw="32" slack="0"/>
<pin id="999" dir="0" index="4" bw="32" slack="0"/>
<pin id="1000" dir="0" index="5" bw="32" slack="0"/>
<pin id="1001" dir="0" index="6" bw="32" slack="0"/>
<pin id="1002" dir="0" index="7" bw="32" slack="0"/>
<pin id="1003" dir="0" index="8" bw="32" slack="0"/>
<pin id="1004" dir="0" index="9" bw="1" slack="0"/>
<pin id="1005" dir="0" index="10" bw="32" slack="0"/>
<pin id="1006" dir="0" index="11" bw="32" slack="0"/>
<pin id="1007" dir="0" index="12" bw="32" slack="0"/>
<pin id="1008" dir="0" index="13" bw="32" slack="0"/>
<pin id="1009" dir="0" index="14" bw="32" slack="0"/>
<pin id="1010" dir="0" index="15" bw="32" slack="0"/>
<pin id="1011" dir="0" index="16" bw="32" slack="0"/>
<pin id="1012" dir="0" index="17" bw="4" slack="2"/>
<pin id="1013" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln37_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="mul_ln37_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="0" index="1" bw="16" slack="0"/>
<pin id="1037" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/8 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln32_6_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="4"/>
<pin id="1041" dir="0" index="1" bw="23" slack="7"/>
<pin id="1042" dir="0" index="2" bw="23" slack="4"/>
<pin id="1043" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="select_ln35_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="4"/>
<pin id="1047" dir="0" index="1" bw="23" slack="7"/>
<pin id="1048" dir="0" index="2" bw="23" slack="0"/>
<pin id="1049" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="trunc_ln5_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="19" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="1"/>
<pin id="1054" dir="0" index="2" bw="5" slack="0"/>
<pin id="1055" dir="0" index="3" bw="6" slack="0"/>
<pin id="1056" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln37_4_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="19" slack="0"/>
<pin id="1062" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_4/9 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="buffer_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="19" slack="0"/>
<pin id="1066" dir="0" index="1" bw="23" slack="0"/>
<pin id="1067" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/9 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_5_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="23" slack="0"/>
<pin id="1073" dir="0" index="2" bw="6" slack="0"/>
<pin id="1074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="trunc_ln42_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="23" slack="0"/>
<pin id="1080" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/9 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="xor_ln42_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/9 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="select_ln42_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="16" slack="0"/>
<pin id="1091" dir="0" index="2" bw="16" slack="0"/>
<pin id="1092" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/9 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln43_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="0"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/9 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sext_ln43_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="7" slack="3"/>
<pin id="1105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/9 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln43_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="9" slack="7"/>
<pin id="1108" dir="0" index="1" bw="7" slack="0"/>
<pin id="1109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/9 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln43_2_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="10" slack="0"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/9 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln43_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="0"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/9 "/>
</bind>
</comp>

<comp id="1120" class="1007" name="grp_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="0"/>
<pin id="1122" dir="0" index="1" bw="10" slack="0"/>
<pin id="1123" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37_2/6 add_ln37_1/6 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="kernel_buffer_15_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="2"/>
<pin id="1131" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="kernel_buffer_15_31_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="2"/>
<pin id="1137" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_31 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="kernel_buffer_15_32_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="2"/>
<pin id="1143" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_32 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="kernel_buffer_15_33_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="2"/>
<pin id="1149" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_33 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="kernel_buffer_15_34_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="2"/>
<pin id="1155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_34 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="kernel_buffer_15_35_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="2"/>
<pin id="1161" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_35 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="kernel_buffer_15_36_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="2"/>
<pin id="1167" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_36 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="kernel_buffer_15_37_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="2"/>
<pin id="1173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_37 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="kernel_buffer_15_38_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="2"/>
<pin id="1179" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_38 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="kernel_buffer_15_39_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="2"/>
<pin id="1185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_39 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="kernel_buffer_15_40_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="2"/>
<pin id="1191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_40 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="kernel_buffer_15_41_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="2"/>
<pin id="1197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_41 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="kernel_buffer_15_42_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="2"/>
<pin id="1203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_42 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="kernel_buffer_15_43_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="2"/>
<pin id="1209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_43 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="kernel_buffer_15_016_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="2"/>
<pin id="1215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="zext_ln24_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="10" slack="7"/>
<pin id="1221" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="add_ln24_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="icmp_ln24_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="out_d_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="4" slack="0"/>
<pin id="1235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1238" class="1005" name="sext_ln34_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="23" slack="3"/>
<pin id="1240" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="shl_ln_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="6" slack="1"/>
<pin id="1247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1253" class="1005" name="i_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="4" slack="0"/>
<pin id="1255" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1258" class="1005" name="icmp_ln31_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="add_ln31_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="9" slack="0"/>
<pin id="1264" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="icmp_ln33_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="4"/>
<pin id="1269" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="select_ln32_7_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="7" slack="1"/>
<pin id="1274" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_7 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="and_ln32_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="4"/>
<pin id="1279" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="select_ln31_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="0"/>
<pin id="1284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="select_ln35_7_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="4" slack="1"/>
<pin id="1289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_7 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="select_ln35_8_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="3" slack="0"/>
<pin id="1295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_8 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln35_9_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="7" slack="1"/>
<pin id="1301" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_9 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="in_d_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="4" slack="0"/>
<pin id="1306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1310" class="1005" name="select_ln33_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="7" slack="0"/>
<pin id="1312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="input_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="14" slack="1"/>
<pin id="1317" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="icmp_ln35_3_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="3"/>
<pin id="1322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_3 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="add_ln43_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="7" slack="3"/>
<pin id="1326" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="input_load_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="16" slack="1"/>
<pin id="1331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1334" class="1005" name="tmp_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1339" class="1005" name="mul_ln37_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="buffer_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="23" slack="1"/>
<pin id="1346" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="253"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="4" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="4" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="0" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="226" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="226" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="6" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="210" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="422"><net_src comp="416" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="426"><net_src comp="6" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="351" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="351" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="10" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="340" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="12" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="340" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="340" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="472"><net_src comp="20" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="460" pin=4"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="460" pin=5"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="460" pin=6"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="460" pin=7"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="460" pin=8"/></net>

<net id="481"><net_src comp="456" pin="1"/><net_sink comp="460" pin=9"/></net>

<net id="485"><net_src comp="460" pin="10"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="456" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="362" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="12" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="362" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="362" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="583"><net_src comp="54" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="584"><net_src comp="56" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="515" pin=4"/></net>

<net id="588"><net_src comp="64" pin="0"/><net_sink comp="515" pin=5"/></net>

<net id="589"><net_src comp="66" pin="0"/><net_sink comp="515" pin=6"/></net>

<net id="590"><net_src comp="68" pin="0"/><net_sink comp="515" pin=7"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="515" pin=8"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="515" pin=9"/></net>

<net id="593"><net_src comp="74" pin="0"/><net_sink comp="515" pin=10"/></net>

<net id="594"><net_src comp="76" pin="0"/><net_sink comp="515" pin=11"/></net>

<net id="595"><net_src comp="78" pin="0"/><net_sink comp="515" pin=12"/></net>

<net id="596"><net_src comp="80" pin="0"/><net_sink comp="515" pin=13"/></net>

<net id="597"><net_src comp="82" pin="0"/><net_sink comp="515" pin=14"/></net>

<net id="598"><net_src comp="84" pin="0"/><net_sink comp="515" pin=15"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="515" pin=16"/></net>

<net id="600"><net_src comp="88" pin="0"/><net_sink comp="515" pin=17"/></net>

<net id="601"><net_src comp="90" pin="0"/><net_sink comp="515" pin=18"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="515" pin=19"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="515" pin=20"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="515" pin=21"/></net>

<net id="605"><net_src comp="98" pin="0"/><net_sink comp="515" pin=22"/></net>

<net id="606"><net_src comp="100" pin="0"/><net_sink comp="515" pin=23"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="515" pin=24"/></net>

<net id="608"><net_src comp="104" pin="0"/><net_sink comp="515" pin=25"/></net>

<net id="609"><net_src comp="106" pin="0"/><net_sink comp="515" pin=26"/></net>

<net id="610"><net_src comp="108" pin="0"/><net_sink comp="515" pin=27"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="515" pin=28"/></net>

<net id="612"><net_src comp="112" pin="0"/><net_sink comp="515" pin=29"/></net>

<net id="613"><net_src comp="114" pin="0"/><net_sink comp="515" pin=30"/></net>

<net id="614"><net_src comp="116" pin="0"/><net_sink comp="515" pin=31"/></net>

<net id="615"><net_src comp="118" pin="0"/><net_sink comp="515" pin=32"/></net>

<net id="616"><net_src comp="120" pin="0"/><net_sink comp="515" pin=33"/></net>

<net id="617"><net_src comp="122" pin="0"/><net_sink comp="515" pin=34"/></net>

<net id="618"><net_src comp="124" pin="0"/><net_sink comp="515" pin=35"/></net>

<net id="619"><net_src comp="126" pin="0"/><net_sink comp="515" pin=36"/></net>

<net id="620"><net_src comp="128" pin="0"/><net_sink comp="515" pin=37"/></net>

<net id="621"><net_src comp="130" pin="0"/><net_sink comp="515" pin=38"/></net>

<net id="622"><net_src comp="132" pin="0"/><net_sink comp="515" pin=39"/></net>

<net id="623"><net_src comp="134" pin="0"/><net_sink comp="515" pin=40"/></net>

<net id="624"><net_src comp="136" pin="0"/><net_sink comp="515" pin=41"/></net>

<net id="625"><net_src comp="138" pin="0"/><net_sink comp="515" pin=42"/></net>

<net id="626"><net_src comp="140" pin="0"/><net_sink comp="515" pin=43"/></net>

<net id="627"><net_src comp="142" pin="0"/><net_sink comp="515" pin=44"/></net>

<net id="628"><net_src comp="144" pin="0"/><net_sink comp="515" pin=45"/></net>

<net id="629"><net_src comp="146" pin="0"/><net_sink comp="515" pin=46"/></net>

<net id="630"><net_src comp="148" pin="0"/><net_sink comp="515" pin=47"/></net>

<net id="631"><net_src comp="150" pin="0"/><net_sink comp="515" pin=48"/></net>

<net id="632"><net_src comp="152" pin="0"/><net_sink comp="515" pin=49"/></net>

<net id="633"><net_src comp="154" pin="0"/><net_sink comp="515" pin=50"/></net>

<net id="634"><net_src comp="156" pin="0"/><net_sink comp="515" pin=51"/></net>

<net id="635"><net_src comp="158" pin="0"/><net_sink comp="515" pin=52"/></net>

<net id="636"><net_src comp="160" pin="0"/><net_sink comp="515" pin=53"/></net>

<net id="637"><net_src comp="162" pin="0"/><net_sink comp="515" pin=54"/></net>

<net id="638"><net_src comp="164" pin="0"/><net_sink comp="515" pin=55"/></net>

<net id="639"><net_src comp="166" pin="0"/><net_sink comp="515" pin=56"/></net>

<net id="640"><net_src comp="168" pin="0"/><net_sink comp="515" pin=57"/></net>

<net id="641"><net_src comp="170" pin="0"/><net_sink comp="515" pin=58"/></net>

<net id="642"><net_src comp="172" pin="0"/><net_sink comp="515" pin=59"/></net>

<net id="643"><net_src comp="174" pin="0"/><net_sink comp="515" pin=60"/></net>

<net id="644"><net_src comp="176" pin="0"/><net_sink comp="515" pin=61"/></net>

<net id="645"><net_src comp="178" pin="0"/><net_sink comp="515" pin=62"/></net>

<net id="646"><net_src comp="180" pin="0"/><net_sink comp="515" pin=63"/></net>

<net id="647"><net_src comp="182" pin="0"/><net_sink comp="515" pin=64"/></net>

<net id="648"><net_src comp="510" pin="2"/><net_sink comp="515" pin=65"/></net>

<net id="652"><net_src comp="515" pin="66"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="649" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="649" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="649" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="649" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="649" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="649" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="649" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="649" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="649" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="649" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="649" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="649" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="649" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="649" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="384" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="38" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="384" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="40" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="728" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="406" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="744" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="373" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="212" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="373" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="214" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="384" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="216" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="395" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="218" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="40" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="406" pin="4"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="772" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="38" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="772" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="40" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="792" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="778" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="744" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="778" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="808" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="754" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="778" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="220" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="427" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="12" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="830" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="778" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="772" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="384" pin="4"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="784" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="216" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="842" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="778" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="6" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="427" pin="4"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="856" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="842" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="856" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="784" pin="3"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="814" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="876" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="842" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="822" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="868" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="18" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="395" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="222" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="778" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="222" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="914" pin=2"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="943"><net_src comp="12" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="922" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1014"><net_src comp="228" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1015"><net_src comp="949" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1016"><net_src comp="952" pin="1"/><net_sink comp="994" pin=2"/></net>

<net id="1017"><net_src comp="955" pin="1"/><net_sink comp="994" pin=3"/></net>

<net id="1018"><net_src comp="958" pin="1"/><net_sink comp="994" pin=4"/></net>

<net id="1019"><net_src comp="961" pin="1"/><net_sink comp="994" pin=5"/></net>

<net id="1020"><net_src comp="964" pin="1"/><net_sink comp="994" pin=6"/></net>

<net id="1021"><net_src comp="967" pin="1"/><net_sink comp="994" pin=7"/></net>

<net id="1022"><net_src comp="970" pin="1"/><net_sink comp="994" pin=8"/></net>

<net id="1023"><net_src comp="230" pin="0"/><net_sink comp="994" pin=9"/></net>

<net id="1024"><net_src comp="973" pin="1"/><net_sink comp="994" pin=10"/></net>

<net id="1025"><net_src comp="976" pin="1"/><net_sink comp="994" pin=11"/></net>

<net id="1026"><net_src comp="979" pin="1"/><net_sink comp="994" pin=12"/></net>

<net id="1027"><net_src comp="982" pin="1"/><net_sink comp="994" pin=13"/></net>

<net id="1028"><net_src comp="985" pin="1"/><net_sink comp="994" pin=14"/></net>

<net id="1029"><net_src comp="988" pin="1"/><net_sink comp="994" pin=15"/></net>

<net id="1030"><net_src comp="991" pin="1"/><net_sink comp="994" pin=16"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="413" pin="1"/><net_sink comp="1039" pin=2"/></net>

<net id="1050"><net_src comp="1039" pin="3"/><net_sink comp="1045" pin=2"/></net>

<net id="1057"><net_src comp="236" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="238" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1059"><net_src comp="240" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1063"><net_src comp="1051" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1045" pin="3"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="242" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="244" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1081"><net_src comp="1064" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1070" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="220" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1093"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="246" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="248" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1100"><net_src comp="1088" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1078" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1110"><net_src comp="1103" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1114"><net_src comp="1106" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1125"><net_src comp="928" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="224" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="925" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1128"><net_src comp="1120" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="1132"><net_src comp="250" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1134"><net_src comp="1129" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1138"><net_src comp="254" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1144"><net_src comp="258" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1150"><net_src comp="262" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1156"><net_src comp="266" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1162"><net_src comp="270" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1168"><net_src comp="274" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1174"><net_src comp="278" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1180"><net_src comp="282" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1186"><net_src comp="286" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1192"><net_src comp="290" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1198"><net_src comp="294" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1204"><net_src comp="298" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1210"><net_src comp="302" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1216"><net_src comp="306" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1222"><net_src comp="434" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1227"><net_src comp="438" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1232"><net_src comp="444" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="450" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1241"><net_src comp="482" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1248"><net_src comp="486" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1256"><net_src comp="500" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1261"><net_src comp="760" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="766" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1270"><net_src comp="778" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1275"><net_src comp="814" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1280"><net_src comp="842" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1285"><net_src comp="848" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1290"><net_src comp="868" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="994" pin=17"/></net>

<net id="1296"><net_src comp="880" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1302"><net_src comp="894" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1307"><net_src comp="902" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1313"><net_src comp="914" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1318"><net_src comp="310" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1323"><net_src comp="939" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="944" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1332"><net_src comp="317" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1337"><net_src comp="994" pin="18"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1342"><net_src comp="1034" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1347"><net_src comp="1064" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="416" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_6 : 2
		sext_ln34 : 3
		shl_ln : 2
	State 3
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		merge_i : 3
		kernel_buffer_0 : 4
		switch_ln28 : 1
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		empty_24 : 1
	State 4
	State 5
		zext_ln37 : 1
		shl_ln2 : 1
		zext_ln37_11 : 2
		sub_ln37 : 3
		zext_ln35 : 1
		add_ln37 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		zext_ln37_13 : 2
		shl_ln37_mid1 : 2
		zext_ln37_14 : 3
		sub_ln37_3 : 4
		select_ln32_7 : 5
		select_ln32_8 : 5
		xor_ln32 : 2
		icmp_ln35 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln35 : 2
		select_ln35_7 : 2
		zext_ln35_3 : 4
		select_ln35_8 : 2
		add_ln37_6 : 6
		select_ln35_9 : 7
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 6
		mul_ln37_2 : 1
		add_ln37_1 : 2
		sext_ln37 : 3
		zext_ln37_5 : 4
		input_addr : 5
		input_load : 6
		br_ln35 : 1
		add_ln43 : 1
	State 7
		tmp : 1
	State 8
		mul_ln37 : 1
	State 9
		select_ln35 : 1
		sext_ln37_4 : 1
		buffer : 2
		empty_26 : 1
		tmp_5 : 3
		trunc_ln42 : 3
		xor_ln42 : 4
		select_ln42 : 4
		and_ln43 : 5
		add_ln43_1 : 1
		sext_ln43_2 : 2
		zext_ln43 : 3
		output_addr : 4
		store_ln43 : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_438    |    0    |    0    |    15   |
|          |      out_d_fu_450      |    0    |    0    |    13   |
|          |        i_fu_500        |    0    |    0    |    13   |
|          |     add_ln28_fu_510    |    0    |    0    |    15   |
|          |     add_ln37_fu_754    |    0    |    0    |    15   |
|          |     add_ln31_fu_766    |    0    |    0    |    15   |
|    add   |      out_h_fu_772      |    0    |    0    |    12   |
|          |      out_w_fu_856      |    0    |    0    |    12   |
|          |    add_ln37_6_fu_888   |    0    |    0    |    15   |
|          |       in_d_fu_902      |    0    |    0    |    13   |
|          |     add_ln33_fu_908    |    0    |    0    |    15   |
|          |     add_ln43_fu_944    |    0    |    0    |    15   |
|          |     buffer_fu_1064     |    0    |    0    |    30   |
|          |   add_ln43_1_fu_1106   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_460      |    0    |    0    |    65   |
|    mux   |     merge_i_fu_515     |    0    |    0    |    65   |
|          |       tmp_fu_994       |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_784   |    0    |    0    |    3    |
|          |  select_ln32_7_fu_814  |    0    |    0    |    7    |
|          |  select_ln32_8_fu_822  |    0    |    0    |    7    |
|          |   select_ln31_fu_848   |    0    |    0    |    3    |
|          |  select_ln35_7_fu_868  |    0    |    0    |    4    |
|  select  |  select_ln35_8_fu_880  |    0    |    0    |    3    |
|          |  select_ln35_9_fu_894  |    0    |    0    |    7    |
|          |   select_ln33_fu_914   |    0    |    0    |    7    |
|          |  select_ln32_6_fu_1039 |    0    |    0    |    23   |
|          |   select_ln35_fu_1045  |    0    |    0    |    23   |
|          |   select_ln42_fu_1088  |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_444    |    0    |    0    |    9    |
|          |    icmp_ln26_fu_494    |    0    |    0    |    9    |
|   icmp   |    icmp_ln31_fu_760    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_778    |    0    |    0    |    11   |
|          |    icmp_ln35_fu_836    |    0    |    0    |    9    |
|          |   icmp_ln35_3_fu_939   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_744    |    0    |    0    |    15   |
|          |    sub_ln37_3_fu_808   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln37_fu_1034    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_842    |    0    |    0    |    2    |
|          |    and_ln43_fu_1096    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_830    |    0    |    0    |    2    |
|          |    xor_ln42_fu_1082    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln35_fu_862     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1120      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_434    |    0    |    0    |    0    |
|          |    zext_ln28_fu_506    |    0    |    0    |    0    |
|          |    zext_ln37_fu_728    |    0    |    0    |    0    |
|          |   zext_ln37_11_fu_740  |    0    |    0    |    0    |
|          |    zext_ln35_fu_750    |    0    |    0    |    0    |
|   zext   |   zext_ln37_13_fu_792  |    0    |    0    |    0    |
|          |   zext_ln37_14_fu_804  |    0    |    0    |    0    |
|          |   zext_ln35_3_fu_876   |    0    |    0    |    0    |
|          |   zext_ln35_4_fu_922   |    0    |    0    |    0    |
|          |   zext_ln37_12_fu_928  |    0    |    0    |    0    |
|          |   zext_ln37_5_fu_934   |    0    |    0    |    0    |
|          |    zext_ln43_fu_1115   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln25_fu_456   |    0    |    0    |    0    |
|          |   trunc_ln42_fu_1078   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_482    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_649 |    0    |    0    |    0    |
|          |    sext_ln35_fu_925    |    0    |    0    |    0    |
|   sext   |    sext_ln37_fu_931    |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_1031  |    0    |    0    |    0    |
|          |   sext_ln37_4_fu_1060  |    0    |    0    |    0    |
|          |    sext_ln43_fu_1103   |    0    |    0    |    0    |
|          |   sext_ln43_2_fu_1111  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_486     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln2_fu_732     |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_796  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    trunc_ln5_fu_1051   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_5_fu_1070     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   645   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_reg_1224      |    9   |
|      add_ln31_reg_1262      |    9   |
|      add_ln43_reg_1324      |    7   |
|      and_ln32_reg_1277      |    1   |
|       buffer_0_reg_413      |   23   |
|       buffer_reg_1344       |   23   |
|         i_0_reg_358         |    4   |
|          i_reg_1253         |    4   |
|      icmp_ln24_reg_1229     |    1   |
|      icmp_ln31_reg_1258     |    1   |
|      icmp_ln33_reg_1267     |    1   |
|     icmp_ln35_3_reg_1320    |    1   |
|        in_d_0_reg_423       |    4   |
|        in_d_reg_1304        |    4   |
|   indvar_flatten18_reg_369  |    9   |
|    indvar_flatten_reg_391   |    7   |
|     input_addr_reg_1315     |   14   |
|     input_load_reg_1329     |   16   |
|kernel_buffer_15_016_reg_1213|   32   |
| kernel_buffer_15_31_reg_1135|   32   |
| kernel_buffer_15_32_reg_1141|   32   |
| kernel_buffer_15_33_reg_1147|   32   |
| kernel_buffer_15_34_reg_1153|   32   |
| kernel_buffer_15_35_reg_1159|   32   |
| kernel_buffer_15_36_reg_1165|   32   |
| kernel_buffer_15_37_reg_1171|   32   |
| kernel_buffer_15_38_reg_1177|   32   |
| kernel_buffer_15_39_reg_1183|   32   |
| kernel_buffer_15_40_reg_1189|   32   |
| kernel_buffer_15_41_reg_1195|   32   |
| kernel_buffer_15_42_reg_1201|   32   |
| kernel_buffer_15_43_reg_1207|   32   |
|  kernel_buffer_15_reg_1129  |   32   |
|      mul_ln37_reg_1339      |   32   |
|       out_d_0_reg_336       |    4   |
|        out_d_reg_1233       |    4   |
|       out_h_0_reg_380       |    3   |
|       out_w_0_reg_402       |    3   |
|       phi_mul_reg_347       |    9   |
|     select_ln31_reg_1282    |    3   |
|    select_ln32_7_reg_1272   |    7   |
|     select_ln33_reg_1310    |    7   |
|    select_ln35_7_reg_1287   |    4   |
|    select_ln35_8_reg_1293   |    3   |
|    select_ln35_9_reg_1299   |    7   |
|      sext_ln34_reg_1238     |   23   |
|       shl_ln_reg_1245       |    6   |
|         tmp_reg_1334        |   32   |
|      zext_ln24_reg_1219     |   10   |
+-----------------------------+--------+
|            Total            |   775  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_317 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   645  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   775  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   775  |   654  |
+-----------+--------+--------+--------+--------+
