<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the PowerPC implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;PPCGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// PPCII - This namespace holds all of the PowerPC target-specific</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// per-instruction flags.  These must match the corresponding definitions in</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// PPC.td and PPCInstrFormats.td.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>PPCII {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="comment">// PPC970 Instruction Flags.  These flags describe the characteristics of the</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// PowerPC 970 (aka G5) dispatch groups and how they are formed out of</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// raw machine instructions.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// PPC970_First - This instruction starts a new dispatch group, so it will</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// always be the first one in the group.</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a89de693ba41c59ed962f9571eb6f20b5">   35</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a89de693ba41c59ed962f9571eb6f20b5">PPC970_First</a> = 0x1,</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// PPC970_Single - This instruction starts a new dispatch group and</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// terminates it, so it will be the sole instruction in the group.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976acb11d47c910b37516bd9a4fb15c7de43">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976acb11d47c910b37516bd9a4fb15c7de43">PPC970_Single</a> = 0x2,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// PPC970_Cracked - This instruction is cracked into two pieces, requiring</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// two dispatch pipes to be available to issue.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a8b8512a8f2e954aeeb98c8f24eda1447">   43</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a8b8512a8f2e954aeeb98c8f24eda1447">PPC970_Cracked</a> = 0x4,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// an instruction is issued to.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">   47</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a> = 3,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a7cec875ed7c232b602c5433ef76e6e73">   48</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a7cec875ed7c232b602c5433ef76e6e73">PPC970_Mask</a> = 0x07 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;};</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">   50</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">PPC970_Unit</a> {<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// These are the various PPC970 execution unit pipelines.  Each instruction</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// is one of these.</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">   53</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">PPC970_Pseudo</a> = 0 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Pseudo instruction</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">   54</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">PPC970_FXU</a>    = 1 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Fixed Point (aka Integer/ALU) Unit</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">   55</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">PPC970_LSU</a>    = 2 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Load Store Unit</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">   56</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">PPC970_FPU</a>    = 3 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Floating Point Unit</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">PPC970_CRU</a>    = 4 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Control Register Unit</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">   58</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">PPC970_VALU</a>   = 5 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector ALU</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">PPC970_VPERM</a>  = 6 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector Permute Unit</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">   60</a></span>&#160;  <a class="code" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">PPC970_BRU</a>    = 7 &lt;&lt; <a class="code" href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>    <span class="comment">// Branch Unit</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">enum</span> {<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// Shift count to bypass PPC970 flags</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1a4b5f73325be34c748d292f6aac6b9095">   65</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> = 6,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// This instruction is an X-Form memory operation.</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1aabe404a41cd6c42173c719a7911563c5">   68</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1aabe404a41cd6c42173c719a7911563c5">XFormMemOp</a> = 0x1 &lt;&lt; (<a class="code" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a>+1)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <span class="comment">// end namespace PPCII</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// Instructions that have an immediate form might be convertible to that</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// form if the correct input is a result of a load immediate. In order to</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// know whether the transformation is special, we might need to know some</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// of the details of the two forms.</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html">   76</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Is the immediate field in the immediate form signed or unsigned?</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">   78</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> : 1;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// Does the immediate need to be a multiple of some value?</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">   80</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> : 5;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// Is R0/X0 treated specially by the original r+r instruction?</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// If so, in which operand?</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">   83</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> : 3;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// Is R0/X0 treated specially by the new r+i instruction?</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// If so, in which operand?</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">   86</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> : 3;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Is the operation commutative?</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">   88</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> : 1;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// The operand number to check for add-immediate def.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">   90</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> : 3;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// The operand number for the immediate.</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">   92</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> : 3;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// The opcode of the new instruction.</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">   94</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> : 16;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// The size of the immediate.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">   96</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> : 5;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// The immediate should be truncated to N bits.</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">   98</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> : 5;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// Is the instruction summing the operand</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">  100</a></span>&#160;  uint64_t <a class="code" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> : 1;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Information required to convert an instruction to just a materialized</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">// immediate.</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html">  105</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> {</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">  106</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> : 16;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">  107</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> : 1;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">  108</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> : 1;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html">  112</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a> {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> RI;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">void</span> StoreRegToStackSlot(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                           <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> LoadRegFromStackSlot(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// If the inst has imm-form and one of its operand is produced by a LI,</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="comment">// put the imm into the inst directly and remove the LI if possible.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> transformToImmFormFedByLI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                 <span class="keywordtype">unsigned</span> ConstantOpNo, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                 int64_t Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// If the inst has imm-form and one of its operand is produced by an</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// add-immediate, try to transform it when possible.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">bool</span> transformToImmFormFedByAdd(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                  <span class="keywordtype">unsigned</span> ConstantOpNo, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                  <span class="keywordtype">bool</span> KillDefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Try to find that, if the instruction &#39;MI&#39; contains any operand that</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// could be forwarded from some inst that feeds it. If yes, return the</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// Def of that operand. And OpNoForForwarding is the operand index in</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// the &#39;MI&#39; for that &#39;Def&#39;. If we see another use of this Def between</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// the Def and the MI, SeenIntermediateUse becomes &#39;true&#39;.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getForwardingDefMI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                   <span class="keywordtype">unsigned</span> &amp;OpNoForForwarding,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                   <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// Can the user MI have it&#39;s source at index \p OpNoForForwarding</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// forwarded from an add-immediate that feeds it?</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">bool</span> isUseMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                   <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">bool</span> isDefMIElgibleForForwarding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                   <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;ImmMO,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                   <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;RegMO) <span class="keyword">const</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> isImmElgibleForForwarding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmMO,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                 int64_t &amp;Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordtype">bool</span> isRegElgibleForForwarding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> KillDefMI,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                 <span class="keywordtype">bool</span> &amp;IsFwdFeederRegKilled) <span class="keyword">const</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *getStoreOpcodesForSpillArray() <span class="keyword">const</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *getLoadOpcodesForSpillArray() <span class="keyword">const</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// Commutes the operands in the given instruction.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// For example, we can commute rlwimi instructions, but only if the</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// rotate amt is zero.  We also have to munge the immediates a bit.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *commuteInstructionImpl(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a>(<a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">  185</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">  187</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1aabe404a41cd6c42173c719a7911563c5">PPCII::XFormMemOp</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">  190</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">unsigned</span> CopyOpcodes[] =</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      { <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">PPC::OR</a>, PPC::OR8, PPC::FMR, PPC::VOR, PPC::XXLOR, PPC::XXLORf,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        PPC::XSCPSGNDP, PPC::MCRF, PPC::QVFMR, PPC::QVFMRs, PPC::QVFMRb,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        PPC::CROR, PPC::EVOR, -1U };</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; CopyOpcodes[i] != -1U; i++)</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">if</span> (Opcode == CopyOpcodes[i])</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  CreateTargetHazardRecognizer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  CreateTargetPostRAHazardRecognizer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">unsigned</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">int</span> getOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">  216</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> PPCGenInstrInfo::getOperandLatency(ItinData, DefNode, DefIdx,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                              UseNode, UseIdx);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">  223</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                        <span class="keywordtype">unsigned</span> DefIdx)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// Machine LICM should hoist all instructions in low-register-pressure</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// situations; none are sufficiently free to justify leaving in a loop</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// body.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">  232</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// output in the &lt;Pattern&gt; array.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> getMachineCombinerPatterns(</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">bool</span> isAssociativeAndCommutative(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const override</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">bool</span> isCoalescableExtInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcReg, <span class="keywordtype">unsigned</span> &amp;DstReg,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordtype">unsigned</span> isLoadFromStackSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">bool</span> isReallyTriviallyReMaterializable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                         <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA) <span class="keyword">const override</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> isStoreToStackSlot(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">bool</span> findCommutedOpIndices(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">void</span> insertNoop(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordtype">bool</span> analyzeBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">unsigned</span> removeBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">unsigned</span> insertBranch(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// Select analysis.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">bool</span> canInsertSelect(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                       <span class="keywordtype">unsigned</span>, <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordtype">void</span> insertSelect(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                    <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const override</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordtype">void</span> copyPhysReg(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordtype">void</span> storeRegToStackSlot(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">void</span> loadRegFromStackSlot(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> getStoreOpcodeForSpill(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">unsigned</span> getLoadOpcodeForSpill(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  reverseBranchCondition(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordtype">bool</span> FoldImmediate(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// If conversion by predication (only supported by some branch instructions).</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">// All of the profitability checks always return true; it is always</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// profitable to use the predicated branches.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">  313</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                          <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                          <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">bool</span> isProfitableToIfCvt(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                           <span class="keywordtype">unsigned</span> NumT, <span class="keywordtype">unsigned</span> ExtraT,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                           <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">  325</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                 <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">  330</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// Predication support.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1HexagonMCInstrInfo.html#a97d6571ff5232080bec163cd55377545">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">bool</span> isUnpredicatedTerminator(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">bool</span> PredicateInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordtype">bool</span> SubsumesPredicate(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordtype">bool</span> DefinesPredicate(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// Comparison optimization.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordtype">bool</span> analyzeCompare(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">bool</span> optimizeCompareInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> Mask, <span class="keywordtype">int</span> Value,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// Return true if get the base operand, byte offset of an instruction and</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// the memory width. Width is the size of memory that is being</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// loaded/stored (e.g. 1, 2, 4, 8).</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> getMemOperandWithOffsetWidth(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                    int64_t &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// Return true if two MIs access different memory addresses and false</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// otherwise</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  areMemAccessesTriviallyDisjoint(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// GetInstSize - Return the number of bytes of code the specified</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  /// instruction may be.  This returns the maximum number of bytes.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getInstSizeInBytes(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordtype">void</span> getNoop(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const override</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  decomposeMachineOperandsTargetFlags(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  getSerializableDirectMachineOperandTargetFlags() <span class="keyword">const override</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  getSerializableBitmaskMachineOperandTargetFlags() <span class="keyword">const override</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordtype">bool</span> expandVSXMemPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">// Lower pseudo instructions after register allocation.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">bool</span> expandPostRAPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">  395</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">return</span> Reg &gt;= PPC::VF0 &amp;&amp; Reg &lt;= PPC::VF31;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  }</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">  398</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> Reg &gt;= PPC::V0 &amp;&amp; Reg &lt;= PPC::V31;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *updatedRC(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> getRecordFormOpcode(<span class="keywordtype">unsigned</span> Opcode);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">bool</span> isTOCSaveMI(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">bool</span> isSignOrZeroExtended(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> SignExt,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> PhiDepth) <span class="keyword">const</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// Return true if the output of the instruction is always a sign-extended,</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// i.e. 0 to 31-th bits are same as 32-th bit.</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">  411</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">isSignExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> depth = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">return</span> isSignOrZeroExtended(MI, <span class="keyword">true</span>, depth);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// Return true if the output of the instruction is always zero-extended,</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// i.e. 0 to 31-th bits are all zeros</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">  417</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">isZeroExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> depth = 0)<span class="keyword"> const </span>{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;   <span class="keywordflow">return</span> isSignOrZeroExtended(MI, <span class="keyword">false</span>, depth);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordtype">bool</span> convertToImmediateForm(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **KilledDef = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a4917a0f9d62727af0828e3a480ae867a">foldFrameOffset</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">bool</span> isADDIInstrEligibleForFolding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDIMI, int64_t &amp;Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">bool</span> isADDInstrEligibleForFolding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ADDMI) <span class="keyword">const</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordtype">bool</span> isImmInstrEligibleForFolding(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                    <span class="keywordtype">unsigned</span> &amp;XFormOpcode,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                    int64_t &amp;OffsetOfImmInstr,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                    <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III) <span class="keyword">const</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordtype">bool</span> isValidToBeChangedReg(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ADDMI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;ADDIMI, int64_t &amp;OffsetAddi,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                             int64_t OffsetImm) <span class="keyword">const</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// Fixup killed/dead flag for register \p RegNo between instructions [\p</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// StartMI, \p EndMI]. Some PostRA transformations may violate register</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// killed/dead flags semantics, this function can be called to fix up. Before</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// calling this function,</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// 1. Ensure that \p RegNo liveness is killed after instruction \p EndMI.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// 2. Ensure that there is no new definition between (\p StartMI, \p EndMI)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  ///    and possible definition for \p RegNo is \p StartMI or \p EndMI.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// 3. Ensure that all instructions between [\p StartMI, \p EndMI] are in same</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  ///    basic block.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> fixupIsDeadOrKill(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;StartMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;EndMI,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                         <span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordtype">void</span> replaceInstrWithLI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;LII) <span class="keyword">const</span>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">void</span> replaceInstrOperandWithImm(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                  int64_t Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordtype">bool</span> instrHasImmForm(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> IsVFReg, <a class="code" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;III,</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                       <span class="keywordtype">bool</span> PostRA) <span class="keyword">const</span>;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// In PostRA phase, try to find instruction defines \p Reg before \p MI.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// \p SeenIntermediate is set to true if uses between DefMI and \p MI exist.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getDefMIPostRA(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                               <span class="keywordtype">bool</span> &amp;SeenIntermediateUse) <span class="keyword">const</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  /// getRegNumForOperand - some operands use different numbering schemes</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  /// for the same registers. For example, a VSX instruction may have any of</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// register number needed for the opcode/operand number combination.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  /// The operand number argument will be useful when we need to extend this</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// to instructions that use both Altivec and VSX numbering (for different</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// operands).</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">  465</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                      <span class="keywordtype">unsigned</span> OpNo) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    int16_t regClass = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">switch</span> (regClass) {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="comment">// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">case</span> PPC::VSSRCRegClassID:</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">case</span> PPC::VSFRCRegClassID:</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="keywordflow">if</span> (isVFRegister(Reg))</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;          <span class="keywordflow">return</span> PPC::VSX32 + (Reg - PPC::VF0);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      <span class="comment">// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">case</span> PPC::VSRCRegClassID:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">if</span> (isVRRegister(Reg))</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;          <span class="keywordflow">return</span> PPC::VSX32 + (Reg - PPC::V0);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      <span class="comment">// Other RegClass doesn&#39;t need mapping</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// Check \p Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isBDNZ(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// Find the hardware loop instruction used to set-up the specified loop.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  /// On PPC, we have two instructions used to set-up the hardware loop</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// instructions to indicate the end of a loop.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  findLoopInstr(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> &amp;Visited) <span class="keyword">const</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span>  std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  analyzeLoopForPipelining(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <span class="keyword">const override</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;};</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a3e45ba7083d2df6ee45c44a332a35976acb11d47c910b37516bd9a4fb15c7de43"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976acb11d47c910b37516bd9a4fb15c7de43">llvm::PPCII::PPC970_Single</a></div><div class="ttdoc">PPC970_Single - This instruction starts a new dispatch group and terminates it, so it will be the sol...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00039">PPCInstrInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_aae8bd368f3ad729fdc192b2eb4ca80bf"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">llvm::ImmInstrInfo::ZeroIsSpecialNew</a></div><div class="ttdeci">uint64_t ZeroIsSpecialNew</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00086">PPCInstrInfo.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a950ab81bc77e4b2b21183e92a7d44e4a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">llvm::PPCInstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00232">PPCInstrInfo.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_acaf80d046c8829eb2e8f84a785ded662"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">llvm::LoadImmediateInfo::Is64Bit</a></div><div class="ttdeci">unsigned Is64Bit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00107">PPCInstrInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1PPCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1PPCRegisterInfo.html">llvm::PPCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCRegisterInfo_8h_source.html#l00057">PPCRegisterInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a3e45ba7083d2df6ee45c44a332a35976a7cec875ed7c232b602c5433ef76e6e73"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a7cec875ed7c232b602c5433ef76e6e73">llvm::PPCII::PPC970_Mask</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00048">PPCInstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a9de8ef894c3658424828ffc22ea43575">llvm::PPCII::PPC970_Shift</a></div><div class="ttdoc">PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that an instruction is issued to...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00047">PPCInstrInfo.h:47</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a606436aa8a72e17a56ccb60ffadd54f2"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">llvm::ImmInstrInfo::IsCommutative</a></div><div class="ttdeci">uint64_t IsCommutative</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00088">PPCInstrInfo.h:88</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">llvm::PPCII::PPC970_Pseudo</a></div><div class="ttdoc">These are the various PPC970 execution unit pipelines. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00053">PPCInstrInfo.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_ac6c300b1cfe574d36fe8547c4470f661"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">llvm::ImmInstrInfo::TruncateImmTo</a></div><div class="ttdeci">uint64_t TruncateImmTo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00098">PPCInstrInfo.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_aa50dc0db89af0c3fa23a670a65f4bea5"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">llvm::ImmInstrInfo::ImmWidth</a></div><div class="ttdeci">uint64_t ImmWidth</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00096">PPCInstrInfo.h:96</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a528b7ccd92e952d902dd916aa4c0ad4b"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">llvm::ImmInstrInfo::OpNoForForwarding</a></div><div class="ttdeci">uint64_t OpNoForForwarding</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00090">PPCInstrInfo.h:90</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a1749c6946477b2e208391a3555fb94b9"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">llvm::ImmInstrInfo::IsSummingOperands</a></div><div class="ttdeci">uint64_t IsSummingOperands</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00100">PPCInstrInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a59887cae1e7262972fc0511d90110c13"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a59887cae1e7262972fc0511d90110c13">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always a sign-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00411">PPCInstrInfo.h:411</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_aaf91f2e9fa96f015190607fb90e932b7"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">llvm::LoadImmediateInfo::Imm</a></div><div class="ttdeci">unsigned Imm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00106">PPCInstrInfo.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html">llvm::LoadImmediateInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00105">PPCInstrInfo.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a463b524077a8bf49aff4cdcdb0a5b107"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">llvm::PPCInstrInfo::isXFormMemOp</a></div><div class="ttdeci">bool isXFormMemOp(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00187">PPCInstrInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a1ad9d77362b83674dd372fa84a088cbc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">llvm::PPCInstrInfo::isVRRegister</a></div><div class="ttdeci">static bool isVRRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00398">PPCInstrInfo.h:398</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a0628c3ce519c8e5f6c834f4dbff1f3c1a4b5f73325be34c748d292f6aac6b9095"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1a4b5f73325be34c748d292f6aac6b9095">llvm::PPCII::NewDef_Shift</a></div><div class="ttdoc">Shift count to bypass PPC970 flags. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00065">PPCInstrInfo.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_ab4f21416bf92bf6e1d1a2bb14c45f67b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">llvm::PPCInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00330">PPCInstrInfo.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">llvm::PPCII::PPC970_VALU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00058">PPCInstrInfo.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a3e45ba7083d2df6ee45c44a332a35976a89de693ba41c59ed962f9571eb6f20b5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a89de693ba41c59ed962f9571eb6f20b5">llvm::PPCII::PPC970_First</a></div><div class="ttdoc">PPC970_First - This instruction starts a new dispatch group, so it will always be the first one in th...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00035">PPCInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MachineInstr * &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a0d02c7cf038307122fd7169fe910d72f"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">llvm::ImmInstrInfo::SignedImm</a></div><div class="ttdeci">uint64_t SignedImm</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00078">PPCInstrInfo.h:78</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_ace8444c8f03d1c0079250b15cd607337"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a></div><div class="ttdeci">uint64_t ZeroIsSpecialOrig</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00083">PPCInstrInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a0628c3ce519c8e5f6c834f4dbff1f3c1aabe404a41cd6c42173c719a7911563c5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a0628c3ce519c8e5f6c834f4dbff1f3c1aabe404a41cd6c42173c719a7911563c5">llvm::PPCII::XFormMemOp</a></div><div class="ttdoc">This instruction is an X-Form memory operation. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00068">PPCInstrInfo.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a4917a0f9d62727af0828e3a480ae867a"><div class="ttname"><a href="namespacellvm.html#a4917a0f9d62727af0828e3a480ae867a">llvm::foldFrameOffset</a></div><div class="ttdeci">static void foldFrameOffset(MachineBasicBlock::iterator &amp;II, int &amp;Offset, unsigned DstReg)</div><div class="ttdoc">Fold a frame offset shared between two add instructions into a single one. </div><div class="ttdef"><b>Definition:</b> <a href="AVRRegisterInfo_8cpp_source.html#l00098">AVRRegisterInfo.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_a3e45ba7083d2df6ee45c44a332a35976a8b8512a8f2e954aeeb98c8f24eda1447"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a3e45ba7083d2df6ee45c44a332a35976a8b8512a8f2e954aeeb98c8f24eda1447">llvm::PPCII::PPC970_Cracked</a></div><div class="ttdoc">PPC970_Cracked - This instruction is cracked into two pieces, requiring two dispatch pipes to be avai...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00043">PPCInstrInfo.h:43</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">llvm::PPCII::PPC970_CRU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00057">PPCInstrInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">llvm::PPCII::PPC970_BRU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00060">PPCInstrInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a8cec51f86ff45d3fa0b21d714dcb1970"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">llvm::PPCInstrInfo::isSameClassPhysRegCopy</a></div><div class="ttdeci">static bool isSameClassPhysRegCopy(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00190">PPCInstrInfo.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_abcfd8b3068601b3ec4fd32fac98b99b5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">llvm::PPCInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00325">PPCInstrInfo.h:325</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html">llvm::ImmInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00076">PPCInstrInfo.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a3c87effe0ac9501aee6aa53828a65c0c"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">llvm::ImmInstrInfo::ImmOpNo</a></div><div class="ttdeci">uint64_t ImmOpNo</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00092">PPCInstrInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1LoadImmediateInfo_html_a66834eb3a0e2888f90445ced87675079"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">llvm::LoadImmediateInfo::SetCR</a></div><div class="ttdeci">unsigned SetCR</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00108">PPCInstrInfo.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_afd73e5d524894500c034b811457a29e2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">llvm::PPCInstrInfo::getRegNumForOperand</a></div><div class="ttdeci">static unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</div><div class="ttdoc">getRegNumForOperand - some operands use different numbering schemes for the same registers. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00465">PPCInstrInfo.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00068">PPCSubtarget.h:68</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classPPCGenInstrInfo_html"><div class="ttname"><a href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">llvm::PPCII::PPC970_LSU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00055">PPCInstrInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a4a925741128762aa8606a501ed9dad40"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">llvm::PPCInstrInfo::isVFRegister</a></div><div class="ttdeci">static bool isVFRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00395">PPCInstrInfo.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_abb81aa2a9fed25ed7a1762421866fcc3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">llvm::PPCInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00223">PPCInstrInfo.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">llvm::PPCII::PPC970_FXU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00054">PPCInstrInfo.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonMCInstrInfo_html_a97d6571ff5232080bec163cd55377545"><div class="ttname"><a href="namespacellvm_1_1HexagonMCInstrInfo.html#a97d6571ff5232080bec163cd55377545">llvm::HexagonMCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(MCInstrInfo const &amp;MCII, MCInst const &amp;MCI)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMCInstrInfo_8cpp_source.html#l00628">HexagonMCInstrInfo.cpp:628</a></div></div>
<div class="ttc" id="PPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00112">PPCInstrInfo.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_af4e58946e3b0844e0c36ddee1433284a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00216">PPCInstrInfo.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a1efa58146b5134a31174c35b39cb6bd4"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">llvm::ImmInstrInfo::ImmOpcode</a></div><div class="ttdeci">uint64_t ImmOpcode</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00094">PPCInstrInfo.h:94</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1ImmInstrInfo_html_a5dd4306fe361b27da876c8023b219a56"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a></div><div class="ttdeci">uint64_t ImmMustBeMultipleOf</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00080">PPCInstrInfo.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">llvm::PPCII::PPC970_Unit</a></div><div class="ttdeci">PPC970_Unit</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00050">PPCInstrInfo.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">llvm::PPCII::PPC970_FPU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00056">PPCInstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">llvm::PPCII::PPC970_VPERM</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00059">PPCInstrInfo.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7736d6dc0c4303c59d1192988b8919e9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7736d6dc0c4303c59d1192988b8919e9">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00185">PPCInstrInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a7a39ff16bf039402969f41f53763d905"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">llvm::PPCInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00313">PPCInstrInfo.h:313</a></div></div>
<div class="ttc" id="classllvm_1_1PPCInstrInfo_html_a6d03f34bcff20f1daa14c53bd4dee09b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6d03f34bcff20f1daa14c53bd4dee09b">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const MachineInstr &amp;MI, const unsigned depth=0) const</div><div class="ttdoc">Return true if the output of the instruction is always zero-extended, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrInfo_8h_source.html#l00417">PPCInstrInfo.h:417</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
