<?xml version="1.0" encoding="UTF-8"?>

<vdt-project>
	<interface name="VivadoSynthesisInterface" extends="VivadoInterface">
			<syntax name="read_xdc_syntax" format="%(read_xdc %%ParamValue%|\n%)" />
	    <typedef name="FlattenHierarchyType">
      		<paramtype kind= "enum" base="String">
      			<item value="rebuilt" label="Attempt to rebuild hierarchy after synthesis is completed"/>
      			<item value="full"    label="Flatten hierarchy of the design"/>
      			<item value="none"    label="Preserve hierarchy (prevents optimization)"/>
      		</paramtype>
    	</typedef>

	    <typedef name="GatedClockConversionType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"    label="No conversion of the gated FF clocks"/>
      			<item value="on"     label="Convert gated clocks to use FF enables where possible"/>
      			<item value="auto"   label="Convert gated clocks to use FF enables where beneficial"/>
      		</paramtype>
    	</typedef>
	    <typedef name="DirectiveType">
      		<paramtype kind= "enum" base="String">
      			<item value="default"           label="Full optimization"/>
      			<item value="runtimeoptimized"  label="Some optimization skipped"/>
      		</paramtype>
    	</typedef>
	    <typedef name="ModeType">
      		<paramtype kind= "enum" base="String">
      			<item value="default"           label="Insert buffers around ImgP (imaginary property) modules"/>
      			<item value="out_of_context"    label="Mark ImgP (imaginary property) as OOC, do not insert buffers"/>
      		</paramtype>
    	</typedef>
	    <typedef name="FSMType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"       label="No FSM extraction"/>
      			<item value="one_hot"   label="Extract one-hot FSM"/>
      			<item value="sequntial" label="Extract Sequential FSM"/>
      			<item value="johnson"   label="Extract Johnson FSM"/>
      			<item value="gray"      label="Extract Gray FSM"/>
      			<item value="auto"      label="Automatically decide on the FSM type to extract"/>
      		</paramtype>
    	</typedef>
	    <typedef name="ResourceSharingType">
      		<paramtype kind= "enum" base="String">
      			<item value="off"    label="No sharing of adders and such between different signals"/>
      			<item value="on"     label="Enable sharing of adders and such between different signals"/>
      			<item value="auto"   label="Automatically enable sharing of adders and such between different signals where beneficial"/>
      		</paramtype>
    	</typedef>
	</interface>

	<tool name="VivadoSynthesis" label="Load Source files to Vivado and Synthesise"
	    project="FPGA_project"
		interface="VivadoSynthesisInterface"
		package="FPGA_package"
		shell="/bin/bash"
		ignore="%VivadoIgnoreSource"
		description="Vivado Synthesis">
		<extensions-list>
			<extension mask="v" />
			<extension mask="tf" />
		</extensions-list>

		<action-menu>
			<action label="Synthesise with Vivado:" resource="%ImplementationTopFile"
			        check-extension="false" check-existence="true"  icon="xilinx.png" />
			<action label="Check by Vivado Synthesis:" resource="%%SelectedFile"
			        check-extension="true" check-existence="true" icon="sample.gif" />
		</action-menu>
		
		<parameter id="ConstraintsFiles" type="Filelist" format="ParamListSyntax"
			default="" label="Select constraint files to load to Vivado" readonly="false"
			visible="true" />
		<parameter id="SkipSnapshotSynth" label="Do not create snapshot after synthesis"
		           default="false"
		           type= "Boolean" format="None"/>
		<parameter id="ResetProject" label="Reset project before loading source files"
		           default="true"
		           type= "Boolean" format="None"/>
		<parameter id="ShowWarnings" label="Parse warning messages"
		           default="true"
		           type= "Boolean" format="None"/>
		<parameter id="ShowInfo" label="Parse info messages"
		           default="true"
		           type= "Boolean" format="None"/>
        <parameter id="PreGrepW" visible="false"
                   type="String" format="None"
                   default="?%ShowWarnings=true: |WARNING, "/>
        <parameter id="PreGrepI" visible="false"
                   type="String" format="None"
                   default="?%ShowInfo=true: |INFO, "/>
        <parameter id="GrepEWI" label="Grep filter"
                   default="grep --line-buffered -E 'ERROR%PreGrepW%PreGrepI'"
                   type="String" format="CopyValue"
                   visible="true" readonly="true"/>
  
<!-- synth_design arguments -->  

        <parameter 	id="name"             label= "Design to open after synth"
         			default="" visible="true" omit="" type="String" format="Dash"/>
<!-- part is defined in "FPGA_project" -->         			
<!--         <parameter	id="part"             label= "Xilinx device to use"
         			default="" visible="true" omit="" type="String" format="Dash"/>  -->
        <parameter	id="constrset"        label= "Constraints set to use"
       				 default="" visible="true" omit="" type="String" format="Dash"/>
       				 
        			
<!--    <parameter	id="top"              label= "Top module of the design (you may set in in project properties)"
        			default="%ImplementationTopModule" visible="true" omit="" type="String" format="Dash"/> -->
        			
        <parameter	id="include_dirs"     label= "Include directories for Verilog `include"
        			default="" visible="true" omit="" type="Stringlist" format="DashList"/>
        <parameter	id="generic"          label= '"name=value" list of VHDL generic entity or Verilog parameter'
        			default="" visible="true" omit="" type="Stringlist" format="DashList"/>
        <parameter	id="verilog_define"   label= 'Verilog "macro=text" definitions'
        			default="" visible="true" omit="" type="Stringlist" format="DashList"/>
        <parameter	id="flatten_hierarchy" label= "Flatten Hierarchy during LUT mapping"
        			default="rebuilt" visible="true" omit="rebuilt" type="FlattenHierarchyType" format="Dash"/>
        <parameter	id="gated_clock_conversion" label= "Conversion of gated clocks to FF CE where possible"
        			default="off" visible="true" omit="off" type="GatedClockConversionType" format="Dash"/>
        <parameter	id="directive"    label= "Skip some of the optimization algorithms"
        			default="default" visible="true" omit="default" type="DirectiveType" format="Dash"/>
        <parameter	id="rtl"          label= "Elaborate HDL source files and open RTL design"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="bufg"         label= "Maximum number of global buffers to use"
        			default="12"  visible="true" omit="12" type="Cardinal" format="Dash"/>
        <parameter	id="no_lc"        label= "Disable LUT combining feature"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="fanout_limit" label= "Maximum fanout applied during synthesis"
        			default="10000"  visible="true" omit="10000" type="Cardinal_1" format="Dash"/>
        <parameter	id="mode"       label= "Imaginary property synthesis type"
        			default="default" visible="true" omit="default" type="ModeType" format="Dash"/>
        <parameter	id="fsm_extraction" label= "Finite State Machine encoding"
        			default="off" visible="true" omit="off" type="FSMType" format="Dash"/>
        <parameter	id="keep_equivalent_registers" label= "Prevent merging of equivalent registers"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="resource_sharing" label= "Share resources (adders and such) between different signals"
        			default="auto" visible="true" omit="auto" type="ResourceSharingType" format="Dash"/>
        <parameter	id="control_set_opt_thershold" label= "Use dedicated FF control input if fanout exceeds this value"
        			default="4"  visible="true" omit="4" type="Cardinal_1" format="Dash"/>
        <parameter	id="quiet"    label= "Ignore errors, return TCL_OK in any case"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
        <parameter	id="verbose"   label= "Temporarily override message limits set with set_msg_config"
        			default="false" visible="true" omit="false" type="Boolean" format="DashName"/>
                   	           
<!-- hidden (calculated) parameters -->			
	   <parameter id="FilteredSourceList" type="Stringlist"
			format="FilteredSourceListSyntax" default="" readonly="true" visible="false" />
			
	<!-- Parameter read_xdc just copies parameter ConstraintsFiles, but they have different syntax (output representation) -->		
	   <parameter id="read_xdc" type="Filelist" format="read_xdc_syntax" label="read_xdc"
			default="%ConstraintsFiles" visible="false" />
       <parameter	id="top"              label= "Top module of the design"
        			default="%%TopModule" visible="false" omit="" type="String" format="Dash"/>
   	   <parameter   id="VivadoSynthActionIndex" default="%%ChosenActionIndex"
					type="String" format="CopyValue" visible="false"  />
        			
			
		<input>
			<group name="General">
				"ConstraintsFiles"
				"SkipSnapshotSynth"
 				"SnapshotSynth" <!--  same as in project -->
				"ResetProject"
				"ShowWarnings"
				"ShowInfo"
				"GrepEWI"
			</group>
			<group name="Synthesis">
	 	        "top"
		        "name"
		        "part"
		        "constrset"
		        "include_dirs"
		        "generic"
		        "verilog_define"
		        "flatten_hierarchy"
		        "gated_clock_conversion"
		        "directive"
		        "rtl"
		        "bufg"
		        "no_lc"
		        "fanout_limit"
		        "mode"
		        "fsm_extraction"
		        "keep_equivalent_registers"
		        "resource_sharing"
		        "control_set_opt_thershold"
		        "quiet"
		        "verbose"
			</group>
		</input>

		<output>
		<!-- mkdir -p vdt/npmtest -->
			<line name="vivado_copy_pre_synth">
				"-c"
				"ssh -l"
				"%RemoteUser"
				"%RemoteHost"
				"'"
				"mkdir -p"
				"%VivadoProjectRoot"
				"' ;"
				"rsync -avrR -e ssh"
				"%FilteredSourceList"
			    <if VivadoSynthActionIndex="0">
					"%ConstraintsFiles"
				</if>
				"%RemoteUser@%RemoteHost:%VivadoProjectRoot"
			</line>
<!-- TODO: Make it OK to use just strings, not parameters in dest (for console names) -->			
			<line name="vivado_run_synth"
			      dest="VivadoConsole"
			      mark="``" 
			      sep=""
			      prompt="@@FINISH@@" 
			      stdout="parser_VivadoSynth">
			      "cd ~/%VivadoProjectRoot\n"
			      "set outputDir ~/%VivadoProjectRoot/build\n"
			      <if ResetProject="true"> 
			          "reset_project -quiet\n"
			      </if>
			      "file mkdir $outputDir\n"
			      "read_verilog %FilteredSourceList\n"
			      <if VivadoSynthActionIndex="0">
				      <if ConstraintsFiles="">
				          'puts "No constraints files specified, skipping read_xdc command"\n'
				      </if>
				      <if-not ConstraintsFiles="">
	                          "%read_xdc\n"
				      </if-not>
			      </if>
			      "synth_design"
		          "%top"
			      <if VivadoSynthActionIndex="0">
		 		      "%name"
			          "%part"
			          "%constrset"
			          "%include_dirs"
			          "%generic"
			          "%verilog_define"
			          "%flatten_hierarchy"
			          "%gated_clock_conversion"
			          "%directive"
			          "%rtl"
			          "%bufg"
			          "%no_lc"
			          "%fanout_limit"
			          "%mode"
			          "%fsm_extraction"
			          "%keep_equivalent_registers"
			          "%resource_sharing"
			          "%control_set_opt_thershold"
		          </if>
		          "%quiet"
		          "%verbose"
			      "\n"
			      <if-and SkipSnapshotSynth="false"
			              VivadoSynthActionIndex="0">
				      		"write_checkpoint -force %SnapshotSynth\n"
			      </if-and>
				"puts '@@FINISH@@'\n"
			</line>
<!-- 			       -top npmtest -part xc7k70tfbg484-2 -flatten rebuilt\n"  -->			
			<if-and SkipSnapshotSynth="false"
			        VivadoSynthActionIndex="0">
				<line name="vivado_copy_after_synth">
					"-c"
					"mkdir -p %VivadoLocalDir ;"
					"rsync -avr -e ssh"
					"%RemoteUser@%RemoteHost:%VivadoProjectRoot/%SnapshotSynth"
					"%VivadoLocalDir/"
				</line>
	        </if-and>
			<line name="parser_VivadoSynth"
			    errors=".*ERROR: (\[.*\].*)\[(.*):([0-9]+)\]"
				warnings=".*WARNING: (\[.*\].*)\[(.*):([0-9]+)\]"
				info=".*INFO: (\[.*\].*)\[(.*):([0-9]+)\]">
				"-c"
     			"%GrepEWI"
     			"| %SedPaths"
			</line>
		</output>
	</tool>

</vdt-project>
