Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 19:15:29 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.121        0.000                      0                  527        0.132        0.000                      0                  527        3.000        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_i                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {5.000 10.000}     10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         2.121        0.000                      0                  527        0.132        0.000                      0                  527        4.500        0.000                       0                   254  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/tx_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.002ns (34.940%)  route 1.866ns (65.060%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 3.727 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 r  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.401     1.191    rst_driver_inst/nss
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.152     1.343 r  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.465     1.808    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.326     2.134 r  spi_driver_inst/tx_empty_i_1/O
                         net (fo=1, routed)           0.000     2.134    spi_driver_inst/tx_empty_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  spi_driver_inst/tx_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.574     3.727    spi_driver_inst/clk_out
    SLICE_X33Y36         FDRE                                         r  spi_driver_inst/tx_empty_reg/C
                         clock pessimism              0.571     4.298    
                         clock uncertainty           -0.074     4.224    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.031     4.255    spi_driver_inst/tx_empty_reg
  -------------------------------------------------------------------
                         required time                          4.255    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[0]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[1]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[2]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[2]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[3]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[4]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[5]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[6]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/data_rx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.648ns (25.622%)  route 1.881ns (74.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.403     1.193    spi_driver_inst/nss
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.124     1.317 r  spi_driver_inst/data_rx[7]_i_1/O
                         net (fo=8, routed)           0.478     1.795    spi_driver_inst/data_rx
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.571     3.724    spi_driver_inst/clk_out
    SLICE_X32Y32         FDRE                                         r  spi_driver_inst/data_rx_reg[7]/C
                         clock pessimism              0.571     4.295    
                         clock uncertainty           -0.074     4.221    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.205     4.016    spi_driver_inst/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 spi_driver_inst/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        2.729ns  (logic 1.002ns (36.719%)  route 1.727ns (63.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 3.728 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    G11                                               0.000     0.000 f  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.432     1.432 f  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.665    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.740    -4.075 f  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -2.452    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.356 f  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.622    -0.734    spi_driver_inst/clk_out
    SLICE_X30Y40         FDRE                                         r  spi_driver_inst/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.524    -0.210 f  spi_driver_inst/nss_reg/Q
                         net (fo=9, routed)           1.401     1.191    rst_driver_inst/nss
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.152     1.343 f  rst_driver_inst/bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.326     1.669    spi_driver_inst/bit_cnt_reg[2]_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.326     1.995 r  spi_driver_inst/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.995    spi_driver_inst/bit_cnt[2]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         1.362     6.362 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.524    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.005     0.519 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     2.062    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.153 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         1.575     3.728    spi_driver_inst/clk_out
    SLICE_X33Y37         FDRE                                         r  spi_driver_inst/bit_cnt_reg[2]/C
                         clock pessimism              0.571     4.299    
                         clock uncertainty           -0.074     4.225    
    SLICE_X33Y37         FDRE (Setup_fdre_C_D)        0.031     4.256    spi_driver_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.256    
                         arrival time                          -1.995    
  -------------------------------------------------------------------
                         slack                                  2.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 control_inst/ram_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/spi_data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 4.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590     4.489    control_inst/clk_out
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     4.630 r  control_inst/ram_data_reg[1]/Q
                         net (fo=1, routed)           0.080     4.710    control_inst/ram_data_reg_n_0_[1]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.045     4.755 r  control_inst/spi_data_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.755    control_inst/spi_data_o[1]
    SLICE_X34Y37         FDRE                                         r  control_inst/spi_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    control_inst/clk_out
    SLICE_X34Y37         FDRE                                         r  control_inst/spi_data_o_reg[1]/C
                         clock pessimism              0.246     4.502    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.121     4.623    control_inst/spi_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 4.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590     4.489    sram_driver_inst/clk_out
    SLICE_X37Y37         FDRE                                         r  sram_driver_inst/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     4.630 r  sram_driver_inst/data_o_reg[8]/Q
                         net (fo=1, routed)           0.115     4.745    control_inst/ram_data_reg[15]_0[8]
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    control_inst/clk_out
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[8]/C
                         clock pessimism              0.268     4.524    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.076     4.600    control_inst/ram_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 4.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590     4.489    sram_driver_inst/clk_out
    SLICE_X37Y37         FDRE                                         r  sram_driver_inst/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     4.630 r  sram_driver_inst/data_o_reg[2]/Q
                         net (fo=1, routed)           0.115     4.745    control_inst/ram_data_reg[15]_0[2]
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    control_inst/clk_out
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[2]/C
                         clock pessimism              0.268     4.524    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.075     4.599    control_inst/ram_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.599    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 4.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.590     4.489    sram_driver_inst/clk_out
    SLICE_X36Y37         FDRE                                         r  sram_driver_inst/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     4.630 r  sram_driver_inst/data_o_reg[9]/Q
                         net (fo=1, routed)           0.119     4.749    control_inst/ram_data_reg[15]_0[9]
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    control_inst/clk_out
    SLICE_X35Y37         FDRE                                         r  control_inst/ram_data_reg[9]/C
                         clock pessimism              0.268     4.524    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.078     4.602    control_inst/ram_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.602    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_inst/spi_data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 4.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591     4.490    control_inst/clk_out
    SLICE_X35Y38         FDRE                                         r  control_inst/spi_data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     4.631 r  control_inst/spi_data_o_reg[6]/Q
                         net (fo=1, routed)           0.099     4.730    spi_driver_inst/buffer_tx_reg[7]_0[6]
    SLICE_X32Y37         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    spi_driver_inst/clk_out
    SLICE_X32Y37         FDRE                                         r  spi_driver_inst/buffer_tx_reg[6]/C
                         clock pessimism              0.248     4.504    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.076     4.580    spi_driver_inst/buffer_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 4.255 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 4.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.589     4.488    sram_driver_inst/clk_out
    SLICE_X37Y36         FDRE                                         r  sram_driver_inst/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     4.629 r  sram_driver_inst/data_o_reg[12]/Q
                         net (fo=1, routed)           0.115     4.744    control_inst/ram_data_reg[15]_0[12]
    SLICE_X35Y36         FDRE                                         r  control_inst/ram_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.858     4.255    control_inst/clk_out
    SLICE_X35Y36         FDRE                                         r  control_inst/ram_data_reg[12]/C
                         clock pessimism              0.268     4.523    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.070     4.593    control_inst/ram_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.744    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 control_inst/spi_byte_second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_start_read_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 4.252 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 4.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.587     4.486    control_inst/clk_out
    SLICE_X34Y32         FDRE                                         r  control_inst/spi_byte_second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     4.650 r  control_inst/spi_byte_second_reg[1]/Q
                         net (fo=1, routed)           0.049     4.699    control_inst/spi_byte_second__0[1]
    SLICE_X35Y32         FDRE                                         r  control_inst/ram_start_read_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.855     4.252    control_inst/clk_out
    SLICE_X35Y32         FDRE                                         r  control_inst/ram_start_read_address_reg[1]/C
                         clock pessimism              0.247     4.499    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.047     4.546    control_inst/ram_start_read_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.546    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 control_inst/spi_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            spi_driver_inst/buffer_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 4.256 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 4.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591     4.490    control_inst/clk_out
    SLICE_X35Y38         FDRE                                         r  control_inst/spi_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     4.631 r  control_inst/spi_data_o_reg[5]/Q
                         net (fo=1, routed)           0.099     4.730    spi_driver_inst/buffer_tx_reg[7]_0[5]
    SLICE_X32Y37         FDRE                                         r  spi_driver_inst/buffer_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.859     4.256    spi_driver_inst/clk_out
    SLICE_X32Y37         FDRE                                         r  spi_driver_inst/buffer_tx_reg[5]/C
                         clock pessimism              0.248     4.504    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.071     4.575    spi_driver_inst/buffer_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 4.490 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.591     4.490    sram_driver_inst/clk_out
    SLICE_X37Y38         FDRE                                         r  sram_driver_inst/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     4.631 r  sram_driver_inst/data_o_reg[3]/Q
                         net (fo=1, routed)           0.113     4.744    control_inst/ram_data_reg[15]_0[3]
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     4.259    control_inst/clk_out
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[3]/C
                         clock pessimism              0.244     4.503    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.072     4.575    control_inst/ram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           4.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sram_driver_inst/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            control_inst/ram_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@5.000ns - clk_out_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 4.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.201     5.201 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.641    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.230     3.411 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     3.873    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.899 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.589     4.488    sram_driver_inst/clk_out
    SLICE_X37Y36         FDRE                                         r  sram_driver_inst/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     4.629 r  sram_driver_inst/data_o_reg[14]/Q
                         net (fo=1, routed)           0.116     4.745    control_inst/ram_data_reg[15]_0[14]
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    G11                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0_inst/inst/clk_in
    G11                  IBUF (Prop_ibuf_I_O)         0.388     5.388 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.868    clk_wiz_0_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.004     2.864 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     3.368    clk_wiz_0_inst/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.397 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     4.259    control_inst/clk_out
    SLICE_X36Y38         FDRE                                         r  control_inst/ram_data_reg[14]/C
                         clock pessimism              0.247     4.506    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.070     4.576    control_inst/ram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.576    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y8      adc_driver_inst/adc_ovrng_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     control_inst/FSM_onehot_opcode_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34     control_inst/cmd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34     control_inst/cmd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34     control_inst/cmd_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y38     control_inst/ram_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y38     control_inst/ram_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y38     control_inst/ram_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y38     control_inst/ram_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y38     control_inst/spi_data_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y38     control_inst/spi_data_o_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y38     control_inst/spi_data_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y8       adc_driver_inst/data_o_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y37     control_inst/ram_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y37     control_inst/ram_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     control_inst/spi_data_o_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     control_inst/spi_data_o_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     spi_driver_inst/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y37     spi_driver_inst/bit_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37     sram_driver_inst/data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37     sram_driver_inst/data_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y37     sram_driver_inst/data_o_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



