# FIR-Filter-VLSI-Design

This repository contains the design, implementation, and analysis of a **Finite Impulse Response (FIR) filter** for **ECSE 6680 - Advanced VLSI Design**. The project includes **MATLAB simulations**, **Verilog hardware implementation**, and **FPGA synthesis results using Quartus**.

## Project Overview
This project focuses on designing and implementing an **FIR filter** with **99 taps**, optimized for efficient hardware realization.

## Matlab Filter Design

## FIR Filter VLSI Architecture Explanation

## Testing Using ModelSim
