Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 18:00:52 2018
| Host         : DESKTOP-871TSOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_passthrough_timing_summary_routed.rpt -pb hdmi_passthrough_timing_summary_routed.pb -rpx hdmi_passthrough_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_passthrough
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.645        0.000                      0                  110        0.261        0.000                      0                  110       -0.327       -7.166                      22                   113  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
hdmi_clk            {0.000 5.000}        6.700           149.254         
  clk_pixel_x1      {0.000 3.350}        6.700           149.254         
  clk_pixel_x5_raw  {0.000 0.670}        1.340           746.269         
  clkfb_2           {0.000 3.350}        6.700           149.254         
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLKFBIN           {0.000 5.000}        10.000          100.000         
  clk_200           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_clk                                                                                                                                                             -0.300       -0.300                       1                     1  
  clk_pixel_x1            4.645        0.000                      0                   66        0.267        0.000                      0                   66        2.850        0.000                       0                    52  
  clk_pixel_x5_raw                                                                                                                                                   -0.327       -6.866                      21                    22  
  clkfb_2                                                                                                                                                             5.451        0.000                       0                     2  
sys_clk_pin               5.979        0.000                      0                   44        0.261        0.000                      0                   44        3.000        0.000                       0                    31  
  CLKFBIN                                                                                                                                                             8.751        0.000                       0                     2  
  clk_200                                                                                                                                                             0.264        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk
  To Clock:  hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.300ns,  Total Violation       -0.300ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         6.700
Sources:            { hdmi_rx_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.700       5.451      MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.700       93.300     MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         1.700       -0.300     MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         1.700       -0.300     MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x1
  To Clock:  clk_pixel_x1

Setup :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 deser_ch0/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.653ns (34.384%)  route 1.246ns (65.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 12.386 - 6.700 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.819     6.006    deser_ch0/CLK
    ILOGIC_X1Y128        ISERDESE2                                    r  deser_ch0/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     6.659 r  deser_ch0/ISERDESE2_master/Q1
                         net (fo=2, routed)           1.246     7.905    ch0_data_in[9]
    SLICE_X163Y137       FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.709    12.386    clk_pixel_x1_BUFG
    SLICE_X163Y137       FDRE                                         r  led_reg[7]/C
                         clock pessimism              0.290    12.676    
                         clock uncertainty           -0.068    12.608    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.058    12.550    led_reg[7]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 ch0_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch0/master_serdes/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.518ns (40.740%)  route 0.753ns (59.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.667ns = ( 12.367 - 6.700 ) 
    Source Clock Delay      (SCD):    6.012ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.825     6.012    clk_pixel_x1_BUFG
    SLICE_X162Y134       FDRE                                         r  ch0_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     6.530 r  ch0_data_out_reg[3]/Q
                         net (fo=1, routed)           0.753     7.284    ser_ch0/Q[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.691    12.367    ser_ch0/CLK
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/CLKDIV
                         clock pessimism              0.290    12.657    
                         clock uncertainty           -0.068    12.589    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.964    ser_ch0/master_serdes
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 deser_ch0/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.653ns (35.461%)  route 1.188ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 12.388 - 6.700 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.819     6.006    deser_ch0/CLK
    ILOGIC_X1Y128        ISERDESE2                                    r  deser_ch0/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     6.659 r  deser_ch0/ISERDESE2_master/Q5
                         net (fo=2, routed)           1.188     7.847    ch0_data_in[5]
    SLICE_X163Y139       FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.711    12.388    clk_pixel_x1_BUFG
    SLICE_X163Y139       FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.290    12.678    
                         clock uncertainty           -0.068    12.610    
    SLICE_X163Y139       FDRE (Setup_fdre_C_D)       -0.081    12.529    led_reg[3]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 deser_ch0/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ch0_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.653ns (35.798%)  route 1.171ns (64.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 12.386 - 6.700 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.819     6.006    deser_ch0/CLK
    ILOGIC_X1Y128        ISERDESE2                                    r  deser_ch0/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     6.659 r  deser_ch0/ISERDESE2_master/Q8
                         net (fo=1, routed)           1.171     7.830    ch0_data_in[2]
    SLICE_X163Y137       FDRE                                         r  ch0_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.709    12.386    clk_pixel_x1_BUFG
    SLICE_X163Y137       FDRE                                         r  ch0_data_out_reg[2]/C
                         clock pessimism              0.290    12.676    
                         clock uncertainty           -0.068    12.608    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.081    12.527    ch0_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 ch2_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/master_serdes/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.419ns (38.970%)  route 0.656ns (61.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 12.363 - 6.700 ) 
    Source Clock Delay      (SCD):    6.012ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.825     6.012    clk_pixel_x1_BUFG
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.419     6.431 r  ch2_data_out_reg[7]/Q
                         net (fo=1, routed)           0.656     7.087    ser_ch2/Q[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.687    12.363    ser_ch2/CLK
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/CLKDIV
                         clock pessimism              0.290    12.653    
                         clock uncertainty           -0.068    12.585    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800    11.785    ser_ch2/master_serdes
  -------------------------------------------------------------------
                         required time                         11.785    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 deser_ch0/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.653ns (35.697%)  route 1.176ns (64.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 12.388 - 6.700 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.819     6.006    deser_ch0/CLK
    ILOGIC_X1Y128        ISERDESE2                                    r  deser_ch0/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     6.659 r  deser_ch0/ISERDESE2_master/Q3
                         net (fo=2, routed)           1.176     7.835    ch0_data_in[7]
    SLICE_X163Y139       FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.711    12.388    clk_pixel_x1_BUFG
    SLICE_X163Y139       FDRE                                         r  led_reg[5]/C
                         clock pessimism              0.290    12.678    
                         clock uncertainty           -0.068    12.610    
    SLICE_X163Y139       FDRE (Setup_fdre_C_D)       -0.058    12.552    led_reg[5]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 ch1_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch1/master_serdes/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.518ns (42.294%)  route 0.707ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 12.364 - 6.700 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.821     6.008    clk_pixel_x1_BUFG
    SLICE_X162Y131       FDRE                                         r  ch1_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518     6.526 r  ch1_data_out_reg[0]/Q
                         net (fo=1, routed)           0.707     7.233    ser_ch1/Q[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  ser_ch1/master_serdes/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.688    12.364    ser_ch1/CLK
    OLOGIC_X1Y136        OSERDESE2                                    r  ser_ch1/master_serdes/CLKDIV
                         clock pessimism              0.290    12.654    
                         clock uncertainty           -0.068    12.586    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.961    ser_ch1/master_serdes
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 deser_ch0/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.653ns (36.545%)  route 1.134ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 12.388 - 6.700 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.819     6.006    deser_ch0/CLK
    ILOGIC_X1Y128        ISERDESE2                                    r  deser_ch0/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     6.659 r  deser_ch0/ISERDESE2_master/Q6
                         net (fo=2, routed)           1.134     7.793    ch0_data_in[4]
    SLICE_X163Y139       FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.711    12.388    clk_pixel_x1_BUFG
    SLICE_X163Y139       FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.290    12.678    
                         clock uncertainty           -0.068    12.610    
    SLICE_X163Y139       FDRE (Setup_fdre_C_D)       -0.067    12.543    led_reg[2]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 ch1_data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch1/slave_serdes/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.017%)  route 0.743ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 12.364 - 6.700 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.821     6.008    clk_pixel_x1_BUFG
    SLICE_X163Y131       FDRE                                         r  ch1_data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     6.464 r  ch1_data_out_reg[9]/Q
                         net (fo=1, routed)           0.743     7.208    ser_ch1/Q[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  ser_ch1/slave_serdes/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.688    12.364    ser_ch1/CLK
    OLOGIC_X1Y135        OSERDESE2                                    r  ser_ch1/slave_serdes/CLKDIV
                         clock pessimism              0.290    12.654    
                         clock uncertainty           -0.068    12.586    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.961    ser_ch1/slave_serdes
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 ch1_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch1/master_serdes/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk_pixel_x1 rise@6.700ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.155%)  route 0.739ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 12.364 - 6.700 ) 
    Source Clock Delay      (SCD):    6.008ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  in_clk_buf/O
                         net (fo=1, routed)           1.233     2.193    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.282 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.808     4.091    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.187 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.821     6.008    clk_pixel_x1_BUFG
    SLICE_X163Y131       FDRE                                         r  ch1_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     6.464 r  ch1_data_out_reg[6]/Q
                         net (fo=1, routed)           0.739     7.203    ser_ch1/Q[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  ser_ch1/master_serdes/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      6.700     6.700 r  
    V4                                                0.000     6.700 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     6.700    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.916     7.616 r  in_clk_buf/O
                         net (fo=1, routed)           1.162     8.778    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.862 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.723    10.585    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.676 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          1.688    12.364    ser_ch1/CLK
    OLOGIC_X1Y136        OSERDESE2                                    r  ser_ch1/master_serdes/CLKDIV
                         clock pessimism              0.290    12.654    
                         clock uncertainty           -0.068    12.586    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.961    ser_ch1/master_serdes
  -------------------------------------------------------------------
                         required time                         11.961    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  4.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ch2_data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/slave_serdes/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.643     2.172    clk_pixel_x1_BUFG
    SLICE_X163Y133       FDRE                                         r  ch2_data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.141     2.313 r  ch2_data_out_reg[9]/Q
                         net (fo=1, routed)           0.180     2.492    ser_ch2/Q[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  ser_ch2/slave_serdes/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.912     2.582    ser_ch2/CLK
    OLOGIC_X1Y133        OSERDESE2                                    r  ser_ch2/slave_serdes/CLKDIV
                         clock pessimism             -0.376     2.207    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.226    ser_ch2/slave_serdes
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ch2_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/master_serdes/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.988%)  route 0.180ns (56.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.644     2.173    clk_pixel_x1_BUFG
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141     2.314 r  ch2_data_out_reg[1]/Q
                         net (fo=1, routed)           0.180     2.493    ser_ch2/Q[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.912     2.582    ser_ch2/CLK
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.207    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.226    ser_ch2/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ch2_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/master_serdes/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.644     2.173    clk_pixel_x1_BUFG
    SLICE_X162Y134       FDRE                                         r  ch2_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     2.337 r  ch2_data_out_reg[0]/Q
                         net (fo=1, routed)           0.180     2.516    ser_ch2/Q[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.912     2.582    ser_ch2/CLK
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.207    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.226    ser_ch2/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ch2_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/master_serdes/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.738%)  route 0.180ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.644     2.173    clk_pixel_x1_BUFG
    SLICE_X162Y134       FDRE                                         r  ch2_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     2.337 r  ch2_data_out_reg[5]/Q
                         net (fo=1, routed)           0.180     2.516    ser_ch2/Q[5]
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.912     2.582    ser_ch2/CLK
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.207    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.226    ser_ch2/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch0/master_serdes/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.208%)  route 0.228ns (61.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.646     2.175    clk_pixel_x1_BUFG
    SLICE_X163Y139       FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     2.316 r  led_reg[4]/Q
                         net (fo=1, routed)           0.228     2.544    ser_ch0/led_OBUF[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.914     2.584    ser_ch0/CLK
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.209    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.228    ser_ch0/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 deser_ch2/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ch2_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.177ns (41.564%)  route 0.249ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.647     2.176    deser_ch2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  deser_ch2/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177     2.353 r  deser_ch2/ISERDESE2_master/Q6
                         net (fo=1, routed)           0.249     2.601    ch2_data_in[4]
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.915     2.585    clk_pixel_x1_BUFG
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[4]/C
                         clock pessimism             -0.376     2.210    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.072     2.282    ch2_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 deser_ch2/ISERDESE2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ch2_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.177ns (41.564%)  route 0.249ns (58.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.647     2.176    deser_ch2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  deser_ch2/ISERDESE2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y134        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177     2.353 r  deser_ch2/ISERDESE2_master/Q2
                         net (fo=1, routed)           0.249     2.601    ch2_data_in[8]
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.915     2.585    clk_pixel_x1_BUFG
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[8]/C
                         clock pessimism             -0.376     2.210    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.071     2.281    ch2_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch0/master_serdes/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.425%)  route 0.236ns (62.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.646     2.175    clk_pixel_x1_BUFG
    SLICE_X163Y139       FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDRE (Prop_fdre_C_Q)         0.141     2.316 r  led_reg[5]/Q
                         net (fo=1, routed)           0.236     2.551    ser_ch0/led_OBUF[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.914     2.584    ser_ch0/CLK
    OLOGIC_X1Y140        OSERDESE2                                    r  ser_ch0/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.209    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.228    ser_ch0/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch0/slave_serdes/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.008%)  route 0.240ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.645     2.174    clk_pixel_x1_BUFG
    SLICE_X163Y137       FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141     2.315 r  led_reg[6]/Q
                         net (fo=1, routed)           0.240     2.555    ser_ch0/led_OBUF[4]
    OLOGIC_X1Y139        OSERDESE2                                    r  ser_ch0/slave_serdes/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.914     2.584    ser_ch0/CLK
    OLOGIC_X1Y139        OSERDESE2                                    r  ser_ch0/slave_serdes/CLKDIV
                         clock pessimism             -0.376     2.209    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.228    ser_ch0/slave_serdes
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ch2_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            ser_ch2/master_serdes/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_x1  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk_pixel_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_x1 rise@0.000ns - clk_pixel_x1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.481     0.481 r  in_clk_buf/O
                         net (fo=1, routed)           0.440     0.921    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.972 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.503    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.529 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.644     2.173    clk_pixel_x1_BUFG
    SLICE_X163Y134       FDRE                                         r  ch2_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.141     2.314 r  ch2_data_out_reg[4]/Q
                         net (fo=1, routed)           0.240     2.553    ser_ch2/Q[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_x1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_rx_clk_p
    V4                   IBUFDS (Prop_ibufds_I_O)     0.529     0.529 r  in_clk_buf/O
                         net (fo=1, routed)           0.480     1.009    serial_in_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.063 r  hdmi_MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.579     1.642    clk_pixel_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.671 r  clk_pixel_x1_BUFG_inst/O
                         net (fo=50, routed)          0.912     2.582    ser_ch2/CLK
    OLOGIC_X1Y134        OSERDESE2                                    r  ser_ch2/master_serdes/CLKDIV
                         clock pessimism             -0.376     2.207    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.226    ser_ch2/master_serdes
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x1
Waveform(ns):       { 0.000 3.350 }
Period(ns):         6.700
Sources:            { hdmi_MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.700       4.545      BUFGCTRL_X0Y0    clk_pixel_x1_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y128    deser_ch0/ISERDESE2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y127    deser_ch0/ISERDESE2_slave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y130    deser_ch1/ISERDESE2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y129    deser_ch1/ISERDESE2_slave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y134    deser_ch2/ISERDESE2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.700       5.033      ILOGIC_X1Y133    deser_ch2/ISERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.700       5.033      OLOGIC_X1Y139    ser_ch0/slave_serdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.700       5.033      OLOGIC_X1Y136    ser_ch1/master_serdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.700       5.033      OLOGIC_X1Y135    ser_ch1/slave_serdes/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.700       206.660    MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y136   ch0_data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y126   led_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y126   led_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y126   led_reg[6]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   ch0_data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   ch0_data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   led_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   led_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y134   ch0_data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y131   ch1_data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   ch0_data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y137   ch0_data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y133   ch1_data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y133   ch2_data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y139   led_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y139   led_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y139   led_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y128   led_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X163Y139   led_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.350       2.850      SLICE_X162Y128   led_reg[5]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_x5_raw
  To Clock:  clk_pixel_x5_raw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           21  Failing Endpoints,  Worst Slack       -0.327ns,  Total Violation       -6.866ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_x5_raw
Waveform(ns):       { 0.000 0.670 }
Period(ns):         1.340
Sources:            { hdmi_MMCME2_BASE_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.340       -0.327     ILOGIC_X1Y128    deser_ch0/ISERDESE2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.340       -0.327     ILOGIC_X1Y128    deser_ch0/ISERDESE2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.340       -0.327     ILOGIC_X1Y127    deser_ch0/ISERDESE2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.340       -0.327     ILOGIC_X1Y127    deser_ch0/ISERDESE2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.340       -0.327     ILOGIC_X1Y130    deser_ch1/ISERDESE2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.340       -0.327     ILOGIC_X1Y130    deser_ch1/ISERDESE2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.340       -0.327     ILOGIC_X1Y129    deser_ch1/ISERDESE2_slave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.340       -0.327     ILOGIC_X1Y129    deser_ch1/ISERDESE2_slave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.340       -0.327     ILOGIC_X1Y134    deser_ch2/ISERDESE2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.340       -0.327     ILOGIC_X1Y134    deser_ch2/ISERDESE2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1.340       212.020    MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_2
  To Clock:  clkfb_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_2
Waveform(ns):       { 0.000 3.350 }
Period(ns):         6.700
Sources:            { hdmi_MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.700       5.451      MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.700       5.451      MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.700       93.300     MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.700       206.660    MMCME2_ADV_X1Y2  hdmi_MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.651     8.529    p_1_in
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  delay_count[4]_i_1/O
                         net (fo=5, routed)           0.613     9.266    delay_count
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[0]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y133       FDRE (Setup_fdre_C_CE)      -0.205    15.245    delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.651     8.529    p_1_in
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  delay_count[4]_i_1/O
                         net (fo=5, routed)           0.613     9.266    delay_count
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[1]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y133       FDRE (Setup_fdre_C_CE)      -0.205    15.245    delay_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.651     8.529    p_1_in
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  delay_count[4]_i_1/O
                         net (fo=5, routed)           0.613     9.266    delay_count
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[2]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y133       FDRE (Setup_fdre_C_CE)      -0.205    15.245    delay_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.651     8.529    p_1_in
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  delay_count[4]_i_1/O
                         net (fo=5, routed)           0.613     9.266    delay_count
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[3]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y133       FDRE (Setup_fdre_C_CE)      -0.205    15.245    delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.022%)  route 2.932ns (77.978%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.651     8.529    p_1_in
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  delay_count[4]_i_1/O
                         net (fo=5, routed)           0.613     9.266    delay_count
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X160Y133       FDRE                                         r  delay_count_reg[4]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X160Y133       FDRE (Setup_fdre_C_CE)      -0.205    15.245    delay_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.828ns (28.395%)  route 2.088ns (71.605%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.821     5.506    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.456     5.962 f  count_reg[9]/Q
                         net (fo=2, routed)           0.875     6.837    count_reg[9]
    SLICE_X160Y130       LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  delay_count[4]_i_6/O
                         net (fo=1, routed)           0.793     7.754    delay_count[4]_i_6_n_0
    SLICE_X160Y132       LUT4 (Prop_lut4_I2_O)        0.124     7.878 r  delay_count[4]_i_2/O
                         net (fo=2, routed)           0.420     8.298    p_1_in
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.422 r  delay_ce_i_1/O
                         net (fo=1, routed)           0.000     8.422    delay_ce_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  delay_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X162Y133       FDRE                                         r  delay_ce_reg/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.077    15.527    delay_ce_reg
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.819     5.504    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     5.960 r  count_reg[1]/Q
                         net (fo=2, routed)           0.492     6.452    count_reg[1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    count_reg[0]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    count_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    count_reg[8]_i_1_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    count_reg[12]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.802 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.802    count_reg[16]_i_1_n_6
    SLICE_X161Y133       FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062    15.512    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.785ns (78.407%)  route 0.492ns (21.593%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.819     5.504    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     5.960 r  count_reg[1]/Q
                         net (fo=2, routed)           0.492     6.452    count_reg[1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    count_reg[0]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    count_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    count_reg[8]_i_1_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    count_reg[12]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.781 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.781    count_reg[16]_i_1_n_4
    SLICE_X161Y133       FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062    15.512    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.711ns (77.681%)  route 0.492ns (22.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.819     5.504    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     5.960 r  count_reg[1]/Q
                         net (fo=2, routed)           0.492     6.452    count_reg[1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    count_reg[0]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    count_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    count_reg[8]_i_1_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    count_reg[12]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.707 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.707    count_reg[16]_i_1_n_5
    SLICE_X161Y133       FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062    15.512    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.695ns (77.518%)  route 0.492ns (22.482%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.206ns = ( 15.206 - 10.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.819     5.504    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.456     5.960 r  count_reg[1]/Q
                         net (fo=2, routed)           0.492     6.452    count_reg[1]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    count_reg[0]_i_1_n_0
    SLICE_X161Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    count_reg[4]_i_1_n_0
    SLICE_X161Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.354    count_reg[8]_i_1_n_0
    SLICE_X161Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    count_reg[12]_i_1_n_0
    SLICE_X161Y133       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.691 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.691    count_reg[16]_i_1_n_7
    SLICE_X161Y133       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.706    15.206    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.279    15.485    
                         clock uncertainty           -0.035    15.450    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.062    15.512    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.642     1.587    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.845    count_reg[15]
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    count_reg[12]_i_1_n_4
    SLICE_X161Y132       FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.913     2.106    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.105     1.692    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.640     1.585    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141     1.726 r  count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.843    count_reg[7]
    SLICE_X161Y130       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    count_reg[4]_i_1_n_4
    SLICE_X161Y130       FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.911     2.104    clk_IBUF_BUFG
    SLICE_X161Y130       FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.105     1.690    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.643     1.588    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  count_reg[19]/Q
                         net (fo=2, routed)           0.118     1.847    count_reg[19]
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    count_reg[16]_i_1_n_4
    SLICE_X161Y133       FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.914     2.107    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.105     1.693    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.639     1.584    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141     1.725 r  count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.844    count_reg[3]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.952 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    count_reg[0]_i_1_n_4
    SLICE_X161Y129       FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.910     2.103    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.105     1.689    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 delay_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.643     1.588    clk_IBUF_BUFG
    SLICE_X162Y133       FDRE                                         r  delay_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164     1.752 r  delay_ce_reg/Q
                         net (fo=4, routed)           0.175     1.927    delay_ce_reg_n_0
    SLICE_X162Y133       LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  delay_ce_i_1/O
                         net (fo=1, routed)           0.000     1.972    delay_ce_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  delay_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.914     2.107    clk_IBUF_BUFG
    SLICE_X162Y133       FDRE                                         r  delay_ce_reg/C
                         clock pessimism             -0.519     1.588    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.120     1.708    delay_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.641     1.586    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     1.727 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.847    count_reg[11]
    SLICE_X161Y131       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    count_reg[8]_i_1_n_4
    SLICE_X161Y131       FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.912     2.105    clk_IBUF_BUFG
    SLICE_X161Y131       FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.519     1.586    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.105     1.691    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.643     1.588    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     1.729 r  count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.845    count_reg[16]
    SLICE_X161Y133       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.960 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    count_reg[16]_i_1_n_7
    SLICE_X161Y133       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.914     2.107    clk_IBUF_BUFG
    SLICE_X161Y133       FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.105     1.693    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.642     1.587    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.844    count_reg[12]
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.959 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    count_reg[12]_i_1_n_7
    SLICE_X161Y132       FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.913     2.106    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.105     1.692    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.642     1.587    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141     1.728 r  count_reg[14]/Q
                         net (fo=2, routed)           0.120     1.848    count_reg[14]
    SLICE_X161Y132       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.959 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    count_reg[12]_i_1_n_5
    SLICE_X161Y132       FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.913     2.106    clk_IBUF_BUFG
    SLICE_X161Y132       FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.105     1.692    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.639     1.584    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141     1.725 r  count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.845    count_reg[2]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.956 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    count_reg[0]_i_1_n_5
    SLICE_X161Y129       FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.910     2.103    clk_IBUF_BUFG
    SLICE_X161Y129       FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.105     1.689    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y128    deser_ch0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y130    deser_ch1/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         10.000      7.640      IDELAY_X1Y134    deser_ch2/IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y129   count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y131   count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y131   count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y132   count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X161Y132   count_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y131   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y131   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y132   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y132   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y132   count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y132   count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[1]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y131   count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y131   count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y129   count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y130   count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X161Y130   count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    clk_200_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_MMCME2_BASE_inst/CLKOUT0



