
prosthesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08008350  08008350  00018350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008418  08008418  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08008418  08008418  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008418  08008418  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008418  08008418  00018418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800841c  0800841c  0001841c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008420  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b0  20000080  0800849c  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800849c  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbc9  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002680  00000000  00000000  0002cc75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0002f2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  00030068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023af5  00000000  00000000  00030cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c370  00000000  00000000  000547b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2bd0  00000000  00000000  00060b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001236f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bd4  00000000  00000000  00123748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008338 	.word	0x08008338

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	08008338 	.word	0x08008338

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	431a      	orrs	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	609a      	str	r2, [r3, #8]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b087      	sub	sp, #28
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3330      	adds	r3, #48	; 0x30
 8000b76:	461a      	mov	r2, r3
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	0a1b      	lsrs	r3, r3, #8
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	f003 030c 	and.w	r3, r3, #12
 8000b82:	4413      	add	r3, r2
 8000b84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	f003 031f 	and.w	r3, r3, #31
 8000b90:	211f      	movs	r1, #31
 8000b92:	fa01 f303 	lsl.w	r3, r1, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	401a      	ands	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	0e9b      	lsrs	r3, r3, #26
 8000b9e:	f003 011f 	and.w	r1, r3, #31
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	f003 031f 	and.w	r3, r3, #31
 8000ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bac:	431a      	orrs	r2, r3
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000bb2:	bf00      	nop
 8000bb4:	371c      	adds	r7, #28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b087      	sub	sp, #28
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	60f8      	str	r0, [r7, #12]
 8000bc6:	60b9      	str	r1, [r7, #8]
 8000bc8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	3314      	adds	r3, #20
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	0e5b      	lsrs	r3, r3, #25
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	0d1b      	lsrs	r3, r3, #20
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	2107      	movs	r1, #7
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	0d1b      	lsrs	r3, r3, #20
 8000bf8:	f003 031f 	and.w	r3, r3, #31
 8000bfc:	6879      	ldr	r1, [r7, #4]
 8000bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000c02:	431a      	orrs	r2, r3
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000c08:	bf00      	nop
 8000c0a:	371c      	adds	r7, #28
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f003 0318 	and.w	r3, r3, #24
 8000c36:	4908      	ldr	r1, [pc, #32]	; (8000c58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000c38:	40d9      	lsrs	r1, r3
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	400b      	ands	r3, r1
 8000c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c42:	431a      	orrs	r2, r3
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000c4a:	bf00      	nop
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	0007ffff 	.word	0x0007ffff

08000c5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000c6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	6093      	str	r3, [r2, #8]
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000c90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000c94:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <LL_RCC_SetADCClockSource+0x28>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cb6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000cba:	4905      	ldr	r1, [pc, #20]	; (8000cd0 <LL_RCC_SetADCClockSource+0x28>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b085      	sub	sp, #20
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ce0:	4907      	ldr	r1, [pc, #28]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ce8:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000cea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	40021000 	.word	0x40021000

08000d04 <LL_GPIO_EnablePinAnalogControl>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  SET_BIT(GPIOx->ASCR, PinMask);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	431a      	orrs	r2, r3
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b094      	sub	sp, #80	; 0x50
 8000d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000d2e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	60da      	str	r2, [r3, #12]
 8000d48:	611a      	str	r2, [r3, #16]
 8000d4a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000d4c:	f107 0318 	add.w	r3, r7, #24
 8000d50:	2200      	movs	r2, #0
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	609a      	str	r2, [r3, #8]
 8000d58:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5a:	463b      	mov	r3, r7
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
 8000d68:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000d6a:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000d6e:	f7ff ff9b 	bl	8000ca8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000d72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d76:	f7ff ffad 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000d7a:	2004      	movs	r0, #4
 8000d7c:	f7ff ffaa 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PC2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LC_TOP_IN_Pin;
 8000d80:	2304      	movs	r3, #4
 8000d82:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000d84:	2303      	movs	r3, #3
 8000d86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LC_TOP_IN_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4831      	ldr	r0, [pc, #196]	; (8000e58 <MX_ADC1_Init+0x130>)
 8000d92:	f005 fb99 	bl	80064c8 <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(LC_TOP_IN_GPIO_Port, LC_TOP_IN_Pin);
 8000d96:	2104      	movs	r1, #4
 8000d98:	482f      	ldr	r0, [pc, #188]	; (8000e58 <MX_ADC1_Init+0x130>)
 8000d9a:	f7ff ffb3 	bl	8000d04 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000da2:	2300      	movs	r3, #0
 8000da4:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8000daa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000dae:	4619      	mov	r1, r3
 8000db0:	482a      	ldr	r0, [pc, #168]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000db2:	f004 ffa7 	bl	8005d04 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8000dce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4821      	ldr	r0, [pc, #132]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000dd6:	f004 ffbb 	bl	8005d50 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8000de2:	f107 0318 	add.w	r3, r7, #24
 8000de6:	4619      	mov	r1, r3
 8000de8:	481d      	ldr	r0, [pc, #116]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000dea:	f004 ff43 	bl	8005c74 <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE);
 8000dee:	2100      	movs	r1, #0
 8000df0:	481b      	ldr	r0, [pc, #108]	; (8000e60 <MX_ADC1_Init+0x138>)
 8000df2:	f7ff fea5 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8000df6:	4819      	ldr	r0, [pc, #100]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000df8:	f7ff ff30 	bl	8000c5c <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8000dfc:	4817      	ldr	r0, [pc, #92]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000dfe:	f7ff ff3f 	bl	8000c80 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000e02:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <MX_ADC1_Init+0x13c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	099b      	lsrs	r3, r3, #6
 8000e08:	4a17      	ldr	r2, [pc, #92]	; (8000e68 <MX_ADC1_Init+0x140>)
 8000e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0e:	099a      	lsrs	r2, r3, #6
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	461a      	mov	r2, r3
 8000e1a:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <MX_ADC1_Init+0x144>)
 8000e1c:	fba3 2302 	umull	r2, r3, r3, r2
 8000e20:	08db      	lsrs	r3, r3, #3
 8000e22:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000e24:	e002      	b.n	8000e2c <MX_ADC1_Init+0x104>
  {
    wait_loop_index--;
 8000e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000e2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1f9      	bne.n	8000e26 <MX_ADC1_Init+0xfe>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8000e32:	4a0f      	ldr	r2, [pc, #60]	; (8000e70 <MX_ADC1_Init+0x148>)
 8000e34:	2106      	movs	r1, #6
 8000e36:	4809      	ldr	r0, [pc, #36]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000e38:	f7ff fe95 	bl	8000b66 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	490c      	ldr	r1, [pc, #48]	; (8000e70 <MX_ADC1_Init+0x148>)
 8000e40:	4806      	ldr	r0, [pc, #24]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000e42:	f7ff febc 	bl	8000bbe <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8000e46:	227f      	movs	r2, #127	; 0x7f
 8000e48:	4909      	ldr	r1, [pc, #36]	; (8000e70 <MX_ADC1_Init+0x148>)
 8000e4a:	4804      	ldr	r0, [pc, #16]	; (8000e5c <MX_ADC1_Init+0x134>)
 8000e4c:	f7ff fee2 	bl	8000c14 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e50:	bf00      	nop
 8000e52:	3750      	adds	r7, #80	; 0x50
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	48000800 	.word	0x48000800
 8000e5c:	50040000 	.word	0x50040000
 8000e60:	50040300 	.word	0x50040300
 8000e64:	2000000c 	.word	0x2000000c
 8000e68:	053e2d63 	.word	0x053e2d63
 8000e6c:	cccccccd 	.word	0xcccccccd
 8000e70:	0c900008 	.word	0x0c900008

08000e74 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b094      	sub	sp, #80	; 0x50
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000e7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000e86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]
 8000e96:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8000e98:	f107 0318 	add.w	r3, r7, #24
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
 8000eb4:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8000eb6:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8000eba:	f7ff fef5 	bl	8000ca8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8000ebe:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ec2:	f7ff ff07 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000ec6:	2004      	movs	r0, #4
 8000ec8:	f7ff ff04 	bl	8000cd4 <LL_AHB2_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC3   ------> ADC2_IN4
  */
  GPIO_InitStruct.Pin = LC_BOT_IN_Pin;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LC_BOT_IN_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	463b      	mov	r3, r7
 8000eda:	4619      	mov	r1, r3
 8000edc:	4830      	ldr	r0, [pc, #192]	; (8000fa0 <MX_ADC2_Init+0x12c>)
 8000ede:	f005 faf3 	bl	80064c8 <LL_GPIO_Init>

  LL_GPIO_EnablePinAnalogControl(LC_BOT_IN_GPIO_Port, LC_BOT_IN_Pin);
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	482e      	ldr	r0, [pc, #184]	; (8000fa0 <MX_ADC2_Init+0x12c>)
 8000ee6:	f7ff ff0d 	bl	8000d04 <LL_GPIO_EnablePinAnalogControl>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8000eea:	2300      	movs	r3, #0
 8000eec:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8000ef6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000efa:	4619      	mov	r1, r3
 8000efc:	4829      	ldr	r0, [pc, #164]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000efe:	f004 ff01 	bl	8005d04 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000f02:	2300      	movs	r3, #0
 8000f04:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000f16:	2300      	movs	r3, #0
 8000f18:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8000f1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4820      	ldr	r0, [pc, #128]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f22:	f004 ff15 	bl	8005d50 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61bb      	str	r3, [r7, #24]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 8000f2a:	f107 0318 	add.w	r3, r7, #24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	481d      	ldr	r0, [pc, #116]	; (8000fa8 <MX_ADC2_Init+0x134>)
 8000f32:	f004 fe9f 	bl	8005c74 <LL_ADC_CommonInit>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC2), LL_ADC_PATH_INTERNAL_NONE);
 8000f36:	2100      	movs	r1, #0
 8000f38:	481b      	ldr	r0, [pc, #108]	; (8000fa8 <MX_ADC2_Init+0x134>)
 8000f3a:	f7ff fe01 	bl	8000b40 <LL_ADC_SetCommonPathInternalCh>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8000f3e:	4819      	ldr	r0, [pc, #100]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f40:	f7ff fe8c 	bl	8000c5c <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8000f44:	4817      	ldr	r0, [pc, #92]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f46:	f7ff fe9b 	bl	8000c80 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <MX_ADC2_Init+0x138>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	099b      	lsrs	r3, r3, #6
 8000f50:	4a17      	ldr	r2, [pc, #92]	; (8000fb0 <MX_ADC2_Init+0x13c>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	099a      	lsrs	r2, r3, #6
 8000f58:	4613      	mov	r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <MX_ADC2_Init+0x140>)
 8000f64:	fba3 2302 	umull	r2, r3, r3, r2
 8000f68:	08db      	lsrs	r3, r3, #3
 8000f6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f6c:	e002      	b.n	8000f74 <MX_ADC2_Init+0x100>
  {
    wait_loop_index--;
 8000f6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f70:	3b01      	subs	r3, #1
 8000f72:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8000f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1f9      	bne.n	8000f6e <MX_ADC2_Init+0xfa>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <MX_ADC2_Init+0x144>)
 8000f7c:	2106      	movs	r1, #6
 8000f7e:	4809      	ldr	r0, [pc, #36]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f80:	f7ff fdf1 	bl	8000b66 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000f84:	2200      	movs	r2, #0
 8000f86:	490c      	ldr	r1, [pc, #48]	; (8000fb8 <MX_ADC2_Init+0x144>)
 8000f88:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f8a:	f7ff fe18 	bl	8000bbe <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 8000f8e:	227f      	movs	r2, #127	; 0x7f
 8000f90:	4909      	ldr	r1, [pc, #36]	; (8000fb8 <MX_ADC2_Init+0x144>)
 8000f92:	4804      	ldr	r0, [pc, #16]	; (8000fa4 <MX_ADC2_Init+0x130>)
 8000f94:	f7ff fe3e 	bl	8000c14 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f98:	bf00      	nop
 8000f9a:	3750      	adds	r7, #80	; 0x50
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	48000800 	.word	0x48000800
 8000fa4:	50040100 	.word	0x50040100
 8000fa8:	50040300 	.word	0x50040300
 8000fac:	2000000c 	.word	0x2000000c
 8000fb0:	053e2d63 	.word	0x053e2d63
 8000fb4:	cccccccd 	.word	0xcccccccd
 8000fb8:	10c00010 	.word	0x10c00010

08000fbc <LL_AHB2_GRP1_EnableClock>:
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000fc4:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000fc6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fd0:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000fd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b087      	sub	sp, #28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000ff6:	4a17      	ldr	r2, [pc, #92]	; (8001054 <LL_SYSCFG_SetEXTISource+0x68>)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	3302      	adds	r3, #2
 8000ffe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	0c1b      	lsrs	r3, r3, #16
 8001006:	43db      	mvns	r3, r3
 8001008:	ea02 0103 	and.w	r1, r2, r3
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	0c1b      	lsrs	r3, r3, #16
 8001010:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8001024:	2320      	movs	r3, #32
 8001026:	e003      	b.n	8001030 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	fab3 f383 	clz	r3, r3
 800102e:	b2db      	uxtb	r3, r3
 8001030:	461a      	mov	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	fa03 f202 	lsl.w	r2, r3, r2
 8001038:	4806      	ldr	r0, [pc, #24]	; (8001054 <LL_SYSCFG_SetEXTISource+0x68>)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	430a      	orrs	r2, r1
 8001040:	3302      	adds	r3, #2
 8001042:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001046:	bf00      	nop
 8001048:	371c      	adds	r7, #28
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40010000 	.word	0x40010000

08001058 <LL_GPIO_SetPinMode>:
{
 8001058:	b480      	push	{r7}
 800105a:	b08b      	sub	sp, #44	; 0x2c
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	fa93 f3a3 	rbit	r3, r3
 8001072:	613b      	str	r3, [r7, #16]
  return result;
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800107e:	2320      	movs	r3, #32
 8001080:	e003      	b.n	800108a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	fab3 f383 	clz	r3, r3
 8001088:	b2db      	uxtb	r3, r3
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	2103      	movs	r1, #3
 800108e:	fa01 f303 	lsl.w	r3, r1, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	401a      	ands	r2, r3
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109a:	6a3b      	ldr	r3, [r7, #32]
 800109c:	fa93 f3a3 	rbit	r3, r3
 80010a0:	61fb      	str	r3, [r7, #28]
  return result;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d101      	bne.n	80010b0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80010ac:	2320      	movs	r3, #32
 80010ae:	e003      	b.n	80010b8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80010b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	fa01 f303 	lsl.w	r3, r1, r3
 80010c0:	431a      	orrs	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	372c      	adds	r7, #44	; 0x2c
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <LL_GPIO_SetPinPull>:
{
 80010d2:	b480      	push	{r7}
 80010d4:	b08b      	sub	sp, #44	; 0x2c
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	60f8      	str	r0, [r7, #12]
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	68da      	ldr	r2, [r3, #12]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	613b      	str	r3, [r7, #16]
  return result;
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80010f8:	2320      	movs	r3, #32
 80010fa:	e003      	b.n	8001104 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	fab3 f383 	clz	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	2103      	movs	r1, #3
 8001108:	fa01 f303 	lsl.w	r3, r1, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	401a      	ands	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001114:	6a3b      	ldr	r3, [r7, #32]
 8001116:	fa93 f3a3 	rbit	r3, r3
 800111a:	61fb      	str	r3, [r7, #28]
  return result;
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001126:	2320      	movs	r3, #32
 8001128:	e003      	b.n	8001132 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800112a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112c:	fab3 f383 	clz	r3, r3
 8001130:	b2db      	uxtb	r3, r3
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	431a      	orrs	r2, r3
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	60da      	str	r2, [r3, #12]
}
 8001140:	bf00      	nop
 8001142:	372c      	adds	r7, #44	; 0x2c
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
 8001188:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800118a:	2004      	movs	r0, #4
 800118c:	f7ff ff16 	bl	8000fbc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 8001190:	2080      	movs	r0, #128	; 0x80
 8001192:	f7ff ff13 	bl	8000fbc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001196:	2001      	movs	r0, #1
 8001198:	f7ff ff10 	bl	8000fbc <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800119c:	2002      	movs	r0, #2
 800119e:	f7ff ff0d 	bl	8000fbc <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OSCOPE_Pin|SPI2_CS_Pin|ENC_CLK_Pin);
 80011a2:	f241 0184 	movw	r1, #4228	; 0x1084
 80011a6:	4837      	ldr	r0, [pc, #220]	; (8001284 <MX_GPIO_Init+0x11c>)
 80011a8:	f7ff ffd0 	bl	800114c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ENC_CSn_GPIO_Port, ENC_CSn_Pin);
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4836      	ldr	r0, [pc, #216]	; (8001288 <MX_GPIO_Init+0x120>)
 80011b0:	f7ff ffcc 	bl	800114c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(IMU_CS_GPIO_Port, IMU_CS_Pin);
 80011b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011bc:	f7ff ffc6 	bl	800114c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80011c0:	4932      	ldr	r1, [pc, #200]	; (800128c <MX_GPIO_Init+0x124>)
 80011c2:	2002      	movs	r0, #2
 80011c4:	f7ff ff12 	bl	8000fec <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80011c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011cc:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 80011ce:	2300      	movs	r3, #0
 80011d0:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 80011d2:	2301      	movs	r3, #1
 80011d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80011d8:	2300      	movs	r3, #0
 80011da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80011de:	2302      	movs	r3, #2
 80011e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80011e4:	f107 031c 	add.w	r3, r7, #28
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 ff2b 	bl	8006044 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f4:	4824      	ldr	r0, [pc, #144]	; (8001288 <MX_GPIO_Init+0x120>)
 80011f6:	f7ff ff6c 	bl	80010d2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001200:	4821      	ldr	r0, [pc, #132]	; (8001288 <MX_GPIO_Init+0x120>)
 8001202:	f7ff ff29 	bl	8001058 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = OSCOPE_Pin|SPI2_CS_Pin|ENC_CLK_Pin;
 8001206:	f241 0384 	movw	r3, #4228	; 0x1084
 800120a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	4619      	mov	r1, r3
 8001220:	4818      	ldr	r0, [pc, #96]	; (8001284 <MX_GPIO_Init+0x11c>)
 8001222:	f005 f951 	bl	80064c8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ENC_CSn_Pin;
 8001226:	2340      	movs	r3, #64	; 0x40
 8001228:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800122a:	2301      	movs	r3, #1
 800122c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ENC_CSn_GPIO_Port, &GPIO_InitStruct);
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	4619      	mov	r1, r3
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <MX_GPIO_Init+0x120>)
 8001240:	f005 f942 	bl	80064c8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ENC_DO_Pin;
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ENC_DO_GPIO_Port, &GPIO_InitStruct);
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	4619      	mov	r1, r3
 8001254:	480c      	ldr	r0, [pc, #48]	; (8001288 <MX_GPIO_Init+0x120>)
 8001256:	f005 f937 	bl	80064c8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 800125a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800125e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001260:	2301      	movs	r3, #1
 8001262:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8001270:	1d3b      	adds	r3, r7, #4
 8001272:	4619      	mov	r1, r3
 8001274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001278:	f005 f926 	bl	80064c8 <LL_GPIO_Init>

}
 800127c:	bf00      	nop
 800127e:	3728      	adds	r7, #40	; 0x28
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	48000400 	.word	0x48000400
 8001288:	48000800 	.word	0x48000800
 800128c:	00f00003 	.word	0x00f00003

08001290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001294:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	f003 0307 	and.w	r3, r3, #7
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	; (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	; (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	; (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	; 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b04      	cmp	r3, #4
 8001358:	bf28      	it	cs
 800135a:	2304      	movcs	r3, #4
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3304      	adds	r3, #4
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b03      	subs	r3, #3
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	; 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <LL_LPTIM_SetUpdateMode>:
  *         @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE
  *         @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	60da      	str	r2, [r3, #12]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <LL_LPTIM_SetCounterMode>:
  *         @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL
  *         @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	431a      	orrs	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	60da      	str	r2, [r3, #12]
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <LL_LPTIM_SetPolarity>:
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR
  *         @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	431a      	orrs	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	60da      	str	r2, [r3, #12]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <LL_LPTIM_SetPrescaler>:
  *         @arg @ref LL_LPTIM_PRESCALER_DIV64
  *         @arg @ref LL_LPTIM_PRESCALER_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	68db      	ldr	r3, [r3, #12]
 8001422:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	431a      	orrs	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	60da      	str	r2, [r3, #12]
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <LL_LPTIM_SetInput1Src>:
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP2
  *         @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src)
{
 800143a:	b480      	push	{r7}
 800143c:	b083      	sub	sp, #12
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
 8001442:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->OR, LPTIM_OR_OR, Src);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	f023 0203 	bic.w	r2, r3, #3
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	621a      	str	r2, [r3, #32]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <LL_LPTIM_TrigSw>:
  * @rmtoll CFGR         TRIGEN        LL_LPTIM_TrigSw
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	60da      	str	r2, [r3, #12]
}
 8001474:	bf00      	nop
 8001476:	370c      	adds	r7, #12
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <LL_LPTIM_SetClockSource>:
  *         @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL
  *         @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	f023 0201 	bic.w	r2, r3, #1
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	431a      	orrs	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	60da      	str	r2, [r3, #12]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <LL_RCC_SetLPTIMClockSource>:
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <LL_RCC_SetLPTIMClockSource+0x30>)
 80014b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	0c1b      	lsrs	r3, r3, #16
 80014ba:	041b      	lsls	r3, r3, #16
 80014bc:	43db      	mvns	r3, r3
 80014be:	401a      	ands	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	041b      	lsls	r3, r3, #16
 80014c4:	4904      	ldr	r1, [pc, #16]	; (80014d8 <LL_RCC_SetLPTIMClockSource+0x30>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	40021000 	.word	0x40021000

080014dc <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80014e4:	4b08      	ldr	r3, [pc, #32]	; (8001508 <LL_APB1_GRP2_EnableClock+0x2c>)
 80014e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014e8:	4907      	ldr	r1, [pc, #28]	; (8001508 <LL_APB1_GRP2_EnableClock+0x2c>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <LL_APB1_GRP2_EnableClock+0x2c>)
 80014f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4013      	ands	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	bf00      	nop
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000

0800150c <MX_LPTIM2_Init>:

/* USER CODE END 0 */

/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE_LSE);
 8001510:	f04f 1030 	mov.w	r0, #3145776	; 0x300030
 8001514:	f7ff ffc8 	bl	80014a8 <LL_RCC_SetLPTIMClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2);
 8001518:	2020      	movs	r0, #32
 800151a:	f7ff ffdf 	bl	80014dc <LL_APB1_GRP2_EnableClock>

  /* LPTIM2 interrupt Init */
  NVIC_SetPriority(LPTIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800151e:	f7ff feb7 	bl	8001290 <__NVIC_GetPriorityGrouping>
 8001522:	4603      	mov	r3, r0
 8001524:	2200      	movs	r2, #0
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff07 	bl	800133c <NVIC_EncodePriority>
 800152e:	4603      	mov	r3, r0
 8001530:	4619      	mov	r1, r3
 8001532:	2042      	movs	r0, #66	; 0x42
 8001534:	f7ff fed8 	bl	80012e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPTIM2_IRQn);
 8001538:	2042      	movs	r0, #66	; 0x42
 800153a:	f7ff feb7 	bl	80012ac <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  LL_LPTIM_SetClockSource(LPTIM2, LL_LPTIM_CLK_SOURCE_INTERNAL);
 800153e:	2100      	movs	r1, #0
 8001540:	480d      	ldr	r0, [pc, #52]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 8001542:	f7ff ff9d 	bl	8001480 <LL_LPTIM_SetClockSource>
  LL_LPTIM_SetPrescaler(LPTIM2, LL_LPTIM_PRESCALER_DIV1);
 8001546:	2100      	movs	r1, #0
 8001548:	480b      	ldr	r0, [pc, #44]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 800154a:	f7ff ff63 	bl	8001414 <LL_LPTIM_SetPrescaler>
  LL_LPTIM_SetPolarity(LPTIM2, LL_LPTIM_OUTPUT_POLARITY_REGULAR);
 800154e:	2100      	movs	r1, #0
 8001550:	4809      	ldr	r0, [pc, #36]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 8001552:	f7ff ff4c 	bl	80013ee <LL_LPTIM_SetPolarity>
  LL_LPTIM_SetUpdateMode(LPTIM2, LL_LPTIM_UPDATE_MODE_IMMEDIATE);
 8001556:	2100      	movs	r1, #0
 8001558:	4807      	ldr	r0, [pc, #28]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 800155a:	f7ff ff22 	bl	80013a2 <LL_LPTIM_SetUpdateMode>
  LL_LPTIM_SetCounterMode(LPTIM2, LL_LPTIM_COUNTER_MODE_INTERNAL);
 800155e:	2100      	movs	r1, #0
 8001560:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 8001562:	f7ff ff31 	bl	80013c8 <LL_LPTIM_SetCounterMode>
  LL_LPTIM_TrigSw(LPTIM2);
 8001566:	4804      	ldr	r0, [pc, #16]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 8001568:	f7ff ff7a 	bl	8001460 <LL_LPTIM_TrigSw>
  LL_LPTIM_SetInput1Src(LPTIM2, LL_LPTIM_INPUT1_SRC_GPIO);
 800156c:	2100      	movs	r1, #0
 800156e:	4802      	ldr	r0, [pc, #8]	; (8001578 <MX_LPTIM2_Init+0x6c>)
 8001570:	f7ff ff63 	bl	800143a <LL_LPTIM_SetInput1Src>
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40009400 	.word	0x40009400

0800157c <__NVIC_SetPriorityGrouping>:
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800158c:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001592:	68ba      	ldr	r2, [r7, #8]
 8001594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001598:	4013      	ands	r3, r2
 800159a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ae:	4a04      	ldr	r2, [pc, #16]	; (80015c0 <__NVIC_SetPriorityGrouping+0x44>)
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	60d3      	str	r3, [r2, #12]
}
 80015b4:	bf00      	nop
 80015b6:	3714      	adds	r7, #20
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000ed00 	.word	0xe000ed00

080015c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015d8:	f043 0201 	orr.w	r2, r3, #1
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_LPTIM_Enable>:
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	f043 0201 	orr.w	r2, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	611a      	str	r2, [r3, #16]
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <LL_LPTIM_StartCounter>:
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	f023 0206 	bic.w	r2, r3, #6
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	431a      	orrs	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	611a      	str	r2, [r3, #16]
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_LPTIM_SetAutoReload>:
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	0c1b      	lsrs	r3, r3, #16
 8001642:	041b      	lsls	r3, r3, #16
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	431a      	orrs	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	619a      	str	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll IER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f043 0202 	orr.w	r2, r3, #2
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	609a      	str	r2, [r3, #8]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <LL_RCC_LSE_Enable>:
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <LL_RCC_LSE_Enable+0x20>)
 800167e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <LL_RCC_LSE_Enable+0x20>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <LL_RCC_LSE_SetDriveCapability>:
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <LL_RCC_LSE_SetDriveCapability+0x28>)
 80016a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016aa:	f023 0218 	bic.w	r2, r3, #24
 80016ae:	4905      	ldr	r1, [pc, #20]	; (80016c4 <LL_RCC_LSE_SetDriveCapability+0x28>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	40021000 	.word	0x40021000

080016c8 <LL_RCC_LSE_IsReady>:
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <LL_RCC_LSE_IsReady+0x24>)
 80016ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d101      	bne.n	80016de <LL_RCC_LSE_IsReady+0x16>
 80016da:	2301      	movs	r3, #1
 80016dc:	e000      	b.n	80016e0 <LL_RCC_LSE_IsReady+0x18>
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000

080016f0 <LL_RCC_MSI_Enable>:
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80016f4:	4b05      	ldr	r3, [pc, #20]	; (800170c <LL_RCC_MSI_Enable+0x1c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a04      	ldr	r2, [pc, #16]	; (800170c <LL_RCC_MSI_Enable+0x1c>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6013      	str	r3, [r2, #0]
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40021000 	.word	0x40021000

08001710 <LL_RCC_MSI_IsReady>:
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <LL_RCC_MSI_IsReady+0x20>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	2b02      	cmp	r3, #2
 800171e:	d101      	bne.n	8001724 <LL_RCC_MSI_IsReady+0x14>
 8001720:	2301      	movs	r3, #1
 8001722:	e000      	b.n	8001726 <LL_RCC_MSI_IsReady+0x16>
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40021000 	.word	0x40021000

08001734 <LL_RCC_MSI_EnablePLLMode>:
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a04      	ldr	r2, [pc, #16]	; (8001750 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	6013      	str	r3, [r2, #0]
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000

08001754 <LL_RCC_MSI_EnableRangeSelection>:
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a04      	ldr	r2, [pc, #16]	; (8001770 <LL_RCC_MSI_EnableRangeSelection+0x1c>)
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	6013      	str	r3, [r2, #0]
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000

08001774 <LL_RCC_MSI_SetRange>:
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <LL_RCC_MSI_SetRange+0x24>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001784:	4904      	ldr	r1, [pc, #16]	; (8001798 <LL_RCC_MSI_SetRange+0x24>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	40021000 	.word	0x40021000

0800179c <LL_RCC_MSI_SetCalibTrimming>:
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80017a4:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	4904      	ldr	r1, [pc, #16]	; (80017c4 <LL_RCC_MSI_SetCalibTrimming+0x28>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	604b      	str	r3, [r1, #4]
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <LL_RCC_SetSysClkSource>:
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <LL_RCC_SetSysClkSource+0x24>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f023 0203 	bic.w	r2, r3, #3
 80017d8:	4904      	ldr	r1, [pc, #16]	; (80017ec <LL_RCC_SetSysClkSource+0x24>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4313      	orrs	r3, r2
 80017de:	608b      	str	r3, [r1, #8]
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000

080017f0 <LL_RCC_GetSysClkSource>:
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80017f4:	4b04      	ldr	r3, [pc, #16]	; (8001808 <LL_RCC_GetSysClkSource+0x18>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f003 030c 	and.w	r3, r3, #12
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40021000 	.word	0x40021000

0800180c <LL_RCC_SetAHBPrescaler>:
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <LL_RCC_SetAHBPrescaler+0x24>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800181c:	4904      	ldr	r1, [pc, #16]	; (8001830 <LL_RCC_SetAHBPrescaler+0x24>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4313      	orrs	r3, r2
 8001822:	608b      	str	r3, [r1, #8]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	40021000 	.word	0x40021000

08001834 <LL_RCC_SetAPB1Prescaler>:
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <LL_RCC_SetAPB1Prescaler+0x24>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001844:	4904      	ldr	r1, [pc, #16]	; (8001858 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4313      	orrs	r3, r2
 800184a:	608b      	str	r3, [r1, #8]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	40021000 	.word	0x40021000

0800185c <LL_RCC_SetAPB2Prescaler>:
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800186c:	4904      	ldr	r1, [pc, #16]	; (8001880 <LL_RCC_SetAPB2Prescaler+0x24>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4313      	orrs	r3, r2
 8001872:	608b      	str	r3, [r1, #8]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	40021000 	.word	0x40021000

08001884 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <LL_RCC_PLL_Enable+0x1c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <LL_RCC_PLL_Enable+0x1c>)
 800188e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40021000 	.word	0x40021000

080018a4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 80018a8:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <LL_RCC_PLL_IsReady+0x24>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80018b4:	d101      	bne.n	80018ba <LL_RCC_PLL_IsReady+0x16>
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <LL_RCC_PLL_IsReady+0x18>
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
 80018d8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	68f9      	ldr	r1, [r7, #12]
 80018e4:	68ba      	ldr	r2, [r7, #8]
 80018e6:	4311      	orrs	r1, r2
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	0212      	lsls	r2, r2, #8
 80018ec:	4311      	orrs	r1, r2
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	4904      	ldr	r1, [pc, #16]	; (8001904 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	40021000 	.word	0x40021000
 8001908:	f9ff808c 	.word	0xf9ff808c

0800190c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001910:	4b05      	ldr	r3, [pc, #20]	; (8001928 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	4a04      	ldr	r2, [pc, #16]	; (8001928 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800191a:	60d3      	str	r3, [r2, #12]
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000

0800192c <LL_APB1_GRP1_EnableClock>:
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001936:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001938:	4907      	ldr	r1, [pc, #28]	; (8001958 <LL_APB1_GRP1_EnableClock+0x2c>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4313      	orrs	r3, r2
 800193e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001940:	4b05      	ldr	r3, [pc, #20]	; (8001958 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001942:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4013      	ands	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	40021000 	.word	0x40021000

0800195c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001966:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001968:	4907      	ldr	r1, [pc, #28]	; (8001988 <LL_APB2_GRP1_EnableClock+0x2c>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4313      	orrs	r3, r2
 800196e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001970:	4b05      	ldr	r3, [pc, #20]	; (8001988 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001972:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4013      	ands	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800197a:	68fb      	ldr	r3, [r7, #12]
}
 800197c:	bf00      	nop
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	40021000 	.word	0x40021000

0800198c <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001994:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <LL_FLASH_SetLatency+0x24>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f023 0207 	bic.w	r2, r3, #7
 800199c:	4904      	ldr	r1, [pc, #16]	; (80019b0 <LL_FLASH_SetLatency+0x24>)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	600b      	str	r3, [r1, #0]
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	40022000 	.word	0x40022000

080019b4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80019b8:	4b04      	ldr	r3, [pc, #16]	; (80019cc <LL_FLASH_GetLatency+0x18>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0307 	and.w	r3, r3, #7
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40022000 	.word	0x40022000

080019d0 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <LL_SYSTICK_EnableIT+0x1c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a04      	ldr	r2, [pc, #16]	; (80019ec <LL_SYSTICK_EnableIT+0x1c>)
 80019da:	f043 0302 	orr.w	r3, r3, #2
 80019de:	6013      	str	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	e000e010 	.word	0xe000e010

080019f0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001a00:	4904      	ldr	r1, [pc, #16]	; (8001a14 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	600b      	str	r3, [r1, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	40007000 	.word	0x40007000

08001a18 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <LL_PWR_EnableBkUpAccess+0x1c>)
 8001a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	40007000 	.word	0x40007000

08001a38 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b09a      	sub	sp, #104	; 0x68
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff ff7c 	bl	800195c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001a64:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001a68:	f7ff ff60 	bl	800192c <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	f7ff fd85 	bl	800157c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a72:	f000 f943 	bl	8001cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a76:	f7ff fb77 	bl	8001168 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a7a:	f002 fc01 	bl	8004280 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001a7e:	f002 fa6d 	bl	8003f5c <MX_SPI1_Init>
  MX_LPTIM2_Init();
 8001a82:	f7ff fd43 	bl	800150c <MX_LPTIM2_Init>
  MX_SPI2_Init();
 8001a86:	f002 fabf 	bl	8004008 <MX_SPI2_Init>
  MX_ADC2_Init();
 8001a8a:	f7ff f9f3 	bl	8000e74 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001a8e:	f7ff f94b 	bl	8000d28 <MX_ADC1_Init>
/*******************************************************************************
* USER DEFINITIONS
*******************************************************************************/

	AS5145B_Init_t MagEnc;
	MagEnc.DO_GPIOx = ENC_DO_GPIO_Port;
 8001a92:	4b8d      	ldr	r3, [pc, #564]	; (8001cc8 <main+0x270>)
 8001a94:	653b      	str	r3, [r7, #80]	; 0x50
	MagEnc.CLK_GPIOx = ENC_CLK_GPIO_Port;
 8001a96:	4b8d      	ldr	r3, [pc, #564]	; (8001ccc <main+0x274>)
 8001a98:	657b      	str	r3, [r7, #84]	; 0x54
	MagEnc.CSn_GPIOx = ENC_CSn_GPIO_Port;
 8001a9a:	4b8b      	ldr	r3, [pc, #556]	; (8001cc8 <main+0x270>)
 8001a9c:	65bb      	str	r3, [r7, #88]	; 0x58
	MagEnc.DO_Pin = ENC_DO_Pin;
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	MagEnc.CLK_Pin = ENC_CLK_Pin;
 8001aa4:	2380      	movs	r3, #128	; 0x80
 8001aa6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	MagEnc.CSn_Pin = ENC_CSn_Pin;
 8001aaa:	2340      	movs	r3, #64	; 0x40
 8001aac:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

  	MCP25625_Inits_t CAN_Controller_Inits;
  	memset(&CAN_Controller_Inits, 0, sizeof(CAN_Controller_Inits));
 8001ab0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ab4:	2210      	movs	r2, #16
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f005 fb43 	bl	8007144 <memset>
  	CAN_Controller_Inits.SPIx = SPI2;
 8001abe:	4b84      	ldr	r3, [pc, #528]	; (8001cd0 <main+0x278>)
 8001ac0:	643b      	str	r3, [r7, #64]	; 0x40
  	CAN_Controller_Inits.CS_Port = SPI2_CS_GPIO_Port;
 8001ac2:	4b82      	ldr	r3, [pc, #520]	; (8001ccc <main+0x274>)
 8001ac4:	647b      	str	r3, [r7, #68]	; 0x44
  	CAN_Controller_Inits.csPin = SPI2_CS_Pin;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aca:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
  	CAN_Controller_Inits.CANCTRL_Reg.Bits.CLKPRE = clockoutDiv1; // ??
 8001ace:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001ad2:	f36f 0301 	bfc	r3, #0, #2
 8001ad6:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  	CAN_Controller_Inits.CANCTRL_Reg.Bits.CLKEN = clockoutDisabled;
 8001ada:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001ade:	f36f 0382 	bfc	r3, #2, #1
 8001ae2:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  	CAN_Controller_Inits.CANCTRL_Reg.Bits.OSM = oneShotModeEnabled;
 8001ae6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001aea:	f043 0308 	orr.w	r3, r3, #8
 8001aee:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  	CAN_Controller_Inits.CANCTRL_Reg.Bits.ABAT = abortAllTransmissions;
 8001af2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001af6:	f36f 1304 	bfc	r3, #4, #1
 8001afa:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  	CAN_Controller_Inits.CANCTRL_Reg.Bits.REQOP = normalOperationMode;
 8001afe:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001b02:	f36f 1347 	bfc	r3, #5, #3
 8001b06:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  	CAN_Controller_Inits.CNF1_Reg.Bits.BRP = 0;
 8001b0a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001b0e:	f36f 0305 	bfc	r3, #0, #6
 8001b12:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  	CAN_Controller_Inits.CNF1_Reg.Bits.SJW = length1xT_Q;
 8001b16:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001b1a:	f36f 1387 	bfc	r3, #6, #2
 8001b1e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  	CAN_Controller_Inits.CNF2_Reg.Bits.PRSEG = 4;
 8001b22:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b26:	2204      	movs	r2, #4
 8001b28:	f362 0302 	bfi	r3, r2, #0, #3
 8001b2c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  	CAN_Controller_Inits.CNF2_Reg.Bits.PHSEG1 = 1;
 8001b30:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b34:	2201      	movs	r2, #1
 8001b36:	f362 03c5 	bfi	r3, r2, #3, #3
 8001b3a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  	CAN_Controller_Inits.CNF2_Reg.Bits.SAM = busSampledOnceAtSamplePoint;
 8001b3e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b42:	f36f 1386 	bfc	r3, #6, #1
 8001b46:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  	CAN_Controller_Inits.CNF2_Reg.Bits.BLTMODE = ps2LengthDeterminedByCNF3;
 8001b4a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b52:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  	CAN_Controller_Inits.CNF3_Reg.Bits.PHSEG2 = 1;
 8001b56:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f362 0302 	bfi	r3, r2, #0, #3
 8001b60:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  	CAN_Controller_Inits.CNF3_Reg.Bits.WAKFIL = wakeUpFilterIsDisabled;
 8001b64:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001b68:	f36f 1386 	bfc	r3, #6, #1
 8001b6c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  	CAN_Controller_Inits.CNF3_Reg.Bits.SOF = clockoutPinIsEnabledForClockOutFunction;
 8001b70:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001b74:	f36f 13c7 	bfc	r3, #7, #1
 8001b78:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

	EPOS4_Inits_t Motor_Inits;
	Motor_Inits.Requirements.isFirstStepRequired = 1;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	713b      	strb	r3, [r7, #4]
	Motor_Inits.Requirements.isModeOfOperationRequired = 1;
 8001b80:	2301      	movs	r3, #1
 8001b82:	717b      	strb	r3, [r7, #5]
	Motor_Inits.FirstStep.CAN_BitRate = rate1000Kbps;
 8001b84:	2300      	movs	r3, #0
 8001b86:	723b      	strb	r3, [r7, #8]
	Motor_Inits.FirstStep.MotorType = trapezoidalPmBlMotor;
 8001b88:	230b      	movs	r3, #11
 8001b8a:	727b      	strb	r3, [r7, #9]
	Motor_Inits.FirstStep.nominalCurrent = 6600;
 8001b8c:	f641 13c8 	movw	r3, #6600	; 0x19c8
 8001b90:	60fb      	str	r3, [r7, #12]
	Motor_Inits.FirstStep.outputCurrentLimit = 29300;
 8001b92:	f247 2374 	movw	r3, #29300	; 0x7274
 8001b96:	613b      	str	r3, [r7, #16]
	Motor_Inits.FirstStep.numberOfPolePairs = 21;
 8001b98:	2315      	movs	r3, #21
 8001b9a:	753b      	strb	r3, [r7, #20]
	Motor_Inits.FirstStep.thermalTimeConstantWinding = 400;
 8001b9c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001ba0:	82fb      	strh	r3, [r7, #22]
	Motor_Inits.FirstStep.torqueConstant = 95000;
 8001ba2:	4b4c      	ldr	r3, [pc, #304]	; (8001cd4 <main+0x27c>)
 8001ba4:	61bb      	str	r3, [r7, #24]
	Motor_Inits.FirstStep.maxMotorSpeed = 2384;
 8001ba6:	f44f 6315 	mov.w	r3, #2384	; 0x950
 8001baa:	61fb      	str	r3, [r7, #28]
	Motor_Inits.FirstStep.maxGearInputSpeed = 100000;
 8001bac:	4b4a      	ldr	r3, [pc, #296]	; (8001cd8 <main+0x280>)
 8001bae:	623b      	str	r3, [r7, #32]
	Motor_Inits.FirstStep.sensorsConfiguration = 0x00100000; // ??
 8001bb0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
	Motor_Inits.FirstStep.controlStructure = 0x00030111; // ??
 8001bb6:	4b49      	ldr	r3, [pc, #292]	; (8001cdc <main+0x284>)
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
	Motor_Inits.FirstStep.commutationSensors = 0x00000030; // ??
 8001bba:	2330      	movs	r3, #48	; 0x30
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	Motor_Inits.FirstStep.axisConfigMiscellaneous = 0x00000000; // ??
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	633b      	str	r3, [r7, #48]	; 0x30
	Motor_Inits.FirstStep.currentControllerP_Gain = 643609;
 8001bc2:	4b47      	ldr	r3, [pc, #284]	; (8001ce0 <main+0x288>)
 8001bc4:	637b      	str	r3, [r7, #52]	; 0x34
	Motor_Inits.FirstStep.currentControllerI_Gain = 2791837;
 8001bc6:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <main+0x28c>)
 8001bc8:	63bb      	str	r3, [r7, #56]	; 0x38
	Motor_Inits.ModeOfOperation = cyclicSynchronousTorqueMode;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	struct Configuration_s Config;
	Config.Device = ankle;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	707b      	strb	r3, [r7, #1]
	Config.Side = right;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	703b      	strb	r3, [r7, #0]
	Config.kneeMotorId = 1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	70fb      	strb	r3, [r7, #3]
	Config.ankleMotorId = 2;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	70bb      	strb	r3, [r7, #2]

/*******************************************************************************
* USER INITIALIZATIONS
*******************************************************************************/

	LL_SYSTICK_EnableIT();
 8001be0:	f7ff fef6 	bl	80019d0 <LL_SYSTICK_EnableIT>

	LL_LPTIM_Enable(LPTIM2);
 8001be4:	4840      	ldr	r0, [pc, #256]	; (8001ce8 <main+0x290>)
 8001be6:	f7ff fd01 	bl	80015ec <LL_LPTIM_Enable>
	LL_LPTIM_EnableIT_ARRM(LPTIM2);
 8001bea:	483f      	ldr	r0, [pc, #252]	; (8001ce8 <main+0x290>)
 8001bec:	f7ff fd34 	bl	8001658 <LL_LPTIM_EnableIT_ARRM>
	LL_LPTIM_SetAutoReload(LPTIM2, LPTIM2_PERIOD);
 8001bf0:	213f      	movs	r1, #63	; 0x3f
 8001bf2:	483d      	ldr	r0, [pc, #244]	; (8001ce8 <main+0x290>)
 8001bf4:	f7ff fd1d 	bl	8001632 <LL_LPTIM_SetAutoReload>
	LL_LPTIM_StartCounter(LPTIM2, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 8001bf8:	2104      	movs	r1, #4
 8001bfa:	483b      	ldr	r0, [pc, #236]	; (8001ce8 <main+0x290>)
 8001bfc:	f7ff fd06 	bl	800160c <LL_LPTIM_StartCounter>

	LL_SPI_Enable(SPI1);
 8001c00:	483a      	ldr	r0, [pc, #232]	; (8001cec <main+0x294>)
 8001c02:	f7ff ff19 	bl	8001a38 <LL_SPI_Enable>
	LL_SPI_Enable(SPI2);
 8001c06:	4832      	ldr	r0, [pc, #200]	; (8001cd0 <main+0x278>)
 8001c08:	f7ff ff16 	bl	8001a38 <LL_SPI_Enable>
	LL_ADC_Enable(ADC1);
 8001c0c:	4838      	ldr	r0, [pc, #224]	; (8001cf0 <main+0x298>)
 8001c0e:	f7ff fcd9 	bl	80015c4 <LL_ADC_Enable>
	LL_ADC_Enable(ADC2);
 8001c12:	4838      	ldr	r0, [pc, #224]	; (8001cf4 <main+0x29c>)
 8001c14:	f7ff fcd6 	bl	80015c4 <LL_ADC_Enable>

	if(MPU925x_Init(SPI1, IMU_CS_GPIO_Port, IMU_CS_Pin))
 8001c18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c1c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001c20:	4832      	ldr	r0, [pc, #200]	; (8001cec <main+0x294>)
 8001c22:	f003 fd5f 	bl	80056e4 <MPU925x_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <main+0x1d8>
		Error_Handler();
 8001c2c:	f000 f8c4 	bl	8001db8 <Error_Handler>
	MPU925x_SetAccelSensitivity(mpu925x_accelSensitivity_8g);
 8001c30:	2002      	movs	r0, #2
 8001c32:	f003 fd7d 	bl	8005730 <MPU925x_SetAccelSensitivity>
	MPU925x_SetGyroSensitivity(mpu925x_gyroSensitivity_1000dps);
 8001c36:	2002      	movs	r0, #2
 8001c38:	f003 fdf6 	bl	8005828 <MPU925x_SetGyroSensitivity>

	if(MCP25625_Init(&CAN_Controller_Inits))
 8001c3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c40:	4618      	mov	r0, r3
 8001c42:	f003 f9a3 	bl	8004f8c <MCP25625_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <main+0x1f8>
		Error_Handler();
 8001c4c:	f000 f8b4 	bl	8001db8 <Error_Handler>

	if((Config.Device == ankle) || (Config.Device == combined))
 8001c50:	787b      	ldrb	r3, [r7, #1]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d002      	beq.n	8001c5c <main+0x204>
 8001c56:	787b      	ldrb	r3, [r7, #1]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d105      	bne.n	8001c68 <main+0x210>
		EPOS4_Init(Config.ankleMotorId, &Motor_Inits);
 8001c5c:	78bb      	ldrb	r3, [r7, #2]
 8001c5e:	1d3a      	adds	r2, r7, #4
 8001c60:	4611      	mov	r1, r2
 8001c62:	4618      	mov	r0, r3
 8001c64:	f002 fcbc 	bl	80045e0 <EPOS4_Init>
	if((Config.Device == knee) || (Config.Device == combined))
 8001c68:	787b      	ldrb	r3, [r7, #1]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d002      	beq.n	8001c74 <main+0x21c>
 8001c6e:	787b      	ldrb	r3, [r7, #1]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d105      	bne.n	8001c80 <main+0x228>
		EPOS4_Init(Config.kneeMotorId, &Motor_Inits);
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	1d3a      	adds	r2, r7, #4
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f002 fcb0 	bl	80045e0 <EPOS4_Init>

	AS5145B_Init(&MagEnc);
 8001c80:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c84:	4618      	mov	r0, r3
 8001c86:	f002 fba9 	bl	80043dc <AS5145B_Init>

	InitProsthesisControl(&Config);
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f000 f8d9 	bl	8001e44 <InitProsthesisControl>

	for(uint16_t i = 0; i < 1000; i++);		// Remove spikes from beginning??
 8001c92:	2300      	movs	r3, #0
 8001c94:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001c98:	e004      	b.n	8001ca4 <main+0x24c>
 8001c9a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001ca4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001ca8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cac:	d3f5      	bcc.n	8001c9a <main+0x242>

/*******************************************************************************
* USER TEST PROGRAMS
*******************************************************************************/

	RequireTestProgram(readOnly);
 8001cae:	2001      	movs	r0, #1
 8001cb0:	f000 f988 	bl	8001fc4 <RequireTestProgram>
* USER MAIN LOOP
*******************************************************************************/

  while(1)
  {
	  if(isProsthesisControlRequired)
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <main+0x2a0>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0fb      	beq.n	8001cb4 <main+0x25c>
	  {
		  RunProsthesisControl();
 8001cbc:	f000 f996 	bl	8001fec <RunProsthesisControl>
		  isProsthesisControlRequired = 0;
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <main+0x2a0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
	  if(isProsthesisControlRequired)
 8001cc6:	e7f5      	b.n	8001cb4 <main+0x25c>
 8001cc8:	48000800 	.word	0x48000800
 8001ccc:	48000400 	.word	0x48000400
 8001cd0:	40003800 	.word	0x40003800
 8001cd4:	00017318 	.word	0x00017318
 8001cd8:	000186a0 	.word	0x000186a0
 8001cdc:	00030111 	.word	0x00030111
 8001ce0:	0009d219 	.word	0x0009d219
 8001ce4:	002a999d 	.word	0x002a999d
 8001ce8:	40009400 	.word	0x40009400
 8001cec:	40013000 	.word	0x40013000
 8001cf0:	50040000 	.word	0x50040000
 8001cf4:	50040100 	.word	0x50040100
 8001cf8:	2000009c 	.word	0x2000009c

08001cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8001d00:	2004      	movs	r0, #4
 8001d02:	f7ff fe43 	bl	800198c <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8001d06:	bf00      	nop
 8001d08:	f7ff fe54 	bl	80019b4 <LL_FLASH_GetLatency>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	d1fa      	bne.n	8001d08 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001d12:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d16:	f7ff fe6b 	bl	80019f0 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_MSI_Enable();
 8001d1a:	f7ff fce9 	bl	80016f0 <LL_RCC_MSI_Enable>

   /* Wait till MSI is ready */
  while(LL_RCC_MSI_IsReady() != 1)
 8001d1e:	bf00      	nop
 8001d20:	f7ff fcf6 	bl	8001710 <LL_RCC_MSI_IsReady>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d1fa      	bne.n	8001d20 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_MSI_EnableRangeSelection();
 8001d2a:	f7ff fd13 	bl	8001754 <LL_RCC_MSI_EnableRangeSelection>
  LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_11);
 8001d2e:	20b0      	movs	r0, #176	; 0xb0
 8001d30:	f7ff fd20 	bl	8001774 <LL_RCC_MSI_SetRange>
  LL_RCC_MSI_SetCalibTrimming(0);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff fd31 	bl	800179c <LL_RCC_MSI_SetCalibTrimming>
  LL_PWR_EnableBkUpAccess();
 8001d3a:	f7ff fe6d 	bl	8001a18 <LL_PWR_EnableBkUpAccess>
  LL_RCC_LSE_SetDriveCapability(LL_RCC_LSEDRIVE_LOW);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff fcac 	bl	800169c <LL_RCC_LSE_SetDriveCapability>
  LL_RCC_LSE_Enable();
 8001d44:	f7ff fc98 	bl	8001678 <LL_RCC_LSE_Enable>

   /* Wait till LSE is ready */
  while(LL_RCC_LSE_IsReady() != 1)
 8001d48:	bf00      	nop
 8001d4a:	f7ff fcbd 	bl	80016c8 <LL_RCC_LSE_IsReady>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d1fa      	bne.n	8001d4a <SystemClock_Config+0x4e>
  {

  }
  LL_RCC_MSI_EnablePLLMode();
 8001d54:	f7ff fcee 	bl	8001734 <LL_RCC_MSI_EnablePLLMode>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_6, 40, LL_RCC_PLLR_DIV_4);
 8001d58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d5c:	2228      	movs	r2, #40	; 0x28
 8001d5e:	2150      	movs	r1, #80	; 0x50
 8001d60:	2001      	movs	r0, #1
 8001d62:	f7ff fdb3 	bl	80018cc <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8001d66:	f7ff fdd1 	bl	800190c <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8001d6a:	f7ff fd8b 	bl	8001884 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001d6e:	bf00      	nop
 8001d70:	f7ff fd98 	bl	80018a4 <LL_RCC_PLL_IsReady>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d1fa      	bne.n	8001d70 <SystemClock_Config+0x74>
  {

  }
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001d7a:	2003      	movs	r0, #3
 8001d7c:	f7ff fd24 	bl	80017c8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001d80:	bf00      	nop
 8001d82:	f7ff fd35 	bl	80017f0 <LL_RCC_GetSysClkSource>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b0c      	cmp	r3, #12
 8001d8a:	d1fa      	bne.n	8001d82 <SystemClock_Config+0x86>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff fd3d 	bl	800180c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001d92:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001d96:	f7ff fd4d 	bl	8001834 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001d9a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d9e:	f7ff fd5d 	bl	800185c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(80000000);
 8001da2:	4804      	ldr	r0, [pc, #16]	; (8001db4 <SystemClock_Config+0xb8>)
 8001da4:	f005 f956 	bl	8007054 <LL_Init1msTick>

  LL_SetSystemCoreClock(80000000);
 8001da8:	4802      	ldr	r0, [pc, #8]	; (8001db4 <SystemClock_Config+0xb8>)
 8001daa:	f005 f989 	bl	80070c0 <LL_SetSystemCoreClock>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	04c4b400 	.word	0x04c4b400

08001db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001dbc:	b672      	cpsid	i
}
 8001dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dc0:	e7fe      	b.n	8001dc0 <Error_Handler+0x8>

08001dc2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001dd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001dd6:	f043 0204 	orr.w	r2, r3, #4
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	b29b      	uxth	r3, r3
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0304 	and.w	r3, r3, #4
 8001e14:	2b04      	cmp	r3, #4
 8001e16:	d101      	bne.n	8001e1c <LL_ADC_IsActiveFlag_EOC+0x18>
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e000      	b.n	8001e1e <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2204      	movs	r2, #4
 8001e36:	601a      	str	r2, [r3, #0]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <InitProsthesisControl>:
* PUBLIC FUNCTIONS
*******************************************************************************/

// Includes variables that are subject to change during testing for convenience
void InitProsthesisControl(struct Configuration_s *Options)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	461a      	mov	r2, r3
	memcpy(&Config, Options, sizeof(struct Configuration_s));
 8001e52:	4b4c      	ldr	r3, [pc, #304]	; (8001f84 <InitProsthesisControl+0x140>)
 8001e54:	601a      	str	r2, [r3, #0]

	if((Config.Device == ankle) || (Config.Device == combined))
 8001e56:	4b4b      	ldr	r3, [pc, #300]	; (8001f84 <InitProsthesisControl+0x140>)
 8001e58:	785b      	ldrb	r3, [r3, #1]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <InitProsthesisControl+0x22>
 8001e5e:	4b49      	ldr	r3, [pc, #292]	; (8001f84 <InitProsthesisControl+0x140>)
 8001e60:	785b      	ldrb	r3, [r3, #1]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d137      	bne.n	8001ed6 <InitProsthesisControl+0x92>
	{
		CM_Ankle.motorId = Config.ankleMotorId;
 8001e66:	4b47      	ldr	r3, [pc, #284]	; (8001f84 <InitProsthesisControl+0x140>)
 8001e68:	789a      	ldrb	r2, [r3, #2]
 8001e6a:	4b47      	ldr	r3, [pc, #284]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e6c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
		ankleEncBias = 1325 * AS5145B_RAW2DEG;
 8001e70:	4b46      	ldr	r3, [pc, #280]	; (8001f8c <InitProsthesisControl+0x148>)
 8001e72:	4a47      	ldr	r2, [pc, #284]	; (8001f90 <InitProsthesisControl+0x14c>)
 8001e74:	601a      	str	r2, [r3, #0]

		CM_Ankle.ImpCtrl.eqPoint = 0.0f;
 8001e76:	4b44      	ldr	r3, [pc, #272]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	625a      	str	r2, [r3, #36]	; 0x24
		CM_Ankle.ImpCtrl.kd = 0.0f;
 8001e7e:	4b42      	ldr	r3, [pc, #264]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e80:	f04f 0200 	mov.w	r2, #0
 8001e84:	629a      	str	r2, [r3, #40]	; 0x28
		CM_Ankle.ImpCtrl.kp = 0.0f;
 8001e86:	4b40      	ldr	r3, [pc, #256]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	62da      	str	r2, [r3, #44]	; 0x2c
		CM_Ankle.StanceCtrl.eqPoint = 0.0f;
 8001e8e:	4b3e      	ldr	r3, [pc, #248]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	63da      	str	r2, [r3, #60]	; 0x3c
		CM_Ankle.StanceCtrl.kd = 0.0f;
 8001e96:	4b3c      	ldr	r3, [pc, #240]	; (8001f88 <InitProsthesisControl+0x144>)
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	641a      	str	r2, [r3, #64]	; 0x40
		CM_Ankle.StanceCtrl.kp = 0.0f;
 8001e9e:	4b3a      	ldr	r3, [pc, #232]	; (8001f88 <InitProsthesisControl+0x144>)
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	645a      	str	r2, [r3, #68]	; 0x44
		CM_Ankle.SwingFlexCtrl.eqPoint = 0.0f;
 8001ea6:	4b38      	ldr	r3, [pc, #224]	; (8001f88 <InitProsthesisControl+0x144>)
 8001ea8:	f04f 0200 	mov.w	r2, #0
 8001eac:	649a      	str	r2, [r3, #72]	; 0x48
		CM_Ankle.SwingFlexCtrl.kd = 0.0f;
 8001eae:	4b36      	ldr	r3, [pc, #216]	; (8001f88 <InitProsthesisControl+0x144>)
 8001eb0:	f04f 0200 	mov.w	r2, #0
 8001eb4:	64da      	str	r2, [r3, #76]	; 0x4c
		CM_Ankle.SwingFlexCtrl.kp = 0.0f;
 8001eb6:	4b34      	ldr	r3, [pc, #208]	; (8001f88 <InitProsthesisControl+0x144>)
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	651a      	str	r2, [r3, #80]	; 0x50
		CM_Ankle.SwingExtCtrl.eqPoint = 0.0f;
 8001ebe:	4b32      	ldr	r3, [pc, #200]	; (8001f88 <InitProsthesisControl+0x144>)
 8001ec0:	f04f 0200 	mov.w	r2, #0
 8001ec4:	655a      	str	r2, [r3, #84]	; 0x54
		CM_Ankle.SwingExtCtrl.kd = 0.0f;
 8001ec6:	4b30      	ldr	r3, [pc, #192]	; (8001f88 <InitProsthesisControl+0x144>)
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	659a      	str	r2, [r3, #88]	; 0x58
		CM_Ankle.SwingExtCtrl.kp = 0.0f;
 8001ece:	4b2e      	ldr	r3, [pc, #184]	; (8001f88 <InitProsthesisControl+0x144>)
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	65da      	str	r2, [r3, #92]	; 0x5c
	}

	if((Config.Device == knee) || (Config.Device == combined))
 8001ed6:	4b2b      	ldr	r3, [pc, #172]	; (8001f84 <InitProsthesisControl+0x140>)
 8001ed8:	785b      	ldrb	r3, [r3, #1]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d003      	beq.n	8001ee6 <InitProsthesisControl+0xa2>
 8001ede:	4b29      	ldr	r3, [pc, #164]	; (8001f84 <InitProsthesisControl+0x140>)
 8001ee0:	785b      	ldrb	r3, [r3, #1]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d137      	bne.n	8001f56 <InitProsthesisControl+0x112>
	{
		CM_Knee.motorId = Config.kneeMotorId;
 8001ee6:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <InitProsthesisControl+0x140>)
 8001ee8:	78da      	ldrb	r2, [r3, #3]
 8001eea:	4b2a      	ldr	r3, [pc, #168]	; (8001f94 <InitProsthesisControl+0x150>)
 8001eec:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
		kneeEncBias = 2244 * AS5145B_RAW2DEG;
 8001ef0:	4b29      	ldr	r3, [pc, #164]	; (8001f98 <InitProsthesisControl+0x154>)
 8001ef2:	4a2a      	ldr	r2, [pc, #168]	; (8001f9c <InitProsthesisControl+0x158>)
 8001ef4:	601a      	str	r2, [r3, #0]

		CM_Knee.ImpCtrl.eqPoint = 0.0f;
 8001ef6:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <InitProsthesisControl+0x150>)
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	625a      	str	r2, [r3, #36]	; 0x24
		CM_Knee.ImpCtrl.kd = 0.0f;
 8001efe:	4b25      	ldr	r3, [pc, #148]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
		CM_Knee.ImpCtrl.kp = 0.0f;
 8001f06:	4b23      	ldr	r3, [pc, #140]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f08:	f04f 0200 	mov.w	r2, #0
 8001f0c:	62da      	str	r2, [r3, #44]	; 0x2c
		CM_Knee.StanceCtrl.eqPoint = 0.0f;
 8001f0e:	4b21      	ldr	r3, [pc, #132]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	63da      	str	r2, [r3, #60]	; 0x3c
		CM_Knee.StanceCtrl.kd = 0.0f;
 8001f16:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	641a      	str	r2, [r3, #64]	; 0x40
		CM_Knee.StanceCtrl.kp = 0.0f;
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	645a      	str	r2, [r3, #68]	; 0x44
		CM_Knee.SwingFlexCtrl.eqPoint = 0.0f;
 8001f26:	4b1b      	ldr	r3, [pc, #108]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	649a      	str	r2, [r3, #72]	; 0x48
		CM_Knee.SwingFlexCtrl.kd = 0.0f;
 8001f2e:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	64da      	str	r2, [r3, #76]	; 0x4c
		CM_Knee.SwingFlexCtrl.kp = 0.0f;
 8001f36:	4b17      	ldr	r3, [pc, #92]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f38:	f04f 0200 	mov.w	r2, #0
 8001f3c:	651a      	str	r2, [r3, #80]	; 0x50
		CM_Knee.SwingExtCtrl.eqPoint = 0.0f;
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	655a      	str	r2, [r3, #84]	; 0x54
		CM_Knee.SwingExtCtrl.kd = 0.0f;
 8001f46:	4b13      	ldr	r3, [pc, #76]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	659a      	str	r2, [r3, #88]	; 0x58
		CM_Knee.SwingExtCtrl.kp = 0.0f;
 8001f4e:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <InitProsthesisControl+0x150>)
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	65da      	str	r2, [r3, #92]	; 0x5c
	}

	CM_lcBot_lowerBound = 1398.0f;
 8001f56:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <InitProsthesisControl+0x15c>)
 8001f58:	4a12      	ldr	r2, [pc, #72]	; (8001fa4 <InitProsthesisControl+0x160>)
 8001f5a:	601a      	str	r2, [r3, #0]
	CM_lcBot_upperBound = 1425.0f;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <InitProsthesisControl+0x164>)
 8001f5e:	4a13      	ldr	r2, [pc, #76]	; (8001fac <InitProsthesisControl+0x168>)
 8001f60:	601a      	str	r2, [r3, #0]
	CM_lcTop_lowerBound = 1415.0f;
 8001f62:	4b13      	ldr	r3, [pc, #76]	; (8001fb0 <InitProsthesisControl+0x16c>)
 8001f64:	4a13      	ldr	r2, [pc, #76]	; (8001fb4 <InitProsthesisControl+0x170>)
 8001f66:	601a      	str	r2, [r3, #0]
	CM_lcTop_upperBound = 1451.0f;
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <InitProsthesisControl+0x174>)
 8001f6a:	4a14      	ldr	r2, [pc, #80]	; (8001fbc <InitProsthesisControl+0x178>)
 8001f6c:	601a      	str	r2, [r3, #0]

	CM_kneeSpeedThreshold = 0.0f;
 8001f6e:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <InitProsthesisControl+0x17c>)
 8001f70:	f04f 0200 	mov.w	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	200000a8 	.word	0x200000a8
 8001f88:	200001b8 	.word	0x200001b8
 8001f8c:	200000a0 	.word	0x200000a0
 8001f90:	42e8e900 	.word	0x42e8e900
 8001f94:	20000250 	.word	0x20000250
 8001f98:	200000a4 	.word	0x200000a4
 8001f9c:	43453a00 	.word	0x43453a00
 8001fa0:	200001a8 	.word	0x200001a8
 8001fa4:	44aec000 	.word	0x44aec000
 8001fa8:	200001a4 	.word	0x200001a4
 8001fac:	44b22000 	.word	0x44b22000
 8001fb0:	200001b0 	.word	0x200001b0
 8001fb4:	44b0e000 	.word	0x44b0e000
 8001fb8:	200001ac 	.word	0x200001ac
 8001fbc:	44b56000 	.word	0x44b56000
 8001fc0:	200001b4 	.word	0x200001b4

08001fc4 <RequireTestProgram>:

void RequireTestProgram(enum TestPrograms_e testProgram)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
	if(testProgram != none)
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d002      	beq.n	8001fda <RequireTestProgram+0x16>
		isTestProgramRequired = 1;
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <RequireTestProgram+0x24>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	701a      	strb	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	200001a1 	.word	0x200001a1

08001fec <RunProsthesisControl>:

void RunProsthesisControl(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	GetInputs();
 8001ff0:	f000 f828 	bl	8002044 <GetInputs>
	ProcessInputs();
 8001ff4:	f000 f8c8 	bl	8002188 <ProcessInputs>

	if(isTestProgramRequired)
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <RunProsthesisControl+0x4c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d002      	beq.n	8002006 <RunProsthesisControl+0x1a>
		RunTestProgram();
 8002000:	f001 fe34 	bl	8003c6c <RunTestProgram>
 8002004:	e003      	b.n	800200e <RunProsthesisControl+0x22>
	else
	{
		RunStateMachine();
 8002006:	f001 fc1f 	bl	8003848 <RunStateMachine>
		RunImpedanceControl();
 800200a:	f001 fd4d 	bl	8003aa8 <RunImpedanceControl>
	}

	// Check for first and second executions, needed for derivatives, filters, etc.
	if(isFirst)
 800200e:	4b0b      	ldr	r3, [pc, #44]	; (800203c <RunProsthesisControl+0x50>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d006      	beq.n	8002024 <RunProsthesisControl+0x38>
	{
		isFirst = 0;
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <RunProsthesisControl+0x50>)
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
		isSecond = 1;
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <RunProsthesisControl+0x54>)
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]
	}
	else if(isSecond)
		isSecond = 0;
}
 8002022:	e006      	b.n	8002032 <RunProsthesisControl+0x46>
	else if(isSecond)
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <RunProsthesisControl+0x54>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d002      	beq.n	8002032 <RunProsthesisControl+0x46>
		isSecond = 0;
 800202c:	4b04      	ldr	r3, [pc, #16]	; (8002040 <RunProsthesisControl+0x54>)
 800202e:	2200      	movs	r2, #0
 8002030:	701a      	strb	r2, [r3, #0]
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200001a1 	.word	0x200001a1
 800203c:	20000008 	.word	0x20000008
 8002040:	200001a0 	.word	0x200001a0

08002044 <GetInputs>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

void GetInputs(void)
{
 8002044:	b5b0      	push	{r4, r5, r7, lr}
 8002046:	b08c      	sub	sp, #48	; 0x30
 8002048:	af00      	add	r7, sp, #0
	// Differentiate between two IMUs??
	if((Config.Device == ankle) || (Config.Device == combined))
 800204a:	4b37      	ldr	r3, [pc, #220]	; (8002128 <GetInputs+0xe4>)
 800204c:	785b      	ldrb	r3, [r3, #1]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <GetInputs+0x16>
 8002052:	4b35      	ldr	r3, [pc, #212]	; (8002128 <GetInputs+0xe4>)
 8002054:	785b      	ldrb	r3, [r3, #1]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d120      	bne.n	800209c <GetInputs+0x58>
	{
		CM_Ankle.jointAngle[0] = AS5145B_ReadPosition_Deg() - ankleEncBias;
 800205a:	f002 fa81 	bl	8004560 <AS5145B_ReadPosition_Deg>
 800205e:	eeb0 7a40 	vmov.f32	s14, s0
 8002062:	4b32      	ldr	r3, [pc, #200]	; (800212c <GetInputs+0xe8>)
 8002064:	edd3 7a00 	vldr	s15, [r3]
 8002068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800206c:	ee17 0a90 	vmov	r0, s15
 8002070:	f7fe fa0e 	bl	8000490 <__aeabi_f2d>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	492d      	ldr	r1, [pc, #180]	; (8002130 <GetInputs+0xec>)
 800207a:	e9c1 2300 	strd	r2, r3, [r1]
		AnkleIMUData = MPU925x_ReadIMU();
 800207e:	4c2d      	ldr	r4, [pc, #180]	; (8002134 <GetInputs+0xf0>)
 8002080:	463b      	mov	r3, r7
 8002082:	4618      	mov	r0, r3
 8002084:	f003 fc4c 	bl	8005920 <MPU925x_ReadIMU>
 8002088:	4625      	mov	r5, r4
 800208a:	463c      	mov	r4, r7
 800208c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800208e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002090:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002094:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002098:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	}

	if((Config.Device == knee) || (Config.Device == combined))
 800209c:	4b22      	ldr	r3, [pc, #136]	; (8002128 <GetInputs+0xe4>)
 800209e:	785b      	ldrb	r3, [r3, #1]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d003      	beq.n	80020ac <GetInputs+0x68>
 80020a4:	4b20      	ldr	r3, [pc, #128]	; (8002128 <GetInputs+0xe4>)
 80020a6:	785b      	ldrb	r3, [r3, #1]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d120      	bne.n	80020ee <GetInputs+0xaa>
	{
		CM_Knee.jointAngle[0] = AS5145B_ReadPosition_Deg() - kneeEncBias;
 80020ac:	f002 fa58 	bl	8004560 <AS5145B_ReadPosition_Deg>
 80020b0:	eeb0 7a40 	vmov.f32	s14, s0
 80020b4:	4b20      	ldr	r3, [pc, #128]	; (8002138 <GetInputs+0xf4>)
 80020b6:	edd3 7a00 	vldr	s15, [r3]
 80020ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020be:	ee17 0a90 	vmov	r0, s15
 80020c2:	f7fe f9e5 	bl	8000490 <__aeabi_f2d>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	491c      	ldr	r1, [pc, #112]	; (800213c <GetInputs+0xf8>)
 80020cc:	e9c1 2300 	strd	r2, r3, [r1]
		KneeIMUData = MPU925x_ReadIMU();
 80020d0:	4c1b      	ldr	r4, [pc, #108]	; (8002140 <GetInputs+0xfc>)
 80020d2:	463b      	mov	r3, r7
 80020d4:	4618      	mov	r0, r3
 80020d6:	f003 fc23 	bl	8005920 <MPU925x_ReadIMU>
 80020da:	4625      	mov	r5, r4
 80020dc:	463c      	mov	r4, r7
 80020de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80020ea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	}

	LoadCell->bot[0] = ReadLoadCell(ADC1);
 80020ee:	4815      	ldr	r0, [pc, #84]	; (8002144 <GetInputs+0x100>)
 80020f0:	f000 f82e 	bl	8002150 <ReadLoadCell>
 80020f4:	4603      	mov	r3, r0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe f9a8 	bl	800044c <__aeabi_ui2d>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4911      	ldr	r1, [pc, #68]	; (8002148 <GetInputs+0x104>)
 8002102:	e9c1 2300 	strd	r2, r3, [r1]
	LoadCell->top[0] = ReadLoadCell(ADC2);
 8002106:	4811      	ldr	r0, [pc, #68]	; (800214c <GetInputs+0x108>)
 8002108:	f000 f822 	bl	8002150 <ReadLoadCell>
 800210c:	4603      	mov	r3, r0
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe f99c 	bl	800044c <__aeabi_ui2d>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	490b      	ldr	r1, [pc, #44]	; (8002148 <GetInputs+0x104>)
 800211a:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800211e:	bf00      	nop
 8002120:	3730      	adds	r7, #48	; 0x30
 8002122:	46bd      	mov	sp, r7
 8002124:	bdb0      	pop	{r4, r5, r7, pc}
 8002126:	bf00      	nop
 8002128:	200000a8 	.word	0x200000a8
 800212c:	200000a0 	.word	0x200000a0
 8002130:	200001b8 	.word	0x200001b8
 8002134:	20000140 	.word	0x20000140
 8002138:	200000a4 	.word	0x200000a4
 800213c:	20000250 	.word	0x20000250
 8002140:	20000170 	.word	0x20000170
 8002144:	50040000 	.word	0x50040000
 8002148:	200000b0 	.word	0x200000b0
 800214c:	50040100 	.word	0x50040100

08002150 <ReadLoadCell>:

uint16_t ReadLoadCell(ADC_TypeDef *ADCx)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	LL_ADC_REG_StartConversion(ADCx);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff fe32 	bl	8001dc2 <LL_ADC_REG_StartConversion>
	while ( !LL_ADC_IsActiveFlag_EOC(ADCx) );
 800215e:	bf00      	nop
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff fe4f 	bl	8001e04 <LL_ADC_IsActiveFlag_EOC>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0f9      	beq.n	8002160 <ReadLoadCell+0x10>
	LL_ADC_ClearFlag_EOC(ADCx);								// remove this??
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff fe5c 	bl	8001e2a <LL_ADC_ClearFlag_EOC>
	uint16_t data = LL_ADC_REG_ReadConversionData12(ADCx);	// Change resolution??
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff fe39 	bl	8001dea <LL_ADC_REG_ReadConversionData12>
 8002178:	4603      	mov	r3, r0
 800217a:	81fb      	strh	r3, [r7, #14]
	return data;
 800217c:	89fb      	ldrh	r3, [r7, #14]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <ProcessInputs>:

void ProcessInputs(void)
{
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
	double tau = 1.0 / (2 * M_PI * 10);		// Time constant for practical differentiator (fc = 10 Hz)
 800218e:	a3a8      	add	r3, pc, #672	; (adr r3, 8002430 <ProcessInputs+0x2a8>)
 8002190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002194:	e9c7 2300 	strd	r2, r3, [r7]

	// Derivative of joint angle (joint speed) and filtering of load cells
	if(isFirst)
 8002198:	4b9d      	ldr	r3, [pc, #628]	; (8002410 <ProcessInputs+0x288>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d04e      	beq.n	800223e <ProcessInputs+0xb6>
	{
		if((Config.Device == ankle) || (Config.Device == combined))
 80021a0:	4b9c      	ldr	r3, [pc, #624]	; (8002414 <ProcessInputs+0x28c>)
 80021a2:	785b      	ldrb	r3, [r3, #1]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d003      	beq.n	80021b0 <ProcessInputs+0x28>
 80021a8:	4b9a      	ldr	r3, [pc, #616]	; (8002414 <ProcessInputs+0x28c>)
 80021aa:	785b      	ldrb	r3, [r3, #1]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d10c      	bne.n	80021ca <ProcessInputs+0x42>
		{
			CM_Ankle.jointSpeed = 0.0;
 80021b0:	4999      	ldr	r1, [pc, #612]	; (8002418 <ProcessInputs+0x290>)
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 80021be:	4b96      	ldr	r3, [pc, #600]	; (8002418 <ProcessInputs+0x290>)
 80021c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c4:	4994      	ldr	r1, [pc, #592]	; (8002418 <ProcessInputs+0x290>)
 80021c6:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		if((Config.Device == knee) || (Config.Device == combined))
 80021ca:	4b92      	ldr	r3, [pc, #584]	; (8002414 <ProcessInputs+0x28c>)
 80021cc:	785b      	ldrb	r3, [r3, #1]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d003      	beq.n	80021da <ProcessInputs+0x52>
 80021d2:	4b90      	ldr	r3, [pc, #576]	; (8002414 <ProcessInputs+0x28c>)
 80021d4:	785b      	ldrb	r3, [r3, #1]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d10c      	bne.n	80021f4 <ProcessInputs+0x6c>
		{
			CM_Knee.jointSpeed = 0.0;
 80021da:	4990      	ldr	r1, [pc, #576]	; (800241c <ProcessInputs+0x294>)
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	f04f 0300 	mov.w	r3, #0
 80021e4:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 80021e8:	4b8c      	ldr	r3, [pc, #560]	; (800241c <ProcessInputs+0x294>)
 80021ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ee:	498b      	ldr	r1, [pc, #556]	; (800241c <ProcessInputs+0x294>)
 80021f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		LoadCell->bot[2] = LoadCell->bot[0];
 80021f4:	4b8a      	ldr	r3, [pc, #552]	; (8002420 <ProcessInputs+0x298>)
 80021f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fa:	4989      	ldr	r1, [pc, #548]	; (8002420 <ProcessInputs+0x298>)
 80021fc:	e9c1 2304 	strd	r2, r3, [r1, #16]
		LoadCell->top[2] = LoadCell->top[0];
 8002200:	4b87      	ldr	r3, [pc, #540]	; (8002420 <ProcessInputs+0x298>)
 8002202:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002206:	4986      	ldr	r1, [pc, #536]	; (8002420 <ProcessInputs+0x298>)
 8002208:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		CM_LoadCell_Filtered->bot[0] = LoadCell->bot[0];
 800220c:	4b84      	ldr	r3, [pc, #528]	; (8002420 <ProcessInputs+0x298>)
 800220e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002212:	4984      	ldr	r1, [pc, #528]	; (8002424 <ProcessInputs+0x29c>)
 8002214:	e9c1 2300 	strd	r2, r3, [r1]
		CM_LoadCell_Filtered->top[0] = LoadCell->top[0];
 8002218:	4b81      	ldr	r3, [pc, #516]	; (8002420 <ProcessInputs+0x298>)
 800221a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800221e:	4981      	ldr	r1, [pc, #516]	; (8002424 <ProcessInputs+0x29c>)
 8002220:	e9c1 2306 	strd	r2, r3, [r1, #24]
		CM_LoadCell_Filtered->bot[2] = CM_LoadCell_Filtered->bot[0];
 8002224:	4b7f      	ldr	r3, [pc, #508]	; (8002424 <ProcessInputs+0x29c>)
 8002226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800222a:	497e      	ldr	r1, [pc, #504]	; (8002424 <ProcessInputs+0x29c>)
 800222c:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_LoadCell_Filtered->top[2] = CM_LoadCell_Filtered->top[0];
 8002230:	4b7c      	ldr	r3, [pc, #496]	; (8002424 <ProcessInputs+0x29c>)
 8002232:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002236:	497b      	ldr	r1, [pc, #492]	; (8002424 <ProcessInputs+0x29c>)
 8002238:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 800223c:	e2b2      	b.n	80027a4 <ProcessInputs+0x61c>
	}
	else if(isSecond)
 800223e:	4b7a      	ldr	r3, [pc, #488]	; (8002428 <ProcessInputs+0x2a0>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 80f8 	beq.w	8002438 <ProcessInputs+0x2b0>
	{
		if((Config.Device == ankle) || (Config.Device == combined))
 8002248:	4b72      	ldr	r3, [pc, #456]	; (8002414 <ProcessInputs+0x28c>)
 800224a:	785b      	ldrb	r3, [r3, #1]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <ProcessInputs+0xd0>
 8002250:	4b70      	ldr	r3, [pc, #448]	; (8002414 <ProcessInputs+0x28c>)
 8002252:	785b      	ldrb	r3, [r3, #1]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d155      	bne.n	8002304 <ProcessInputs+0x17c>
		{
			// Practical differentiator (bilinear transformation used)
			CM_Ankle.jointSpeed = (2*(CM_Ankle.jointAngle[0] - CM_Ankle.jointAngle[1]) + (2*tau - dt)*CM_Ankle.jointSpeed) / (dt + 2*tau);
 8002258:	4b6f      	ldr	r3, [pc, #444]	; (8002418 <ProcessInputs+0x290>)
 800225a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800225e:	4b6e      	ldr	r3, [pc, #440]	; (8002418 <ProcessInputs+0x290>)
 8002260:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002264:	f7fd ffb4 	bl	80001d0 <__aeabi_dsub>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4610      	mov	r0, r2
 800226e:	4619      	mov	r1, r3
 8002270:	4602      	mov	r2, r0
 8002272:	460b      	mov	r3, r1
 8002274:	f7fd ffae 	bl	80001d4 <__adddf3>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4614      	mov	r4, r2
 800227e:	461d      	mov	r5, r3
 8002280:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002284:	4602      	mov	r2, r0
 8002286:	460b      	mov	r3, r1
 8002288:	f7fd ffa4 	bl	80001d4 <__adddf3>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	4610      	mov	r0, r2
 8002292:	4619      	mov	r1, r3
 8002294:	4b65      	ldr	r3, [pc, #404]	; (800242c <ProcessInputs+0x2a4>)
 8002296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229a:	f7fd ff99 	bl	80001d0 <__aeabi_dsub>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4610      	mov	r0, r2
 80022a4:	4619      	mov	r1, r3
 80022a6:	4b5c      	ldr	r3, [pc, #368]	; (8002418 <ProcessInputs+0x290>)
 80022a8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80022ac:	f7fe f948 	bl	8000540 <__aeabi_dmul>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4620      	mov	r0, r4
 80022b6:	4629      	mov	r1, r5
 80022b8:	f7fd ff8c 	bl	80001d4 <__adddf3>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4614      	mov	r4, r2
 80022c2:	461d      	mov	r5, r3
 80022c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	f7fd ff82 	bl	80001d4 <__adddf3>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4610      	mov	r0, r2
 80022d6:	4619      	mov	r1, r3
 80022d8:	4b54      	ldr	r3, [pc, #336]	; (800242c <ProcessInputs+0x2a4>)
 80022da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022de:	f7fd ff79 	bl	80001d4 <__adddf3>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4620      	mov	r0, r4
 80022e8:	4629      	mov	r1, r5
 80022ea:	f7fe fa53 	bl	8000794 <__aeabi_ddiv>
 80022ee:	4602      	mov	r2, r0
 80022f0:	460b      	mov	r3, r1
 80022f2:	4949      	ldr	r1, [pc, #292]	; (8002418 <ProcessInputs+0x290>)
 80022f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 80022f8:	4b47      	ldr	r3, [pc, #284]	; (8002418 <ProcessInputs+0x290>)
 80022fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fe:	4946      	ldr	r1, [pc, #280]	; (8002418 <ProcessInputs+0x290>)
 8002300:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		if((Config.Device == knee) || (Config.Device == combined))
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <ProcessInputs+0x28c>)
 8002306:	785b      	ldrb	r3, [r3, #1]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d003      	beq.n	8002314 <ProcessInputs+0x18c>
 800230c:	4b41      	ldr	r3, [pc, #260]	; (8002414 <ProcessInputs+0x28c>)
 800230e:	785b      	ldrb	r3, [r3, #1]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d155      	bne.n	80023c0 <ProcessInputs+0x238>
		{
			// Practical differentiator (bilinear transformation used)
			CM_Knee.jointSpeed = (2*(CM_Knee.jointAngle[0] - CM_Knee.jointAngle[1]) + (2*tau - dt)*CM_Knee.jointSpeed) / (dt + 2*tau);
 8002314:	4b41      	ldr	r3, [pc, #260]	; (800241c <ProcessInputs+0x294>)
 8002316:	e9d3 0100 	ldrd	r0, r1, [r3]
 800231a:	4b40      	ldr	r3, [pc, #256]	; (800241c <ProcessInputs+0x294>)
 800231c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002320:	f7fd ff56 	bl	80001d0 <__aeabi_dsub>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4610      	mov	r0, r2
 800232a:	4619      	mov	r1, r3
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	f7fd ff50 	bl	80001d4 <__adddf3>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4614      	mov	r4, r2
 800233a:	461d      	mov	r5, r3
 800233c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	f7fd ff46 	bl	80001d4 <__adddf3>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	4b36      	ldr	r3, [pc, #216]	; (800242c <ProcessInputs+0x2a4>)
 8002352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002356:	f7fd ff3b 	bl	80001d0 <__aeabi_dsub>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	4610      	mov	r0, r2
 8002360:	4619      	mov	r1, r3
 8002362:	4b2e      	ldr	r3, [pc, #184]	; (800241c <ProcessInputs+0x294>)
 8002364:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002368:	f7fe f8ea 	bl	8000540 <__aeabi_dmul>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4620      	mov	r0, r4
 8002372:	4629      	mov	r1, r5
 8002374:	f7fd ff2e 	bl	80001d4 <__adddf3>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4614      	mov	r4, r2
 800237e:	461d      	mov	r5, r3
 8002380:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	f7fd ff24 	bl	80001d4 <__adddf3>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	4b25      	ldr	r3, [pc, #148]	; (800242c <ProcessInputs+0x2a4>)
 8002396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239a:	f7fd ff1b 	bl	80001d4 <__adddf3>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	4620      	mov	r0, r4
 80023a4:	4629      	mov	r1, r5
 80023a6:	f7fe f9f5 	bl	8000794 <__aeabi_ddiv>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	491b      	ldr	r1, [pc, #108]	; (800241c <ProcessInputs+0x294>)
 80023b0:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 80023b4:	4b19      	ldr	r3, [pc, #100]	; (800241c <ProcessInputs+0x294>)
 80023b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ba:	4918      	ldr	r1, [pc, #96]	; (800241c <ProcessInputs+0x294>)
 80023bc:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		LoadCell->bot[1] = LoadCell->bot[0];
 80023c0:	4b17      	ldr	r3, [pc, #92]	; (8002420 <ProcessInputs+0x298>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	4916      	ldr	r1, [pc, #88]	; (8002420 <ProcessInputs+0x298>)
 80023c8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		LoadCell->top[1] = LoadCell->top[0];
 80023cc:	4b14      	ldr	r3, [pc, #80]	; (8002420 <ProcessInputs+0x298>)
 80023ce:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80023d2:	4913      	ldr	r1, [pc, #76]	; (8002420 <ProcessInputs+0x298>)
 80023d4:	e9c1 2308 	strd	r2, r3, [r1, #32]
		CM_LoadCell_Filtered->bot[0] = LoadCell->bot[0];
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <ProcessInputs+0x298>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	4911      	ldr	r1, [pc, #68]	; (8002424 <ProcessInputs+0x29c>)
 80023e0:	e9c1 2300 	strd	r2, r3, [r1]
		CM_LoadCell_Filtered->top[0] = LoadCell->top[0];
 80023e4:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <ProcessInputs+0x298>)
 80023e6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80023ea:	490e      	ldr	r1, [pc, #56]	; (8002424 <ProcessInputs+0x29c>)
 80023ec:	e9c1 2306 	strd	r2, r3, [r1, #24]
		CM_LoadCell_Filtered->bot[1] = CM_LoadCell_Filtered->bot[0];
 80023f0:	4b0c      	ldr	r3, [pc, #48]	; (8002424 <ProcessInputs+0x29c>)
 80023f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f6:	490b      	ldr	r1, [pc, #44]	; (8002424 <ProcessInputs+0x29c>)
 80023f8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		CM_LoadCell_Filtered->top[1] = CM_LoadCell_Filtered->top[0];
 80023fc:	4b09      	ldr	r3, [pc, #36]	; (8002424 <ProcessInputs+0x29c>)
 80023fe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002402:	4908      	ldr	r1, [pc, #32]	; (8002424 <ProcessInputs+0x29c>)
 8002404:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8002408:	e1cc      	b.n	80027a4 <ProcessInputs+0x61c>
 800240a:	bf00      	nop
 800240c:	f3af 8000 	nop.w
 8002410:	20000008 	.word	0x20000008
 8002414:	200000a8 	.word	0x200000a8
 8002418:	200001b8 	.word	0x200001b8
 800241c:	20000250 	.word	0x20000250
 8002420:	200000b0 	.word	0x200000b0
 8002424:	200002e8 	.word	0x200002e8
 8002428:	200001a0 	.word	0x200001a0
 800242c:	20000000 	.word	0x20000000
 8002430:	be3b06cf 	.word	0xbe3b06cf
 8002434:	3f904c26 	.word	0x3f904c26
	}
	else
	{
		if((Config.Device == ankle) || (Config.Device == combined))
 8002438:	4bbf      	ldr	r3, [pc, #764]	; (8002738 <ProcessInputs+0x5b0>)
 800243a:	785b      	ldrb	r3, [r3, #1]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <ProcessInputs+0x2c0>
 8002440:	4bbd      	ldr	r3, [pc, #756]	; (8002738 <ProcessInputs+0x5b0>)
 8002442:	785b      	ldrb	r3, [r3, #1]
 8002444:	2b01      	cmp	r3, #1
 8002446:	d155      	bne.n	80024f4 <ProcessInputs+0x36c>
		{
			// Practical differentiator (bilinear transformation used)
			CM_Ankle.jointSpeed = (2*(CM_Ankle.jointAngle[0] - CM_Ankle.jointAngle[1]) + (2*tau - dt)*CM_Ankle.jointSpeed) / (dt + 2*tau);
 8002448:	4bbc      	ldr	r3, [pc, #752]	; (800273c <ProcessInputs+0x5b4>)
 800244a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800244e:	4bbb      	ldr	r3, [pc, #748]	; (800273c <ProcessInputs+0x5b4>)
 8002450:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002454:	f7fd febc 	bl	80001d0 <__aeabi_dsub>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4610      	mov	r0, r2
 800245e:	4619      	mov	r1, r3
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	f7fd feb6 	bl	80001d4 <__adddf3>
 8002468:	4602      	mov	r2, r0
 800246a:	460b      	mov	r3, r1
 800246c:	4614      	mov	r4, r2
 800246e:	461d      	mov	r5, r3
 8002470:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	f7fd feac 	bl	80001d4 <__adddf3>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	4bae      	ldr	r3, [pc, #696]	; (8002740 <ProcessInputs+0x5b8>)
 8002486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248a:	f7fd fea1 	bl	80001d0 <__aeabi_dsub>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	4610      	mov	r0, r2
 8002494:	4619      	mov	r1, r3
 8002496:	4ba9      	ldr	r3, [pc, #676]	; (800273c <ProcessInputs+0x5b4>)
 8002498:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800249c:	f7fe f850 	bl	8000540 <__aeabi_dmul>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4620      	mov	r0, r4
 80024a6:	4629      	mov	r1, r5
 80024a8:	f7fd fe94 	bl	80001d4 <__adddf3>
 80024ac:	4602      	mov	r2, r0
 80024ae:	460b      	mov	r3, r1
 80024b0:	4614      	mov	r4, r2
 80024b2:	461d      	mov	r5, r3
 80024b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	f7fd fe8a 	bl	80001d4 <__adddf3>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4610      	mov	r0, r2
 80024c6:	4619      	mov	r1, r3
 80024c8:	4b9d      	ldr	r3, [pc, #628]	; (8002740 <ProcessInputs+0x5b8>)
 80024ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ce:	f7fd fe81 	bl	80001d4 <__adddf3>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4620      	mov	r0, r4
 80024d8:	4629      	mov	r1, r5
 80024da:	f7fe f95b 	bl	8000794 <__aeabi_ddiv>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4996      	ldr	r1, [pc, #600]	; (800273c <ProcessInputs+0x5b4>)
 80024e4:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Ankle.jointAngle[1] = CM_Ankle.jointAngle[0];
 80024e8:	4b94      	ldr	r3, [pc, #592]	; (800273c <ProcessInputs+0x5b4>)
 80024ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ee:	4993      	ldr	r1, [pc, #588]	; (800273c <ProcessInputs+0x5b4>)
 80024f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		if((Config.Device == knee) || (Config.Device == combined))
 80024f4:	4b90      	ldr	r3, [pc, #576]	; (8002738 <ProcessInputs+0x5b0>)
 80024f6:	785b      	ldrb	r3, [r3, #1]
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d003      	beq.n	8002504 <ProcessInputs+0x37c>
 80024fc:	4b8e      	ldr	r3, [pc, #568]	; (8002738 <ProcessInputs+0x5b0>)
 80024fe:	785b      	ldrb	r3, [r3, #1]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d155      	bne.n	80025b0 <ProcessInputs+0x428>
		{
			// Practical differentiator (bilinear transformation used)
			CM_Knee.jointSpeed = (2*(CM_Knee.jointAngle[0] - CM_Knee.jointAngle[1]) + (2*tau - dt)*CM_Knee.jointSpeed) / (dt + 2*tau);
 8002504:	4b8f      	ldr	r3, [pc, #572]	; (8002744 <ProcessInputs+0x5bc>)
 8002506:	e9d3 0100 	ldrd	r0, r1, [r3]
 800250a:	4b8e      	ldr	r3, [pc, #568]	; (8002744 <ProcessInputs+0x5bc>)
 800250c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002510:	f7fd fe5e 	bl	80001d0 <__aeabi_dsub>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4610      	mov	r0, r2
 800251a:	4619      	mov	r1, r3
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	f7fd fe58 	bl	80001d4 <__adddf3>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4614      	mov	r4, r2
 800252a:	461d      	mov	r5, r3
 800252c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002530:	4602      	mov	r2, r0
 8002532:	460b      	mov	r3, r1
 8002534:	f7fd fe4e 	bl	80001d4 <__adddf3>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	4b7f      	ldr	r3, [pc, #508]	; (8002740 <ProcessInputs+0x5b8>)
 8002542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002546:	f7fd fe43 	bl	80001d0 <__aeabi_dsub>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	4b7c      	ldr	r3, [pc, #496]	; (8002744 <ProcessInputs+0x5bc>)
 8002554:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002558:	f7fd fff2 	bl	8000540 <__aeabi_dmul>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4620      	mov	r0, r4
 8002562:	4629      	mov	r1, r5
 8002564:	f7fd fe36 	bl	80001d4 <__adddf3>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4614      	mov	r4, r2
 800256e:	461d      	mov	r5, r3
 8002570:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	f7fd fe2c 	bl	80001d4 <__adddf3>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4610      	mov	r0, r2
 8002582:	4619      	mov	r1, r3
 8002584:	4b6e      	ldr	r3, [pc, #440]	; (8002740 <ProcessInputs+0x5b8>)
 8002586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258a:	f7fd fe23 	bl	80001d4 <__adddf3>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4620      	mov	r0, r4
 8002594:	4629      	mov	r1, r5
 8002596:	f7fe f8fd 	bl	8000794 <__aeabi_ddiv>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4969      	ldr	r1, [pc, #420]	; (8002744 <ProcessInputs+0x5bc>)
 80025a0:	e9c1 2304 	strd	r2, r3, [r1, #16]
			CM_Knee.jointAngle[1] = CM_Knee.jointAngle[0];
 80025a4:	4b67      	ldr	r3, [pc, #412]	; (8002744 <ProcessInputs+0x5bc>)
 80025a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025aa:	4966      	ldr	r1, [pc, #408]	; (8002744 <ProcessInputs+0x5bc>)
 80025ac:	e9c1 2302 	strd	r2, r3, [r1, #8]
		}

		// 2nd order low-pass Butterworth (fc = 20 Hz)
		CM_LoadCell_Filtered->bot[0] =   1.6556 * CM_LoadCell_Filtered->bot[1] - 0.7068 * CM_LoadCell_Filtered->bot[2]
 80025b0:	4b65      	ldr	r3, [pc, #404]	; (8002748 <ProcessInputs+0x5c0>)
 80025b2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025b6:	a358      	add	r3, pc, #352	; (adr r3, 8002718 <ProcessInputs+0x590>)
 80025b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025bc:	f7fd ffc0 	bl	8000540 <__aeabi_dmul>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4614      	mov	r4, r2
 80025c6:	461d      	mov	r5, r3
 80025c8:	4b5f      	ldr	r3, [pc, #380]	; (8002748 <ProcessInputs+0x5c0>)
 80025ca:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80025ce:	a354      	add	r3, pc, #336	; (adr r3, 8002720 <ProcessInputs+0x598>)
 80025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d4:	f7fd ffb4 	bl	8000540 <__aeabi_dmul>
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4620      	mov	r0, r4
 80025de:	4629      	mov	r1, r5
 80025e0:	f7fd fdf6 	bl	80001d0 <__aeabi_dsub>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4614      	mov	r4, r2
 80025ea:	461d      	mov	r5, r3
									   + 0.0128 * LoadCell->bot[0] + 0.0256 * LoadCell->bot[1] + 0.0128 * LoadCell->bot[2];
 80025ec:	4b57      	ldr	r3, [pc, #348]	; (800274c <ProcessInputs+0x5c4>)
 80025ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025f2:	a34d      	add	r3, pc, #308	; (adr r3, 8002728 <ProcessInputs+0x5a0>)
 80025f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f8:	f7fd ffa2 	bl	8000540 <__aeabi_dmul>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4620      	mov	r0, r4
 8002602:	4629      	mov	r1, r5
 8002604:	f7fd fde6 	bl	80001d4 <__adddf3>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4614      	mov	r4, r2
 800260e:	461d      	mov	r5, r3
 8002610:	4b4e      	ldr	r3, [pc, #312]	; (800274c <ProcessInputs+0x5c4>)
 8002612:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002616:	a346      	add	r3, pc, #280	; (adr r3, 8002730 <ProcessInputs+0x5a8>)
 8002618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261c:	f7fd ff90 	bl	8000540 <__aeabi_dmul>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4620      	mov	r0, r4
 8002626:	4629      	mov	r1, r5
 8002628:	f7fd fdd4 	bl	80001d4 <__adddf3>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4614      	mov	r4, r2
 8002632:	461d      	mov	r5, r3
 8002634:	4b45      	ldr	r3, [pc, #276]	; (800274c <ProcessInputs+0x5c4>)
 8002636:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800263a:	a33b      	add	r3, pc, #236	; (adr r3, 8002728 <ProcessInputs+0x5a0>)
 800263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002640:	f7fd ff7e 	bl	8000540 <__aeabi_dmul>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4620      	mov	r0, r4
 800264a:	4629      	mov	r1, r5
 800264c:	f7fd fdc2 	bl	80001d4 <__adddf3>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
		CM_LoadCell_Filtered->bot[0] =   1.6556 * CM_LoadCell_Filtered->bot[1] - 0.7068 * CM_LoadCell_Filtered->bot[2]
 8002654:	493c      	ldr	r1, [pc, #240]	; (8002748 <ProcessInputs+0x5c0>)
 8002656:	e9c1 2300 	strd	r2, r3, [r1]
		CM_LoadCell_Filtered->top[0] =   1.6556 * CM_LoadCell_Filtered->top[1] - 0.7068 * CM_LoadCell_Filtered->top[2]
 800265a:	4b3b      	ldr	r3, [pc, #236]	; (8002748 <ProcessInputs+0x5c0>)
 800265c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002660:	a32d      	add	r3, pc, #180	; (adr r3, 8002718 <ProcessInputs+0x590>)
 8002662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002666:	f7fd ff6b 	bl	8000540 <__aeabi_dmul>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4614      	mov	r4, r2
 8002670:	461d      	mov	r5, r3
 8002672:	4b35      	ldr	r3, [pc, #212]	; (8002748 <ProcessInputs+0x5c0>)
 8002674:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002678:	a329      	add	r3, pc, #164	; (adr r3, 8002720 <ProcessInputs+0x598>)
 800267a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267e:	f7fd ff5f 	bl	8000540 <__aeabi_dmul>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	4620      	mov	r0, r4
 8002688:	4629      	mov	r1, r5
 800268a:	f7fd fda1 	bl	80001d0 <__aeabi_dsub>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4614      	mov	r4, r2
 8002694:	461d      	mov	r5, r3
									   + 0.0128 * LoadCell->top[0] + 0.0256 * LoadCell->top[1] + 0.0128 * LoadCell->top[2];
 8002696:	4b2d      	ldr	r3, [pc, #180]	; (800274c <ProcessInputs+0x5c4>)
 8002698:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800269c:	a322      	add	r3, pc, #136	; (adr r3, 8002728 <ProcessInputs+0x5a0>)
 800269e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a2:	f7fd ff4d 	bl	8000540 <__aeabi_dmul>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4620      	mov	r0, r4
 80026ac:	4629      	mov	r1, r5
 80026ae:	f7fd fd91 	bl	80001d4 <__adddf3>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4614      	mov	r4, r2
 80026b8:	461d      	mov	r5, r3
 80026ba:	4b24      	ldr	r3, [pc, #144]	; (800274c <ProcessInputs+0x5c4>)
 80026bc:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80026c0:	a31b      	add	r3, pc, #108	; (adr r3, 8002730 <ProcessInputs+0x5a8>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f7fd ff3b 	bl	8000540 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4620      	mov	r0, r4
 80026d0:	4629      	mov	r1, r5
 80026d2:	f7fd fd7f 	bl	80001d4 <__adddf3>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4614      	mov	r4, r2
 80026dc:	461d      	mov	r5, r3
 80026de:	4b1b      	ldr	r3, [pc, #108]	; (800274c <ProcessInputs+0x5c4>)
 80026e0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80026e4:	a310      	add	r3, pc, #64	; (adr r3, 8002728 <ProcessInputs+0x5a0>)
 80026e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ea:	f7fd ff29 	bl	8000540 <__aeabi_dmul>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4620      	mov	r0, r4
 80026f4:	4629      	mov	r1, r5
 80026f6:	f7fd fd6d 	bl	80001d4 <__adddf3>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
		CM_LoadCell_Filtered->top[0] =   1.6556 * CM_LoadCell_Filtered->top[1] - 0.7068 * CM_LoadCell_Filtered->top[2]
 80026fe:	4912      	ldr	r1, [pc, #72]	; (8002748 <ProcessInputs+0x5c0>)
 8002700:	e9c1 2306 	strd	r2, r3, [r1, #24]

		LoadCell->bot[2] = LoadCell->bot[1];
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <ProcessInputs+0x5c4>)
 8002706:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800270a:	4910      	ldr	r1, [pc, #64]	; (800274c <ProcessInputs+0x5c4>)
 800270c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002710:	e01e      	b.n	8002750 <ProcessInputs+0x5c8>
 8002712:	bf00      	nop
 8002714:	f3af 8000 	nop.w
 8002718:	6cf41f21 	.word	0x6cf41f21
 800271c:	3ffa7d56 	.word	0x3ffa7d56
 8002720:	089a0275 	.word	0x089a0275
 8002724:	3fe69e1b 	.word	0x3fe69e1b
 8002728:	eb1c432d 	.word	0xeb1c432d
 800272c:	3f8a36e2 	.word	0x3f8a36e2
 8002730:	eb1c432d 	.word	0xeb1c432d
 8002734:	3f9a36e2 	.word	0x3f9a36e2
 8002738:	200000a8 	.word	0x200000a8
 800273c:	200001b8 	.word	0x200001b8
 8002740:	20000000 	.word	0x20000000
 8002744:	20000250 	.word	0x20000250
 8002748:	200002e8 	.word	0x200002e8
 800274c:	200000b0 	.word	0x200000b0
		LoadCell->bot[1] = LoadCell->bot[0];
 8002750:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <ProcessInputs+0x62c>)
 8002752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002756:	4917      	ldr	r1, [pc, #92]	; (80027b4 <ProcessInputs+0x62c>)
 8002758:	e9c1 2302 	strd	r2, r3, [r1, #8]
		LoadCell->top[2] = LoadCell->top[1];
 800275c:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <ProcessInputs+0x62c>)
 800275e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002762:	4914      	ldr	r1, [pc, #80]	; (80027b4 <ProcessInputs+0x62c>)
 8002764:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		LoadCell->top[1] = LoadCell->top[0];
 8002768:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <ProcessInputs+0x62c>)
 800276a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800276e:	4911      	ldr	r1, [pc, #68]	; (80027b4 <ProcessInputs+0x62c>)
 8002770:	e9c1 2308 	strd	r2, r3, [r1, #32]
		CM_LoadCell_Filtered->bot[2] = CM_LoadCell_Filtered->bot[1];
 8002774:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <ProcessInputs+0x630>)
 8002776:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800277a:	490f      	ldr	r1, [pc, #60]	; (80027b8 <ProcessInputs+0x630>)
 800277c:	e9c1 2304 	strd	r2, r3, [r1, #16]
		CM_LoadCell_Filtered->bot[1] = CM_LoadCell_Filtered->bot[0];
 8002780:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <ProcessInputs+0x630>)
 8002782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002786:	490c      	ldr	r1, [pc, #48]	; (80027b8 <ProcessInputs+0x630>)
 8002788:	e9c1 2302 	strd	r2, r3, [r1, #8]
		CM_LoadCell_Filtered->top[2] = CM_LoadCell_Filtered->top[1];
 800278c:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <ProcessInputs+0x630>)
 800278e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002792:	4909      	ldr	r1, [pc, #36]	; (80027b8 <ProcessInputs+0x630>)
 8002794:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		CM_LoadCell_Filtered->top[1] = CM_LoadCell_Filtered->top[0];
 8002798:	4b07      	ldr	r3, [pc, #28]	; (80027b8 <ProcessInputs+0x630>)
 800279a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800279e:	4906      	ldr	r1, [pc, #24]	; (80027b8 <ProcessInputs+0x630>)
 80027a0:	e9c1 2308 	strd	r2, r3, [r1, #32]
	}

	CalibrateIMU();
 80027a4:	f000 f80a 	bl	80027bc <CalibrateIMU>
	ComputeLimbAngle();
 80027a8:	f000 feb2 	bl	8003510 <ComputeLimbAngle>
}
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bdb0      	pop	{r4, r5, r7, pc}
 80027b4:	200000b0 	.word	0x200000b0
 80027b8:	200002e8 	.word	0x200002e8

080027bc <CalibrateIMU>:

void CalibrateIMU(void)
{
 80027bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c0:	b0aa      	sub	sp, #168	; 0xa8
 80027c2:	af00      	add	r7, sp, #0
	double axBias = 0.0;
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	f04f 0300 	mov.w	r3, #0
 80027cc:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	double ayBias = 0.0;
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	double azBias = 0.0;
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	double gxBias = 0.0;
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	double gyBias = 0.0;
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double gzBias = 0.0;
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	double n = 1.0;			// For normalization
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	4b18      	ldr	r3, [pc, #96]	; (8002874 <CalibrateIMU+0xb8>)
 8002812:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

	// Sine and cosine of Euler angles (1 = z angle, 2 = x' angle, 3 = z'' angle)
	double c1, c2, c3, s1, s2, s3;

	if((Config.Device == ankle) || (Config.Device == combined))
 8002816:	4b18      	ldr	r3, [pc, #96]	; (8002878 <CalibrateIMU+0xbc>)
 8002818:	785b      	ldrb	r3, [r3, #1]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d004      	beq.n	8002828 <CalibrateIMU+0x6c>
 800281e:	4b16      	ldr	r3, [pc, #88]	; (8002878 <CalibrateIMU+0xbc>)
 8002820:	785b      	ldrb	r3, [r3, #1]
 8002822:	2b01      	cmp	r3, #1
 8002824:	f040 832f 	bne.w	8002e86 <CalibrateIMU+0x6ca>
	{
		if(Config.Side == left)
 8002828:	4b13      	ldr	r3, [pc, #76]	; (8002878 <CalibrateIMU+0xbc>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d127      	bne.n	8002880 <CalibrateIMU+0xc4>
		{
			c1 = -1.0;
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <CalibrateIMU+0xc0>)
 8002836:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
			c2 = -1.0;
 800283a:	f04f 0200 	mov.w	r2, #0
 800283e:	4b0f      	ldr	r3, [pc, #60]	; (800287c <CalibrateIMU+0xc0>)
 8002840:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			c3 = 1.0;
 8002844:	f04f 0200 	mov.w	r2, #0
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <CalibrateIMU+0xb8>)
 800284a:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			s1 = 0.0;
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	f04f 0300 	mov.w	r3, #0
 8002856:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			s2 = 0.0;
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	f04f 0300 	mov.w	r3, #0
 8002862:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			s3 = 0.0;
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8002872:	e026      	b.n	80028c2 <CalibrateIMU+0x106>
 8002874:	3ff00000 	.word	0x3ff00000
 8002878:	200000a8 	.word	0x200000a8
 800287c:	bff00000 	.word	0xbff00000
		}
		else
		{
			c1 = 1.0;
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	4bc2      	ldr	r3, [pc, #776]	; (8002b90 <CalibrateIMU+0x3d4>)
 8002886:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
			c2 = 1.0;
 800288a:	f04f 0200 	mov.w	r2, #0
 800288e:	4bc0      	ldr	r3, [pc, #768]	; (8002b90 <CalibrateIMU+0x3d4>)
 8002890:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			c3 = 1.0;
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	4bbd      	ldr	r3, [pc, #756]	; (8002b90 <CalibrateIMU+0x3d4>)
 800289a:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			s1 = 0.0;
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f04f 0300 	mov.w	r3, #0
 80028a6:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			s2 = 0.0;
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	f04f 0300 	mov.w	r3, #0
 80028b2:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			s3 = 0.0;
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	f04f 0300 	mov.w	r3, #0
 80028be:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		}

		CM_Ankle.IMUData.ax = n * (AnkleIMUData.ax*(c1*c3 - c2*s1*s3) + AnkleIMUData.ay*(-c3*s1    - c1*c2*s3) + AnkleIMUData.az*( s2*s3)) - axBias;
 80028c2:	4bb4      	ldr	r3, [pc, #720]	; (8002b94 <CalibrateIMU+0x3d8>)
 80028c4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80028c8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80028cc:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80028d0:	f7fd fe36 	bl	8000540 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4690      	mov	r8, r2
 80028da:	4699      	mov	r9, r3
 80028dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80028e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80028e4:	f7fd fe2c 	bl	8000540 <__aeabi_dmul>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4610      	mov	r0, r2
 80028ee:	4619      	mov	r1, r3
 80028f0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80028f4:	f7fd fe24 	bl	8000540 <__aeabi_dmul>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4640      	mov	r0, r8
 80028fe:	4649      	mov	r1, r9
 8002900:	f7fd fc66 	bl	80001d0 <__aeabi_dsub>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4620      	mov	r0, r4
 800290a:	4629      	mov	r1, r5
 800290c:	f7fd fe18 	bl	8000540 <__aeabi_dmul>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4692      	mov	sl, r2
 8002916:	469b      	mov	fp, r3
 8002918:	4b9e      	ldr	r3, [pc, #632]	; (8002b94 <CalibrateIMU+0x3d8>)
 800291a:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 800291e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002922:	63bb      	str	r3, [r7, #56]	; 0x38
 8002924:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002928:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800292c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800292e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002932:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002936:	f7fd fe03 	bl	8000540 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4614      	mov	r4, r2
 8002940:	461d      	mov	r5, r3
 8002942:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002946:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800294a:	f7fd fdf9 	bl	8000540 <__aeabi_dmul>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800295a:	f7fd fdf1 	bl	8000540 <__aeabi_dmul>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4620      	mov	r0, r4
 8002964:	4629      	mov	r1, r5
 8002966:	f7fd fc33 	bl	80001d0 <__aeabi_dsub>
 800296a:	4602      	mov	r2, r0
 800296c:	460b      	mov	r3, r1
 800296e:	4640      	mov	r0, r8
 8002970:	4649      	mov	r1, r9
 8002972:	f7fd fde5 	bl	8000540 <__aeabi_dmul>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4650      	mov	r0, sl
 800297c:	4659      	mov	r1, fp
 800297e:	f7fd fc29 	bl	80001d4 <__adddf3>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4690      	mov	r8, r2
 8002988:	4699      	mov	r9, r3
 800298a:	4b82      	ldr	r3, [pc, #520]	; (8002b94 <CalibrateIMU+0x3d8>)
 800298c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002990:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002994:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002998:	f7fd fdd2 	bl	8000540 <__aeabi_dmul>
 800299c:	4602      	mov	r2, r0
 800299e:	460b      	mov	r3, r1
 80029a0:	4620      	mov	r0, r4
 80029a2:	4629      	mov	r1, r5
 80029a4:	f7fd fdcc 	bl	8000540 <__aeabi_dmul>
 80029a8:	4602      	mov	r2, r0
 80029aa:	460b      	mov	r3, r1
 80029ac:	4640      	mov	r0, r8
 80029ae:	4649      	mov	r1, r9
 80029b0:	f7fd fc10 	bl	80001d4 <__adddf3>
 80029b4:	4602      	mov	r2, r0
 80029b6:	460b      	mov	r3, r1
 80029b8:	4610      	mov	r0, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029c0:	f7fd fdbe 	bl	8000540 <__aeabi_dmul>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80029d0:	f7fd fbfe 	bl	80001d0 <__aeabi_dsub>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4610      	mov	r0, r2
 80029da:	4619      	mov	r1, r3
 80029dc:	4b6e      	ldr	r3, [pc, #440]	; (8002b98 <CalibrateIMU+0x3dc>)
 80029de:	e9c3 0118 	strd	r0, r1, [r3, #96]	; 0x60
		CM_Ankle.IMUData.ay = n * (AnkleIMUData.ax*(c1*s3 + c2*c3*s1) + AnkleIMUData.ay*( c1*c2*c3 - s1*s3   ) + AnkleIMUData.az*(-c3*s2)) - ayBias;
 80029e2:	4b6c      	ldr	r3, [pc, #432]	; (8002b94 <CalibrateIMU+0x3d8>)
 80029e4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80029e8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80029ec:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80029f0:	f7fd fda6 	bl	8000540 <__aeabi_dmul>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	4690      	mov	r8, r2
 80029fa:	4699      	mov	r9, r3
 80029fc:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002a00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002a04:	f7fd fd9c 	bl	8000540 <__aeabi_dmul>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	460b      	mov	r3, r1
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	4619      	mov	r1, r3
 8002a10:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002a14:	f7fd fd94 	bl	8000540 <__aeabi_dmul>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4640      	mov	r0, r8
 8002a1e:	4649      	mov	r1, r9
 8002a20:	f7fd fbd8 	bl	80001d4 <__adddf3>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4620      	mov	r0, r4
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	f7fd fd88 	bl	8000540 <__aeabi_dmul>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4692      	mov	sl, r2
 8002a36:	469b      	mov	fp, r3
 8002a38:	4b56      	ldr	r3, [pc, #344]	; (8002b94 <CalibrateIMU+0x3d8>)
 8002a3a:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8002a3e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002a42:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002a46:	f7fd fd7b 	bl	8000540 <__aeabi_dmul>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4619      	mov	r1, r3
 8002a52:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002a56:	f7fd fd73 	bl	8000540 <__aeabi_dmul>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	4614      	mov	r4, r2
 8002a60:	461d      	mov	r5, r3
 8002a62:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002a66:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002a6a:	f7fd fd69 	bl	8000540 <__aeabi_dmul>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4620      	mov	r0, r4
 8002a74:	4629      	mov	r1, r5
 8002a76:	f7fd fbab 	bl	80001d0 <__aeabi_dsub>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4640      	mov	r0, r8
 8002a80:	4649      	mov	r1, r9
 8002a82:	f7fd fd5d 	bl	8000540 <__aeabi_dmul>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4650      	mov	r0, sl
 8002a8c:	4659      	mov	r1, fp
 8002a8e:	f7fd fba1 	bl	80001d4 <__adddf3>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
 8002a96:	4690      	mov	r8, r2
 8002a98:	4699      	mov	r9, r3
 8002a9a:	4b3e      	ldr	r3, [pc, #248]	; (8002b94 <CalibrateIMU+0x3d8>)
 8002a9c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002aa0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002aa4:	633b      	str	r3, [r7, #48]	; 0x30
 8002aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002aaa:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002aae:	637b      	str	r3, [r7, #52]	; 0x34
 8002ab0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002ab4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ab8:	f7fd fd42 	bl	8000540 <__aeabi_dmul>
 8002abc:	4602      	mov	r2, r0
 8002abe:	460b      	mov	r3, r1
 8002ac0:	4620      	mov	r0, r4
 8002ac2:	4629      	mov	r1, r5
 8002ac4:	f7fd fd3c 	bl	8000540 <__aeabi_dmul>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4640      	mov	r0, r8
 8002ace:	4649      	mov	r1, r9
 8002ad0:	f7fd fb80 	bl	80001d4 <__adddf3>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002ae0:	f7fd fd2e 	bl	8000540 <__aeabi_dmul>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4619      	mov	r1, r3
 8002aec:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002af0:	f7fd fb6e 	bl	80001d0 <__aeabi_dsub>
 8002af4:	4602      	mov	r2, r0
 8002af6:	460b      	mov	r3, r1
 8002af8:	4610      	mov	r0, r2
 8002afa:	4619      	mov	r1, r3
 8002afc:	4b26      	ldr	r3, [pc, #152]	; (8002b98 <CalibrateIMU+0x3dc>)
 8002afe:	e9c3 011a 	strd	r0, r1, [r3, #104]	; 0x68
		CM_Ankle.IMUData.az = n * (AnkleIMUData.ax*(s1*s2           ) + AnkleIMUData.ay*( c1*s2              ) + AnkleIMUData.az*( c2   )) - azBias;
 8002b02:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <CalibrateIMU+0x3d8>)
 8002b04:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002b08:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002b0c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002b10:	f7fd fd16 	bl	8000540 <__aeabi_dmul>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4620      	mov	r0, r4
 8002b1a:	4629      	mov	r1, r5
 8002b1c:	f7fd fd10 	bl	8000540 <__aeabi_dmul>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	4690      	mov	r8, r2
 8002b26:	4699      	mov	r9, r3
 8002b28:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <CalibrateIMU+0x3d8>)
 8002b2a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8002b2e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002b32:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002b36:	f7fd fd03 	bl	8000540 <__aeabi_dmul>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	4620      	mov	r0, r4
 8002b40:	4629      	mov	r1, r5
 8002b42:	f7fd fcfd 	bl	8000540 <__aeabi_dmul>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4640      	mov	r0, r8
 8002b4c:	4649      	mov	r1, r9
 8002b4e:	f7fd fb41 	bl	80001d4 <__adddf3>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4614      	mov	r4, r2
 8002b58:	461d      	mov	r5, r3
 8002b5a:	4b0e      	ldr	r3, [pc, #56]	; (8002b94 <CalibrateIMU+0x3d8>)
 8002b5c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002b60:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002b64:	f7fd fcec 	bl	8000540 <__aeabi_dmul>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	4629      	mov	r1, r5
 8002b70:	f7fd fb30 	bl	80001d4 <__adddf3>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4610      	mov	r0, r2
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b80:	f7fd fcde 	bl	8000540 <__aeabi_dmul>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4610      	mov	r0, r2
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	e006      	b.n	8002b9c <CalibrateIMU+0x3e0>
 8002b8e:	bf00      	nop
 8002b90:	3ff00000 	.word	0x3ff00000
 8002b94:	20000140 	.word	0x20000140
 8002b98:	200001b8 	.word	0x200001b8
 8002b9c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002ba0:	f7fd fb16 	bl	80001d0 <__aeabi_dsub>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4610      	mov	r0, r2
 8002baa:	4619      	mov	r1, r3
 8002bac:	4bbe      	ldr	r3, [pc, #760]	; (8002ea8 <CalibrateIMU+0x6ec>)
 8002bae:	e9c3 011c 	strd	r0, r1, [r3, #112]	; 0x70
		CM_Ankle.IMUData.gx = n * (AnkleIMUData.gx*(c1*c3 - c2*s1*s3) + AnkleIMUData.gy*(-c3*s1    - c1*c2*s3) + AnkleIMUData.gz*( s2*s3)) - gxBias;
 8002bb2:	4bbe      	ldr	r3, [pc, #760]	; (8002eac <CalibrateIMU+0x6f0>)
 8002bb4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002bb8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002bbc:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002bc0:	f7fd fcbe 	bl	8000540 <__aeabi_dmul>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4690      	mov	r8, r2
 8002bca:	4699      	mov	r9, r3
 8002bcc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002bd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002bd4:	f7fd fcb4 	bl	8000540 <__aeabi_dmul>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4610      	mov	r0, r2
 8002bde:	4619      	mov	r1, r3
 8002be0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002be4:	f7fd fcac 	bl	8000540 <__aeabi_dmul>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4640      	mov	r0, r8
 8002bee:	4649      	mov	r1, r9
 8002bf0:	f7fd faee 	bl	80001d0 <__aeabi_dsub>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	f7fd fca0 	bl	8000540 <__aeabi_dmul>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	4692      	mov	sl, r2
 8002c06:	469b      	mov	fp, r3
 8002c08:	4ba8      	ldr	r3, [pc, #672]	; (8002eac <CalibrateIMU+0x6f0>)
 8002c0a:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002c0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c12:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c14:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c18:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c1e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002c22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002c26:	f7fd fc8b 	bl	8000540 <__aeabi_dmul>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4614      	mov	r4, r2
 8002c30:	461d      	mov	r5, r3
 8002c32:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002c36:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002c3a:	f7fd fc81 	bl	8000540 <__aeabi_dmul>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	460b      	mov	r3, r1
 8002c42:	4610      	mov	r0, r2
 8002c44:	4619      	mov	r1, r3
 8002c46:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002c4a:	f7fd fc79 	bl	8000540 <__aeabi_dmul>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	4620      	mov	r0, r4
 8002c54:	4629      	mov	r1, r5
 8002c56:	f7fd fabb 	bl	80001d0 <__aeabi_dsub>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	4640      	mov	r0, r8
 8002c60:	4649      	mov	r1, r9
 8002c62:	f7fd fc6d 	bl	8000540 <__aeabi_dmul>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4650      	mov	r0, sl
 8002c6c:	4659      	mov	r1, fp
 8002c6e:	f7fd fab1 	bl	80001d4 <__adddf3>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	4690      	mov	r8, r2
 8002c78:	4699      	mov	r9, r3
 8002c7a:	4b8c      	ldr	r3, [pc, #560]	; (8002eac <CalibrateIMU+0x6f0>)
 8002c7c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002c80:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002c84:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002c88:	f7fd fc5a 	bl	8000540 <__aeabi_dmul>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	4620      	mov	r0, r4
 8002c92:	4629      	mov	r1, r5
 8002c94:	f7fd fc54 	bl	8000540 <__aeabi_dmul>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4640      	mov	r0, r8
 8002c9e:	4649      	mov	r1, r9
 8002ca0:	f7fd fa98 	bl	80001d4 <__adddf3>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	4610      	mov	r0, r2
 8002caa:	4619      	mov	r1, r3
 8002cac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002cb0:	f7fd fc46 	bl	8000540 <__aeabi_dmul>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002cc0:	f7fd fa86 	bl	80001d0 <__aeabi_dsub>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4977      	ldr	r1, [pc, #476]	; (8002ea8 <CalibrateIMU+0x6ec>)
 8002cca:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
		CM_Ankle.IMUData.gy = n * (AnkleIMUData.gx*(c1*s3 + c2*c3*s1) + AnkleIMUData.gy*( c1*c2*c3 - s1*s3   ) + AnkleIMUData.gz*(-c3*s2)) - gyBias;
 8002cce:	4b77      	ldr	r3, [pc, #476]	; (8002eac <CalibrateIMU+0x6f0>)
 8002cd0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002cd4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002cd8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002cdc:	f7fd fc30 	bl	8000540 <__aeabi_dmul>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4690      	mov	r8, r2
 8002ce6:	4699      	mov	r9, r3
 8002ce8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002cec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002cf0:	f7fd fc26 	bl	8000540 <__aeabi_dmul>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002d00:	f7fd fc1e 	bl	8000540 <__aeabi_dmul>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4640      	mov	r0, r8
 8002d0a:	4649      	mov	r1, r9
 8002d0c:	f7fd fa62 	bl	80001d4 <__adddf3>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4620      	mov	r0, r4
 8002d16:	4629      	mov	r1, r5
 8002d18:	f7fd fc12 	bl	8000540 <__aeabi_dmul>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4692      	mov	sl, r2
 8002d22:	469b      	mov	fp, r3
 8002d24:	4b61      	ldr	r3, [pc, #388]	; (8002eac <CalibrateIMU+0x6f0>)
 8002d26:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002d2a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002d2e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002d32:	f7fd fc05 	bl	8000540 <__aeabi_dmul>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002d42:	f7fd fbfd 	bl	8000540 <__aeabi_dmul>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4614      	mov	r4, r2
 8002d4c:	461d      	mov	r5, r3
 8002d4e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002d52:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002d56:	f7fd fbf3 	bl	8000540 <__aeabi_dmul>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4620      	mov	r0, r4
 8002d60:	4629      	mov	r1, r5
 8002d62:	f7fd fa35 	bl	80001d0 <__aeabi_dsub>
 8002d66:	4602      	mov	r2, r0
 8002d68:	460b      	mov	r3, r1
 8002d6a:	4640      	mov	r0, r8
 8002d6c:	4649      	mov	r1, r9
 8002d6e:	f7fd fbe7 	bl	8000540 <__aeabi_dmul>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4650      	mov	r0, sl
 8002d78:	4659      	mov	r1, fp
 8002d7a:	f7fd fa2b 	bl	80001d4 <__adddf3>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4690      	mov	r8, r2
 8002d84:	4699      	mov	r9, r3
 8002d86:	4b49      	ldr	r3, [pc, #292]	; (8002eac <CalibrateIMU+0x6f0>)
 8002d88:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002d8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d90:	623b      	str	r3, [r7, #32]
 8002d92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d96:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002d9a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d9c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002da0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002da4:	f7fd fbcc 	bl	8000540 <__aeabi_dmul>
 8002da8:	4602      	mov	r2, r0
 8002daa:	460b      	mov	r3, r1
 8002dac:	4620      	mov	r0, r4
 8002dae:	4629      	mov	r1, r5
 8002db0:	f7fd fbc6 	bl	8000540 <__aeabi_dmul>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	4640      	mov	r0, r8
 8002dba:	4649      	mov	r1, r9
 8002dbc:	f7fd fa0a 	bl	80001d4 <__adddf3>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002dcc:	f7fd fbb8 	bl	8000540 <__aeabi_dmul>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ddc:	f7fd f9f8 	bl	80001d0 <__aeabi_dsub>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4930      	ldr	r1, [pc, #192]	; (8002ea8 <CalibrateIMU+0x6ec>)
 8002de6:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
		CM_Ankle.IMUData.gz = n * (AnkleIMUData.gx*(s1*s2           ) + AnkleIMUData.gy*( c1*s2              ) + AnkleIMUData.gz*( c2   )) - gzBias;
 8002dea:	4b30      	ldr	r3, [pc, #192]	; (8002eac <CalibrateIMU+0x6f0>)
 8002dec:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002df0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002df4:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002df8:	f7fd fba2 	bl	8000540 <__aeabi_dmul>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4620      	mov	r0, r4
 8002e02:	4629      	mov	r1, r5
 8002e04:	f7fd fb9c 	bl	8000540 <__aeabi_dmul>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4690      	mov	r8, r2
 8002e0e:	4699      	mov	r9, r3
 8002e10:	4b26      	ldr	r3, [pc, #152]	; (8002eac <CalibrateIMU+0x6f0>)
 8002e12:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002e16:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002e1a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002e1e:	f7fd fb8f 	bl	8000540 <__aeabi_dmul>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4620      	mov	r0, r4
 8002e28:	4629      	mov	r1, r5
 8002e2a:	f7fd fb89 	bl	8000540 <__aeabi_dmul>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4640      	mov	r0, r8
 8002e34:	4649      	mov	r1, r9
 8002e36:	f7fd f9cd 	bl	80001d4 <__adddf3>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4614      	mov	r4, r2
 8002e40:	461d      	mov	r5, r3
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <CalibrateIMU+0x6f0>)
 8002e44:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002e48:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002e4c:	f7fd fb78 	bl	8000540 <__aeabi_dmul>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4620      	mov	r0, r4
 8002e56:	4629      	mov	r1, r5
 8002e58:	f7fd f9bc 	bl	80001d4 <__adddf3>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e68:	f7fd fb6a 	bl	8000540 <__aeabi_dmul>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4610      	mov	r0, r2
 8002e72:	4619      	mov	r1, r3
 8002e74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e78:	f7fd f9aa 	bl	80001d0 <__aeabi_dsub>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4909      	ldr	r1, [pc, #36]	; (8002ea8 <CalibrateIMU+0x6ec>)
 8002e82:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	}

	if((Config.Device == knee) || (Config.Device == combined))
 8002e86:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <CalibrateIMU+0x6f4>)
 8002e88:	785b      	ldrb	r3, [r3, #1]
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d004      	beq.n	8002e98 <CalibrateIMU+0x6dc>
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <CalibrateIMU+0x6f4>)
 8002e90:	785b      	ldrb	r3, [r3, #1]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	f040 8331 	bne.w	80034fa <CalibrateIMU+0xd3e>
	{
		if(Config.Side == left)
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <CalibrateIMU+0x6f4>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d12f      	bne.n	8002f00 <CalibrateIMU+0x744>
		{
			c1 = -1.0;
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <CalibrateIMU+0x6f8>)
 8002ea6:	e007      	b.n	8002eb8 <CalibrateIMU+0x6fc>
 8002ea8:	200001b8 	.word	0x200001b8
 8002eac:	20000140 	.word	0x20000140
 8002eb0:	200000a8 	.word	0x200000a8
 8002eb4:	bff00000 	.word	0xbff00000
 8002eb8:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
			c2 = -1.0;
 8002ebc:	f04f 0200 	mov.w	r2, #0
 8002ec0:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <CalibrateIMU+0x73c>)
 8002ec2:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			c3 = 1.0;
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	4b0c      	ldr	r3, [pc, #48]	; (8002efc <CalibrateIMU+0x740>)
 8002ecc:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			s1 = 0.0;
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			s2 = 0.0;
 8002edc:	f04f 0200 	mov.w	r2, #0
 8002ee0:	f04f 0300 	mov.w	r3, #0
 8002ee4:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			s3 = 0.0;
 8002ee8:	f04f 0200 	mov.w	r2, #0
 8002eec:	f04f 0300 	mov.w	r3, #0
 8002ef0:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8002ef4:	e025      	b.n	8002f42 <CalibrateIMU+0x786>
 8002ef6:	bf00      	nop
 8002ef8:	bff00000 	.word	0xbff00000
 8002efc:	3ff00000 	.word	0x3ff00000
		}
		else
		{
			c1 = 1.0;
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	4bc1      	ldr	r3, [pc, #772]	; (800320c <CalibrateIMU+0xa50>)
 8002f06:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
			c2 = 1.0;
 8002f0a:	f04f 0200 	mov.w	r2, #0
 8002f0e:	4bbf      	ldr	r3, [pc, #764]	; (800320c <CalibrateIMU+0xa50>)
 8002f10:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
			c3 = 1.0;
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	4bbc      	ldr	r3, [pc, #752]	; (800320c <CalibrateIMU+0xa50>)
 8002f1a:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
			s1 = 0.0;
 8002f1e:	f04f 0200 	mov.w	r2, #0
 8002f22:	f04f 0300 	mov.w	r3, #0
 8002f26:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			s2 = 0.0;
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
			s3 = 0.0;
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		}

		CM_Knee.IMUData.ax = n * (KneeIMUData.ax*(c1*c3 - c2*s1*s3) + KneeIMUData.ay*(-c3*s1 - c1*c2*s3) + KneeIMUData.az*( s2*s3)) - axBias;
 8002f42:	4bb3      	ldr	r3, [pc, #716]	; (8003210 <CalibrateIMU+0xa54>)
 8002f44:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002f48:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002f4c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002f50:	f7fd faf6 	bl	8000540 <__aeabi_dmul>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4690      	mov	r8, r2
 8002f5a:	4699      	mov	r9, r3
 8002f5c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002f60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002f64:	f7fd faec 	bl	8000540 <__aeabi_dmul>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002f74:	f7fd fae4 	bl	8000540 <__aeabi_dmul>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4640      	mov	r0, r8
 8002f7e:	4649      	mov	r1, r9
 8002f80:	f7fd f926 	bl	80001d0 <__aeabi_dsub>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4620      	mov	r0, r4
 8002f8a:	4629      	mov	r1, r5
 8002f8c:	f7fd fad8 	bl	8000540 <__aeabi_dmul>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4692      	mov	sl, r2
 8002f96:	469b      	mov	fp, r3
 8002f98:	4b9d      	ldr	r3, [pc, #628]	; (8003210 <CalibrateIMU+0xa54>)
 8002f9a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8002f9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fa2:	61bb      	str	r3, [r7, #24]
 8002fa4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002fa8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002fac:	61fb      	str	r3, [r7, #28]
 8002fae:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002fb2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002fb6:	f7fd fac3 	bl	8000540 <__aeabi_dmul>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4690      	mov	r8, r2
 8002fc0:	4699      	mov	r9, r3
 8002fc2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002fc6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002fca:	f7fd fab9 	bl	8000540 <__aeabi_dmul>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002fda:	f7fd fab1 	bl	8000540 <__aeabi_dmul>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	4649      	mov	r1, r9
 8002fe6:	f7fd f8f3 	bl	80001d0 <__aeabi_dsub>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4620      	mov	r0, r4
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	f7fd faa5 	bl	8000540 <__aeabi_dmul>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	4650      	mov	r0, sl
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	f7fd f8e9 	bl	80001d4 <__adddf3>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4690      	mov	r8, r2
 8003008:	4699      	mov	r9, r3
 800300a:	4b81      	ldr	r3, [pc, #516]	; (8003210 <CalibrateIMU+0xa54>)
 800300c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003010:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003014:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003018:	f7fd fa92 	bl	8000540 <__aeabi_dmul>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4620      	mov	r0, r4
 8003022:	4629      	mov	r1, r5
 8003024:	f7fd fa8c 	bl	8000540 <__aeabi_dmul>
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4640      	mov	r0, r8
 800302e:	4649      	mov	r1, r9
 8003030:	f7fd f8d0 	bl	80001d4 <__adddf3>
 8003034:	4602      	mov	r2, r0
 8003036:	460b      	mov	r3, r1
 8003038:	4610      	mov	r0, r2
 800303a:	4619      	mov	r1, r3
 800303c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003040:	f7fd fa7e 	bl	8000540 <__aeabi_dmul>
 8003044:	4602      	mov	r2, r0
 8003046:	460b      	mov	r3, r1
 8003048:	4610      	mov	r0, r2
 800304a:	4619      	mov	r1, r3
 800304c:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003050:	f7fd f8be 	bl	80001d0 <__aeabi_dsub>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	496e      	ldr	r1, [pc, #440]	; (8003214 <CalibrateIMU+0xa58>)
 800305a:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		CM_Knee.IMUData.ay = n * (KneeIMUData.ax*(c1*s3 + c2*c3*s1) + KneeIMUData.ay*( c1*c2*c3 - s1*s3) + KneeIMUData.az*(-c3*s2)) - ayBias;
 800305e:	4b6c      	ldr	r3, [pc, #432]	; (8003210 <CalibrateIMU+0xa54>)
 8003060:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003064:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003068:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800306c:	f7fd fa68 	bl	8000540 <__aeabi_dmul>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4690      	mov	r8, r2
 8003076:	4699      	mov	r9, r3
 8003078:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800307c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003080:	f7fd fa5e 	bl	8000540 <__aeabi_dmul>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003090:	f7fd fa56 	bl	8000540 <__aeabi_dmul>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4640      	mov	r0, r8
 800309a:	4649      	mov	r1, r9
 800309c:	f7fd f89a 	bl	80001d4 <__adddf3>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	4620      	mov	r0, r4
 80030a6:	4629      	mov	r1, r5
 80030a8:	f7fd fa4a 	bl	8000540 <__aeabi_dmul>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4692      	mov	sl, r2
 80030b2:	469b      	mov	fp, r3
 80030b4:	4b56      	ldr	r3, [pc, #344]	; (8003210 <CalibrateIMU+0xa54>)
 80030b6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80030ba:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80030be:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80030c2:	f7fd fa3d 	bl	8000540 <__aeabi_dmul>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4610      	mov	r0, r2
 80030cc:	4619      	mov	r1, r3
 80030ce:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80030d2:	f7fd fa35 	bl	8000540 <__aeabi_dmul>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4690      	mov	r8, r2
 80030dc:	4699      	mov	r9, r3
 80030de:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80030e2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80030e6:	f7fd fa2b 	bl	8000540 <__aeabi_dmul>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4640      	mov	r0, r8
 80030f0:	4649      	mov	r1, r9
 80030f2:	f7fd f86d 	bl	80001d0 <__aeabi_dsub>
 80030f6:	4602      	mov	r2, r0
 80030f8:	460b      	mov	r3, r1
 80030fa:	4620      	mov	r0, r4
 80030fc:	4629      	mov	r1, r5
 80030fe:	f7fd fa1f 	bl	8000540 <__aeabi_dmul>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4650      	mov	r0, sl
 8003108:	4659      	mov	r1, fp
 800310a:	f7fd f863 	bl	80001d4 <__adddf3>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4690      	mov	r8, r2
 8003114:	4699      	mov	r9, r3
 8003116:	4b3e      	ldr	r3, [pc, #248]	; (8003210 <CalibrateIMU+0xa54>)
 8003118:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800311c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003126:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003130:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003134:	f7fd fa04 	bl	8000540 <__aeabi_dmul>
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	4620      	mov	r0, r4
 800313e:	4629      	mov	r1, r5
 8003140:	f7fd f9fe 	bl	8000540 <__aeabi_dmul>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4640      	mov	r0, r8
 800314a:	4649      	mov	r1, r9
 800314c:	f7fd f842 	bl	80001d4 <__adddf3>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800315c:	f7fd f9f0 	bl	8000540 <__aeabi_dmul>
 8003160:	4602      	mov	r2, r0
 8003162:	460b      	mov	r3, r1
 8003164:	4610      	mov	r0, r2
 8003166:	4619      	mov	r1, r3
 8003168:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800316c:	f7fd f830 	bl	80001d0 <__aeabi_dsub>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4927      	ldr	r1, [pc, #156]	; (8003214 <CalibrateIMU+0xa58>)
 8003176:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		CM_Knee.IMUData.az = n * (KneeIMUData.ax*(s1*s2           ) + KneeIMUData.ay*( c1*s2           ) + KneeIMUData.az*( c2   )) - azBias;
 800317a:	4b25      	ldr	r3, [pc, #148]	; (8003210 <CalibrateIMU+0xa54>)
 800317c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003180:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003184:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8003188:	f7fd f9da 	bl	8000540 <__aeabi_dmul>
 800318c:	4602      	mov	r2, r0
 800318e:	460b      	mov	r3, r1
 8003190:	4620      	mov	r0, r4
 8003192:	4629      	mov	r1, r5
 8003194:	f7fd f9d4 	bl	8000540 <__aeabi_dmul>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4690      	mov	r8, r2
 800319e:	4699      	mov	r9, r3
 80031a0:	4b1b      	ldr	r3, [pc, #108]	; (8003210 <CalibrateIMU+0xa54>)
 80031a2:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80031a6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80031aa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80031ae:	f7fd f9c7 	bl	8000540 <__aeabi_dmul>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4620      	mov	r0, r4
 80031b8:	4629      	mov	r1, r5
 80031ba:	f7fd f9c1 	bl	8000540 <__aeabi_dmul>
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	4640      	mov	r0, r8
 80031c4:	4649      	mov	r1, r9
 80031c6:	f7fd f805 	bl	80001d4 <__adddf3>
 80031ca:	4602      	mov	r2, r0
 80031cc:	460b      	mov	r3, r1
 80031ce:	4614      	mov	r4, r2
 80031d0:	461d      	mov	r5, r3
 80031d2:	4b0f      	ldr	r3, [pc, #60]	; (8003210 <CalibrateIMU+0xa54>)
 80031d4:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80031d8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80031dc:	f7fd f9b0 	bl	8000540 <__aeabi_dmul>
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4620      	mov	r0, r4
 80031e6:	4629      	mov	r1, r5
 80031e8:	f7fc fff4 	bl	80001d4 <__adddf3>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4610      	mov	r0, r2
 80031f2:	4619      	mov	r1, r3
 80031f4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80031f8:	f7fd f9a2 	bl	8000540 <__aeabi_dmul>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4610      	mov	r0, r2
 8003202:	4619      	mov	r1, r3
 8003204:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003208:	e006      	b.n	8003218 <CalibrateIMU+0xa5c>
 800320a:	bf00      	nop
 800320c:	3ff00000 	.word	0x3ff00000
 8003210:	20000170 	.word	0x20000170
 8003214:	20000250 	.word	0x20000250
 8003218:	f7fc ffda 	bl	80001d0 <__aeabi_dsub>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	49b8      	ldr	r1, [pc, #736]	; (8003504 <CalibrateIMU+0xd48>)
 8003222:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		CM_Knee.IMUData.gx = n * (KneeIMUData.gx*(c1*c3 - c2*s1*s3) + KneeIMUData.gy*(-c3*s1 - c1*c2*s3) + KneeIMUData.gz*( s2*s3)) - gxBias;
 8003226:	4bb8      	ldr	r3, [pc, #736]	; (8003508 <CalibrateIMU+0xd4c>)
 8003228:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800322c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003230:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003234:	f7fd f984 	bl	8000540 <__aeabi_dmul>
 8003238:	4602      	mov	r2, r0
 800323a:	460b      	mov	r3, r1
 800323c:	4690      	mov	r8, r2
 800323e:	4699      	mov	r9, r3
 8003240:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003244:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003248:	f7fd f97a 	bl	8000540 <__aeabi_dmul>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	4610      	mov	r0, r2
 8003252:	4619      	mov	r1, r3
 8003254:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8003258:	f7fd f972 	bl	8000540 <__aeabi_dmul>
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	4640      	mov	r0, r8
 8003262:	4649      	mov	r1, r9
 8003264:	f7fc ffb4 	bl	80001d0 <__aeabi_dsub>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4620      	mov	r0, r4
 800326e:	4629      	mov	r1, r5
 8003270:	f7fd f966 	bl	8000540 <__aeabi_dmul>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4690      	mov	r8, r2
 800327a:	4699      	mov	r9, r3
 800327c:	4ba2      	ldr	r3, [pc, #648]	; (8003508 <CalibrateIMU+0xd4c>)
 800327e:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8003282:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800328c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003296:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800329a:	f7fd f951 	bl	8000540 <__aeabi_dmul>
 800329e:	4602      	mov	r2, r0
 80032a0:	460b      	mov	r3, r1
 80032a2:	4692      	mov	sl, r2
 80032a4:	469b      	mov	fp, r3
 80032a6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80032aa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80032ae:	f7fd f947 	bl	8000540 <__aeabi_dmul>
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	4610      	mov	r0, r2
 80032b8:	4619      	mov	r1, r3
 80032ba:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80032be:	f7fd f93f 	bl	8000540 <__aeabi_dmul>
 80032c2:	4602      	mov	r2, r0
 80032c4:	460b      	mov	r3, r1
 80032c6:	4650      	mov	r0, sl
 80032c8:	4659      	mov	r1, fp
 80032ca:	f7fc ff81 	bl	80001d0 <__aeabi_dsub>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	4620      	mov	r0, r4
 80032d4:	4629      	mov	r1, r5
 80032d6:	f7fd f933 	bl	8000540 <__aeabi_dmul>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4640      	mov	r0, r8
 80032e0:	4649      	mov	r1, r9
 80032e2:	f7fc ff77 	bl	80001d4 <__adddf3>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4690      	mov	r8, r2
 80032ec:	4699      	mov	r9, r3
 80032ee:	4b86      	ldr	r3, [pc, #536]	; (8003508 <CalibrateIMU+0xd4c>)
 80032f0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80032f4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80032f8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80032fc:	f7fd f920 	bl	8000540 <__aeabi_dmul>
 8003300:	4602      	mov	r2, r0
 8003302:	460b      	mov	r3, r1
 8003304:	4620      	mov	r0, r4
 8003306:	4629      	mov	r1, r5
 8003308:	f7fd f91a 	bl	8000540 <__aeabi_dmul>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4640      	mov	r0, r8
 8003312:	4649      	mov	r1, r9
 8003314:	f7fc ff5e 	bl	80001d4 <__adddf3>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4610      	mov	r0, r2
 800331e:	4619      	mov	r1, r3
 8003320:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003324:	f7fd f90c 	bl	8000540 <__aeabi_dmul>
 8003328:	4602      	mov	r2, r0
 800332a:	460b      	mov	r3, r1
 800332c:	4610      	mov	r0, r2
 800332e:	4619      	mov	r1, r3
 8003330:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003334:	f7fc ff4c 	bl	80001d0 <__aeabi_dsub>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4971      	ldr	r1, [pc, #452]	; (8003504 <CalibrateIMU+0xd48>)
 800333e:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
		CM_Knee.IMUData.gy = n * (KneeIMUData.gx*(c1*s3 + c2*c3*s1) + KneeIMUData.gy*( c1*c2*c3 - s1*s3) + KneeIMUData.gz*(-c3*s2)) - gyBias;
 8003342:	4b71      	ldr	r3, [pc, #452]	; (8003508 <CalibrateIMU+0xd4c>)
 8003344:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003348:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800334c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003350:	f7fd f8f6 	bl	8000540 <__aeabi_dmul>
 8003354:	4602      	mov	r2, r0
 8003356:	460b      	mov	r3, r1
 8003358:	4690      	mov	r8, r2
 800335a:	4699      	mov	r9, r3
 800335c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003360:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003364:	f7fd f8ec 	bl	8000540 <__aeabi_dmul>
 8003368:	4602      	mov	r2, r0
 800336a:	460b      	mov	r3, r1
 800336c:	4610      	mov	r0, r2
 800336e:	4619      	mov	r1, r3
 8003370:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003374:	f7fd f8e4 	bl	8000540 <__aeabi_dmul>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4640      	mov	r0, r8
 800337e:	4649      	mov	r1, r9
 8003380:	f7fc ff28 	bl	80001d4 <__adddf3>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4620      	mov	r0, r4
 800338a:	4629      	mov	r1, r5
 800338c:	f7fd f8d8 	bl	8000540 <__aeabi_dmul>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4690      	mov	r8, r2
 8003396:	4699      	mov	r9, r3
 8003398:	4b5b      	ldr	r3, [pc, #364]	; (8003508 <CalibrateIMU+0xd4c>)
 800339a:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800339e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80033a2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80033a6:	f7fd f8cb 	bl	8000540 <__aeabi_dmul>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	4610      	mov	r0, r2
 80033b0:	4619      	mov	r1, r3
 80033b2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80033b6:	f7fd f8c3 	bl	8000540 <__aeabi_dmul>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4692      	mov	sl, r2
 80033c0:	469b      	mov	fp, r3
 80033c2:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80033c6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80033ca:	f7fd f8b9 	bl	8000540 <__aeabi_dmul>
 80033ce:	4602      	mov	r2, r0
 80033d0:	460b      	mov	r3, r1
 80033d2:	4650      	mov	r0, sl
 80033d4:	4659      	mov	r1, fp
 80033d6:	f7fc fefb 	bl	80001d0 <__aeabi_dsub>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4620      	mov	r0, r4
 80033e0:	4629      	mov	r1, r5
 80033e2:	f7fd f8ad 	bl	8000540 <__aeabi_dmul>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4640      	mov	r0, r8
 80033ec:	4649      	mov	r1, r9
 80033ee:	f7fc fef1 	bl	80001d4 <__adddf3>
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	4690      	mov	r8, r2
 80033f8:	4699      	mov	r9, r3
 80033fa:	4b43      	ldr	r3, [pc, #268]	; (8003508 <CalibrateIMU+0xd4c>)
 80033fc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003400:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003404:	603b      	str	r3, [r7, #0]
 8003406:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800340a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800340e:	607b      	str	r3, [r7, #4]
 8003410:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003414:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003418:	f7fd f892 	bl	8000540 <__aeabi_dmul>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4620      	mov	r0, r4
 8003422:	4629      	mov	r1, r5
 8003424:	f7fd f88c 	bl	8000540 <__aeabi_dmul>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4640      	mov	r0, r8
 800342e:	4649      	mov	r1, r9
 8003430:	f7fc fed0 	bl	80001d4 <__adddf3>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003440:	f7fd f87e 	bl	8000540 <__aeabi_dmul>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4610      	mov	r0, r2
 800344a:	4619      	mov	r1, r3
 800344c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003450:	f7fc febe 	bl	80001d0 <__aeabi_dsub>
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	492a      	ldr	r1, [pc, #168]	; (8003504 <CalibrateIMU+0xd48>)
 800345a:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
		CM_Knee.IMUData.gz = n * (KneeIMUData.gx*(s1*s2           ) + KneeIMUData.gy*( c1*s2           ) + KneeIMUData.gz*( c2   )) - gzBias;
 800345e:	4b2a      	ldr	r3, [pc, #168]	; (8003508 <CalibrateIMU+0xd4c>)
 8003460:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003464:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8003468:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800346c:	f7fd f868 	bl	8000540 <__aeabi_dmul>
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	4620      	mov	r0, r4
 8003476:	4629      	mov	r1, r5
 8003478:	f7fd f862 	bl	8000540 <__aeabi_dmul>
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4690      	mov	r8, r2
 8003482:	4699      	mov	r9, r3
 8003484:	4b20      	ldr	r3, [pc, #128]	; (8003508 <CalibrateIMU+0xd4c>)
 8003486:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800348a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800348e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003492:	f7fd f855 	bl	8000540 <__aeabi_dmul>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4620      	mov	r0, r4
 800349c:	4629      	mov	r1, r5
 800349e:	f7fd f84f 	bl	8000540 <__aeabi_dmul>
 80034a2:	4602      	mov	r2, r0
 80034a4:	460b      	mov	r3, r1
 80034a6:	4640      	mov	r0, r8
 80034a8:	4649      	mov	r1, r9
 80034aa:	f7fc fe93 	bl	80001d4 <__adddf3>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4614      	mov	r4, r2
 80034b4:	461d      	mov	r5, r3
 80034b6:	4b14      	ldr	r3, [pc, #80]	; (8003508 <CalibrateIMU+0xd4c>)
 80034b8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80034bc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80034c0:	f7fd f83e 	bl	8000540 <__aeabi_dmul>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4620      	mov	r0, r4
 80034ca:	4629      	mov	r1, r5
 80034cc:	f7fc fe82 	bl	80001d4 <__adddf3>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034dc:	f7fd f830 	bl	8000540 <__aeabi_dmul>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80034ec:	f7fc fe70 	bl	80001d0 <__aeabi_dsub>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4903      	ldr	r1, [pc, #12]	; (8003504 <CalibrateIMU+0xd48>)
 80034f6:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	}
}
 80034fa:	bf00      	nop
 80034fc:	37a8      	adds	r7, #168	; 0xa8
 80034fe:	46bd      	mov	sp, r7
 8003500:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003504:	20000250 	.word	0x20000250
 8003508:	20000170 	.word	0x20000170
 800350c:	00000000 	.word	0x00000000

08003510 <ComputeLimbAngle>:

void ComputeLimbAngle(void)
{
 8003510:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003514:	b088      	sub	sp, #32
 8003516:	af00      	add	r7, sp, #0
	if((Config.Device == ankle) || (Config.Device == combined))
 8003518:	4bc1      	ldr	r3, [pc, #772]	; (8003820 <ComputeLimbAngle+0x310>)
 800351a:	785b      	ldrb	r3, [r3, #1]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d004      	beq.n	800352a <ComputeLimbAngle+0x1a>
 8003520:	4bbf      	ldr	r3, [pc, #764]	; (8003820 <ComputeLimbAngle+0x310>)
 8003522:	785b      	ldrb	r3, [r3, #1]
 8003524:	2b01      	cmp	r3, #1
 8003526:	f040 80af 	bne.w	8003688 <ComputeLimbAngle+0x178>
	{
		double accelAngle = (atan(CM_Ankle.IMUData.ax / sqrt(pow(CM_Ankle.IMUData.ay, 2) + pow(CM_Ankle.IMUData.az, 2)))) * 180.0 / M_PI;
 800352a:	4bbe      	ldr	r3, [pc, #760]	; (8003824 <ComputeLimbAngle+0x314>)
 800352c:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	; 0x60
 8003530:	4bbc      	ldr	r3, [pc, #752]	; (8003824 <ComputeLimbAngle+0x314>)
 8003532:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8003536:	ed9f 1bb4 	vldr	d1, [pc, #720]	; 8003808 <ComputeLimbAngle+0x2f8>
 800353a:	eeb0 0a47 	vmov.f32	s0, s14
 800353e:	eef0 0a67 	vmov.f32	s1, s15
 8003542:	f003 ffb3 	bl	80074ac <pow>
 8003546:	ec59 8b10 	vmov	r8, r9, d0
 800354a:	4bb6      	ldr	r3, [pc, #728]	; (8003824 <ComputeLimbAngle+0x314>)
 800354c:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8003550:	ed9f 1bad 	vldr	d1, [pc, #692]	; 8003808 <ComputeLimbAngle+0x2f8>
 8003554:	eeb0 0a47 	vmov.f32	s0, s14
 8003558:	eef0 0a67 	vmov.f32	s1, s15
 800355c:	f003 ffa6 	bl	80074ac <pow>
 8003560:	ec53 2b10 	vmov	r2, r3, d0
 8003564:	4640      	mov	r0, r8
 8003566:	4649      	mov	r1, r9
 8003568:	f7fc fe34 	bl	80001d4 <__adddf3>
 800356c:	4602      	mov	r2, r0
 800356e:	460b      	mov	r3, r1
 8003570:	ec43 2b17 	vmov	d7, r2, r3
 8003574:	eeb0 0a47 	vmov.f32	s0, s14
 8003578:	eef0 0a67 	vmov.f32	s1, s15
 800357c:	f004 f806 	bl	800758c <sqrt>
 8003580:	ec53 2b10 	vmov	r2, r3, d0
 8003584:	4620      	mov	r0, r4
 8003586:	4629      	mov	r1, r5
 8003588:	f7fd f904 	bl	8000794 <__aeabi_ddiv>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	ec43 2b17 	vmov	d7, r2, r3
 8003594:	eeb0 0a47 	vmov.f32	s0, s14
 8003598:	eef0 0a67 	vmov.f32	s1, s15
 800359c:	f003 fddc 	bl	8007158 <atan>
 80035a0:	ec51 0b10 	vmov	r0, r1, d0
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	4b9f      	ldr	r3, [pc, #636]	; (8003828 <ComputeLimbAngle+0x318>)
 80035aa:	f7fc ffc9 	bl	8000540 <__aeabi_dmul>
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	4610      	mov	r0, r2
 80035b4:	4619      	mov	r1, r3
 80035b6:	a396      	add	r3, pc, #600	; (adr r3, 8003810 <ComputeLimbAngle+0x300>)
 80035b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035bc:	f7fd f8ea 	bl	8000794 <__aeabi_ddiv>
 80035c0:	4602      	mov	r2, r0
 80035c2:	460b      	mov	r3, r1
 80035c4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		static double compFiltAngle = 0.0;
		static double dGyroAngle = 0.0;

		dGyroAngle = dt/2 * (CM_Ankle.IMUData.gz + dGyroAngle);	// Change in angle from gyro (trapezoidal used)
 80035c8:	4b98      	ldr	r3, [pc, #608]	; (800382c <ComputeLimbAngle+0x31c>)
 80035ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035ce:	f04f 0200 	mov.w	r2, #0
 80035d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035d6:	f7fd f8dd 	bl	8000794 <__aeabi_ddiv>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	4614      	mov	r4, r2
 80035e0:	461d      	mov	r5, r3
 80035e2:	4b90      	ldr	r3, [pc, #576]	; (8003824 <ComputeLimbAngle+0x314>)
 80035e4:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80035e8:	4b91      	ldr	r3, [pc, #580]	; (8003830 <ComputeLimbAngle+0x320>)
 80035ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ee:	f7fc fdf1 	bl	80001d4 <__adddf3>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4620      	mov	r0, r4
 80035f8:	4629      	mov	r1, r5
 80035fa:	f7fc ffa1 	bl	8000540 <__aeabi_dmul>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	498b      	ldr	r1, [pc, #556]	; (8003830 <ComputeLimbAngle+0x320>)
 8003604:	e9c1 2300 	strd	r2, r3, [r1]

		// Complementary filter (optimal alpha value found from trial and error experiment of MSE)
		double alpha = 0.002;
 8003608:	a383      	add	r3, pc, #524	; (adr r3, 8003818 <ComputeLimbAngle+0x308>)
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	e9c7 2304 	strd	r2, r3, [r7, #16]
		compFiltAngle = accelAngle*alpha + (1 - alpha) * (dGyroAngle + compFiltAngle);
 8003612:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003616:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800361a:	f7fc ff91 	bl	8000540 <__aeabi_dmul>
 800361e:	4602      	mov	r2, r0
 8003620:	460b      	mov	r3, r1
 8003622:	4614      	mov	r4, r2
 8003624:	461d      	mov	r5, r3
 8003626:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800362a:	f04f 0000 	mov.w	r0, #0
 800362e:	4981      	ldr	r1, [pc, #516]	; (8003834 <ComputeLimbAngle+0x324>)
 8003630:	f7fc fdce 	bl	80001d0 <__aeabi_dsub>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	4690      	mov	r8, r2
 800363a:	4699      	mov	r9, r3
 800363c:	4b7c      	ldr	r3, [pc, #496]	; (8003830 <ComputeLimbAngle+0x320>)
 800363e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003642:	4b7d      	ldr	r3, [pc, #500]	; (8003838 <ComputeLimbAngle+0x328>)
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f7fc fdc4 	bl	80001d4 <__adddf3>
 800364c:	4602      	mov	r2, r0
 800364e:	460b      	mov	r3, r1
 8003650:	4640      	mov	r0, r8
 8003652:	4649      	mov	r1, r9
 8003654:	f7fc ff74 	bl	8000540 <__aeabi_dmul>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4620      	mov	r0, r4
 800365e:	4629      	mov	r1, r5
 8003660:	f7fc fdb8 	bl	80001d4 <__adddf3>
 8003664:	4602      	mov	r2, r0
 8003666:	460b      	mov	r3, r1
 8003668:	4973      	ldr	r1, [pc, #460]	; (8003838 <ComputeLimbAngle+0x328>)
 800366a:	e9c1 2300 	strd	r2, r3, [r1]

		CM_Ankle.limbAngle = compFiltAngle - CM_Ankle.jointAngle[0];
 800366e:	4b72      	ldr	r3, [pc, #456]	; (8003838 <ComputeLimbAngle+0x328>)
 8003670:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003674:	4b6b      	ldr	r3, [pc, #428]	; (8003824 <ComputeLimbAngle+0x314>)
 8003676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367a:	f7fc fda9 	bl	80001d0 <__aeabi_dsub>
 800367e:	4602      	mov	r2, r0
 8003680:	460b      	mov	r3, r1
 8003682:	4968      	ldr	r1, [pc, #416]	; (8003824 <ComputeLimbAngle+0x314>)
 8003684:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}

	if((Config.Device == knee) || (Config.Device == combined))
 8003688:	4b65      	ldr	r3, [pc, #404]	; (8003820 <ComputeLimbAngle+0x310>)
 800368a:	785b      	ldrb	r3, [r3, #1]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d004      	beq.n	800369a <ComputeLimbAngle+0x18a>
 8003690:	4b63      	ldr	r3, [pc, #396]	; (8003820 <ComputeLimbAngle+0x310>)
 8003692:	785b      	ldrb	r3, [r3, #1]
 8003694:	2b01      	cmp	r3, #1
 8003696:	f040 80af 	bne.w	80037f8 <ComputeLimbAngle+0x2e8>
	{
		double accelAngle = (atan(CM_Knee.IMUData.ax / sqrt(pow(CM_Knee.IMUData.ay, 2) + pow(CM_Knee.IMUData.az, 2)))) * 180.0 / M_PI;
 800369a:	4b68      	ldr	r3, [pc, #416]	; (800383c <ComputeLimbAngle+0x32c>)
 800369c:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	; 0x60
 80036a0:	4b66      	ldr	r3, [pc, #408]	; (800383c <ComputeLimbAngle+0x32c>)
 80036a2:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 80036a6:	ed9f 1b58 	vldr	d1, [pc, #352]	; 8003808 <ComputeLimbAngle+0x2f8>
 80036aa:	eeb0 0a47 	vmov.f32	s0, s14
 80036ae:	eef0 0a67 	vmov.f32	s1, s15
 80036b2:	f003 fefb 	bl	80074ac <pow>
 80036b6:	ec59 8b10 	vmov	r8, r9, d0
 80036ba:	4b60      	ldr	r3, [pc, #384]	; (800383c <ComputeLimbAngle+0x32c>)
 80036bc:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 80036c0:	ed9f 1b51 	vldr	d1, [pc, #324]	; 8003808 <ComputeLimbAngle+0x2f8>
 80036c4:	eeb0 0a47 	vmov.f32	s0, s14
 80036c8:	eef0 0a67 	vmov.f32	s1, s15
 80036cc:	f003 feee 	bl	80074ac <pow>
 80036d0:	ec53 2b10 	vmov	r2, r3, d0
 80036d4:	4640      	mov	r0, r8
 80036d6:	4649      	mov	r1, r9
 80036d8:	f7fc fd7c 	bl	80001d4 <__adddf3>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	ec43 2b17 	vmov	d7, r2, r3
 80036e4:	eeb0 0a47 	vmov.f32	s0, s14
 80036e8:	eef0 0a67 	vmov.f32	s1, s15
 80036ec:	f003 ff4e 	bl	800758c <sqrt>
 80036f0:	ec53 2b10 	vmov	r2, r3, d0
 80036f4:	4620      	mov	r0, r4
 80036f6:	4629      	mov	r1, r5
 80036f8:	f7fd f84c 	bl	8000794 <__aeabi_ddiv>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	ec43 2b17 	vmov	d7, r2, r3
 8003704:	eeb0 0a47 	vmov.f32	s0, s14
 8003708:	eef0 0a67 	vmov.f32	s1, s15
 800370c:	f003 fd24 	bl	8007158 <atan>
 8003710:	ec51 0b10 	vmov	r0, r1, d0
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	4b43      	ldr	r3, [pc, #268]	; (8003828 <ComputeLimbAngle+0x318>)
 800371a:	f7fc ff11 	bl	8000540 <__aeabi_dmul>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4610      	mov	r0, r2
 8003724:	4619      	mov	r1, r3
 8003726:	a33a      	add	r3, pc, #232	; (adr r3, 8003810 <ComputeLimbAngle+0x300>)
 8003728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372c:	f7fd f832 	bl	8000794 <__aeabi_ddiv>
 8003730:	4602      	mov	r2, r0
 8003732:	460b      	mov	r3, r1
 8003734:	e9c7 2302 	strd	r2, r3, [r7, #8]
		static double compFiltAngle = 0.0;
		static double dGyroAngle = 0.0;

		dGyroAngle = dt/2 * (CM_Knee.IMUData.gz + dGyroAngle);	// Change in angle from gyro (trapezoidal used)
 8003738:	4b3c      	ldr	r3, [pc, #240]	; (800382c <ComputeLimbAngle+0x31c>)
 800373a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003746:	f7fd f825 	bl	8000794 <__aeabi_ddiv>
 800374a:	4602      	mov	r2, r0
 800374c:	460b      	mov	r3, r1
 800374e:	4614      	mov	r4, r2
 8003750:	461d      	mov	r5, r3
 8003752:	4b3a      	ldr	r3, [pc, #232]	; (800383c <ComputeLimbAngle+0x32c>)
 8003754:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8003758:	4b39      	ldr	r3, [pc, #228]	; (8003840 <ComputeLimbAngle+0x330>)
 800375a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375e:	f7fc fd39 	bl	80001d4 <__adddf3>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4620      	mov	r0, r4
 8003768:	4629      	mov	r1, r5
 800376a:	f7fc fee9 	bl	8000540 <__aeabi_dmul>
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4933      	ldr	r1, [pc, #204]	; (8003840 <ComputeLimbAngle+0x330>)
 8003774:	e9c1 2300 	strd	r2, r3, [r1]

		// Complementary filter (optimal alpha value found from trial and error experiment of MSE)
		double alpha = 0.002;
 8003778:	a327      	add	r3, pc, #156	; (adr r3, 8003818 <ComputeLimbAngle+0x308>)
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	e9c7 2300 	strd	r2, r3, [r7]
		compFiltAngle = accelAngle*alpha + (1 - alpha) * (dGyroAngle + compFiltAngle);
 8003782:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003786:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800378a:	f7fc fed9 	bl	8000540 <__aeabi_dmul>
 800378e:	4602      	mov	r2, r0
 8003790:	460b      	mov	r3, r1
 8003792:	4614      	mov	r4, r2
 8003794:	461d      	mov	r5, r3
 8003796:	e9d7 2300 	ldrd	r2, r3, [r7]
 800379a:	f04f 0000 	mov.w	r0, #0
 800379e:	4925      	ldr	r1, [pc, #148]	; (8003834 <ComputeLimbAngle+0x324>)
 80037a0:	f7fc fd16 	bl	80001d0 <__aeabi_dsub>
 80037a4:	4602      	mov	r2, r0
 80037a6:	460b      	mov	r3, r1
 80037a8:	4690      	mov	r8, r2
 80037aa:	4699      	mov	r9, r3
 80037ac:	4b24      	ldr	r3, [pc, #144]	; (8003840 <ComputeLimbAngle+0x330>)
 80037ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <ComputeLimbAngle+0x334>)
 80037b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b8:	f7fc fd0c 	bl	80001d4 <__adddf3>
 80037bc:	4602      	mov	r2, r0
 80037be:	460b      	mov	r3, r1
 80037c0:	4640      	mov	r0, r8
 80037c2:	4649      	mov	r1, r9
 80037c4:	f7fc febc 	bl	8000540 <__aeabi_dmul>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4620      	mov	r0, r4
 80037ce:	4629      	mov	r1, r5
 80037d0:	f7fc fd00 	bl	80001d4 <__adddf3>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	491a      	ldr	r1, [pc, #104]	; (8003844 <ComputeLimbAngle+0x334>)
 80037da:	e9c1 2300 	strd	r2, r3, [r1]

		CM_Knee.limbAngle = compFiltAngle - CM_Knee.jointAngle[0];
 80037de:	4b19      	ldr	r3, [pc, #100]	; (8003844 <ComputeLimbAngle+0x334>)
 80037e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80037e4:	4b15      	ldr	r3, [pc, #84]	; (800383c <ComputeLimbAngle+0x32c>)
 80037e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ea:	f7fc fcf1 	bl	80001d0 <__aeabi_dsub>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4912      	ldr	r1, [pc, #72]	; (800383c <ComputeLimbAngle+0x32c>)
 80037f4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}
}
 80037f8:	bf00      	nop
 80037fa:	3720      	adds	r7, #32
 80037fc:	46bd      	mov	sp, r7
 80037fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003802:	bf00      	nop
 8003804:	f3af 8000 	nop.w
 8003808:	00000000 	.word	0x00000000
 800380c:	40000000 	.word	0x40000000
 8003810:	54442d18 	.word	0x54442d18
 8003814:	400921fb 	.word	0x400921fb
 8003818:	d2f1a9fc 	.word	0xd2f1a9fc
 800381c:	3f60624d 	.word	0x3f60624d
 8003820:	200000a8 	.word	0x200000a8
 8003824:	200001b8 	.word	0x200001b8
 8003828:	40668000 	.word	0x40668000
 800382c:	20000000 	.word	0x20000000
 8003830:	20000380 	.word	0x20000380
 8003834:	3ff00000 	.word	0x3ff00000
 8003838:	20000388 	.word	0x20000388
 800383c:	20000250 	.word	0x20000250
 8003840:	20000390 	.word	0x20000390
 8003844:	20000398 	.word	0x20000398

08003848 <RunStateMachine>:

void RunStateMachine(void)
{
 8003848:	b5b0      	push	{r4, r5, r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
	if((Config.Device == ankle) || (Config.Device == combined))
 800384e:	4b8a      	ldr	r3, [pc, #552]	; (8003a78 <RunStateMachine+0x230>)
 8003850:	785b      	ldrb	r3, [r3, #1]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <RunStateMachine+0x16>
 8003856:	4b88      	ldr	r3, [pc, #544]	; (8003a78 <RunStateMachine+0x230>)
 8003858:	785b      	ldrb	r3, [r3, #1]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d10b      	bne.n	8003876 <RunStateMachine+0x2e>
	{
		CM_Ankle.ProsCtrl.eqPoint = 0.0f;
 800385e:	4b87      	ldr	r3, [pc, #540]	; (8003a7c <RunStateMachine+0x234>)
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	631a      	str	r2, [r3, #48]	; 0x30
		CM_Ankle.ProsCtrl.kd = 0.0f;
 8003866:	4b85      	ldr	r3, [pc, #532]	; (8003a7c <RunStateMachine+0x234>)
 8003868:	f04f 0200 	mov.w	r2, #0
 800386c:	635a      	str	r2, [r3, #52]	; 0x34
		CM_Ankle.ProsCtrl.kp = 0.0f;
 800386e:	4b83      	ldr	r3, [pc, #524]	; (8003a7c <RunStateMachine+0x234>)
 8003870:	f04f 0200 	mov.w	r2, #0
 8003874:	639a      	str	r2, [r3, #56]	; 0x38
	}

	if((Config.Device == knee) || (Config.Device == combined))
 8003876:	4b80      	ldr	r3, [pc, #512]	; (8003a78 <RunStateMachine+0x230>)
 8003878:	785b      	ldrb	r3, [r3, #1]
 800387a:	2b02      	cmp	r3, #2
 800387c:	d004      	beq.n	8003888 <RunStateMachine+0x40>
 800387e:	4b7e      	ldr	r3, [pc, #504]	; (8003a78 <RunStateMachine+0x230>)
 8003880:	785b      	ldrb	r3, [r3, #1]
 8003882:	2b01      	cmp	r3, #1
 8003884:	f040 80f1 	bne.w	8003a6a <RunStateMachine+0x222>
	{
		static enum StateMachine_e state = stance;
		static uint8_t isCheckBoundsRequired = 0;

		switch(state)
 8003888:	4b7d      	ldr	r3, [pc, #500]	; (8003a80 <RunStateMachine+0x238>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b02      	cmp	r3, #2
 800388e:	f000 80c6 	beq.w	8003a1e <RunStateMachine+0x1d6>
 8003892:	2b02      	cmp	r3, #2
 8003894:	f300 80ec 	bgt.w	8003a70 <RunStateMachine+0x228>
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <RunStateMachine+0x5c>
 800389c:	2b01      	cmp	r3, #1
 800389e:	f000 8098 	beq.w	80039d2 <RunStateMachine+0x18a>
				state = stance;

			break;
		}
	}
}
 80038a2:	e0e5      	b.n	8003a70 <RunStateMachine+0x228>
			CM_kneeState = 1120;
 80038a4:	4b77      	ldr	r3, [pc, #476]	; (8003a84 <RunStateMachine+0x23c>)
 80038a6:	f44f 628c 	mov.w	r2, #1120	; 0x460
 80038aa:	801a      	strh	r2, [r3, #0]
			CM_Knee.ProsCtrl.eqPoint = CM_Knee.StanceCtrl.eqPoint;
 80038ac:	4b76      	ldr	r3, [pc, #472]	; (8003a88 <RunStateMachine+0x240>)
 80038ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b0:	4a75      	ldr	r2, [pc, #468]	; (8003a88 <RunStateMachine+0x240>)
 80038b2:	6313      	str	r3, [r2, #48]	; 0x30
			CM_Knee.ProsCtrl.kd = CM_Knee.StanceCtrl.kd;
 80038b4:	4b74      	ldr	r3, [pc, #464]	; (8003a88 <RunStateMachine+0x240>)
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b8:	4a73      	ldr	r2, [pc, #460]	; (8003a88 <RunStateMachine+0x240>)
 80038ba:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kp = CM_Knee.StanceCtrl.kp;
 80038bc:	4b72      	ldr	r3, [pc, #456]	; (8003a88 <RunStateMachine+0x240>)
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	4a71      	ldr	r2, [pc, #452]	; (8003a88 <RunStateMachine+0x240>)
 80038c2:	6393      	str	r3, [r2, #56]	; 0x38
	        if(CM_LoadCell_Filtered->bot[0] < CM_lcBot_lowerBound && CM_LoadCell_Filtered->top[0] > CM_lcTop_upperBound)
 80038c4:	4b71      	ldr	r3, [pc, #452]	; (8003a8c <RunStateMachine+0x244>)
 80038c6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80038ca:	4b71      	ldr	r3, [pc, #452]	; (8003a90 <RunStateMachine+0x248>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fc fdde 	bl	8000490 <__aeabi_f2d>
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4620      	mov	r0, r4
 80038da:	4629      	mov	r1, r5
 80038dc:	f7fd f8a2 	bl	8000a24 <__aeabi_dcmplt>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d013      	beq.n	800390e <RunStateMachine+0xc6>
 80038e6:	4b69      	ldr	r3, [pc, #420]	; (8003a8c <RunStateMachine+0x244>)
 80038e8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80038ec:	4b69      	ldr	r3, [pc, #420]	; (8003a94 <RunStateMachine+0x24c>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fc fdcd 	bl	8000490 <__aeabi_f2d>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4620      	mov	r0, r4
 80038fc:	4629      	mov	r1, r5
 80038fe:	f7fd f8af 	bl	8000a60 <__aeabi_dcmpgt>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <RunStateMachine+0xc6>
	            isCheckBoundsRequired = 1;
 8003908:	4b63      	ldr	r3, [pc, #396]	; (8003a98 <RunStateMachine+0x250>)
 800390a:	2201      	movs	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]
			if(isCheckBoundsRequired)
 800390e:	4b62      	ldr	r3, [pc, #392]	; (8003a98 <RunStateMachine+0x250>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 80ab 	beq.w	8003a6e <RunStateMachine+0x226>
				uint8_t lcBotWithinBounds = (CM_LoadCell_Filtered->bot[0] < CM_lcBot_upperBound) && (CM_LoadCell_Filtered->bot[0] > CM_lcBot_lowerBound);
 8003918:	4b5c      	ldr	r3, [pc, #368]	; (8003a8c <RunStateMachine+0x244>)
 800391a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800391e:	4b5f      	ldr	r3, [pc, #380]	; (8003a9c <RunStateMachine+0x254>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7fc fdb4 	bl	8000490 <__aeabi_f2d>
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4620      	mov	r0, r4
 800392e:	4629      	mov	r1, r5
 8003930:	f7fd f878 	bl	8000a24 <__aeabi_dcmplt>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d012      	beq.n	8003960 <RunStateMachine+0x118>
 800393a:	4b54      	ldr	r3, [pc, #336]	; (8003a8c <RunStateMachine+0x244>)
 800393c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003940:	4b53      	ldr	r3, [pc, #332]	; (8003a90 <RunStateMachine+0x248>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4618      	mov	r0, r3
 8003946:	f7fc fda3 	bl	8000490 <__aeabi_f2d>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4620      	mov	r0, r4
 8003950:	4629      	mov	r1, r5
 8003952:	f7fd f885 	bl	8000a60 <__aeabi_dcmpgt>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <RunStateMachine+0x118>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <RunStateMachine+0x11a>
 8003960:	2300      	movs	r3, #0
 8003962:	71fb      	strb	r3, [r7, #7]
				uint8_t lcTopWithinBounds = (CM_LoadCell_Filtered->top[0] < CM_lcTop_upperBound) && (CM_LoadCell_Filtered->top[0] > CM_lcTop_lowerBound);
 8003964:	4b49      	ldr	r3, [pc, #292]	; (8003a8c <RunStateMachine+0x244>)
 8003966:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800396a:	4b4a      	ldr	r3, [pc, #296]	; (8003a94 <RunStateMachine+0x24c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7fc fd8e 	bl	8000490 <__aeabi_f2d>
 8003974:	4602      	mov	r2, r0
 8003976:	460b      	mov	r3, r1
 8003978:	4620      	mov	r0, r4
 800397a:	4629      	mov	r1, r5
 800397c:	f7fd f852 	bl	8000a24 <__aeabi_dcmplt>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d012      	beq.n	80039ac <RunStateMachine+0x164>
 8003986:	4b41      	ldr	r3, [pc, #260]	; (8003a8c <RunStateMachine+0x244>)
 8003988:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800398c:	4b44      	ldr	r3, [pc, #272]	; (8003aa0 <RunStateMachine+0x258>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fc fd7d 	bl	8000490 <__aeabi_f2d>
 8003996:	4602      	mov	r2, r0
 8003998:	460b      	mov	r3, r1
 800399a:	4620      	mov	r0, r4
 800399c:	4629      	mov	r1, r5
 800399e:	f7fd f85f 	bl	8000a60 <__aeabi_dcmpgt>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d001      	beq.n	80039ac <RunStateMachine+0x164>
 80039a8:	2301      	movs	r3, #1
 80039aa:	e000      	b.n	80039ae <RunStateMachine+0x166>
 80039ac:	2300      	movs	r3, #0
 80039ae:	71bb      	strb	r3, [r7, #6]
				if(lcBotWithinBounds && lcTopWithinBounds)
 80039b0:	79fb      	ldrb	r3, [r7, #7]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d05b      	beq.n	8003a6e <RunStateMachine+0x226>
 80039b6:	79bb      	ldrb	r3, [r7, #6]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d058      	beq.n	8003a6e <RunStateMachine+0x226>
					isCheckBoundsRequired = 0;
 80039bc:	4b36      	ldr	r3, [pc, #216]	; (8003a98 <RunStateMachine+0x250>)
 80039be:	2200      	movs	r2, #0
 80039c0:	701a      	strb	r2, [r3, #0]
					lcBotWithinBounds = 0; // can delete now??
 80039c2:	2300      	movs	r3, #0
 80039c4:	71fb      	strb	r3, [r7, #7]
					lcTopWithinBounds = 0; // can delete now??
 80039c6:	2300      	movs	r3, #0
 80039c8:	71bb      	strb	r3, [r7, #6]
					state = swingFlexion;
 80039ca:	4b2d      	ldr	r3, [pc, #180]	; (8003a80 <RunStateMachine+0x238>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
			break;
 80039d0:	e04d      	b.n	8003a6e <RunStateMachine+0x226>
			CM_kneeState = 1345;
 80039d2:	4b2c      	ldr	r3, [pc, #176]	; (8003a84 <RunStateMachine+0x23c>)
 80039d4:	f240 5241 	movw	r2, #1345	; 0x541
 80039d8:	801a      	strh	r2, [r3, #0]
			CM_Knee.ProsCtrl.eqPoint = CM_Knee.SwingFlexCtrl.eqPoint;
 80039da:	4b2b      	ldr	r3, [pc, #172]	; (8003a88 <RunStateMachine+0x240>)
 80039dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039de:	4a2a      	ldr	r2, [pc, #168]	; (8003a88 <RunStateMachine+0x240>)
 80039e0:	6313      	str	r3, [r2, #48]	; 0x30
			CM_Knee.ProsCtrl.kd = CM_Knee.SwingFlexCtrl.kd;
 80039e2:	4b29      	ldr	r3, [pc, #164]	; (8003a88 <RunStateMachine+0x240>)
 80039e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039e6:	4a28      	ldr	r2, [pc, #160]	; (8003a88 <RunStateMachine+0x240>)
 80039e8:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kp = CM_Knee.SwingFlexCtrl.kp;
 80039ea:	4b27      	ldr	r3, [pc, #156]	; (8003a88 <RunStateMachine+0x240>)
 80039ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ee:	4a26      	ldr	r2, [pc, #152]	; (8003a88 <RunStateMachine+0x240>)
 80039f0:	6393      	str	r3, [r2, #56]	; 0x38
			if(CM_Knee.jointSpeed > CM_kneeSpeedThreshold)
 80039f2:	4b25      	ldr	r3, [pc, #148]	; (8003a88 <RunStateMachine+0x240>)
 80039f4:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80039f8:	4b2a      	ldr	r3, [pc, #168]	; (8003aa4 <RunStateMachine+0x25c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fc fd47 	bl	8000490 <__aeabi_f2d>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4620      	mov	r0, r4
 8003a08:	4629      	mov	r1, r5
 8003a0a:	f7fd f829 	bl	8000a60 <__aeabi_dcmpgt>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d100      	bne.n	8003a16 <RunStateMachine+0x1ce>
			break;
 8003a14:	e02c      	b.n	8003a70 <RunStateMachine+0x228>
				state = swingExtension;
 8003a16:	4b1a      	ldr	r3, [pc, #104]	; (8003a80 <RunStateMachine+0x238>)
 8003a18:	2202      	movs	r2, #2
 8003a1a:	701a      	strb	r2, [r3, #0]
			break;
 8003a1c:	e028      	b.n	8003a70 <RunStateMachine+0x228>
			CM_kneeState = 1570;
 8003a1e:	4b19      	ldr	r3, [pc, #100]	; (8003a84 <RunStateMachine+0x23c>)
 8003a20:	f240 6222 	movw	r2, #1570	; 0x622
 8003a24:	801a      	strh	r2, [r3, #0]
			CM_Knee.ProsCtrl.eqPoint = CM_Knee.SwingExtCtrl.eqPoint;
 8003a26:	4b18      	ldr	r3, [pc, #96]	; (8003a88 <RunStateMachine+0x240>)
 8003a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <RunStateMachine+0x240>)
 8003a2c:	6313      	str	r3, [r2, #48]	; 0x30
			CM_Knee.ProsCtrl.kd = CM_Knee.SwingExtCtrl.kd;
 8003a2e:	4b16      	ldr	r3, [pc, #88]	; (8003a88 <RunStateMachine+0x240>)
 8003a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a32:	4a15      	ldr	r2, [pc, #84]	; (8003a88 <RunStateMachine+0x240>)
 8003a34:	6353      	str	r3, [r2, #52]	; 0x34
			CM_Knee.ProsCtrl.kp = CM_Knee.SwingExtCtrl.kp;
 8003a36:	4b14      	ldr	r3, [pc, #80]	; (8003a88 <RunStateMachine+0x240>)
 8003a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a3a:	4a13      	ldr	r2, [pc, #76]	; (8003a88 <RunStateMachine+0x240>)
 8003a3c:	6393      	str	r3, [r2, #56]	; 0x38
			if(CM_LoadCell_Filtered->top[0] < CM_lcBot_lowerBound)
 8003a3e:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <RunStateMachine+0x244>)
 8003a40:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <RunStateMachine+0x248>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fc fd21 	bl	8000490 <__aeabi_f2d>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4620      	mov	r0, r4
 8003a54:	4629      	mov	r1, r5
 8003a56:	f7fc ffe5 	bl	8000a24 <__aeabi_dcmplt>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d100      	bne.n	8003a62 <RunStateMachine+0x21a>
			break;
 8003a60:	e006      	b.n	8003a70 <RunStateMachine+0x228>
				state = stance;
 8003a62:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <RunStateMachine+0x238>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	701a      	strb	r2, [r3, #0]
			break;
 8003a68:	e002      	b.n	8003a70 <RunStateMachine+0x228>
	}
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <RunStateMachine+0x228>
			break;
 8003a6e:	bf00      	nop
}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bdb0      	pop	{r4, r5, r7, pc}
 8003a78:	200000a8 	.word	0x200000a8
 8003a7c:	200001b8 	.word	0x200001b8
 8003a80:	200003a0 	.word	0x200003a0
 8003a84:	2000037c 	.word	0x2000037c
 8003a88:	20000250 	.word	0x20000250
 8003a8c:	200002e8 	.word	0x200002e8
 8003a90:	200001a8 	.word	0x200001a8
 8003a94:	200001ac 	.word	0x200001ac
 8003a98:	200003a1 	.word	0x200003a1
 8003a9c:	200001a4 	.word	0x200001a4
 8003aa0:	200001b0 	.word	0x200001b0
 8003aa4:	200001b4 	.word	0x200001b4

08003aa8 <RunImpedanceControl>:

void RunImpedanceControl(void)
{
 8003aa8:	b5b0      	push	{r4, r5, r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
	float gearRatio = 40.0f;
 8003aae:	4b69      	ldr	r3, [pc, #420]	; (8003c54 <RunImpedanceControl+0x1ac>)
 8003ab0:	61fb      	str	r3, [r7, #28]
	float nomCurrent = 8.0f;						// is this number accurate??
 8003ab2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8003ab6:	61bb      	str	r3, [r7, #24]
	float torqueConst = 60.0f / (2 * M_PI * 100);	// Units in N*m/A, for Kv = 100 rpm/V
 8003ab8:	4b67      	ldr	r3, [pc, #412]	; (8003c58 <RunImpedanceControl+0x1b0>)
 8003aba:	617b      	str	r3, [r7, #20]

	if((Config.Device == ankle) || (Config.Device == combined))
 8003abc:	4b67      	ldr	r3, [pc, #412]	; (8003c5c <RunImpedanceControl+0x1b4>)
 8003abe:	785b      	ldrb	r3, [r3, #1]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <RunImpedanceControl+0x24>
 8003ac4:	4b65      	ldr	r3, [pc, #404]	; (8003c5c <RunImpedanceControl+0x1b4>)
 8003ac6:	785b      	ldrb	r3, [r3, #1]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d158      	bne.n	8003b7e <RunImpedanceControl+0xd6>
	{
		float errorPos = CM_Ankle.ProsCtrl.eqPoint - CM_Ankle.jointAngle[0];
 8003acc:	4b64      	ldr	r3, [pc, #400]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7fc fcdd 	bl	8000490 <__aeabi_f2d>
 8003ad6:	4b62      	ldr	r3, [pc, #392]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	f7fc fb78 	bl	80001d0 <__aeabi_dsub>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	f7fc ffda 	bl	8000aa0 <__aeabi_d2f>
 8003aec:	4603      	mov	r3, r0
 8003aee:	613b      	str	r3, [r7, #16]

		CM_Ankle.jointTorque = (CM_Ankle.ProsCtrl.kp*errorPos - CM_Ankle.ProsCtrl.kd*CM_Ankle.jointSpeed);
 8003af0:	4b5b      	ldr	r3, [pc, #364]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003af2:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003af6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003afe:	ee17 0a90 	vmov	r0, s15
 8003b02:	f7fc fcc5 	bl	8000490 <__aeabi_f2d>
 8003b06:	4604      	mov	r4, r0
 8003b08:	460d      	mov	r5, r1
 8003b0a:	4b55      	ldr	r3, [pc, #340]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fc fcbe 	bl	8000490 <__aeabi_f2d>
 8003b14:	4b52      	ldr	r3, [pc, #328]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003b16:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003b1a:	f7fc fd11 	bl	8000540 <__aeabi_dmul>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4620      	mov	r0, r4
 8003b24:	4629      	mov	r1, r5
 8003b26:	f7fc fb53 	bl	80001d0 <__aeabi_dsub>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	4610      	mov	r0, r2
 8003b30:	4619      	mov	r1, r3
 8003b32:	f7fc ffb5 	bl	8000aa0 <__aeabi_d2f>
 8003b36:	4603      	mov	r3, r0
 8003b38:	4a49      	ldr	r2, [pc, #292]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003b3a:	6213      	str	r3, [r2, #32]

		int16_t motorTorque = CM_Ankle.jointTorque / (torqueConst * gearRatio * nomCurrent) * 1000;
 8003b3c:	4b48      	ldr	r3, [pc, #288]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003b3e:	edd3 6a08 	vldr	s13, [r3, #32]
 8003b42:	ed97 7a05 	vldr	s14, [r7, #20]
 8003b46:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b4e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b5a:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003c64 <RunImpedanceControl+0x1bc>
 8003b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b66:	ee17 3a90 	vmov	r3, s15
 8003b6a:	81fb      	strh	r3, [r7, #14]
		EPOS4_WriteTargetTorqueValue(CM_Ankle.motorId, motorTorque);
 8003b6c:	4b3c      	ldr	r3, [pc, #240]	; (8003c60 <RunImpedanceControl+0x1b8>)
 8003b6e:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8003b72:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 fdeb 	bl	8004754 <EPOS4_WriteTargetTorqueValue>
	}

	if((Config.Device == knee) || (Config.Device == combined))
 8003b7e:	4b37      	ldr	r3, [pc, #220]	; (8003c5c <RunImpedanceControl+0x1b4>)
 8003b80:	785b      	ldrb	r3, [r3, #1]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d003      	beq.n	8003b8e <RunImpedanceControl+0xe6>
 8003b86:	4b35      	ldr	r3, [pc, #212]	; (8003c5c <RunImpedanceControl+0x1b4>)
 8003b88:	785b      	ldrb	r3, [r3, #1]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d15e      	bne.n	8003c4c <RunImpedanceControl+0x1a4>
	{
		float errorPos = CM_Knee.ProsCtrl.eqPoint - CM_Knee.jointAngle[0];
 8003b8e:	4b36      	ldr	r3, [pc, #216]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fc7c 	bl	8000490 <__aeabi_f2d>
 8003b98:	4b33      	ldr	r3, [pc, #204]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f7fc fb17 	bl	80001d0 <__aeabi_dsub>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f7fc ff79 	bl	8000aa0 <__aeabi_d2f>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	60bb      	str	r3, [r7, #8]

		CM_Knee.jointTorque = (CM_Knee.ProsCtrl.kp*errorPos - CM_Knee.ProsCtrl.kd*CM_Knee.jointSpeed);
 8003bb2:	4b2d      	ldr	r3, [pc, #180]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003bb4:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003bb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bc0:	ee17 0a90 	vmov	r0, s15
 8003bc4:	f7fc fc64 	bl	8000490 <__aeabi_f2d>
 8003bc8:	4604      	mov	r4, r0
 8003bca:	460d      	mov	r5, r1
 8003bcc:	4b26      	ldr	r3, [pc, #152]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003bce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7fc fc5d 	bl	8000490 <__aeabi_f2d>
 8003bd6:	4b24      	ldr	r3, [pc, #144]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003bd8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003bdc:	f7fc fcb0 	bl	8000540 <__aeabi_dmul>
 8003be0:	4602      	mov	r2, r0
 8003be2:	460b      	mov	r3, r1
 8003be4:	4620      	mov	r0, r4
 8003be6:	4629      	mov	r1, r5
 8003be8:	f7fc faf2 	bl	80001d0 <__aeabi_dsub>
 8003bec:	4602      	mov	r2, r0
 8003bee:	460b      	mov	r3, r1
 8003bf0:	4610      	mov	r0, r2
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	f7fc ff54 	bl	8000aa0 <__aeabi_d2f>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4a1b      	ldr	r2, [pc, #108]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003bfc:	6213      	str	r3, [r2, #32]
		float kneeTorqueCorrected = -CM_Knee.jointTorque;												// Knee motor rotates opposite of coordinate system
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003c00:	edd3 7a08 	vldr	s15, [r3, #32]
 8003c04:	eef1 7a67 	vneg.f32	s15, s15
 8003c08:	edc7 7a01 	vstr	s15, [r7, #4]

		int16_t motorTorque = kneeTorqueCorrected / (torqueConst * gearRatio * nomCurrent) * 1000;
 8003c0c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003c10:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c18:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c20:	edd7 6a01 	vldr	s13, [r7, #4]
 8003c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c28:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8003c64 <RunImpedanceControl+0x1bc>
 8003c2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c34:	ee17 3a90 	vmov	r3, s15
 8003c38:	807b      	strh	r3, [r7, #2]
		EPOS4_WriteTargetTorqueValue(CM_Knee.motorId, motorTorque);
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <RunImpedanceControl+0x1c0>)
 8003c3c:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8003c40:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003c44:	4611      	mov	r1, r2
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fd84 	bl	8004754 <EPOS4_WriteTargetTorqueValue>
	}
}
 8003c4c:	bf00      	nop
 8003c4e:	3720      	adds	r7, #32
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bdb0      	pop	{r4, r5, r7, pc}
 8003c54:	42200000 	.word	0x42200000
 8003c58:	3dc391d1 	.word	0x3dc391d1
 8003c5c:	200000a8 	.word	0x200000a8
 8003c60:	200001b8 	.word	0x200001b8
 8003c64:	447a0000 	.word	0x447a0000
 8003c68:	20000250 	.word	0x20000250

08003c6c <RunTestProgram>:

void RunTestProgram(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b08a      	sub	sp, #40	; 0x28
 8003c70:	af00      	add	r7, sp, #0
	switch (testProgram)
 8003c72:	4b7b      	ldr	r3, [pc, #492]	; (8003e60 <RunTestProgram+0x1f4>)
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	f200 80ee 	bhi.w	8003e58 <RunTestProgram+0x1ec>
 8003c7c:	a201      	add	r2, pc, #4	; (adr r2, 8003c84 <RunTestProgram+0x18>)
 8003c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c82:	bf00      	nop
 8003c84:	08003e4f 	.word	0x08003e4f
 8003c88:	08003e4f 	.word	0x08003e4f
 8003c8c:	08003c99 	.word	0x08003c99
 8003c90:	08003ccd 	.word	0x08003ccd
 8003c94:	08003d4b 	.word	0x08003d4b
		break;
	case readOnly:
		break;
	case constantMotorTorque100Nmm:
	{
		if(Config.Device == ankle)
 8003c98:	4b72      	ldr	r3, [pc, #456]	; (8003e64 <RunTestProgram+0x1f8>)
 8003c9a:	785b      	ldrb	r3, [r3, #1]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d107      	bne.n	8003cb0 <RunTestProgram+0x44>
			EPOS4_WriteTargetTorqueValue(CM_Ankle.motorId, 100);
 8003ca0:	4b71      	ldr	r3, [pc, #452]	; (8003e68 <RunTestProgram+0x1fc>)
 8003ca2:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8003ca6:	2164      	movs	r1, #100	; 0x64
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 fd53 	bl	8004754 <EPOS4_WriteTargetTorqueValue>
		else if(Config.Device == knee)
			EPOS4_WriteTargetTorqueValue(CM_Knee.motorId, -100);	// Knee motor rotates opposite of coordinate system

		break;
 8003cae:	e0d0      	b.n	8003e52 <RunTestProgram+0x1e6>
		else if(Config.Device == knee)
 8003cb0:	4b6c      	ldr	r3, [pc, #432]	; (8003e64 <RunTestProgram+0x1f8>)
 8003cb2:	785b      	ldrb	r3, [r3, #1]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	f040 80cc 	bne.w	8003e52 <RunTestProgram+0x1e6>
			EPOS4_WriteTargetTorqueValue(CM_Knee.motorId, -100);	// Knee motor rotates opposite of coordinate system
 8003cba:	4b6c      	ldr	r3, [pc, #432]	; (8003e6c <RunTestProgram+0x200>)
 8003cbc:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8003cc0:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f000 fd45 	bl	8004754 <EPOS4_WriteTargetTorqueValue>
		break;
 8003cca:	e0c2      	b.n	8003e52 <RunTestProgram+0x1e6>
	}
	case magneticEncoderBias:
	{
		uint16_t i;

		uint32_t sum = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	623b      	str	r3, [r7, #32]

		if(Config.Device == ankle)
 8003cd0:	4b64      	ldr	r3, [pc, #400]	; (8003e64 <RunTestProgram+0x1f8>)
 8003cd2:	785b      	ldrb	r3, [r3, #1]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d119      	bne.n	8003d0c <RunTestProgram+0xa0>
		{
			for(i = 0; i < 1000; i++)
 8003cd8:	2300      	movs	r3, #0
 8003cda:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003cdc:	e00a      	b.n	8003cf4 <RunTestProgram+0x88>
			{
				uint16_t bias = AS5145B_ReadPosition_Raw();
 8003cde:	f000 fc31 	bl	8004544 <AS5145B_ReadPosition_Raw>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	80bb      	strh	r3, [r7, #4]
				sum += bias;
 8003ce6:	88bb      	ldrh	r3, [r7, #4]
 8003ce8:	6a3a      	ldr	r2, [r7, #32]
 8003cea:	4413      	add	r3, r2
 8003cec:	623b      	str	r3, [r7, #32]
			for(i = 0; i < 1000; i++)
 8003cee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003cf4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cfa:	d3f0      	bcc.n	8003cde <RunTestProgram+0x72>
			}

			CM_ankleEncBias = sum / i;
 8003cfc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003cfe:	6a3a      	ldr	r2, [r7, #32]
 8003d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	4b5a      	ldr	r3, [pc, #360]	; (8003e70 <RunTestProgram+0x204>)
 8003d08:	801a      	strh	r2, [r3, #0]
			}

			CM_kneeEncBias = sum / i;
		}

		break;
 8003d0a:	e0a4      	b.n	8003e56 <RunTestProgram+0x1ea>
		else if(Config.Device == knee)
 8003d0c:	4b55      	ldr	r3, [pc, #340]	; (8003e64 <RunTestProgram+0x1f8>)
 8003d0e:	785b      	ldrb	r3, [r3, #1]
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	f040 80a0 	bne.w	8003e56 <RunTestProgram+0x1ea>
			for(i = 0; i < 1000; i++)
 8003d16:	2300      	movs	r3, #0
 8003d18:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d1a:	e00a      	b.n	8003d32 <RunTestProgram+0xc6>
				uint16_t bias = AS5145B_ReadPosition_Raw();
 8003d1c:	f000 fc12 	bl	8004544 <AS5145B_ReadPosition_Raw>
 8003d20:	4603      	mov	r3, r0
 8003d22:	80fb      	strh	r3, [r7, #6]
				sum += bias;
 8003d24:	88fb      	ldrh	r3, [r7, #6]
 8003d26:	6a3a      	ldr	r2, [r7, #32]
 8003d28:	4413      	add	r3, r2
 8003d2a:	623b      	str	r3, [r7, #32]
			for(i = 0; i < 1000; i++)
 8003d2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d2e:	3301      	adds	r3, #1
 8003d30:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003d32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d34:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d38:	d3f0      	bcc.n	8003d1c <RunTestProgram+0xb0>
			CM_kneeEncBias = sum / i;
 8003d3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003d3c:	6a3a      	ldr	r2, [r7, #32]
 8003d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	4b4b      	ldr	r3, [pc, #300]	; (8003e74 <RunTestProgram+0x208>)
 8003d46:	801a      	strh	r2, [r3, #0]
		break;
 8003d48:	e085      	b.n	8003e56 <RunTestProgram+0x1ea>
	}
	case impedanceControl:
	{
		if(Config.Device == ankle)
 8003d4a:	4b46      	ldr	r3, [pc, #280]	; (8003e64 <RunTestProgram+0x1f8>)
 8003d4c:	785b      	ldrb	r3, [r3, #1]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d13b      	bne.n	8003dca <RunTestProgram+0x15e>
		{
			if (isFirst)
 8003d52:	4b49      	ldr	r3, [pc, #292]	; (8003e78 <RunTestProgram+0x20c>)
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d02a      	beq.n	8003db0 <RunTestProgram+0x144>
			{
				uint16_t i;
				float sum = 0.0f;
 8003d5a:	f04f 0300 	mov.w	r3, #0
 8003d5e:	61bb      	str	r3, [r7, #24]

				for(i = 0; i < 1000; i++)
 8003d60:	2300      	movs	r3, #0
 8003d62:	83fb      	strh	r3, [r7, #30]
 8003d64:	e00e      	b.n	8003d84 <RunTestProgram+0x118>
				{
					float pos = AS5145B_ReadPosition_Deg();
 8003d66:	f000 fbfb 	bl	8004560 <AS5145B_ReadPosition_Deg>
 8003d6a:	ed87 0a02 	vstr	s0, [r7, #8]
					sum += pos;
 8003d6e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003d72:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d7a:	edc7 7a06 	vstr	s15, [r7, #24]
				for(i = 0; i < 1000; i++)
 8003d7e:	8bfb      	ldrh	r3, [r7, #30]
 8003d80:	3301      	adds	r3, #1
 8003d82:	83fb      	strh	r3, [r7, #30]
 8003d84:	8bfb      	ldrh	r3, [r7, #30]
 8003d86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d8a:	d3ec      	bcc.n	8003d66 <RunTestProgram+0xfa>
				}

				CM_Ankle.ImpCtrl.eqPoint = sum / i - ankleEncBias;
 8003d8c:	8bfb      	ldrh	r3, [r7, #30]
 8003d8e:	ee07 3a90 	vmov	s15, r3
 8003d92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d96:	edd7 6a06 	vldr	s13, [r7, #24]
 8003d9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d9e:	4b37      	ldr	r3, [pc, #220]	; (8003e7c <RunTestProgram+0x210>)
 8003da0:	edd3 7a00 	vldr	s15, [r3]
 8003da4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003da8:	4b2f      	ldr	r3, [pc, #188]	; (8003e68 <RunTestProgram+0x1fc>)
 8003daa:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8003dae:	e04b      	b.n	8003e48 <RunTestProgram+0x1dc>
			}
			else
			{
				CM_Ankle.ProsCtrl.kd = CM_Ankle.ImpCtrl.kd;
 8003db0:	4b2d      	ldr	r3, [pc, #180]	; (8003e68 <RunTestProgram+0x1fc>)
 8003db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db4:	4a2c      	ldr	r2, [pc, #176]	; (8003e68 <RunTestProgram+0x1fc>)
 8003db6:	6353      	str	r3, [r2, #52]	; 0x34
				CM_Ankle.ProsCtrl.kp = CM_Ankle.ImpCtrl.kp;
 8003db8:	4b2b      	ldr	r3, [pc, #172]	; (8003e68 <RunTestProgram+0x1fc>)
 8003dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbc:	4a2a      	ldr	r2, [pc, #168]	; (8003e68 <RunTestProgram+0x1fc>)
 8003dbe:	6393      	str	r3, [r2, #56]	; 0x38
				CM_Ankle.ProsCtrl.eqPoint = CM_Ankle.ImpCtrl.eqPoint;
 8003dc0:	4b29      	ldr	r3, [pc, #164]	; (8003e68 <RunTestProgram+0x1fc>)
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	4a28      	ldr	r2, [pc, #160]	; (8003e68 <RunTestProgram+0x1fc>)
 8003dc6:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc8:	e03e      	b.n	8003e48 <RunTestProgram+0x1dc>
			}
		}
		else if(Config.Device == knee)
 8003dca:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <RunTestProgram+0x1f8>)
 8003dcc:	785b      	ldrb	r3, [r3, #1]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d13a      	bne.n	8003e48 <RunTestProgram+0x1dc>
		{
			if (isFirst)
 8003dd2:	4b29      	ldr	r3, [pc, #164]	; (8003e78 <RunTestProgram+0x20c>)
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d02a      	beq.n	8003e30 <RunTestProgram+0x1c4>
			{
				uint16_t i;
				float sum = 0.0f;
 8003dda:	f04f 0300 	mov.w	r3, #0
 8003dde:	613b      	str	r3, [r7, #16]

				for(i = 0; i < 1000; i++)
 8003de0:	2300      	movs	r3, #0
 8003de2:	82fb      	strh	r3, [r7, #22]
 8003de4:	e00e      	b.n	8003e04 <RunTestProgram+0x198>
				{
					float pos = AS5145B_ReadPosition_Deg();
 8003de6:	f000 fbbb 	bl	8004560 <AS5145B_ReadPosition_Deg>
 8003dea:	ed87 0a03 	vstr	s0, [r7, #12]
					sum += pos;
 8003dee:	ed97 7a04 	vldr	s14, [r7, #16]
 8003df2:	edd7 7a03 	vldr	s15, [r7, #12]
 8003df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dfa:	edc7 7a04 	vstr	s15, [r7, #16]
				for(i = 0; i < 1000; i++)
 8003dfe:	8afb      	ldrh	r3, [r7, #22]
 8003e00:	3301      	adds	r3, #1
 8003e02:	82fb      	strh	r3, [r7, #22]
 8003e04:	8afb      	ldrh	r3, [r7, #22]
 8003e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e0a:	d3ec      	bcc.n	8003de6 <RunTestProgram+0x17a>
				}

				CM_Knee.ImpCtrl.eqPoint = sum / i - kneeEncBias;
 8003e0c:	8afb      	ldrh	r3, [r7, #22]
 8003e0e:	ee07 3a90 	vmov	s15, r3
 8003e12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e16:	edd7 6a04 	vldr	s13, [r7, #16]
 8003e1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e1e:	4b18      	ldr	r3, [pc, #96]	; (8003e80 <RunTestProgram+0x214>)
 8003e20:	edd3 7a00 	vldr	s15, [r3]
 8003e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e28:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <RunTestProgram+0x200>)
 8003e2a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
 8003e2e:	e00b      	b.n	8003e48 <RunTestProgram+0x1dc>
			}
			else
			{
				CM_Knee.ProsCtrl.kd = CM_Knee.ImpCtrl.kd;
 8003e30:	4b0e      	ldr	r3, [pc, #56]	; (8003e6c <RunTestProgram+0x200>)
 8003e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e34:	4a0d      	ldr	r2, [pc, #52]	; (8003e6c <RunTestProgram+0x200>)
 8003e36:	6353      	str	r3, [r2, #52]	; 0x34
				CM_Knee.ProsCtrl.kp = CM_Knee.ImpCtrl.kp;
 8003e38:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <RunTestProgram+0x200>)
 8003e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3c:	4a0b      	ldr	r2, [pc, #44]	; (8003e6c <RunTestProgram+0x200>)
 8003e3e:	6393      	str	r3, [r2, #56]	; 0x38
				CM_Knee.ProsCtrl.eqPoint = CM_Knee.ImpCtrl.eqPoint;
 8003e40:	4b0a      	ldr	r3, [pc, #40]	; (8003e6c <RunTestProgram+0x200>)
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	4a09      	ldr	r2, [pc, #36]	; (8003e6c <RunTestProgram+0x200>)
 8003e46:	6313      	str	r3, [r2, #48]	; 0x30
			}
		}

		RunImpedanceControl();
 8003e48:	f7ff fe2e 	bl	8003aa8 <RunImpedanceControl>

		break;
 8003e4c:	e004      	b.n	8003e58 <RunTestProgram+0x1ec>
		break;
 8003e4e:	bf00      	nop
 8003e50:	e002      	b.n	8003e58 <RunTestProgram+0x1ec>
		break;
 8003e52:	bf00      	nop
 8003e54:	e000      	b.n	8003e58 <RunTestProgram+0x1ec>
		break;
 8003e56:	bf00      	nop
	}
	}
}
 8003e58:	bf00      	nop
 8003e5a:	3728      	adds	r7, #40	; 0x28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	2000009d 	.word	0x2000009d
 8003e64:	200000a8 	.word	0x200000a8
 8003e68:	200001b8 	.word	0x200001b8
 8003e6c:	20000250 	.word	0x20000250
 8003e70:	20000378 	.word	0x20000378
 8003e74:	2000037a 	.word	0x2000037a
 8003e78:	20000008 	.word	0x20000008
 8003e7c:	200000a0 	.word	0x200000a0
 8003e80:	200000a4 	.word	0x200000a4

08003e84 <LL_AHB2_GRP1_EnableClock>:
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003e8c:	4b08      	ldr	r3, [pc, #32]	; (8003eb0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003e8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e90:	4907      	ldr	r1, [pc, #28]	; (8003eb0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003e98:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003e9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
}
 8003ea4:	bf00      	nop
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	40021000 	.word	0x40021000

08003eb4 <LL_APB1_GRP1_EnableClock>:
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003ebc:	4b08      	ldr	r3, [pc, #32]	; (8003ee0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003ebe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ec0:	4907      	ldr	r1, [pc, #28]	; (8003ee0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003ec8:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003eca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	40021000 	.word	0x40021000

08003ee4 <LL_APB2_GRP1_EnableClock>:
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b085      	sub	sp, #20
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003eec:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003eee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ef0:	4907      	ldr	r1, [pc, #28]	; (8003f10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003ef8:	4b05      	ldr	r3, [pc, #20]	; (8003f10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003efa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4013      	ands	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003f02:	68fb      	ldr	r3, [r7, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr
 8003f10:	40021000 	.word	0x40021000

08003f14 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f023 0210 	bic.w	r2, r3, #16
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	605a      	str	r2, [r3, #4]
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f023 0208 	bic.w	r2, r3, #8
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	605a      	str	r2, [r3, #4]
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b090      	sub	sp, #64	; 0x40
 8003f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8003f62:	f107 0318 	add.w	r3, r7, #24
 8003f66:	2228      	movs	r2, #40	; 0x28
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f003 f8ea 	bl	8007144 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f70:	463b      	mov	r3, r7
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	605a      	str	r2, [r3, #4]
 8003f78:	609a      	str	r2, [r3, #8]
 8003f7a:	60da      	str	r2, [r3, #12]
 8003f7c:	611a      	str	r2, [r3, #16]
 8003f7e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003f80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f84:	f7ff ffae 	bl	8003ee4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003f88:	2001      	movs	r0, #1
 8003f8a:	f7ff ff7b 	bl	8003e84 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8003f8e:	23e0      	movs	r3, #224	; 0xe0
 8003f90:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003f92:	2302      	movs	r3, #2
 8003f94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8003f96:	2303      	movs	r3, #3
 8003f98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003fa2:	2305      	movs	r3, #5
 8003fa4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa6:	463b      	mov	r3, r7
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fae:	f002 fa8b 	bl	80064c8 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003fb6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003fba:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003fbc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003fc0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003fca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8003fd0:	2308      	movs	r3, #8
 8003fd2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003fdc:	2307      	movs	r3, #7
 8003fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003fe0:	f107 0318 	add.w	r3, r7, #24
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4807      	ldr	r0, [pc, #28]	; (8004004 <MX_SPI1_Init+0xa8>)
 8003fe8:	f002 fed6 	bl	8006d98 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8003fec:	2100      	movs	r1, #0
 8003fee:	4805      	ldr	r0, [pc, #20]	; (8004004 <MX_SPI1_Init+0xa8>)
 8003ff0:	f7ff ff90 	bl	8003f14 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8003ff4:	4803      	ldr	r0, [pc, #12]	; (8004004 <MX_SPI1_Init+0xa8>)
 8003ff6:	f7ff ffa0 	bl	8003f3a <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003ffa:	bf00      	nop
 8003ffc:	3740      	adds	r7, #64	; 0x40
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40013000 	.word	0x40013000

08004008 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b090      	sub	sp, #64	; 0x40
 800400c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800400e:	f107 0318 	add.w	r3, r7, #24
 8004012:	2228      	movs	r2, #40	; 0x28
 8004014:	2100      	movs	r1, #0
 8004016:	4618      	mov	r0, r3
 8004018:	f003 f894 	bl	8007144 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800401c:	463b      	mov	r3, r7
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	605a      	str	r2, [r3, #4]
 8004024:	609a      	str	r2, [r3, #8]
 8004026:	60da      	str	r2, [r3, #12]
 8004028:	611a      	str	r2, [r3, #16]
 800402a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 800402c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004030:	f7ff ff40 	bl	8003eb4 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004034:	2002      	movs	r0, #2
 8004036:	f7ff ff25 	bl	8003e84 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = EPOS4_SCK_Pin|EPOS4_MISO_Pin|EPOS4_MOSI_Pin;
 800403a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800403e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004040:	2302      	movs	r3, #2
 8004042:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004044:	2303      	movs	r3, #3
 8004046:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004048:	2300      	movs	r3, #0
 800404a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800404c:	2300      	movs	r3, #0
 800404e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8004050:	2305      	movs	r3, #5
 8004052:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004054:	463b      	mov	r3, r7
 8004056:	4619      	mov	r1, r3
 8004058:	4815      	ldr	r0, [pc, #84]	; (80040b0 <MX_SPI2_Init+0xa8>)
 800405a:	f002 fa35 	bl	80064c8 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800405e:	2300      	movs	r3, #0
 8004060:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8004062:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004066:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8004068:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800406c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800406e:	2302      	movs	r3, #2
 8004070:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8004072:	2301      	movs	r3, #1
 8004074:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8004076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800407a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 800407c:	2308      	movs	r3, #8
 800407e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8004080:	2300      	movs	r3, #0
 8004082:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8004084:	2300      	movs	r3, #0
 8004086:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8004088:	2307      	movs	r3, #7
 800408a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 800408c:	f107 0318 	add.w	r3, r7, #24
 8004090:	4619      	mov	r1, r3
 8004092:	4808      	ldr	r0, [pc, #32]	; (80040b4 <MX_SPI2_Init+0xac>)
 8004094:	f002 fe80 	bl	8006d98 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8004098:	2100      	movs	r1, #0
 800409a:	4806      	ldr	r0, [pc, #24]	; (80040b4 <MX_SPI2_Init+0xac>)
 800409c:	f7ff ff3a 	bl	8003f14 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 80040a0:	4804      	ldr	r0, [pc, #16]	; (80040b4 <MX_SPI2_Init+0xac>)
 80040a2:	f7ff ff4a 	bl	8003f3a <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80040a6:	bf00      	nop
 80040a8:	3740      	adds	r7, #64	; 0x40
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	48000400 	.word	0x48000400
 80040b4:	40003800 	.word	0x40003800

080040b8 <LL_LPTIM_ClearFLAG_ARRM>:
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f043 0202 	orr.w	r2, r3, #2
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	605a      	str	r2, [r3, #4]
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <LL_LPTIM_IsActiveFlag_ARRM>:
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL));
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d101      	bne.n	80040f0 <LL_LPTIM_IsActiveFlag_ARRM+0x18>
 80040ec:	2301      	movs	r3, #1
 80040ee:	e000      	b.n	80040f2 <LL_LPTIM_IsActiveFlag_ARRM+0x1a>
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040fe:	b480      	push	{r7}
 8004100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004102:	e7fe      	b.n	8004102 <NMI_Handler+0x4>

08004104 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004104:	b480      	push	{r7}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004108:	e7fe      	b.n	8004108 <HardFault_Handler+0x4>

0800410a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800410a:	b480      	push	{r7}
 800410c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800410e:	e7fe      	b.n	800410e <MemManage_Handler+0x4>

08004110 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004110:	b480      	push	{r7}
 8004112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004114:	e7fe      	b.n	8004114 <BusFault_Handler+0x4>

08004116 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004116:	b480      	push	{r7}
 8004118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800411a:	e7fe      	b.n	800411a <UsageFault_Handler+0x4>

0800411c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800412a:	b480      	push	{r7}
 800412c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800412e:	bf00      	nop
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800413c:	bf00      	nop
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004146:	b480      	push	{r7}
 8004148:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800414a:	bf00      	nop
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	af00      	add	r7, sp, #0

/******************************************************************************
* USER LPTIM2_IRQHandler
******************************************************************************/

	if(LL_LPTIM_IsActiveFlag_ARRM(LPTIM2) == 1)
 8004158:	4806      	ldr	r0, [pc, #24]	; (8004174 <LPTIM2_IRQHandler+0x20>)
 800415a:	f7ff ffbd 	bl	80040d8 <LL_LPTIM_IsActiveFlag_ARRM>
 800415e:	4603      	mov	r3, r0
 8004160:	2b01      	cmp	r3, #1
 8004162:	d105      	bne.n	8004170 <LPTIM2_IRQHandler+0x1c>
	{
		isProsthesisControlRequired = 1;
 8004164:	4b04      	ldr	r3, [pc, #16]	; (8004178 <LPTIM2_IRQHandler+0x24>)
 8004166:	2201      	movs	r2, #1
 8004168:	701a      	strb	r2, [r3, #0]
		LL_LPTIM_ClearFLAG_ARRM(LPTIM2);
 800416a:	4802      	ldr	r0, [pc, #8]	; (8004174 <LPTIM2_IRQHandler+0x20>)
 800416c:	f7ff ffa4 	bl	80040b8 <LL_LPTIM_ClearFLAG_ARRM>

  /* USER CODE END LPTIM2_IRQn 0 */
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 8004170:	bf00      	nop
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40009400 	.word	0x40009400
 8004178:	2000009c 	.word	0x2000009c

0800417c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <SystemInit+0x20>)
 8004182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004186:	4a05      	ldr	r2, [pc, #20]	; (800419c <SystemInit+0x20>)
 8004188:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800418c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004190:	bf00      	nop
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	e000ed00 	.word	0xe000ed00

080041a0 <LL_RCC_SetUSARTClockSource>:
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80041a8:	4b09      	ldr	r3, [pc, #36]	; (80041d0 <LL_RCC_SetUSARTClockSource+0x30>)
 80041aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	0c1b      	lsrs	r3, r3, #16
 80041b2:	43db      	mvns	r3, r3
 80041b4:	401a      	ands	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	4905      	ldr	r1, [pc, #20]	; (80041d0 <LL_RCC_SetUSARTClockSource+0x30>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40021000 	.word	0x40021000

080041d4 <LL_AHB2_GRP1_EnableClock>:
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80041dc:	4b08      	ldr	r3, [pc, #32]	; (8004200 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041e0:	4907      	ldr	r1, [pc, #28]	; (8004200 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80041e8:	4b05      	ldr	r3, [pc, #20]	; (8004200 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80041ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4013      	ands	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80041f2:	68fb      	ldr	r3, [r7, #12]
}
 80041f4:	bf00      	nop
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	40021000 	.word	0x40021000

08004204 <LL_APB1_GRP1_EnableClock>:
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800420c:	4b08      	ldr	r3, [pc, #32]	; (8004230 <LL_APB1_GRP1_EnableClock+0x2c>)
 800420e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004210:	4907      	ldr	r1, [pc, #28]	; (8004230 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4313      	orrs	r3, r2
 8004216:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <LL_APB1_GRP1_EnableClock+0x2c>)
 800421a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4013      	ands	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004222:	68fb      	ldr	r3, [r7, #12]
}
 8004224:	bf00      	nop
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	40021000 	.word	0x40021000

08004234 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f043 0201 	orr.w	r2, r3, #1
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	601a      	str	r2, [r3, #0]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	609a      	str	r2, [r3, #8]
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08e      	sub	sp, #56	; 0x38
 8004284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004286:	f107 031c 	add.w	r3, r7, #28
 800428a:	2200      	movs	r2, #0
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	605a      	str	r2, [r3, #4]
 8004290:	609a      	str	r2, [r3, #8]
 8004292:	60da      	str	r2, [r3, #12]
 8004294:	611a      	str	r2, [r3, #16]
 8004296:	615a      	str	r2, [r3, #20]
 8004298:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800429a:	1d3b      	adds	r3, r7, #4
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	609a      	str	r2, [r3, #8]
 80042a4:	60da      	str	r2, [r3, #12]
 80042a6:	611a      	str	r2, [r3, #16]
 80042a8:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 80042aa:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80042ae:	f7ff ff77 	bl	80041a0 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80042b2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80042b6:	f7ff ffa5 	bl	8004204 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80042ba:	2001      	movs	r0, #1
 80042bc:	f7ff ff8a 	bl	80041d4 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80042c0:	230c      	movs	r3, #12
 80042c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80042c4:	2302      	movs	r3, #2
 80042c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80042c8:	2303      	movs	r3, #3
 80042ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80042cc:	2300      	movs	r3, #0
 80042ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80042d0:	2300      	movs	r3, #0
 80042d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80042d4:	2307      	movs	r3, #7
 80042d6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d8:	1d3b      	adds	r3, r7, #4
 80042da:	4619      	mov	r1, r3
 80042dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042e0:	f002 f8f2 	bl	80064c8 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80042e4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80042e8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80042ea:	2300      	movs	r3, #0
 80042ec:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80042ee:	2300      	movs	r3, #0
 80042f0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80042f2:	2300      	movs	r3, #0
 80042f4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80042f6:	230c      	movs	r3, #12
 80042f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80042fa:	2300      	movs	r3, #0
 80042fc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80042fe:	2300      	movs	r3, #0
 8004300:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8004302:	f107 031c 	add.w	r3, r7, #28
 8004306:	4619      	mov	r1, r3
 8004308:	4806      	ldr	r0, [pc, #24]	; (8004324 <MX_USART2_UART_Init+0xa4>)
 800430a:	f002 fe0d 	bl	8006f28 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800430e:	4805      	ldr	r0, [pc, #20]	; (8004324 <MX_USART2_UART_Init+0xa4>)
 8004310:	f7ff ffa0 	bl	8004254 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8004314:	4803      	ldr	r0, [pc, #12]	; (8004324 <MX_USART2_UART_Init+0xa4>)
 8004316:	f7ff ff8d 	bl	8004234 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800431a:	bf00      	nop
 800431c:	3738      	adds	r7, #56	; 0x38
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40004400 	.word	0x40004400

08004328 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004360 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800432c:	f7ff ff26 	bl	800417c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004330:	480c      	ldr	r0, [pc, #48]	; (8004364 <LoopForever+0x6>)
  ldr r1, =_edata
 8004332:	490d      	ldr	r1, [pc, #52]	; (8004368 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004334:	4a0d      	ldr	r2, [pc, #52]	; (800436c <LoopForever+0xe>)
  movs r3, #0
 8004336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004338:	e002      	b.n	8004340 <LoopCopyDataInit>

0800433a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800433a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800433c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800433e:	3304      	adds	r3, #4

08004340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004344:	d3f9      	bcc.n	800433a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004346:	4a0a      	ldr	r2, [pc, #40]	; (8004370 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004348:	4c0a      	ldr	r4, [pc, #40]	; (8004374 <LoopForever+0x16>)
  movs r3, #0
 800434a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800434c:	e001      	b.n	8004352 <LoopFillZerobss>

0800434e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800434e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004350:	3204      	adds	r2, #4

08004352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004354:	d3fb      	bcc.n	800434e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004356:	f002 fec3 	bl	80070e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800435a:	f7fd fb7d 	bl	8001a58 <main>

0800435e <LoopForever>:

LoopForever:
    b LoopForever
 800435e:	e7fe      	b.n	800435e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004360:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004368:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800436c:	08008420 	.word	0x08008420
  ldr r2, =_sbss
 8004370:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8004374:	20000430 	.word	0x20000430

08004378 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004378:	e7fe      	b.n	8004378 <ADC1_2_IRQHandler>

0800437a <LL_GPIO_IsInputPinSet>:
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	4013      	ands	r3, r2
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d101      	bne.n	8004396 <LL_GPIO_IsInputPinSet+0x1c>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <LL_GPIO_IsInputPinSet+0x1e>
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <LL_GPIO_SetOutputPin>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	619a      	str	r2, [r3, #24]
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <LL_GPIO_ResetOutputPin>:
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <AS5145B_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

void AS5145B_Init(AS5145B_Init_t *AS5145B_Init)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
	memcpy( &AS5145B, AS5145B_Init, sizeof(AS5145B_Init_t) );
 80043e4:	2214      	movs	r2, #20
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	480b      	ldr	r0, [pc, #44]	; (8004418 <AS5145B_Init+0x3c>)
 80043ea:	f002 fe9d 	bl	8007128 <memcpy>

	LL_GPIO_SetOutputPin(AS5145B.CSn_GPIOx, AS5145B.CSn_Pin);		// Chip select pin initially high (Figure 13 in DS)
 80043ee:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <AS5145B_Init+0x3c>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	4a09      	ldr	r2, [pc, #36]	; (8004418 <AS5145B_Init+0x3c>)
 80043f4:	8a12      	ldrh	r2, [r2, #16]
 80043f6:	4611      	mov	r1, r2
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff ffd3 	bl	80043a4 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(AS5145B.CLK_GPIOx, AS5145B.CLK_Pin);		// Clock pin initially high (Figure 13 in DS)
 80043fe:	4b06      	ldr	r3, [pc, #24]	; (8004418 <AS5145B_Init+0x3c>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	4a05      	ldr	r2, [pc, #20]	; (8004418 <AS5145B_Init+0x3c>)
 8004404:	89d2      	ldrh	r2, [r2, #14]
 8004406:	4611      	mov	r1, r2
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff ffcb 	bl	80043a4 <LL_GPIO_SetOutputPin>
}
 800440e:	bf00      	nop
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	200003a4 	.word	0x200003a4

0800441c <AS5145B_ReadData>:

struct AS5145B_Data_s AS5145B_ReadData(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
	struct AS5145B_Data_s data;

	data.pos_raw = 0;
 8004422:	2300      	movs	r3, #0
 8004424:	80bb      	strh	r3, [r7, #4]
	data.status = 0;
 8004426:	2300      	movs	r3, #0
 8004428:	71bb      	strb	r3, [r7, #6]

	LL_GPIO_ResetOutputPin(AS5145B.CSn_GPIOx, AS5145B.CSn_Pin);
 800442a:	4b45      	ldr	r3, [pc, #276]	; (8004540 <AS5145B_ReadData+0x124>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	4a44      	ldr	r2, [pc, #272]	; (8004540 <AS5145B_ReadData+0x124>)
 8004430:	8a12      	ldrh	r2, [r2, #16]
 8004432:	4611      	mov	r1, r2
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff ffc3 	bl	80043c0 <LL_GPIO_ResetOutputPin>
	AS5145B_Delay_500ns();											// Delay of 500 ns minimum required for t_(CLK FE) (Figure 10 and Figure 13 in DS)
 800443a:	f000 f8b3 	bl	80045a4 <AS5145B_Delay_500ns>

	// Read angular position in ADC from first 12 bits (MSB first)
	for(int i = 12-1; i >= 0; i--)
 800443e:	230b      	movs	r3, #11
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	e02d      	b.n	80044a0 <AS5145B_ReadData+0x84>
	{
		LL_GPIO_ResetOutputPin(AS5145B.CLK_GPIOx, AS5145B.CLK_Pin);
 8004444:	4b3e      	ldr	r3, [pc, #248]	; (8004540 <AS5145B_ReadData+0x124>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	4a3d      	ldr	r2, [pc, #244]	; (8004540 <AS5145B_ReadData+0x124>)
 800444a:	89d2      	ldrh	r2, [r2, #14]
 800444c:	4611      	mov	r1, r2
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff ffb6 	bl	80043c0 <LL_GPIO_ResetOutputPin>
		AS5145B_Delay_500ns();																// Delay of 500 ns minimum required for T_(CLK/2) (Figure 10 and Figure 13 in DS)
 8004454:	f000 f8a6 	bl	80045a4 <AS5145B_Delay_500ns>
		LL_GPIO_SetOutputPin(AS5145B.CLK_GPIOx, AS5145B.CLK_Pin);
 8004458:	4b39      	ldr	r3, [pc, #228]	; (8004540 <AS5145B_ReadData+0x124>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	4a38      	ldr	r2, [pc, #224]	; (8004540 <AS5145B_ReadData+0x124>)
 800445e:	89d2      	ldrh	r2, [r2, #14]
 8004460:	4611      	mov	r1, r2
 8004462:	4618      	mov	r0, r3
 8004464:	f7ff ff9e 	bl	80043a4 <LL_GPIO_SetOutputPin>
		AS5145B_Delay_500ns();																// Delay of 500 ns minimum required for T_(CLK/2) (Figure 10 and Figure 13 in DS)
 8004468:	f000 f89c 	bl	80045a4 <AS5145B_Delay_500ns>
		uint8_t temp  = LL_GPIO_IsInputPinSet(AS5145B.DO_GPIOx, AS5145B.DO_Pin) & 0x01;
 800446c:	4b34      	ldr	r3, [pc, #208]	; (8004540 <AS5145B_ReadData+0x124>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a33      	ldr	r2, [pc, #204]	; (8004540 <AS5145B_ReadData+0x124>)
 8004472:	8992      	ldrh	r2, [r2, #12]
 8004474:	4611      	mov	r1, r2
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff ff7f 	bl	800437a <LL_GPIO_IsInputPinSet>
 800447c:	4603      	mov	r3, r0
 800447e:	b2db      	uxtb	r3, r3
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	73bb      	strb	r3, [r7, #14]
		data.pos_raw |= (temp) << i;
 8004486:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800448a:	7bb9      	ldrb	r1, [r7, #14]
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	fa01 f303 	lsl.w	r3, r1, r3
 8004492:	b21b      	sxth	r3, r3
 8004494:	4313      	orrs	r3, r2
 8004496:	b21b      	sxth	r3, r3
 8004498:	80bb      	strh	r3, [r7, #4]
	for(int i = 12-1; i >= 0; i--)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	3b01      	subs	r3, #1
 800449e:	617b      	str	r3, [r7, #20]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	dace      	bge.n	8004444 <AS5145B_ReadData+0x28>
	}

	// Read remaining 6 status bits (MSB first)
	for(int i = 6-1; i >= 0; i--)
 80044a6:	2305      	movs	r3, #5
 80044a8:	613b      	str	r3, [r7, #16]
 80044aa:	e02e      	b.n	800450a <AS5145B_ReadData+0xee>
	{
		LL_GPIO_ResetOutputPin(AS5145B.CLK_GPIOx, AS5145B.CLK_Pin);
 80044ac:	4b24      	ldr	r3, [pc, #144]	; (8004540 <AS5145B_ReadData+0x124>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	4a23      	ldr	r2, [pc, #140]	; (8004540 <AS5145B_ReadData+0x124>)
 80044b2:	89d2      	ldrh	r2, [r2, #14]
 80044b4:	4611      	mov	r1, r2
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff ff82 	bl	80043c0 <LL_GPIO_ResetOutputPin>
		AS5145B_Delay_500ns();																// Delay of 500 ns minimum required for T_(CLK/2) (Figure 10 and Figure 13 in DS)
 80044bc:	f000 f872 	bl	80045a4 <AS5145B_Delay_500ns>
		LL_GPIO_SetOutputPin(AS5145B.CLK_GPIOx, AS5145B.CLK_Pin);
 80044c0:	4b1f      	ldr	r3, [pc, #124]	; (8004540 <AS5145B_ReadData+0x124>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	4a1e      	ldr	r2, [pc, #120]	; (8004540 <AS5145B_ReadData+0x124>)
 80044c6:	89d2      	ldrh	r2, [r2, #14]
 80044c8:	4611      	mov	r1, r2
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff ff6a 	bl	80043a4 <LL_GPIO_SetOutputPin>
		AS5145B_Delay_500ns();																// Delay of 500 ns minimum required for T_(CLK/2) (Figure 10 and Figure 13 in DS)
 80044d0:	f000 f868 	bl	80045a4 <AS5145B_Delay_500ns>
		uint8_t temp  = LL_GPIO_IsInputPinSet(AS5145B.DO_GPIOx, AS5145B.DO_Pin) & 0x01;
 80044d4:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <AS5145B_ReadData+0x124>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a19      	ldr	r2, [pc, #100]	; (8004540 <AS5145B_ReadData+0x124>)
 80044da:	8992      	ldrh	r2, [r2, #12]
 80044dc:	4611      	mov	r1, r2
 80044de:	4618      	mov	r0, r3
 80044e0:	f7ff ff4b 	bl	800437a <LL_GPIO_IsInputPinSet>
 80044e4:	4603      	mov	r3, r0
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f003 0301 	and.w	r3, r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
		data.status  |= (temp) << i;
 80044ee:	79bb      	ldrb	r3, [r7, #6]
 80044f0:	b25a      	sxtb	r2, r3
 80044f2:	7bf9      	ldrb	r1, [r7, #15]
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	b25b      	sxtb	r3, r3
 80044fc:	4313      	orrs	r3, r2
 80044fe:	b25b      	sxtb	r3, r3
 8004500:	b2db      	uxtb	r3, r3
 8004502:	71bb      	strb	r3, [r7, #6]
	for(int i = 6-1; i >= 0; i--)
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	3b01      	subs	r3, #1
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	2b00      	cmp	r3, #0
 800450e:	dacd      	bge.n	80044ac <AS5145B_ReadData+0x90>
	}

	LL_GPIO_SetOutputPin(AS5145B.CSn_GPIOx, AS5145B.CSn_Pin);
 8004510:	4b0b      	ldr	r3, [pc, #44]	; (8004540 <AS5145B_ReadData+0x124>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	4a0a      	ldr	r2, [pc, #40]	; (8004540 <AS5145B_ReadData+0x124>)
 8004516:	8a12      	ldrh	r2, [r2, #16]
 8004518:	4611      	mov	r1, r2
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff ff42 	bl	80043a4 <LL_GPIO_SetOutputPin>
	AS5145B_Delay_500ns();											// Delay of 500 ns minimum required for t_(CSn) (Figure 10 and Figure 13 in DS)
 8004520:	f000 f840 	bl	80045a4 <AS5145B_Delay_500ns>

	return data;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	2300      	movs	r3, #0
 800452a:	893a      	ldrh	r2, [r7, #8]
 800452c:	f362 030f 	bfi	r3, r2, #0, #16
 8004530:	897a      	ldrh	r2, [r7, #10]
 8004532:	f362 431f 	bfi	r3, r2, #16, #16
}
 8004536:	4618      	mov	r0, r3
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	200003a4 	.word	0x200003a4

08004544 <AS5145B_ReadPosition_Raw>:

uint16_t AS5145B_ReadPosition_Raw(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
	struct AS5145B_Data_s data = AS5145B_ReadData();
 800454a:	f7ff ff67 	bl	800441c <AS5145B_ReadData>
 800454e:	4603      	mov	r3, r0
 8004550:	607b      	str	r3, [r7, #4]
	return data.pos_raw;
 8004552:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004556:	b29b      	uxth	r3, r3
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <AS5145B_ReadPosition_Deg>:

float AS5145B_ReadPosition_Deg(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
	uint16_t pos_raw = AS5145B_ReadPosition_Raw();
 8004566:	f7ff ffed 	bl	8004544 <AS5145B_ReadPosition_Raw>
 800456a:	4603      	mov	r3, r0
 800456c:	80fb      	strh	r3, [r7, #6]
	float pos_deg = (float) pos_raw * AS5145B_RAW2DEG;
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	ee07 3a90 	vmov	s15, r3
 8004574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004578:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800459c <AS5145B_ReadPosition_Deg+0x3c>
 800457c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004580:	eddf 6a07 	vldr	s13, [pc, #28]	; 80045a0 <AS5145B_ReadPosition_Deg+0x40>
 8004584:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004588:	edc7 7a00 	vstr	s15, [r7]
	return pos_deg;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	ee07 3a90 	vmov	s15, r3
}
 8004592:	eeb0 0a67 	vmov.f32	s0, s15
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	43b40000 	.word	0x43b40000
 80045a0:	45800000 	.word	0x45800000

080045a4 <AS5145B_Delay_500ns>:
* PRIVATE FUNCTIONS
*******************************************************************************/

// See NOTES at the top of this file for more information
static void AS5145B_Delay_500ns(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 2; i++)
 80045aa:	2300      	movs	r3, #0
 80045ac:	71fb      	strb	r3, [r7, #7]
 80045ae:	e00c      	b.n	80045ca <AS5145B_Delay_500ns+0x26>
	{
		for(uint8_t j = 0; j < 3; j++)
 80045b0:	2300      	movs	r3, #0
 80045b2:	71bb      	strb	r3, [r7, #6]
 80045b4:	e003      	b.n	80045be <AS5145B_Delay_500ns+0x1a>
			__NOP();
 80045b6:	bf00      	nop
		for(uint8_t j = 0; j < 3; j++)
 80045b8:	79bb      	ldrb	r3, [r7, #6]
 80045ba:	3301      	adds	r3, #1
 80045bc:	71bb      	strb	r3, [r7, #6]
 80045be:	79bb      	ldrb	r3, [r7, #6]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d9f8      	bls.n	80045b6 <AS5145B_Delay_500ns+0x12>
	for(uint8_t i = 0; i < 2; i++)
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	3301      	adds	r3, #1
 80045c8:	71fb      	strb	r3, [r7, #7]
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d9ef      	bls.n	80045b0 <AS5145B_Delay_500ns+0xc>
	}
}
 80045d0:	bf00      	nop
 80045d2:	bf00      	nop
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
	...

080045e0 <EPOS4_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

void EPOS4_Init(uint8_t nodeId, EPOS4_Inits_t *Device_Init)
{
 80045e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045e2:	b093      	sub	sp, #76	; 0x4c
 80045e4:	af0a      	add	r7, sp, #40	; 0x28
 80045e6:	4603      	mov	r3, r0
 80045e8:	6039      	str	r1, [r7, #0]
 80045ea:	71fb      	strb	r3, [r7, #7]
	memcpy(&Device, Device_Init, sizeof(EPOS4_Inits_t));
 80045ec:	223c      	movs	r2, #60	; 0x3c
 80045ee:	6839      	ldr	r1, [r7, #0]
 80045f0:	4856      	ldr	r0, [pc, #344]	; (800474c <EPOS4_Init+0x16c>)
 80045f2:	f002 fd99 	bl	8007128 <memcpy>

	uint16_t cobId = nodeId + 0x600;
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	b29b      	uxth	r3, r3
 80045fa:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80045fe:	83bb      	strh	r3, [r7, #28]

	if(ReadObjectValue(cobId, NODE_ID_INDEX, 0) != nodeId)	// timeout if turned off??
 8004600:	8bbb      	ldrh	r3, [r7, #28]
 8004602:	2200      	movs	r2, #0
 8004604:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004608:	4618      	mov	r0, r3
 800460a:	f000 f8c5 	bl	8004798 <ReadObjectValue>
 800460e:	4602      	mov	r2, r0
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	429a      	cmp	r2, r3
 8004614:	d004      	beq.n	8004620 <EPOS4_Init+0x40>
		ErrorHandler(cobId, nodeIdError);
 8004616:	8bbb      	ldrh	r3, [r7, #28]
 8004618:	2102      	movs	r1, #2
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fbd2 	bl	8004dc4 <ErrorHandler>

	uint8_t epos4ProductCodeError = 1;
 8004620:	2301      	movs	r3, #1
 8004622:	77fb      	strb	r3, [r7, #31]
	uint16_t hwVersions[6] = {0x6050, 0x6150, 0x6551, 0x6552, 0x6350, 0x6450};
 8004624:	4a4a      	ldr	r2, [pc, #296]	; (8004750 <EPOS4_Init+0x170>)
 8004626:	f107 030c 	add.w	r3, r7, #12
 800462a:	ca07      	ldmia	r2, {r0, r1, r2}
 800462c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t productCode = ReadObjectValue(cobId, IDENTITY_OBJECT_INDEX, PRODUCT_CODE_SUBINDEX) >> 16;
 8004630:	8bbb      	ldrh	r3, [r7, #28]
 8004632:	2202      	movs	r2, #2
 8004634:	f241 0118 	movw	r1, #4120	; 0x1018
 8004638:	4618      	mov	r0, r3
 800463a:	f000 f8ad 	bl	8004798 <ReadObjectValue>
 800463e:	4603      	mov	r3, r0
 8004640:	0c1b      	lsrs	r3, r3, #16
 8004642:	837b      	strh	r3, [r7, #26]
	for(uint8_t i = 0; i < 6; i++)
 8004644:	2300      	movs	r3, #0
 8004646:	77bb      	strb	r3, [r7, #30]
 8004648:	e00e      	b.n	8004668 <EPOS4_Init+0x88>
	{
		if(productCode == hwVersions[i])
 800464a:	7fbb      	ldrb	r3, [r7, #30]
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	3320      	adds	r3, #32
 8004650:	443b      	add	r3, r7
 8004652:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004656:	8b7a      	ldrh	r2, [r7, #26]
 8004658:	429a      	cmp	r2, r3
 800465a:	d102      	bne.n	8004662 <EPOS4_Init+0x82>
		{
			epos4ProductCodeError = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	77fb      	strb	r3, [r7, #31]
			break;
 8004660:	e005      	b.n	800466e <EPOS4_Init+0x8e>
	for(uint8_t i = 0; i < 6; i++)
 8004662:	7fbb      	ldrb	r3, [r7, #30]
 8004664:	3301      	adds	r3, #1
 8004666:	77bb      	strb	r3, [r7, #30]
 8004668:	7fbb      	ldrb	r3, [r7, #30]
 800466a:	2b05      	cmp	r3, #5
 800466c:	d9ed      	bls.n	800464a <EPOS4_Init+0x6a>
		}
	}
	if(epos4ProductCodeError)
 800466e:	7ffb      	ldrb	r3, [r7, #31]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d004      	beq.n	800467e <EPOS4_Init+0x9e>
		ErrorHandler(cobId, productCodeError);
 8004674:	8bbb      	ldrh	r3, [r7, #28]
 8004676:	2103      	movs	r1, #3
 8004678:	4618      	mov	r0, r3
 800467a:	f000 fba3 	bl	8004dc4 <ErrorHandler>

	uint16_t state = ReadObjectValue(cobId, STATUSWORD_INDEX, 0) & STATE_MASK;
 800467e:	8bbb      	ldrh	r3, [r7, #28]
 8004680:	2200      	movs	r2, #0
 8004682:	f246 0141 	movw	r1, #24641	; 0x6041
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f886 	bl	8004798 <ReadObjectValue>
 800468c:	4603      	mov	r3, r0
 800468e:	b29b      	uxth	r3, r3
 8004690:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8004694:	833b      	strh	r3, [r7, #24]
	if((state == STATE_FAULT) || (state == STATE_FAULT_REACTION_ACTIVE))
 8004696:	8b3b      	ldrh	r3, [r7, #24]
 8004698:	2b08      	cmp	r3, #8
 800469a:	d002      	beq.n	80046a2 <EPOS4_Init+0xc2>
 800469c:	8b3b      	ldrh	r3, [r7, #24]
 800469e:	2b0f      	cmp	r3, #15
 80046a0:	d104      	bne.n	80046ac <EPOS4_Init+0xcc>
		ErrorHandler(cobId, initFaultDetected);
 80046a2:	8bbb      	ldrh	r3, [r7, #28]
 80046a4:	2104      	movs	r1, #4
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fb8c 	bl	8004dc4 <ErrorHandler>

	WriteObjectValue(cobId, CONTROLWORD_INDEX, 0, CTRLCMD_DISABLE_VOLTAGE);
 80046ac:	8bb8      	ldrh	r0, [r7, #28]
 80046ae:	2300      	movs	r3, #0
 80046b0:	2200      	movs	r2, #0
 80046b2:	f246 0140 	movw	r1, #24640	; 0x6040
 80046b6:	f000 f8a1 	bl	80047fc <WriteObjectValue>
	while((ReadObjectValue(cobId, STATUSWORD_INDEX, 0) & STATE_MASK) != STATE_SWITCH_ON_DISABLED); // timeout??
 80046ba:	bf00      	nop
 80046bc:	8bbb      	ldrh	r3, [r7, #28]
 80046be:	2200      	movs	r2, #0
 80046c0:	f246 0141 	movw	r1, #24641	; 0x6041
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 f867 	bl	8004798 <ReadObjectValue>
 80046ca:	4603      	mov	r3, r0
 80046cc:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 80046d0:	2b40      	cmp	r3, #64	; 0x40
 80046d2:	d1f3      	bne.n	80046bc <EPOS4_Init+0xdc>

	if(Device.Requirements.isFirstStepRequired)
 80046d4:	4b1d      	ldr	r3, [pc, #116]	; (800474c <EPOS4_Init+0x16c>)
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d01a      	beq.n	8004712 <EPOS4_Init+0x132>
		if(WriteFirstStepObjects(cobId, Device.FirstStep))
 80046dc:	4e1b      	ldr	r6, [pc, #108]	; (800474c <EPOS4_Init+0x16c>)
 80046de:	f8b7 c01c 	ldrh.w	ip, [r7, #28]
 80046e2:	466d      	mov	r5, sp
 80046e4:	f106 0410 	add.w	r4, r6, #16
 80046e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80046ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80046f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80046f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80046f8:	1d33      	adds	r3, r6, #4
 80046fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80046fc:	4660      	mov	r0, ip
 80046fe:	f000 f9ac 	bl	8004a5a <WriteFirstStepObjects>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d004      	beq.n	8004712 <EPOS4_Init+0x132>
			ErrorHandler(cobId, firstStepError);
 8004708:	8bbb      	ldrh	r3, [r7, #28]
 800470a:	2106      	movs	r1, #6
 800470c:	4618      	mov	r0, r3
 800470e:	f000 fb59 	bl	8004dc4 <ErrorHandler>

	if(Device.Requirements.isModeOfOperationRequired)
 8004712:	4b0e      	ldr	r3, [pc, #56]	; (800474c <EPOS4_Init+0x16c>)
 8004714:	785b      	ldrb	r3, [r3, #1]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00f      	beq.n	800473a <EPOS4_Init+0x15a>
		if(WriteModeOfOperation(cobId, Device.ModeOfOperation))
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <EPOS4_Init+0x16c>)
 800471c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8004720:	8bbb      	ldrh	r3, [r7, #28]
 8004722:	4611      	mov	r1, r2
 8004724:	4618      	mov	r0, r3
 8004726:	f000 fad9 	bl	8004cdc <WriteModeOfOperation>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d004      	beq.n	800473a <EPOS4_Init+0x15a>
			ErrorHandler(cobId, modeOfOperationError);
 8004730:	8bbb      	ldrh	r3, [r7, #28]
 8004732:	2107      	movs	r1, #7
 8004734:	4618      	mov	r0, r3
 8004736:	f000 fb45 	bl	8004dc4 <ErrorHandler>

	Device.isInit = 1;
 800473a:	4b04      	ldr	r3, [pc, #16]	; (800474c <EPOS4_Init+0x16c>)
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004742:	bf00      	nop
 8004744:	3724      	adds	r7, #36	; 0x24
 8004746:	46bd      	mov	sp, r7
 8004748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800474a:	bf00      	nop
 800474c:	200003b8 	.word	0x200003b8
 8004750:	08008350 	.word	0x08008350

08004754 <EPOS4_WriteTargetTorqueValue>:

	return (int16_t) ReadObjectValue(cobId, TORQUE_ACTUAL_VALUE_INDEX, 0);
}

void EPOS4_WriteTargetTorqueValue(uint8_t nodeId, int16_t torque)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	4603      	mov	r3, r0
 800475c:	460a      	mov	r2, r1
 800475e:	71fb      	strb	r3, [r7, #7]
 8004760:	4613      	mov	r3, r2
 8004762:	80bb      	strh	r3, [r7, #4]
	if(!Device.isInit)
 8004764:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <EPOS4_WriteTargetTorqueValue+0x40>)
 8004766:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800476a:	2b00      	cmp	r3, #0
 800476c:	d100      	bne.n	8004770 <EPOS4_WriteTargetTorqueValue+0x1c>
		__NOP(); // add assert??
 800476e:	bf00      	nop

	uint16_t cobId = nodeId + 0x600;
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	b29b      	uxth	r3, r3
 8004774:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8004778:	81fb      	strh	r3, [r7, #14]

	WriteObjectValue(cobId, TARGET_TORQUE_INDEX, 0, torque);
 800477a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800477e:	89f8      	ldrh	r0, [r7, #14]
 8004780:	2200      	movs	r2, #0
 8004782:	f246 0171 	movw	r1, #24689	; 0x6071
 8004786:	f000 f839 	bl	80047fc <WriteObjectValue>
}
 800478a:	bf00      	nop
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	200003b8 	.word	0x200003b8

08004798 <ReadObjectValue>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static uint32_t ReadObjectValue(uint16_t cobId, uint16_t index, uint8_t subindex)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
 800479e:	4603      	mov	r3, r0
 80047a0:	80fb      	strh	r3, [r7, #6]
 80047a2:	460b      	mov	r3, r1
 80047a4:	80bb      	strh	r3, [r7, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	70fb      	strb	r3, [r7, #3]
	MCP25625_RXBx_t RXBx;
	SDO_Upload(cobId, index, subindex, &RXBx);
 80047aa:	f107 0308 	add.w	r3, r7, #8
 80047ae:	78fa      	ldrb	r2, [r7, #3]
 80047b0:	88b9      	ldrh	r1, [r7, #4]
 80047b2:	88f8      	ldrh	r0, [r7, #6]
 80047b4:	f000 f86c 	bl	8004890 <SDO_Upload>

	if(!errorHasOccurred)
 80047b8:	4b0f      	ldr	r3, [pc, #60]	; (80047f8 <ReadObjectValue+0x60>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d108      	bne.n	80047d2 <ReadObjectValue+0x3a>
	{
		uint8_t nodeId = cobId - 0x600;
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	75fb      	strb	r3, [r7, #23]
		CheckForError(nodeId, &RXBx);
 80047c4:	f107 0208 	add.w	r2, r7, #8
 80047c8:	7dfb      	ldrb	r3, [r7, #23]
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 f8b6 	bl	800493e <CheckForError>
	}

	CheckForAbort(cobId, RXBx.Struct.RXBxDn_Reg);
 80047d2:	f107 0308 	add.w	r3, r7, #8
 80047d6:	1d5a      	adds	r2, r3, #5
 80047d8:	88fb      	ldrh	r3, [r7, #6]
 80047da:	4611      	mov	r1, r2
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 f8d1 	bl	8004984 <CheckForAbort>

	return ParseValueFromData(RXBx.Struct.RXBxDn_Reg);
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	3305      	adds	r3, #5
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 f835 	bl	8004858 <ParseValueFromData>
 80047ee:	4603      	mov	r3, r0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	200003f4 	.word	0x200003f4

080047fc <WriteObjectValue>:

static void WriteObjectValue(uint16_t cobId, uint16_t index, uint8_t subindex, uint32_t value)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b08a      	sub	sp, #40	; 0x28
 8004800:	af02      	add	r7, sp, #8
 8004802:	607b      	str	r3, [r7, #4]
 8004804:	4603      	mov	r3, r0
 8004806:	81fb      	strh	r3, [r7, #14]
 8004808:	460b      	mov	r3, r1
 800480a:	81bb      	strh	r3, [r7, #12]
 800480c:	4613      	mov	r3, r2
 800480e:	72fb      	strb	r3, [r7, #11]
	MCP25625_RXBx_t	RXBx;
	SDO_Download(cobId, index, subindex, value, &RXBx);
 8004810:	7afa      	ldrb	r2, [r7, #11]
 8004812:	89b9      	ldrh	r1, [r7, #12]
 8004814:	89f8      	ldrh	r0, [r7, #14]
 8004816:	f107 0310 	add.w	r3, r7, #16
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f000 f862 	bl	80048e6 <SDO_Download>

	if(!errorHasOccurred)
 8004822:	4b0c      	ldr	r3, [pc, #48]	; (8004854 <WriteObjectValue+0x58>)
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d108      	bne.n	800483c <WriteObjectValue+0x40>
	{
		uint8_t nodeId = cobId - 0x600;
 800482a:	89fb      	ldrh	r3, [r7, #14]
 800482c:	77fb      	strb	r3, [r7, #31]
		CheckForError(nodeId, &RXBx);
 800482e:	f107 0210 	add.w	r2, r7, #16
 8004832:	7ffb      	ldrb	r3, [r7, #31]
 8004834:	4611      	mov	r1, r2
 8004836:	4618      	mov	r0, r3
 8004838:	f000 f881 	bl	800493e <CheckForError>
	}

	CheckForAbort(cobId, RXBx.Struct.RXBxDn_Reg);
 800483c:	f107 0310 	add.w	r3, r7, #16
 8004840:	1d5a      	adds	r2, r3, #5
 8004842:	89fb      	ldrh	r3, [r7, #14]
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f000 f89c 	bl	8004984 <CheckForAbort>
}
 800484c:	bf00      	nop
 800484e:	3720      	adds	r7, #32
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	200003f4 	.word	0x200003f4

08004858 <ParseValueFromData>:

static uint32_t ParseValueFromData(uint8_t *data)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	return (uint32_t) ((data[7] << 24) + (data[6] << 16) + (data[5] << 8) + data[4]);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3307      	adds	r3, #7
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	061a      	lsls	r2, r3, #24
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3306      	adds	r3, #6
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	041b      	lsls	r3, r3, #16
 8004870:	441a      	add	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	3305      	adds	r3, #5
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	4413      	add	r3, r2
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	3204      	adds	r2, #4
 8004880:	7812      	ldrb	r2, [r2, #0]
 8004882:	4413      	add	r3, r2
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <SDO_Upload>:

static void SDO_Upload(uint16_t cobId, uint16_t index, uint8_t subindex, MCP25625_RXBx_t *RXBx)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b088      	sub	sp, #32
 8004894:	af02      	add	r7, sp, #8
 8004896:	607b      	str	r3, [r7, #4]
 8004898:	4603      	mov	r3, r0
 800489a:	81fb      	strh	r3, [r7, #14]
 800489c:	460b      	mov	r3, r1
 800489e:	81bb      	strh	r3, [r7, #12]
 80048a0:	4613      	mov	r3, r2
 80048a2:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];
	FrameData(data, CLIENT_UPLOAD, index, subindex, 0);
 80048a4:	7afb      	ldrb	r3, [r7, #11]
 80048a6:	89ba      	ldrh	r2, [r7, #12]
 80048a8:	f107 0010 	add.w	r0, r7, #16
 80048ac:	2100      	movs	r1, #0
 80048ae:	9100      	str	r1, [sp, #0]
 80048b0:	2140      	movs	r1, #64	; 0x40
 80048b2:	f000 f895 	bl	80049e0 <FrameData>
	while(MCP25625_LoadTxBufferAtSIDH(cobId, data, 8));
 80048b6:	bf00      	nop
 80048b8:	f107 0110 	add.w	r1, r7, #16
 80048bc:	89fb      	ldrh	r3, [r7, #14]
 80048be:	2208      	movs	r2, #8
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 fbcb 	bl	800505c <MCP25625_LoadTxBufferAtSIDH>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1f5      	bne.n	80048b8 <SDO_Upload+0x28>
	while(MCP25625_ReadRxBufferAtSIDH(RXBx, 8));
 80048cc:	bf00      	nop
 80048ce:	2108      	movs	r1, #8
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fc7b 	bl	80051cc <MCP25625_ReadRxBufferAtSIDH>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1f8      	bne.n	80048ce <SDO_Upload+0x3e>
}
 80048dc:	bf00      	nop
 80048de:	bf00      	nop
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <SDO_Download>:

static void SDO_Download(uint16_t cobId, uint16_t index, uint8_t subindex, uint32_t value, MCP25625_RXBx_t *RXBx)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b088      	sub	sp, #32
 80048ea:	af02      	add	r7, sp, #8
 80048ec:	607b      	str	r3, [r7, #4]
 80048ee:	4603      	mov	r3, r0
 80048f0:	81fb      	strh	r3, [r7, #14]
 80048f2:	460b      	mov	r3, r1
 80048f4:	81bb      	strh	r3, [r7, #12]
 80048f6:	4613      	mov	r3, r2
 80048f8:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];
	FrameData(data, EXPEDITED_CLIENT_DOWNLOAD, index, subindex, value);
 80048fa:	7af9      	ldrb	r1, [r7, #11]
 80048fc:	89ba      	ldrh	r2, [r7, #12]
 80048fe:	f107 0010 	add.w	r0, r7, #16
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	9300      	str	r3, [sp, #0]
 8004906:	460b      	mov	r3, r1
 8004908:	2122      	movs	r1, #34	; 0x22
 800490a:	f000 f869 	bl	80049e0 <FrameData>
	while(MCP25625_LoadTxBufferAtSIDH(cobId, data, 8));
 800490e:	bf00      	nop
 8004910:	f107 0110 	add.w	r1, r7, #16
 8004914:	89fb      	ldrh	r3, [r7, #14]
 8004916:	2208      	movs	r2, #8
 8004918:	4618      	mov	r0, r3
 800491a:	f000 fb9f 	bl	800505c <MCP25625_LoadTxBufferAtSIDH>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1f5      	bne.n	8004910 <SDO_Download+0x2a>
	while(MCP25625_ReadRxBufferAtSIDH(RXBx, 8));
 8004924:	bf00      	nop
 8004926:	2108      	movs	r1, #8
 8004928:	6a38      	ldr	r0, [r7, #32]
 800492a:	f000 fc4f 	bl	80051cc <MCP25625_ReadRxBufferAtSIDH>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1f8      	bne.n	8004926 <SDO_Download+0x40>
}
 8004934:	bf00      	nop
 8004936:	bf00      	nop
 8004938:	3718      	adds	r7, #24
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <CheckForError>:

static void CheckForError(uint8_t nodeId, MCP25625_RXBx_t *RXBx)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b084      	sub	sp, #16
 8004942:	af00      	add	r7, sp, #0
 8004944:	4603      	mov	r3, r0
 8004946:	6039      	str	r1, [r7, #0]
 8004948:	71fb      	strb	r3, [r7, #7]
	uint8_t cobIdEmcy = nodeId + 0x80;
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	3b80      	subs	r3, #128	; 0x80
 800494e:	73fb      	strb	r3, [r7, #15]
	uint16_t cobId = (uint16_t) ((RXBx->Struct.RXBxSIDH_Reg << 3) + (RXBx->Struct.RXBxSIDL_Reg.value >> 5));
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	b29b      	uxth	r3, r3
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	b29a      	uxth	r2, r3
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	785b      	ldrb	r3, [r3, #1]
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	b2db      	uxtb	r3, r3
 8004962:	b29b      	uxth	r3, r3
 8004964:	4413      	add	r3, r2
 8004966:	81bb      	strh	r3, [r7, #12]
	if(cobId == cobIdEmcy)
 8004968:	7bfb      	ldrb	r3, [r7, #15]
 800496a:	b29b      	uxth	r3, r3
 800496c:	89ba      	ldrh	r2, [r7, #12]
 800496e:	429a      	cmp	r2, r3
 8004970:	d104      	bne.n	800497c <CheckForError+0x3e>
		ErrorHandler(cobId, deviceError);
 8004972:	89bb      	ldrh	r3, [r7, #12]
 8004974:	2108      	movs	r1, #8
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fa24 	bl	8004dc4 <ErrorHandler>
}
 800497c:	bf00      	nop
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <CheckForAbort>:

static void CheckForAbort(uint16_t cobId, uint8_t *data)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	4603      	mov	r3, r0
 800498c:	6039      	str	r1, [r7, #0]
 800498e:	80fb      	strh	r3, [r7, #6]
	if(data[0] >> 7)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	b25b      	sxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	da16      	bge.n	80049c8 <CheckForAbort+0x44>
	{
		CM_epos4_abortLowByte = data[1];
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	785a      	ldrb	r2, [r3, #1]
 800499e:	4b0c      	ldr	r3, [pc, #48]	; (80049d0 <CheckForAbort+0x4c>)
 80049a0:	701a      	strb	r2, [r3, #0]
		CM_epos4_abortHighByte = data[2];
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	789a      	ldrb	r2, [r3, #2]
 80049a6:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <CheckForAbort+0x50>)
 80049a8:	701a      	strb	r2, [r3, #0]
		CM_epos4_abortSubindex = data[3];
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	78da      	ldrb	r2, [r3, #3]
 80049ae:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <CheckForAbort+0x54>)
 80049b0:	701a      	strb	r2, [r3, #0]
		CM_epos4_abortCode = ParseValueFromData(data);
 80049b2:	6838      	ldr	r0, [r7, #0]
 80049b4:	f7ff ff50 	bl	8004858 <ParseValueFromData>
 80049b8:	4603      	mov	r3, r0
 80049ba:	4a08      	ldr	r2, [pc, #32]	; (80049dc <CheckForAbort+0x58>)
 80049bc:	6013      	str	r3, [r2, #0]

		ErrorHandler(cobId, abortError);
 80049be:	88fb      	ldrh	r3, [r7, #6]
 80049c0:	2109      	movs	r1, #9
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 f9fe 	bl	8004dc4 <ErrorHandler>
	}
}
 80049c8:	bf00      	nop
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	200003f5 	.word	0x200003f5
 80049d4:	200003f6 	.word	0x200003f6
 80049d8:	200003f7 	.word	0x200003f7
 80049dc:	200003fc 	.word	0x200003fc

080049e0 <FrameData>:

static void FrameData(uint8_t *data, uint8_t byte0, uint16_t index, uint8_t subindex, uint32_t value)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	4608      	mov	r0, r1
 80049ea:	4611      	mov	r1, r2
 80049ec:	461a      	mov	r2, r3
 80049ee:	4603      	mov	r3, r0
 80049f0:	70fb      	strb	r3, [r7, #3]
 80049f2:	460b      	mov	r3, r1
 80049f4:	803b      	strh	r3, [r7, #0]
 80049f6:	4613      	mov	r3, r2
 80049f8:	70bb      	strb	r3, [r7, #2]
	data[0] = byte0;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	78fa      	ldrb	r2, [r7, #3]
 80049fe:	701a      	strb	r2, [r3, #0]
	data[1] = (0x00 | index);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	3301      	adds	r3, #1
 8004a04:	883a      	ldrh	r2, [r7, #0]
 8004a06:	b2d2      	uxtb	r2, r2
 8004a08:	701a      	strb	r2, [r3, #0]
	data[2] = (0x00 | index >> 8);
 8004a0a:	883b      	ldrh	r3, [r7, #0]
 8004a0c:	0a1b      	lsrs	r3, r3, #8
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	3302      	adds	r3, #2
 8004a14:	b2d2      	uxtb	r2, r2
 8004a16:	701a      	strb	r2, [r3, #0]
	data[3] = subindex;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3303      	adds	r3, #3
 8004a1c:	78ba      	ldrb	r2, [r7, #2]
 8004a1e:	701a      	strb	r2, [r3, #0]
	data[4] = (0x00 | value);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3304      	adds	r3, #4
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	701a      	strb	r2, [r3, #0]
	data[5] = (0x00 | value >> 8);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	0a1a      	lsrs	r2, r3, #8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	3305      	adds	r3, #5
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]
	data[6] = (0x00 | value >> 16);
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	0c1a      	lsrs	r2, r3, #16
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	3306      	adds	r3, #6
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]
	data[7] = (0x00 | value >> 24);
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	0e1a      	lsrs	r2, r3, #24
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	3307      	adds	r3, #7
 8004a4a:	b2d2      	uxtb	r2, r2
 8004a4c:	701a      	strb	r2, [r3, #0]
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <WriteFirstStepObjects>:

static uint8_t WriteFirstStepObjects(uint16_t cobId, EPOS4_FirstStep_t FirstStep)
{
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	b590      	push	{r4, r7, lr}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	4604      	mov	r4, r0
 8004a64:	f107 001c 	add.w	r0, r7, #28
 8004a68:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8004a6c:	4623      	mov	r3, r4
 8004a6e:	80fb      	strh	r3, [r7, #6]
	WriteObjectValue(cobId, CAN_BITRATE_INDEX, 0, FirstStep.CAN_BitRate);
 8004a70:	7f3b      	ldrb	r3, [r7, #28]
 8004a72:	88f8      	ldrh	r0, [r7, #6]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f242 0101 	movw	r1, #8193	; 0x2001
 8004a7a:	f7ff febf 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, CAN_BITRATE_INDEX, 0) != FirstStep.CAN_BitRate)
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f242 0101 	movw	r1, #8193	; 0x2001
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff fe86 	bl	8004798 <ReadObjectValue>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	7f3a      	ldrb	r2, [r7, #28]
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d001      	beq.n	8004a98 <WriteFirstStepObjects+0x3e>
		return 1;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e11a      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_TYPE_INDEX, 0, FirstStep.MotorType);
 8004a98:	7f7b      	ldrb	r3, [r7, #29]
 8004a9a:	88f8      	ldrh	r0, [r7, #6]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f246 4102 	movw	r1, #25602	; 0x6402
 8004aa2:	f7ff feab 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_TYPE_INDEX, 0) != FirstStep.MotorType)
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f246 4102 	movw	r1, #25602	; 0x6402
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7ff fe72 	bl	8004798 <ReadObjectValue>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	7f7a      	ldrb	r2, [r7, #29]
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d001      	beq.n	8004ac0 <WriteFirstStepObjects+0x66>
		return 1;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e106      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_DATA_INDEX, NOMINAL_CURRENT_SUBINDEX, FirstStep.nominalCurrent);
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	88f8      	ldrh	r0, [r7, #6]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f243 0101 	movw	r1, #12289	; 0x3001
 8004aca:	f7ff fe97 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_DATA_INDEX, NOMINAL_CURRENT_SUBINDEX) != FirstStep.nominalCurrent)
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f243 0101 	movw	r1, #12289	; 0x3001
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff fe5e 	bl	8004798 <ReadObjectValue>
 8004adc:	4602      	mov	r2, r0
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <WriteFirstStepObjects+0x8e>
		return 1;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0f2      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_DATA_INDEX, OUTPUT_CURRENT_LIMIT_SUBINDEX, FirstStep.outputCurrentLimit);
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aea:	88f8      	ldrh	r0, [r7, #6]
 8004aec:	2202      	movs	r2, #2
 8004aee:	f243 0101 	movw	r1, #12289	; 0x3001
 8004af2:	f7ff fe83 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_DATA_INDEX, OUTPUT_CURRENT_LIMIT_SUBINDEX) != FirstStep.outputCurrentLimit)
 8004af6:	88fb      	ldrh	r3, [r7, #6]
 8004af8:	2202      	movs	r2, #2
 8004afa:	f243 0101 	movw	r1, #12289	; 0x3001
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff fe4a 	bl	8004798 <ReadObjectValue>
 8004b04:	4602      	mov	r2, r0
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d001      	beq.n	8004b10 <WriteFirstStepObjects+0xb6>
		return 1;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0de      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_DATA_INDEX, NUMBER_OF_POLE_PAIRS_SUBINDEX, FirstStep.numberOfPolePairs);
 8004b10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b14:	88f8      	ldrh	r0, [r7, #6]
 8004b16:	2203      	movs	r2, #3
 8004b18:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b1c:	f7ff fe6e 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_DATA_INDEX, NUMBER_OF_POLE_PAIRS_SUBINDEX) != FirstStep.numberOfPolePairs)
 8004b20:	88fb      	ldrh	r3, [r7, #6]
 8004b22:	2203      	movs	r2, #3
 8004b24:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff fe35 	bl	8004798 <ReadObjectValue>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d001      	beq.n	8004b3c <WriteFirstStepObjects+0xe2>
		return 1;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e0c8      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_DATA_INDEX, THERMAL_TIME_CONSTANT_WINDING_SUBINDEX, FirstStep.thermalTimeConstantWinding);
 8004b3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004b3e:	88f8      	ldrh	r0, [r7, #6]
 8004b40:	2204      	movs	r2, #4
 8004b42:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b46:	f7ff fe59 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_DATA_INDEX, THERMAL_TIME_CONSTANT_WINDING_SUBINDEX) != FirstStep.thermalTimeConstantWinding)
 8004b4a:	88fb      	ldrh	r3, [r7, #6]
 8004b4c:	2204      	movs	r2, #4
 8004b4e:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff fe20 	bl	8004798 <ReadObjectValue>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d001      	beq.n	8004b64 <WriteFirstStepObjects+0x10a>
		return 1;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0b4      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MOTOR_DATA_INDEX,TORQUE_CONSTANT_SUBINDEX, FirstStep.torqueConstant);
 8004b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b66:	88f8      	ldrh	r0, [r7, #6]
 8004b68:	2205      	movs	r2, #5
 8004b6a:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b6e:	f7ff fe45 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MOTOR_DATA_INDEX,TORQUE_CONSTANT_SUBINDEX) != FirstStep.torqueConstant)
 8004b72:	88fb      	ldrh	r3, [r7, #6]
 8004b74:	2205      	movs	r2, #5
 8004b76:	f243 0101 	movw	r1, #12289	; 0x3001
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff fe0c 	bl	8004798 <ReadObjectValue>
 8004b80:	4602      	mov	r2, r0
 8004b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d001      	beq.n	8004b8c <WriteFirstStepObjects+0x132>
		return 1;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0a0      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, MAX_MOTOR_SPEED_INDEX, 0, FirstStep.maxMotorSpeed);
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b8e:	88f8      	ldrh	r0, [r7, #6]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f44f 41c1 	mov.w	r1, #24704	; 0x6080
 8004b96:	f7ff fe31 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, MAX_MOTOR_SPEED_INDEX, 0) != FirstStep.maxMotorSpeed)
 8004b9a:	88fb      	ldrh	r3, [r7, #6]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f44f 41c1 	mov.w	r1, #24704	; 0x6080
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f7ff fdf8 	bl	8004798 <ReadObjectValue>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d001      	beq.n	8004bb4 <WriteFirstStepObjects+0x15a>
		return 1;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e08c      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, GEAR_CONFIGURATION_INDEX, MAX_GEAR_INPUT_SPEED_SUBINDEX, FirstStep.maxGearInputSpeed);
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb6:	88f8      	ldrh	r0, [r7, #6]
 8004bb8:	2203      	movs	r2, #3
 8004bba:	f243 0103 	movw	r1, #12291	; 0x3003
 8004bbe:	f7ff fe1d 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, GEAR_CONFIGURATION_INDEX, MAX_GEAR_INPUT_SPEED_SUBINDEX) != FirstStep.maxGearInputSpeed)
 8004bc2:	88fb      	ldrh	r3, [r7, #6]
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	f243 0103 	movw	r1, #12291	; 0x3003
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff fde4 	bl	8004798 <ReadObjectValue>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d001      	beq.n	8004bdc <WriteFirstStepObjects+0x182>
		return 1;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e078      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, AXIS_CONFIGURATION_INDEX, SENSOR_CONFIGURATION_SUBINDEX, FirstStep.sensorsConfiguration);
 8004bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bde:	88f8      	ldrh	r0, [r7, #6]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004be6:	f7ff fe09 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, AXIS_CONFIGURATION_INDEX, SENSOR_CONFIGURATION_SUBINDEX) != FirstStep.sensorsConfiguration)
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7ff fdd0 	bl	8004798 <ReadObjectValue>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d001      	beq.n	8004c04 <WriteFirstStepObjects+0x1aa>
		return 1;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e064      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, AXIS_CONFIGURATION_INDEX, CONTROL_STRUCTURE_SUBINDEX, FirstStep.controlStructure);
 8004c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c06:	88f8      	ldrh	r0, [r7, #6]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c0e:	f7ff fdf5 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, AXIS_CONFIGURATION_INDEX, CONTROL_STRUCTURE_SUBINDEX) != FirstStep.controlStructure)
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	2202      	movs	r2, #2
 8004c16:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7ff fdbc 	bl	8004798 <ReadObjectValue>
 8004c20:	4602      	mov	r2, r0
 8004c22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d001      	beq.n	8004c2c <WriteFirstStepObjects+0x1d2>
		return 1;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e050      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, AXIS_CONFIGURATION_INDEX, COMMUTATION_SENSORS_SUBINDEX, FirstStep.commutationSensors);
 8004c2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c2e:	88f8      	ldrh	r0, [r7, #6]
 8004c30:	2203      	movs	r2, #3
 8004c32:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c36:	f7ff fde1 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, AXIS_CONFIGURATION_INDEX, COMMUTATION_SENSORS_SUBINDEX) != FirstStep.commutationSensors)
 8004c3a:	88fb      	ldrh	r3, [r7, #6]
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff fda8 	bl	8004798 <ReadObjectValue>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d001      	beq.n	8004c54 <WriteFirstStepObjects+0x1fa>
		return 1;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e03c      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, AXIS_CONFIGURATION_INDEX, AXIS_CONFIG_MISCELLANEOUS_SUBINDEX, FirstStep.axisConfigMiscellaneous);
 8004c54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c56:	88f8      	ldrh	r0, [r7, #6]
 8004c58:	2204      	movs	r2, #4
 8004c5a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c5e:	f7ff fdcd 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, AXIS_CONFIGURATION_INDEX, AXIS_CONFIG_MISCELLANEOUS_SUBINDEX) != FirstStep.axisConfigMiscellaneous)
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	2204      	movs	r2, #4
 8004c66:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fd94 	bl	8004798 <ReadObjectValue>
 8004c70:	4602      	mov	r2, r0
 8004c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d001      	beq.n	8004c7c <WriteFirstStepObjects+0x222>
		return 1;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e028      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, CURRENT_CTRL_PARAMETER_SET_INDEX, CURRENT_CONTROLLER_P_GAIN_SUBINDEX, FirstStep.currentControllerP_Gain);
 8004c7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c7e:	88f8      	ldrh	r0, [r7, #6]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f243 01a0 	movw	r1, #12448	; 0x30a0
 8004c86:	f7ff fdb9 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, CURRENT_CTRL_PARAMETER_SET_INDEX, CURRENT_CONTROLLER_P_GAIN_SUBINDEX) != FirstStep.currentControllerP_Gain)
 8004c8a:	88fb      	ldrh	r3, [r7, #6]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f243 01a0 	movw	r1, #12448	; 0x30a0
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7ff fd80 	bl	8004798 <ReadObjectValue>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d001      	beq.n	8004ca4 <WriteFirstStepObjects+0x24a>
		return 1;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e014      	b.n	8004cce <WriteFirstStepObjects+0x274>

	WriteObjectValue(cobId, CURRENT_CTRL_PARAMETER_SET_INDEX, CURRENT_CONTROLLER_I_GAIN_SUBINDEX, FirstStep.currentControllerI_Gain);
 8004ca4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ca6:	88f8      	ldrh	r0, [r7, #6]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f243 01a0 	movw	r1, #12448	; 0x30a0
 8004cae:	f7ff fda5 	bl	80047fc <WriteObjectValue>
	if(ReadObjectValue(cobId, CURRENT_CTRL_PARAMETER_SET_INDEX, CURRENT_CONTROLLER_I_GAIN_SUBINDEX) != FirstStep.currentControllerI_Gain)
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	f243 01a0 	movw	r1, #12448	; 0x30a0
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff fd6c 	bl	8004798 <ReadObjectValue>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d001      	beq.n	8004ccc <WriteFirstStepObjects+0x272>
		return 1;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e000      	b.n	8004cce <WriteFirstStepObjects+0x274>

	return 0;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8004cd8:	b004      	add	sp, #16
 8004cda:	4770      	bx	lr

08004cdc <WriteModeOfOperation>:

static uint8_t WriteModeOfOperation(uint16_t cobId, EPOS4_ModeOfOperation_t modeOfOperation)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	460a      	mov	r2, r1
 8004ce6:	80fb      	strh	r3, [r7, #6]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	717b      	strb	r3, [r7, #5]
	switch (modeOfOperation)
 8004cec:	797b      	ldrb	r3, [r7, #5]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d162      	bne.n	8004db8 <WriteModeOfOperation+0xdc>
	{
	case cyclicSynchronousTorqueMode:
	{
		WriteObjectValue(cobId, TARGET_TORQUE_INDEX, 0, 0);
 8004cf2:	88f8      	ldrh	r0, [r7, #6]
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f246 0171 	movw	r1, #24689	; 0x6071
 8004cfc:	f7ff fd7e 	bl	80047fc <WriteObjectValue>
		if(ReadObjectValue(cobId, TARGET_TORQUE_INDEX, 0) != 0)
 8004d00:	88fb      	ldrh	r3, [r7, #6]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f246 0171 	movw	r1, #24689	; 0x6071
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fd45 	bl	8004798 <ReadObjectValue>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <WriteModeOfOperation+0x3c>
			return 1;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e050      	b.n	8004dba <WriteModeOfOperation+0xde>

		WriteObjectValue(cobId, MODES_OF_OPERATION_INDEX, 0, CST_MODE);
 8004d18:	88f8      	ldrh	r0, [r7, #6]
 8004d1a:	230a      	movs	r3, #10
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f246 0160 	movw	r1, #24672	; 0x6060
 8004d22:	f7ff fd6b 	bl	80047fc <WriteObjectValue>
		if(ReadObjectValue(cobId, MODES_OF_OPERATION_INDEX, 0) != CST_MODE)
 8004d26:	88fb      	ldrh	r3, [r7, #6]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f246 0160 	movw	r1, #24672	; 0x6060
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff fd32 	bl	8004798 <ReadObjectValue>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b0a      	cmp	r3, #10
 8004d38:	d001      	beq.n	8004d3e <WriteModeOfOperation+0x62>
			return 1;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e03d      	b.n	8004dba <WriteModeOfOperation+0xde>

		WriteObjectValue(cobId, CONTROLWORD_INDEX, 0, CTRLCMD_SHUTDOWN);
 8004d3e:	88f8      	ldrh	r0, [r7, #6]
 8004d40:	2306      	movs	r3, #6
 8004d42:	2200      	movs	r2, #0
 8004d44:	f246 0140 	movw	r1, #24640	; 0x6040
 8004d48:	f7ff fd58 	bl	80047fc <WriteObjectValue>
		while((ReadObjectValue(cobId, STATUSWORD_INDEX, 0) & STATE_MASK) != STATE_READY_TO_SWITCH_ON); // timeout??
 8004d4c:	bf00      	nop
 8004d4e:	88fb      	ldrh	r3, [r7, #6]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f246 0141 	movw	r1, #24641	; 0x6041
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff fd1e 	bl	8004798 <ReadObjectValue>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8004d62:	2b21      	cmp	r3, #33	; 0x21
 8004d64:	d1f3      	bne.n	8004d4e <WriteModeOfOperation+0x72>

		WriteObjectValue(cobId, CONTROLWORD_INDEX, 0, CTRLCMD_SWITCH_ON_AND_ENABLE);
 8004d66:	88f8      	ldrh	r0, [r7, #6]
 8004d68:	230f      	movs	r3, #15
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f246 0140 	movw	r1, #24640	; 0x6040
 8004d70:	f7ff fd44 	bl	80047fc <WriteObjectValue>
		while((ReadObjectValue(cobId, STATUSWORD_INDEX, 0) & STATE_MASK) != STATE_OPERATION_ENABLED); // timeout??
 8004d74:	bf00      	nop
 8004d76:	88fb      	ldrh	r3, [r7, #6]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f246 0141 	movw	r1, #24641	; 0x6041
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7ff fd0a 	bl	8004798 <ReadObjectValue>
 8004d84:	4603      	mov	r3, r0
 8004d86:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8004d8a:	2b27      	cmp	r3, #39	; 0x27
 8004d8c:	d1f3      	bne.n	8004d76 <WriteModeOfOperation+0x9a>

		WriteObjectValue(cobId, TORQUE_OFFSET_INDEX, 0, 0);
 8004d8e:	88f8      	ldrh	r0, [r7, #6]
 8004d90:	2300      	movs	r3, #0
 8004d92:	2200      	movs	r2, #0
 8004d94:	f246 01b2 	movw	r1, #24754	; 0x60b2
 8004d98:	f7ff fd30 	bl	80047fc <WriteObjectValue>
		if(ReadObjectValue(cobId, TORQUE_OFFSET_INDEX, 0) != 0)
 8004d9c:	88fb      	ldrh	r3, [r7, #6]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f246 01b2 	movw	r1, #24754	; 0x60b2
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fcf7 	bl	8004798 <ReadObjectValue>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <WriteModeOfOperation+0xd8>
			return 1;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e002      	b.n	8004dba <WriteModeOfOperation+0xde>

		return 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e000      	b.n	8004dba <WriteModeOfOperation+0xde>
	}
	}

	return 1;
 8004db8:	2301      	movs	r3, #1
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <ErrorHandler>:

// right way to do this??
static void ErrorHandler(uint16_t cobId, Errors_t error)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	460a      	mov	r2, r1
 8004dce:	80fb      	strh	r3, [r7, #6]
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	717b      	strb	r3, [r7, #5]
	errorHasOccurred = 1;
 8004dd4:	4b2c      	ldr	r3, [pc, #176]	; (8004e88 <ErrorHandler+0xc4>)
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	701a      	strb	r2, [r3, #0]

	CM_epos4_error = error;
 8004dda:	4a2c      	ldr	r2, [pc, #176]	; (8004e8c <ErrorHandler+0xc8>)
 8004ddc:	797b      	ldrb	r3, [r7, #5]
 8004dde:	7013      	strb	r3, [r2, #0]
	CM_epos4_numOfErrors = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, NUMBER_OF_ERRORS_SUBINDEX);
 8004de0:	88fb      	ldrh	r3, [r7, #6]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f241 0103 	movw	r1, #4099	; 0x1003
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff fcd5 	bl	8004798 <ReadObjectValue>
 8004dee:	4603      	mov	r3, r0
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	4b27      	ldr	r3, [pc, #156]	; (8004e90 <ErrorHandler+0xcc>)
 8004df4:	701a      	strb	r2, [r3, #0]
	CM_epos4_state = ReadObjectValue(cobId, STATUSWORD_INDEX, 0) & STATE_MASK;
 8004df6:	88fb      	ldrh	r3, [r7, #6]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f246 0141 	movw	r1, #24641	; 0x6041
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7ff fcca 	bl	8004798 <ReadObjectValue>
 8004e04:	4603      	mov	r3, r0
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	4b21      	ldr	r3, [pc, #132]	; (8004e94 <ErrorHandler+0xd0>)
 8004e10:	801a      	strh	r2, [r3, #0]
	CM_epos4_errorHistory1 = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, ERROR_HISTORY_1_SUBINDEX);
 8004e12:	88fb      	ldrh	r3, [r7, #6]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f241 0103 	movw	r1, #4099	; 0x1003
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7ff fcbc 	bl	8004798 <ReadObjectValue>
 8004e20:	4603      	mov	r3, r0
 8004e22:	4a1d      	ldr	r2, [pc, #116]	; (8004e98 <ErrorHandler+0xd4>)
 8004e24:	6013      	str	r3, [r2, #0]
	CM_epos4_errorHistory2 = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, ERROR_HISTORY_2_SUBINDEX);
 8004e26:	88fb      	ldrh	r3, [r7, #6]
 8004e28:	2202      	movs	r2, #2
 8004e2a:	f241 0103 	movw	r1, #4099	; 0x1003
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7ff fcb2 	bl	8004798 <ReadObjectValue>
 8004e34:	4603      	mov	r3, r0
 8004e36:	4a19      	ldr	r2, [pc, #100]	; (8004e9c <ErrorHandler+0xd8>)
 8004e38:	6013      	str	r3, [r2, #0]
	CM_epos4_errorHistory3 = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, ERROR_HISTORY_3_SUBINDEX);
 8004e3a:	88fb      	ldrh	r3, [r7, #6]
 8004e3c:	2203      	movs	r2, #3
 8004e3e:	f241 0103 	movw	r1, #4099	; 0x1003
 8004e42:	4618      	mov	r0, r3
 8004e44:	f7ff fca8 	bl	8004798 <ReadObjectValue>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <ErrorHandler+0xdc>)
 8004e4c:	6013      	str	r3, [r2, #0]
	CM_epos4_errorHistory4 = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, ERROR_HISTORY_4_SUBINDEX);
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	2204      	movs	r2, #4
 8004e52:	f241 0103 	movw	r1, #4099	; 0x1003
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7ff fc9e 	bl	8004798 <ReadObjectValue>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	4a11      	ldr	r2, [pc, #68]	; (8004ea4 <ErrorHandler+0xe0>)
 8004e60:	6013      	str	r3, [r2, #0]
	CM_epos4_errorHistory5 = ReadObjectValue(cobId, ERROR_HISTORY_INDEX, ERROR_HISTORY_5_SUBINDEX);
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	2205      	movs	r2, #5
 8004e66:	f241 0103 	movw	r1, #4099	; 0x1003
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7ff fc94 	bl	8004798 <ReadObjectValue>
 8004e70:	4603      	mov	r3, r0
 8004e72:	4a0d      	ldr	r2, [pc, #52]	; (8004ea8 <ErrorHandler+0xe4>)
 8004e74:	6013      	str	r3, [r2, #0]

	while(1)
	{
		WriteObjectValue(cobId, CONTROLWORD_INDEX, 0, CTRLCMD_DISABLE_VOLTAGE);
 8004e76:	88f8      	ldrh	r0, [r7, #6]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f246 0140 	movw	r1, #24640	; 0x6040
 8004e80:	f7ff fcbc 	bl	80047fc <WriteObjectValue>
 8004e84:	e7f7      	b.n	8004e76 <ErrorHandler+0xb2>
 8004e86:	bf00      	nop
 8004e88:	200003f4 	.word	0x200003f4
 8004e8c:	200003f8 	.word	0x200003f8
 8004e90:	200003f9 	.word	0x200003f9
 8004e94:	200003fa 	.word	0x200003fa
 8004e98:	20000400 	.word	0x20000400
 8004e9c:	20000404 	.word	0x20000404
 8004ea0:	20000408 	.word	0x20000408
 8004ea4:	2000040c 	.word	0x2000040c
 8004ea8:	20000410 	.word	0x20000410

08004eac <LL_GPIO_SetOutputPin>:
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	619a      	str	r2, [r3, #24]
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <LL_GPIO_ResetOutputPin>:
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ed8:	bf00      	nop
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <LL_SPI_IsActiveFlag_RXNE+0x18>
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b083      	sub	sp, #12
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d101      	bne.n	8004f22 <LL_SPI_IsActiveFlag_TXE+0x18>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e000      	b.n	8004f24 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <LL_SPI_GetTxFIFOLevel>:
  *         @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL
  *         @arg @ref LL_SPI_TX_FIFO_HALF_FULL
  *         @arg @ref LL_SPI_TX_FIFO_FULL
  */
__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	330c      	adds	r3, #12
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	b2db      	uxtb	r3, r3
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	330c      	adds	r3, #12
 8004f78:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	78fa      	ldrb	r2, [r7, #3]
 8004f7e:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8004f80:	bf00      	nop
 8004f82:	3714      	adds	r7, #20
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr

08004f8c <MCP25625_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

uint8_t MCP25625_Init(MCP25625_Inits_t *Device_Inits)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
	memcpy(&Device, Device_Inits, sizeof(MCP25625_Inits_t));
 8004f94:	2210      	movs	r2, #16
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	482e      	ldr	r0, [pc, #184]	; (8005054 <MCP25625_Init+0xc8>)
 8004f9a:	f002 f8c5 	bl	8007128 <memcpy>

	ClearChipSelect();
 8004f9e:	f000 fb31 	bl	8005604 <ClearChipSelect>

	ResetDevice();
 8004fa2:	f000 f98d 	bl	80052c0 <ResetDevice>

	uint8_t canCtrlReg;
	ReadRegisterData(CANCTRL_REG, &canCtrlReg, sizeof(canCtrlReg));
 8004fa6:	f107 0316 	add.w	r3, r7, #22
 8004faa:	2201      	movs	r2, #1
 8004fac:	4619      	mov	r1, r3
 8004fae:	200f      	movs	r0, #15
 8004fb0:	f000 f9b0 	bl	8005314 <ReadRegisterData>
	if(canCtrlReg != CANCTRL_RESET_VALUE)
 8004fb4:	7dbb      	ldrb	r3, [r7, #22]
 8004fb6:	2b87      	cmp	r3, #135	; 0x87
 8004fb8:	d001      	beq.n	8004fbe <MCP25625_Init+0x32>
		return mcp25625_resetError;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e046      	b.n	800504c <MCP25625_Init+0xc0>

	InitRXBx();
 8004fbe:	f000 f971 	bl	80052a4 <InitRXBx>

	uint8_t configRegs[3];
	uint8_t configRegValues[3] = {Device.CNF3_Reg.value, Device.CNF2_Reg.value, Device.CNF1_Reg.value};
 8004fc2:	4b24      	ldr	r3, [pc, #144]	; (8005054 <MCP25625_Init+0xc8>)
 8004fc4:	7b5b      	ldrb	r3, [r3, #13]
 8004fc6:	733b      	strb	r3, [r7, #12]
 8004fc8:	4b22      	ldr	r3, [pc, #136]	; (8005054 <MCP25625_Init+0xc8>)
 8004fca:	7b1b      	ldrb	r3, [r3, #12]
 8004fcc:	737b      	strb	r3, [r7, #13]
 8004fce:	4b21      	ldr	r3, [pc, #132]	; (8005054 <MCP25625_Init+0xc8>)
 8004fd0:	7adb      	ldrb	r3, [r3, #11]
 8004fd2:	73bb      	strb	r3, [r7, #14]
	WriteRegisterData(CNF3_REG, configRegValues, sizeof(configRegValues));
 8004fd4:	f107 030c 	add.w	r3, r7, #12
 8004fd8:	2203      	movs	r2, #3
 8004fda:	4619      	mov	r1, r3
 8004fdc:	2028      	movs	r0, #40	; 0x28
 8004fde:	f000 f9f3 	bl	80053c8 <WriteRegisterData>
	ReadRegisterData(CNF3_REG, configRegs, sizeof(configRegs));
 8004fe2:	f107 0310 	add.w	r3, r7, #16
 8004fe6:	2203      	movs	r2, #3
 8004fe8:	4619      	mov	r1, r3
 8004fea:	2028      	movs	r0, #40	; 0x28
 8004fec:	f000 f992 	bl	8005314 <ReadRegisterData>
	for(uint8_t i = 0; i < sizeof(configRegs); i++)
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	75fb      	strb	r3, [r7, #23]
 8004ff4:	e010      	b.n	8005018 <MCP25625_Init+0x8c>
		if(configRegs[i] != configRegValues[i])
 8004ff6:	7dfb      	ldrb	r3, [r7, #23]
 8004ff8:	3318      	adds	r3, #24
 8004ffa:	443b      	add	r3, r7
 8004ffc:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8005000:	7dfb      	ldrb	r3, [r7, #23]
 8005002:	3318      	adds	r3, #24
 8005004:	443b      	add	r3, r7
 8005006:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800500a:	429a      	cmp	r2, r3
 800500c:	d001      	beq.n	8005012 <MCP25625_Init+0x86>
			return mcp25625_configError;
 800500e:	2302      	movs	r3, #2
 8005010:	e01c      	b.n	800504c <MCP25625_Init+0xc0>
	for(uint8_t i = 0; i < sizeof(configRegs); i++)
 8005012:	7dfb      	ldrb	r3, [r7, #23]
 8005014:	3301      	adds	r3, #1
 8005016:	75fb      	strb	r3, [r7, #23]
 8005018:	7dfb      	ldrb	r3, [r7, #23]
 800501a:	2b02      	cmp	r3, #2
 800501c:	d9eb      	bls.n	8004ff6 <MCP25625_Init+0x6a>

	WriteRegisterData(CANCTRL_REG, &Device.CANCTRL_Reg.value, sizeof(Device.CANCTRL_Reg.value));
 800501e:	2201      	movs	r2, #1
 8005020:	490d      	ldr	r1, [pc, #52]	; (8005058 <MCP25625_Init+0xcc>)
 8005022:	200f      	movs	r0, #15
 8005024:	f000 f9d0 	bl	80053c8 <WriteRegisterData>
	ReadRegisterData(CANCTRL_REG, &canCtrlReg, sizeof(canCtrlReg));
 8005028:	f107 0316 	add.w	r3, r7, #22
 800502c:	2201      	movs	r2, #1
 800502e:	4619      	mov	r1, r3
 8005030:	200f      	movs	r0, #15
 8005032:	f000 f96f 	bl	8005314 <ReadRegisterData>
	if(canCtrlReg != Device.CANCTRL_Reg.value)
 8005036:	4b07      	ldr	r3, [pc, #28]	; (8005054 <MCP25625_Init+0xc8>)
 8005038:	7a9a      	ldrb	r2, [r3, #10]
 800503a:	7dbb      	ldrb	r3, [r7, #22]
 800503c:	429a      	cmp	r2, r3
 800503e:	d001      	beq.n	8005044 <MCP25625_Init+0xb8>
		return mcp25625_canCtrlError;
 8005040:	2303      	movs	r3, #3
 8005042:	e003      	b.n	800504c <MCP25625_Init+0xc0>

	Device.isInit = 1;
 8005044:	4b03      	ldr	r3, [pc, #12]	; (8005054 <MCP25625_Init+0xc8>)
 8005046:	2201      	movs	r2, #1
 8005048:	739a      	strb	r2, [r3, #14]

	return mcp25625_noError;
 800504a:	2300      	movs	r3, #0
}
 800504c:	4618      	mov	r0, r3
 800504e:	3718      	adds	r7, #24
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	20000414 	.word	0x20000414
 8005058:	2000041e 	.word	0x2000041e

0800505c <MCP25625_LoadTxBufferAtSIDH>:

	return 1;
}

uint8_t MCP25625_LoadTxBufferAtSIDH(uint16_t id, uint8_t *data, uint8_t dataLength)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b088      	sub	sp, #32
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	6039      	str	r1, [r7, #0]
 8005066:	80fb      	strh	r3, [r7, #6]
 8005068:	4613      	mov	r3, r2
 800506a:	717b      	strb	r3, [r7, #5]
	if(!Device.isInit)
 800506c:	4b56      	ldr	r3, [pc, #344]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 800506e:	7b9b      	ldrb	r3, [r3, #14]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d100      	bne.n	8005076 <MCP25625_LoadTxBufferAtSIDH+0x1a>
		__NOP(); // add assert??
 8005074:	bf00      	nop

	uint8_t rtsTx = 0;
 8005076:	2300      	movs	r3, #0
 8005078:	77fb      	strb	r3, [r7, #31]
	uint8_t txbxDataAddress = 0;
 800507a:	2300      	movs	r3, #0
 800507c:	77bb      	strb	r3, [r7, #30]
	uint8_t status = ReadStatus();
 800507e:	f000 fa71 	bl	8005564 <ReadStatus>
 8005082:	4603      	mov	r3, r0
 8005084:	76fb      	strb	r3, [r7, #27]
	if(!(status & TX2REQ_STATUS_MASK))
 8005086:	7efb      	ldrb	r3, [r7, #27]
 8005088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <MCP25625_LoadTxBufferAtSIDH+0x3e>
	{
		rtsTx = RTS_T2;
 8005090:	2384      	movs	r3, #132	; 0x84
 8005092:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_2_AT_SIDH;
 8005094:	2344      	movs	r3, #68	; 0x44
 8005096:	77bb      	strb	r3, [r7, #30]
 8005098:	e012      	b.n	80050c0 <MCP25625_LoadTxBufferAtSIDH+0x64>
	}
	else if(!(status & TX1REQ_STATUS_MASK))
 800509a:	7efb      	ldrb	r3, [r7, #27]
 800509c:	f003 0310 	and.w	r3, r3, #16
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d104      	bne.n	80050ae <MCP25625_LoadTxBufferAtSIDH+0x52>
	{
		rtsTx = RTS_T1;
 80050a4:	2382      	movs	r3, #130	; 0x82
 80050a6:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_1_AT_SIDH;
 80050a8:	2342      	movs	r3, #66	; 0x42
 80050aa:	77bb      	strb	r3, [r7, #30]
 80050ac:	e008      	b.n	80050c0 <MCP25625_LoadTxBufferAtSIDH+0x64>
	}
	else if(!(status & TX0REQ_STATUS_MASK))
 80050ae:	7efb      	ldrb	r3, [r7, #27]
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d103      	bne.n	80050c0 <MCP25625_LoadTxBufferAtSIDH+0x64>
	{
		rtsTx = RTS_T0;
 80050b8:	2381      	movs	r3, #129	; 0x81
 80050ba:	77fb      	strb	r3, [r7, #31]
		txbxDataAddress = LOAD_TX_BUFFER_0_AT_SIDH;
 80050bc:	2340      	movs	r3, #64	; 0x40
 80050be:	77bb      	strb	r3, [r7, #30]
	}

	if(txbxDataAddress)
 80050c0:	7fbb      	ldrb	r3, [r7, #30]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d07b      	beq.n	80051be <MCP25625_LoadTxBufferAtSIDH+0x162>
	{
		MCP25625_TXBx_t TXBx;
		memset(&TXBx, 0, sizeof(TXBx));
 80050c6:	f107 030c 	add.w	r3, r7, #12
 80050ca:	220d      	movs	r2, #13
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f002 f838 	bl	8007144 <memset>
		TXBx.Struct.TXBxSIDH_Reg = id >> 3;
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	08db      	lsrs	r3, r3, #3
 80050d8:	b29b      	uxth	r3, r3
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	733b      	strb	r3, [r7, #12]
		TXBx.Struct.TXBxSIDL_Reg.Bits.EXIDE = transmitStandardId;
 80050de:	7b7b      	ldrb	r3, [r7, #13]
 80050e0:	f36f 03c3 	bfc	r3, #3, #1
 80050e4:	737b      	strb	r3, [r7, #13]
		TXBx.Struct.TXBxSIDL_Reg.Bits.SID = id & 0x07;
 80050e6:	88fb      	ldrh	r3, [r7, #6]
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	b2da      	uxtb	r2, r3
 80050ee:	7b7b      	ldrb	r3, [r7, #13]
 80050f0:	f362 1347 	bfi	r3, r2, #5, #3
 80050f4:	737b      	strb	r3, [r7, #13]
		TXBx.Struct.TXBxDLC_Reg.Bits.DLC = dataLength;
 80050f6:	797b      	ldrb	r3, [r7, #5]
 80050f8:	f003 030f 	and.w	r3, r3, #15
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	7c3b      	ldrb	r3, [r7, #16]
 8005100:	f362 0303 	bfi	r3, r2, #0, #4
 8005104:	743b      	strb	r3, [r7, #16]
		for(uint8_t i = 0; i < dataLength; i++)
 8005106:	2300      	movs	r3, #0
 8005108:	777b      	strb	r3, [r7, #29]
 800510a:	e00b      	b.n	8005124 <MCP25625_LoadTxBufferAtSIDH+0xc8>
			TXBx.Struct.TXBxDn_Reg[i] = data[i];
 800510c:	7f7b      	ldrb	r3, [r7, #29]
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	441a      	add	r2, r3
 8005112:	7f7b      	ldrb	r3, [r7, #29]
 8005114:	7812      	ldrb	r2, [r2, #0]
 8005116:	3320      	adds	r3, #32
 8005118:	443b      	add	r3, r7
 800511a:	f803 2c0f 	strb.w	r2, [r3, #-15]
		for(uint8_t i = 0; i < dataLength; i++)
 800511e:	7f7b      	ldrb	r3, [r7, #29]
 8005120:	3301      	adds	r3, #1
 8005122:	777b      	strb	r3, [r7, #29]
 8005124:	7f7a      	ldrb	r2, [r7, #29]
 8005126:	797b      	ldrb	r3, [r7, #5]
 8005128:	429a      	cmp	r2, r3
 800512a:	d3ef      	bcc.n	800510c <MCP25625_LoadTxBufferAtSIDH+0xb0>

		SetChipSelect();
 800512c:	f000 fa5c 	bl	80055e8 <SetChipSelect>

		LL_SPI_TransmitData8(Device.SPIx, txbxDataAddress);
 8005130:	4b25      	ldr	r3, [pc, #148]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	7fba      	ldrb	r2, [r7, #30]
 8005136:	4611      	mov	r1, r2
 8005138:	4618      	mov	r0, r3
 800513a:	f7ff ff15 	bl	8004f68 <LL_SPI_TransmitData8>

		uint8_t nBytes = dataLength + 5;						// data register + 5 registers in Rx buffer
 800513e:	797b      	ldrb	r3, [r7, #5]
 8005140:	3305      	adds	r3, #5
 8005142:	76bb      	strb	r3, [r7, #26]
		for(uint8_t i = 0; i < nBytes; i++)
 8005144:	2300      	movs	r3, #0
 8005146:	773b      	strb	r3, [r7, #28]
 8005148:	e016      	b.n	8005178 <MCP25625_LoadTxBufferAtSIDH+0x11c>
		{
			while(!(LL_SPI_IsActiveFlag_TXE(Device.SPIx)));		// block on txe
 800514a:	bf00      	nop
 800514c:	4b1e      	ldr	r3, [pc, #120]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff feda 	bl	8004f0a <LL_SPI_IsActiveFlag_TXE>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f7      	beq.n	800514c <MCP25625_LoadTxBufferAtSIDH+0xf0>
			LL_SPI_TransmitData8(Device.SPIx, TXBx.array[i]);
 800515c:	4b1a      	ldr	r3, [pc, #104]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	7f3b      	ldrb	r3, [r7, #28]
 8005162:	3320      	adds	r3, #32
 8005164:	443b      	add	r3, r7
 8005166:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800516a:	4619      	mov	r1, r3
 800516c:	4610      	mov	r0, r2
 800516e:	f7ff fefb 	bl	8004f68 <LL_SPI_TransmitData8>
		for(uint8_t i = 0; i < nBytes; i++)
 8005172:	7f3b      	ldrb	r3, [r7, #28]
 8005174:	3301      	adds	r3, #1
 8005176:	773b      	strb	r3, [r7, #28]
 8005178:	7f3a      	ldrb	r2, [r7, #28]
 800517a:	7ebb      	ldrb	r3, [r7, #26]
 800517c:	429a      	cmp	r2, r3
 800517e:	d3e4      	bcc.n	800514a <MCP25625_LoadTxBufferAtSIDH+0xee>
		}

		while(LL_SPI_GetTxFIFOLevel(Device.SPIx));				// wait for fifo to clear
 8005180:	bf00      	nop
 8005182:	4b11      	ldr	r3, [pc, #68]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fed2 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f7      	bne.n	8005182 <MCP25625_LoadTxBufferAtSIDH+0x126>


		while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))			// clear out rx fifo
 8005192:	e004      	b.n	800519e <MCP25625_LoadTxBufferAtSIDH+0x142>
			LL_SPI_ReceiveData8(Device.SPIx);
 8005194:	4b0c      	ldr	r3, [pc, #48]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff fed7 	bl	8004f4c <LL_SPI_ReceiveData8>
		while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))			// clear out rx fifo
 800519e:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <MCP25625_LoadTxBufferAtSIDH+0x16c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7ff fe9e 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1f2      	bne.n	8005194 <MCP25625_LoadTxBufferAtSIDH+0x138>

		ClearChipSelect();
 80051ae:	f000 fa29 	bl	8005604 <ClearChipSelect>

		RequestToSend(rtsTx);
 80051b2:	7ffb      	ldrb	r3, [r7, #31]
 80051b4:	4618      	mov	r0, r3
 80051b6:	f000 f9a7 	bl	8005508 <RequestToSend>

		return 0;
 80051ba:	2300      	movs	r3, #0
 80051bc:	e000      	b.n	80051c0 <MCP25625_LoadTxBufferAtSIDH+0x164>
	}

	return 1;
 80051be:	2301      	movs	r3, #1
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3720      	adds	r7, #32
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	20000414 	.word	0x20000414

080051cc <MCP25625_ReadRxBufferAtSIDH>:

	return 1;
}

uint8_t MCP25625_ReadRxBufferAtSIDH(MCP25625_RXBx_t *RXBx, uint8_t dataLength)
{
 80051cc:	b590      	push	{r4, r7, lr}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	460b      	mov	r3, r1
 80051d6:	70fb      	strb	r3, [r7, #3]
	if(!Device.isInit)
 80051d8:	4b31      	ldr	r3, [pc, #196]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 80051da:	7b9b      	ldrb	r3, [r3, #14]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d100      	bne.n	80051e2 <MCP25625_ReadRxBufferAtSIDH+0x16>
		__NOP(); // add assert??
 80051e0:	bf00      	nop

	uint8_t rxbxSIDH_Address = 0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	73fb      	strb	r3, [r7, #15]
	uint8_t status = ReadStatus();
 80051e6:	f000 f9bd 	bl	8005564 <ReadStatus>
 80051ea:	4603      	mov	r3, r0
 80051ec:	737b      	strb	r3, [r7, #13]
	if(status & RX0IF_STATUS_MASK)
 80051ee:	7b7b      	ldrb	r3, [r7, #13]
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <MCP25625_ReadRxBufferAtSIDH+0x32>
		rxbxSIDH_Address = READ_RX_BUFFER_0_AT_SIDH;
 80051f8:	2390      	movs	r3, #144	; 0x90
 80051fa:	73fb      	strb	r3, [r7, #15]
 80051fc:	e006      	b.n	800520c <MCP25625_ReadRxBufferAtSIDH+0x40>
	else if(status & RX1IF_STATUS_MASK)
 80051fe:	7b7b      	ldrb	r3, [r7, #13]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <MCP25625_ReadRxBufferAtSIDH+0x40>
		rxbxSIDH_Address = READ_RX_BUFFER_1_AT_SIDH;
 8005208:	2394      	movs	r3, #148	; 0x94
 800520a:	73fb      	strb	r3, [r7, #15]

	if(rxbxSIDH_Address)
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d040      	beq.n	8005294 <MCP25625_ReadRxBufferAtSIDH+0xc8>
	{
		SetChipSelect();
 8005212:	f000 f9e9 	bl	80055e8 <SetChipSelect>

		LL_SPI_TransmitData8(Device.SPIx, rxbxSIDH_Address);
 8005216:	4b22      	ldr	r3, [pc, #136]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	7bfa      	ldrb	r2, [r7, #15]
 800521c:	4611      	mov	r1, r2
 800521e:	4618      	mov	r0, r3
 8005220:	f7ff fea2 	bl	8004f68 <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(Device.SPIx)));
 8005224:	bf00      	nop
 8005226:	4b1e      	ldr	r3, [pc, #120]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f7ff fe5a 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0f7      	beq.n	8005226 <MCP25625_ReadRxBufferAtSIDH+0x5a>
		LL_SPI_ReceiveData8(Device.SPIx);
 8005236:	4b1a      	ldr	r3, [pc, #104]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4618      	mov	r0, r3
 800523c:	f7ff fe86 	bl	8004f4c <LL_SPI_ReceiveData8>

		uint8_t nBytes = dataLength + 5;						// data register + 5 registers in Rx buffer
 8005240:	78fb      	ldrb	r3, [r7, #3]
 8005242:	3305      	adds	r3, #5
 8005244:	733b      	strb	r3, [r7, #12]
		for(uint8_t i = 0; i < nBytes; i++)
 8005246:	2300      	movs	r3, #0
 8005248:	73bb      	strb	r3, [r7, #14]
 800524a:	e01b      	b.n	8005284 <MCP25625_ReadRxBufferAtSIDH+0xb8>
		{
			LL_SPI_TransmitData8(Device.SPIx, 0);
 800524c:	4b14      	ldr	r3, [pc, #80]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2100      	movs	r1, #0
 8005252:	4618      	mov	r0, r3
 8005254:	f7ff fe88 	bl	8004f68 <LL_SPI_TransmitData8>
			while(!(LL_SPI_IsActiveFlag_RXNE(Device.SPIx)));
 8005258:	bf00      	nop
 800525a:	4b11      	ldr	r3, [pc, #68]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff fe40 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f7      	beq.n	800525a <MCP25625_ReadRxBufferAtSIDH+0x8e>
			RXBx->array[i] = LL_SPI_ReceiveData8(Device.SPIx);
 800526a:	4b0d      	ldr	r3, [pc, #52]	; (80052a0 <MCP25625_ReadRxBufferAtSIDH+0xd4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	7bbc      	ldrb	r4, [r7, #14]
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff fe6b 	bl	8004f4c <LL_SPI_ReceiveData8>
 8005276:	4603      	mov	r3, r0
 8005278:	461a      	mov	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	551a      	strb	r2, [r3, r4]
		for(uint8_t i = 0; i < nBytes; i++)
 800527e:	7bbb      	ldrb	r3, [r7, #14]
 8005280:	3301      	adds	r3, #1
 8005282:	73bb      	strb	r3, [r7, #14]
 8005284:	7bba      	ldrb	r2, [r7, #14]
 8005286:	7b3b      	ldrb	r3, [r7, #12]
 8005288:	429a      	cmp	r2, r3
 800528a:	d3df      	bcc.n	800524c <MCP25625_ReadRxBufferAtSIDH+0x80>
		}

		ClearChipSelect();
 800528c:	f000 f9ba 	bl	8005604 <ClearChipSelect>

		return 0;
 8005290:	2300      	movs	r3, #0
 8005292:	e000      	b.n	8005296 <MCP25625_ReadRxBufferAtSIDH+0xca>
	}

	return 1;
 8005294:	2301      	movs	r3, #1
}
 8005296:	4618      	mov	r0, r3
 8005298:	3714      	adds	r7, #20
 800529a:	46bd      	mov	sp, r7
 800529c:	bd90      	pop	{r4, r7, pc}
 800529e:	bf00      	nop
 80052a0:	20000414 	.word	0x20000414

080052a4 <InitRXBx>:
/*******************************************************************************
* PRIVATE FUNCTIONS
*******************************************************************************/

static void InitRXBx(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
	// Set RXBx to receive any message
	ModifyRegisterBits(RXB0CTRL_REG, 0b01100000, 0b01100000);
 80052a8:	2260      	movs	r2, #96	; 0x60
 80052aa:	2160      	movs	r1, #96	; 0x60
 80052ac:	2060      	movs	r0, #96	; 0x60
 80052ae:	f000 f8dd 	bl	800546c <ModifyRegisterBits>
	ModifyRegisterBits(RXB1CTRL_REG, 0b01100000, 0b01100000);
 80052b2:	2260      	movs	r2, #96	; 0x60
 80052b4:	2160      	movs	r1, #96	; 0x60
 80052b6:	2070      	movs	r0, #112	; 0x70
 80052b8:	f000 f8d8 	bl	800546c <ModifyRegisterBits>
}
 80052bc:	bf00      	nop
 80052be:	bd80      	pop	{r7, pc}

080052c0 <ResetDevice>:

static void ResetDevice(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
	SetChipSelect();
 80052c4:	f000 f990 	bl	80055e8 <SetChipSelect>

//	while(!(LL_SPI_IsActiveFlag_TXE(Device.SPIx)));
	LL_SPI_TransmitData8(Device.SPIx, RESET);
 80052c8:	4b11      	ldr	r3, [pc, #68]	; (8005310 <ResetDevice+0x50>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	21c0      	movs	r1, #192	; 0xc0
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff fe4a 	bl	8004f68 <LL_SPI_TransmitData8>
	// wait for fifo to clear all bytes
	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));
 80052d4:	bf00      	nop
 80052d6:	4b0e      	ldr	r3, [pc, #56]	; (8005310 <ResetDevice+0x50>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4618      	mov	r0, r3
 80052dc:	f7ff fe28 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f7      	bne.n	80052d6 <ResetDevice+0x16>
	// while fifo has data, read to clear the fifo
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))
 80052e6:	e004      	b.n	80052f2 <ResetDevice+0x32>
		LL_SPI_ReceiveData8(Device.SPIx);
 80052e8:	4b09      	ldr	r3, [pc, #36]	; (8005310 <ResetDevice+0x50>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7ff fe2d 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))
 80052f2:	4b07      	ldr	r3, [pc, #28]	; (8005310 <ResetDevice+0x50>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7ff fdf4 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1f2      	bne.n	80052e8 <ResetDevice+0x28>

	ClearChipSelect();
 8005302:	f000 f97f 	bl	8005604 <ClearChipSelect>
	LL_mDelay(1);	// Minimum 2 us required (t_RL)
 8005306:	2001      	movs	r0, #1
 8005308:	f001 feb2 	bl	8007070 <LL_mDelay>
}
 800530c:	bf00      	nop
 800530e:	bd80      	pop	{r7, pc}
 8005310:	20000414 	.word	0x20000414

08005314 <ReadRegisterData>:

static void ReadRegisterData(uint8_t startReg, uint8_t *data, uint8_t nDataBytes)
{
 8005314:	b590      	push	{r4, r7, lr}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	6039      	str	r1, [r7, #0]
 800531e:	71fb      	strb	r3, [r7, #7]
 8005320:	4613      	mov	r3, r2
 8005322:	71bb      	strb	r3, [r7, #6]
	SetChipSelect();
 8005324:	f000 f960 	bl	80055e8 <SetChipSelect>

	// send read command. 3 byte fifo
	LL_SPI_TransmitData8(Device.SPIx, READ);
 8005328:	4b26      	ldr	r3, [pc, #152]	; (80053c4 <ReadRegisterData+0xb0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2103      	movs	r1, #3
 800532e:	4618      	mov	r0, r3
 8005330:	f7ff fe1a 	bl	8004f68 <LL_SPI_TransmitData8>
	// send register address
	LL_SPI_TransmitData8(Device.SPIx, startReg);
 8005334:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <ReadRegisterData+0xb0>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	79fa      	ldrb	r2, [r7, #7]
 800533a:	4611      	mov	r1, r2
 800533c:	4618      	mov	r0, r3
 800533e:	f7ff fe13 	bl	8004f68 <LL_SPI_TransmitData8>
	// block until both bytes are sent
	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));
 8005342:	bf00      	nop
 8005344:	4b1f      	ldr	r3, [pc, #124]	; (80053c4 <ReadRegisterData+0xb0>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fdf1 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1f7      	bne.n	8005344 <ReadRegisterData+0x30>
	// clear rx fifo of responses to command/reg
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))
 8005354:	e004      	b.n	8005360 <ReadRegisterData+0x4c>
		LL_SPI_ReceiveData8(Device.SPIx);
 8005356:	4b1b      	ldr	r3, [pc, #108]	; (80053c4 <ReadRegisterData+0xb0>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fdf6 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))
 8005360:	4b18      	ldr	r3, [pc, #96]	; (80053c4 <ReadRegisterData+0xb0>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff fdbd 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1f2      	bne.n	8005356 <ReadRegisterData+0x42>

	for(uint8_t i = 0; i < nDataBytes; i++)
 8005370:	2300      	movs	r3, #0
 8005372:	73fb      	strb	r3, [r7, #15]
 8005374:	e01b      	b.n	80053ae <ReadRegisterData+0x9a>
	{
		LL_SPI_TransmitData8(Device.SPIx, 0);
 8005376:	4b13      	ldr	r3, [pc, #76]	; (80053c4 <ReadRegisterData+0xb0>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2100      	movs	r1, #0
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff fdf3 	bl	8004f68 <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))); // waiting for rxne blocks sending the next
 8005382:	bf00      	nop
 8005384:	4b0f      	ldr	r3, [pc, #60]	; (80053c4 <ReadRegisterData+0xb0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4618      	mov	r0, r3
 800538a:	f7ff fdab 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d0f7      	beq.n	8005384 <ReadRegisterData+0x70>
		data[i] = LL_SPI_ReceiveData8(Device.SPIx);
 8005394:	4b0b      	ldr	r3, [pc, #44]	; (80053c4 <ReadRegisterData+0xb0>)
 8005396:	6819      	ldr	r1, [r3, #0]
 8005398:	7bfb      	ldrb	r3, [r7, #15]
 800539a:	683a      	ldr	r2, [r7, #0]
 800539c:	18d4      	adds	r4, r2, r3
 800539e:	4608      	mov	r0, r1
 80053a0:	f7ff fdd4 	bl	8004f4c <LL_SPI_ReceiveData8>
 80053a4:	4603      	mov	r3, r0
 80053a6:	7023      	strb	r3, [r4, #0]
	for(uint8_t i = 0; i < nDataBytes; i++)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	3301      	adds	r3, #1
 80053ac:	73fb      	strb	r3, [r7, #15]
 80053ae:	7bfa      	ldrb	r2, [r7, #15]
 80053b0:	79bb      	ldrb	r3, [r7, #6]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d3df      	bcc.n	8005376 <ReadRegisterData+0x62>
	}

	ClearChipSelect();
 80053b6:	f000 f925 	bl	8005604 <ClearChipSelect>
}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd90      	pop	{r4, r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20000414 	.word	0x20000414

080053c8 <WriteRegisterData>:

static void WriteRegisterData(uint8_t startReg, uint8_t *data, uint8_t nDataBytes)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	4603      	mov	r3, r0
 80053d0:	6039      	str	r1, [r7, #0]
 80053d2:	71fb      	strb	r3, [r7, #7]
 80053d4:	4613      	mov	r3, r2
 80053d6:	71bb      	strb	r3, [r7, #6]
	SetChipSelect();
 80053d8:	f000 f906 	bl	80055e8 <SetChipSelect>

	LL_SPI_TransmitData8(Device.SPIx, WRITE);
 80053dc:	4b22      	ldr	r3, [pc, #136]	; (8005468 <WriteRegisterData+0xa0>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2102      	movs	r1, #2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff fdc0 	bl	8004f68 <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device.SPIx, startReg);
 80053e8:	4b1f      	ldr	r3, [pc, #124]	; (8005468 <WriteRegisterData+0xa0>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	79fa      	ldrb	r2, [r7, #7]
 80053ee:	4611      	mov	r1, r2
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff fdb9 	bl	8004f68 <LL_SPI_TransmitData8>

	for(uint8_t i = 0; i < nDataBytes; i++) {
 80053f6:	2300      	movs	r3, #0
 80053f8:	73fb      	strb	r3, [r7, #15]
 80053fa:	e014      	b.n	8005426 <WriteRegisterData+0x5e>
		while(!(LL_SPI_IsActiveFlag_TXE(Device.SPIx))); // don't send unless their is room
 80053fc:	bf00      	nop
 80053fe:	4b1a      	ldr	r3, [pc, #104]	; (8005468 <WriteRegisterData+0xa0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff fd81 	bl	8004f0a <LL_SPI_IsActiveFlag_TXE>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d0f7      	beq.n	80053fe <WriteRegisterData+0x36>
		LL_SPI_TransmitData8(Device.SPIx, data[i]);
 800540e:	4b16      	ldr	r3, [pc, #88]	; (8005468 <WriteRegisterData+0xa0>)
 8005410:	6818      	ldr	r0, [r3, #0]
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	4413      	add	r3, r2
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	4619      	mov	r1, r3
 800541c:	f7ff fda4 	bl	8004f68 <LL_SPI_TransmitData8>
	for(uint8_t i = 0; i < nDataBytes; i++) {
 8005420:	7bfb      	ldrb	r3, [r7, #15]
 8005422:	3301      	adds	r3, #1
 8005424:	73fb      	strb	r3, [r7, #15]
 8005426:	7bfa      	ldrb	r2, [r7, #15]
 8005428:	79bb      	ldrb	r3, [r7, #6]
 800542a:	429a      	cmp	r2, r3
 800542c:	d3e6      	bcc.n	80053fc <WriteRegisterData+0x34>
	}
	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));			// wait for tx to clear the fifo
 800542e:	bf00      	nop
 8005430:	4b0d      	ldr	r3, [pc, #52]	; (8005468 <WriteRegisterData+0xa0>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4618      	mov	r0, r3
 8005436:	f7ff fd7b 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1f7      	bne.n	8005430 <WriteRegisterData+0x68>

	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))		// clear out the rx fifo
 8005440:	e004      	b.n	800544c <WriteRegisterData+0x84>
		LL_SPI_ReceiveData8(Device.SPIx);
 8005442:	4b09      	ldr	r3, [pc, #36]	; (8005468 <WriteRegisterData+0xa0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff fd80 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))		// clear out the rx fifo
 800544c:	4b06      	ldr	r3, [pc, #24]	; (8005468 <WriteRegisterData+0xa0>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4618      	mov	r0, r3
 8005452:	f7ff fd47 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1f2      	bne.n	8005442 <WriteRegisterData+0x7a>

	ClearChipSelect();
 800545c:	f000 f8d2 	bl	8005604 <ClearChipSelect>
}
 8005460:	bf00      	nop
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	20000414 	.word	0x20000414

0800546c <ModifyRegisterBits>:

static void ModifyRegisterBits(uint8_t reg, uint8_t mask, uint8_t data)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	71fb      	strb	r3, [r7, #7]
 8005476:	460b      	mov	r3, r1
 8005478:	71bb      	strb	r3, [r7, #6]
 800547a:	4613      	mov	r3, r2
 800547c:	717b      	strb	r3, [r7, #5]
	SetChipSelect();
 800547e:	f000 f8b3 	bl	80055e8 <SetChipSelect>

	// first 3 bytes will def fit in fifo, so don't wait
	LL_SPI_TransmitData8(Device.SPIx, BIT_MODIFY);
 8005482:	4b20      	ldr	r3, [pc, #128]	; (8005504 <ModifyRegisterBits+0x98>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2105      	movs	r1, #5
 8005488:	4618      	mov	r0, r3
 800548a:	f7ff fd6d 	bl	8004f68 <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device.SPIx, reg);
 800548e:	4b1d      	ldr	r3, [pc, #116]	; (8005504 <ModifyRegisterBits+0x98>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	79fa      	ldrb	r2, [r7, #7]
 8005494:	4611      	mov	r1, r2
 8005496:	4618      	mov	r0, r3
 8005498:	f7ff fd66 	bl	8004f68 <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device.SPIx, mask);
 800549c:	4b19      	ldr	r3, [pc, #100]	; (8005504 <ModifyRegisterBits+0x98>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	79ba      	ldrb	r2, [r7, #6]
 80054a2:	4611      	mov	r1, r2
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7ff fd5f 	bl	8004f68 <LL_SPI_TransmitData8>

	while(!(LL_SPI_IsActiveFlag_TXE(Device.SPIx)));	// check on the 4th for space
 80054aa:	bf00      	nop
 80054ac:	4b15      	ldr	r3, [pc, #84]	; (8005504 <ModifyRegisterBits+0x98>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff fd2a 	bl	8004f0a <LL_SPI_IsActiveFlag_TXE>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f7      	beq.n	80054ac <ModifyRegisterBits+0x40>
	LL_SPI_TransmitData8(Device.SPIx, data);
 80054bc:	4b11      	ldr	r3, [pc, #68]	; (8005504 <ModifyRegisterBits+0x98>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	797a      	ldrb	r2, [r7, #5]
 80054c2:	4611      	mov	r1, r2
 80054c4:	4618      	mov	r0, r3
 80054c6:	f7ff fd4f 	bl	8004f68 <LL_SPI_TransmitData8>

	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));		// block until fifo is cleared
 80054ca:	bf00      	nop
 80054cc:	4b0d      	ldr	r3, [pc, #52]	; (8005504 <ModifyRegisterBits+0x98>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff fd2d 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1f7      	bne.n	80054cc <ModifyRegisterBits+0x60>

	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))	// clear rx fifo
 80054dc:	e004      	b.n	80054e8 <ModifyRegisterBits+0x7c>
		LL_SPI_ReceiveData8(Device.SPIx);
 80054de:	4b09      	ldr	r3, [pc, #36]	; (8005504 <ModifyRegisterBits+0x98>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff fd32 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))	// clear rx fifo
 80054e8:	4b06      	ldr	r3, [pc, #24]	; (8005504 <ModifyRegisterBits+0x98>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff fcf9 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d1f2      	bne.n	80054de <ModifyRegisterBits+0x72>

	ClearChipSelect();
 80054f8:	f000 f884 	bl	8005604 <ClearChipSelect>
}
 80054fc:	bf00      	nop
 80054fe:	3708      	adds	r7, #8
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000414 	.word	0x20000414

08005508 <RequestToSend>:

static void RequestToSend(uint8_t RTS_Tx)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	4603      	mov	r3, r0
 8005510:	71fb      	strb	r3, [r7, #7]
	SetChipSelect();
 8005512:	f000 f869 	bl	80055e8 <SetChipSelect>

	LL_SPI_TransmitData8(Device.SPIx, RTS_Tx);
 8005516:	4b12      	ldr	r3, [pc, #72]	; (8005560 <RequestToSend+0x58>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	79fa      	ldrb	r2, [r7, #7]
 800551c:	4611      	mov	r1, r2
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff fd22 	bl	8004f68 <LL_SPI_TransmitData8>

	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));		// block until fifo is cleared
 8005524:	bf00      	nop
 8005526:	4b0e      	ldr	r3, [pc, #56]	; (8005560 <RequestToSend+0x58>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff fd00 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1f7      	bne.n	8005526 <RequestToSend+0x1e>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))	// clear rx fifo
 8005536:	e004      	b.n	8005542 <RequestToSend+0x3a>
		LL_SPI_ReceiveData8(Device.SPIx);
 8005538:	4b09      	ldr	r3, [pc, #36]	; (8005560 <RequestToSend+0x58>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4618      	mov	r0, r3
 800553e:	f7ff fd05 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(LL_SPI_IsActiveFlag_RXNE(Device.SPIx))	// clear rx fifo
 8005542:	4b07      	ldr	r3, [pc, #28]	; (8005560 <RequestToSend+0x58>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f7ff fccc 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f2      	bne.n	8005538 <RequestToSend+0x30>

	ClearChipSelect();
 8005552:	f000 f857 	bl	8005604 <ClearChipSelect>
}
 8005556:	bf00      	nop
 8005558:	3708      	adds	r7, #8
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	20000414 	.word	0x20000414

08005564 <ReadStatus>:

static uint8_t ReadStatus(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
	SetChipSelect();
 800556a:	f000 f83d 	bl	80055e8 <SetChipSelect>

	LL_SPI_TransmitData8(Device.SPIx, READ_STATUS);
 800556e:	4b1d      	ldr	r3, [pc, #116]	; (80055e4 <ReadStatus+0x80>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	21a0      	movs	r1, #160	; 0xa0
 8005574:	4618      	mov	r0, r3
 8005576:	f7ff fcf7 	bl	8004f68 <LL_SPI_TransmitData8>
	LL_SPI_TransmitData8(Device.SPIx, 0);
 800557a:	4b1a      	ldr	r3, [pc, #104]	; (80055e4 <ReadStatus+0x80>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2100      	movs	r1, #0
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff fcf1 	bl	8004f68 <LL_SPI_TransmitData8>
	while(LL_SPI_GetTxFIFOLevel(Device.SPIx));		// block until fifo is cleared
 8005586:	bf00      	nop
 8005588:	4b16      	ldr	r3, [pc, #88]	; (80055e4 <ReadStatus+0x80>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7ff fccf 	bl	8004f30 <LL_SPI_GetTxFIFOLevel>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1f7      	bne.n	8005588 <ReadStatus+0x24>

	while(!(LL_SPI_IsActiveFlag_RXNE(Device.SPIx)));// wait for rx data
 8005598:	bf00      	nop
 800559a:	4b12      	ldr	r3, [pc, #72]	; (80055e4 <ReadStatus+0x80>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff fca0 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d0f7      	beq.n	800559a <ReadStatus+0x36>
	LL_SPI_ReceiveData8(Device.SPIx);				// clear first byte
 80055aa:	4b0e      	ldr	r3, [pc, #56]	; (80055e4 <ReadStatus+0x80>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff fccc 	bl	8004f4c <LL_SPI_ReceiveData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(Device.SPIx)));// wait for rx data
 80055b4:	bf00      	nop
 80055b6:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <ReadStatus+0x80>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7ff fc92 	bl	8004ee4 <LL_SPI_IsActiveFlag_RXNE>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0f7      	beq.n	80055b6 <ReadStatus+0x52>
	uint8_t status = LL_SPI_ReceiveData8(Device.SPIx);	// this is the response byte
 80055c6:	4b07      	ldr	r3, [pc, #28]	; (80055e4 <ReadStatus+0x80>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff fcbe 	bl	8004f4c <LL_SPI_ReceiveData8>
 80055d0:	4603      	mov	r3, r0
 80055d2:	71fb      	strb	r3, [r7, #7]

	ClearChipSelect();
 80055d4:	f000 f816 	bl	8005604 <ClearChipSelect>

	return status;
 80055d8:	79fb      	ldrb	r3, [r7, #7]
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	20000414 	.word	0x20000414

080055e8 <SetChipSelect>:

static void SetChipSelect(void)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(Device.CS_Port, Device.csPin);
 80055ec:	4b04      	ldr	r3, [pc, #16]	; (8005600 <SetChipSelect+0x18>)
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	4a03      	ldr	r2, [pc, #12]	; (8005600 <SetChipSelect+0x18>)
 80055f2:	8912      	ldrh	r2, [r2, #8]
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff fc66 	bl	8004ec8 <LL_GPIO_ResetOutputPin>
}
 80055fc:	bf00      	nop
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	20000414 	.word	0x20000414

08005604 <ClearChipSelect>:

static void ClearChipSelect(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(Device.CS_Port, Device.csPin);
 8005608:	4b04      	ldr	r3, [pc, #16]	; (800561c <ClearChipSelect+0x18>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4a03      	ldr	r2, [pc, #12]	; (800561c <ClearChipSelect+0x18>)
 800560e:	8912      	ldrh	r2, [r2, #8]
 8005610:	4611      	mov	r1, r2
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff fc4a 	bl	8004eac <LL_GPIO_SetOutputPin>
}
 8005618:	bf00      	nop
 800561a:	bd80      	pop	{r7, pc}
 800561c:	20000414 	.word	0x20000414

08005620 <LL_SPI_IsActiveFlag_RXNE>:
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8005634:	2301      	movs	r3, #1
 8005636:	e000      	b.n	800563a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <LL_SPI_IsActiveFlag_TXE>:
{
 8005646:	b480      	push	{r7}
 8005648:	b083      	sub	sp, #12
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	2b02      	cmp	r3, #2
 8005658:	d101      	bne.n	800565e <LL_SPI_IsActiveFlag_TXE+0x18>
 800565a:	2301      	movs	r3, #1
 800565c:	e000      	b.n	8005660 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800565e:	2300      	movs	r3, #0
}
 8005660:	4618      	mov	r0, r3
 8005662:	370c      	adds	r7, #12
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <LL_SPI_ReceiveData8>:
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	330c      	adds	r3, #12
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	b2db      	uxtb	r3, r3
}
 800567c:	4618      	mov	r0, r3
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <LL_SPI_TransmitData8>:
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	460b      	mov	r3, r1
 8005692:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	330c      	adds	r3, #12
 8005698:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	701a      	strb	r2, [r3, #0]
}
 80056a0:	bf00      	nop
 80056a2:	3714      	adds	r7, #20
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <LL_GPIO_SetOutputPin>:
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	683a      	ldr	r2, [r7, #0]
 80056ba:	619a      	str	r2, [r3, #24]
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <LL_GPIO_ResetOutputPin>:
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <MPU925x_Init>:
/*******************************************************************************
* PUBLIC FUNCTIONS
*******************************************************************************/

uint8_t MPU925x_Init(SPI_TypeDef *spix, GPIO_TypeDef *cs_gpiox, uint16_t cs_pinx)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	4613      	mov	r3, r2
 80056f0:	80fb      	strh	r3, [r7, #6]
	uint8_t whoAmI;

	mpu925x.spiHandle = spix;
 80056f2:	4a0e      	ldr	r2, [pc, #56]	; (800572c <MPU925x_Init+0x48>)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6013      	str	r3, [r2, #0]
	mpu925x.CS_GPIOx = cs_gpiox;
 80056f8:	4a0c      	ldr	r2, [pc, #48]	; (800572c <MPU925x_Init+0x48>)
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	6053      	str	r3, [r2, #4]
	mpu925x.CS_Pin = cs_pinx;
 80056fe:	4a0b      	ldr	r2, [pc, #44]	; (800572c <MPU925x_Init+0x48>)
 8005700:	88fb      	ldrh	r3, [r7, #6]
 8005702:	8113      	strh	r3, [r2, #8]

	MPU925x_ReadRegs(MPU925X_REG_WHO_AM_I, &whoAmI, 1);
 8005704:	f107 0317 	add.w	r3, r7, #23
 8005708:	2201      	movs	r2, #1
 800570a:	4619      	mov	r1, r3
 800570c:	2075      	movs	r0, #117	; 0x75
 800570e:	f000 fa1f 	bl	8005b50 <MPU925x_ReadRegs>

	if((whoAmI != MPU9250_DEVICE_ID) && (whoAmI != MPU9255_DEVICE_ID))
 8005712:	7dfb      	ldrb	r3, [r7, #23]
 8005714:	2b71      	cmp	r3, #113	; 0x71
 8005716:	d004      	beq.n	8005722 <MPU925x_Init+0x3e>
 8005718:	7dfb      	ldrb	r3, [r7, #23]
 800571a:	2b73      	cmp	r3, #115	; 0x73
 800571c:	d001      	beq.n	8005722 <MPU925x_Init+0x3e>
		return 1;
 800571e:	2301      	movs	r3, #1
 8005720:	e000      	b.n	8005724 <MPU925x_Init+0x40>

	return 0;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	20000424 	.word	0x20000424

08005730 <MPU925x_SetAccelSensitivity>:

void MPU925x_SetAccelSensitivity(enum MPU925x_AccelSensitivity_e option)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	4603      	mov	r3, r0
 8005738:	71fb      	strb	r3, [r7, #7]
	uint8_t data;

	switch (option)
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	2b03      	cmp	r3, #3
 800573e:	d86d      	bhi.n	800581c <MPU925x_SetAccelSensitivity+0xec>
 8005740:	a201      	add	r2, pc, #4	; (adr r2, 8005748 <MPU925x_SetAccelSensitivity+0x18>)
 8005742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005746:	bf00      	nop
 8005748:	08005759 	.word	0x08005759
 800574c:	08005785 	.word	0x08005785
 8005750:	080057bb 	.word	0x080057bb
 8005754:	080057f1 	.word	0x080057f1
	{
	case mpu925x_accelSensitivity_2g:
		MPU925x_ReadRegs(MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8005758:	f107 030f 	add.w	r3, r7, #15
 800575c:	2201      	movs	r2, #1
 800575e:	4619      	mov	r1, r3
 8005760:	201c      	movs	r0, #28
 8005762:	f000 f9f5 	bl	8005b50 <MPU925x_ReadRegs>
		data = data & ~0x18;
 8005766:	7bfb      	ldrb	r3, [r7, #15]
 8005768:	f023 0318 	bic.w	r3, r3, #24
 800576c:	b2db      	uxtb	r3, r3
 800576e:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_ACCEL_CONFIG, data);
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	4619      	mov	r1, r3
 8005774:	201c      	movs	r0, #28
 8005776:	f000 f995 	bl	8005aa4 <MPU925x_WriteReg>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_2G;
 800577a:	4b2a      	ldr	r3, [pc, #168]	; (8005824 <MPU925x_SetAccelSensitivity+0xf4>)
 800577c:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8005780:	601a      	str	r2, [r3, #0]
		break;
 8005782:	e04b      	b.n	800581c <MPU925x_SetAccelSensitivity+0xec>

	case mpu925x_accelSensitivity_4g:
		MPU925x_ReadRegs(MPU925X_REG_ACCEL_CONFIG, &data, 1);
 8005784:	f107 030f 	add.w	r3, r7, #15
 8005788:	2201      	movs	r2, #1
 800578a:	4619      	mov	r1, r3
 800578c:	201c      	movs	r0, #28
 800578e:	f000 f9df 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x08;
 8005792:	7bfb      	ldrb	r3, [r7, #15]
 8005794:	b25b      	sxtb	r3, r3
 8005796:	f023 0318 	bic.w	r3, r3, #24
 800579a:	b25b      	sxtb	r3, r3
 800579c:	f043 0308 	orr.w	r3, r3, #8
 80057a0:	b25b      	sxtb	r3, r3
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_ACCEL_CONFIG, data);
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	4619      	mov	r1, r3
 80057aa:	201c      	movs	r0, #28
 80057ac:	f000 f97a 	bl	8005aa4 <MPU925x_WriteReg>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_4G;
 80057b0:	4b1c      	ldr	r3, [pc, #112]	; (8005824 <MPU925x_SetAccelSensitivity+0xf4>)
 80057b2:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80057b6:	601a      	str	r2, [r3, #0]
		break;
 80057b8:	e030      	b.n	800581c <MPU925x_SetAccelSensitivity+0xec>

	case mpu925x_accelSensitivity_8g:
		MPU925x_ReadRegs(MPU925X_REG_ACCEL_CONFIG, &data, 1);
 80057ba:	f107 030f 	add.w	r3, r7, #15
 80057be:	2201      	movs	r2, #1
 80057c0:	4619      	mov	r1, r3
 80057c2:	201c      	movs	r0, #28
 80057c4:	f000 f9c4 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x10;
 80057c8:	7bfb      	ldrb	r3, [r7, #15]
 80057ca:	b25b      	sxtb	r3, r3
 80057cc:	f023 0318 	bic.w	r3, r3, #24
 80057d0:	b25b      	sxtb	r3, r3
 80057d2:	f043 0310 	orr.w	r3, r3, #16
 80057d6:	b25b      	sxtb	r3, r3
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_ACCEL_CONFIG, data);
 80057dc:	7bfb      	ldrb	r3, [r7, #15]
 80057de:	4619      	mov	r1, r3
 80057e0:	201c      	movs	r0, #28
 80057e2:	f000 f95f 	bl	8005aa4 <MPU925x_WriteReg>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_8G;
 80057e6:	4b0f      	ldr	r3, [pc, #60]	; (8005824 <MPU925x_SetAccelSensitivity+0xf4>)
 80057e8:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80057ec:	601a      	str	r2, [r3, #0]
		break;
 80057ee:	e015      	b.n	800581c <MPU925x_SetAccelSensitivity+0xec>

	case mpu925x_accelSensitivity_16g:
		MPU925x_ReadRegs(MPU925X_REG_ACCEL_CONFIG, &data, 1);
 80057f0:	f107 030f 	add.w	r3, r7, #15
 80057f4:	2201      	movs	r2, #1
 80057f6:	4619      	mov	r1, r3
 80057f8:	201c      	movs	r0, #28
 80057fa:	f000 f9a9 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x18;
 80057fe:	7bfb      	ldrb	r3, [r7, #15]
 8005800:	f043 0318 	orr.w	r3, r3, #24
 8005804:	b2db      	uxtb	r3, r3
 8005806:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_ACCEL_CONFIG, data);
 8005808:	7bfb      	ldrb	r3, [r7, #15]
 800580a:	4619      	mov	r1, r3
 800580c:	201c      	movs	r0, #28
 800580e:	f000 f949 	bl	8005aa4 <MPU925x_WriteReg>
		accelSensitivity = MPU925X_ACCEL_SENSITIVITY_16G;
 8005812:	4b04      	ldr	r3, [pc, #16]	; (8005824 <MPU925x_SetAccelSensitivity+0xf4>)
 8005814:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8005818:	601a      	str	r2, [r3, #0]
		break;
 800581a:	bf00      	nop
	}
}
 800581c:	bf00      	nop
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	20000010 	.word	0x20000010

08005828 <MPU925x_SetGyroSensitivity>:

void MPU925x_SetGyroSensitivity(enum MPU925x_GyroSensitivity_e option)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	4603      	mov	r3, r0
 8005830:	71fb      	strb	r3, [r7, #7]
	uint8_t data;

	switch (option)
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	2b03      	cmp	r3, #3
 8005836:	d86d      	bhi.n	8005914 <MPU925x_SetGyroSensitivity+0xec>
 8005838:	a201      	add	r2, pc, #4	; (adr r2, 8005840 <MPU925x_SetGyroSensitivity+0x18>)
 800583a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800583e:	bf00      	nop
 8005840:	08005851 	.word	0x08005851
 8005844:	0800587d 	.word	0x0800587d
 8005848:	080058b3 	.word	0x080058b3
 800584c:	080058e9 	.word	0x080058e9
	{
	case mpu925x_gyroSensitivity_250dps:
		MPU925x_ReadRegs(MPU925X_REG_GYRO_CONFIG, &data, 1);
 8005850:	f107 030f 	add.w	r3, r7, #15
 8005854:	2201      	movs	r2, #1
 8005856:	4619      	mov	r1, r3
 8005858:	201b      	movs	r0, #27
 800585a:	f000 f979 	bl	8005b50 <MPU925x_ReadRegs>
		data = data & ~0x18;
 800585e:	7bfb      	ldrb	r3, [r7, #15]
 8005860:	f023 0318 	bic.w	r3, r3, #24
 8005864:	b2db      	uxtb	r3, r3
 8005866:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_GYRO_CONFIG, data);
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	4619      	mov	r1, r3
 800586c:	201b      	movs	r0, #27
 800586e:	f000 f919 	bl	8005aa4 <MPU925x_WriteReg>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_250DPS;
 8005872:	4b2a      	ldr	r3, [pc, #168]	; (800591c <MPU925x_SetGyroSensitivity+0xf4>)
 8005874:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8005878:	601a      	str	r2, [r3, #0]
		break;
 800587a:	e04b      	b.n	8005914 <MPU925x_SetGyroSensitivity+0xec>

	case mpu925x_gyroSensitivity_500dps:
		MPU925x_ReadRegs(MPU925X_REG_GYRO_CONFIG, &data, 1);
 800587c:	f107 030f 	add.w	r3, r7, #15
 8005880:	2201      	movs	r2, #1
 8005882:	4619      	mov	r1, r3
 8005884:	201b      	movs	r0, #27
 8005886:	f000 f963 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x08;
 800588a:	7bfb      	ldrb	r3, [r7, #15]
 800588c:	b25b      	sxtb	r3, r3
 800588e:	f023 0318 	bic.w	r3, r3, #24
 8005892:	b25b      	sxtb	r3, r3
 8005894:	f043 0308 	orr.w	r3, r3, #8
 8005898:	b25b      	sxtb	r3, r3
 800589a:	b2db      	uxtb	r3, r3
 800589c:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_GYRO_CONFIG, data);
 800589e:	7bfb      	ldrb	r3, [r7, #15]
 80058a0:	4619      	mov	r1, r3
 80058a2:	201b      	movs	r0, #27
 80058a4:	f000 f8fe 	bl	8005aa4 <MPU925x_WriteReg>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_500DPS;
 80058a8:	4b1c      	ldr	r3, [pc, #112]	; (800591c <MPU925x_SetGyroSensitivity+0xf4>)
 80058aa:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80058ae:	601a      	str	r2, [r3, #0]
		break;
 80058b0:	e030      	b.n	8005914 <MPU925x_SetGyroSensitivity+0xec>

	case mpu925x_gyroSensitivity_1000dps:
		MPU925x_ReadRegs(MPU925X_REG_GYRO_CONFIG, &data, 1);
 80058b2:	f107 030f 	add.w	r3, r7, #15
 80058b6:	2201      	movs	r2, #1
 80058b8:	4619      	mov	r1, r3
 80058ba:	201b      	movs	r0, #27
 80058bc:	f000 f948 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x10;
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
 80058c2:	b25b      	sxtb	r3, r3
 80058c4:	f023 0318 	bic.w	r3, r3, #24
 80058c8:	b25b      	sxtb	r3, r3
 80058ca:	f043 0310 	orr.w	r3, r3, #16
 80058ce:	b25b      	sxtb	r3, r3
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_GYRO_CONFIG, data);
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	4619      	mov	r1, r3
 80058d8:	201b      	movs	r0, #27
 80058da:	f000 f8e3 	bl	8005aa4 <MPU925x_WriteReg>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_1000DPS;
 80058de:	4b0f      	ldr	r3, [pc, #60]	; (800591c <MPU925x_SetGyroSensitivity+0xf4>)
 80058e0:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80058e4:	601a      	str	r2, [r3, #0]
		break;
 80058e6:	e015      	b.n	8005914 <MPU925x_SetGyroSensitivity+0xec>

	case mpu925x_gyroSensitivity_2000dps:
		MPU925x_ReadRegs(MPU925X_REG_GYRO_CONFIG, &data, 1);
 80058e8:	f107 030f 	add.w	r3, r7, #15
 80058ec:	2201      	movs	r2, #1
 80058ee:	4619      	mov	r1, r3
 80058f0:	201b      	movs	r0, #27
 80058f2:	f000 f92d 	bl	8005b50 <MPU925x_ReadRegs>
		data = (data & ~0x18) | 0x18;
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	f043 0318 	orr.w	r3, r3, #24
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	73fb      	strb	r3, [r7, #15]
		MPU925x_WriteReg(MPU925X_REG_GYRO_CONFIG, data);
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	4619      	mov	r1, r3
 8005904:	201b      	movs	r0, #27
 8005906:	f000 f8cd 	bl	8005aa4 <MPU925x_WriteReg>
		gyroSensitivity = MPU925X_GYRO_SENSITIVITY_2000DPS;
 800590a:	4b04      	ldr	r3, [pc, #16]	; (800591c <MPU925x_SetGyroSensitivity+0xf4>)
 800590c:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8005910:	601a      	str	r2, [r3, #0]
		break;
 8005912:	bf00      	nop
	}
}
 8005914:	bf00      	nop
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	20000014 	.word	0x20000014

08005920 <MPU925x_ReadIMU>:
{
	MPU925x_WriteReg(MPU925X_REG_SMPLRT_DIV, divider);
}

struct MPU925x_IMUData_s MPU925x_ReadIMU(void)
{
 8005920:	b5b0      	push	{r4, r5, r7, lr}
 8005922:	b096      	sub	sp, #88	; 0x58
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
	struct MPU925x_IMUData_s IMUData;
	uint8_t data[14];

	MPU925x_ReadRegs(MPU925X_REG_ACCEL_XOUT_H, data, 14);
 8005928:	f107 0308 	add.w	r3, r7, #8
 800592c:	220e      	movs	r2, #14
 800592e:	4619      	mov	r1, r3
 8005930:	203b      	movs	r0, #59	; 0x3b
 8005932:	f000 f90d 	bl	8005b50 <MPU925x_ReadRegs>

	int16_t ax = ((int16_t) data[0] << 8) | data[1];
 8005936:	7a3b      	ldrb	r3, [r7, #8]
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	b21a      	sxth	r2, r3
 800593c:	7a7b      	ldrb	r3, [r7, #9]
 800593e:	b21b      	sxth	r3, r3
 8005940:	4313      	orrs	r3, r2
 8005942:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	int16_t ay = ((int16_t) data[2] << 8) | data[3];
 8005946:	7abb      	ldrb	r3, [r7, #10]
 8005948:	021b      	lsls	r3, r3, #8
 800594a:	b21a      	sxth	r2, r3
 800594c:	7afb      	ldrb	r3, [r7, #11]
 800594e:	b21b      	sxth	r3, r3
 8005950:	4313      	orrs	r3, r2
 8005952:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	int16_t az = ((int16_t) data[4] << 8) | data[5];
 8005956:	7b3b      	ldrb	r3, [r7, #12]
 8005958:	021b      	lsls	r3, r3, #8
 800595a:	b21a      	sxth	r2, r3
 800595c:	7b7b      	ldrb	r3, [r7, #13]
 800595e:	b21b      	sxth	r3, r3
 8005960:	4313      	orrs	r3, r2
 8005962:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int16_t gx = ((int16_t) data[8] << 8) | data[9];
 8005966:	7c3b      	ldrb	r3, [r7, #16]
 8005968:	021b      	lsls	r3, r3, #8
 800596a:	b21a      	sxth	r2, r3
 800596c:	7c7b      	ldrb	r3, [r7, #17]
 800596e:	b21b      	sxth	r3, r3
 8005970:	4313      	orrs	r3, r2
 8005972:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	int16_t gy = ((int16_t) data[10] << 8) | data[11];
 8005976:	7cbb      	ldrb	r3, [r7, #18]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	b21a      	sxth	r2, r3
 800597c:	7cfb      	ldrb	r3, [r7, #19]
 800597e:	b21b      	sxth	r3, r3
 8005980:	4313      	orrs	r3, r2
 8005982:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t gz = ((int16_t) data[12] << 8) | data[13];
 8005986:	7d3b      	ldrb	r3, [r7, #20]
 8005988:	021b      	lsls	r3, r3, #8
 800598a:	b21a      	sxth	r2, r3
 800598c:	7d7b      	ldrb	r3, [r7, #21]
 800598e:	b21b      	sxth	r3, r3
 8005990:	4313      	orrs	r3, r2
 8005992:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	IMUData.ax = ax / accelSensitivity;
 8005996:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800599a:	ee07 3a90 	vmov	s15, r3
 800599e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059a2:	4b3e      	ldr	r3, [pc, #248]	; (8005a9c <MPU925x_ReadIMU+0x17c>)
 80059a4:	edd3 7a00 	vldr	s15, [r3]
 80059a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80059ac:	ee16 0a90 	vmov	r0, s13
 80059b0:	f7fa fd6e 	bl	8000490 <__aeabi_f2d>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	IMUData.ay = ay / accelSensitivity;
 80059bc:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 80059c0:	ee07 3a90 	vmov	s15, r3
 80059c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059c8:	4b34      	ldr	r3, [pc, #208]	; (8005a9c <MPU925x_ReadIMU+0x17c>)
 80059ca:	edd3 7a00 	vldr	s15, [r3]
 80059ce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80059d2:	ee16 0a90 	vmov	r0, s13
 80059d6:	f7fa fd5b 	bl	8000490 <__aeabi_f2d>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	e9c7 2308 	strd	r2, r3, [r7, #32]
	IMUData.az = az / accelSensitivity;
 80059e2:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80059e6:	ee07 3a90 	vmov	s15, r3
 80059ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059ee:	4b2b      	ldr	r3, [pc, #172]	; (8005a9c <MPU925x_ReadIMU+0x17c>)
 80059f0:	edd3 7a00 	vldr	s15, [r3]
 80059f4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80059f8:	ee16 0a90 	vmov	r0, s13
 80059fc:	f7fa fd48 	bl	8000490 <__aeabi_f2d>
 8005a00:	4602      	mov	r2, r0
 8005a02:	460b      	mov	r3, r1
 8005a04:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	IMUData.gx = gx / gyroSensitivity;
 8005a08:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 8005a0c:	ee07 3a90 	vmov	s15, r3
 8005a10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a14:	4b22      	ldr	r3, [pc, #136]	; (8005aa0 <MPU925x_ReadIMU+0x180>)
 8005a16:	edd3 7a00 	vldr	s15, [r3]
 8005a1a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005a1e:	ee16 0a90 	vmov	r0, s13
 8005a22:	f7fa fd35 	bl	8000490 <__aeabi_f2d>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	IMUData.gy = gy / gyroSensitivity;
 8005a2e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8005a32:	ee07 3a90 	vmov	s15, r3
 8005a36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a3a:	4b19      	ldr	r3, [pc, #100]	; (8005aa0 <MPU925x_ReadIMU+0x180>)
 8005a3c:	edd3 7a00 	vldr	s15, [r3]
 8005a40:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005a44:	ee16 0a90 	vmov	r0, s13
 8005a48:	f7fa fd22 	bl	8000490 <__aeabi_f2d>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	IMUData.gz = gz / gyroSensitivity;
 8005a54:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005a58:	ee07 3a90 	vmov	s15, r3
 8005a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005a60:	4b0f      	ldr	r3, [pc, #60]	; (8005aa0 <MPU925x_ReadIMU+0x180>)
 8005a62:	edd3 7a00 	vldr	s15, [r3]
 8005a66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005a6a:	ee16 0a90 	vmov	r0, s13
 8005a6e:	f7fa fd0f 	bl	8000490 <__aeabi_f2d>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

	return IMUData;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	461d      	mov	r5, r3
 8005a7e:	f107 0418 	add.w	r4, r7, #24
 8005a82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a8a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005a8e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	3758      	adds	r7, #88	; 0x58
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bdb0      	pop	{r4, r5, r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	20000010 	.word	0x20000010
 8005aa0:	20000014 	.word	0x20000014

08005aa4 <MPU925x_WriteReg>:

void MPU925x_WriteReg(uint8_t adress, uint8_t data)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	4603      	mov	r3, r0
 8005aac:	460a      	mov	r2, r1
 8005aae:	71fb      	strb	r3, [r7, #7]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	71bb      	strb	r3, [r7, #6]
	LL_GPIO_ResetOutputPin(mpu925x.CS_GPIOx, mpu925x.CS_Pin);
 8005ab4:	4b25      	ldr	r3, [pc, #148]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	4a24      	ldr	r2, [pc, #144]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005aba:	8912      	ldrh	r2, [r2, #8]
 8005abc:	4611      	mov	r1, r2
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff fe02 	bl	80056c8 <LL_GPIO_ResetOutputPin>

	while (!(mpu925x.spiHandle->SR & SPI_SR_TXE));
 8005ac4:	bf00      	nop
 8005ac6:	4b21      	ldr	r3, [pc, #132]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d0f8      	beq.n	8005ac6 <MPU925x_WriteReg+0x22>
	LL_SPI_TransmitData8(mpu925x.spiHandle, adress);
 8005ad4:	4b1d      	ldr	r3, [pc, #116]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	79fa      	ldrb	r2, [r7, #7]
 8005ada:	4611      	mov	r1, r2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff fdd3 	bl	8005688 <LL_SPI_TransmitData8>
	while (!(mpu925x.spiHandle->SR & SPI_SR_RXNE));
 8005ae2:	bf00      	nop
 8005ae4:	4b19      	ldr	r3, [pc, #100]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0f8      	beq.n	8005ae4 <MPU925x_WriteReg+0x40>
	LL_SPI_ReceiveData8(mpu925x.spiHandle);						// Read out bogus data
 8005af2:	4b16      	ldr	r3, [pc, #88]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7ff fdb8 	bl	800566c <LL_SPI_ReceiveData8>

	while (!(mpu925x.spiHandle->SR & SPI_SR_TXE));
 8005afc:	bf00      	nop
 8005afe:	4b13      	ldr	r3, [pc, #76]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0f8      	beq.n	8005afe <MPU925x_WriteReg+0x5a>
	LL_SPI_TransmitData8(mpu925x.spiHandle, data);
 8005b0c:	4b0f      	ldr	r3, [pc, #60]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	79ba      	ldrb	r2, [r7, #6]
 8005b12:	4611      	mov	r1, r2
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fdb7 	bl	8005688 <LL_SPI_TransmitData8>
	while (!(mpu925x.spiHandle->SR & SPI_SR_RXNE));
 8005b1a:	bf00      	nop
 8005b1c:	4b0b      	ldr	r3, [pc, #44]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0f8      	beq.n	8005b1c <MPU925x_WriteReg+0x78>
	LL_SPI_ReceiveData8(mpu925x.spiHandle);						// Read out bogus data
 8005b2a:	4b08      	ldr	r3, [pc, #32]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7ff fd9c 	bl	800566c <LL_SPI_ReceiveData8>

	LL_GPIO_SetOutputPin(mpu925x.CS_GPIOx, mpu925x.CS_Pin);
 8005b34:	4b05      	ldr	r3, [pc, #20]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	4a04      	ldr	r2, [pc, #16]	; (8005b4c <MPU925x_WriteReg+0xa8>)
 8005b3a:	8912      	ldrh	r2, [r2, #8]
 8005b3c:	4611      	mov	r1, r2
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7ff fdb4 	bl	80056ac <LL_GPIO_SetOutputPin>
}
 8005b44:	bf00      	nop
 8005b46:	3708      	adds	r7, #8
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	20000424 	.word	0x20000424

08005b50 <MPU925x_ReadRegs>:

void MPU925x_ReadRegs(uint8_t address, uint8_t *data, uint8_t bytes)
{
 8005b50:	b590      	push	{r4, r7, lr}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	4603      	mov	r3, r0
 8005b58:	6039      	str	r1, [r7, #0]
 8005b5a:	71fb      	strb	r3, [r7, #7]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	71bb      	strb	r3, [r7, #6]
	LL_GPIO_ResetOutputPin(mpu925x.CS_GPIOx, mpu925x.CS_Pin);
 8005b60:	4b30      	ldr	r3, [pc, #192]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	4a2f      	ldr	r2, [pc, #188]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005b66:	8912      	ldrh	r2, [r2, #8]
 8005b68:	4611      	mov	r1, r2
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7ff fdac 	bl	80056c8 <LL_GPIO_ResetOutputPin>

	while(!(LL_SPI_IsActiveFlag_TXE(mpu925x.spiHandle)));
 8005b70:	bf00      	nop
 8005b72:	4b2c      	ldr	r3, [pc, #176]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7ff fd65 	bl	8005646 <LL_SPI_IsActiveFlag_TXE>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d0f7      	beq.n	8005b72 <MPU925x_ReadRegs+0x22>
	LL_SPI_TransmitData8(mpu925x.spiHandle, (address | 0x80));
 8005b82:	4b28      	ldr	r3, [pc, #160]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	79fb      	ldrb	r3, [r7, #7]
 8005b88:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4610      	mov	r0, r2
 8005b92:	f7ff fd79 	bl	8005688 <LL_SPI_TransmitData8>
	while(!(LL_SPI_IsActiveFlag_RXNE(mpu925x.spiHandle)));
 8005b96:	bf00      	nop
 8005b98:	4b22      	ldr	r3, [pc, #136]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff fd3f 	bl	8005620 <LL_SPI_IsActiveFlag_RXNE>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0f7      	beq.n	8005b98 <MPU925x_ReadRegs+0x48>
	LL_SPI_ReceiveData8(mpu925x.spiHandle);							// Read out bogus data
 8005ba8:	4b1e      	ldr	r3, [pc, #120]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7ff fd5d 	bl	800566c <LL_SPI_ReceiveData8>

	for(uint8_t i = 0; i < bytes; i++)
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	73fb      	strb	r3, [r7, #15]
 8005bb6:	e024      	b.n	8005c02 <MPU925x_ReadRegs+0xb2>
	{
		while(!(LL_SPI_IsActiveFlag_TXE(mpu925x.spiHandle)));
 8005bb8:	bf00      	nop
 8005bba:	4b1a      	ldr	r3, [pc, #104]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff fd41 	bl	8005646 <LL_SPI_IsActiveFlag_TXE>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0f7      	beq.n	8005bba <MPU925x_ReadRegs+0x6a>
		LL_SPI_TransmitData8(mpu925x.spiHandle, 0x00);				// Send out 8 bits to read 8 more bits
 8005bca:	4b16      	ldr	r3, [pc, #88]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2100      	movs	r1, #0
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff fd59 	bl	8005688 <LL_SPI_TransmitData8>
		while(!(LL_SPI_IsActiveFlag_RXNE(mpu925x.spiHandle)));
 8005bd6:	bf00      	nop
 8005bd8:	4b12      	ldr	r3, [pc, #72]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff fd1f 	bl	8005620 <LL_SPI_IsActiveFlag_RXNE>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0f7      	beq.n	8005bd8 <MPU925x_ReadRegs+0x88>
		data[i] = LL_SPI_ReceiveData8(mpu925x.spiHandle);
 8005be8:	4b0e      	ldr	r3, [pc, #56]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005bea:	6819      	ldr	r1, [r3, #0]
 8005bec:	7bfb      	ldrb	r3, [r7, #15]
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	18d4      	adds	r4, r2, r3
 8005bf2:	4608      	mov	r0, r1
 8005bf4:	f7ff fd3a 	bl	800566c <LL_SPI_ReceiveData8>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	7023      	strb	r3, [r4, #0]
	for(uint8_t i = 0; i < bytes; i++)
 8005bfc:	7bfb      	ldrb	r3, [r7, #15]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	73fb      	strb	r3, [r7, #15]
 8005c02:	7bfa      	ldrb	r2, [r7, #15]
 8005c04:	79bb      	ldrb	r3, [r7, #6]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d3d6      	bcc.n	8005bb8 <MPU925x_ReadRegs+0x68>
	}

	LL_GPIO_SetOutputPin(mpu925x.CS_GPIOx, mpu925x.CS_Pin);
 8005c0a:	4b06      	ldr	r3, [pc, #24]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	4a05      	ldr	r2, [pc, #20]	; (8005c24 <MPU925x_ReadRegs+0xd4>)
 8005c10:	8912      	ldrh	r2, [r2, #8]
 8005c12:	4611      	mov	r1, r2
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7ff fd49 	bl	80056ac <LL_GPIO_SetOutputPin>
}
 8005c1a:	bf00      	nop
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd90      	pop	{r4, r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000424 	.word	0x20000424

08005c28 <LL_ADC_REG_SetSequencerLength>:
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	f023 020f 	bic.w	r2, r3, #15
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	431a      	orrs	r2, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <LL_ADC_IsEnabled>:
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b083      	sub	sp, #12
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <LL_ADC_IsEnabled+0x18>
 8005c62:	2301      	movs	r3, #1
 8005c64:	e000      	b.n	8005c68 <LL_ADC_IsEnabled+0x1a>
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8005c74:	b590      	push	{r4, r7, lr}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8005c82:	481c      	ldr	r0, [pc, #112]	; (8005cf4 <LL_ADC_CommonInit+0x80>)
 8005c84:	f7ff ffe3 	bl	8005c4e <LL_ADC_IsEnabled>
 8005c88:	4604      	mov	r4, r0
 8005c8a:	481b      	ldr	r0, [pc, #108]	; (8005cf8 <LL_ADC_CommonInit+0x84>)
 8005c8c:	f7ff ffdf 	bl	8005c4e <LL_ADC_IsEnabled>
 8005c90:	4603      	mov	r3, r0
 8005c92:	431c      	orrs	r4, r3
 8005c94:	4819      	ldr	r0, [pc, #100]	; (8005cfc <LL_ADC_CommonInit+0x88>)
 8005c96:	f7ff ffda 	bl	8005c4e <LL_ADC_IsEnabled>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	4323      	orrs	r3, r4
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d120      	bne.n	8005ce4 <LL_ADC_CommonInit+0x70>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d012      	beq.n	8005cd0 <LL_ADC_CommonInit+0x5c>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	4b14      	ldr	r3, [pc, #80]	; (8005d00 <LL_ADC_CommonInit+0x8c>)
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	6811      	ldr	r1, [r2, #0]
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	6852      	ldr	r2, [r2, #4]
 8005cba:	4311      	orrs	r1, r2
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	6892      	ldr	r2, [r2, #8]
 8005cc0:	4311      	orrs	r1, r2
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	68d2      	ldr	r2, [r2, #12]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	431a      	orrs	r2, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	609a      	str	r2, [r3, #8]
 8005cce:	e00b      	b.n	8005ce8 <LL_ADC_CommonInit+0x74>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	4b0a      	ldr	r3, [pc, #40]	; (8005d00 <LL_ADC_CommonInit+0x8c>)
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	6812      	ldr	r2, [r2, #0]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	609a      	str	r2, [r3, #8]
 8005ce2:	e001      	b.n	8005ce8 <LL_ADC_CommonInit+0x74>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd90      	pop	{r4, r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	50040000 	.word	0x50040000
 8005cf8:	50040100 	.word	0x50040100
 8005cfc:	50040200 	.word	0x50040200
 8005d00:	ffc030e0 	.word	0xffc030e0

08005d04 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7ff ff9b 	bl	8005c4e <LL_ADC_IsEnabled>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d111      	bne.n	8005d42 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d26:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	6811      	ldr	r1, [r2, #0]
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	6852      	ldr	r2, [r2, #4]
 8005d32:	4311      	orrs	r1, r2
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	6892      	ldr	r2, [r2, #8]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	60da      	str	r2, [r3, #12]
 8005d40:	e001      	b.n	8005d46 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7ff ff75 	bl	8005c4e <LL_ADC_IsEnabled>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d132      	bne.n	8005dd0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d015      	beq.n	8005d9e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	4b1a      	ldr	r3, [pc, #104]	; (8005de0 <LL_ADC_REG_Init+0x90>)
 8005d78:	4013      	ands	r3, r2
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	6811      	ldr	r1, [r2, #0]
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	6892      	ldr	r2, [r2, #8]
 8005d82:	4311      	orrs	r1, r2
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	68d2      	ldr	r2, [r2, #12]
 8005d88:	4311      	orrs	r1, r2
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	6912      	ldr	r2, [r2, #16]
 8005d8e:	4311      	orrs	r1, r2
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	6952      	ldr	r2, [r2, #20]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	60da      	str	r2, [r3, #12]
 8005d9c:	e011      	b.n	8005dc2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	4b0f      	ldr	r3, [pc, #60]	; (8005de0 <LL_ADC_REG_Init+0x90>)
 8005da4:	4013      	ands	r3, r2
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	6811      	ldr	r1, [r2, #0]
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	68d2      	ldr	r2, [r2, #12]
 8005dae:	4311      	orrs	r1, r2
 8005db0:	683a      	ldr	r2, [r7, #0]
 8005db2:	6912      	ldr	r2, [r2, #16]
 8005db4:	4311      	orrs	r1, r2
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	6952      	ldr	r2, [r2, #20]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f7ff ff2d 	bl	8005c28 <LL_ADC_REG_SetSequencerLength>
 8005dce:	e001      	b.n	8005dd4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	fff0c03c 	.word	0xfff0c03c

08005de4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8005dec:	4b05      	ldr	r3, [pc, #20]	; (8005e04 <LL_EXTI_EnableIT_0_31+0x20>)
 8005dee:	681a      	ldr	r2, [r3, #0]
 8005df0:	4904      	ldr	r1, [pc, #16]	; (8005e04 <LL_EXTI_EnableIT_0_31+0x20>)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	600b      	str	r3, [r1, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	40010400 	.word	0x40010400

08005e08 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8005e10:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <LL_EXTI_EnableIT_32_63+0x20>)
 8005e12:	6a1a      	ldr	r2, [r3, #32]
 8005e14:	4904      	ldr	r1, [pc, #16]	; (8005e28 <LL_EXTI_EnableIT_32_63+0x20>)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	620b      	str	r3, [r1, #32]
}
 8005e1c:	bf00      	nop
 8005e1e:	370c      	adds	r7, #12
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	40010400 	.word	0x40010400

08005e2c <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8005e34:	4b06      	ldr	r3, [pc, #24]	; (8005e50 <LL_EXTI_DisableIT_0_31+0x24>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	43db      	mvns	r3, r3
 8005e3c:	4904      	ldr	r1, [pc, #16]	; (8005e50 <LL_EXTI_DisableIT_0_31+0x24>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	600b      	str	r3, [r1, #0]
}
 8005e42:	bf00      	nop
 8005e44:	370c      	adds	r7, #12
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40010400 	.word	0x40010400

08005e54 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8005e5c:	4b06      	ldr	r3, [pc, #24]	; (8005e78 <LL_EXTI_DisableIT_32_63+0x24>)
 8005e5e:	6a1a      	ldr	r2, [r3, #32]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	43db      	mvns	r3, r3
 8005e64:	4904      	ldr	r1, [pc, #16]	; (8005e78 <LL_EXTI_DisableIT_32_63+0x24>)
 8005e66:	4013      	ands	r3, r2
 8005e68:	620b      	str	r3, [r1, #32]
}
 8005e6a:	bf00      	nop
 8005e6c:	370c      	adds	r7, #12
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	40010400 	.word	0x40010400

08005e7c <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005e84:	4b05      	ldr	r3, [pc, #20]	; (8005e9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	4904      	ldr	r1, [pc, #16]	; (8005e9c <LL_EXTI_EnableEvent_0_31+0x20>)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	604b      	str	r3, [r1, #4]

}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	40010400 	.word	0x40010400

08005ea0 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8005ea8:	4b05      	ldr	r3, [pc, #20]	; (8005ec0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8005eaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eac:	4904      	ldr	r1, [pc, #16]	; (8005ec0 <LL_EXTI_EnableEvent_32_63+0x20>)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	40010400 	.word	0x40010400

08005ec4 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005ecc:	4b06      	ldr	r3, [pc, #24]	; (8005ee8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	43db      	mvns	r3, r3
 8005ed4:	4904      	ldr	r1, [pc, #16]	; (8005ee8 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	604b      	str	r3, [r1, #4]
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40010400 	.word	0x40010400

08005eec <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8005ef4:	4b06      	ldr	r3, [pc, #24]	; (8005f10 <LL_EXTI_DisableEvent_32_63+0x24>)
 8005ef6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	43db      	mvns	r3, r3
 8005efc:	4904      	ldr	r1, [pc, #16]	; (8005f10 <LL_EXTI_DisableEvent_32_63+0x24>)
 8005efe:	4013      	ands	r3, r2
 8005f00:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005f02:	bf00      	nop
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	40010400 	.word	0x40010400

08005f14 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8005f1c:	4b05      	ldr	r3, [pc, #20]	; (8005f34 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005f1e:	689a      	ldr	r2, [r3, #8]
 8005f20:	4904      	ldr	r1, [pc, #16]	; (8005f34 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	608b      	str	r3, [r1, #8]

}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	40010400 	.word	0x40010400

08005f38 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8005f40:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8005f42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f44:	4904      	ldr	r1, [pc, #16]	; (8005f58 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	628b      	str	r3, [r1, #40]	; 0x28
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	40010400 	.word	0x40010400

08005f5c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005f64:	4b06      	ldr	r3, [pc, #24]	; (8005f80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	4904      	ldr	r1, [pc, #16]	; (8005f80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	608b      	str	r3, [r1, #8]

}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40010400 	.word	0x40010400

08005f84 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8005f8c:	4b06      	ldr	r3, [pc, #24]	; (8005fa8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8005f8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	43db      	mvns	r3, r3
 8005f94:	4904      	ldr	r1, [pc, #16]	; (8005fa8 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8005f96:	4013      	ands	r3, r2
 8005f98:	628b      	str	r3, [r1, #40]	; 0x28
}
 8005f9a:	bf00      	nop
 8005f9c:	370c      	adds	r7, #12
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	40010400 	.word	0x40010400

08005fac <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005fb4:	4b05      	ldr	r3, [pc, #20]	; (8005fcc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8005fb6:	68da      	ldr	r2, [r3, #12]
 8005fb8:	4904      	ldr	r1, [pc, #16]	; (8005fcc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60cb      	str	r3, [r1, #12]
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr
 8005fcc:	40010400 	.word	0x40010400

08005fd0 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8005fd8:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8005fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fdc:	4904      	ldr	r1, [pc, #16]	; (8005ff0 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	40010400 	.word	0x40010400

08005ff4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005ffc:	4b06      	ldr	r3, [pc, #24]	; (8006018 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	43db      	mvns	r3, r3
 8006004:	4904      	ldr	r1, [pc, #16]	; (8006018 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006006:	4013      	ands	r3, r2
 8006008:	60cb      	str	r3, [r1, #12]
}
 800600a:	bf00      	nop
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	40010400 	.word	0x40010400

0800601c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8006024:	4b06      	ldr	r3, [pc, #24]	; (8006040 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	43db      	mvns	r3, r3
 800602c:	4904      	ldr	r1, [pc, #16]	; (8006040 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800602e:	4013      	ands	r3, r2
 8006030:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8006032:	bf00      	nop
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	40010400 	.word	0x40010400

08006044 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	7a1b      	ldrb	r3, [r3, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 80d1 	beq.w	80061fc <LL_EXTI_Init+0x1b8>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d063      	beq.n	800612a <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	7a5b      	ldrb	r3, [r3, #9]
 8006066:	2b02      	cmp	r3, #2
 8006068:	d01c      	beq.n	80060a4 <LL_EXTI_Init+0x60>
 800606a:	2b02      	cmp	r3, #2
 800606c:	dc25      	bgt.n	80060ba <LL_EXTI_Init+0x76>
 800606e:	2b00      	cmp	r3, #0
 8006070:	d002      	beq.n	8006078 <LL_EXTI_Init+0x34>
 8006072:	2b01      	cmp	r3, #1
 8006074:	d00b      	beq.n	800608e <LL_EXTI_Init+0x4a>
 8006076:	e020      	b.n	80060ba <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4618      	mov	r0, r3
 800607e:	f7ff ff21 	bl	8005ec4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4618      	mov	r0, r3
 8006088:	f7ff feac 	bl	8005de4 <LL_EXTI_EnableIT_0_31>
          break;
 800608c:	e018      	b.n	80060c0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f7ff feca 	bl	8005e2c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4618      	mov	r0, r3
 800609e:	f7ff feed 	bl	8005e7c <LL_EXTI_EnableEvent_0_31>
          break;
 80060a2:	e00d      	b.n	80060c0 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff fe9b 	bl	8005de4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff fee2 	bl	8005e7c <LL_EXTI_EnableEvent_0_31>
          break;
 80060b8:	e002      	b.n	80060c0 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 80060ba:	2301      	movs	r3, #1
 80060bc:	60fb      	str	r3, [r7, #12]
          break;
 80060be:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	7a9b      	ldrb	r3, [r3, #10]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d030      	beq.n	800612a <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	7a9b      	ldrb	r3, [r3, #10]
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d01c      	beq.n	800610a <LL_EXTI_Init+0xc6>
 80060d0:	2b03      	cmp	r3, #3
 80060d2:	dc25      	bgt.n	8006120 <LL_EXTI_Init+0xdc>
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d002      	beq.n	80060de <LL_EXTI_Init+0x9a>
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d00b      	beq.n	80060f4 <LL_EXTI_Init+0xb0>
 80060dc:	e020      	b.n	8006120 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7ff ff86 	bl	8005ff4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7ff ff11 	bl	8005f14 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80060f2:	e01b      	b.n	800612c <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7ff ff2f 	bl	8005f5c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff ff52 	bl	8005fac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8006108:	e010      	b.n	800612c <LL_EXTI_Init+0xe8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4618      	mov	r0, r3
 8006110:	f7ff ff00 	bl	8005f14 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4618      	mov	r0, r3
 800611a:	f7ff ff47 	bl	8005fac <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800611e:	e005      	b.n	800612c <LL_EXTI_Init+0xe8>
          default:
            status |= 0x02u;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f043 0302 	orr.w	r3, r3, #2
 8006126:	60fb      	str	r3, [r7, #12]
            break;
 8006128:	e000      	b.n	800612c <LL_EXTI_Init+0xe8>
        }
      }
 800612a:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d078      	beq.n	8006226 <LL_EXTI_Init+0x1e2>
    {
      switch (EXTI_InitStruct->Mode)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	7a5b      	ldrb	r3, [r3, #9]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d01c      	beq.n	8006176 <LL_EXTI_Init+0x132>
 800613c:	2b02      	cmp	r3, #2
 800613e:	dc25      	bgt.n	800618c <LL_EXTI_Init+0x148>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d002      	beq.n	800614a <LL_EXTI_Init+0x106>
 8006144:	2b01      	cmp	r3, #1
 8006146:	d00b      	beq.n	8006160 <LL_EXTI_Init+0x11c>
 8006148:	e020      	b.n	800618c <LL_EXTI_Init+0x148>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	4618      	mov	r0, r3
 8006150:	f7ff fecc 	bl	8005eec <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	4618      	mov	r0, r3
 800615a:	f7ff fe55 	bl	8005e08 <LL_EXTI_EnableIT_32_63>
          break;
 800615e:	e01a      	b.n	8006196 <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	4618      	mov	r0, r3
 8006166:	f7ff fe75 	bl	8005e54 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	4618      	mov	r0, r3
 8006170:	f7ff fe96 	bl	8005ea0 <LL_EXTI_EnableEvent_32_63>
          break;
 8006174:	e00f      	b.n	8006196 <LL_EXTI_Init+0x152>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	4618      	mov	r0, r3
 800617c:	f7ff fe44 	bl	8005e08 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff fe8b 	bl	8005ea0 <LL_EXTI_EnableEvent_32_63>
          break;
 800618a:	e004      	b.n	8006196 <LL_EXTI_Init+0x152>
        default:
          status |= 0x04u;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f043 0304 	orr.w	r3, r3, #4
 8006192:	60fb      	str	r3, [r7, #12]
          break;
 8006194:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	7a9b      	ldrb	r3, [r3, #10]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d043      	beq.n	8006226 <LL_EXTI_Init+0x1e2>
      {
        switch (EXTI_InitStruct->Trigger)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	7a9b      	ldrb	r3, [r3, #10]
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d01c      	beq.n	80061e0 <LL_EXTI_Init+0x19c>
 80061a6:	2b03      	cmp	r3, #3
 80061a8:	dc25      	bgt.n	80061f6 <LL_EXTI_Init+0x1b2>
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d002      	beq.n	80061b4 <LL_EXTI_Init+0x170>
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d00b      	beq.n	80061ca <LL_EXTI_Init+0x186>
 80061b2:	e020      	b.n	80061f6 <LL_EXTI_Init+0x1b2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f7ff ff2f 	bl	800601c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7ff feb8 	bl	8005f38 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80061c8:	e02e      	b.n	8006228 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7ff fed8 	bl	8005f84 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fef9 	bl	8005fd0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80061de:	e023      	b.n	8006228 <LL_EXTI_Init+0x1e4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	4618      	mov	r0, r3
 80061e6:	f7ff fea7 	bl	8005f38 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7ff feee 	bl	8005fd0 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80061f4:	e018      	b.n	8006228 <LL_EXTI_Init+0x1e4>
          default:
            status = ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	60fb      	str	r3, [r7, #12]
            break;
 80061fa:	e015      	b.n	8006228 <LL_EXTI_Init+0x1e4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff fe13 	bl	8005e2c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f7ff fe5a 	bl	8005ec4 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff fe1d 	bl	8005e54 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff fe64 	bl	8005eec <LL_EXTI_DisableEvent_32_63>
 8006224:	e000      	b.n	8006228 <LL_EXTI_Init+0x1e4>
      }
 8006226:	bf00      	nop
  }

  return status;
 8006228:	68fb      	ldr	r3, [r7, #12]
}
 800622a:	4618      	mov	r0, r3
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <LL_GPIO_SetPinMode>:
{
 8006232:	b480      	push	{r7}
 8006234:	b08b      	sub	sp, #44	; 0x2c
 8006236:	af00      	add	r7, sp, #0
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	fa93 f3a3 	rbit	r3, r3
 800624c:	613b      	str	r3, [r7, #16]
  return result;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006258:	2320      	movs	r3, #32
 800625a:	e003      	b.n	8006264 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	fab3 f383 	clz	r3, r3
 8006262:	b2db      	uxtb	r3, r3
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	2103      	movs	r1, #3
 8006268:	fa01 f303 	lsl.w	r3, r1, r3
 800626c:	43db      	mvns	r3, r3
 800626e:	401a      	ands	r2, r3
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	fa93 f3a3 	rbit	r3, r3
 800627a:	61fb      	str	r3, [r7, #28]
  return result;
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006286:	2320      	movs	r3, #32
 8006288:	e003      	b.n	8006292 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800628a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628c:	fab3 f383 	clz	r3, r3
 8006290:	b2db      	uxtb	r3, r3
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	6879      	ldr	r1, [r7, #4]
 8006296:	fa01 f303 	lsl.w	r3, r1, r3
 800629a:	431a      	orrs	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	601a      	str	r2, [r3, #0]
}
 80062a0:	bf00      	nop
 80062a2:	372c      	adds	r7, #44	; 0x2c
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <LL_GPIO_SetPinOutputType>:
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	43db      	mvns	r3, r3
 80062c0:	401a      	ands	r2, r3
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	6879      	ldr	r1, [r7, #4]
 80062c6:	fb01 f303 	mul.w	r3, r1, r3
 80062ca:	431a      	orrs	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	605a      	str	r2, [r3, #4]
}
 80062d0:	bf00      	nop
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <LL_GPIO_SetPinSpeed>:
{
 80062dc:	b480      	push	{r7}
 80062de:	b08b      	sub	sp, #44	; 0x2c
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	689a      	ldr	r2, [r3, #8]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	fa93 f3a3 	rbit	r3, r3
 80062f6:	613b      	str	r3, [r7, #16]
  return result;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8006302:	2320      	movs	r3, #32
 8006304:	e003      	b.n	800630e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	fab3 f383 	clz	r3, r3
 800630c:	b2db      	uxtb	r3, r3
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	2103      	movs	r1, #3
 8006312:	fa01 f303 	lsl.w	r3, r1, r3
 8006316:	43db      	mvns	r3, r3
 8006318:	401a      	ands	r2, r3
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	fa93 f3a3 	rbit	r3, r3
 8006324:	61fb      	str	r3, [r7, #28]
  return result;
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800632a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8006330:	2320      	movs	r3, #32
 8006332:	e003      	b.n	800633c <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8006334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006336:	fab3 f383 	clz	r3, r3
 800633a:	b2db      	uxtb	r3, r3
 800633c:	005b      	lsls	r3, r3, #1
 800633e:	6879      	ldr	r1, [r7, #4]
 8006340:	fa01 f303 	lsl.w	r3, r1, r3
 8006344:	431a      	orrs	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	609a      	str	r2, [r3, #8]
}
 800634a:	bf00      	nop
 800634c:	372c      	adds	r7, #44	; 0x2c
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <LL_GPIO_SetPinPull>:
{
 8006356:	b480      	push	{r7}
 8006358:	b08b      	sub	sp, #44	; 0x2c
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	68da      	ldr	r2, [r3, #12]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	fa93 f3a3 	rbit	r3, r3
 8006370:	613b      	str	r3, [r7, #16]
  return result;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800637c:	2320      	movs	r3, #32
 800637e:	e003      	b.n	8006388 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	fab3 f383 	clz	r3, r3
 8006386:	b2db      	uxtb	r3, r3
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	2103      	movs	r1, #3
 800638c:	fa01 f303 	lsl.w	r3, r1, r3
 8006390:	43db      	mvns	r3, r3
 8006392:	401a      	ands	r2, r3
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006398:	6a3b      	ldr	r3, [r7, #32]
 800639a:	fa93 f3a3 	rbit	r3, r3
 800639e:	61fb      	str	r3, [r7, #28]
  return result;
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80063a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80063aa:	2320      	movs	r3, #32
 80063ac:	e003      	b.n	80063b6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	fab3 f383 	clz	r3, r3
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	fa01 f303 	lsl.w	r3, r1, r3
 80063be:	431a      	orrs	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	60da      	str	r2, [r3, #12]
}
 80063c4:	bf00      	nop
 80063c6:	372c      	adds	r7, #44	; 0x2c
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <LL_GPIO_SetAFPin_0_7>:
{
 80063d0:	b480      	push	{r7}
 80063d2:	b08b      	sub	sp, #44	; 0x2c
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6a1a      	ldr	r2, [r3, #32]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	fa93 f3a3 	rbit	r3, r3
 80063ea:	613b      	str	r3, [r7, #16]
  return result;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80063f6:	2320      	movs	r3, #32
 80063f8:	e003      	b.n	8006402 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	fab3 f383 	clz	r3, r3
 8006400:	b2db      	uxtb	r3, r3
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	210f      	movs	r1, #15
 8006406:	fa01 f303 	lsl.w	r3, r1, r3
 800640a:	43db      	mvns	r3, r3
 800640c:	401a      	ands	r2, r3
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006412:	6a3b      	ldr	r3, [r7, #32]
 8006414:	fa93 f3a3 	rbit	r3, r3
 8006418:	61fb      	str	r3, [r7, #28]
  return result;
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800641e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8006424:	2320      	movs	r3, #32
 8006426:	e003      	b.n	8006430 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8006428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800642a:	fab3 f383 	clz	r3, r3
 800642e:	b2db      	uxtb	r3, r3
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	6879      	ldr	r1, [r7, #4]
 8006434:	fa01 f303 	lsl.w	r3, r1, r3
 8006438:	431a      	orrs	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	621a      	str	r2, [r3, #32]
}
 800643e:	bf00      	nop
 8006440:	372c      	adds	r7, #44	; 0x2c
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <LL_GPIO_SetAFPin_8_15>:
{
 800644a:	b480      	push	{r7}
 800644c:	b08b      	sub	sp, #44	; 0x2c
 800644e:	af00      	add	r7, sp, #0
 8006450:	60f8      	str	r0, [r7, #12]
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	0a1b      	lsrs	r3, r3, #8
 800645e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	fa93 f3a3 	rbit	r3, r3
 8006466:	613b      	str	r3, [r7, #16]
  return result;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800646c:	69bb      	ldr	r3, [r7, #24]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8006472:	2320      	movs	r3, #32
 8006474:	e003      	b.n	800647e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	fab3 f383 	clz	r3, r3
 800647c:	b2db      	uxtb	r3, r3
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	210f      	movs	r1, #15
 8006482:	fa01 f303 	lsl.w	r3, r1, r3
 8006486:	43db      	mvns	r3, r3
 8006488:	401a      	ands	r2, r3
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	0a1b      	lsrs	r3, r3, #8
 800648e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	fa93 f3a3 	rbit	r3, r3
 8006496:	61fb      	str	r3, [r7, #28]
  return result;
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800649c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80064a2:	2320      	movs	r3, #32
 80064a4:	e003      	b.n	80064ae <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80064a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a8:	fab3 f383 	clz	r3, r3
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	009b      	lsls	r3, r3, #2
 80064b0:	6879      	ldr	r1, [r7, #4]
 80064b2:	fa01 f303 	lsl.w	r3, r1, r3
 80064b6:	431a      	orrs	r2, r3
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80064bc:	bf00      	nop
 80064be:	372c      	adds	r7, #44	; 0x2c
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b088      	sub	sp, #32
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	fa93 f3a3 	rbit	r3, r3
 80064de:	60fb      	str	r3, [r7, #12]
  return result;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <LL_GPIO_Init+0x26>
    return 32U;
 80064ea:	2320      	movs	r3, #32
 80064ec:	e003      	b.n	80064f6 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	fab3 f383 	clz	r3, r3
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80064f8:	e048      	b.n	800658c <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	2101      	movs	r1, #1
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	fa01 f303 	lsl.w	r3, r1, r3
 8006506:	4013      	ands	r3, r2
 8006508:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d03a      	beq.n	8006586 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d003      	beq.n	8006520 <LL_GPIO_Init+0x58>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	2b02      	cmp	r3, #2
 800651e:	d10e      	bne.n	800653e <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	461a      	mov	r2, r3
 8006526:	69b9      	ldr	r1, [r7, #24]
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7ff fed7 	bl	80062dc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	6819      	ldr	r1, [r3, #0]
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	461a      	mov	r2, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff feb7 	bl	80062ac <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	461a      	mov	r2, r3
 8006544:	69b9      	ldr	r1, [r7, #24]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7ff ff05 	bl	8006356 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b02      	cmp	r3, #2
 8006552:	d111      	bne.n	8006578 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2bff      	cmp	r3, #255	; 0xff
 8006558:	d807      	bhi.n	800656a <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	461a      	mov	r2, r3
 8006560:	69b9      	ldr	r1, [r7, #24]
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f7ff ff34 	bl	80063d0 <LL_GPIO_SetAFPin_0_7>
 8006568:	e006      	b.n	8006578 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	461a      	mov	r2, r3
 8006570:	69b9      	ldr	r1, [r7, #24]
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7ff ff69 	bl	800644a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	461a      	mov	r2, r3
 800657e:	69b9      	ldr	r1, [r7, #24]
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff fe56 	bl	8006232 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	3301      	adds	r3, #1
 800658a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	69fb      	ldr	r3, [r7, #28]
 8006592:	fa22 f303 	lsr.w	r3, r2, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1af      	bne.n	80064fa <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3720      	adds	r7, #32
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <LL_RCC_HSI_IsReady>:
{
 80065a4:	b480      	push	{r7}
 80065a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 80065a8:	4b07      	ldr	r3, [pc, #28]	; (80065c8 <LL_RCC_HSI_IsReady+0x24>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b4:	d101      	bne.n	80065ba <LL_RCC_HSI_IsReady+0x16>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e000      	b.n	80065bc <LL_RCC_HSI_IsReady+0x18>
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40021000 	.word	0x40021000

080065cc <LL_RCC_LSE_IsReady>:
{
 80065cc:	b480      	push	{r7}
 80065ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80065d0:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <LL_RCC_LSE_IsReady+0x24>)
 80065d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d101      	bne.n	80065e2 <LL_RCC_LSE_IsReady+0x16>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <LL_RCC_LSE_IsReady+0x18>
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	40021000 	.word	0x40021000

080065f4 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 80065f4:	b480      	push	{r7}
 80065f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80065f8:	4b06      	ldr	r3, [pc, #24]	; (8006614 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f003 0308 	and.w	r3, r3, #8
 8006600:	2b08      	cmp	r3, #8
 8006602:	d101      	bne.n	8006608 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8006604:	2301      	movs	r3, #1
 8006606:	e000      	b.n	800660a <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr
 8006614:	40021000 	.word	0x40021000

08006618 <LL_RCC_MSI_GetRange>:
{
 8006618:	b480      	push	{r7}
 800661a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800661c:	4b04      	ldr	r3, [pc, #16]	; (8006630 <LL_RCC_MSI_GetRange+0x18>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006624:	4618      	mov	r0, r3
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	40021000 	.word	0x40021000

08006634 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006634:	b480      	push	{r7}
 8006636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8006638:	4b04      	ldr	r3, [pc, #16]	; (800664c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800663a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800663e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8006642:	4618      	mov	r0, r3
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	40021000 	.word	0x40021000

08006650 <LL_RCC_GetSysClkSource>:
{
 8006650:	b480      	push	{r7}
 8006652:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006654:	4b04      	ldr	r3, [pc, #16]	; (8006668 <LL_RCC_GetSysClkSource+0x18>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f003 030c 	and.w	r3, r3, #12
}
 800665c:	4618      	mov	r0, r3
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40021000 	.word	0x40021000

0800666c <LL_RCC_GetAHBPrescaler>:
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006670:	4b04      	ldr	r3, [pc, #16]	; (8006684 <LL_RCC_GetAHBPrescaler+0x18>)
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006678:	4618      	mov	r0, r3
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	40021000 	.word	0x40021000

08006688 <LL_RCC_GetAPB1Prescaler>:
{
 8006688:	b480      	push	{r7}
 800668a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800668c:	4b04      	ldr	r3, [pc, #16]	; (80066a0 <LL_RCC_GetAPB1Prescaler+0x18>)
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006694:	4618      	mov	r0, r3
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	40021000 	.word	0x40021000

080066a4 <LL_RCC_GetAPB2Prescaler>:
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80066a8:	4b04      	ldr	r3, [pc, #16]	; (80066bc <LL_RCC_GetAPB2Prescaler+0x18>)
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	40021000 	.word	0x40021000

080066c0 <LL_RCC_GetUSARTClockSource>:
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80066c8:	4b06      	ldr	r3, [pc, #24]	; (80066e4 <LL_RCC_GetUSARTClockSource+0x24>)
 80066ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	401a      	ands	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	041b      	lsls	r3, r3, #16
 80066d6:	4313      	orrs	r3, r2
}
 80066d8:	4618      	mov	r0, r3
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr
 80066e4:	40021000 	.word	0x40021000

080066e8 <LL_RCC_GetUARTClockSource>:
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80066f0:	4b06      	ldr	r3, [pc, #24]	; (800670c <LL_RCC_GetUARTClockSource+0x24>)
 80066f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	401a      	ands	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	041b      	lsls	r3, r3, #16
 80066fe:	4313      	orrs	r3, r2
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	40021000 	.word	0x40021000

08006710 <LL_RCC_PLL_GetMainSource>:
{
 8006710:	b480      	push	{r7}
 8006712:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006714:	4b04      	ldr	r3, [pc, #16]	; (8006728 <LL_RCC_PLL_GetMainSource+0x18>)
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0303 	and.w	r3, r3, #3
}
 800671c:	4618      	mov	r0, r3
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	40021000 	.word	0x40021000

0800672c <LL_RCC_PLL_GetN>:
{
 800672c:	b480      	push	{r7}
 800672e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006730:	4b04      	ldr	r3, [pc, #16]	; (8006744 <LL_RCC_PLL_GetN+0x18>)
 8006732:	68db      	ldr	r3, [r3, #12]
 8006734:	0a1b      	lsrs	r3, r3, #8
 8006736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800673a:	4618      	mov	r0, r3
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	40021000 	.word	0x40021000

08006748 <LL_RCC_PLL_GetR>:
{
 8006748:	b480      	push	{r7}
 800674a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800674c:	4b04      	ldr	r3, [pc, #16]	; (8006760 <LL_RCC_PLL_GetR+0x18>)
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8006754:	4618      	mov	r0, r3
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	40021000 	.word	0x40021000

08006764 <LL_RCC_PLL_GetDivider>:
{
 8006764:	b480      	push	{r7}
 8006766:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006768:	4b04      	ldr	r3, [pc, #16]	; (800677c <LL_RCC_PLL_GetDivider+0x18>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8006770:	4618      	mov	r0, r3
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	40021000 	.word	0x40021000

08006780 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006788:	2300      	movs	r3, #0
 800678a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b03      	cmp	r3, #3
 8006790:	d137      	bne.n	8006802 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f7ff ff94 	bl	80066c0 <LL_RCC_GetUSARTClockSource>
 8006798:	4603      	mov	r3, r0
 800679a:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800679e:	2b03      	cmp	r3, #3
 80067a0:	f200 80b3 	bhi.w	800690a <LL_RCC_GetUSARTClockFreq+0x18a>
 80067a4:	a201      	add	r2, pc, #4	; (adr r2, 80067ac <LL_RCC_GetUSARTClockFreq+0x2c>)
 80067a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067aa:	bf00      	nop
 80067ac:	080067eb 	.word	0x080067eb
 80067b0:	080067bd 	.word	0x080067bd
 80067b4:	080067c5 	.word	0x080067c5
 80067b8:	080067d7 	.word	0x080067d7
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80067bc:	f000 f95c 	bl	8006a78 <RCC_GetSystemClockFreq>
 80067c0:	60f8      	str	r0, [r7, #12]
        break;
 80067c2:	e0b5      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80067c4:	f7ff feee 	bl	80065a4 <LL_RCC_HSI_IsReady>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f000 809f 	beq.w	800690e <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80067d0:	4b5a      	ldr	r3, [pc, #360]	; (800693c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80067d2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80067d4:	e09b      	b.n	800690e <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80067d6:	f7ff fef9 	bl	80065cc <LL_RCC_LSE_IsReady>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f000 8098 	beq.w	8006912 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 80067e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067e6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80067e8:	e093      	b.n	8006912 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80067ea:	f000 f945 	bl	8006a78 <RCC_GetSystemClockFreq>
 80067ee:	4603      	mov	r3, r0
 80067f0:	4618      	mov	r0, r3
 80067f2:	f000 f9d1 	bl	8006b98 <RCC_GetHCLKClockFreq>
 80067f6:	4603      	mov	r3, r0
 80067f8:	4618      	mov	r0, r3
 80067fa:	f000 f9f7 	bl	8006bec <RCC_GetPCLK2ClockFreq>
 80067fe:	60f8      	str	r0, [r7, #12]
        break;
 8006800:	e096      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b0c      	cmp	r3, #12
 8006806:	d146      	bne.n	8006896 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f7ff ff59 	bl	80066c0 <LL_RCC_GetUSARTClockSource>
 800680e:	4603      	mov	r3, r0
 8006810:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8006814:	2b0c      	cmp	r3, #12
 8006816:	d87e      	bhi.n	8006916 <LL_RCC_GetUSARTClockFreq+0x196>
 8006818:	a201      	add	r2, pc, #4	; (adr r2, 8006820 <LL_RCC_GetUSARTClockFreq+0xa0>)
 800681a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800681e:	bf00      	nop
 8006820:	0800687f 	.word	0x0800687f
 8006824:	08006917 	.word	0x08006917
 8006828:	08006917 	.word	0x08006917
 800682c:	08006917 	.word	0x08006917
 8006830:	08006855 	.word	0x08006855
 8006834:	08006917 	.word	0x08006917
 8006838:	08006917 	.word	0x08006917
 800683c:	08006917 	.word	0x08006917
 8006840:	0800685d 	.word	0x0800685d
 8006844:	08006917 	.word	0x08006917
 8006848:	08006917 	.word	0x08006917
 800684c:	08006917 	.word	0x08006917
 8006850:	0800686d 	.word	0x0800686d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8006854:	f000 f910 	bl	8006a78 <RCC_GetSystemClockFreq>
 8006858:	60f8      	str	r0, [r7, #12]
        break;
 800685a:	e069      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800685c:	f7ff fea2 	bl	80065a4 <LL_RCC_HSI_IsReady>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d059      	beq.n	800691a <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8006866:	4b35      	ldr	r3, [pc, #212]	; (800693c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006868:	60fb      	str	r3, [r7, #12]
        }
        break;
 800686a:	e056      	b.n	800691a <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800686c:	f7ff feae 	bl	80065cc <LL_RCC_LSE_IsReady>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d053      	beq.n	800691e <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8006876:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800687a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800687c:	e04f      	b.n	800691e <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800687e:	f000 f8fb 	bl	8006a78 <RCC_GetSystemClockFreq>
 8006882:	4603      	mov	r3, r0
 8006884:	4618      	mov	r0, r3
 8006886:	f000 f987 	bl	8006b98 <RCC_GetHCLKClockFreq>
 800688a:	4603      	mov	r3, r0
 800688c:	4618      	mov	r0, r3
 800688e:	f000 f999 	bl	8006bc4 <RCC_GetPCLK1ClockFreq>
 8006892:	60f8      	str	r0, [r7, #12]
        break;
 8006894:	e04c      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b30      	cmp	r3, #48	; 0x30
 800689a:	d142      	bne.n	8006922 <LL_RCC_GetUSARTClockFreq+0x1a2>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7ff ff0f 	bl	80066c0 <LL_RCC_GetUSARTClockSource>
 80068a2:	4603      	mov	r3, r0
 80068a4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80068a8:	d01a      	beq.n	80068e0 <LL_RCC_GetUSARTClockFreq+0x160>
 80068aa:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80068ae:	d83a      	bhi.n	8006926 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80068b0:	4a23      	ldr	r2, [pc, #140]	; (8006940 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d00c      	beq.n	80068d0 <LL_RCC_GetUSARTClockFreq+0x150>
 80068b6:	4a22      	ldr	r2, [pc, #136]	; (8006940 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d834      	bhi.n	8006926 <LL_RCC_GetUSARTClockFreq+0x1a6>
 80068bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80068c0:	d017      	beq.n	80068f2 <LL_RCC_GetUSARTClockFreq+0x172>
 80068c2:	4a20      	ldr	r2, [pc, #128]	; (8006944 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d12e      	bne.n	8006926 <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80068c8:	f000 f8d6 	bl	8006a78 <RCC_GetSystemClockFreq>
 80068cc:	60f8      	str	r0, [r7, #12]
          break;
 80068ce:	e02f      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80068d0:	f7ff fe68 	bl	80065a4 <LL_RCC_HSI_IsReady>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d027      	beq.n	800692a <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = HSI_VALUE;
 80068da:	4b18      	ldr	r3, [pc, #96]	; (800693c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80068dc:	60fb      	str	r3, [r7, #12]
          }
          break;
 80068de:	e024      	b.n	800692a <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80068e0:	f7ff fe74 	bl	80065cc <LL_RCC_LSE_IsReady>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d021      	beq.n	800692e <LL_RCC_GetUSARTClockFreq+0x1ae>
          {
            usart_frequency = LSE_VALUE;
 80068ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068ee:	60fb      	str	r3, [r7, #12]
          }
          break;
 80068f0:	e01d      	b.n	800692e <LL_RCC_GetUSARTClockFreq+0x1ae>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80068f2:	f000 f8c1 	bl	8006a78 <RCC_GetSystemClockFreq>
 80068f6:	4603      	mov	r3, r0
 80068f8:	4618      	mov	r0, r3
 80068fa:	f000 f94d 	bl	8006b98 <RCC_GetHCLKClockFreq>
 80068fe:	4603      	mov	r3, r0
 8006900:	4618      	mov	r0, r3
 8006902:	f000 f95f 	bl	8006bc4 <RCC_GetPCLK1ClockFreq>
 8006906:	60f8      	str	r0, [r7, #12]
          break;
 8006908:	e012      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800690a:	bf00      	nop
 800690c:	e010      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800690e:	bf00      	nop
 8006910:	e00e      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8006912:	bf00      	nop
 8006914:	e00c      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 8006916:	bf00      	nop
 8006918:	e00a      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800691a:	bf00      	nop
 800691c:	e008      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 800691e:	bf00      	nop
 8006920:	e006      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>

        default:
          break;
      }
    }
 8006922:	bf00      	nop
 8006924:	e004      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8006926:	bf00      	nop
 8006928:	e002      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800692a:	bf00      	nop
 800692c:	e000      	b.n	8006930 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800692e:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8006930:	68fb      	ldr	r3, [r7, #12]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3710      	adds	r7, #16
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	00f42400 	.word	0x00f42400
 8006940:	00300020 	.word	0x00300020
 8006944:	00300010 	.word	0x00300010

08006948 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006950:	2300      	movs	r3, #0
 8006952:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2bc0      	cmp	r3, #192	; 0xc0
 8006958:	d136      	bne.n	80069c8 <LL_RCC_GetUARTClockFreq+0x80>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fec4 	bl	80066e8 <LL_RCC_GetUARTClockSource>
 8006960:	4603      	mov	r3, r0
 8006962:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8006966:	d01a      	beq.n	800699e <LL_RCC_GetUARTClockFreq+0x56>
 8006968:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800696c:	d82e      	bhi.n	80069cc <LL_RCC_GetUARTClockFreq+0x84>
 800696e:	4a3d      	ldr	r2, [pc, #244]	; (8006a64 <LL_RCC_GetUARTClockFreq+0x11c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00c      	beq.n	800698e <LL_RCC_GetUARTClockFreq+0x46>
 8006974:	4a3b      	ldr	r2, [pc, #236]	; (8006a64 <LL_RCC_GetUARTClockFreq+0x11c>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d828      	bhi.n	80069cc <LL_RCC_GetUARTClockFreq+0x84>
 800697a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800697e:	d017      	beq.n	80069b0 <LL_RCC_GetUARTClockFreq+0x68>
 8006980:	4a39      	ldr	r2, [pc, #228]	; (8006a68 <LL_RCC_GetUARTClockFreq+0x120>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d122      	bne.n	80069cc <LL_RCC_GetUARTClockFreq+0x84>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8006986:	f000 f877 	bl	8006a78 <RCC_GetSystemClockFreq>
 800698a:	60f8      	str	r0, [r7, #12]
        break;
 800698c:	e023      	b.n	80069d6 <LL_RCC_GetUARTClockFreq+0x8e>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800698e:	f7ff fe09 	bl	80065a4 <LL_RCC_HSI_IsReady>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d01b      	beq.n	80069d0 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = HSI_VALUE;
 8006998:	4b34      	ldr	r3, [pc, #208]	; (8006a6c <LL_RCC_GetUARTClockFreq+0x124>)
 800699a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800699c:	e018      	b.n	80069d0 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800699e:	f7ff fe15 	bl	80065cc <LL_RCC_LSE_IsReady>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d015      	beq.n	80069d4 <LL_RCC_GetUARTClockFreq+0x8c>
        {
          uart_frequency = LSE_VALUE;
 80069a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069ac:	60fb      	str	r3, [r7, #12]
        }
        break;
 80069ae:	e011      	b.n	80069d4 <LL_RCC_GetUARTClockFreq+0x8c>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80069b0:	f000 f862 	bl	8006a78 <RCC_GetSystemClockFreq>
 80069b4:	4603      	mov	r3, r0
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 f8ee 	bl	8006b98 <RCC_GetHCLKClockFreq>
 80069bc:	4603      	mov	r3, r0
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 f900 	bl	8006bc4 <RCC_GetPCLK1ClockFreq>
 80069c4:	60f8      	str	r0, [r7, #12]
        break;
 80069c6:	e006      	b.n	80069d6 <LL_RCC_GetUARTClockFreq+0x8e>

      default:
        break;
    }
  }
 80069c8:	bf00      	nop
 80069ca:	e004      	b.n	80069d6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80069cc:	bf00      	nop
 80069ce:	e002      	b.n	80069d6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80069d0:	bf00      	nop
 80069d2:	e000      	b.n	80069d6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80069d4:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80069dc:	d136      	bne.n	8006a4c <LL_RCC_GetUARTClockFreq+0x104>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f7ff fe82 	bl	80066e8 <LL_RCC_GetUARTClockSource>
 80069e4:	4603      	mov	r3, r0
 80069e6:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80069ea:	d01a      	beq.n	8006a22 <LL_RCC_GetUARTClockFreq+0xda>
 80069ec:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80069f0:	d82e      	bhi.n	8006a50 <LL_RCC_GetUARTClockFreq+0x108>
 80069f2:	4a1f      	ldr	r2, [pc, #124]	; (8006a70 <LL_RCC_GetUARTClockFreq+0x128>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d00c      	beq.n	8006a12 <LL_RCC_GetUARTClockFreq+0xca>
 80069f8:	4a1d      	ldr	r2, [pc, #116]	; (8006a70 <LL_RCC_GetUARTClockFreq+0x128>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d828      	bhi.n	8006a50 <LL_RCC_GetUARTClockFreq+0x108>
 80069fe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006a02:	d017      	beq.n	8006a34 <LL_RCC_GetUARTClockFreq+0xec>
 8006a04:	4a1b      	ldr	r2, [pc, #108]	; (8006a74 <LL_RCC_GetUARTClockFreq+0x12c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d122      	bne.n	8006a50 <LL_RCC_GetUARTClockFreq+0x108>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8006a0a:	f000 f835 	bl	8006a78 <RCC_GetSystemClockFreq>
 8006a0e:	60f8      	str	r0, [r7, #12]
        break;
 8006a10:	e023      	b.n	8006a5a <LL_RCC_GetUARTClockFreq+0x112>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8006a12:	f7ff fdc7 	bl	80065a4 <LL_RCC_HSI_IsReady>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d01b      	beq.n	8006a54 <LL_RCC_GetUARTClockFreq+0x10c>
        {
          uart_frequency = HSI_VALUE;
 8006a1c:	4b13      	ldr	r3, [pc, #76]	; (8006a6c <LL_RCC_GetUARTClockFreq+0x124>)
 8006a1e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006a20:	e018      	b.n	8006a54 <LL_RCC_GetUARTClockFreq+0x10c>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006a22:	f7ff fdd3 	bl	80065cc <LL_RCC_LSE_IsReady>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d015      	beq.n	8006a58 <LL_RCC_GetUARTClockFreq+0x110>
        {
          uart_frequency = LSE_VALUE;
 8006a2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a30:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006a32:	e011      	b.n	8006a58 <LL_RCC_GetUARTClockFreq+0x110>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006a34:	f000 f820 	bl	8006a78 <RCC_GetSystemClockFreq>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f000 f8ac 	bl	8006b98 <RCC_GetHCLKClockFreq>
 8006a40:	4603      	mov	r3, r0
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 f8be 	bl	8006bc4 <RCC_GetPCLK1ClockFreq>
 8006a48:	60f8      	str	r0, [r7, #12]
        break;
 8006a4a:	e006      	b.n	8006a5a <LL_RCC_GetUARTClockFreq+0x112>

      default:
        break;
    }
  }
 8006a4c:	bf00      	nop
 8006a4e:	e004      	b.n	8006a5a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006a50:	bf00      	nop
 8006a52:	e002      	b.n	8006a5a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006a54:	bf00      	nop
 8006a56:	e000      	b.n	8006a5a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006a58:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	00c00080 	.word	0x00c00080
 8006a68:	00c00040 	.word	0x00c00040
 8006a6c:	00f42400 	.word	0x00f42400
 8006a70:	03000200 	.word	0x03000200
 8006a74:	03000100 	.word	0x03000100

08006a78 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8006a7e:	f7ff fde7 	bl	8006650 <LL_RCC_GetSysClkSource>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b0c      	cmp	r3, #12
 8006a86:	d851      	bhi.n	8006b2c <RCC_GetSystemClockFreq+0xb4>
 8006a88:	a201      	add	r2, pc, #4	; (adr r2, 8006a90 <RCC_GetSystemClockFreq+0x18>)
 8006a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8e:	bf00      	nop
 8006a90:	08006ac5 	.word	0x08006ac5
 8006a94:	08006b2d 	.word	0x08006b2d
 8006a98:	08006b2d 	.word	0x08006b2d
 8006a9c:	08006b2d 	.word	0x08006b2d
 8006aa0:	08006b19 	.word	0x08006b19
 8006aa4:	08006b2d 	.word	0x08006b2d
 8006aa8:	08006b2d 	.word	0x08006b2d
 8006aac:	08006b2d 	.word	0x08006b2d
 8006ab0:	08006b1f 	.word	0x08006b1f
 8006ab4:	08006b2d 	.word	0x08006b2d
 8006ab8:	08006b2d 	.word	0x08006b2d
 8006abc:	08006b2d 	.word	0x08006b2d
 8006ac0:	08006b25 	.word	0x08006b25
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006ac4:	f7ff fd96 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d111      	bne.n	8006af2 <RCC_GetSystemClockFreq+0x7a>
 8006ace:	f7ff fd91 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d004      	beq.n	8006ae2 <RCC_GetSystemClockFreq+0x6a>
 8006ad8:	f7ff fd9e 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006adc:	4603      	mov	r3, r0
 8006ade:	0a1b      	lsrs	r3, r3, #8
 8006ae0:	e003      	b.n	8006aea <RCC_GetSystemClockFreq+0x72>
 8006ae2:	f7ff fda7 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	0a1b      	lsrs	r3, r3, #8
 8006aea:	4a28      	ldr	r2, [pc, #160]	; (8006b8c <RCC_GetSystemClockFreq+0x114>)
 8006aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006af0:	e010      	b.n	8006b14 <RCC_GetSystemClockFreq+0x9c>
 8006af2:	f7ff fd7f 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d004      	beq.n	8006b06 <RCC_GetSystemClockFreq+0x8e>
 8006afc:	f7ff fd8c 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006b00:	4603      	mov	r3, r0
 8006b02:	091b      	lsrs	r3, r3, #4
 8006b04:	e003      	b.n	8006b0e <RCC_GetSystemClockFreq+0x96>
 8006b06:	f7ff fd95 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	091b      	lsrs	r3, r3, #4
 8006b0e:	4a1f      	ldr	r2, [pc, #124]	; (8006b8c <RCC_GetSystemClockFreq+0x114>)
 8006b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b14:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8006b16:	e033      	b.n	8006b80 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8006b18:	4b1d      	ldr	r3, [pc, #116]	; (8006b90 <RCC_GetSystemClockFreq+0x118>)
 8006b1a:	607b      	str	r3, [r7, #4]
      break;
 8006b1c:	e030      	b.n	8006b80 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8006b1e:	4b1d      	ldr	r3, [pc, #116]	; (8006b94 <RCC_GetSystemClockFreq+0x11c>)
 8006b20:	607b      	str	r3, [r7, #4]
      break;
 8006b22:	e02d      	b.n	8006b80 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8006b24:	f000 f876 	bl	8006c14 <RCC_PLL_GetFreqDomain_SYS>
 8006b28:	6078      	str	r0, [r7, #4]
      break;
 8006b2a:	e029      	b.n	8006b80 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006b2c:	f7ff fd62 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d111      	bne.n	8006b5a <RCC_GetSystemClockFreq+0xe2>
 8006b36:	f7ff fd5d 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d004      	beq.n	8006b4a <RCC_GetSystemClockFreq+0xd2>
 8006b40:	f7ff fd6a 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006b44:	4603      	mov	r3, r0
 8006b46:	0a1b      	lsrs	r3, r3, #8
 8006b48:	e003      	b.n	8006b52 <RCC_GetSystemClockFreq+0xda>
 8006b4a:	f7ff fd73 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	0a1b      	lsrs	r3, r3, #8
 8006b52:	4a0e      	ldr	r2, [pc, #56]	; (8006b8c <RCC_GetSystemClockFreq+0x114>)
 8006b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b58:	e010      	b.n	8006b7c <RCC_GetSystemClockFreq+0x104>
 8006b5a:	f7ff fd4b 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d004      	beq.n	8006b6e <RCC_GetSystemClockFreq+0xf6>
 8006b64:	f7ff fd58 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	091b      	lsrs	r3, r3, #4
 8006b6c:	e003      	b.n	8006b76 <RCC_GetSystemClockFreq+0xfe>
 8006b6e:	f7ff fd61 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006b72:	4603      	mov	r3, r0
 8006b74:	091b      	lsrs	r3, r3, #4
 8006b76:	4a05      	ldr	r2, [pc, #20]	; (8006b8c <RCC_GetSystemClockFreq+0x114>)
 8006b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b7c:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8006b7e:	bf00      	nop
  }

  return frequency;
 8006b80:	687b      	ldr	r3, [r7, #4]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3708      	adds	r7, #8
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	08008374 	.word	0x08008374
 8006b90:	00f42400 	.word	0x00f42400
 8006b94:	007a1200 	.word	0x007a1200

08006b98 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006ba0:	f7ff fd64 	bl	800666c <LL_RCC_GetAHBPrescaler>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	091b      	lsrs	r3, r3, #4
 8006ba8:	f003 030f 	and.w	r3, r3, #15
 8006bac:	4a04      	ldr	r2, [pc, #16]	; (8006bc0 <RCC_GetHCLKClockFreq+0x28>)
 8006bae:	5cd3      	ldrb	r3, [r2, r3]
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	40d3      	lsrs	r3, r2
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3708      	adds	r7, #8
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	0800835c 	.word	0x0800835c

08006bc4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006bcc:	f7ff fd5c 	bl	8006688 <LL_RCC_GetAPB1Prescaler>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	0a1b      	lsrs	r3, r3, #8
 8006bd4:	4a04      	ldr	r2, [pc, #16]	; (8006be8 <RCC_GetPCLK1ClockFreq+0x24>)
 8006bd6:	5cd3      	ldrb	r3, [r2, r3]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	40d3      	lsrs	r3, r2
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	0800836c 	.word	0x0800836c

08006bec <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006bf4:	f7ff fd56 	bl	80066a4 <LL_RCC_GetAPB2Prescaler>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	0adb      	lsrs	r3, r3, #11
 8006bfc:	4a04      	ldr	r2, [pc, #16]	; (8006c10 <RCC_GetPCLK2ClockFreq+0x24>)
 8006bfe:	5cd3      	ldrb	r3, [r2, r3]
 8006c00:	461a      	mov	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	40d3      	lsrs	r3, r2
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	0800836c 	.word	0x0800836c

08006c14 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8006c14:	b590      	push	{r4, r7, lr}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8006c1a:	f7ff fd79 	bl	8006710 <LL_RCC_PLL_GetMainSource>
 8006c1e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	d036      	beq.n	8006c94 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b03      	cmp	r3, #3
 8006c2a:	d836      	bhi.n	8006c9a <RCC_PLL_GetFreqDomain_SYS+0x86>
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d003      	beq.n	8006c3a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d02a      	beq.n	8006c8e <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8006c38:	e02f      	b.n	8006c9a <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006c3a:	f7ff fcdb 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d111      	bne.n	8006c68 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8006c44:	f7ff fcd6 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d004      	beq.n	8006c58 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8006c4e:	f7ff fce3 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006c52:	4603      	mov	r3, r0
 8006c54:	0a1b      	lsrs	r3, r3, #8
 8006c56:	e003      	b.n	8006c60 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8006c58:	f7ff fcec 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	0a1b      	lsrs	r3, r3, #8
 8006c60:	4a2f      	ldr	r2, [pc, #188]	; (8006d20 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c66:	e010      	b.n	8006c8a <RCC_PLL_GetFreqDomain_SYS+0x76>
 8006c68:	f7ff fcc4 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d004      	beq.n	8006c7c <RCC_PLL_GetFreqDomain_SYS+0x68>
 8006c72:	f7ff fcd1 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006c76:	4603      	mov	r3, r0
 8006c78:	091b      	lsrs	r3, r3, #4
 8006c7a:	e003      	b.n	8006c84 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8006c7c:	f7ff fcda 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006c80:	4603      	mov	r3, r0
 8006c82:	091b      	lsrs	r3, r3, #4
 8006c84:	4a26      	ldr	r2, [pc, #152]	; (8006d20 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c8a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8006c8c:	e02f      	b.n	8006cee <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006c8e:	4b25      	ldr	r3, [pc, #148]	; (8006d24 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8006c90:	607b      	str	r3, [r7, #4]
      break;
 8006c92:	e02c      	b.n	8006cee <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006c94:	4b24      	ldr	r3, [pc, #144]	; (8006d28 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8006c96:	607b      	str	r3, [r7, #4]
      break;
 8006c98:	e029      	b.n	8006cee <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006c9a:	f7ff fcab 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d111      	bne.n	8006cc8 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8006ca4:	f7ff fca6 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d004      	beq.n	8006cb8 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8006cae:	f7ff fcb3 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	0a1b      	lsrs	r3, r3, #8
 8006cb6:	e003      	b.n	8006cc0 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8006cb8:	f7ff fcbc 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	0a1b      	lsrs	r3, r3, #8
 8006cc0:	4a17      	ldr	r2, [pc, #92]	; (8006d20 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cc6:	e010      	b.n	8006cea <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8006cc8:	f7ff fc94 	bl	80065f4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d004      	beq.n	8006cdc <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8006cd2:	f7ff fca1 	bl	8006618 <LL_RCC_MSI_GetRange>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	091b      	lsrs	r3, r3, #4
 8006cda:	e003      	b.n	8006ce4 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8006cdc:	f7ff fcaa 	bl	8006634 <LL_RCC_MSI_GetRangeAfterStandby>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	091b      	lsrs	r3, r3, #4
 8006ce4:	4a0e      	ldr	r2, [pc, #56]	; (8006d20 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cea:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8006cec:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006cee:	f7ff fd39 	bl	8006764 <LL_RCC_PLL_GetDivider>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	091b      	lsrs	r3, r3, #4
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	687a      	ldr	r2, [r7, #4]
 8006cfa:	fbb2 f4f3 	udiv	r4, r2, r3
 8006cfe:	f7ff fd15 	bl	800672c <LL_RCC_PLL_GetN>
 8006d02:	4603      	mov	r3, r0
 8006d04:	fb03 f404 	mul.w	r4, r3, r4
 8006d08:	f7ff fd1e 	bl	8006748 <LL_RCC_PLL_GetR>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	0e5b      	lsrs	r3, r3, #25
 8006d10:	3301      	adds	r3, #1
 8006d12:	005b      	lsls	r3, r3, #1
 8006d14:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd90      	pop	{r4, r7, pc}
 8006d20:	08008374 	.word	0x08008374
 8006d24:	00f42400 	.word	0x00f42400
 8006d28:	007a1200 	.word	0x007a1200

08006d2c <LL_SPI_IsEnabled>:
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3c:	2b40      	cmp	r3, #64	; 0x40
 8006d3e:	d101      	bne.n	8006d44 <LL_SPI_IsEnabled+0x18>
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <LL_SPI_IsEnabled+0x1a>
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	370c      	adds	r7, #12
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr

08006d52 <LL_SPI_SetRxFIFOThreshold>:
{
 8006d52:	b480      	push	{r7}
 8006d54:	b083      	sub	sp, #12
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
 8006d5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	431a      	orrs	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	605a      	str	r2, [r3, #4]
}
 8006d6c:	bf00      	nop
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <LL_SPI_SetCRCPolynomial>:
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	461a      	mov	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	611a      	str	r2, [r3, #16]
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f7ff ffc0 	bl	8006d2c <LL_SPI_IsEnabled>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d145      	bne.n	8006e3e <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dba:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	6811      	ldr	r1, [r2, #0]
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	6852      	ldr	r2, [r2, #4]
 8006dc6:	4311      	orrs	r1, r2
 8006dc8:	683a      	ldr	r2, [r7, #0]
 8006dca:	68d2      	ldr	r2, [r2, #12]
 8006dcc:	4311      	orrs	r1, r2
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	6912      	ldr	r2, [r2, #16]
 8006dd2:	4311      	orrs	r1, r2
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	6952      	ldr	r2, [r2, #20]
 8006dd8:	4311      	orrs	r1, r2
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	6992      	ldr	r2, [r2, #24]
 8006dde:	4311      	orrs	r1, r2
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	69d2      	ldr	r2, [r2, #28]
 8006de4:	4311      	orrs	r1, r2
 8006de6:	683a      	ldr	r2, [r7, #0]
 8006de8:	6a12      	ldr	r2, [r2, #32]
 8006dea:	430a      	orrs	r2, r1
 8006dec:	431a      	orrs	r2, r3
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006dfa:	f023 0304 	bic.w	r3, r3, #4
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	6891      	ldr	r1, [r2, #8]
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	6952      	ldr	r2, [r2, #20]
 8006e06:	0c12      	lsrs	r2, r2, #16
 8006e08:	430a      	orrs	r2, r1
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e18:	d204      	bcs.n	8006e24 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 8006e1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff ff97 	bl	8006d52 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	6a1b      	ldr	r3, [r3, #32]
 8006e28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e2c:	d105      	bne.n	8006e3a <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e32:	4619      	mov	r1, r3
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f7ff ff9f 	bl	8006d78 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3710      	adds	r7, #16
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <LL_USART_IsEnabled>:
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d101      	bne.n	8006e60 <LL_USART_IsEnabled+0x18>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e000      	b.n	8006e62 <LL_USART_IsEnabled+0x1a>
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	370c      	adds	r7, #12
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr

08006e6e <LL_USART_SetStopBitsLength>:
{
 8006e6e:	b480      	push	{r7}
 8006e70:	b083      	sub	sp, #12
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	6078      	str	r0, [r7, #4]
 8006e76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	431a      	orrs	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	605a      	str	r2, [r3, #4]
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <LL_USART_SetHWFlowCtrl>:
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	431a      	orrs	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	609a      	str	r2, [r3, #8]
}
 8006eae:	bf00      	nop
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <LL_USART_SetBaudRate>:
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b087      	sub	sp, #28
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	60f8      	str	r0, [r7, #12]
 8006ec2:	60b9      	str	r1, [r7, #8]
 8006ec4:	607a      	str	r2, [r7, #4]
 8006ec6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ece:	d11a      	bne.n	8006f06 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	005a      	lsls	r2, r3, #1
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	085b      	lsrs	r3, r3, #1
 8006ed8:	441a      	add	r2, r3
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8006eea:	4013      	ands	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	085b      	lsrs	r3, r3, #1
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	f003 0307 	and.w	r3, r3, #7
 8006ef8:	693a      	ldr	r2, [r7, #16]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	60da      	str	r2, [r3, #12]
}
 8006f04:	e00a      	b.n	8006f1c <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	085a      	lsrs	r2, r3, #1
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	441a      	add	r2, r3
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	461a      	mov	r2, r3
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	60da      	str	r2, [r3, #12]
}
 8006f1c:	bf00      	nop
 8006f1e:	371c      	adds	r7, #28
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8006f36:	2300      	movs	r3, #0
 8006f38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7ff ff84 	bl	8006e48 <LL_USART_IsEnabled>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d15b      	bne.n	8006ffe <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	4b2f      	ldr	r3, [pc, #188]	; (8007008 <LL_USART_Init+0xe0>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	6851      	ldr	r1, [r2, #4]
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	68d2      	ldr	r2, [r2, #12]
 8006f56:	4311      	orrs	r1, r2
 8006f58:	683a      	ldr	r2, [r7, #0]
 8006f5a:	6912      	ldr	r2, [r2, #16]
 8006f5c:	4311      	orrs	r1, r2
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	6992      	ldr	r2, [r2, #24]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	431a      	orrs	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f7ff ff7c 	bl	8006e6e <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff ff89 	bl	8006e94 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a21      	ldr	r2, [pc, #132]	; (800700c <LL_USART_Init+0xe4>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d104      	bne.n	8006f94 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8006f8a:	2003      	movs	r0, #3
 8006f8c:	f7ff fbf8 	bl	8006780 <LL_RCC_GetUSARTClockFreq>
 8006f90:	60b8      	str	r0, [r7, #8]
 8006f92:	e023      	b.n	8006fdc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a1e      	ldr	r2, [pc, #120]	; (8007010 <LL_USART_Init+0xe8>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d104      	bne.n	8006fa6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8006f9c:	200c      	movs	r0, #12
 8006f9e:	f7ff fbef 	bl	8006780 <LL_RCC_GetUSARTClockFreq>
 8006fa2:	60b8      	str	r0, [r7, #8]
 8006fa4:	e01a      	b.n	8006fdc <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a1a      	ldr	r2, [pc, #104]	; (8007014 <LL_USART_Init+0xec>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d104      	bne.n	8006fb8 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8006fae:	2030      	movs	r0, #48	; 0x30
 8006fb0:	f7ff fbe6 	bl	8006780 <LL_RCC_GetUSARTClockFreq>
 8006fb4:	60b8      	str	r0, [r7, #8]
 8006fb6:	e011      	b.n	8006fdc <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a17      	ldr	r2, [pc, #92]	; (8007018 <LL_USART_Init+0xf0>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d104      	bne.n	8006fca <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8006fc0:	20c0      	movs	r0, #192	; 0xc0
 8006fc2:	f7ff fcc1 	bl	8006948 <LL_RCC_GetUARTClockFreq>
 8006fc6:	60b8      	str	r0, [r7, #8]
 8006fc8:	e008      	b.n	8006fdc <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a13      	ldr	r2, [pc, #76]	; (800701c <LL_USART_Init+0xf4>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d104      	bne.n	8006fdc <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8006fd2:	f44f 7040 	mov.w	r0, #768	; 0x300
 8006fd6:	f7ff fcb7 	bl	8006948 <LL_RCC_GetUARTClockFreq>
 8006fda:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d00d      	beq.n	8006ffe <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d009      	beq.n	8006ffe <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8006fea:	2300      	movs	r3, #0
 8006fec:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68b9      	ldr	r1, [r7, #8]
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f7ff ff5e 	bl	8006eba <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8006ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	efff69f3 	.word	0xefff69f3
 800700c:	40013800 	.word	0x40013800
 8007010:	40004400 	.word	0x40004400
 8007014:	40004800 	.word	0x40004800
 8007018:	40004c00 	.word	0x40004c00
 800701c:	40005000 	.word	0x40005000

08007020 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8007020:	b480      	push	{r7}
 8007022:	b083      	sub	sp, #12
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007032:	4a07      	ldr	r2, [pc, #28]	; (8007050 <LL_InitTick+0x30>)
 8007034:	3b01      	subs	r3, #1
 8007036:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8007038:	4b05      	ldr	r3, [pc, #20]	; (8007050 <LL_InitTick+0x30>)
 800703a:	2200      	movs	r2, #0
 800703c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800703e:	4b04      	ldr	r3, [pc, #16]	; (8007050 <LL_InitTick+0x30>)
 8007040:	2205      	movs	r2, #5
 8007042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr
 8007050:	e000e010 	.word	0xe000e010

08007054 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800705c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7ff ffdd 	bl	8007020 <LL_InitTick>
}
 8007066:	bf00      	nop
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
	...

08007070 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8007078:	4b10      	ldr	r3, [pc, #64]	; (80070bc <LL_mDelay+0x4c>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8007082:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708a:	d00c      	beq.n	80070a6 <LL_mDelay+0x36>
  {
    tmpDelay++;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	3301      	adds	r3, #1
 8007090:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8007092:	e008      	b.n	80070a6 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8007094:	4b09      	ldr	r3, [pc, #36]	; (80070bc <LL_mDelay+0x4c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <LL_mDelay+0x36>
    {
      tmpDelay--;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	3b01      	subs	r3, #1
 80070a4:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1f3      	bne.n	8007094 <LL_mDelay+0x24>
    }
  }
}
 80070ac:	bf00      	nop
 80070ae:	bf00      	nop
 80070b0:	3714      	adds	r7, #20
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop
 80070bc:	e000e010 	.word	0xe000e010

080070c0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80070c8:	4a04      	ldr	r2, [pc, #16]	; (80070dc <LL_SetSystemCoreClock+0x1c>)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6013      	str	r3, [r2, #0]
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	2000000c 	.word	0x2000000c

080070e0 <__libc_init_array>:
 80070e0:	b570      	push	{r4, r5, r6, lr}
 80070e2:	4d0d      	ldr	r5, [pc, #52]	; (8007118 <__libc_init_array+0x38>)
 80070e4:	4c0d      	ldr	r4, [pc, #52]	; (800711c <__libc_init_array+0x3c>)
 80070e6:	1b64      	subs	r4, r4, r5
 80070e8:	10a4      	asrs	r4, r4, #2
 80070ea:	2600      	movs	r6, #0
 80070ec:	42a6      	cmp	r6, r4
 80070ee:	d109      	bne.n	8007104 <__libc_init_array+0x24>
 80070f0:	4d0b      	ldr	r5, [pc, #44]	; (8007120 <__libc_init_array+0x40>)
 80070f2:	4c0c      	ldr	r4, [pc, #48]	; (8007124 <__libc_init_array+0x44>)
 80070f4:	f001 f920 	bl	8008338 <_init>
 80070f8:	1b64      	subs	r4, r4, r5
 80070fa:	10a4      	asrs	r4, r4, #2
 80070fc:	2600      	movs	r6, #0
 80070fe:	42a6      	cmp	r6, r4
 8007100:	d105      	bne.n	800710e <__libc_init_array+0x2e>
 8007102:	bd70      	pop	{r4, r5, r6, pc}
 8007104:	f855 3b04 	ldr.w	r3, [r5], #4
 8007108:	4798      	blx	r3
 800710a:	3601      	adds	r6, #1
 800710c:	e7ee      	b.n	80070ec <__libc_init_array+0xc>
 800710e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007112:	4798      	blx	r3
 8007114:	3601      	adds	r6, #1
 8007116:	e7f2      	b.n	80070fe <__libc_init_array+0x1e>
 8007118:	08008418 	.word	0x08008418
 800711c:	08008418 	.word	0x08008418
 8007120:	08008418 	.word	0x08008418
 8007124:	0800841c 	.word	0x0800841c

08007128 <memcpy>:
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007130:	d100      	bne.n	8007134 <memcpy+0xc>
 8007132:	4770      	bx	lr
 8007134:	b510      	push	{r4, lr}
 8007136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800713a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800713e:	4291      	cmp	r1, r2
 8007140:	d1f9      	bne.n	8007136 <memcpy+0xe>
 8007142:	bd10      	pop	{r4, pc}

08007144 <memset>:
 8007144:	4402      	add	r2, r0
 8007146:	4603      	mov	r3, r0
 8007148:	4293      	cmp	r3, r2
 800714a:	d100      	bne.n	800714e <memset+0xa>
 800714c:	4770      	bx	lr
 800714e:	f803 1b01 	strb.w	r1, [r3], #1
 8007152:	e7f9      	b.n	8007148 <memset+0x4>
 8007154:	0000      	movs	r0, r0
	...

08007158 <atan>:
 8007158:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715c:	ec55 4b10 	vmov	r4, r5, d0
 8007160:	4bc3      	ldr	r3, [pc, #780]	; (8007470 <atan+0x318>)
 8007162:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007166:	429e      	cmp	r6, r3
 8007168:	46ab      	mov	fp, r5
 800716a:	dd18      	ble.n	800719e <atan+0x46>
 800716c:	4bc1      	ldr	r3, [pc, #772]	; (8007474 <atan+0x31c>)
 800716e:	429e      	cmp	r6, r3
 8007170:	dc01      	bgt.n	8007176 <atan+0x1e>
 8007172:	d109      	bne.n	8007188 <atan+0x30>
 8007174:	b144      	cbz	r4, 8007188 <atan+0x30>
 8007176:	4622      	mov	r2, r4
 8007178:	462b      	mov	r3, r5
 800717a:	4620      	mov	r0, r4
 800717c:	4629      	mov	r1, r5
 800717e:	f7f9 f829 	bl	80001d4 <__adddf3>
 8007182:	4604      	mov	r4, r0
 8007184:	460d      	mov	r5, r1
 8007186:	e006      	b.n	8007196 <atan+0x3e>
 8007188:	f1bb 0f00 	cmp.w	fp, #0
 800718c:	f300 8131 	bgt.w	80073f2 <atan+0x29a>
 8007190:	a59b      	add	r5, pc, #620	; (adr r5, 8007400 <atan+0x2a8>)
 8007192:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007196:	ec45 4b10 	vmov	d0, r4, r5
 800719a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719e:	4bb6      	ldr	r3, [pc, #728]	; (8007478 <atan+0x320>)
 80071a0:	429e      	cmp	r6, r3
 80071a2:	dc14      	bgt.n	80071ce <atan+0x76>
 80071a4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80071a8:	429e      	cmp	r6, r3
 80071aa:	dc0d      	bgt.n	80071c8 <atan+0x70>
 80071ac:	a396      	add	r3, pc, #600	; (adr r3, 8007408 <atan+0x2b0>)
 80071ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b2:	ee10 0a10 	vmov	r0, s0
 80071b6:	4629      	mov	r1, r5
 80071b8:	f7f9 f80c 	bl	80001d4 <__adddf3>
 80071bc:	4baf      	ldr	r3, [pc, #700]	; (800747c <atan+0x324>)
 80071be:	2200      	movs	r2, #0
 80071c0:	f7f9 fc4e 	bl	8000a60 <__aeabi_dcmpgt>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	d1e6      	bne.n	8007196 <atan+0x3e>
 80071c8:	f04f 3aff 	mov.w	sl, #4294967295
 80071cc:	e02b      	b.n	8007226 <atan+0xce>
 80071ce:	f000 f963 	bl	8007498 <fabs>
 80071d2:	4bab      	ldr	r3, [pc, #684]	; (8007480 <atan+0x328>)
 80071d4:	429e      	cmp	r6, r3
 80071d6:	ec55 4b10 	vmov	r4, r5, d0
 80071da:	f300 80bf 	bgt.w	800735c <atan+0x204>
 80071de:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80071e2:	429e      	cmp	r6, r3
 80071e4:	f300 80a0 	bgt.w	8007328 <atan+0x1d0>
 80071e8:	ee10 2a10 	vmov	r2, s0
 80071ec:	ee10 0a10 	vmov	r0, s0
 80071f0:	462b      	mov	r3, r5
 80071f2:	4629      	mov	r1, r5
 80071f4:	f7f8 ffee 	bl	80001d4 <__adddf3>
 80071f8:	4ba0      	ldr	r3, [pc, #640]	; (800747c <atan+0x324>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	f7f8 ffe8 	bl	80001d0 <__aeabi_dsub>
 8007200:	2200      	movs	r2, #0
 8007202:	4606      	mov	r6, r0
 8007204:	460f      	mov	r7, r1
 8007206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800720a:	4620      	mov	r0, r4
 800720c:	4629      	mov	r1, r5
 800720e:	f7f8 ffe1 	bl	80001d4 <__adddf3>
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	4630      	mov	r0, r6
 8007218:	4639      	mov	r1, r7
 800721a:	f7f9 fabb 	bl	8000794 <__aeabi_ddiv>
 800721e:	f04f 0a00 	mov.w	sl, #0
 8007222:	4604      	mov	r4, r0
 8007224:	460d      	mov	r5, r1
 8007226:	4622      	mov	r2, r4
 8007228:	462b      	mov	r3, r5
 800722a:	4620      	mov	r0, r4
 800722c:	4629      	mov	r1, r5
 800722e:	f7f9 f987 	bl	8000540 <__aeabi_dmul>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	4680      	mov	r8, r0
 8007238:	4689      	mov	r9, r1
 800723a:	f7f9 f981 	bl	8000540 <__aeabi_dmul>
 800723e:	a374      	add	r3, pc, #464	; (adr r3, 8007410 <atan+0x2b8>)
 8007240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007244:	4606      	mov	r6, r0
 8007246:	460f      	mov	r7, r1
 8007248:	f7f9 f97a 	bl	8000540 <__aeabi_dmul>
 800724c:	a372      	add	r3, pc, #456	; (adr r3, 8007418 <atan+0x2c0>)
 800724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007252:	f7f8 ffbf 	bl	80001d4 <__adddf3>
 8007256:	4632      	mov	r2, r6
 8007258:	463b      	mov	r3, r7
 800725a:	f7f9 f971 	bl	8000540 <__aeabi_dmul>
 800725e:	a370      	add	r3, pc, #448	; (adr r3, 8007420 <atan+0x2c8>)
 8007260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007264:	f7f8 ffb6 	bl	80001d4 <__adddf3>
 8007268:	4632      	mov	r2, r6
 800726a:	463b      	mov	r3, r7
 800726c:	f7f9 f968 	bl	8000540 <__aeabi_dmul>
 8007270:	a36d      	add	r3, pc, #436	; (adr r3, 8007428 <atan+0x2d0>)
 8007272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007276:	f7f8 ffad 	bl	80001d4 <__adddf3>
 800727a:	4632      	mov	r2, r6
 800727c:	463b      	mov	r3, r7
 800727e:	f7f9 f95f 	bl	8000540 <__aeabi_dmul>
 8007282:	a36b      	add	r3, pc, #428	; (adr r3, 8007430 <atan+0x2d8>)
 8007284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007288:	f7f8 ffa4 	bl	80001d4 <__adddf3>
 800728c:	4632      	mov	r2, r6
 800728e:	463b      	mov	r3, r7
 8007290:	f7f9 f956 	bl	8000540 <__aeabi_dmul>
 8007294:	a368      	add	r3, pc, #416	; (adr r3, 8007438 <atan+0x2e0>)
 8007296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729a:	f7f8 ff9b 	bl	80001d4 <__adddf3>
 800729e:	4642      	mov	r2, r8
 80072a0:	464b      	mov	r3, r9
 80072a2:	f7f9 f94d 	bl	8000540 <__aeabi_dmul>
 80072a6:	a366      	add	r3, pc, #408	; (adr r3, 8007440 <atan+0x2e8>)
 80072a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ac:	4680      	mov	r8, r0
 80072ae:	4689      	mov	r9, r1
 80072b0:	4630      	mov	r0, r6
 80072b2:	4639      	mov	r1, r7
 80072b4:	f7f9 f944 	bl	8000540 <__aeabi_dmul>
 80072b8:	a363      	add	r3, pc, #396	; (adr r3, 8007448 <atan+0x2f0>)
 80072ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072be:	f7f8 ff87 	bl	80001d0 <__aeabi_dsub>
 80072c2:	4632      	mov	r2, r6
 80072c4:	463b      	mov	r3, r7
 80072c6:	f7f9 f93b 	bl	8000540 <__aeabi_dmul>
 80072ca:	a361      	add	r3, pc, #388	; (adr r3, 8007450 <atan+0x2f8>)
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f7f8 ff7e 	bl	80001d0 <__aeabi_dsub>
 80072d4:	4632      	mov	r2, r6
 80072d6:	463b      	mov	r3, r7
 80072d8:	f7f9 f932 	bl	8000540 <__aeabi_dmul>
 80072dc:	a35e      	add	r3, pc, #376	; (adr r3, 8007458 <atan+0x300>)
 80072de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e2:	f7f8 ff75 	bl	80001d0 <__aeabi_dsub>
 80072e6:	4632      	mov	r2, r6
 80072e8:	463b      	mov	r3, r7
 80072ea:	f7f9 f929 	bl	8000540 <__aeabi_dmul>
 80072ee:	a35c      	add	r3, pc, #368	; (adr r3, 8007460 <atan+0x308>)
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f7f8 ff6c 	bl	80001d0 <__aeabi_dsub>
 80072f8:	4632      	mov	r2, r6
 80072fa:	463b      	mov	r3, r7
 80072fc:	f7f9 f920 	bl	8000540 <__aeabi_dmul>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4640      	mov	r0, r8
 8007306:	4649      	mov	r1, r9
 8007308:	f7f8 ff64 	bl	80001d4 <__adddf3>
 800730c:	4622      	mov	r2, r4
 800730e:	462b      	mov	r3, r5
 8007310:	f7f9 f916 	bl	8000540 <__aeabi_dmul>
 8007314:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	d14b      	bne.n	80073b6 <atan+0x25e>
 800731e:	4620      	mov	r0, r4
 8007320:	4629      	mov	r1, r5
 8007322:	f7f8 ff55 	bl	80001d0 <__aeabi_dsub>
 8007326:	e72c      	b.n	8007182 <atan+0x2a>
 8007328:	ee10 0a10 	vmov	r0, s0
 800732c:	4b53      	ldr	r3, [pc, #332]	; (800747c <atan+0x324>)
 800732e:	2200      	movs	r2, #0
 8007330:	4629      	mov	r1, r5
 8007332:	f7f8 ff4d 	bl	80001d0 <__aeabi_dsub>
 8007336:	4b51      	ldr	r3, [pc, #324]	; (800747c <atan+0x324>)
 8007338:	4606      	mov	r6, r0
 800733a:	460f      	mov	r7, r1
 800733c:	2200      	movs	r2, #0
 800733e:	4620      	mov	r0, r4
 8007340:	4629      	mov	r1, r5
 8007342:	f7f8 ff47 	bl	80001d4 <__adddf3>
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	4630      	mov	r0, r6
 800734c:	4639      	mov	r1, r7
 800734e:	f7f9 fa21 	bl	8000794 <__aeabi_ddiv>
 8007352:	f04f 0a01 	mov.w	sl, #1
 8007356:	4604      	mov	r4, r0
 8007358:	460d      	mov	r5, r1
 800735a:	e764      	b.n	8007226 <atan+0xce>
 800735c:	4b49      	ldr	r3, [pc, #292]	; (8007484 <atan+0x32c>)
 800735e:	429e      	cmp	r6, r3
 8007360:	da1d      	bge.n	800739e <atan+0x246>
 8007362:	ee10 0a10 	vmov	r0, s0
 8007366:	4b48      	ldr	r3, [pc, #288]	; (8007488 <atan+0x330>)
 8007368:	2200      	movs	r2, #0
 800736a:	4629      	mov	r1, r5
 800736c:	f7f8 ff30 	bl	80001d0 <__aeabi_dsub>
 8007370:	4b45      	ldr	r3, [pc, #276]	; (8007488 <atan+0x330>)
 8007372:	4606      	mov	r6, r0
 8007374:	460f      	mov	r7, r1
 8007376:	2200      	movs	r2, #0
 8007378:	4620      	mov	r0, r4
 800737a:	4629      	mov	r1, r5
 800737c:	f7f9 f8e0 	bl	8000540 <__aeabi_dmul>
 8007380:	4b3e      	ldr	r3, [pc, #248]	; (800747c <atan+0x324>)
 8007382:	2200      	movs	r2, #0
 8007384:	f7f8 ff26 	bl	80001d4 <__adddf3>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4630      	mov	r0, r6
 800738e:	4639      	mov	r1, r7
 8007390:	f7f9 fa00 	bl	8000794 <__aeabi_ddiv>
 8007394:	f04f 0a02 	mov.w	sl, #2
 8007398:	4604      	mov	r4, r0
 800739a:	460d      	mov	r5, r1
 800739c:	e743      	b.n	8007226 <atan+0xce>
 800739e:	462b      	mov	r3, r5
 80073a0:	ee10 2a10 	vmov	r2, s0
 80073a4:	4939      	ldr	r1, [pc, #228]	; (800748c <atan+0x334>)
 80073a6:	2000      	movs	r0, #0
 80073a8:	f7f9 f9f4 	bl	8000794 <__aeabi_ddiv>
 80073ac:	f04f 0a03 	mov.w	sl, #3
 80073b0:	4604      	mov	r4, r0
 80073b2:	460d      	mov	r5, r1
 80073b4:	e737      	b.n	8007226 <atan+0xce>
 80073b6:	4b36      	ldr	r3, [pc, #216]	; (8007490 <atan+0x338>)
 80073b8:	4e36      	ldr	r6, [pc, #216]	; (8007494 <atan+0x33c>)
 80073ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80073be:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80073c2:	e9da 2300 	ldrd	r2, r3, [sl]
 80073c6:	f7f8 ff03 	bl	80001d0 <__aeabi_dsub>
 80073ca:	4622      	mov	r2, r4
 80073cc:	462b      	mov	r3, r5
 80073ce:	f7f8 feff 	bl	80001d0 <__aeabi_dsub>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80073da:	f7f8 fef9 	bl	80001d0 <__aeabi_dsub>
 80073de:	f1bb 0f00 	cmp.w	fp, #0
 80073e2:	4604      	mov	r4, r0
 80073e4:	460d      	mov	r5, r1
 80073e6:	f6bf aed6 	bge.w	8007196 <atan+0x3e>
 80073ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80073ee:	461d      	mov	r5, r3
 80073f0:	e6d1      	b.n	8007196 <atan+0x3e>
 80073f2:	a51d      	add	r5, pc, #116	; (adr r5, 8007468 <atan+0x310>)
 80073f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80073f8:	e6cd      	b.n	8007196 <atan+0x3e>
 80073fa:	bf00      	nop
 80073fc:	f3af 8000 	nop.w
 8007400:	54442d18 	.word	0x54442d18
 8007404:	bff921fb 	.word	0xbff921fb
 8007408:	8800759c 	.word	0x8800759c
 800740c:	7e37e43c 	.word	0x7e37e43c
 8007410:	e322da11 	.word	0xe322da11
 8007414:	3f90ad3a 	.word	0x3f90ad3a
 8007418:	24760deb 	.word	0x24760deb
 800741c:	3fa97b4b 	.word	0x3fa97b4b
 8007420:	a0d03d51 	.word	0xa0d03d51
 8007424:	3fb10d66 	.word	0x3fb10d66
 8007428:	c54c206e 	.word	0xc54c206e
 800742c:	3fb745cd 	.word	0x3fb745cd
 8007430:	920083ff 	.word	0x920083ff
 8007434:	3fc24924 	.word	0x3fc24924
 8007438:	5555550d 	.word	0x5555550d
 800743c:	3fd55555 	.word	0x3fd55555
 8007440:	2c6a6c2f 	.word	0x2c6a6c2f
 8007444:	bfa2b444 	.word	0xbfa2b444
 8007448:	52defd9a 	.word	0x52defd9a
 800744c:	3fadde2d 	.word	0x3fadde2d
 8007450:	af749a6d 	.word	0xaf749a6d
 8007454:	3fb3b0f2 	.word	0x3fb3b0f2
 8007458:	fe231671 	.word	0xfe231671
 800745c:	3fbc71c6 	.word	0x3fbc71c6
 8007460:	9998ebc4 	.word	0x9998ebc4
 8007464:	3fc99999 	.word	0x3fc99999
 8007468:	54442d18 	.word	0x54442d18
 800746c:	3ff921fb 	.word	0x3ff921fb
 8007470:	440fffff 	.word	0x440fffff
 8007474:	7ff00000 	.word	0x7ff00000
 8007478:	3fdbffff 	.word	0x3fdbffff
 800747c:	3ff00000 	.word	0x3ff00000
 8007480:	3ff2ffff 	.word	0x3ff2ffff
 8007484:	40038000 	.word	0x40038000
 8007488:	3ff80000 	.word	0x3ff80000
 800748c:	bff00000 	.word	0xbff00000
 8007490:	080083c8 	.word	0x080083c8
 8007494:	080083a8 	.word	0x080083a8

08007498 <fabs>:
 8007498:	ec51 0b10 	vmov	r0, r1, d0
 800749c:	ee10 2a10 	vmov	r2, s0
 80074a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80074a4:	ec43 2b10 	vmov	d0, r2, r3
 80074a8:	4770      	bx	lr
	...

080074ac <pow>:
 80074ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ae:	ed2d 8b02 	vpush	{d8}
 80074b2:	eeb0 8a40 	vmov.f32	s16, s0
 80074b6:	eef0 8a60 	vmov.f32	s17, s1
 80074ba:	ec55 4b11 	vmov	r4, r5, d1
 80074be:	f000 f893 	bl	80075e8 <__ieee754_pow>
 80074c2:	4622      	mov	r2, r4
 80074c4:	462b      	mov	r3, r5
 80074c6:	4620      	mov	r0, r4
 80074c8:	4629      	mov	r1, r5
 80074ca:	ec57 6b10 	vmov	r6, r7, d0
 80074ce:	f7f9 fad1 	bl	8000a74 <__aeabi_dcmpun>
 80074d2:	2800      	cmp	r0, #0
 80074d4:	d13b      	bne.n	800754e <pow+0xa2>
 80074d6:	ec51 0b18 	vmov	r0, r1, d8
 80074da:	2200      	movs	r2, #0
 80074dc:	2300      	movs	r3, #0
 80074de:	f7f9 fa97 	bl	8000a10 <__aeabi_dcmpeq>
 80074e2:	b1b8      	cbz	r0, 8007514 <pow+0x68>
 80074e4:	2200      	movs	r2, #0
 80074e6:	2300      	movs	r3, #0
 80074e8:	4620      	mov	r0, r4
 80074ea:	4629      	mov	r1, r5
 80074ec:	f7f9 fa90 	bl	8000a10 <__aeabi_dcmpeq>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d146      	bne.n	8007582 <pow+0xd6>
 80074f4:	ec45 4b10 	vmov	d0, r4, r5
 80074f8:	f000 fe86 	bl	8008208 <finite>
 80074fc:	b338      	cbz	r0, 800754e <pow+0xa2>
 80074fe:	2200      	movs	r2, #0
 8007500:	2300      	movs	r3, #0
 8007502:	4620      	mov	r0, r4
 8007504:	4629      	mov	r1, r5
 8007506:	f7f9 fa8d 	bl	8000a24 <__aeabi_dcmplt>
 800750a:	b300      	cbz	r0, 800754e <pow+0xa2>
 800750c:	f000 ff0e 	bl	800832c <__errno>
 8007510:	2322      	movs	r3, #34	; 0x22
 8007512:	e01b      	b.n	800754c <pow+0xa0>
 8007514:	ec47 6b10 	vmov	d0, r6, r7
 8007518:	f000 fe76 	bl	8008208 <finite>
 800751c:	b9e0      	cbnz	r0, 8007558 <pow+0xac>
 800751e:	eeb0 0a48 	vmov.f32	s0, s16
 8007522:	eef0 0a68 	vmov.f32	s1, s17
 8007526:	f000 fe6f 	bl	8008208 <finite>
 800752a:	b1a8      	cbz	r0, 8007558 <pow+0xac>
 800752c:	ec45 4b10 	vmov	d0, r4, r5
 8007530:	f000 fe6a 	bl	8008208 <finite>
 8007534:	b180      	cbz	r0, 8007558 <pow+0xac>
 8007536:	4632      	mov	r2, r6
 8007538:	463b      	mov	r3, r7
 800753a:	4630      	mov	r0, r6
 800753c:	4639      	mov	r1, r7
 800753e:	f7f9 fa99 	bl	8000a74 <__aeabi_dcmpun>
 8007542:	2800      	cmp	r0, #0
 8007544:	d0e2      	beq.n	800750c <pow+0x60>
 8007546:	f000 fef1 	bl	800832c <__errno>
 800754a:	2321      	movs	r3, #33	; 0x21
 800754c:	6003      	str	r3, [r0, #0]
 800754e:	ecbd 8b02 	vpop	{d8}
 8007552:	ec47 6b10 	vmov	d0, r6, r7
 8007556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007558:	2200      	movs	r2, #0
 800755a:	2300      	movs	r3, #0
 800755c:	4630      	mov	r0, r6
 800755e:	4639      	mov	r1, r7
 8007560:	f7f9 fa56 	bl	8000a10 <__aeabi_dcmpeq>
 8007564:	2800      	cmp	r0, #0
 8007566:	d0f2      	beq.n	800754e <pow+0xa2>
 8007568:	eeb0 0a48 	vmov.f32	s0, s16
 800756c:	eef0 0a68 	vmov.f32	s1, s17
 8007570:	f000 fe4a 	bl	8008208 <finite>
 8007574:	2800      	cmp	r0, #0
 8007576:	d0ea      	beq.n	800754e <pow+0xa2>
 8007578:	ec45 4b10 	vmov	d0, r4, r5
 800757c:	f000 fe44 	bl	8008208 <finite>
 8007580:	e7c3      	b.n	800750a <pow+0x5e>
 8007582:	4f01      	ldr	r7, [pc, #4]	; (8007588 <pow+0xdc>)
 8007584:	2600      	movs	r6, #0
 8007586:	e7e2      	b.n	800754e <pow+0xa2>
 8007588:	3ff00000 	.word	0x3ff00000

0800758c <sqrt>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	ed2d 8b02 	vpush	{d8}
 8007592:	ec55 4b10 	vmov	r4, r5, d0
 8007596:	f000 fd55 	bl	8008044 <__ieee754_sqrt>
 800759a:	4622      	mov	r2, r4
 800759c:	462b      	mov	r3, r5
 800759e:	4620      	mov	r0, r4
 80075a0:	4629      	mov	r1, r5
 80075a2:	eeb0 8a40 	vmov.f32	s16, s0
 80075a6:	eef0 8a60 	vmov.f32	s17, s1
 80075aa:	f7f9 fa63 	bl	8000a74 <__aeabi_dcmpun>
 80075ae:	b990      	cbnz	r0, 80075d6 <sqrt+0x4a>
 80075b0:	2200      	movs	r2, #0
 80075b2:	2300      	movs	r3, #0
 80075b4:	4620      	mov	r0, r4
 80075b6:	4629      	mov	r1, r5
 80075b8:	f7f9 fa34 	bl	8000a24 <__aeabi_dcmplt>
 80075bc:	b158      	cbz	r0, 80075d6 <sqrt+0x4a>
 80075be:	f000 feb5 	bl	800832c <__errno>
 80075c2:	2321      	movs	r3, #33	; 0x21
 80075c4:	6003      	str	r3, [r0, #0]
 80075c6:	2200      	movs	r2, #0
 80075c8:	2300      	movs	r3, #0
 80075ca:	4610      	mov	r0, r2
 80075cc:	4619      	mov	r1, r3
 80075ce:	f7f9 f8e1 	bl	8000794 <__aeabi_ddiv>
 80075d2:	ec41 0b18 	vmov	d8, r0, r1
 80075d6:	eeb0 0a48 	vmov.f32	s0, s16
 80075da:	eef0 0a68 	vmov.f32	s1, s17
 80075de:	ecbd 8b02 	vpop	{d8}
 80075e2:	bd38      	pop	{r3, r4, r5, pc}
 80075e4:	0000      	movs	r0, r0
	...

080075e8 <__ieee754_pow>:
 80075e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ec:	ed2d 8b06 	vpush	{d8-d10}
 80075f0:	b089      	sub	sp, #36	; 0x24
 80075f2:	ed8d 1b00 	vstr	d1, [sp]
 80075f6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80075fa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80075fe:	ea58 0102 	orrs.w	r1, r8, r2
 8007602:	ec57 6b10 	vmov	r6, r7, d0
 8007606:	d115      	bne.n	8007634 <__ieee754_pow+0x4c>
 8007608:	19b3      	adds	r3, r6, r6
 800760a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800760e:	4152      	adcs	r2, r2
 8007610:	4299      	cmp	r1, r3
 8007612:	4b89      	ldr	r3, [pc, #548]	; (8007838 <__ieee754_pow+0x250>)
 8007614:	4193      	sbcs	r3, r2
 8007616:	f080 84d2 	bcs.w	8007fbe <__ieee754_pow+0x9d6>
 800761a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800761e:	4630      	mov	r0, r6
 8007620:	4639      	mov	r1, r7
 8007622:	f7f8 fdd7 	bl	80001d4 <__adddf3>
 8007626:	ec41 0b10 	vmov	d0, r0, r1
 800762a:	b009      	add	sp, #36	; 0x24
 800762c:	ecbd 8b06 	vpop	{d8-d10}
 8007630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007634:	4b81      	ldr	r3, [pc, #516]	; (800783c <__ieee754_pow+0x254>)
 8007636:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800763a:	429c      	cmp	r4, r3
 800763c:	ee10 aa10 	vmov	sl, s0
 8007640:	463d      	mov	r5, r7
 8007642:	dc06      	bgt.n	8007652 <__ieee754_pow+0x6a>
 8007644:	d101      	bne.n	800764a <__ieee754_pow+0x62>
 8007646:	2e00      	cmp	r6, #0
 8007648:	d1e7      	bne.n	800761a <__ieee754_pow+0x32>
 800764a:	4598      	cmp	r8, r3
 800764c:	dc01      	bgt.n	8007652 <__ieee754_pow+0x6a>
 800764e:	d10f      	bne.n	8007670 <__ieee754_pow+0x88>
 8007650:	b172      	cbz	r2, 8007670 <__ieee754_pow+0x88>
 8007652:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8007656:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800765a:	ea55 050a 	orrs.w	r5, r5, sl
 800765e:	d1dc      	bne.n	800761a <__ieee754_pow+0x32>
 8007660:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007664:	18db      	adds	r3, r3, r3
 8007666:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800766a:	4152      	adcs	r2, r2
 800766c:	429d      	cmp	r5, r3
 800766e:	e7d0      	b.n	8007612 <__ieee754_pow+0x2a>
 8007670:	2d00      	cmp	r5, #0
 8007672:	da3b      	bge.n	80076ec <__ieee754_pow+0x104>
 8007674:	4b72      	ldr	r3, [pc, #456]	; (8007840 <__ieee754_pow+0x258>)
 8007676:	4598      	cmp	r8, r3
 8007678:	dc51      	bgt.n	800771e <__ieee754_pow+0x136>
 800767a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800767e:	4598      	cmp	r8, r3
 8007680:	f340 84ac 	ble.w	8007fdc <__ieee754_pow+0x9f4>
 8007684:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007688:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800768c:	2b14      	cmp	r3, #20
 800768e:	dd0f      	ble.n	80076b0 <__ieee754_pow+0xc8>
 8007690:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007694:	fa22 f103 	lsr.w	r1, r2, r3
 8007698:	fa01 f303 	lsl.w	r3, r1, r3
 800769c:	4293      	cmp	r3, r2
 800769e:	f040 849d 	bne.w	8007fdc <__ieee754_pow+0x9f4>
 80076a2:	f001 0101 	and.w	r1, r1, #1
 80076a6:	f1c1 0302 	rsb	r3, r1, #2
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	b182      	cbz	r2, 80076d0 <__ieee754_pow+0xe8>
 80076ae:	e05f      	b.n	8007770 <__ieee754_pow+0x188>
 80076b0:	2a00      	cmp	r2, #0
 80076b2:	d15b      	bne.n	800776c <__ieee754_pow+0x184>
 80076b4:	f1c3 0314 	rsb	r3, r3, #20
 80076b8:	fa48 f103 	asr.w	r1, r8, r3
 80076bc:	fa01 f303 	lsl.w	r3, r1, r3
 80076c0:	4543      	cmp	r3, r8
 80076c2:	f040 8488 	bne.w	8007fd6 <__ieee754_pow+0x9ee>
 80076c6:	f001 0101 	and.w	r1, r1, #1
 80076ca:	f1c1 0302 	rsb	r3, r1, #2
 80076ce:	9304      	str	r3, [sp, #16]
 80076d0:	4b5c      	ldr	r3, [pc, #368]	; (8007844 <__ieee754_pow+0x25c>)
 80076d2:	4598      	cmp	r8, r3
 80076d4:	d132      	bne.n	800773c <__ieee754_pow+0x154>
 80076d6:	f1b9 0f00 	cmp.w	r9, #0
 80076da:	f280 8478 	bge.w	8007fce <__ieee754_pow+0x9e6>
 80076de:	4959      	ldr	r1, [pc, #356]	; (8007844 <__ieee754_pow+0x25c>)
 80076e0:	4632      	mov	r2, r6
 80076e2:	463b      	mov	r3, r7
 80076e4:	2000      	movs	r0, #0
 80076e6:	f7f9 f855 	bl	8000794 <__aeabi_ddiv>
 80076ea:	e79c      	b.n	8007626 <__ieee754_pow+0x3e>
 80076ec:	2300      	movs	r3, #0
 80076ee:	9304      	str	r3, [sp, #16]
 80076f0:	2a00      	cmp	r2, #0
 80076f2:	d13d      	bne.n	8007770 <__ieee754_pow+0x188>
 80076f4:	4b51      	ldr	r3, [pc, #324]	; (800783c <__ieee754_pow+0x254>)
 80076f6:	4598      	cmp	r8, r3
 80076f8:	d1ea      	bne.n	80076d0 <__ieee754_pow+0xe8>
 80076fa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80076fe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007702:	ea53 030a 	orrs.w	r3, r3, sl
 8007706:	f000 845a 	beq.w	8007fbe <__ieee754_pow+0x9d6>
 800770a:	4b4f      	ldr	r3, [pc, #316]	; (8007848 <__ieee754_pow+0x260>)
 800770c:	429c      	cmp	r4, r3
 800770e:	dd08      	ble.n	8007722 <__ieee754_pow+0x13a>
 8007710:	f1b9 0f00 	cmp.w	r9, #0
 8007714:	f2c0 8457 	blt.w	8007fc6 <__ieee754_pow+0x9de>
 8007718:	e9dd 0100 	ldrd	r0, r1, [sp]
 800771c:	e783      	b.n	8007626 <__ieee754_pow+0x3e>
 800771e:	2302      	movs	r3, #2
 8007720:	e7e5      	b.n	80076ee <__ieee754_pow+0x106>
 8007722:	f1b9 0f00 	cmp.w	r9, #0
 8007726:	f04f 0000 	mov.w	r0, #0
 800772a:	f04f 0100 	mov.w	r1, #0
 800772e:	f6bf af7a 	bge.w	8007626 <__ieee754_pow+0x3e>
 8007732:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007736:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800773a:	e774      	b.n	8007626 <__ieee754_pow+0x3e>
 800773c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007740:	d106      	bne.n	8007750 <__ieee754_pow+0x168>
 8007742:	4632      	mov	r2, r6
 8007744:	463b      	mov	r3, r7
 8007746:	4630      	mov	r0, r6
 8007748:	4639      	mov	r1, r7
 800774a:	f7f8 fef9 	bl	8000540 <__aeabi_dmul>
 800774e:	e76a      	b.n	8007626 <__ieee754_pow+0x3e>
 8007750:	4b3e      	ldr	r3, [pc, #248]	; (800784c <__ieee754_pow+0x264>)
 8007752:	4599      	cmp	r9, r3
 8007754:	d10c      	bne.n	8007770 <__ieee754_pow+0x188>
 8007756:	2d00      	cmp	r5, #0
 8007758:	db0a      	blt.n	8007770 <__ieee754_pow+0x188>
 800775a:	ec47 6b10 	vmov	d0, r6, r7
 800775e:	b009      	add	sp, #36	; 0x24
 8007760:	ecbd 8b06 	vpop	{d8-d10}
 8007764:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	f000 bc6c 	b.w	8008044 <__ieee754_sqrt>
 800776c:	2300      	movs	r3, #0
 800776e:	9304      	str	r3, [sp, #16]
 8007770:	ec47 6b10 	vmov	d0, r6, r7
 8007774:	f7ff fe90 	bl	8007498 <fabs>
 8007778:	ec51 0b10 	vmov	r0, r1, d0
 800777c:	f1ba 0f00 	cmp.w	sl, #0
 8007780:	d129      	bne.n	80077d6 <__ieee754_pow+0x1ee>
 8007782:	b124      	cbz	r4, 800778e <__ieee754_pow+0x1a6>
 8007784:	4b2f      	ldr	r3, [pc, #188]	; (8007844 <__ieee754_pow+0x25c>)
 8007786:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800778a:	429a      	cmp	r2, r3
 800778c:	d123      	bne.n	80077d6 <__ieee754_pow+0x1ee>
 800778e:	f1b9 0f00 	cmp.w	r9, #0
 8007792:	da05      	bge.n	80077a0 <__ieee754_pow+0x1b8>
 8007794:	4602      	mov	r2, r0
 8007796:	460b      	mov	r3, r1
 8007798:	2000      	movs	r0, #0
 800779a:	492a      	ldr	r1, [pc, #168]	; (8007844 <__ieee754_pow+0x25c>)
 800779c:	f7f8 fffa 	bl	8000794 <__aeabi_ddiv>
 80077a0:	2d00      	cmp	r5, #0
 80077a2:	f6bf af40 	bge.w	8007626 <__ieee754_pow+0x3e>
 80077a6:	9b04      	ldr	r3, [sp, #16]
 80077a8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80077ac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80077b0:	4323      	orrs	r3, r4
 80077b2:	d108      	bne.n	80077c6 <__ieee754_pow+0x1de>
 80077b4:	4602      	mov	r2, r0
 80077b6:	460b      	mov	r3, r1
 80077b8:	4610      	mov	r0, r2
 80077ba:	4619      	mov	r1, r3
 80077bc:	f7f8 fd08 	bl	80001d0 <__aeabi_dsub>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	e78f      	b.n	80076e6 <__ieee754_pow+0xfe>
 80077c6:	9b04      	ldr	r3, [sp, #16]
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	f47f af2c 	bne.w	8007626 <__ieee754_pow+0x3e>
 80077ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077d2:	4619      	mov	r1, r3
 80077d4:	e727      	b.n	8007626 <__ieee754_pow+0x3e>
 80077d6:	0feb      	lsrs	r3, r5, #31
 80077d8:	3b01      	subs	r3, #1
 80077da:	9306      	str	r3, [sp, #24]
 80077dc:	9a06      	ldr	r2, [sp, #24]
 80077de:	9b04      	ldr	r3, [sp, #16]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	d102      	bne.n	80077ea <__ieee754_pow+0x202>
 80077e4:	4632      	mov	r2, r6
 80077e6:	463b      	mov	r3, r7
 80077e8:	e7e6      	b.n	80077b8 <__ieee754_pow+0x1d0>
 80077ea:	4b19      	ldr	r3, [pc, #100]	; (8007850 <__ieee754_pow+0x268>)
 80077ec:	4598      	cmp	r8, r3
 80077ee:	f340 80fb 	ble.w	80079e8 <__ieee754_pow+0x400>
 80077f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80077f6:	4598      	cmp	r8, r3
 80077f8:	4b13      	ldr	r3, [pc, #76]	; (8007848 <__ieee754_pow+0x260>)
 80077fa:	dd0c      	ble.n	8007816 <__ieee754_pow+0x22e>
 80077fc:	429c      	cmp	r4, r3
 80077fe:	dc0f      	bgt.n	8007820 <__ieee754_pow+0x238>
 8007800:	f1b9 0f00 	cmp.w	r9, #0
 8007804:	da0f      	bge.n	8007826 <__ieee754_pow+0x23e>
 8007806:	2000      	movs	r0, #0
 8007808:	b009      	add	sp, #36	; 0x24
 800780a:	ecbd 8b06 	vpop	{d8-d10}
 800780e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007812:	f000 bcf0 	b.w	80081f6 <__math_oflow>
 8007816:	429c      	cmp	r4, r3
 8007818:	dbf2      	blt.n	8007800 <__ieee754_pow+0x218>
 800781a:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <__ieee754_pow+0x25c>)
 800781c:	429c      	cmp	r4, r3
 800781e:	dd19      	ble.n	8007854 <__ieee754_pow+0x26c>
 8007820:	f1b9 0f00 	cmp.w	r9, #0
 8007824:	dcef      	bgt.n	8007806 <__ieee754_pow+0x21e>
 8007826:	2000      	movs	r0, #0
 8007828:	b009      	add	sp, #36	; 0x24
 800782a:	ecbd 8b06 	vpop	{d8-d10}
 800782e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007832:	f000 bcd7 	b.w	80081e4 <__math_uflow>
 8007836:	bf00      	nop
 8007838:	fff00000 	.word	0xfff00000
 800783c:	7ff00000 	.word	0x7ff00000
 8007840:	433fffff 	.word	0x433fffff
 8007844:	3ff00000 	.word	0x3ff00000
 8007848:	3fefffff 	.word	0x3fefffff
 800784c:	3fe00000 	.word	0x3fe00000
 8007850:	41e00000 	.word	0x41e00000
 8007854:	4b60      	ldr	r3, [pc, #384]	; (80079d8 <__ieee754_pow+0x3f0>)
 8007856:	2200      	movs	r2, #0
 8007858:	f7f8 fcba 	bl	80001d0 <__aeabi_dsub>
 800785c:	a354      	add	r3, pc, #336	; (adr r3, 80079b0 <__ieee754_pow+0x3c8>)
 800785e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007862:	4604      	mov	r4, r0
 8007864:	460d      	mov	r5, r1
 8007866:	f7f8 fe6b 	bl	8000540 <__aeabi_dmul>
 800786a:	a353      	add	r3, pc, #332	; (adr r3, 80079b8 <__ieee754_pow+0x3d0>)
 800786c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007870:	4606      	mov	r6, r0
 8007872:	460f      	mov	r7, r1
 8007874:	4620      	mov	r0, r4
 8007876:	4629      	mov	r1, r5
 8007878:	f7f8 fe62 	bl	8000540 <__aeabi_dmul>
 800787c:	4b57      	ldr	r3, [pc, #348]	; (80079dc <__ieee754_pow+0x3f4>)
 800787e:	4682      	mov	sl, r0
 8007880:	468b      	mov	fp, r1
 8007882:	2200      	movs	r2, #0
 8007884:	4620      	mov	r0, r4
 8007886:	4629      	mov	r1, r5
 8007888:	f7f8 fe5a 	bl	8000540 <__aeabi_dmul>
 800788c:	4602      	mov	r2, r0
 800788e:	460b      	mov	r3, r1
 8007890:	a14b      	add	r1, pc, #300	; (adr r1, 80079c0 <__ieee754_pow+0x3d8>)
 8007892:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007896:	f7f8 fc9b 	bl	80001d0 <__aeabi_dsub>
 800789a:	4622      	mov	r2, r4
 800789c:	462b      	mov	r3, r5
 800789e:	f7f8 fe4f 	bl	8000540 <__aeabi_dmul>
 80078a2:	4602      	mov	r2, r0
 80078a4:	460b      	mov	r3, r1
 80078a6:	2000      	movs	r0, #0
 80078a8:	494d      	ldr	r1, [pc, #308]	; (80079e0 <__ieee754_pow+0x3f8>)
 80078aa:	f7f8 fc91 	bl	80001d0 <__aeabi_dsub>
 80078ae:	4622      	mov	r2, r4
 80078b0:	4680      	mov	r8, r0
 80078b2:	4689      	mov	r9, r1
 80078b4:	462b      	mov	r3, r5
 80078b6:	4620      	mov	r0, r4
 80078b8:	4629      	mov	r1, r5
 80078ba:	f7f8 fe41 	bl	8000540 <__aeabi_dmul>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4640      	mov	r0, r8
 80078c4:	4649      	mov	r1, r9
 80078c6:	f7f8 fe3b 	bl	8000540 <__aeabi_dmul>
 80078ca:	a33f      	add	r3, pc, #252	; (adr r3, 80079c8 <__ieee754_pow+0x3e0>)
 80078cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d0:	f7f8 fe36 	bl	8000540 <__aeabi_dmul>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4650      	mov	r0, sl
 80078da:	4659      	mov	r1, fp
 80078dc:	f7f8 fc78 	bl	80001d0 <__aeabi_dsub>
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	4680      	mov	r8, r0
 80078e6:	4689      	mov	r9, r1
 80078e8:	4630      	mov	r0, r6
 80078ea:	4639      	mov	r1, r7
 80078ec:	f7f8 fc72 	bl	80001d4 <__adddf3>
 80078f0:	2000      	movs	r0, #0
 80078f2:	4632      	mov	r2, r6
 80078f4:	463b      	mov	r3, r7
 80078f6:	4604      	mov	r4, r0
 80078f8:	460d      	mov	r5, r1
 80078fa:	f7f8 fc69 	bl	80001d0 <__aeabi_dsub>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4640      	mov	r0, r8
 8007904:	4649      	mov	r1, r9
 8007906:	f7f8 fc63 	bl	80001d0 <__aeabi_dsub>
 800790a:	9b04      	ldr	r3, [sp, #16]
 800790c:	9a06      	ldr	r2, [sp, #24]
 800790e:	3b01      	subs	r3, #1
 8007910:	4313      	orrs	r3, r2
 8007912:	4682      	mov	sl, r0
 8007914:	468b      	mov	fp, r1
 8007916:	f040 81e7 	bne.w	8007ce8 <__ieee754_pow+0x700>
 800791a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80079d0 <__ieee754_pow+0x3e8>
 800791e:	eeb0 8a47 	vmov.f32	s16, s14
 8007922:	eef0 8a67 	vmov.f32	s17, s15
 8007926:	e9dd 6700 	ldrd	r6, r7, [sp]
 800792a:	2600      	movs	r6, #0
 800792c:	4632      	mov	r2, r6
 800792e:	463b      	mov	r3, r7
 8007930:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007934:	f7f8 fc4c 	bl	80001d0 <__aeabi_dsub>
 8007938:	4622      	mov	r2, r4
 800793a:	462b      	mov	r3, r5
 800793c:	f7f8 fe00 	bl	8000540 <__aeabi_dmul>
 8007940:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007944:	4680      	mov	r8, r0
 8007946:	4689      	mov	r9, r1
 8007948:	4650      	mov	r0, sl
 800794a:	4659      	mov	r1, fp
 800794c:	f7f8 fdf8 	bl	8000540 <__aeabi_dmul>
 8007950:	4602      	mov	r2, r0
 8007952:	460b      	mov	r3, r1
 8007954:	4640      	mov	r0, r8
 8007956:	4649      	mov	r1, r9
 8007958:	f7f8 fc3c 	bl	80001d4 <__adddf3>
 800795c:	4632      	mov	r2, r6
 800795e:	463b      	mov	r3, r7
 8007960:	4680      	mov	r8, r0
 8007962:	4689      	mov	r9, r1
 8007964:	4620      	mov	r0, r4
 8007966:	4629      	mov	r1, r5
 8007968:	f7f8 fdea 	bl	8000540 <__aeabi_dmul>
 800796c:	460b      	mov	r3, r1
 800796e:	4604      	mov	r4, r0
 8007970:	460d      	mov	r5, r1
 8007972:	4602      	mov	r2, r0
 8007974:	4649      	mov	r1, r9
 8007976:	4640      	mov	r0, r8
 8007978:	f7f8 fc2c 	bl	80001d4 <__adddf3>
 800797c:	4b19      	ldr	r3, [pc, #100]	; (80079e4 <__ieee754_pow+0x3fc>)
 800797e:	4299      	cmp	r1, r3
 8007980:	ec45 4b19 	vmov	d9, r4, r5
 8007984:	4606      	mov	r6, r0
 8007986:	460f      	mov	r7, r1
 8007988:	468b      	mov	fp, r1
 800798a:	f340 82f1 	ble.w	8007f70 <__ieee754_pow+0x988>
 800798e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007992:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007996:	4303      	orrs	r3, r0
 8007998:	f000 81e4 	beq.w	8007d64 <__ieee754_pow+0x77c>
 800799c:	ec51 0b18 	vmov	r0, r1, d8
 80079a0:	2200      	movs	r2, #0
 80079a2:	2300      	movs	r3, #0
 80079a4:	f7f9 f83e 	bl	8000a24 <__aeabi_dcmplt>
 80079a8:	3800      	subs	r0, #0
 80079aa:	bf18      	it	ne
 80079ac:	2001      	movne	r0, #1
 80079ae:	e72b      	b.n	8007808 <__ieee754_pow+0x220>
 80079b0:	60000000 	.word	0x60000000
 80079b4:	3ff71547 	.word	0x3ff71547
 80079b8:	f85ddf44 	.word	0xf85ddf44
 80079bc:	3e54ae0b 	.word	0x3e54ae0b
 80079c0:	55555555 	.word	0x55555555
 80079c4:	3fd55555 	.word	0x3fd55555
 80079c8:	652b82fe 	.word	0x652b82fe
 80079cc:	3ff71547 	.word	0x3ff71547
 80079d0:	00000000 	.word	0x00000000
 80079d4:	bff00000 	.word	0xbff00000
 80079d8:	3ff00000 	.word	0x3ff00000
 80079dc:	3fd00000 	.word	0x3fd00000
 80079e0:	3fe00000 	.word	0x3fe00000
 80079e4:	408fffff 	.word	0x408fffff
 80079e8:	4bd5      	ldr	r3, [pc, #852]	; (8007d40 <__ieee754_pow+0x758>)
 80079ea:	402b      	ands	r3, r5
 80079ec:	2200      	movs	r2, #0
 80079ee:	b92b      	cbnz	r3, 80079fc <__ieee754_pow+0x414>
 80079f0:	4bd4      	ldr	r3, [pc, #848]	; (8007d44 <__ieee754_pow+0x75c>)
 80079f2:	f7f8 fda5 	bl	8000540 <__aeabi_dmul>
 80079f6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80079fa:	460c      	mov	r4, r1
 80079fc:	1523      	asrs	r3, r4, #20
 80079fe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007a02:	4413      	add	r3, r2
 8007a04:	9305      	str	r3, [sp, #20]
 8007a06:	4bd0      	ldr	r3, [pc, #832]	; (8007d48 <__ieee754_pow+0x760>)
 8007a08:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007a0c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007a10:	429c      	cmp	r4, r3
 8007a12:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007a16:	dd08      	ble.n	8007a2a <__ieee754_pow+0x442>
 8007a18:	4bcc      	ldr	r3, [pc, #816]	; (8007d4c <__ieee754_pow+0x764>)
 8007a1a:	429c      	cmp	r4, r3
 8007a1c:	f340 8162 	ble.w	8007ce4 <__ieee754_pow+0x6fc>
 8007a20:	9b05      	ldr	r3, [sp, #20]
 8007a22:	3301      	adds	r3, #1
 8007a24:	9305      	str	r3, [sp, #20]
 8007a26:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007a2a:	2400      	movs	r4, #0
 8007a2c:	00e3      	lsls	r3, r4, #3
 8007a2e:	9307      	str	r3, [sp, #28]
 8007a30:	4bc7      	ldr	r3, [pc, #796]	; (8007d50 <__ieee754_pow+0x768>)
 8007a32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a36:	ed93 7b00 	vldr	d7, [r3]
 8007a3a:	4629      	mov	r1, r5
 8007a3c:	ec53 2b17 	vmov	r2, r3, d7
 8007a40:	eeb0 9a47 	vmov.f32	s18, s14
 8007a44:	eef0 9a67 	vmov.f32	s19, s15
 8007a48:	4682      	mov	sl, r0
 8007a4a:	f7f8 fbc1 	bl	80001d0 <__aeabi_dsub>
 8007a4e:	4652      	mov	r2, sl
 8007a50:	4606      	mov	r6, r0
 8007a52:	460f      	mov	r7, r1
 8007a54:	462b      	mov	r3, r5
 8007a56:	ec51 0b19 	vmov	r0, r1, d9
 8007a5a:	f7f8 fbbb 	bl	80001d4 <__adddf3>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	2000      	movs	r0, #0
 8007a64:	49bb      	ldr	r1, [pc, #748]	; (8007d54 <__ieee754_pow+0x76c>)
 8007a66:	f7f8 fe95 	bl	8000794 <__aeabi_ddiv>
 8007a6a:	ec41 0b1a 	vmov	d10, r0, r1
 8007a6e:	4602      	mov	r2, r0
 8007a70:	460b      	mov	r3, r1
 8007a72:	4630      	mov	r0, r6
 8007a74:	4639      	mov	r1, r7
 8007a76:	f7f8 fd63 	bl	8000540 <__aeabi_dmul>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a80:	9302      	str	r3, [sp, #8]
 8007a82:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a86:	46ab      	mov	fp, r5
 8007a88:	106d      	asrs	r5, r5, #1
 8007a8a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007a8e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007a92:	ec41 0b18 	vmov	d8, r0, r1
 8007a96:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	4640      	mov	r0, r8
 8007a9e:	4649      	mov	r1, r9
 8007aa0:	4614      	mov	r4, r2
 8007aa2:	461d      	mov	r5, r3
 8007aa4:	f7f8 fd4c 	bl	8000540 <__aeabi_dmul>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4630      	mov	r0, r6
 8007aae:	4639      	mov	r1, r7
 8007ab0:	f7f8 fb8e 	bl	80001d0 <__aeabi_dsub>
 8007ab4:	ec53 2b19 	vmov	r2, r3, d9
 8007ab8:	4606      	mov	r6, r0
 8007aba:	460f      	mov	r7, r1
 8007abc:	4620      	mov	r0, r4
 8007abe:	4629      	mov	r1, r5
 8007ac0:	f7f8 fb86 	bl	80001d0 <__aeabi_dsub>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	4650      	mov	r0, sl
 8007aca:	4659      	mov	r1, fp
 8007acc:	f7f8 fb80 	bl	80001d0 <__aeabi_dsub>
 8007ad0:	4642      	mov	r2, r8
 8007ad2:	464b      	mov	r3, r9
 8007ad4:	f7f8 fd34 	bl	8000540 <__aeabi_dmul>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	4630      	mov	r0, r6
 8007ade:	4639      	mov	r1, r7
 8007ae0:	f7f8 fb76 	bl	80001d0 <__aeabi_dsub>
 8007ae4:	ec53 2b1a 	vmov	r2, r3, d10
 8007ae8:	f7f8 fd2a 	bl	8000540 <__aeabi_dmul>
 8007aec:	ec53 2b18 	vmov	r2, r3, d8
 8007af0:	ec41 0b19 	vmov	d9, r0, r1
 8007af4:	ec51 0b18 	vmov	r0, r1, d8
 8007af8:	f7f8 fd22 	bl	8000540 <__aeabi_dmul>
 8007afc:	a37c      	add	r3, pc, #496	; (adr r3, 8007cf0 <__ieee754_pow+0x708>)
 8007afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b02:	4604      	mov	r4, r0
 8007b04:	460d      	mov	r5, r1
 8007b06:	f7f8 fd1b 	bl	8000540 <__aeabi_dmul>
 8007b0a:	a37b      	add	r3, pc, #492	; (adr r3, 8007cf8 <__ieee754_pow+0x710>)
 8007b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b10:	f7f8 fb60 	bl	80001d4 <__adddf3>
 8007b14:	4622      	mov	r2, r4
 8007b16:	462b      	mov	r3, r5
 8007b18:	f7f8 fd12 	bl	8000540 <__aeabi_dmul>
 8007b1c:	a378      	add	r3, pc, #480	; (adr r3, 8007d00 <__ieee754_pow+0x718>)
 8007b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b22:	f7f8 fb57 	bl	80001d4 <__adddf3>
 8007b26:	4622      	mov	r2, r4
 8007b28:	462b      	mov	r3, r5
 8007b2a:	f7f8 fd09 	bl	8000540 <__aeabi_dmul>
 8007b2e:	a376      	add	r3, pc, #472	; (adr r3, 8007d08 <__ieee754_pow+0x720>)
 8007b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b34:	f7f8 fb4e 	bl	80001d4 <__adddf3>
 8007b38:	4622      	mov	r2, r4
 8007b3a:	462b      	mov	r3, r5
 8007b3c:	f7f8 fd00 	bl	8000540 <__aeabi_dmul>
 8007b40:	a373      	add	r3, pc, #460	; (adr r3, 8007d10 <__ieee754_pow+0x728>)
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f7f8 fb45 	bl	80001d4 <__adddf3>
 8007b4a:	4622      	mov	r2, r4
 8007b4c:	462b      	mov	r3, r5
 8007b4e:	f7f8 fcf7 	bl	8000540 <__aeabi_dmul>
 8007b52:	a371      	add	r3, pc, #452	; (adr r3, 8007d18 <__ieee754_pow+0x730>)
 8007b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b58:	f7f8 fb3c 	bl	80001d4 <__adddf3>
 8007b5c:	4622      	mov	r2, r4
 8007b5e:	4606      	mov	r6, r0
 8007b60:	460f      	mov	r7, r1
 8007b62:	462b      	mov	r3, r5
 8007b64:	4620      	mov	r0, r4
 8007b66:	4629      	mov	r1, r5
 8007b68:	f7f8 fcea 	bl	8000540 <__aeabi_dmul>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4630      	mov	r0, r6
 8007b72:	4639      	mov	r1, r7
 8007b74:	f7f8 fce4 	bl	8000540 <__aeabi_dmul>
 8007b78:	4642      	mov	r2, r8
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	460d      	mov	r5, r1
 8007b7e:	464b      	mov	r3, r9
 8007b80:	ec51 0b18 	vmov	r0, r1, d8
 8007b84:	f7f8 fb26 	bl	80001d4 <__adddf3>
 8007b88:	ec53 2b19 	vmov	r2, r3, d9
 8007b8c:	f7f8 fcd8 	bl	8000540 <__aeabi_dmul>
 8007b90:	4622      	mov	r2, r4
 8007b92:	462b      	mov	r3, r5
 8007b94:	f7f8 fb1e 	bl	80001d4 <__adddf3>
 8007b98:	4642      	mov	r2, r8
 8007b9a:	4682      	mov	sl, r0
 8007b9c:	468b      	mov	fp, r1
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	4640      	mov	r0, r8
 8007ba2:	4649      	mov	r1, r9
 8007ba4:	f7f8 fccc 	bl	8000540 <__aeabi_dmul>
 8007ba8:	4b6b      	ldr	r3, [pc, #428]	; (8007d58 <__ieee754_pow+0x770>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	4606      	mov	r6, r0
 8007bae:	460f      	mov	r7, r1
 8007bb0:	f7f8 fb10 	bl	80001d4 <__adddf3>
 8007bb4:	4652      	mov	r2, sl
 8007bb6:	465b      	mov	r3, fp
 8007bb8:	f7f8 fb0c 	bl	80001d4 <__adddf3>
 8007bbc:	2000      	movs	r0, #0
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4640      	mov	r0, r8
 8007bc8:	4649      	mov	r1, r9
 8007bca:	f7f8 fcb9 	bl	8000540 <__aeabi_dmul>
 8007bce:	4b62      	ldr	r3, [pc, #392]	; (8007d58 <__ieee754_pow+0x770>)
 8007bd0:	4680      	mov	r8, r0
 8007bd2:	4689      	mov	r9, r1
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	4620      	mov	r0, r4
 8007bd8:	4629      	mov	r1, r5
 8007bda:	f7f8 faf9 	bl	80001d0 <__aeabi_dsub>
 8007bde:	4632      	mov	r2, r6
 8007be0:	463b      	mov	r3, r7
 8007be2:	f7f8 faf5 	bl	80001d0 <__aeabi_dsub>
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	4650      	mov	r0, sl
 8007bec:	4659      	mov	r1, fp
 8007bee:	f7f8 faef 	bl	80001d0 <__aeabi_dsub>
 8007bf2:	ec53 2b18 	vmov	r2, r3, d8
 8007bf6:	f7f8 fca3 	bl	8000540 <__aeabi_dmul>
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	460f      	mov	r7, r1
 8007c00:	462b      	mov	r3, r5
 8007c02:	ec51 0b19 	vmov	r0, r1, d9
 8007c06:	f7f8 fc9b 	bl	8000540 <__aeabi_dmul>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4630      	mov	r0, r6
 8007c10:	4639      	mov	r1, r7
 8007c12:	f7f8 fadf 	bl	80001d4 <__adddf3>
 8007c16:	4606      	mov	r6, r0
 8007c18:	460f      	mov	r7, r1
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4640      	mov	r0, r8
 8007c20:	4649      	mov	r1, r9
 8007c22:	f7f8 fad7 	bl	80001d4 <__adddf3>
 8007c26:	a33e      	add	r3, pc, #248	; (adr r3, 8007d20 <__ieee754_pow+0x738>)
 8007c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	4604      	mov	r4, r0
 8007c30:	460d      	mov	r5, r1
 8007c32:	f7f8 fc85 	bl	8000540 <__aeabi_dmul>
 8007c36:	4642      	mov	r2, r8
 8007c38:	ec41 0b18 	vmov	d8, r0, r1
 8007c3c:	464b      	mov	r3, r9
 8007c3e:	4620      	mov	r0, r4
 8007c40:	4629      	mov	r1, r5
 8007c42:	f7f8 fac5 	bl	80001d0 <__aeabi_dsub>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	4639      	mov	r1, r7
 8007c4e:	f7f8 fabf 	bl	80001d0 <__aeabi_dsub>
 8007c52:	a335      	add	r3, pc, #212	; (adr r3, 8007d28 <__ieee754_pow+0x740>)
 8007c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c58:	f7f8 fc72 	bl	8000540 <__aeabi_dmul>
 8007c5c:	a334      	add	r3, pc, #208	; (adr r3, 8007d30 <__ieee754_pow+0x748>)
 8007c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c62:	4606      	mov	r6, r0
 8007c64:	460f      	mov	r7, r1
 8007c66:	4620      	mov	r0, r4
 8007c68:	4629      	mov	r1, r5
 8007c6a:	f7f8 fc69 	bl	8000540 <__aeabi_dmul>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	460b      	mov	r3, r1
 8007c72:	4630      	mov	r0, r6
 8007c74:	4639      	mov	r1, r7
 8007c76:	f7f8 faad 	bl	80001d4 <__adddf3>
 8007c7a:	9a07      	ldr	r2, [sp, #28]
 8007c7c:	4b37      	ldr	r3, [pc, #220]	; (8007d5c <__ieee754_pow+0x774>)
 8007c7e:	4413      	add	r3, r2
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	f7f8 faa6 	bl	80001d4 <__adddf3>
 8007c88:	4682      	mov	sl, r0
 8007c8a:	9805      	ldr	r0, [sp, #20]
 8007c8c:	468b      	mov	fp, r1
 8007c8e:	f7f8 fbed 	bl	800046c <__aeabi_i2d>
 8007c92:	9a07      	ldr	r2, [sp, #28]
 8007c94:	4b32      	ldr	r3, [pc, #200]	; (8007d60 <__ieee754_pow+0x778>)
 8007c96:	4413      	add	r3, r2
 8007c98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c9c:	4606      	mov	r6, r0
 8007c9e:	460f      	mov	r7, r1
 8007ca0:	4652      	mov	r2, sl
 8007ca2:	465b      	mov	r3, fp
 8007ca4:	ec51 0b18 	vmov	r0, r1, d8
 8007ca8:	f7f8 fa94 	bl	80001d4 <__adddf3>
 8007cac:	4642      	mov	r2, r8
 8007cae:	464b      	mov	r3, r9
 8007cb0:	f7f8 fa90 	bl	80001d4 <__adddf3>
 8007cb4:	4632      	mov	r2, r6
 8007cb6:	463b      	mov	r3, r7
 8007cb8:	f7f8 fa8c 	bl	80001d4 <__adddf3>
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	4632      	mov	r2, r6
 8007cc0:	463b      	mov	r3, r7
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	f7f8 fa83 	bl	80001d0 <__aeabi_dsub>
 8007cca:	4642      	mov	r2, r8
 8007ccc:	464b      	mov	r3, r9
 8007cce:	f7f8 fa7f 	bl	80001d0 <__aeabi_dsub>
 8007cd2:	ec53 2b18 	vmov	r2, r3, d8
 8007cd6:	f7f8 fa7b 	bl	80001d0 <__aeabi_dsub>
 8007cda:	4602      	mov	r2, r0
 8007cdc:	460b      	mov	r3, r1
 8007cde:	4650      	mov	r0, sl
 8007ce0:	4659      	mov	r1, fp
 8007ce2:	e610      	b.n	8007906 <__ieee754_pow+0x31e>
 8007ce4:	2401      	movs	r4, #1
 8007ce6:	e6a1      	b.n	8007a2c <__ieee754_pow+0x444>
 8007ce8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007d38 <__ieee754_pow+0x750>
 8007cec:	e617      	b.n	800791e <__ieee754_pow+0x336>
 8007cee:	bf00      	nop
 8007cf0:	4a454eef 	.word	0x4a454eef
 8007cf4:	3fca7e28 	.word	0x3fca7e28
 8007cf8:	93c9db65 	.word	0x93c9db65
 8007cfc:	3fcd864a 	.word	0x3fcd864a
 8007d00:	a91d4101 	.word	0xa91d4101
 8007d04:	3fd17460 	.word	0x3fd17460
 8007d08:	518f264d 	.word	0x518f264d
 8007d0c:	3fd55555 	.word	0x3fd55555
 8007d10:	db6fabff 	.word	0xdb6fabff
 8007d14:	3fdb6db6 	.word	0x3fdb6db6
 8007d18:	33333303 	.word	0x33333303
 8007d1c:	3fe33333 	.word	0x3fe33333
 8007d20:	e0000000 	.word	0xe0000000
 8007d24:	3feec709 	.word	0x3feec709
 8007d28:	dc3a03fd 	.word	0xdc3a03fd
 8007d2c:	3feec709 	.word	0x3feec709
 8007d30:	145b01f5 	.word	0x145b01f5
 8007d34:	be3e2fe0 	.word	0xbe3e2fe0
 8007d38:	00000000 	.word	0x00000000
 8007d3c:	3ff00000 	.word	0x3ff00000
 8007d40:	7ff00000 	.word	0x7ff00000
 8007d44:	43400000 	.word	0x43400000
 8007d48:	0003988e 	.word	0x0003988e
 8007d4c:	000bb679 	.word	0x000bb679
 8007d50:	080083e8 	.word	0x080083e8
 8007d54:	3ff00000 	.word	0x3ff00000
 8007d58:	40080000 	.word	0x40080000
 8007d5c:	08008408 	.word	0x08008408
 8007d60:	080083f8 	.word	0x080083f8
 8007d64:	a3b5      	add	r3, pc, #724	; (adr r3, 800803c <__ieee754_pow+0xa54>)
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	4640      	mov	r0, r8
 8007d6c:	4649      	mov	r1, r9
 8007d6e:	f7f8 fa31 	bl	80001d4 <__adddf3>
 8007d72:	4622      	mov	r2, r4
 8007d74:	ec41 0b1a 	vmov	d10, r0, r1
 8007d78:	462b      	mov	r3, r5
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	4639      	mov	r1, r7
 8007d7e:	f7f8 fa27 	bl	80001d0 <__aeabi_dsub>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	ec51 0b1a 	vmov	r0, r1, d10
 8007d8a:	f7f8 fe69 	bl	8000a60 <__aeabi_dcmpgt>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	f47f ae04 	bne.w	800799c <__ieee754_pow+0x3b4>
 8007d94:	4aa4      	ldr	r2, [pc, #656]	; (8008028 <__ieee754_pow+0xa40>)
 8007d96:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	f340 8108 	ble.w	8007fb0 <__ieee754_pow+0x9c8>
 8007da0:	151b      	asrs	r3, r3, #20
 8007da2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007da6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007daa:	fa4a f303 	asr.w	r3, sl, r3
 8007dae:	445b      	add	r3, fp
 8007db0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007db4:	4e9d      	ldr	r6, [pc, #628]	; (800802c <__ieee754_pow+0xa44>)
 8007db6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007dba:	4116      	asrs	r6, r2
 8007dbc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	ea23 0106 	bic.w	r1, r3, r6
 8007dc6:	f1c2 0214 	rsb	r2, r2, #20
 8007dca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007dce:	fa4a fa02 	asr.w	sl, sl, r2
 8007dd2:	f1bb 0f00 	cmp.w	fp, #0
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	4620      	mov	r0, r4
 8007ddc:	4629      	mov	r1, r5
 8007dde:	bfb8      	it	lt
 8007de0:	f1ca 0a00 	rsblt	sl, sl, #0
 8007de4:	f7f8 f9f4 	bl	80001d0 <__aeabi_dsub>
 8007de8:	ec41 0b19 	vmov	d9, r0, r1
 8007dec:	4642      	mov	r2, r8
 8007dee:	464b      	mov	r3, r9
 8007df0:	ec51 0b19 	vmov	r0, r1, d9
 8007df4:	f7f8 f9ee 	bl	80001d4 <__adddf3>
 8007df8:	a37b      	add	r3, pc, #492	; (adr r3, 8007fe8 <__ieee754_pow+0xa00>)
 8007dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfe:	2000      	movs	r0, #0
 8007e00:	4604      	mov	r4, r0
 8007e02:	460d      	mov	r5, r1
 8007e04:	f7f8 fb9c 	bl	8000540 <__aeabi_dmul>
 8007e08:	ec53 2b19 	vmov	r2, r3, d9
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	460f      	mov	r7, r1
 8007e10:	4620      	mov	r0, r4
 8007e12:	4629      	mov	r1, r5
 8007e14:	f7f8 f9dc 	bl	80001d0 <__aeabi_dsub>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	4649      	mov	r1, r9
 8007e20:	f7f8 f9d6 	bl	80001d0 <__aeabi_dsub>
 8007e24:	a372      	add	r3, pc, #456	; (adr r3, 8007ff0 <__ieee754_pow+0xa08>)
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	f7f8 fb89 	bl	8000540 <__aeabi_dmul>
 8007e2e:	a372      	add	r3, pc, #456	; (adr r3, 8007ff8 <__ieee754_pow+0xa10>)
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	4680      	mov	r8, r0
 8007e36:	4689      	mov	r9, r1
 8007e38:	4620      	mov	r0, r4
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	f7f8 fb80 	bl	8000540 <__aeabi_dmul>
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	4640      	mov	r0, r8
 8007e46:	4649      	mov	r1, r9
 8007e48:	f7f8 f9c4 	bl	80001d4 <__adddf3>
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	460d      	mov	r5, r1
 8007e50:	4602      	mov	r2, r0
 8007e52:	460b      	mov	r3, r1
 8007e54:	4630      	mov	r0, r6
 8007e56:	4639      	mov	r1, r7
 8007e58:	f7f8 f9bc 	bl	80001d4 <__adddf3>
 8007e5c:	4632      	mov	r2, r6
 8007e5e:	463b      	mov	r3, r7
 8007e60:	4680      	mov	r8, r0
 8007e62:	4689      	mov	r9, r1
 8007e64:	f7f8 f9b4 	bl	80001d0 <__aeabi_dsub>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	4629      	mov	r1, r5
 8007e70:	f7f8 f9ae 	bl	80001d0 <__aeabi_dsub>
 8007e74:	4642      	mov	r2, r8
 8007e76:	4606      	mov	r6, r0
 8007e78:	460f      	mov	r7, r1
 8007e7a:	464b      	mov	r3, r9
 8007e7c:	4640      	mov	r0, r8
 8007e7e:	4649      	mov	r1, r9
 8007e80:	f7f8 fb5e 	bl	8000540 <__aeabi_dmul>
 8007e84:	a35e      	add	r3, pc, #376	; (adr r3, 8008000 <__ieee754_pow+0xa18>)
 8007e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	460d      	mov	r5, r1
 8007e8e:	f7f8 fb57 	bl	8000540 <__aeabi_dmul>
 8007e92:	a35d      	add	r3, pc, #372	; (adr r3, 8008008 <__ieee754_pow+0xa20>)
 8007e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e98:	f7f8 f99a 	bl	80001d0 <__aeabi_dsub>
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	462b      	mov	r3, r5
 8007ea0:	f7f8 fb4e 	bl	8000540 <__aeabi_dmul>
 8007ea4:	a35a      	add	r3, pc, #360	; (adr r3, 8008010 <__ieee754_pow+0xa28>)
 8007ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eaa:	f7f8 f993 	bl	80001d4 <__adddf3>
 8007eae:	4622      	mov	r2, r4
 8007eb0:	462b      	mov	r3, r5
 8007eb2:	f7f8 fb45 	bl	8000540 <__aeabi_dmul>
 8007eb6:	a358      	add	r3, pc, #352	; (adr r3, 8008018 <__ieee754_pow+0xa30>)
 8007eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebc:	f7f8 f988 	bl	80001d0 <__aeabi_dsub>
 8007ec0:	4622      	mov	r2, r4
 8007ec2:	462b      	mov	r3, r5
 8007ec4:	f7f8 fb3c 	bl	8000540 <__aeabi_dmul>
 8007ec8:	a355      	add	r3, pc, #340	; (adr r3, 8008020 <__ieee754_pow+0xa38>)
 8007eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ece:	f7f8 f981 	bl	80001d4 <__adddf3>
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	f7f8 fb33 	bl	8000540 <__aeabi_dmul>
 8007eda:	4602      	mov	r2, r0
 8007edc:	460b      	mov	r3, r1
 8007ede:	4640      	mov	r0, r8
 8007ee0:	4649      	mov	r1, r9
 8007ee2:	f7f8 f975 	bl	80001d0 <__aeabi_dsub>
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	460d      	mov	r5, r1
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4640      	mov	r0, r8
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	f7f8 fb25 	bl	8000540 <__aeabi_dmul>
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	ec41 0b19 	vmov	d9, r0, r1
 8007efc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f00:	4620      	mov	r0, r4
 8007f02:	4629      	mov	r1, r5
 8007f04:	f7f8 f964 	bl	80001d0 <__aeabi_dsub>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	ec51 0b19 	vmov	r0, r1, d9
 8007f10:	f7f8 fc40 	bl	8000794 <__aeabi_ddiv>
 8007f14:	4632      	mov	r2, r6
 8007f16:	4604      	mov	r4, r0
 8007f18:	460d      	mov	r5, r1
 8007f1a:	463b      	mov	r3, r7
 8007f1c:	4640      	mov	r0, r8
 8007f1e:	4649      	mov	r1, r9
 8007f20:	f7f8 fb0e 	bl	8000540 <__aeabi_dmul>
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	f7f8 f954 	bl	80001d4 <__adddf3>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	4620      	mov	r0, r4
 8007f32:	4629      	mov	r1, r5
 8007f34:	f7f8 f94c 	bl	80001d0 <__aeabi_dsub>
 8007f38:	4642      	mov	r2, r8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	f7f8 f948 	bl	80001d0 <__aeabi_dsub>
 8007f40:	460b      	mov	r3, r1
 8007f42:	4602      	mov	r2, r0
 8007f44:	493a      	ldr	r1, [pc, #232]	; (8008030 <__ieee754_pow+0xa48>)
 8007f46:	2000      	movs	r0, #0
 8007f48:	f7f8 f942 	bl	80001d0 <__aeabi_dsub>
 8007f4c:	ec41 0b10 	vmov	d0, r0, r1
 8007f50:	ee10 3a90 	vmov	r3, s1
 8007f54:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007f58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f5c:	da2b      	bge.n	8007fb6 <__ieee754_pow+0x9ce>
 8007f5e:	4650      	mov	r0, sl
 8007f60:	f000 f95e 	bl	8008220 <scalbn>
 8007f64:	ec51 0b10 	vmov	r0, r1, d0
 8007f68:	ec53 2b18 	vmov	r2, r3, d8
 8007f6c:	f7ff bbed 	b.w	800774a <__ieee754_pow+0x162>
 8007f70:	4b30      	ldr	r3, [pc, #192]	; (8008034 <__ieee754_pow+0xa4c>)
 8007f72:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007f76:	429e      	cmp	r6, r3
 8007f78:	f77f af0c 	ble.w	8007d94 <__ieee754_pow+0x7ac>
 8007f7c:	4b2e      	ldr	r3, [pc, #184]	; (8008038 <__ieee754_pow+0xa50>)
 8007f7e:	440b      	add	r3, r1
 8007f80:	4303      	orrs	r3, r0
 8007f82:	d009      	beq.n	8007f98 <__ieee754_pow+0x9b0>
 8007f84:	ec51 0b18 	vmov	r0, r1, d8
 8007f88:	2200      	movs	r2, #0
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f7f8 fd4a 	bl	8000a24 <__aeabi_dcmplt>
 8007f90:	3800      	subs	r0, #0
 8007f92:	bf18      	it	ne
 8007f94:	2001      	movne	r0, #1
 8007f96:	e447      	b.n	8007828 <__ieee754_pow+0x240>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	f7f8 f918 	bl	80001d0 <__aeabi_dsub>
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	f7f8 fd52 	bl	8000a4c <__aeabi_dcmpge>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f43f aef3 	beq.w	8007d94 <__ieee754_pow+0x7ac>
 8007fae:	e7e9      	b.n	8007f84 <__ieee754_pow+0x99c>
 8007fb0:	f04f 0a00 	mov.w	sl, #0
 8007fb4:	e71a      	b.n	8007dec <__ieee754_pow+0x804>
 8007fb6:	ec51 0b10 	vmov	r0, r1, d0
 8007fba:	4619      	mov	r1, r3
 8007fbc:	e7d4      	b.n	8007f68 <__ieee754_pow+0x980>
 8007fbe:	491c      	ldr	r1, [pc, #112]	; (8008030 <__ieee754_pow+0xa48>)
 8007fc0:	2000      	movs	r0, #0
 8007fc2:	f7ff bb30 	b.w	8007626 <__ieee754_pow+0x3e>
 8007fc6:	2000      	movs	r0, #0
 8007fc8:	2100      	movs	r1, #0
 8007fca:	f7ff bb2c 	b.w	8007626 <__ieee754_pow+0x3e>
 8007fce:	4630      	mov	r0, r6
 8007fd0:	4639      	mov	r1, r7
 8007fd2:	f7ff bb28 	b.w	8007626 <__ieee754_pow+0x3e>
 8007fd6:	9204      	str	r2, [sp, #16]
 8007fd8:	f7ff bb7a 	b.w	80076d0 <__ieee754_pow+0xe8>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	f7ff bb64 	b.w	80076aa <__ieee754_pow+0xc2>
 8007fe2:	bf00      	nop
 8007fe4:	f3af 8000 	nop.w
 8007fe8:	00000000 	.word	0x00000000
 8007fec:	3fe62e43 	.word	0x3fe62e43
 8007ff0:	fefa39ef 	.word	0xfefa39ef
 8007ff4:	3fe62e42 	.word	0x3fe62e42
 8007ff8:	0ca86c39 	.word	0x0ca86c39
 8007ffc:	be205c61 	.word	0xbe205c61
 8008000:	72bea4d0 	.word	0x72bea4d0
 8008004:	3e663769 	.word	0x3e663769
 8008008:	c5d26bf1 	.word	0xc5d26bf1
 800800c:	3ebbbd41 	.word	0x3ebbbd41
 8008010:	af25de2c 	.word	0xaf25de2c
 8008014:	3f11566a 	.word	0x3f11566a
 8008018:	16bebd93 	.word	0x16bebd93
 800801c:	3f66c16c 	.word	0x3f66c16c
 8008020:	5555553e 	.word	0x5555553e
 8008024:	3fc55555 	.word	0x3fc55555
 8008028:	3fe00000 	.word	0x3fe00000
 800802c:	000fffff 	.word	0x000fffff
 8008030:	3ff00000 	.word	0x3ff00000
 8008034:	4090cbff 	.word	0x4090cbff
 8008038:	3f6f3400 	.word	0x3f6f3400
 800803c:	652b82fe 	.word	0x652b82fe
 8008040:	3c971547 	.word	0x3c971547

08008044 <__ieee754_sqrt>:
 8008044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008048:	ec55 4b10 	vmov	r4, r5, d0
 800804c:	4e55      	ldr	r6, [pc, #340]	; (80081a4 <__ieee754_sqrt+0x160>)
 800804e:	43ae      	bics	r6, r5
 8008050:	ee10 0a10 	vmov	r0, s0
 8008054:	ee10 3a10 	vmov	r3, s0
 8008058:	462a      	mov	r2, r5
 800805a:	4629      	mov	r1, r5
 800805c:	d110      	bne.n	8008080 <__ieee754_sqrt+0x3c>
 800805e:	ee10 2a10 	vmov	r2, s0
 8008062:	462b      	mov	r3, r5
 8008064:	f7f8 fa6c 	bl	8000540 <__aeabi_dmul>
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	4620      	mov	r0, r4
 800806e:	4629      	mov	r1, r5
 8008070:	f7f8 f8b0 	bl	80001d4 <__adddf3>
 8008074:	4604      	mov	r4, r0
 8008076:	460d      	mov	r5, r1
 8008078:	ec45 4b10 	vmov	d0, r4, r5
 800807c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008080:	2d00      	cmp	r5, #0
 8008082:	dc10      	bgt.n	80080a6 <__ieee754_sqrt+0x62>
 8008084:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008088:	4330      	orrs	r0, r6
 800808a:	d0f5      	beq.n	8008078 <__ieee754_sqrt+0x34>
 800808c:	b15d      	cbz	r5, 80080a6 <__ieee754_sqrt+0x62>
 800808e:	ee10 2a10 	vmov	r2, s0
 8008092:	462b      	mov	r3, r5
 8008094:	ee10 0a10 	vmov	r0, s0
 8008098:	f7f8 f89a 	bl	80001d0 <__aeabi_dsub>
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	f7f8 fb78 	bl	8000794 <__aeabi_ddiv>
 80080a4:	e7e6      	b.n	8008074 <__ieee754_sqrt+0x30>
 80080a6:	1512      	asrs	r2, r2, #20
 80080a8:	d074      	beq.n	8008194 <__ieee754_sqrt+0x150>
 80080aa:	07d4      	lsls	r4, r2, #31
 80080ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80080b0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80080b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80080b8:	bf5e      	ittt	pl
 80080ba:	0fda      	lsrpl	r2, r3, #31
 80080bc:	005b      	lslpl	r3, r3, #1
 80080be:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80080c2:	2400      	movs	r4, #0
 80080c4:	0fda      	lsrs	r2, r3, #31
 80080c6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80080ca:	107f      	asrs	r7, r7, #1
 80080cc:	005b      	lsls	r3, r3, #1
 80080ce:	2516      	movs	r5, #22
 80080d0:	4620      	mov	r0, r4
 80080d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80080d6:	1886      	adds	r6, r0, r2
 80080d8:	428e      	cmp	r6, r1
 80080da:	bfde      	ittt	le
 80080dc:	1b89      	suble	r1, r1, r6
 80080de:	18b0      	addle	r0, r6, r2
 80080e0:	18a4      	addle	r4, r4, r2
 80080e2:	0049      	lsls	r1, r1, #1
 80080e4:	3d01      	subs	r5, #1
 80080e6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80080ea:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80080ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80080f2:	d1f0      	bne.n	80080d6 <__ieee754_sqrt+0x92>
 80080f4:	462a      	mov	r2, r5
 80080f6:	f04f 0e20 	mov.w	lr, #32
 80080fa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80080fe:	4281      	cmp	r1, r0
 8008100:	eb06 0c05 	add.w	ip, r6, r5
 8008104:	dc02      	bgt.n	800810c <__ieee754_sqrt+0xc8>
 8008106:	d113      	bne.n	8008130 <__ieee754_sqrt+0xec>
 8008108:	459c      	cmp	ip, r3
 800810a:	d811      	bhi.n	8008130 <__ieee754_sqrt+0xec>
 800810c:	f1bc 0f00 	cmp.w	ip, #0
 8008110:	eb0c 0506 	add.w	r5, ip, r6
 8008114:	da43      	bge.n	800819e <__ieee754_sqrt+0x15a>
 8008116:	2d00      	cmp	r5, #0
 8008118:	db41      	blt.n	800819e <__ieee754_sqrt+0x15a>
 800811a:	f100 0801 	add.w	r8, r0, #1
 800811e:	1a09      	subs	r1, r1, r0
 8008120:	459c      	cmp	ip, r3
 8008122:	bf88      	it	hi
 8008124:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008128:	eba3 030c 	sub.w	r3, r3, ip
 800812c:	4432      	add	r2, r6
 800812e:	4640      	mov	r0, r8
 8008130:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008134:	f1be 0e01 	subs.w	lr, lr, #1
 8008138:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800813c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008140:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008144:	d1db      	bne.n	80080fe <__ieee754_sqrt+0xba>
 8008146:	430b      	orrs	r3, r1
 8008148:	d006      	beq.n	8008158 <__ieee754_sqrt+0x114>
 800814a:	1c50      	adds	r0, r2, #1
 800814c:	bf13      	iteet	ne
 800814e:	3201      	addne	r2, #1
 8008150:	3401      	addeq	r4, #1
 8008152:	4672      	moveq	r2, lr
 8008154:	f022 0201 	bicne.w	r2, r2, #1
 8008158:	1063      	asrs	r3, r4, #1
 800815a:	0852      	lsrs	r2, r2, #1
 800815c:	07e1      	lsls	r1, r4, #31
 800815e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008162:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008166:	bf48      	it	mi
 8008168:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800816c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008170:	4614      	mov	r4, r2
 8008172:	e781      	b.n	8008078 <__ieee754_sqrt+0x34>
 8008174:	0ad9      	lsrs	r1, r3, #11
 8008176:	3815      	subs	r0, #21
 8008178:	055b      	lsls	r3, r3, #21
 800817a:	2900      	cmp	r1, #0
 800817c:	d0fa      	beq.n	8008174 <__ieee754_sqrt+0x130>
 800817e:	02cd      	lsls	r5, r1, #11
 8008180:	d50a      	bpl.n	8008198 <__ieee754_sqrt+0x154>
 8008182:	f1c2 0420 	rsb	r4, r2, #32
 8008186:	fa23 f404 	lsr.w	r4, r3, r4
 800818a:	1e55      	subs	r5, r2, #1
 800818c:	4093      	lsls	r3, r2
 800818e:	4321      	orrs	r1, r4
 8008190:	1b42      	subs	r2, r0, r5
 8008192:	e78a      	b.n	80080aa <__ieee754_sqrt+0x66>
 8008194:	4610      	mov	r0, r2
 8008196:	e7f0      	b.n	800817a <__ieee754_sqrt+0x136>
 8008198:	0049      	lsls	r1, r1, #1
 800819a:	3201      	adds	r2, #1
 800819c:	e7ef      	b.n	800817e <__ieee754_sqrt+0x13a>
 800819e:	4680      	mov	r8, r0
 80081a0:	e7bd      	b.n	800811e <__ieee754_sqrt+0xda>
 80081a2:	bf00      	nop
 80081a4:	7ff00000 	.word	0x7ff00000

080081a8 <with_errno>:
 80081a8:	b570      	push	{r4, r5, r6, lr}
 80081aa:	4604      	mov	r4, r0
 80081ac:	460d      	mov	r5, r1
 80081ae:	4616      	mov	r6, r2
 80081b0:	f000 f8bc 	bl	800832c <__errno>
 80081b4:	4629      	mov	r1, r5
 80081b6:	6006      	str	r6, [r0, #0]
 80081b8:	4620      	mov	r0, r4
 80081ba:	bd70      	pop	{r4, r5, r6, pc}

080081bc <xflow>:
 80081bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081be:	4614      	mov	r4, r2
 80081c0:	461d      	mov	r5, r3
 80081c2:	b108      	cbz	r0, 80081c8 <xflow+0xc>
 80081c4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80081c8:	e9cd 2300 	strd	r2, r3, [sp]
 80081cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081d0:	4620      	mov	r0, r4
 80081d2:	4629      	mov	r1, r5
 80081d4:	f7f8 f9b4 	bl	8000540 <__aeabi_dmul>
 80081d8:	2222      	movs	r2, #34	; 0x22
 80081da:	b003      	add	sp, #12
 80081dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081e0:	f7ff bfe2 	b.w	80081a8 <with_errno>

080081e4 <__math_uflow>:
 80081e4:	b508      	push	{r3, lr}
 80081e6:	2200      	movs	r2, #0
 80081e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081ec:	f7ff ffe6 	bl	80081bc <xflow>
 80081f0:	ec41 0b10 	vmov	d0, r0, r1
 80081f4:	bd08      	pop	{r3, pc}

080081f6 <__math_oflow>:
 80081f6:	b508      	push	{r3, lr}
 80081f8:	2200      	movs	r2, #0
 80081fa:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80081fe:	f7ff ffdd 	bl	80081bc <xflow>
 8008202:	ec41 0b10 	vmov	d0, r0, r1
 8008206:	bd08      	pop	{r3, pc}

08008208 <finite>:
 8008208:	b082      	sub	sp, #8
 800820a:	ed8d 0b00 	vstr	d0, [sp]
 800820e:	9801      	ldr	r0, [sp, #4]
 8008210:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008214:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008218:	0fc0      	lsrs	r0, r0, #31
 800821a:	b002      	add	sp, #8
 800821c:	4770      	bx	lr
	...

08008220 <scalbn>:
 8008220:	b570      	push	{r4, r5, r6, lr}
 8008222:	ec55 4b10 	vmov	r4, r5, d0
 8008226:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800822a:	4606      	mov	r6, r0
 800822c:	462b      	mov	r3, r5
 800822e:	b99a      	cbnz	r2, 8008258 <scalbn+0x38>
 8008230:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008234:	4323      	orrs	r3, r4
 8008236:	d036      	beq.n	80082a6 <scalbn+0x86>
 8008238:	4b39      	ldr	r3, [pc, #228]	; (8008320 <scalbn+0x100>)
 800823a:	4629      	mov	r1, r5
 800823c:	ee10 0a10 	vmov	r0, s0
 8008240:	2200      	movs	r2, #0
 8008242:	f7f8 f97d 	bl	8000540 <__aeabi_dmul>
 8008246:	4b37      	ldr	r3, [pc, #220]	; (8008324 <scalbn+0x104>)
 8008248:	429e      	cmp	r6, r3
 800824a:	4604      	mov	r4, r0
 800824c:	460d      	mov	r5, r1
 800824e:	da10      	bge.n	8008272 <scalbn+0x52>
 8008250:	a32b      	add	r3, pc, #172	; (adr r3, 8008300 <scalbn+0xe0>)
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	e03a      	b.n	80082ce <scalbn+0xae>
 8008258:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800825c:	428a      	cmp	r2, r1
 800825e:	d10c      	bne.n	800827a <scalbn+0x5a>
 8008260:	ee10 2a10 	vmov	r2, s0
 8008264:	4620      	mov	r0, r4
 8008266:	4629      	mov	r1, r5
 8008268:	f7f7 ffb4 	bl	80001d4 <__adddf3>
 800826c:	4604      	mov	r4, r0
 800826e:	460d      	mov	r5, r1
 8008270:	e019      	b.n	80082a6 <scalbn+0x86>
 8008272:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008276:	460b      	mov	r3, r1
 8008278:	3a36      	subs	r2, #54	; 0x36
 800827a:	4432      	add	r2, r6
 800827c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008280:	428a      	cmp	r2, r1
 8008282:	dd08      	ble.n	8008296 <scalbn+0x76>
 8008284:	2d00      	cmp	r5, #0
 8008286:	a120      	add	r1, pc, #128	; (adr r1, 8008308 <scalbn+0xe8>)
 8008288:	e9d1 0100 	ldrd	r0, r1, [r1]
 800828c:	da1c      	bge.n	80082c8 <scalbn+0xa8>
 800828e:	a120      	add	r1, pc, #128	; (adr r1, 8008310 <scalbn+0xf0>)
 8008290:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008294:	e018      	b.n	80082c8 <scalbn+0xa8>
 8008296:	2a00      	cmp	r2, #0
 8008298:	dd08      	ble.n	80082ac <scalbn+0x8c>
 800829a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800829e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80082a6:	ec45 4b10 	vmov	d0, r4, r5
 80082aa:	bd70      	pop	{r4, r5, r6, pc}
 80082ac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80082b0:	da19      	bge.n	80082e6 <scalbn+0xc6>
 80082b2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80082b6:	429e      	cmp	r6, r3
 80082b8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80082bc:	dd0a      	ble.n	80082d4 <scalbn+0xb4>
 80082be:	a112      	add	r1, pc, #72	; (adr r1, 8008308 <scalbn+0xe8>)
 80082c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e2      	bne.n	800828e <scalbn+0x6e>
 80082c8:	a30f      	add	r3, pc, #60	; (adr r3, 8008308 <scalbn+0xe8>)
 80082ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ce:	f7f8 f937 	bl	8000540 <__aeabi_dmul>
 80082d2:	e7cb      	b.n	800826c <scalbn+0x4c>
 80082d4:	a10a      	add	r1, pc, #40	; (adr r1, 8008300 <scalbn+0xe0>)
 80082d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0b8      	beq.n	8008250 <scalbn+0x30>
 80082de:	a10e      	add	r1, pc, #56	; (adr r1, 8008318 <scalbn+0xf8>)
 80082e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082e4:	e7b4      	b.n	8008250 <scalbn+0x30>
 80082e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80082ea:	3236      	adds	r2, #54	; 0x36
 80082ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80082f4:	4620      	mov	r0, r4
 80082f6:	4b0c      	ldr	r3, [pc, #48]	; (8008328 <scalbn+0x108>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	e7e8      	b.n	80082ce <scalbn+0xae>
 80082fc:	f3af 8000 	nop.w
 8008300:	c2f8f359 	.word	0xc2f8f359
 8008304:	01a56e1f 	.word	0x01a56e1f
 8008308:	8800759c 	.word	0x8800759c
 800830c:	7e37e43c 	.word	0x7e37e43c
 8008310:	8800759c 	.word	0x8800759c
 8008314:	fe37e43c 	.word	0xfe37e43c
 8008318:	c2f8f359 	.word	0xc2f8f359
 800831c:	81a56e1f 	.word	0x81a56e1f
 8008320:	43500000 	.word	0x43500000
 8008324:	ffff3cb0 	.word	0xffff3cb0
 8008328:	3c900000 	.word	0x3c900000

0800832c <__errno>:
 800832c:	4b01      	ldr	r3, [pc, #4]	; (8008334 <__errno+0x8>)
 800832e:	6818      	ldr	r0, [r3, #0]
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	20000018 	.word	0x20000018

08008338 <_init>:
 8008338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833a:	bf00      	nop
 800833c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800833e:	bc08      	pop	{r3}
 8008340:	469e      	mov	lr, r3
 8008342:	4770      	bx	lr

08008344 <_fini>:
 8008344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008346:	bf00      	nop
 8008348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800834a:	bc08      	pop	{r3}
 800834c:	469e      	mov	lr, r3
 800834e:	4770      	bx	lr
