<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1638693296">
  <File Type="PA-TCL" Name="CPU.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="CPU_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="CPU_reports.tcl"/>
  <File Type="RDS-RDS" Name="CPU.vds"/>
  <File Type="RDS-UTIL" Name="CPU_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="CPU_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="CPU.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="CPU_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="CPU_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU.vhd"/>
        <Attr Name="ImportTime" Val="1638671363"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU_CTRL.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/ALU_CTRL.vhd"/>
        <Attr Name="ImportTime" Val="1638671363"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/BRANCH_LOGIC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/BRANCH_LOGIC.vhd"/>
        <Attr Name="ImportTime" Val="1638684968"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/FSM_CONTROL.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/FSM_CONTROL.vhd"/>
        <Attr Name="ImportTime" Val="1638685273"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/PRGM_CNTR.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/PRGM_CNTR.vhd"/>
        <Attr Name="ImportTime" Val="1638671363"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/REG_FILE.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/REG_FILE.vhd"/>
        <Attr Name="ImportTime" Val="1638671363"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/SIG_EXTEN.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/SIG_EXTEN.vhd"/>
        <Attr Name="ImportTime" Val="1638691042"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/multi-cycle-cpu-ECE524.srcs/sources_1/new/CPU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/sources_1/new/CPU.vhd"/>
        <Attr Name="ImportTime" Val="1638691772"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../memory.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="CPU"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constrs/zedboard_master_XDC_RevC_D_v3.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../mccpu/multi-cycle-cpu-ECE524/multi-cycle-cpu-ECE524.srcs/constrs_1/imports/constrs/zedboard_master_XDC_RevC_D_v3.xdc"/>
        <Attr Name="ImportTime" Val="1638691906"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="MEMORY"/>
</GenRun>
