use_fpu	,	V_28
PVR0_USE_HW_MUL_MASK	,	V_27
NR_CPUS	,	V_53
endian	,	V_15
PVR2_USE_FPU2_MASK	,	V_29
"no"	,	L_14
c_next	,	F_4
HZ	,	V_18
" MMU:\t\t%x\n"	,	L_15
use_icache	,	V_41
"Dcache:\t\t%ukB\tline length:\t%dB\n"	,	L_34
dcache_size	,	V_45
"CPU-MHz:	%d.%02d\n"	,	L_5
PVR2_DIV_ZERO_EXC_MASK	,	V_37
cpu_clock_freq	,	V_16
PVR2_OPCODE_0x0_ILL_MASK	,	V_32
PVR2_UNALIGNED_EXC_MASK	,	V_33
PVR2_ILL_OPCODE_EXC_MASK	,	V_34
"yes"	,	L_13
"HW:\n Shift:\t\t%s\n"	,	L_9
fpga_family_code	,	V_11
"iopb "	,	L_25
loff_t	,	T_1
"CPU-Family:	MicroBlaze\n"	,	L_2
c_start	,	F_3
PAGE_SIZE	,	V_51
loops_per_jiffy	,	V_17
PVR0_USE_BARREL_MASK	,	V_20
c_stop	,	F_5
""	,	L_22
"little"	,	L_7
"BogoMips:	%lu.%02lu\n"	,	L_6
" MUL:\t\t%s\n"	,	L_16
"fsl "	,	L_29
cpu_ver	,	V_6
"big"	,	L_8
icache_size	,	V_42
seq_printf	,	F_2
"Icache:\t\tno\n"	,	L_33
PVR2_USE_FSL_EXC	,	V_39
pos	,	V_52
"un"	,	L_31
"unal "	,	L_23
PVR2_FPU_EXC_MASK	,	V_38
seq_file	,	V_1
"PVR-USR1:\t%02x\n"	,	L_40
i	,	V_7
use_exc	,	V_31
k	,	V_12
m	,	V_2
use_instr	,	V_19
hw_debug	,	V_48
"PVR-USR2:\t%08x\n"	,	L_41
PVR2_IOPB_BUS_EXC_MASK	,	V_35
family_string_lookup	,	V_8
s	,	V_9
" PCMP:\t\t%s\n"	,	L_11
v	,	V_3
"ill "	,	L_24
use_dcache	,	V_44
ver_code	,	V_14
"fpu "	,	L_28
cpuinfo	,	V_10
show_cpuinfo	,	F_1
PVR0_USE_FPU_MASK	,	V_30
count	,	V_4
"dopb "	,	L_26
PVR2_USE_MSR_INSTR	,	V_21
PVR2_DOPB_BUS_EXC_MASK	,	V_36
dcache_line_length	,	V_46
" MSR:\t\t%s\n"	,	L_10
"v1"	,	L_19
"FPGA-Arch:	%s\n"	,	L_3
"HW-Debug:\t%s\n"	,	L_39
"Stream-insns:\t%sprivileged\n"	,	L_30
icache_line_length	,	V_43
mmu_privins	,	V_40
" Exc:\t\t%s%s%s%s%s%s%s%s\n"	,	L_20
"zero "	,	L_27
"CPU-Ver:	%s, %s endian\n"	,	L_4
"Page size:\t%lu\n"	,	L_42
" FPU:\t\t%s\n"	,	L_17
mmu	,	V_24
"v2"	,	L_18
"write-back\n"	,	L_36
"Icache:\t\t%ukB\tline length:\t%dB\n"	,	L_32
"Dcache:\t\tno\n"	,	L_38
cpu_ver_lookup	,	V_13
"write-through\n"	,	L_37
dcache_wb	,	V_47
pvr_user2	,	V_50
PVR0_USE_DIV_MASK	,	V_23
"op0x0 "	,	L_21
" DIV:\t\t%s\n"	,	L_12
PVR2_USE_PCMP_INSTR	,	V_22
use_mult	,	V_25
pvr_user1	,	V_49
"Unknown"	,	L_1
"Dcache-Policy:\t"	,	L_35
fpga_family	,	V_5
PVR2_USE_MUL64_MASK	,	V_26
