<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4326' type='4311'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11952'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11959'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26537'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='88'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276859' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276859' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276911' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='276911' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1716'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5054' c='_ZL17hasUndefRegUpdatejjb'/>
