
Task_17_ES.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000029c2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000029c2  00002a36  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001e00  00000000  00000000  00002a50  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000cac  00000000  00000000  00004850  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000054fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  0000563c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  000057ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000073f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000082e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00009090  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  000091f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000947d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009c4b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ec       	ldi	r30, 0xC2	; 194
      68:	f9 e2       	ldi	r31, 0x29	; 41
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 da 12 	call	0x25b4	; 0x25b4 <main>
      7a:	0c 94 df 14 	jmp	0x29be	; 0x29be <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 c4 14 	jmp	0x2988	; 0x2988 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 a8 14 	jmp	0x2950	; 0x2950 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 c4 14 	jmp	0x2988	; 0x2988 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 b4 14 	jmp	0x2968	; 0x2968 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 b8 14 	jmp	0x2970	; 0x2970 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 d4 14 	jmp	0x29a8	; 0x29a8 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_enumSetPinDirection>:
 =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 =>Copy_u8Direction --> Pin Direction [ DIO_PIN_OUTPUT , DIO_PIN_INPUT ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinDirection(u8 Copy_u8PORT, u8 Copy_u8PIN,
		u8 Copy_u8Direction) {
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	28 97       	sbiw	r28, 0x08	; 8
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	8a 83       	std	Y+2, r24	; 0x02
     b4c:	6b 83       	std	Y+3, r22	; 0x03
     b4e:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK;
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7)) {
     b54:	8a 81       	ldd	r24, Y+2	; 0x02
     b56:	84 30       	cpi	r24, 0x04	; 4
     b58:	08 f0       	brcs	.+2      	; 0xb5c <DIO_enumSetPinDirection+0x26>
     b5a:	f1 c0       	rjmp	.+482    	; 0xd3e <DIO_enumSetPinDirection+0x208>
     b5c:	8b 81       	ldd	r24, Y+3	; 0x03
     b5e:	88 30       	cpi	r24, 0x08	; 8
     b60:	08 f0       	brcs	.+2      	; 0xb64 <DIO_enumSetPinDirection+0x2e>
     b62:	ed c0       	rjmp	.+474    	; 0xd3e <DIO_enumSetPinDirection+0x208>
		if (Copy_u8Direction == DIO_PIN_OUTPUT) {
     b64:	8c 81       	ldd	r24, Y+4	; 0x04
     b66:	81 30       	cpi	r24, 0x01	; 1
     b68:	09 f0       	breq	.+2      	; 0xb6c <DIO_enumSetPinDirection+0x36>
     b6a:	6f c0       	rjmp	.+222    	; 0xc4a <DIO_enumSetPinDirection+0x114>
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT) {
     b6c:	8a 81       	ldd	r24, Y+2	; 0x02
     b6e:	28 2f       	mov	r18, r24
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	38 87       	std	Y+8, r19	; 0x08
     b74:	2f 83       	std	Y+7, r18	; 0x07
     b76:	8f 81       	ldd	r24, Y+7	; 0x07
     b78:	98 85       	ldd	r25, Y+8	; 0x08
     b7a:	81 30       	cpi	r24, 0x01	; 1
     b7c:	91 05       	cpc	r25, r1
     b7e:	49 f1       	breq	.+82     	; 0xbd2 <DIO_enumSetPinDirection+0x9c>
     b80:	2f 81       	ldd	r18, Y+7	; 0x07
     b82:	38 85       	ldd	r19, Y+8	; 0x08
     b84:	22 30       	cpi	r18, 0x02	; 2
     b86:	31 05       	cpc	r19, r1
     b88:	2c f4       	brge	.+10     	; 0xb94 <DIO_enumSetPinDirection+0x5e>
     b8a:	8f 81       	ldd	r24, Y+7	; 0x07
     b8c:	98 85       	ldd	r25, Y+8	; 0x08
     b8e:	00 97       	sbiw	r24, 0x00	; 0
     b90:	61 f0       	breq	.+24     	; 0xbaa <DIO_enumSetPinDirection+0x74>
     b92:	d6 c0       	rjmp	.+428    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
     b94:	2f 81       	ldd	r18, Y+7	; 0x07
     b96:	38 85       	ldd	r19, Y+8	; 0x08
     b98:	22 30       	cpi	r18, 0x02	; 2
     b9a:	31 05       	cpc	r19, r1
     b9c:	71 f1       	breq	.+92     	; 0xbfa <DIO_enumSetPinDirection+0xc4>
     b9e:	8f 81       	ldd	r24, Y+7	; 0x07
     ba0:	98 85       	ldd	r25, Y+8	; 0x08
     ba2:	83 30       	cpi	r24, 0x03	; 3
     ba4:	91 05       	cpc	r25, r1
     ba6:	e9 f1       	breq	.+122    	; 0xc22 <DIO_enumSetPinDirection+0xec>
     ba8:	cb c0       	rjmp	.+406    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTA:
				SET_BIT(DDRA_Register, Copy_u8PIN);
     baa:	aa e3       	ldi	r26, 0x3A	; 58
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	ea e3       	ldi	r30, 0x3A	; 58
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	48 2f       	mov	r20, r24
     bb6:	8b 81       	ldd	r24, Y+3	; 0x03
     bb8:	28 2f       	mov	r18, r24
     bba:	30 e0       	ldi	r19, 0x00	; 0
     bbc:	81 e0       	ldi	r24, 0x01	; 1
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	02 2e       	mov	r0, r18
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <DIO_enumSetPinDirection+0x92>
     bc4:	88 0f       	add	r24, r24
     bc6:	99 1f       	adc	r25, r25
     bc8:	0a 94       	dec	r0
     bca:	e2 f7       	brpl	.-8      	; 0xbc4 <DIO_enumSetPinDirection+0x8e>
     bcc:	84 2b       	or	r24, r20
     bce:	8c 93       	st	X, r24
     bd0:	b7 c0       	rjmp	.+366    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTB:
				SET_BIT(DDRB_Register, Copy_u8PIN);
     bd2:	a7 e3       	ldi	r26, 0x37	; 55
     bd4:	b0 e0       	ldi	r27, 0x00	; 0
     bd6:	e7 e3       	ldi	r30, 0x37	; 55
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	48 2f       	mov	r20, r24
     bde:	8b 81       	ldd	r24, Y+3	; 0x03
     be0:	28 2f       	mov	r18, r24
     be2:	30 e0       	ldi	r19, 0x00	; 0
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	02 2e       	mov	r0, r18
     bea:	02 c0       	rjmp	.+4      	; 0xbf0 <DIO_enumSetPinDirection+0xba>
     bec:	88 0f       	add	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	0a 94       	dec	r0
     bf2:	e2 f7       	brpl	.-8      	; 0xbec <DIO_enumSetPinDirection+0xb6>
     bf4:	84 2b       	or	r24, r20
     bf6:	8c 93       	st	X, r24
     bf8:	a3 c0       	rjmp	.+326    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTC:
				SET_BIT(DDRC_Register, Copy_u8PIN);
     bfa:	a4 e3       	ldi	r26, 0x34	; 52
     bfc:	b0 e0       	ldi	r27, 0x00	; 0
     bfe:	e4 e3       	ldi	r30, 0x34	; 52
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	48 2f       	mov	r20, r24
     c06:	8b 81       	ldd	r24, Y+3	; 0x03
     c08:	28 2f       	mov	r18, r24
     c0a:	30 e0       	ldi	r19, 0x00	; 0
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	02 2e       	mov	r0, r18
     c12:	02 c0       	rjmp	.+4      	; 0xc18 <DIO_enumSetPinDirection+0xe2>
     c14:	88 0f       	add	r24, r24
     c16:	99 1f       	adc	r25, r25
     c18:	0a 94       	dec	r0
     c1a:	e2 f7       	brpl	.-8      	; 0xc14 <DIO_enumSetPinDirection+0xde>
     c1c:	84 2b       	or	r24, r20
     c1e:	8c 93       	st	X, r24
     c20:	8f c0       	rjmp	.+286    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTD:
				SET_BIT(DDRD_Register, Copy_u8PIN);
     c22:	a1 e3       	ldi	r26, 0x31	; 49
     c24:	b0 e0       	ldi	r27, 0x00	; 0
     c26:	e1 e3       	ldi	r30, 0x31	; 49
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	80 81       	ld	r24, Z
     c2c:	48 2f       	mov	r20, r24
     c2e:	8b 81       	ldd	r24, Y+3	; 0x03
     c30:	28 2f       	mov	r18, r24
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	81 e0       	ldi	r24, 0x01	; 1
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	02 2e       	mov	r0, r18
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <DIO_enumSetPinDirection+0x10a>
     c3c:	88 0f       	add	r24, r24
     c3e:	99 1f       	adc	r25, r25
     c40:	0a 94       	dec	r0
     c42:	e2 f7       	brpl	.-8      	; 0xc3c <DIO_enumSetPinDirection+0x106>
     c44:	84 2b       	or	r24, r20
     c46:	8c 93       	st	X, r24
     c48:	7b c0       	rjmp	.+246    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			}
		}

		else if (Copy_u8Direction == DIO_PIN_INPUT) {
     c4a:	8c 81       	ldd	r24, Y+4	; 0x04
     c4c:	88 23       	and	r24, r24
     c4e:	09 f0       	breq	.+2      	; 0xc52 <DIO_enumSetPinDirection+0x11c>
     c50:	74 c0       	rjmp	.+232    	; 0xd3a <DIO_enumSetPinDirection+0x204>
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT) {
     c52:	8a 81       	ldd	r24, Y+2	; 0x02
     c54:	28 2f       	mov	r18, r24
     c56:	30 e0       	ldi	r19, 0x00	; 0
     c58:	3e 83       	std	Y+6, r19	; 0x06
     c5a:	2d 83       	std	Y+5, r18	; 0x05
     c5c:	8d 81       	ldd	r24, Y+5	; 0x05
     c5e:	9e 81       	ldd	r25, Y+6	; 0x06
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	91 05       	cpc	r25, r1
     c64:	59 f1       	breq	.+86     	; 0xcbc <DIO_enumSetPinDirection+0x186>
     c66:	2d 81       	ldd	r18, Y+5	; 0x05
     c68:	3e 81       	ldd	r19, Y+6	; 0x06
     c6a:	22 30       	cpi	r18, 0x02	; 2
     c6c:	31 05       	cpc	r19, r1
     c6e:	2c f4       	brge	.+10     	; 0xc7a <DIO_enumSetPinDirection+0x144>
     c70:	8d 81       	ldd	r24, Y+5	; 0x05
     c72:	9e 81       	ldd	r25, Y+6	; 0x06
     c74:	00 97       	sbiw	r24, 0x00	; 0
     c76:	69 f0       	breq	.+26     	; 0xc92 <DIO_enumSetPinDirection+0x15c>
     c78:	63 c0       	rjmp	.+198    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
     c7a:	2d 81       	ldd	r18, Y+5	; 0x05
     c7c:	3e 81       	ldd	r19, Y+6	; 0x06
     c7e:	22 30       	cpi	r18, 0x02	; 2
     c80:	31 05       	cpc	r19, r1
     c82:	89 f1       	breq	.+98     	; 0xce6 <DIO_enumSetPinDirection+0x1b0>
     c84:	8d 81       	ldd	r24, Y+5	; 0x05
     c86:	9e 81       	ldd	r25, Y+6	; 0x06
     c88:	83 30       	cpi	r24, 0x03	; 3
     c8a:	91 05       	cpc	r25, r1
     c8c:	09 f4       	brne	.+2      	; 0xc90 <DIO_enumSetPinDirection+0x15a>
     c8e:	40 c0       	rjmp	.+128    	; 0xd10 <DIO_enumSetPinDirection+0x1da>
     c90:	57 c0       	rjmp	.+174    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTA:
				CLR_BIT(DDRA_Register, Copy_u8PIN);
     c92:	aa e3       	ldi	r26, 0x3A	; 58
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	ea e3       	ldi	r30, 0x3A	; 58
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	80 81       	ld	r24, Z
     c9c:	48 2f       	mov	r20, r24
     c9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ca0:	28 2f       	mov	r18, r24
     ca2:	30 e0       	ldi	r19, 0x00	; 0
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	02 2e       	mov	r0, r18
     caa:	02 c0       	rjmp	.+4      	; 0xcb0 <DIO_enumSetPinDirection+0x17a>
     cac:	88 0f       	add	r24, r24
     cae:	99 1f       	adc	r25, r25
     cb0:	0a 94       	dec	r0
     cb2:	e2 f7       	brpl	.-8      	; 0xcac <DIO_enumSetPinDirection+0x176>
     cb4:	80 95       	com	r24
     cb6:	84 23       	and	r24, r20
     cb8:	8c 93       	st	X, r24
     cba:	42 c0       	rjmp	.+132    	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTB:
				CLR_BIT(DDRB_Register, Copy_u8PIN);
     cbc:	a7 e3       	ldi	r26, 0x37	; 55
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	e7 e3       	ldi	r30, 0x37	; 55
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	48 2f       	mov	r20, r24
     cc8:	8b 81       	ldd	r24, Y+3	; 0x03
     cca:	28 2f       	mov	r18, r24
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	02 2e       	mov	r0, r18
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <DIO_enumSetPinDirection+0x1a4>
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	0a 94       	dec	r0
     cdc:	e2 f7       	brpl	.-8      	; 0xcd6 <DIO_enumSetPinDirection+0x1a0>
     cde:	80 95       	com	r24
     ce0:	84 23       	and	r24, r20
     ce2:	8c 93       	st	X, r24
     ce4:	2d c0       	rjmp	.+90     	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTC:
				CLR_BIT(DDRC_Register, Copy_u8PIN);
     ce6:	a4 e3       	ldi	r26, 0x34	; 52
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e4 e3       	ldi	r30, 0x34	; 52
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	48 2f       	mov	r20, r24
     cf2:	8b 81       	ldd	r24, Y+3	; 0x03
     cf4:	28 2f       	mov	r18, r24
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	02 2e       	mov	r0, r18
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <DIO_enumSetPinDirection+0x1ce>
     d00:	88 0f       	add	r24, r24
     d02:	99 1f       	adc	r25, r25
     d04:	0a 94       	dec	r0
     d06:	e2 f7       	brpl	.-8      	; 0xd00 <DIO_enumSetPinDirection+0x1ca>
     d08:	80 95       	com	r24
     d0a:	84 23       	and	r24, r20
     d0c:	8c 93       	st	X, r24
     d0e:	18 c0       	rjmp	.+48     	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			case DIO_PORTD:
				CLR_BIT(DDRD_Register, Copy_u8PIN);
     d10:	a1 e3       	ldi	r26, 0x31	; 49
     d12:	b0 e0       	ldi	r27, 0x00	; 0
     d14:	e1 e3       	ldi	r30, 0x31	; 49
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	80 81       	ld	r24, Z
     d1a:	48 2f       	mov	r20, r24
     d1c:	8b 81       	ldd	r24, Y+3	; 0x03
     d1e:	28 2f       	mov	r18, r24
     d20:	30 e0       	ldi	r19, 0x00	; 0
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	02 2e       	mov	r0, r18
     d28:	02 c0       	rjmp	.+4      	; 0xd2e <DIO_enumSetPinDirection+0x1f8>
     d2a:	88 0f       	add	r24, r24
     d2c:	99 1f       	adc	r25, r25
     d2e:	0a 94       	dec	r0
     d30:	e2 f7       	brpl	.-8      	; 0xd2a <DIO_enumSetPinDirection+0x1f4>
     d32:	80 95       	com	r24
     d34:	84 23       	and	r24, r20
     d36:	8c 93       	st	X, r24
     d38:	03 c0       	rjmp	.+6      	; 0xd40 <DIO_enumSetPinDirection+0x20a>
				break;
			}
		}

		else {
			LOC_enumState = DIO_NOK;
     d3a:	19 82       	std	Y+1, r1	; 0x01
     d3c:	01 c0       	rjmp	.+2      	; 0xd40 <DIO_enumSetPinDirection+0x20a>
		}
	}

	else {
		LOC_enumState = DIO_NOK;
     d3e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
     d40:	89 81       	ldd	r24, Y+1	; 0x01

}
     d42:	28 96       	adiw	r28, 0x08	; 8
     d44:	0f b6       	in	r0, 0x3f	; 63
     d46:	f8 94       	cli
     d48:	de bf       	out	0x3e, r29	; 62
     d4a:	0f be       	out	0x3f, r0	; 63
     d4c:	cd bf       	out	0x3d, r28	; 61
     d4e:	cf 91       	pop	r28
     d50:	df 91       	pop	r29
     d52:	08 95       	ret

00000d54 <DIO_enumSetPinValue>:
 =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 =>Copy_u8Value --> Pin Direction [ DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinValue(u8 Copy_u8PORT, u8 Copy_u8PIN,
		u8 Copy_u8Value) {
     d54:	df 93       	push	r29
     d56:	cf 93       	push	r28
     d58:	cd b7       	in	r28, 0x3d	; 61
     d5a:	de b7       	in	r29, 0x3e	; 62
     d5c:	28 97       	sbiw	r28, 0x08	; 8
     d5e:	0f b6       	in	r0, 0x3f	; 63
     d60:	f8 94       	cli
     d62:	de bf       	out	0x3e, r29	; 62
     d64:	0f be       	out	0x3f, r0	; 63
     d66:	cd bf       	out	0x3d, r28	; 61
     d68:	8a 83       	std	Y+2, r24	; 0x02
     d6a:	6b 83       	std	Y+3, r22	; 0x03
     d6c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK;
     d6e:	81 e0       	ldi	r24, 0x01	; 1
     d70:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7)) {
     d72:	8a 81       	ldd	r24, Y+2	; 0x02
     d74:	84 30       	cpi	r24, 0x04	; 4
     d76:	08 f0       	brcs	.+2      	; 0xd7a <DIO_enumSetPinValue+0x26>
     d78:	f1 c0       	rjmp	.+482    	; 0xf5c <DIO_enumSetPinValue+0x208>
     d7a:	8b 81       	ldd	r24, Y+3	; 0x03
     d7c:	88 30       	cpi	r24, 0x08	; 8
     d7e:	08 f0       	brcs	.+2      	; 0xd82 <DIO_enumSetPinValue+0x2e>
     d80:	ed c0       	rjmp	.+474    	; 0xf5c <DIO_enumSetPinValue+0x208>
		if (Copy_u8Value == DIO_PIN_HIGH) {
     d82:	8c 81       	ldd	r24, Y+4	; 0x04
     d84:	81 30       	cpi	r24, 0x01	; 1
     d86:	09 f0       	breq	.+2      	; 0xd8a <DIO_enumSetPinValue+0x36>
     d88:	6f c0       	rjmp	.+222    	; 0xe68 <DIO_enumSetPinValue+0x114>
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT) {
     d8a:	8a 81       	ldd	r24, Y+2	; 0x02
     d8c:	28 2f       	mov	r18, r24
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	38 87       	std	Y+8, r19	; 0x08
     d92:	2f 83       	std	Y+7, r18	; 0x07
     d94:	8f 81       	ldd	r24, Y+7	; 0x07
     d96:	98 85       	ldd	r25, Y+8	; 0x08
     d98:	81 30       	cpi	r24, 0x01	; 1
     d9a:	91 05       	cpc	r25, r1
     d9c:	49 f1       	breq	.+82     	; 0xdf0 <DIO_enumSetPinValue+0x9c>
     d9e:	2f 81       	ldd	r18, Y+7	; 0x07
     da0:	38 85       	ldd	r19, Y+8	; 0x08
     da2:	22 30       	cpi	r18, 0x02	; 2
     da4:	31 05       	cpc	r19, r1
     da6:	2c f4       	brge	.+10     	; 0xdb2 <DIO_enumSetPinValue+0x5e>
     da8:	8f 81       	ldd	r24, Y+7	; 0x07
     daa:	98 85       	ldd	r25, Y+8	; 0x08
     dac:	00 97       	sbiw	r24, 0x00	; 0
     dae:	61 f0       	breq	.+24     	; 0xdc8 <DIO_enumSetPinValue+0x74>
     db0:	d6 c0       	rjmp	.+428    	; 0xf5e <DIO_enumSetPinValue+0x20a>
     db2:	2f 81       	ldd	r18, Y+7	; 0x07
     db4:	38 85       	ldd	r19, Y+8	; 0x08
     db6:	22 30       	cpi	r18, 0x02	; 2
     db8:	31 05       	cpc	r19, r1
     dba:	71 f1       	breq	.+92     	; 0xe18 <DIO_enumSetPinValue+0xc4>
     dbc:	8f 81       	ldd	r24, Y+7	; 0x07
     dbe:	98 85       	ldd	r25, Y+8	; 0x08
     dc0:	83 30       	cpi	r24, 0x03	; 3
     dc2:	91 05       	cpc	r25, r1
     dc4:	e9 f1       	breq	.+122    	; 0xe40 <DIO_enumSetPinValue+0xec>
     dc6:	cb c0       	rjmp	.+406    	; 0xf5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTA:
				SET_BIT(PORTA_Register, Copy_u8PIN);
     dc8:	ab e3       	ldi	r26, 0x3B	; 59
     dca:	b0 e0       	ldi	r27, 0x00	; 0
     dcc:	eb e3       	ldi	r30, 0x3B	; 59
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	48 2f       	mov	r20, r24
     dd4:	8b 81       	ldd	r24, Y+3	; 0x03
     dd6:	28 2f       	mov	r18, r24
     dd8:	30 e0       	ldi	r19, 0x00	; 0
     dda:	81 e0       	ldi	r24, 0x01	; 1
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	02 2e       	mov	r0, r18
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <DIO_enumSetPinValue+0x92>
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	0a 94       	dec	r0
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <DIO_enumSetPinValue+0x8e>
     dea:	84 2b       	or	r24, r20
     dec:	8c 93       	st	X, r24
     dee:	b7 c0       	rjmp	.+366    	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTB:
				SET_BIT(PORTB_Register, Copy_u8PIN);
     df0:	a8 e3       	ldi	r26, 0x38	; 56
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e8 e3       	ldi	r30, 0x38	; 56
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	48 2f       	mov	r20, r24
     dfc:	8b 81       	ldd	r24, Y+3	; 0x03
     dfe:	28 2f       	mov	r18, r24
     e00:	30 e0       	ldi	r19, 0x00	; 0
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	02 2e       	mov	r0, r18
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <DIO_enumSetPinValue+0xba>
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	0a 94       	dec	r0
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <DIO_enumSetPinValue+0xb6>
     e12:	84 2b       	or	r24, r20
     e14:	8c 93       	st	X, r24
     e16:	a3 c0       	rjmp	.+326    	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTC:
				SET_BIT(PORTC_Register, Copy_u8PIN);
     e18:	a5 e3       	ldi	r26, 0x35	; 53
     e1a:	b0 e0       	ldi	r27, 0x00	; 0
     e1c:	e5 e3       	ldi	r30, 0x35	; 53
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	48 2f       	mov	r20, r24
     e24:	8b 81       	ldd	r24, Y+3	; 0x03
     e26:	28 2f       	mov	r18, r24
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	02 2e       	mov	r0, r18
     e30:	02 c0       	rjmp	.+4      	; 0xe36 <DIO_enumSetPinValue+0xe2>
     e32:	88 0f       	add	r24, r24
     e34:	99 1f       	adc	r25, r25
     e36:	0a 94       	dec	r0
     e38:	e2 f7       	brpl	.-8      	; 0xe32 <DIO_enumSetPinValue+0xde>
     e3a:	84 2b       	or	r24, r20
     e3c:	8c 93       	st	X, r24
     e3e:	8f c0       	rjmp	.+286    	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTD:
				SET_BIT(PORTD_Register, Copy_u8PIN);
     e40:	a2 e3       	ldi	r26, 0x32	; 50
     e42:	b0 e0       	ldi	r27, 0x00	; 0
     e44:	e2 e3       	ldi	r30, 0x32	; 50
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	48 2f       	mov	r20, r24
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	28 2f       	mov	r18, r24
     e50:	30 e0       	ldi	r19, 0x00	; 0
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	02 2e       	mov	r0, r18
     e58:	02 c0       	rjmp	.+4      	; 0xe5e <DIO_enumSetPinValue+0x10a>
     e5a:	88 0f       	add	r24, r24
     e5c:	99 1f       	adc	r25, r25
     e5e:	0a 94       	dec	r0
     e60:	e2 f7       	brpl	.-8      	; 0xe5a <DIO_enumSetPinValue+0x106>
     e62:	84 2b       	or	r24, r20
     e64:	8c 93       	st	X, r24
     e66:	7b c0       	rjmp	.+246    	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW) {
     e68:	8c 81       	ldd	r24, Y+4	; 0x04
     e6a:	88 23       	and	r24, r24
     e6c:	09 f0       	breq	.+2      	; 0xe70 <DIO_enumSetPinValue+0x11c>
     e6e:	74 c0       	rjmp	.+232    	; 0xf58 <DIO_enumSetPinValue+0x204>
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT) {
     e70:	8a 81       	ldd	r24, Y+2	; 0x02
     e72:	28 2f       	mov	r18, r24
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	3e 83       	std	Y+6, r19	; 0x06
     e78:	2d 83       	std	Y+5, r18	; 0x05
     e7a:	8d 81       	ldd	r24, Y+5	; 0x05
     e7c:	9e 81       	ldd	r25, Y+6	; 0x06
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	91 05       	cpc	r25, r1
     e82:	59 f1       	breq	.+86     	; 0xeda <DIO_enumSetPinValue+0x186>
     e84:	2d 81       	ldd	r18, Y+5	; 0x05
     e86:	3e 81       	ldd	r19, Y+6	; 0x06
     e88:	22 30       	cpi	r18, 0x02	; 2
     e8a:	31 05       	cpc	r19, r1
     e8c:	2c f4       	brge	.+10     	; 0xe98 <DIO_enumSetPinValue+0x144>
     e8e:	8d 81       	ldd	r24, Y+5	; 0x05
     e90:	9e 81       	ldd	r25, Y+6	; 0x06
     e92:	00 97       	sbiw	r24, 0x00	; 0
     e94:	69 f0       	breq	.+26     	; 0xeb0 <DIO_enumSetPinValue+0x15c>
     e96:	63 c0       	rjmp	.+198    	; 0xf5e <DIO_enumSetPinValue+0x20a>
     e98:	2d 81       	ldd	r18, Y+5	; 0x05
     e9a:	3e 81       	ldd	r19, Y+6	; 0x06
     e9c:	22 30       	cpi	r18, 0x02	; 2
     e9e:	31 05       	cpc	r19, r1
     ea0:	89 f1       	breq	.+98     	; 0xf04 <DIO_enumSetPinValue+0x1b0>
     ea2:	8d 81       	ldd	r24, Y+5	; 0x05
     ea4:	9e 81       	ldd	r25, Y+6	; 0x06
     ea6:	83 30       	cpi	r24, 0x03	; 3
     ea8:	91 05       	cpc	r25, r1
     eaa:	09 f4       	brne	.+2      	; 0xeae <DIO_enumSetPinValue+0x15a>
     eac:	40 c0       	rjmp	.+128    	; 0xf2e <DIO_enumSetPinValue+0x1da>
     eae:	57 c0       	rjmp	.+174    	; 0xf5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTA:
				CLR_BIT(PORTA_Register, Copy_u8PIN);
     eb0:	ab e3       	ldi	r26, 0x3B	; 59
     eb2:	b0 e0       	ldi	r27, 0x00	; 0
     eb4:	eb e3       	ldi	r30, 0x3B	; 59
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	48 2f       	mov	r20, r24
     ebc:	8b 81       	ldd	r24, Y+3	; 0x03
     ebe:	28 2f       	mov	r18, r24
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	02 2e       	mov	r0, r18
     ec8:	02 c0       	rjmp	.+4      	; 0xece <DIO_enumSetPinValue+0x17a>
     eca:	88 0f       	add	r24, r24
     ecc:	99 1f       	adc	r25, r25
     ece:	0a 94       	dec	r0
     ed0:	e2 f7       	brpl	.-8      	; 0xeca <DIO_enumSetPinValue+0x176>
     ed2:	80 95       	com	r24
     ed4:	84 23       	and	r24, r20
     ed6:	8c 93       	st	X, r24
     ed8:	42 c0       	rjmp	.+132    	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTB:
				CLR_BIT(PORTB_Register, Copy_u8PIN);
     eda:	a8 e3       	ldi	r26, 0x38	; 56
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	e8 e3       	ldi	r30, 0x38	; 56
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	48 2f       	mov	r20, r24
     ee6:	8b 81       	ldd	r24, Y+3	; 0x03
     ee8:	28 2f       	mov	r18, r24
     eea:	30 e0       	ldi	r19, 0x00	; 0
     eec:	81 e0       	ldi	r24, 0x01	; 1
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	02 2e       	mov	r0, r18
     ef2:	02 c0       	rjmp	.+4      	; 0xef8 <DIO_enumSetPinValue+0x1a4>
     ef4:	88 0f       	add	r24, r24
     ef6:	99 1f       	adc	r25, r25
     ef8:	0a 94       	dec	r0
     efa:	e2 f7       	brpl	.-8      	; 0xef4 <DIO_enumSetPinValue+0x1a0>
     efc:	80 95       	com	r24
     efe:	84 23       	and	r24, r20
     f00:	8c 93       	st	X, r24
     f02:	2d c0       	rjmp	.+90     	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTC:
				CLR_BIT(PORTC_Register, Copy_u8PIN);
     f04:	a5 e3       	ldi	r26, 0x35	; 53
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	e5 e3       	ldi	r30, 0x35	; 53
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	48 2f       	mov	r20, r24
     f10:	8b 81       	ldd	r24, Y+3	; 0x03
     f12:	28 2f       	mov	r18, r24
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	02 2e       	mov	r0, r18
     f1c:	02 c0       	rjmp	.+4      	; 0xf22 <DIO_enumSetPinValue+0x1ce>
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	0a 94       	dec	r0
     f24:	e2 f7       	brpl	.-8      	; 0xf1e <DIO_enumSetPinValue+0x1ca>
     f26:	80 95       	com	r24
     f28:	84 23       	and	r24, r20
     f2a:	8c 93       	st	X, r24
     f2c:	18 c0       	rjmp	.+48     	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			case DIO_PORTD:
				CLR_BIT(PORTD_Register, Copy_u8PIN);
     f2e:	a2 e3       	ldi	r26, 0x32	; 50
     f30:	b0 e0       	ldi	r27, 0x00	; 0
     f32:	e2 e3       	ldi	r30, 0x32	; 50
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	48 2f       	mov	r20, r24
     f3a:	8b 81       	ldd	r24, Y+3	; 0x03
     f3c:	28 2f       	mov	r18, r24
     f3e:	30 e0       	ldi	r19, 0x00	; 0
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	02 2e       	mov	r0, r18
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <DIO_enumSetPinValue+0x1f8>
     f48:	88 0f       	add	r24, r24
     f4a:	99 1f       	adc	r25, r25
     f4c:	0a 94       	dec	r0
     f4e:	e2 f7       	brpl	.-8      	; 0xf48 <DIO_enumSetPinValue+0x1f4>
     f50:	80 95       	com	r24
     f52:	84 23       	and	r24, r20
     f54:	8c 93       	st	X, r24
     f56:	03 c0       	rjmp	.+6      	; 0xf5e <DIO_enumSetPinValue+0x20a>
				break;
			}
		}

		else {
			LOC_enumState = DIO_NOK;
     f58:	19 82       	std	Y+1, r1	; 0x01
     f5a:	01 c0       	rjmp	.+2      	; 0xf5e <DIO_enumSetPinValue+0x20a>
		}
	}

	else {
		LOC_enumState = DIO_NOK;
     f5c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
     f5e:	89 81       	ldd	r24, Y+1	; 0x01

}
     f60:	28 96       	adiw	r28, 0x08	; 8
     f62:	0f b6       	in	r0, 0x3f	; 63
     f64:	f8 94       	cli
     f66:	de bf       	out	0x3e, r29	; 62
     f68:	0f be       	out	0x3f, r0	; 63
     f6a:	cd bf       	out	0x3d, r28	; 61
     f6c:	cf 91       	pop	r28
     f6e:	df 91       	pop	r29
     f70:	08 95       	ret

00000f72 <DIO_enumGetPinValue>:
 => *Copy_PtrData  --> pointer to recieve the pin value
 * return : its status and recieve Pin Value in pointer
 */

DIO_ErrorStatus DIO_enumGetPinValue(u8 Copy_u8PORT, u8 Copy_u8PIN,
		u8 * Copy_PtrData) {
     f72:	df 93       	push	r29
     f74:	cf 93       	push	r28
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	27 97       	sbiw	r28, 0x07	; 7
     f7c:	0f b6       	in	r0, 0x3f	; 63
     f7e:	f8 94       	cli
     f80:	de bf       	out	0x3e, r29	; 62
     f82:	0f be       	out	0x3f, r0	; 63
     f84:	cd bf       	out	0x3d, r28	; 61
     f86:	8a 83       	std	Y+2, r24	; 0x02
     f88:	6b 83       	std	Y+3, r22	; 0x03
     f8a:	5d 83       	std	Y+5, r21	; 0x05
     f8c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK;
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7)) {
     f92:	8a 81       	ldd	r24, Y+2	; 0x02
     f94:	84 30       	cpi	r24, 0x04	; 4
     f96:	08 f0       	brcs	.+2      	; 0xf9a <DIO_enumGetPinValue+0x28>
     f98:	75 c0       	rjmp	.+234    	; 0x1084 <DIO_enumGetPinValue+0x112>
     f9a:	8b 81       	ldd	r24, Y+3	; 0x03
     f9c:	88 30       	cpi	r24, 0x08	; 8
     f9e:	08 f0       	brcs	.+2      	; 0xfa2 <DIO_enumGetPinValue+0x30>
     fa0:	71 c0       	rjmp	.+226    	; 0x1084 <DIO_enumGetPinValue+0x112>
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT) {
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	28 2f       	mov	r18, r24
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	3f 83       	std	Y+7, r19	; 0x07
     faa:	2e 83       	std	Y+6, r18	; 0x06
     fac:	4e 81       	ldd	r20, Y+6	; 0x06
     fae:	5f 81       	ldd	r21, Y+7	; 0x07
     fb0:	41 30       	cpi	r20, 0x01	; 1
     fb2:	51 05       	cpc	r21, r1
     fb4:	59 f1       	breq	.+86     	; 0x100c <DIO_enumGetPinValue+0x9a>
     fb6:	8e 81       	ldd	r24, Y+6	; 0x06
     fb8:	9f 81       	ldd	r25, Y+7	; 0x07
     fba:	82 30       	cpi	r24, 0x02	; 2
     fbc:	91 05       	cpc	r25, r1
     fbe:	34 f4       	brge	.+12     	; 0xfcc <DIO_enumGetPinValue+0x5a>
     fc0:	2e 81       	ldd	r18, Y+6	; 0x06
     fc2:	3f 81       	ldd	r19, Y+7	; 0x07
     fc4:	21 15       	cp	r18, r1
     fc6:	31 05       	cpc	r19, r1
     fc8:	69 f0       	breq	.+26     	; 0xfe4 <DIO_enumGetPinValue+0x72>
     fca:	5d c0       	rjmp	.+186    	; 0x1086 <DIO_enumGetPinValue+0x114>
     fcc:	4e 81       	ldd	r20, Y+6	; 0x06
     fce:	5f 81       	ldd	r21, Y+7	; 0x07
     fd0:	42 30       	cpi	r20, 0x02	; 2
     fd2:	51 05       	cpc	r21, r1
     fd4:	79 f1       	breq	.+94     	; 0x1034 <DIO_enumGetPinValue+0xc2>
     fd6:	8e 81       	ldd	r24, Y+6	; 0x06
     fd8:	9f 81       	ldd	r25, Y+7	; 0x07
     fda:	83 30       	cpi	r24, 0x03	; 3
     fdc:	91 05       	cpc	r25, r1
     fde:	09 f4       	brne	.+2      	; 0xfe2 <DIO_enumGetPinValue+0x70>
     fe0:	3d c0       	rjmp	.+122    	; 0x105c <DIO_enumGetPinValue+0xea>
     fe2:	51 c0       	rjmp	.+162    	; 0x1086 <DIO_enumGetPinValue+0x114>
		case DIO_PORTA:
			*Copy_PtrData = GET_BIT(PINA_Register, Copy_u8PIN);
     fe4:	e9 e3       	ldi	r30, 0x39	; 57
     fe6:	f0 e0       	ldi	r31, 0x00	; 0
     fe8:	80 81       	ld	r24, Z
     fea:	28 2f       	mov	r18, r24
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	8b 81       	ldd	r24, Y+3	; 0x03
     ff0:	88 2f       	mov	r24, r24
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	a9 01       	movw	r20, r18
     ff6:	02 c0       	rjmp	.+4      	; 0xffc <DIO_enumGetPinValue+0x8a>
     ff8:	55 95       	asr	r21
     ffa:	47 95       	ror	r20
     ffc:	8a 95       	dec	r24
     ffe:	e2 f7       	brpl	.-8      	; 0xff8 <DIO_enumGetPinValue+0x86>
    1000:	ca 01       	movw	r24, r20
    1002:	81 70       	andi	r24, 0x01	; 1
    1004:	ec 81       	ldd	r30, Y+4	; 0x04
    1006:	fd 81       	ldd	r31, Y+5	; 0x05
    1008:	80 83       	st	Z, r24
    100a:	3d c0       	rjmp	.+122    	; 0x1086 <DIO_enumGetPinValue+0x114>
			break;
		case DIO_PORTB:
			*Copy_PtrData = GET_BIT(PINB_Register, Copy_u8PIN);
    100c:	e6 e3       	ldi	r30, 0x36	; 54
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	28 2f       	mov	r18, r24
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	8b 81       	ldd	r24, Y+3	; 0x03
    1018:	88 2f       	mov	r24, r24
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	a9 01       	movw	r20, r18
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <DIO_enumGetPinValue+0xb2>
    1020:	55 95       	asr	r21
    1022:	47 95       	ror	r20
    1024:	8a 95       	dec	r24
    1026:	e2 f7       	brpl	.-8      	; 0x1020 <DIO_enumGetPinValue+0xae>
    1028:	ca 01       	movw	r24, r20
    102a:	81 70       	andi	r24, 0x01	; 1
    102c:	ec 81       	ldd	r30, Y+4	; 0x04
    102e:	fd 81       	ldd	r31, Y+5	; 0x05
    1030:	80 83       	st	Z, r24
    1032:	29 c0       	rjmp	.+82     	; 0x1086 <DIO_enumGetPinValue+0x114>
			break;
		case DIO_PORTC:
			*Copy_PtrData = GET_BIT(PINC_Register, Copy_u8PIN);
    1034:	e3 e3       	ldi	r30, 0x33	; 51
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	8b 81       	ldd	r24, Y+3	; 0x03
    1040:	88 2f       	mov	r24, r24
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	a9 01       	movw	r20, r18
    1046:	02 c0       	rjmp	.+4      	; 0x104c <DIO_enumGetPinValue+0xda>
    1048:	55 95       	asr	r21
    104a:	47 95       	ror	r20
    104c:	8a 95       	dec	r24
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <DIO_enumGetPinValue+0xd6>
    1050:	ca 01       	movw	r24, r20
    1052:	81 70       	andi	r24, 0x01	; 1
    1054:	ec 81       	ldd	r30, Y+4	; 0x04
    1056:	fd 81       	ldd	r31, Y+5	; 0x05
    1058:	80 83       	st	Z, r24
    105a:	15 c0       	rjmp	.+42     	; 0x1086 <DIO_enumGetPinValue+0x114>
			break;
		case DIO_PORTD:
			*Copy_PtrData = GET_BIT(PIND_Register, Copy_u8PIN);
    105c:	e0 e3       	ldi	r30, 0x30	; 48
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	28 2f       	mov	r18, r24
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	8b 81       	ldd	r24, Y+3	; 0x03
    1068:	88 2f       	mov	r24, r24
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	a9 01       	movw	r20, r18
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <DIO_enumGetPinValue+0x102>
    1070:	55 95       	asr	r21
    1072:	47 95       	ror	r20
    1074:	8a 95       	dec	r24
    1076:	e2 f7       	brpl	.-8      	; 0x1070 <DIO_enumGetPinValue+0xfe>
    1078:	ca 01       	movw	r24, r20
    107a:	81 70       	andi	r24, 0x01	; 1
    107c:	ec 81       	ldd	r30, Y+4	; 0x04
    107e:	fd 81       	ldd	r31, Y+5	; 0x05
    1080:	80 83       	st	Z, r24
    1082:	01 c0       	rjmp	.+2      	; 0x1086 <DIO_enumGetPinValue+0x114>
		}
	}

	else {
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK;
    1084:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    1086:	89 81       	ldd	r24, Y+1	; 0x01
}
    1088:	27 96       	adiw	r28, 0x07	; 7
    108a:	0f b6       	in	r0, 0x3f	; 63
    108c:	f8 94       	cli
    108e:	de bf       	out	0x3e, r29	; 62
    1090:	0f be       	out	0x3f, r0	; 63
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	cf 91       	pop	r28
    1096:	df 91       	pop	r29
    1098:	08 95       	ret

0000109a <DIO_enumTogglePinValue>:
 * Parameters :
 =>Copy_u8PORT --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePinValue(u8 Copy_u8PORT, u8 Copy_u8PIN) {
    109a:	df 93       	push	r29
    109c:	cf 93       	push	r28
    109e:	00 d0       	rcall	.+0      	; 0x10a0 <DIO_enumTogglePinValue+0x6>
    10a0:	00 d0       	rcall	.+0      	; 0x10a2 <DIO_enumTogglePinValue+0x8>
    10a2:	0f 92       	push	r0
    10a4:	cd b7       	in	r28, 0x3d	; 61
    10a6:	de b7       	in	r29, 0x3e	; 62
    10a8:	8a 83       	std	Y+2, r24	; 0x02
    10aa:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK;
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7) {
    10b0:	8b 81       	ldd	r24, Y+3	; 0x03
    10b2:	88 30       	cpi	r24, 0x08	; 8
    10b4:	08 f0       	brcs	.+2      	; 0x10b8 <DIO_enumTogglePinValue+0x1e>
    10b6:	6f c0       	rjmp	.+222    	; 0x1196 <DIO_enumTogglePinValue+0xfc>
		switch (Copy_u8PORT) {
    10b8:	8a 81       	ldd	r24, Y+2	; 0x02
    10ba:	28 2f       	mov	r18, r24
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	3d 83       	std	Y+5, r19	; 0x05
    10c0:	2c 83       	std	Y+4, r18	; 0x04
    10c2:	8c 81       	ldd	r24, Y+4	; 0x04
    10c4:	9d 81       	ldd	r25, Y+5	; 0x05
    10c6:	81 30       	cpi	r24, 0x01	; 1
    10c8:	91 05       	cpc	r25, r1
    10ca:	49 f1       	breq	.+82     	; 0x111e <DIO_enumTogglePinValue+0x84>
    10cc:	2c 81       	ldd	r18, Y+4	; 0x04
    10ce:	3d 81       	ldd	r19, Y+5	; 0x05
    10d0:	22 30       	cpi	r18, 0x02	; 2
    10d2:	31 05       	cpc	r19, r1
    10d4:	2c f4       	brge	.+10     	; 0x10e0 <DIO_enumTogglePinValue+0x46>
    10d6:	8c 81       	ldd	r24, Y+4	; 0x04
    10d8:	9d 81       	ldd	r25, Y+5	; 0x05
    10da:	00 97       	sbiw	r24, 0x00	; 0
    10dc:	61 f0       	breq	.+24     	; 0x10f6 <DIO_enumTogglePinValue+0x5c>
    10de:	5c c0       	rjmp	.+184    	; 0x1198 <DIO_enumTogglePinValue+0xfe>
    10e0:	2c 81       	ldd	r18, Y+4	; 0x04
    10e2:	3d 81       	ldd	r19, Y+5	; 0x05
    10e4:	22 30       	cpi	r18, 0x02	; 2
    10e6:	31 05       	cpc	r19, r1
    10e8:	71 f1       	breq	.+92     	; 0x1146 <DIO_enumTogglePinValue+0xac>
    10ea:	8c 81       	ldd	r24, Y+4	; 0x04
    10ec:	9d 81       	ldd	r25, Y+5	; 0x05
    10ee:	83 30       	cpi	r24, 0x03	; 3
    10f0:	91 05       	cpc	r25, r1
    10f2:	e9 f1       	breq	.+122    	; 0x116e <DIO_enumTogglePinValue+0xd4>
    10f4:	51 c0       	rjmp	.+162    	; 0x1198 <DIO_enumTogglePinValue+0xfe>
		case DIO_PORTA:
			TOG_BIT(PORTA_Register, Copy_u8PIN);
    10f6:	ab e3       	ldi	r26, 0x3B	; 59
    10f8:	b0 e0       	ldi	r27, 0x00	; 0
    10fa:	eb e3       	ldi	r30, 0x3B	; 59
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	48 2f       	mov	r20, r24
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	28 2f       	mov	r18, r24
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	81 e0       	ldi	r24, 0x01	; 1
    110a:	90 e0       	ldi	r25, 0x00	; 0
    110c:	02 2e       	mov	r0, r18
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <DIO_enumTogglePinValue+0x7a>
    1110:	88 0f       	add	r24, r24
    1112:	99 1f       	adc	r25, r25
    1114:	0a 94       	dec	r0
    1116:	e2 f7       	brpl	.-8      	; 0x1110 <DIO_enumTogglePinValue+0x76>
    1118:	84 27       	eor	r24, r20
    111a:	8c 93       	st	X, r24
    111c:	3d c0       	rjmp	.+122    	; 0x1198 <DIO_enumTogglePinValue+0xfe>
			break;
		case DIO_PORTB:
			TOG_BIT(PORTB_Register, Copy_u8PIN);
    111e:	a8 e3       	ldi	r26, 0x38	; 56
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	e8 e3       	ldi	r30, 0x38	; 56
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	48 2f       	mov	r20, r24
    112a:	8b 81       	ldd	r24, Y+3	; 0x03
    112c:	28 2f       	mov	r18, r24
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	81 e0       	ldi	r24, 0x01	; 1
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	02 2e       	mov	r0, r18
    1136:	02 c0       	rjmp	.+4      	; 0x113c <DIO_enumTogglePinValue+0xa2>
    1138:	88 0f       	add	r24, r24
    113a:	99 1f       	adc	r25, r25
    113c:	0a 94       	dec	r0
    113e:	e2 f7       	brpl	.-8      	; 0x1138 <DIO_enumTogglePinValue+0x9e>
    1140:	84 27       	eor	r24, r20
    1142:	8c 93       	st	X, r24
    1144:	29 c0       	rjmp	.+82     	; 0x1198 <DIO_enumTogglePinValue+0xfe>
			break;
		case DIO_PORTC:
			TOG_BIT(PORTC_Register, Copy_u8PIN);
    1146:	a5 e3       	ldi	r26, 0x35	; 53
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	e5 e3       	ldi	r30, 0x35	; 53
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	48 2f       	mov	r20, r24
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 2e       	mov	r0, r18
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <DIO_enumTogglePinValue+0xca>
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	0a 94       	dec	r0
    1166:	e2 f7       	brpl	.-8      	; 0x1160 <DIO_enumTogglePinValue+0xc6>
    1168:	84 27       	eor	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	15 c0       	rjmp	.+42     	; 0x1198 <DIO_enumTogglePinValue+0xfe>
			break;
		case DIO_PORTD:
			TOG_BIT(PORTD_Register, Copy_u8PIN);
    116e:	a2 e3       	ldi	r26, 0x32	; 50
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e2 e3       	ldi	r30, 0x32	; 50
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	80 81       	ld	r24, Z
    1178:	48 2f       	mov	r20, r24
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	28 2f       	mov	r18, r24
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	81 e0       	ldi	r24, 0x01	; 1
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	02 2e       	mov	r0, r18
    1186:	02 c0       	rjmp	.+4      	; 0x118c <DIO_enumTogglePinValue+0xf2>
    1188:	88 0f       	add	r24, r24
    118a:	99 1f       	adc	r25, r25
    118c:	0a 94       	dec	r0
    118e:	e2 f7       	brpl	.-8      	; 0x1188 <DIO_enumTogglePinValue+0xee>
    1190:	84 27       	eor	r24, r20
    1192:	8c 93       	st	X, r24
    1194:	01 c0       	rjmp	.+2      	; 0x1198 <DIO_enumTogglePinValue+0xfe>
			break;
		}

	} else {
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK;
    1196:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    1198:	89 81       	ldd	r24, Y+1	; 0x01
}
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	0f 90       	pop	r0
    11a4:	cf 91       	pop	r28
    11a6:	df 91       	pop	r29
    11a8:	08 95       	ret

000011aa <DIO_enumConnectPullup>:
 =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 =>Copy_u8ConnectPullup --> [DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumConnectPullup(u8 Copy_u8PORT, u8 Copy_u8PIN,
		u8 Copy_u8ConnectPullup) {
    11aa:	df 93       	push	r29
    11ac:	cf 93       	push	r28
    11ae:	00 d0       	rcall	.+0      	; 0x11b0 <DIO_enumConnectPullup+0x6>
    11b0:	00 d0       	rcall	.+0      	; 0x11b2 <DIO_enumConnectPullup+0x8>
    11b2:	00 d0       	rcall	.+0      	; 0x11b4 <DIO_enumConnectPullup+0xa>
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	8a 83       	std	Y+2, r24	; 0x02
    11ba:	6b 83       	std	Y+3, r22	; 0x03
    11bc:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK;
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7)) {
    11c2:	8a 81       	ldd	r24, Y+2	; 0x02
    11c4:	84 30       	cpi	r24, 0x04	; 4
    11c6:	08 f0       	brcs	.+2      	; 0x11ca <DIO_enumConnectPullup+0x20>
    11c8:	3e c1       	rjmp	.+636    	; 0x1446 <DIO_enumConnectPullup+0x29c>
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	88 30       	cpi	r24, 0x08	; 8
    11ce:	08 f0       	brcs	.+2      	; 0x11d2 <DIO_enumConnectPullup+0x28>
    11d0:	3a c1       	rjmp	.+628    	; 0x1446 <DIO_enumConnectPullup+0x29c>
		switch (Copy_u8PORT) {
    11d2:	8a 81       	ldd	r24, Y+2	; 0x02
    11d4:	28 2f       	mov	r18, r24
    11d6:	30 e0       	ldi	r19, 0x00	; 0
    11d8:	3e 83       	std	Y+6, r19	; 0x06
    11da:	2d 83       	std	Y+5, r18	; 0x05
    11dc:	8d 81       	ldd	r24, Y+5	; 0x05
    11de:	9e 81       	ldd	r25, Y+6	; 0x06
    11e0:	81 30       	cpi	r24, 0x01	; 1
    11e2:	91 05       	cpc	r25, r1
    11e4:	09 f4       	brne	.+2      	; 0x11e8 <DIO_enumConnectPullup+0x3e>
    11e6:	5d c0       	rjmp	.+186    	; 0x12a2 <DIO_enumConnectPullup+0xf8>
    11e8:	2d 81       	ldd	r18, Y+5	; 0x05
    11ea:	3e 81       	ldd	r19, Y+6	; 0x06
    11ec:	22 30       	cpi	r18, 0x02	; 2
    11ee:	31 05       	cpc	r19, r1
    11f0:	2c f4       	brge	.+10     	; 0x11fc <DIO_enumConnectPullup+0x52>
    11f2:	8d 81       	ldd	r24, Y+5	; 0x05
    11f4:	9e 81       	ldd	r25, Y+6	; 0x06
    11f6:	00 97       	sbiw	r24, 0x00	; 0
    11f8:	71 f0       	breq	.+28     	; 0x1216 <DIO_enumConnectPullup+0x6c>
    11fa:	26 c1       	rjmp	.+588    	; 0x1448 <DIO_enumConnectPullup+0x29e>
    11fc:	2d 81       	ldd	r18, Y+5	; 0x05
    11fe:	3e 81       	ldd	r19, Y+6	; 0x06
    1200:	22 30       	cpi	r18, 0x02	; 2
    1202:	31 05       	cpc	r19, r1
    1204:	09 f4       	brne	.+2      	; 0x1208 <DIO_enumConnectPullup+0x5e>
    1206:	93 c0       	rjmp	.+294    	; 0x132e <DIO_enumConnectPullup+0x184>
    1208:	8d 81       	ldd	r24, Y+5	; 0x05
    120a:	9e 81       	ldd	r25, Y+6	; 0x06
    120c:	83 30       	cpi	r24, 0x03	; 3
    120e:	91 05       	cpc	r25, r1
    1210:	09 f4       	brne	.+2      	; 0x1214 <DIO_enumConnectPullup+0x6a>
    1212:	d3 c0       	rjmp	.+422    	; 0x13ba <DIO_enumConnectPullup+0x210>
    1214:	19 c1       	rjmp	.+562    	; 0x1448 <DIO_enumConnectPullup+0x29e>
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if (Copy_u8ConnectPullup == DIO_PIN_HIGH) {
    1216:	8c 81       	ldd	r24, Y+4	; 0x04
    1218:	81 30       	cpi	r24, 0x01	; 1
    121a:	71 f5       	brne	.+92     	; 0x1278 <DIO_enumConnectPullup+0xce>
				CLR_BIT(SFIOR, PUD);
    121c:	a0 e5       	ldi	r26, 0x50	; 80
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	e0 e5       	ldi	r30, 0x50	; 80
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	80 81       	ld	r24, Z
    1226:	8b 7f       	andi	r24, 0xFB	; 251
    1228:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register, Copy_u8PIN);
    122a:	aa e3       	ldi	r26, 0x3A	; 58
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	ea e3       	ldi	r30, 0x3A	; 58
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	48 2f       	mov	r20, r24
    1236:	8b 81       	ldd	r24, Y+3	; 0x03
    1238:	28 2f       	mov	r18, r24
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	81 e0       	ldi	r24, 0x01	; 1
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	02 c0       	rjmp	.+4      	; 0x1246 <DIO_enumConnectPullup+0x9c>
    1242:	88 0f       	add	r24, r24
    1244:	99 1f       	adc	r25, r25
    1246:	2a 95       	dec	r18
    1248:	e2 f7       	brpl	.-8      	; 0x1242 <DIO_enumConnectPullup+0x98>
    124a:	80 95       	com	r24
    124c:	84 23       	and	r24, r20
    124e:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register, Copy_u8PIN);
    1250:	ab e3       	ldi	r26, 0x3B	; 59
    1252:	b0 e0       	ldi	r27, 0x00	; 0
    1254:	eb e3       	ldi	r30, 0x3B	; 59
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	80 81       	ld	r24, Z
    125a:	48 2f       	mov	r20, r24
    125c:	8b 81       	ldd	r24, Y+3	; 0x03
    125e:	28 2f       	mov	r18, r24
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	81 e0       	ldi	r24, 0x01	; 1
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	02 2e       	mov	r0, r18
    1268:	02 c0       	rjmp	.+4      	; 0x126e <DIO_enumConnectPullup+0xc4>
    126a:	88 0f       	add	r24, r24
    126c:	99 1f       	adc	r25, r25
    126e:	0a 94       	dec	r0
    1270:	e2 f7       	brpl	.-8      	; 0x126a <DIO_enumConnectPullup+0xc0>
    1272:	84 2b       	or	r24, r20
    1274:	8c 93       	st	X, r24
    1276:	e8 c0       	rjmp	.+464    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			} else {
				CLR_BIT(PORTA_Register, Copy_u8PIN);
    1278:	ab e3       	ldi	r26, 0x3B	; 59
    127a:	b0 e0       	ldi	r27, 0x00	; 0
    127c:	eb e3       	ldi	r30, 0x3B	; 59
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 81       	ld	r24, Z
    1282:	48 2f       	mov	r20, r24
    1284:	8b 81       	ldd	r24, Y+3	; 0x03
    1286:	28 2f       	mov	r18, r24
    1288:	30 e0       	ldi	r19, 0x00	; 0
    128a:	81 e0       	ldi	r24, 0x01	; 1
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	02 2e       	mov	r0, r18
    1290:	02 c0       	rjmp	.+4      	; 0x1296 <DIO_enumConnectPullup+0xec>
    1292:	88 0f       	add	r24, r24
    1294:	99 1f       	adc	r25, r25
    1296:	0a 94       	dec	r0
    1298:	e2 f7       	brpl	.-8      	; 0x1292 <DIO_enumConnectPullup+0xe8>
    129a:	80 95       	com	r24
    129c:	84 23       	and	r24, r20
    129e:	8c 93       	st	X, r24
    12a0:	d3 c0       	rjmp	.+422    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if (Copy_u8ConnectPullup == DIO_PIN_HIGH) {
    12a2:	8c 81       	ldd	r24, Y+4	; 0x04
    12a4:	81 30       	cpi	r24, 0x01	; 1
    12a6:	71 f5       	brne	.+92     	; 0x1304 <DIO_enumConnectPullup+0x15a>
				CLR_BIT(SFIOR, PUD);
    12a8:	a0 e5       	ldi	r26, 0x50	; 80
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e0 e5       	ldi	r30, 0x50	; 80
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	8b 7f       	andi	r24, 0xFB	; 251
    12b4:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register, Copy_u8PIN);
    12b6:	a7 e3       	ldi	r26, 0x37	; 55
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e7 e3       	ldi	r30, 0x37	; 55
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	48 2f       	mov	r20, r24
    12c2:	8b 81       	ldd	r24, Y+3	; 0x03
    12c4:	28 2f       	mov	r18, r24
    12c6:	30 e0       	ldi	r19, 0x00	; 0
    12c8:	81 e0       	ldi	r24, 0x01	; 1
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <DIO_enumConnectPullup+0x128>
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	2a 95       	dec	r18
    12d4:	e2 f7       	brpl	.-8      	; 0x12ce <DIO_enumConnectPullup+0x124>
    12d6:	80 95       	com	r24
    12d8:	84 23       	and	r24, r20
    12da:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register, Copy_u8PIN);
    12dc:	a8 e3       	ldi	r26, 0x38	; 56
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e8 e3       	ldi	r30, 0x38	; 56
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	48 2f       	mov	r20, r24
    12e8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	81 e0       	ldi	r24, 0x01	; 1
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	02 2e       	mov	r0, r18
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <DIO_enumConnectPullup+0x150>
    12f6:	88 0f       	add	r24, r24
    12f8:	99 1f       	adc	r25, r25
    12fa:	0a 94       	dec	r0
    12fc:	e2 f7       	brpl	.-8      	; 0x12f6 <DIO_enumConnectPullup+0x14c>
    12fe:	84 2b       	or	r24, r20
    1300:	8c 93       	st	X, r24
    1302:	a2 c0       	rjmp	.+324    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			} else {
				CLR_BIT(PORTB_Register, Copy_u8PIN);
    1304:	a8 e3       	ldi	r26, 0x38	; 56
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	e8 e3       	ldi	r30, 0x38	; 56
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	48 2f       	mov	r20, r24
    1310:	8b 81       	ldd	r24, Y+3	; 0x03
    1312:	28 2f       	mov	r18, r24
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	81 e0       	ldi	r24, 0x01	; 1
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	02 2e       	mov	r0, r18
    131c:	02 c0       	rjmp	.+4      	; 0x1322 <DIO_enumConnectPullup+0x178>
    131e:	88 0f       	add	r24, r24
    1320:	99 1f       	adc	r25, r25
    1322:	0a 94       	dec	r0
    1324:	e2 f7       	brpl	.-8      	; 0x131e <DIO_enumConnectPullup+0x174>
    1326:	80 95       	com	r24
    1328:	84 23       	and	r24, r20
    132a:	8c 93       	st	X, r24
    132c:	8d c0       	rjmp	.+282    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if (Copy_u8ConnectPullup == DIO_PIN_HIGH) {
    132e:	8c 81       	ldd	r24, Y+4	; 0x04
    1330:	81 30       	cpi	r24, 0x01	; 1
    1332:	71 f5       	brne	.+92     	; 0x1390 <DIO_enumConnectPullup+0x1e6>
				CLR_BIT(SFIOR, PUD);
    1334:	a0 e5       	ldi	r26, 0x50	; 80
    1336:	b0 e0       	ldi	r27, 0x00	; 0
    1338:	e0 e5       	ldi	r30, 0x50	; 80
    133a:	f0 e0       	ldi	r31, 0x00	; 0
    133c:	80 81       	ld	r24, Z
    133e:	8b 7f       	andi	r24, 0xFB	; 251
    1340:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register, Copy_u8PIN);
    1342:	a4 e3       	ldi	r26, 0x34	; 52
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	e4 e3       	ldi	r30, 0x34	; 52
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	48 2f       	mov	r20, r24
    134e:	8b 81       	ldd	r24, Y+3	; 0x03
    1350:	28 2f       	mov	r18, r24
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	02 c0       	rjmp	.+4      	; 0x135e <DIO_enumConnectPullup+0x1b4>
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	2a 95       	dec	r18
    1360:	e2 f7       	brpl	.-8      	; 0x135a <DIO_enumConnectPullup+0x1b0>
    1362:	80 95       	com	r24
    1364:	84 23       	and	r24, r20
    1366:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register, Copy_u8PIN);
    1368:	a5 e3       	ldi	r26, 0x35	; 53
    136a:	b0 e0       	ldi	r27, 0x00	; 0
    136c:	e5 e3       	ldi	r30, 0x35	; 53
    136e:	f0 e0       	ldi	r31, 0x00	; 0
    1370:	80 81       	ld	r24, Z
    1372:	48 2f       	mov	r20, r24
    1374:	8b 81       	ldd	r24, Y+3	; 0x03
    1376:	28 2f       	mov	r18, r24
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	81 e0       	ldi	r24, 0x01	; 1
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	02 2e       	mov	r0, r18
    1380:	02 c0       	rjmp	.+4      	; 0x1386 <DIO_enumConnectPullup+0x1dc>
    1382:	88 0f       	add	r24, r24
    1384:	99 1f       	adc	r25, r25
    1386:	0a 94       	dec	r0
    1388:	e2 f7       	brpl	.-8      	; 0x1382 <DIO_enumConnectPullup+0x1d8>
    138a:	84 2b       	or	r24, r20
    138c:	8c 93       	st	X, r24
    138e:	5c c0       	rjmp	.+184    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			} else {
				CLR_BIT(PORTC_Register, Copy_u8PIN);
    1390:	a5 e3       	ldi	r26, 0x35	; 53
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	e5 e3       	ldi	r30, 0x35	; 53
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	48 2f       	mov	r20, r24
    139c:	8b 81       	ldd	r24, Y+3	; 0x03
    139e:	28 2f       	mov	r18, r24
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	81 e0       	ldi	r24, 0x01	; 1
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	02 2e       	mov	r0, r18
    13a8:	02 c0       	rjmp	.+4      	; 0x13ae <DIO_enumConnectPullup+0x204>
    13aa:	88 0f       	add	r24, r24
    13ac:	99 1f       	adc	r25, r25
    13ae:	0a 94       	dec	r0
    13b0:	e2 f7       	brpl	.-8      	; 0x13aa <DIO_enumConnectPullup+0x200>
    13b2:	80 95       	com	r24
    13b4:	84 23       	and	r24, r20
    13b6:	8c 93       	st	X, r24
    13b8:	47 c0       	rjmp	.+142    	; 0x1448 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if (Copy_u8ConnectPullup == DIO_PIN_HIGH) {
    13ba:	8c 81       	ldd	r24, Y+4	; 0x04
    13bc:	81 30       	cpi	r24, 0x01	; 1
    13be:	71 f5       	brne	.+92     	; 0x141c <DIO_enumConnectPullup+0x272>
				CLR_BIT(SFIOR, PUD);
    13c0:	a0 e5       	ldi	r26, 0x50	; 80
    13c2:	b0 e0       	ldi	r27, 0x00	; 0
    13c4:	e0 e5       	ldi	r30, 0x50	; 80
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	80 81       	ld	r24, Z
    13ca:	8b 7f       	andi	r24, 0xFB	; 251
    13cc:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register, Copy_u8PIN);
    13ce:	a1 e3       	ldi	r26, 0x31	; 49
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	e1 e3       	ldi	r30, 0x31	; 49
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	48 2f       	mov	r20, r24
    13da:	8b 81       	ldd	r24, Y+3	; 0x03
    13dc:	28 2f       	mov	r18, r24
    13de:	30 e0       	ldi	r19, 0x00	; 0
    13e0:	81 e0       	ldi	r24, 0x01	; 1
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	02 c0       	rjmp	.+4      	; 0x13ea <DIO_enumConnectPullup+0x240>
    13e6:	88 0f       	add	r24, r24
    13e8:	99 1f       	adc	r25, r25
    13ea:	2a 95       	dec	r18
    13ec:	e2 f7       	brpl	.-8      	; 0x13e6 <DIO_enumConnectPullup+0x23c>
    13ee:	80 95       	com	r24
    13f0:	84 23       	and	r24, r20
    13f2:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register, Copy_u8PIN);
    13f4:	a2 e3       	ldi	r26, 0x32	; 50
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e2 e3       	ldi	r30, 0x32	; 50
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	48 2f       	mov	r20, r24
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	28 2f       	mov	r18, r24
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	02 2e       	mov	r0, r18
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <DIO_enumConnectPullup+0x268>
    140e:	88 0f       	add	r24, r24
    1410:	99 1f       	adc	r25, r25
    1412:	0a 94       	dec	r0
    1414:	e2 f7       	brpl	.-8      	; 0x140e <DIO_enumConnectPullup+0x264>
    1416:	84 2b       	or	r24, r20
    1418:	8c 93       	st	X, r24
    141a:	16 c0       	rjmp	.+44     	; 0x1448 <DIO_enumConnectPullup+0x29e>
			} else {
				CLR_BIT(PORTD_Register, Copy_u8PIN);
    141c:	a2 e3       	ldi	r26, 0x32	; 50
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	e2 e3       	ldi	r30, 0x32	; 50
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	80 81       	ld	r24, Z
    1426:	48 2f       	mov	r20, r24
    1428:	8b 81       	ldd	r24, Y+3	; 0x03
    142a:	28 2f       	mov	r18, r24
    142c:	30 e0       	ldi	r19, 0x00	; 0
    142e:	81 e0       	ldi	r24, 0x01	; 1
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	02 2e       	mov	r0, r18
    1434:	02 c0       	rjmp	.+4      	; 0x143a <DIO_enumConnectPullup+0x290>
    1436:	88 0f       	add	r24, r24
    1438:	99 1f       	adc	r25, r25
    143a:	0a 94       	dec	r0
    143c:	e2 f7       	brpl	.-8      	; 0x1436 <DIO_enumConnectPullup+0x28c>
    143e:	80 95       	com	r24
    1440:	84 23       	and	r24, r20
    1442:	8c 93       	st	X, r24
    1444:	01 c0       	rjmp	.+2      	; 0x1448 <DIO_enumConnectPullup+0x29e>
			break;
		}
	}

	else {
		LOC_enumState = DIO_NOK;
    1446:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    1448:	89 81       	ldd	r24, Y+1	; 0x01

}
    144a:	26 96       	adiw	r28, 0x06	; 6
    144c:	0f b6       	in	r0, 0x3f	; 63
    144e:	f8 94       	cli
    1450:	de bf       	out	0x3e, r29	; 62
    1452:	0f be       	out	0x3f, r0	; 63
    1454:	cd bf       	out	0x3d, r28	; 61
    1456:	cf 91       	pop	r28
    1458:	df 91       	pop	r29
    145a:	08 95       	ret

0000145c <DIO_enumSetPortDirection>:
 * Parameters :
 =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 =>Copy_u8Direction  --> Port direction [ DIO_PORT_OUTPUT , DIO_PORT_INPUT ]
 * return :  its status
 */
DIO_ErrorStatus DIO_enumSetPortDirection(u8 Copy_u8PORT, u8 Copy_u8Direction) {
    145c:	df 93       	push	r29
    145e:	cf 93       	push	r28
    1460:	00 d0       	rcall	.+0      	; 0x1462 <DIO_enumSetPortDirection+0x6>
    1462:	00 d0       	rcall	.+0      	; 0x1464 <DIO_enumSetPortDirection+0x8>
    1464:	0f 92       	push	r0
    1466:	cd b7       	in	r28, 0x3d	; 61
    1468:	de b7       	in	r29, 0x3e	; 62
    146a:	8a 83       	std	Y+2, r24	; 0x02
    146c:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK;
    146e:	81 e0       	ldi	r24, 0x01	; 1
    1470:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD)) {
    1472:	8a 81       	ldd	r24, Y+2	; 0x02
    1474:	84 30       	cpi	r24, 0x04	; 4
    1476:	a8 f5       	brcc	.+106    	; 0x14e2 <DIO_enumSetPortDirection+0x86>
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT) {
    1478:	8a 81       	ldd	r24, Y+2	; 0x02
    147a:	28 2f       	mov	r18, r24
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	3d 83       	std	Y+5, r19	; 0x05
    1480:	2c 83       	std	Y+4, r18	; 0x04
    1482:	8c 81       	ldd	r24, Y+4	; 0x04
    1484:	9d 81       	ldd	r25, Y+5	; 0x05
    1486:	81 30       	cpi	r24, 0x01	; 1
    1488:	91 05       	cpc	r25, r1
    148a:	d1 f0       	breq	.+52     	; 0x14c0 <DIO_enumSetPortDirection+0x64>
    148c:	2c 81       	ldd	r18, Y+4	; 0x04
    148e:	3d 81       	ldd	r19, Y+5	; 0x05
    1490:	22 30       	cpi	r18, 0x02	; 2
    1492:	31 05       	cpc	r19, r1
    1494:	2c f4       	brge	.+10     	; 0x14a0 <DIO_enumSetPortDirection+0x44>
    1496:	8c 81       	ldd	r24, Y+4	; 0x04
    1498:	9d 81       	ldd	r25, Y+5	; 0x05
    149a:	00 97       	sbiw	r24, 0x00	; 0
    149c:	61 f0       	breq	.+24     	; 0x14b6 <DIO_enumSetPortDirection+0x5a>
    149e:	1f c0       	rjmp	.+62     	; 0x14de <DIO_enumSetPortDirection+0x82>
    14a0:	2c 81       	ldd	r18, Y+4	; 0x04
    14a2:	3d 81       	ldd	r19, Y+5	; 0x05
    14a4:	22 30       	cpi	r18, 0x02	; 2
    14a6:	31 05       	cpc	r19, r1
    14a8:	81 f0       	breq	.+32     	; 0x14ca <DIO_enumSetPortDirection+0x6e>
    14aa:	8c 81       	ldd	r24, Y+4	; 0x04
    14ac:	9d 81       	ldd	r25, Y+5	; 0x05
    14ae:	83 30       	cpi	r24, 0x03	; 3
    14b0:	91 05       	cpc	r25, r1
    14b2:	81 f0       	breq	.+32     	; 0x14d4 <DIO_enumSetPortDirection+0x78>
    14b4:	14 c0       	rjmp	.+40     	; 0x14de <DIO_enumSetPortDirection+0x82>
		case DIO_PORTA:
			DDRA_Register = Copy_u8Direction;
    14b6:	ea e3       	ldi	r30, 0x3A	; 58
    14b8:	f0 e0       	ldi	r31, 0x00	; 0
    14ba:	8b 81       	ldd	r24, Y+3	; 0x03
    14bc:	80 83       	st	Z, r24
    14be:	12 c0       	rjmp	.+36     	; 0x14e4 <DIO_enumSetPortDirection+0x88>
			break;
		case DIO_PORTB:
			DDRB_Register = Copy_u8Direction;
    14c0:	e7 e3       	ldi	r30, 0x37	; 55
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	8b 81       	ldd	r24, Y+3	; 0x03
    14c6:	80 83       	st	Z, r24
    14c8:	0d c0       	rjmp	.+26     	; 0x14e4 <DIO_enumSetPortDirection+0x88>
			break;
		case DIO_PORTC:
			DDRC_Register = Copy_u8Direction;
    14ca:	e4 e3       	ldi	r30, 0x34	; 52
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	80 83       	st	Z, r24
    14d2:	08 c0       	rjmp	.+16     	; 0x14e4 <DIO_enumSetPortDirection+0x88>
			break;
		case DIO_PORTD:
			DDRD_Register = Copy_u8Direction;
    14d4:	e1 e3       	ldi	r30, 0x31	; 49
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	8b 81       	ldd	r24, Y+3	; 0x03
    14da:	80 83       	st	Z, r24
    14dc:	03 c0       	rjmp	.+6      	; 0x14e4 <DIO_enumSetPortDirection+0x88>
			break;
		default:
			LOC_enumState = DIO_NOK;
    14de:	19 82       	std	Y+1, r1	; 0x01
    14e0:	01 c0       	rjmp	.+2      	; 0x14e4 <DIO_enumSetPortDirection+0x88>
			break;
		}
	} else {
		LOC_enumState = DIO_NOK;
    14e2:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState;
    14e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    14e6:	0f 90       	pop	r0
    14e8:	0f 90       	pop	r0
    14ea:	0f 90       	pop	r0
    14ec:	0f 90       	pop	r0
    14ee:	0f 90       	pop	r0
    14f0:	cf 91       	pop	r28
    14f2:	df 91       	pop	r29
    14f4:	08 95       	ret

000014f6 <DIO_enumSetPortValue>:
 * Parameters :
 =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 =>Copy_u8Value  --> The Value  [DIO_PORT_HIGH , DIO_PORT_LOW , Another Value]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPortValue(u8 Copy_u8PORT, u8 Copy_u8Value) {
    14f6:	df 93       	push	r29
    14f8:	cf 93       	push	r28
    14fa:	00 d0       	rcall	.+0      	; 0x14fc <DIO_enumSetPortValue+0x6>
    14fc:	00 d0       	rcall	.+0      	; 0x14fe <DIO_enumSetPortValue+0x8>
    14fe:	0f 92       	push	r0
    1500:	cd b7       	in	r28, 0x3d	; 61
    1502:	de b7       	in	r29, 0x3e	; 62
    1504:	8a 83       	std	Y+2, r24	; 0x02
    1506:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK;
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD)
    150c:	8a 81       	ldd	r24, Y+2	; 0x02
    150e:	84 30       	cpi	r24, 0x04	; 4
    1510:	a8 f5       	brcc	.+106    	; 0x157c <DIO_enumSetPortValue+0x86>
			&& ((Copy_u8Value <= 255) || (Copy_u8Value == DIO_PORT_LOW)
					|| (Copy_u8Value == DIO_PORT_HIGH))) {
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT) {
    1512:	8a 81       	ldd	r24, Y+2	; 0x02
    1514:	28 2f       	mov	r18, r24
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	3d 83       	std	Y+5, r19	; 0x05
    151a:	2c 83       	std	Y+4, r18	; 0x04
    151c:	8c 81       	ldd	r24, Y+4	; 0x04
    151e:	9d 81       	ldd	r25, Y+5	; 0x05
    1520:	81 30       	cpi	r24, 0x01	; 1
    1522:	91 05       	cpc	r25, r1
    1524:	d1 f0       	breq	.+52     	; 0x155a <DIO_enumSetPortValue+0x64>
    1526:	2c 81       	ldd	r18, Y+4	; 0x04
    1528:	3d 81       	ldd	r19, Y+5	; 0x05
    152a:	22 30       	cpi	r18, 0x02	; 2
    152c:	31 05       	cpc	r19, r1
    152e:	2c f4       	brge	.+10     	; 0x153a <DIO_enumSetPortValue+0x44>
    1530:	8c 81       	ldd	r24, Y+4	; 0x04
    1532:	9d 81       	ldd	r25, Y+5	; 0x05
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	61 f0       	breq	.+24     	; 0x1550 <DIO_enumSetPortValue+0x5a>
    1538:	1f c0       	rjmp	.+62     	; 0x1578 <DIO_enumSetPortValue+0x82>
    153a:	2c 81       	ldd	r18, Y+4	; 0x04
    153c:	3d 81       	ldd	r19, Y+5	; 0x05
    153e:	22 30       	cpi	r18, 0x02	; 2
    1540:	31 05       	cpc	r19, r1
    1542:	81 f0       	breq	.+32     	; 0x1564 <DIO_enumSetPortValue+0x6e>
    1544:	8c 81       	ldd	r24, Y+4	; 0x04
    1546:	9d 81       	ldd	r25, Y+5	; 0x05
    1548:	83 30       	cpi	r24, 0x03	; 3
    154a:	91 05       	cpc	r25, r1
    154c:	81 f0       	breq	.+32     	; 0x156e <DIO_enumSetPortValue+0x78>
    154e:	14 c0       	rjmp	.+40     	; 0x1578 <DIO_enumSetPortValue+0x82>
		case DIO_PORTA:
			PORTA_Register = Copy_u8Value;
    1550:	eb e3       	ldi	r30, 0x3B	; 59
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	8b 81       	ldd	r24, Y+3	; 0x03
    1556:	80 83       	st	Z, r24
    1558:	12 c0       	rjmp	.+36     	; 0x157e <DIO_enumSetPortValue+0x88>
			break;
		case DIO_PORTB:
			PORTB_Register = Copy_u8Value;
    155a:	e8 e3       	ldi	r30, 0x38	; 56
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	8b 81       	ldd	r24, Y+3	; 0x03
    1560:	80 83       	st	Z, r24
    1562:	0d c0       	rjmp	.+26     	; 0x157e <DIO_enumSetPortValue+0x88>
			break;
		case DIO_PORTC:
			PORTC_Register = Copy_u8Value;
    1564:	e5 e3       	ldi	r30, 0x35	; 53
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	8b 81       	ldd	r24, Y+3	; 0x03
    156a:	80 83       	st	Z, r24
    156c:	08 c0       	rjmp	.+16     	; 0x157e <DIO_enumSetPortValue+0x88>
			break;
		case DIO_PORTD:
			PORTD_Register = Copy_u8Value;
    156e:	e2 e3       	ldi	r30, 0x32	; 50
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	8b 81       	ldd	r24, Y+3	; 0x03
    1574:	80 83       	st	Z, r24
    1576:	03 c0       	rjmp	.+6      	; 0x157e <DIO_enumSetPortValue+0x88>
			break;
		default:
			LOC_enumState = DIO_NOK;
    1578:	19 82       	std	Y+1, r1	; 0x01
    157a:	01 c0       	rjmp	.+2      	; 0x157e <DIO_enumSetPortValue+0x88>
			break;
		}
	} else {
		LOC_enumState = DIO_NOK;
    157c:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState;
    157e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1580:	0f 90       	pop	r0
    1582:	0f 90       	pop	r0
    1584:	0f 90       	pop	r0
    1586:	0f 90       	pop	r0
    1588:	0f 90       	pop	r0
    158a:	cf 91       	pop	r28
    158c:	df 91       	pop	r29
    158e:	08 95       	ret

00001590 <DIO_enumTogglePortValue>:
 * Breif : This Function Toggle value on Port
 * Parameters :
 =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePortValue(u8 Copy_u8PORT) {
    1590:	df 93       	push	r29
    1592:	cf 93       	push	r28
    1594:	00 d0       	rcall	.+0      	; 0x1596 <DIO_enumTogglePortValue+0x6>
    1596:	00 d0       	rcall	.+0      	; 0x1598 <DIO_enumTogglePortValue+0x8>
    1598:	cd b7       	in	r28, 0x3d	; 61
    159a:	de b7       	in	r29, 0x3e	; 62
    159c:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ErrorStatus LOC_enumState = DIO_OK;
    159e:	81 e0       	ldi	r24, 0x01	; 1
    15a0:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PORT <= DIO_PORTD) {
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	84 30       	cpi	r24, 0x04	; 4
    15a6:	08 f0       	brcs	.+2      	; 0x15aa <DIO_enumTogglePortValue+0x1a>
    15a8:	3f c0       	rjmp	.+126    	; 0x1628 <DIO_enumTogglePortValue+0x98>
		switch (Copy_u8PORT) {
    15aa:	8a 81       	ldd	r24, Y+2	; 0x02
    15ac:	28 2f       	mov	r18, r24
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	3c 83       	std	Y+4, r19	; 0x04
    15b2:	2b 83       	std	Y+3, r18	; 0x03
    15b4:	8b 81       	ldd	r24, Y+3	; 0x03
    15b6:	9c 81       	ldd	r25, Y+4	; 0x04
    15b8:	81 30       	cpi	r24, 0x01	; 1
    15ba:	91 05       	cpc	r25, r1
    15bc:	e9 f0       	breq	.+58     	; 0x15f8 <DIO_enumTogglePortValue+0x68>
    15be:	2b 81       	ldd	r18, Y+3	; 0x03
    15c0:	3c 81       	ldd	r19, Y+4	; 0x04
    15c2:	22 30       	cpi	r18, 0x02	; 2
    15c4:	31 05       	cpc	r19, r1
    15c6:	2c f4       	brge	.+10     	; 0x15d2 <DIO_enumTogglePortValue+0x42>
    15c8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ca:	9c 81       	ldd	r25, Y+4	; 0x04
    15cc:	00 97       	sbiw	r24, 0x00	; 0
    15ce:	61 f0       	breq	.+24     	; 0x15e8 <DIO_enumTogglePortValue+0x58>
    15d0:	2c c0       	rjmp	.+88     	; 0x162a <DIO_enumTogglePortValue+0x9a>
    15d2:	2b 81       	ldd	r18, Y+3	; 0x03
    15d4:	3c 81       	ldd	r19, Y+4	; 0x04
    15d6:	22 30       	cpi	r18, 0x02	; 2
    15d8:	31 05       	cpc	r19, r1
    15da:	b1 f0       	breq	.+44     	; 0x1608 <DIO_enumTogglePortValue+0x78>
    15dc:	8b 81       	ldd	r24, Y+3	; 0x03
    15de:	9c 81       	ldd	r25, Y+4	; 0x04
    15e0:	83 30       	cpi	r24, 0x03	; 3
    15e2:	91 05       	cpc	r25, r1
    15e4:	c9 f0       	breq	.+50     	; 0x1618 <DIO_enumTogglePortValue+0x88>
    15e6:	21 c0       	rjmp	.+66     	; 0x162a <DIO_enumTogglePortValue+0x9a>
		case DIO_PORTA:
			PORTA_Register = ~PORTA_Register;
    15e8:	ab e3       	ldi	r26, 0x3B	; 59
    15ea:	b0 e0       	ldi	r27, 0x00	; 0
    15ec:	eb e3       	ldi	r30, 0x3B	; 59
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	80 95       	com	r24
    15f4:	8c 93       	st	X, r24
    15f6:	19 c0       	rjmp	.+50     	; 0x162a <DIO_enumTogglePortValue+0x9a>
			break;
		case DIO_PORTB:
			PORTB_Register = ~PORTB_Register;
    15f8:	a8 e3       	ldi	r26, 0x38	; 56
    15fa:	b0 e0       	ldi	r27, 0x00	; 0
    15fc:	e8 e3       	ldi	r30, 0x38	; 56
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	80 81       	ld	r24, Z
    1602:	80 95       	com	r24
    1604:	8c 93       	st	X, r24
    1606:	11 c0       	rjmp	.+34     	; 0x162a <DIO_enumTogglePortValue+0x9a>
			break;
		case DIO_PORTC:
			PORTC_Register = ~PORTC_Register;
    1608:	a5 e3       	ldi	r26, 0x35	; 53
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	e5 e3       	ldi	r30, 0x35	; 53
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	80 95       	com	r24
    1614:	8c 93       	st	X, r24
    1616:	09 c0       	rjmp	.+18     	; 0x162a <DIO_enumTogglePortValue+0x9a>
			break;
		case DIO_PORTD:
			PORTD_Register = ~PORTD_Register;
    1618:	a2 e3       	ldi	r26, 0x32	; 50
    161a:	b0 e0       	ldi	r27, 0x00	; 0
    161c:	e2 e3       	ldi	r30, 0x32	; 50
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	80 95       	com	r24
    1624:	8c 93       	st	X, r24
    1626:	01 c0       	rjmp	.+2      	; 0x162a <DIO_enumTogglePortValue+0x9a>
			break;
		}
	} else {
		LOC_enumState = DIO_NOK;
    1628:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState;
    162a:	89 81       	ldd	r24, Y+1	; 0x01
}
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	cf 91       	pop	r28
    1636:	df 91       	pop	r29
    1638:	08 95       	ret

0000163a <DIO_enumGetPortValue>:
 * Parameters :
 =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 => *Copy_PtrData  --> pointer to recieve the port value
 * return : its status and recieve Port Value in pointer
 */
DIO_ErrorStatus DIO_enumGetPortValue(u8 Copy_u8PORT, u8 * Copy_PtrData) {
    163a:	df 93       	push	r29
    163c:	cf 93       	push	r28
    163e:	00 d0       	rcall	.+0      	; 0x1640 <DIO_enumGetPortValue+0x6>
    1640:	00 d0       	rcall	.+0      	; 0x1642 <DIO_enumGetPortValue+0x8>
    1642:	00 d0       	rcall	.+0      	; 0x1644 <DIO_enumGetPortValue+0xa>
    1644:	cd b7       	in	r28, 0x3d	; 61
    1646:	de b7       	in	r29, 0x3e	; 62
    1648:	8a 83       	std	Y+2, r24	; 0x02
    164a:	7c 83       	std	Y+4, r23	; 0x04
    164c:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK;
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD)) {
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	84 30       	cpi	r24, 0x04	; 4
    1656:	e8 f5       	brcc	.+122    	; 0x16d2 <DIO_enumGetPortValue+0x98>
		switch (Copy_u8PORT) {
    1658:	8a 81       	ldd	r24, Y+2	; 0x02
    165a:	28 2f       	mov	r18, r24
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	3e 83       	std	Y+6, r19	; 0x06
    1660:	2d 83       	std	Y+5, r18	; 0x05
    1662:	8d 81       	ldd	r24, Y+5	; 0x05
    1664:	9e 81       	ldd	r25, Y+6	; 0x06
    1666:	81 30       	cpi	r24, 0x01	; 1
    1668:	91 05       	cpc	r25, r1
    166a:	e1 f0       	breq	.+56     	; 0x16a4 <DIO_enumGetPortValue+0x6a>
    166c:	2d 81       	ldd	r18, Y+5	; 0x05
    166e:	3e 81       	ldd	r19, Y+6	; 0x06
    1670:	22 30       	cpi	r18, 0x02	; 2
    1672:	31 05       	cpc	r19, r1
    1674:	2c f4       	brge	.+10     	; 0x1680 <DIO_enumGetPortValue+0x46>
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
    1678:	9e 81       	ldd	r25, Y+6	; 0x06
    167a:	00 97       	sbiw	r24, 0x00	; 0
    167c:	61 f0       	breq	.+24     	; 0x1696 <DIO_enumGetPortValue+0x5c>
    167e:	27 c0       	rjmp	.+78     	; 0x16ce <DIO_enumGetPortValue+0x94>
    1680:	2d 81       	ldd	r18, Y+5	; 0x05
    1682:	3e 81       	ldd	r19, Y+6	; 0x06
    1684:	22 30       	cpi	r18, 0x02	; 2
    1686:	31 05       	cpc	r19, r1
    1688:	a1 f0       	breq	.+40     	; 0x16b2 <DIO_enumGetPortValue+0x78>
    168a:	8d 81       	ldd	r24, Y+5	; 0x05
    168c:	9e 81       	ldd	r25, Y+6	; 0x06
    168e:	83 30       	cpi	r24, 0x03	; 3
    1690:	91 05       	cpc	r25, r1
    1692:	b1 f0       	breq	.+44     	; 0x16c0 <DIO_enumGetPortValue+0x86>
    1694:	1c c0       	rjmp	.+56     	; 0x16ce <DIO_enumGetPortValue+0x94>
		case DIO_PORTA:
			*Copy_PtrData = PINA_Register;
    1696:	e9 e3       	ldi	r30, 0x39	; 57
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	eb 81       	ldd	r30, Y+3	; 0x03
    169e:	fc 81       	ldd	r31, Y+4	; 0x04
    16a0:	80 83       	st	Z, r24
    16a2:	18 c0       	rjmp	.+48     	; 0x16d4 <DIO_enumGetPortValue+0x9a>
			break;
		case DIO_PORTB:
			*Copy_PtrData = PINB_Register;
    16a4:	e6 e3       	ldi	r30, 0x36	; 54
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	eb 81       	ldd	r30, Y+3	; 0x03
    16ac:	fc 81       	ldd	r31, Y+4	; 0x04
    16ae:	80 83       	st	Z, r24
    16b0:	11 c0       	rjmp	.+34     	; 0x16d4 <DIO_enumGetPortValue+0x9a>
			break;
		case DIO_PORTC:
			*Copy_PtrData = PINC_Register;
    16b2:	e3 e3       	ldi	r30, 0x33	; 51
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	80 81       	ld	r24, Z
    16b8:	eb 81       	ldd	r30, Y+3	; 0x03
    16ba:	fc 81       	ldd	r31, Y+4	; 0x04
    16bc:	80 83       	st	Z, r24
    16be:	0a c0       	rjmp	.+20     	; 0x16d4 <DIO_enumGetPortValue+0x9a>
			break;
		case DIO_PORTD:
			*Copy_PtrData = PIND_Register;
    16c0:	e0 e3       	ldi	r30, 0x30	; 48
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	eb 81       	ldd	r30, Y+3	; 0x03
    16c8:	fc 81       	ldd	r31, Y+4	; 0x04
    16ca:	80 83       	st	Z, r24
    16cc:	03 c0       	rjmp	.+6      	; 0x16d4 <DIO_enumGetPortValue+0x9a>
			break;
		default:
			LOC_enumState = DIO_NOK;
    16ce:	19 82       	std	Y+1, r1	; 0x01
    16d0:	01 c0       	rjmp	.+2      	; 0x16d4 <DIO_enumGetPortValue+0x9a>
			break;
		}
	} else {
		LOC_enumState = DIO_NOK;
    16d2:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    16d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    16d6:	26 96       	adiw	r28, 0x06	; 6
    16d8:	0f b6       	in	r0, 0x3f	; 63
    16da:	f8 94       	cli
    16dc:	de bf       	out	0x3e, r29	; 62
    16de:	0f be       	out	0x3f, r0	; 63
    16e0:	cd bf       	out	0x3d, r28	; 61
    16e2:	cf 91       	pop	r28
    16e4:	df 91       	pop	r29
    16e6:	08 95       	ret

000016e8 <DIO_voidWriteHighNibbles>:
 *
 *Hint1 : High Nibbles = Most Pins [4:7]
 *Hint2 : This Function take the first 4 bits from the value (#) => xxxx#### AND put it in high nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT, u8 Copy_u8value) {
    16e8:	df 93       	push	r29
    16ea:	cf 93       	push	r28
    16ec:	00 d0       	rcall	.+0      	; 0x16ee <DIO_voidWriteHighNibbles+0x6>
    16ee:	00 d0       	rcall	.+0      	; 0x16f0 <DIO_voidWriteHighNibbles+0x8>
    16f0:	0f 92       	push	r0
    16f2:	cd b7       	in	r28, 0x3d	; 61
    16f4:	de b7       	in	r29, 0x3e	; 62
    16f6:	8a 83       	std	Y+2, r24	; 0x02
    16f8:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK;
    16fa:	81 e0       	ldi	r24, 0x01	; 1
    16fc:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD)) {
    16fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1700:	84 30       	cpi	r24, 0x04	; 4
    1702:	08 f0       	brcs	.+2      	; 0x1706 <DIO_voidWriteHighNibbles+0x1e>
    1704:	63 c0       	rjmp	.+198    	; 0x17cc <DIO_voidWriteHighNibbles+0xe4>
		Copy_u8value = (Copy_u8value << 4);
    1706:	8b 81       	ldd	r24, Y+3	; 0x03
    1708:	82 95       	swap	r24
    170a:	80 7f       	andi	r24, 0xF0	; 240
    170c:	8b 83       	std	Y+3, r24	; 0x03
		switch (Copy_u8PORT) {
    170e:	8a 81       	ldd	r24, Y+2	; 0x02
    1710:	28 2f       	mov	r18, r24
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	3d 83       	std	Y+5, r19	; 0x05
    1716:	2c 83       	std	Y+4, r18	; 0x04
    1718:	8c 81       	ldd	r24, Y+4	; 0x04
    171a:	9d 81       	ldd	r25, Y+5	; 0x05
    171c:	81 30       	cpi	r24, 0x01	; 1
    171e:	91 05       	cpc	r25, r1
    1720:	29 f1       	breq	.+74     	; 0x176c <DIO_voidWriteHighNibbles+0x84>
    1722:	2c 81       	ldd	r18, Y+4	; 0x04
    1724:	3d 81       	ldd	r19, Y+5	; 0x05
    1726:	22 30       	cpi	r18, 0x02	; 2
    1728:	31 05       	cpc	r19, r1
    172a:	2c f4       	brge	.+10     	; 0x1736 <DIO_voidWriteHighNibbles+0x4e>
    172c:	8c 81       	ldd	r24, Y+4	; 0x04
    172e:	9d 81       	ldd	r25, Y+5	; 0x05
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	61 f0       	breq	.+24     	; 0x174c <DIO_voidWriteHighNibbles+0x64>
    1734:	4c c0       	rjmp	.+152    	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
    1736:	2c 81       	ldd	r18, Y+4	; 0x04
    1738:	3d 81       	ldd	r19, Y+5	; 0x05
    173a:	22 30       	cpi	r18, 0x02	; 2
    173c:	31 05       	cpc	r19, r1
    173e:	31 f1       	breq	.+76     	; 0x178c <DIO_voidWriteHighNibbles+0xa4>
    1740:	8c 81       	ldd	r24, Y+4	; 0x04
    1742:	9d 81       	ldd	r25, Y+5	; 0x05
    1744:	83 30       	cpi	r24, 0x03	; 3
    1746:	91 05       	cpc	r25, r1
    1748:	89 f1       	breq	.+98     	; 0x17ac <DIO_voidWriteHighNibbles+0xc4>
    174a:	41 c0       	rjmp	.+130    	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
		case DIO_PORTA:
			PORTA_Register &= 0x0f;            // make sure the high bits = 0000
    174c:	ab e3       	ldi	r26, 0x3B	; 59
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	eb e3       	ldi	r30, 0x3B	; 59
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	8f 70       	andi	r24, 0x0F	; 15
    1758:	8c 93       	st	X, r24
			PORTA_Register |= Copy_u8value;	//Set only the high nibble of the port A by the given value
    175a:	ab e3       	ldi	r26, 0x3B	; 59
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	eb e3       	ldi	r30, 0x3B	; 59
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	90 81       	ld	r25, Z
    1764:	8b 81       	ldd	r24, Y+3	; 0x03
    1766:	89 2b       	or	r24, r25
    1768:	8c 93       	st	X, r24
    176a:	31 c0       	rjmp	.+98     	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
			break;
		case DIO_PORTB:
			PORTB_Register &= 0x0f; //Set only the high nibble of the port B by the given value
    176c:	a8 e3       	ldi	r26, 0x38	; 56
    176e:	b0 e0       	ldi	r27, 0x00	; 0
    1770:	e8 e3       	ldi	r30, 0x38	; 56
    1772:	f0 e0       	ldi	r31, 0x00	; 0
    1774:	80 81       	ld	r24, Z
    1776:	8f 70       	andi	r24, 0x0F	; 15
    1778:	8c 93       	st	X, r24
			PORTB_Register |= Copy_u8value;
    177a:	a8 e3       	ldi	r26, 0x38	; 56
    177c:	b0 e0       	ldi	r27, 0x00	; 0
    177e:	e8 e3       	ldi	r30, 0x38	; 56
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	90 81       	ld	r25, Z
    1784:	8b 81       	ldd	r24, Y+3	; 0x03
    1786:	89 2b       	or	r24, r25
    1788:	8c 93       	st	X, r24
    178a:	21 c0       	rjmp	.+66     	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
			break;
		case DIO_PORTC:
			PORTC_Register &= 0x0f; //Set only the high nibble of the port C by the given value
    178c:	a5 e3       	ldi	r26, 0x35	; 53
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	e5 e3       	ldi	r30, 0x35	; 53
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	8f 70       	andi	r24, 0x0F	; 15
    1798:	8c 93       	st	X, r24
			PORTC_Register |= Copy_u8value;
    179a:	a5 e3       	ldi	r26, 0x35	; 53
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	e5 e3       	ldi	r30, 0x35	; 53
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	90 81       	ld	r25, Z
    17a4:	8b 81       	ldd	r24, Y+3	; 0x03
    17a6:	89 2b       	or	r24, r25
    17a8:	8c 93       	st	X, r24
    17aa:	11 c0       	rjmp	.+34     	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
			break;
		case DIO_PORTD:
			PORTD_Register &= 0x0f; //Set only the high nibble of the port D by the given value
    17ac:	a2 e3       	ldi	r26, 0x32	; 50
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e2 e3       	ldi	r30, 0x32	; 50
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	8f 70       	andi	r24, 0x0F	; 15
    17b8:	8c 93       	st	X, r24
			PORTD_Register |= Copy_u8value;
    17ba:	a2 e3       	ldi	r26, 0x32	; 50
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e2 e3       	ldi	r30, 0x32	; 50
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	90 81       	ld	r25, Z
    17c4:	8b 81       	ldd	r24, Y+3	; 0x03
    17c6:	89 2b       	or	r24, r25
    17c8:	8c 93       	st	X, r24
    17ca:	01 c0       	rjmp	.+2      	; 0x17ce <DIO_voidWriteHighNibbles+0xe6>
		default:
			break;

		}
	} else {
		LOC_enumState = DIO_NOK;
    17cc:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    17ce:	89 81       	ldd	r24, Y+1	; 0x01

}
    17d0:	0f 90       	pop	r0
    17d2:	0f 90       	pop	r0
    17d4:	0f 90       	pop	r0
    17d6:	0f 90       	pop	r0
    17d8:	0f 90       	pop	r0
    17da:	cf 91       	pop	r28
    17dc:	df 91       	pop	r29
    17de:	08 95       	ret

000017e0 <DIO_voidWriteLowNibbles>:
 *
 *Hint1 : Low Nibbles = Least Pins [0:3]
 *Hint2 : This Function also take the first 4 bits from the value (#) => xxxx#### AND put it in low nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteLowNibbles(u8 Copy_u8PORT, u8 Copy_u8value) {
    17e0:	df 93       	push	r29
    17e2:	cf 93       	push	r28
    17e4:	00 d0       	rcall	.+0      	; 0x17e6 <DIO_voidWriteLowNibbles+0x6>
    17e6:	00 d0       	rcall	.+0      	; 0x17e8 <DIO_voidWriteLowNibbles+0x8>
    17e8:	0f 92       	push	r0
    17ea:	cd b7       	in	r28, 0x3d	; 61
    17ec:	de b7       	in	r29, 0x3e	; 62
    17ee:	8a 83       	std	Y+2, r24	; 0x02
    17f0:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK;
    17f2:	81 e0       	ldi	r24, 0x01	; 1
    17f4:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD)) {
    17f6:	8a 81       	ldd	r24, Y+2	; 0x02
    17f8:	84 30       	cpi	r24, 0x04	; 4
    17fa:	08 f0       	brcs	.+2      	; 0x17fe <DIO_voidWriteLowNibbles+0x1e>
    17fc:	62 c0       	rjmp	.+196    	; 0x18c2 <DIO_voidWriteLowNibbles+0xe2>
		Copy_u8value &= 0x0f;
    17fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1800:	8f 70       	andi	r24, 0x0F	; 15
    1802:	8b 83       	std	Y+3, r24	; 0x03
		switch (Copy_u8PORT) {
    1804:	8a 81       	ldd	r24, Y+2	; 0x02
    1806:	28 2f       	mov	r18, r24
    1808:	30 e0       	ldi	r19, 0x00	; 0
    180a:	3d 83       	std	Y+5, r19	; 0x05
    180c:	2c 83       	std	Y+4, r18	; 0x04
    180e:	8c 81       	ldd	r24, Y+4	; 0x04
    1810:	9d 81       	ldd	r25, Y+5	; 0x05
    1812:	81 30       	cpi	r24, 0x01	; 1
    1814:	91 05       	cpc	r25, r1
    1816:	29 f1       	breq	.+74     	; 0x1862 <DIO_voidWriteLowNibbles+0x82>
    1818:	2c 81       	ldd	r18, Y+4	; 0x04
    181a:	3d 81       	ldd	r19, Y+5	; 0x05
    181c:	22 30       	cpi	r18, 0x02	; 2
    181e:	31 05       	cpc	r19, r1
    1820:	2c f4       	brge	.+10     	; 0x182c <DIO_voidWriteLowNibbles+0x4c>
    1822:	8c 81       	ldd	r24, Y+4	; 0x04
    1824:	9d 81       	ldd	r25, Y+5	; 0x05
    1826:	00 97       	sbiw	r24, 0x00	; 0
    1828:	61 f0       	breq	.+24     	; 0x1842 <DIO_voidWriteLowNibbles+0x62>
    182a:	4c c0       	rjmp	.+152    	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
    182c:	2c 81       	ldd	r18, Y+4	; 0x04
    182e:	3d 81       	ldd	r19, Y+5	; 0x05
    1830:	22 30       	cpi	r18, 0x02	; 2
    1832:	31 05       	cpc	r19, r1
    1834:	31 f1       	breq	.+76     	; 0x1882 <DIO_voidWriteLowNibbles+0xa2>
    1836:	8c 81       	ldd	r24, Y+4	; 0x04
    1838:	9d 81       	ldd	r25, Y+5	; 0x05
    183a:	83 30       	cpi	r24, 0x03	; 3
    183c:	91 05       	cpc	r25, r1
    183e:	89 f1       	breq	.+98     	; 0x18a2 <DIO_voidWriteLowNibbles+0xc2>
    1840:	41 c0       	rjmp	.+130    	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
		case DIO_PORTA:
			PORTA_Register &= 0xf0; //Set only the high nibble of the port A by the given value
    1842:	ab e3       	ldi	r26, 0x3B	; 59
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	eb e3       	ldi	r30, 0x3B	; 59
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	80 7f       	andi	r24, 0xF0	; 240
    184e:	8c 93       	st	X, r24
			PORTA_Register |= Copy_u8value;
    1850:	ab e3       	ldi	r26, 0x3B	; 59
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	eb e3       	ldi	r30, 0x3B	; 59
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	90 81       	ld	r25, Z
    185a:	8b 81       	ldd	r24, Y+3	; 0x03
    185c:	89 2b       	or	r24, r25
    185e:	8c 93       	st	X, r24
    1860:	31 c0       	rjmp	.+98     	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
			break;
		case DIO_PORTB:
			PORTB_Register &= 0xf0; //Set only the high nibble of the port B by the given value
    1862:	a8 e3       	ldi	r26, 0x38	; 56
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	e8 e3       	ldi	r30, 0x38	; 56
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	80 7f       	andi	r24, 0xF0	; 240
    186e:	8c 93       	st	X, r24
			PORTB_Register |= Copy_u8value;
    1870:	a8 e3       	ldi	r26, 0x38	; 56
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	e8 e3       	ldi	r30, 0x38	; 56
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	90 81       	ld	r25, Z
    187a:	8b 81       	ldd	r24, Y+3	; 0x03
    187c:	89 2b       	or	r24, r25
    187e:	8c 93       	st	X, r24
    1880:	21 c0       	rjmp	.+66     	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
			break;
		case DIO_PORTC:
			PORTC_Register &= 0xf0; //Set only the high nibble of the port C by the given value
    1882:	a5 e3       	ldi	r26, 0x35	; 53
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	e5 e3       	ldi	r30, 0x35	; 53
    1888:	f0 e0       	ldi	r31, 0x00	; 0
    188a:	80 81       	ld	r24, Z
    188c:	80 7f       	andi	r24, 0xF0	; 240
    188e:	8c 93       	st	X, r24
			PORTC_Register |= Copy_u8value;
    1890:	a5 e3       	ldi	r26, 0x35	; 53
    1892:	b0 e0       	ldi	r27, 0x00	; 0
    1894:	e5 e3       	ldi	r30, 0x35	; 53
    1896:	f0 e0       	ldi	r31, 0x00	; 0
    1898:	90 81       	ld	r25, Z
    189a:	8b 81       	ldd	r24, Y+3	; 0x03
    189c:	89 2b       	or	r24, r25
    189e:	8c 93       	st	X, r24
    18a0:	11 c0       	rjmp	.+34     	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
			break;
		case DIO_PORTD:
			PORTD_Register &= 0xf0; //Set only the high nibble of the port D by the given value
    18a2:	a2 e3       	ldi	r26, 0x32	; 50
    18a4:	b0 e0       	ldi	r27, 0x00	; 0
    18a6:	e2 e3       	ldi	r30, 0x32	; 50
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	80 81       	ld	r24, Z
    18ac:	80 7f       	andi	r24, 0xF0	; 240
    18ae:	8c 93       	st	X, r24
			PORTD_Register |= Copy_u8value;
    18b0:	a2 e3       	ldi	r26, 0x32	; 50
    18b2:	b0 e0       	ldi	r27, 0x00	; 0
    18b4:	e2 e3       	ldi	r30, 0x32	; 50
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	90 81       	ld	r25, Z
    18ba:	8b 81       	ldd	r24, Y+3	; 0x03
    18bc:	89 2b       	or	r24, r25
    18be:	8c 93       	st	X, r24
    18c0:	01 c0       	rjmp	.+2      	; 0x18c4 <DIO_voidWriteLowNibbles+0xe4>
			break;

		}

	} else {
		LOC_enumState = DIO_NOK;
    18c2:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    18c4:	89 81       	ldd	r24, Y+1	; 0x01

}
    18c6:	0f 90       	pop	r0
    18c8:	0f 90       	pop	r0
    18ca:	0f 90       	pop	r0
    18cc:	0f 90       	pop	r0
    18ce:	0f 90       	pop	r0
    18d0:	cf 91       	pop	r28
    18d2:	df 91       	pop	r29
    18d4:	08 95       	ret

000018d6 <SPI_voidInit>:
#include <util/delay.h>
#include "SPI_interface.h"
#include "SPI_private.h"
#include "SPI_config.h"

void SPI_voidInit(void) {
    18d6:	df 93       	push	r29
    18d8:	cf 93       	push	r28
    18da:	cd b7       	in	r28, 0x3d	; 61
    18dc:	de b7       	in	r29, 0x3e	; 62
#if (SPI_u8_MODE == SPI_u8_MASTER_MODE)
    /* Data order = MSB First */
    CLR_BIT(SPI_u8_SPCR_REG, 5);
    18de:	ad e2       	ldi	r26, 0x2D	; 45
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	ed e2       	ldi	r30, 0x2D	; 45
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	8f 7d       	andi	r24, 0xDF	; 223
    18ea:	8c 93       	st	X, r24
    /* Choose CPOL and CPHA => Falling,Raising /Setup,Sample */
    SET_BIT(SPI_u8_SPCR_REG, 3);
    18ec:	ad e2       	ldi	r26, 0x2D	; 45
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	ed e2       	ldi	r30, 0x2D	; 45
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	88 60       	ori	r24, 0x08	; 8
    18f8:	8c 93       	st	X, r24
    SET_BIT(SPI_u8_SPCR_REG, 2);
    18fa:	ad e2       	ldi	r26, 0x2D	; 45
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	ed e2       	ldi	r30, 0x2D	; 45
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	84 60       	ori	r24, 0x04	; 4
    1906:	8c 93       	st	X, r24

    /* Select Master Mode */
    SET_BIT(SPI_u8_SPCR_REG, 4);
    1908:	ad e2       	ldi	r26, 0x2D	; 45
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	ed e2       	ldi	r30, 0x2D	; 45
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	80 61       	ori	r24, 0x10	; 16
    1914:	8c 93       	st	X, r24
    /* Select CLK => Frequency_oscillator/64 */
    SET_BIT(SPI_u8_SPCR_REG, 0);
    1916:	ad e2       	ldi	r26, 0x2D	; 45
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	ed e2       	ldi	r30, 0x2D	; 45
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	81 60       	ori	r24, 0x01	; 1
    1922:	8c 93       	st	X, r24
    SET_BIT(SPI_u8_SPCR_REG, 1);
    1924:	ad e2       	ldi	r26, 0x2D	; 45
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	ed e2       	ldi	r30, 0x2D	; 45
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	82 60       	ori	r24, 0x02	; 2
    1930:	8c 93       	st	X, r24
    /* Select CLK => Frequency_oscillator/64 */
    SET_BIT(SPI_u8_SPCR_REG, 0);
    SET_BIT(SPI_u8_SPCR_REG, 1);
#endif
    /* Enable SPI */
    SET_BIT(SPI_u8_SPCR_REG, 6);
    1932:	ad e2       	ldi	r26, 0x2D	; 45
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	ed e2       	ldi	r30, 0x2D	; 45
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	80 64       	ori	r24, 0x40	; 64
    193e:	8c 93       	st	X, r24
}
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	08 95       	ret

00001946 <SPI_u8TransRecieve>:

u8 SPI_u8TransRecieve(u8 Copy_u8TransmittedByte, u8 *Copy_pu8RecieveByte) {
    1946:	df 93       	push	r29
    1948:	cf 93       	push	r28
    194a:	00 d0       	rcall	.+0      	; 0x194c <SPI_u8TransRecieve+0x6>
    194c:	00 d0       	rcall	.+0      	; 0x194e <SPI_u8TransRecieve+0x8>
    194e:	cd b7       	in	r28, 0x3d	; 61
    1950:	de b7       	in	r29, 0x3e	; 62
    1952:	8a 83       	std	Y+2, r24	; 0x02
    1954:	7c 83       	std	Y+4, r23	; 0x04
    1956:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8ErrorState = NOK;
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	89 83       	std	Y+1, r24	; 0x01
    if (Copy_pu8RecieveByte != NULL) {
    195c:	8b 81       	ldd	r24, Y+3	; 0x03
    195e:	9c 81       	ldd	r25, Y+4	; 0x04
    1960:	00 97       	sbiw	r24, 0x00	; 0
    1962:	89 f0       	breq	.+34     	; 0x1986 <SPI_u8TransRecieve+0x40>
        /* Send Byte */
        SPI_u8_SPDR_REG = Copy_u8TransmittedByte;
    1964:	ef e2       	ldi	r30, 0x2F	; 47
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	8a 81       	ldd	r24, Y+2	; 0x02
    196a:	80 83       	st	Z, r24
    196c:	06 c0       	rjmp	.+12     	; 0x197a <SPI_u8TransRecieve+0x34>
        /* check if transmitted is completed */
        while ((GET_BIT(SPI_u8_SPSR_REG, 7)) == 0)
            /* Read Byte */
            *Copy_pu8RecieveByte = SPI_u8_SPDR_REG;
    196e:	ef e2       	ldi	r30, 0x2F	; 47
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	eb 81       	ldd	r30, Y+3	; 0x03
    1976:	fc 81       	ldd	r31, Y+4	; 0x04
    1978:	80 83       	st	Z, r24
    u8 Local_u8ErrorState = NOK;
    if (Copy_pu8RecieveByte != NULL) {
        /* Send Byte */
        SPI_u8_SPDR_REG = Copy_u8TransmittedByte;
        /* check if transmitted is completed */
        while ((GET_BIT(SPI_u8_SPSR_REG, 7)) == 0)
    197a:	ee e2       	ldi	r30, 0x2E	; 46
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	88 23       	and	r24, r24
    1982:	ac f7       	brge	.-22     	; 0x196e <SPI_u8TransRecieve+0x28>
            /* Read Byte */
            *Copy_pu8RecieveByte = SPI_u8_SPDR_REG;
        Local_u8ErrorState = OK;
    1984:	19 82       	std	Y+1, r1	; 0x01
    }
    return Local_u8ErrorState;
    1986:	89 81       	ldd	r24, Y+1	; 0x01
}
    1988:	0f 90       	pop	r0
    198a:	0f 90       	pop	r0
    198c:	0f 90       	pop	r0
    198e:	0f 90       	pop	r0
    1990:	cf 91       	pop	r28
    1992:	df 91       	pop	r29
    1994:	08 95       	ret

00001996 <SPI_voidSlaveSendByte>:

void SPI_voidSlaveSendByte(u8 Copy_u8_DataByte) {
    1996:	df 93       	push	r29
    1998:	cf 93       	push	r28
    199a:	00 d0       	rcall	.+0      	; 0x199c <SPI_voidSlaveSendByte+0x6>
    199c:	00 d0       	rcall	.+0      	; 0x199e <SPI_voidSlaveSendByte+0x8>
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	8c 83       	std	Y+4, r24	; 0x04
    u8 Local_u8ErrorState = NOK;
    19a4:	81 e0       	ldi	r24, 0x01	; 1
    19a6:	8b 83       	std	Y+3, r24	; 0x03
    u8 *Copy_pu8RecieveByte = NULL;
    19a8:	1a 82       	std	Y+2, r1	; 0x02
    19aa:	19 82       	std	Y+1, r1	; 0x01
    SPI_u8_SPDR_REG = Copy_u8_DataByte;
    19ac:	ef e2       	ldi	r30, 0x2F	; 47
    19ae:	f0 e0       	ldi	r31, 0x00	; 0
    19b0:	8c 81       	ldd	r24, Y+4	; 0x04
    19b2:	80 83       	st	Z, r24
    /* check if transmitted is completed */
    if (Copy_pu8RecieveByte != NULL) {
    19b4:	89 81       	ldd	r24, Y+1	; 0x01
    19b6:	9a 81       	ldd	r25, Y+2	; 0x02
    19b8:	00 97       	sbiw	r24, 0x00	; 0
    19ba:	69 f0       	breq	.+26     	; 0x19d6 <SPI_voidSlaveSendByte+0x40>
    19bc:	07 c0       	rjmp	.+14     	; 0x19cc <SPI_voidSlaveSendByte+0x36>
        while ((GET_BIT(SPI_u8_SPSR_REG, 7)) == 0) {
            /* Read Byte */
            *Copy_pu8RecieveByte = SPI_u8_SPDR_REG;
    19be:	ef e2       	ldi	r30, 0x2F	; 47
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	e9 81       	ldd	r30, Y+1	; 0x01
    19c6:	fa 81       	ldd	r31, Y+2	; 0x02
    19c8:	80 83       	st	Z, r24
            Local_u8ErrorState = OK;
    19ca:	1b 82       	std	Y+3, r1	; 0x03
    u8 Local_u8ErrorState = NOK;
    u8 *Copy_pu8RecieveByte = NULL;
    SPI_u8_SPDR_REG = Copy_u8_DataByte;
    /* check if transmitted is completed */
    if (Copy_pu8RecieveByte != NULL) {
        while ((GET_BIT(SPI_u8_SPSR_REG, 7)) == 0) {
    19cc:	ee e2       	ldi	r30, 0x2E	; 46
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	80 81       	ld	r24, Z
    19d2:	88 23       	and	r24, r24
    19d4:	a4 f7       	brge	.-24     	; 0x19be <SPI_voidSlaveSendByte+0x28>
            /* Read Byte */
            *Copy_pu8RecieveByte = SPI_u8_SPDR_REG;
            Local_u8ErrorState = OK;
        }
    }
}
    19d6:	0f 90       	pop	r0
    19d8:	0f 90       	pop	r0
    19da:	0f 90       	pop	r0
    19dc:	0f 90       	pop	r0
    19de:	cf 91       	pop	r28
    19e0:	df 91       	pop	r29
    19e2:	08 95       	ret

000019e4 <masterInit>:
#include "BIT_MATH.h"
#include "SPI_interface.h"
#include "SPI_private.h"
#include "SPI_config.h"

void masterInit(void) {
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	cd b7       	in	r28, 0x3d	; 61
    19ea:	de b7       	in	r29, 0x3e	; 62
    DDRB = (1 << 7) | (1 << 5) | (1 << 4);
    19ec:	e7 e3       	ldi	r30, 0x37	; 55
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	80 eb       	ldi	r24, 0xB0	; 176
    19f2:	80 83       	st	Z, r24
    SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR1) | (1 << SPR0) | (1 << CPHA);
    19f4:	ed e2       	ldi	r30, 0x2D	; 45
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	87 e5       	ldi	r24, 0x57	; 87
    19fa:	80 83       	st	Z, r24
}
    19fc:	cf 91       	pop	r28
    19fe:	df 91       	pop	r29
    1a00:	08 95       	ret

00001a02 <masterTransmit>:

void masterTransmit(char spiData) {
    1a02:	df 93       	push	r29
    1a04:	cf 93       	push	r28
    1a06:	0f 92       	push	r0
    1a08:	cd b7       	in	r28, 0x3d	; 61
    1a0a:	de b7       	in	r29, 0x3e	; 62
    1a0c:	89 83       	std	Y+1, r24	; 0x01
    SPDR = spiData;
    1a0e:	ef e2       	ldi	r30, 0x2F	; 47
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	89 81       	ldd	r24, Y+1	; 0x01
    1a14:	80 83       	st	Z, r24
    while (!(SPSR & (1 << SPIF)));
    1a16:	ee e2       	ldi	r30, 0x2E	; 46
    1a18:	f0 e0       	ldi	r31, 0x00	; 0
    1a1a:	80 81       	ld	r24, Z
    1a1c:	88 23       	and	r24, r24
    1a1e:	dc f7       	brge	.-10     	; 0x1a16 <masterTransmit+0x14>
}
    1a20:	0f 90       	pop	r0
    1a22:	cf 91       	pop	r28
    1a24:	df 91       	pop	r29
    1a26:	08 95       	ret

00001a28 <masterReceive>:

char masterReceive(void) {
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	cd b7       	in	r28, 0x3d	; 61
    1a2e:	de b7       	in	r29, 0x3e	; 62
    while (!(SPSR & (1 << SPIF)));
    1a30:	ee e2       	ldi	r30, 0x2E	; 46
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	88 23       	and	r24, r24
    1a38:	dc f7       	brge	.-10     	; 0x1a30 <masterReceive+0x8>
    return SPDR;
    1a3a:	ef e2       	ldi	r30, 0x2F	; 47
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	80 81       	ld	r24, Z
}
    1a40:	cf 91       	pop	r28
    1a42:	df 91       	pop	r29
    1a44:	08 95       	ret

00001a46 <tc72Init>:

void tc72Init(void) {
    1a46:	df 93       	push	r29
    1a48:	cf 93       	push	r28
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62
    1a4e:	2e 97       	sbiw	r28, 0x0e	; 14
    1a50:	0f b6       	in	r0, 0x3f	; 63
    1a52:	f8 94       	cli
    1a54:	de bf       	out	0x3e, r29	; 62
    1a56:	0f be       	out	0x3f, r0	; 63
    1a58:	cd bf       	out	0x3d, r28	; 61
    PORTB |= (1 << 4);
    1a5a:	a8 e3       	ldi	r26, 0x38	; 56
    1a5c:	b0 e0       	ldi	r27, 0x00	; 0
    1a5e:	e8 e3       	ldi	r30, 0x38	; 56
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	80 61       	ori	r24, 0x10	; 16
    1a66:	8c 93       	st	X, r24
    masterTransmit(0x80);
    1a68:	80 e8       	ldi	r24, 0x80	; 128
    1a6a:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
    masterTransmit(0x04);
    1a6e:	84 e0       	ldi	r24, 0x04	; 4
    1a70:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
    PORTB &= ~(1 << 4);
    1a74:	a8 e3       	ldi	r26, 0x38	; 56
    1a76:	b0 e0       	ldi	r27, 0x00	; 0
    1a78:	e8 e3       	ldi	r30, 0x38	; 56
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	8f 7e       	andi	r24, 0xEF	; 239
    1a80:	8c 93       	st	X, r24
    1a82:	80 e0       	ldi	r24, 0x00	; 0
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	a6 e1       	ldi	r26, 0x16	; 22
    1a88:	b3 e4       	ldi	r27, 0x43	; 67
    1a8a:	8b 87       	std	Y+11, r24	; 0x0b
    1a8c:	9c 87       	std	Y+12, r25	; 0x0c
    1a8e:	ad 87       	std	Y+13, r26	; 0x0d
    1a90:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a92:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a94:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a96:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a98:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a9a:	20 e0       	ldi	r18, 0x00	; 0
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	4a e7       	ldi	r20, 0x7A	; 122
    1aa0:	54 e4       	ldi	r21, 0x44	; 68
    1aa2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1aa6:	dc 01       	movw	r26, r24
    1aa8:	cb 01       	movw	r24, r22
    1aaa:	8f 83       	std	Y+7, r24	; 0x07
    1aac:	98 87       	std	Y+8, r25	; 0x08
    1aae:	a9 87       	std	Y+9, r26	; 0x09
    1ab0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ab2:	6f 81       	ldd	r22, Y+7	; 0x07
    1ab4:	78 85       	ldd	r23, Y+8	; 0x08
    1ab6:	89 85       	ldd	r24, Y+9	; 0x09
    1ab8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aba:	20 e0       	ldi	r18, 0x00	; 0
    1abc:	30 e0       	ldi	r19, 0x00	; 0
    1abe:	40 e8       	ldi	r20, 0x80	; 128
    1ac0:	5f e3       	ldi	r21, 0x3F	; 63
    1ac2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ac6:	88 23       	and	r24, r24
    1ac8:	2c f4       	brge	.+10     	; 0x1ad4 <tc72Init+0x8e>
		__ticks = 1;
    1aca:	81 e0       	ldi	r24, 0x01	; 1
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	9e 83       	std	Y+6, r25	; 0x06
    1ad0:	8d 83       	std	Y+5, r24	; 0x05
    1ad2:	3f c0       	rjmp	.+126    	; 0x1b52 <tc72Init+0x10c>
	else if (__tmp > 65535)
    1ad4:	6f 81       	ldd	r22, Y+7	; 0x07
    1ad6:	78 85       	ldd	r23, Y+8	; 0x08
    1ad8:	89 85       	ldd	r24, Y+9	; 0x09
    1ada:	9a 85       	ldd	r25, Y+10	; 0x0a
    1adc:	20 e0       	ldi	r18, 0x00	; 0
    1ade:	3f ef       	ldi	r19, 0xFF	; 255
    1ae0:	4f e7       	ldi	r20, 0x7F	; 127
    1ae2:	57 e4       	ldi	r21, 0x47	; 71
    1ae4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ae8:	18 16       	cp	r1, r24
    1aea:	4c f5       	brge	.+82     	; 0x1b3e <tc72Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aec:	6b 85       	ldd	r22, Y+11	; 0x0b
    1aee:	7c 85       	ldd	r23, Y+12	; 0x0c
    1af0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1af2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1af4:	20 e0       	ldi	r18, 0x00	; 0
    1af6:	30 e0       	ldi	r19, 0x00	; 0
    1af8:	40 e2       	ldi	r20, 0x20	; 32
    1afa:	51 e4       	ldi	r21, 0x41	; 65
    1afc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b00:	dc 01       	movw	r26, r24
    1b02:	cb 01       	movw	r24, r22
    1b04:	bc 01       	movw	r22, r24
    1b06:	cd 01       	movw	r24, r26
    1b08:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b0c:	dc 01       	movw	r26, r24
    1b0e:	cb 01       	movw	r24, r22
    1b10:	9e 83       	std	Y+6, r25	; 0x06
    1b12:	8d 83       	std	Y+5, r24	; 0x05
    1b14:	0f c0       	rjmp	.+30     	; 0x1b34 <tc72Init+0xee>
    1b16:	84 e6       	ldi	r24, 0x64	; 100
    1b18:	90 e0       	ldi	r25, 0x00	; 0
    1b1a:	9c 83       	std	Y+4, r25	; 0x04
    1b1c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b20:	9c 81       	ldd	r25, Y+4	; 0x04
    1b22:	01 97       	sbiw	r24, 0x01	; 1
    1b24:	f1 f7       	brne	.-4      	; 0x1b22 <tc72Init+0xdc>
    1b26:	9c 83       	std	Y+4, r25	; 0x04
    1b28:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1b2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1b2e:	01 97       	sbiw	r24, 0x01	; 1
    1b30:	9e 83       	std	Y+6, r25	; 0x06
    1b32:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b34:	8d 81       	ldd	r24, Y+5	; 0x05
    1b36:	9e 81       	ldd	r25, Y+6	; 0x06
    1b38:	00 97       	sbiw	r24, 0x00	; 0
    1b3a:	69 f7       	brne	.-38     	; 0x1b16 <tc72Init+0xd0>
    1b3c:	14 c0       	rjmp	.+40     	; 0x1b66 <tc72Init+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b3e:	6f 81       	ldd	r22, Y+7	; 0x07
    1b40:	78 85       	ldd	r23, Y+8	; 0x08
    1b42:	89 85       	ldd	r24, Y+9	; 0x09
    1b44:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b46:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b4a:	dc 01       	movw	r26, r24
    1b4c:	cb 01       	movw	r24, r22
    1b4e:	9e 83       	std	Y+6, r25	; 0x06
    1b50:	8d 83       	std	Y+5, r24	; 0x05
    1b52:	8d 81       	ldd	r24, Y+5	; 0x05
    1b54:	9e 81       	ldd	r25, Y+6	; 0x06
    1b56:	9a 83       	std	Y+2, r25	; 0x02
    1b58:	89 83       	std	Y+1, r24	; 0x01
    1b5a:	89 81       	ldd	r24, Y+1	; 0x01
    1b5c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b5e:	01 97       	sbiw	r24, 0x01	; 1
    1b60:	f1 f7       	brne	.-4      	; 0x1b5e <tc72Init+0x118>
    1b62:	9a 83       	std	Y+2, r25	; 0x02
    1b64:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(150);
}
    1b66:	2e 96       	adiw	r28, 0x0e	; 14
    1b68:	0f b6       	in	r0, 0x3f	; 63
    1b6a:	f8 94       	cli
    1b6c:	de bf       	out	0x3e, r29	; 62
    1b6e:	0f be       	out	0x3f, r0	; 63
    1b70:	cd bf       	out	0x3d, r28	; 61
    1b72:	cf 91       	pop	r28
    1b74:	df 91       	pop	r29
    1b76:	08 95       	ret

00001b78 <displayTemperature>:

void displayTemperature(char msb, char lsb) {
    1b78:	0f 93       	push	r16
    1b7a:	1f 93       	push	r17
    1b7c:	df 93       	push	r29
    1b7e:	cf 93       	push	r28
    1b80:	cd b7       	in	r28, 0x3d	; 61
    1b82:	de b7       	in	r29, 0x3e	; 62
    1b84:	cc 57       	subi	r28, 0x7C	; 124
    1b86:	d0 40       	sbci	r29, 0x00	; 0
    1b88:	0f b6       	in	r0, 0x3f	; 63
    1b8a:	f8 94       	cli
    1b8c:	de bf       	out	0x3e, r29	; 62
    1b8e:	0f be       	out	0x3f, r0	; 63
    1b90:	cd bf       	out	0x3d, r28	; 61
    1b92:	fe 01       	movw	r30, r28
    1b94:	ea 58       	subi	r30, 0x8A	; 138
    1b96:	ff 4f       	sbci	r31, 0xFF	; 255
    1b98:	80 83       	st	Z, r24
    1b9a:	fe 01       	movw	r30, r28
    1b9c:	e9 58       	subi	r30, 0x89	; 137
    1b9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba0:	60 83       	st	Z, r22
    char ssd[16] = {0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71};
    1ba2:	ce 01       	movw	r24, r28
    1ba4:	8a 59       	subi	r24, 0x9A	; 154
    1ba6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ba8:	ea 96       	adiw	r28, 0x3a	; 58
    1baa:	9f af       	std	Y+63, r25	; 0x3f
    1bac:	8e af       	std	Y+62, r24	; 0x3e
    1bae:	ea 97       	sbiw	r28, 0x3a	; 58
    1bb0:	88 e6       	ldi	r24, 0x68	; 104
    1bb2:	90 e0       	ldi	r25, 0x00	; 0
    1bb4:	ec 96       	adiw	r28, 0x3c	; 60
    1bb6:	9f af       	std	Y+63, r25	; 0x3f
    1bb8:	8e af       	std	Y+62, r24	; 0x3e
    1bba:	ec 97       	sbiw	r28, 0x3c	; 60
    1bbc:	90 e1       	ldi	r25, 0x10	; 16
    1bbe:	ed 96       	adiw	r28, 0x3d	; 61
    1bc0:	9f af       	std	Y+63, r25	; 0x3f
    1bc2:	ed 97       	sbiw	r28, 0x3d	; 61
    1bc4:	ec 96       	adiw	r28, 0x3c	; 60
    1bc6:	ee ad       	ldd	r30, Y+62	; 0x3e
    1bc8:	ff ad       	ldd	r31, Y+63	; 0x3f
    1bca:	ec 97       	sbiw	r28, 0x3c	; 60
    1bcc:	00 80       	ld	r0, Z
    1bce:	ec 96       	adiw	r28, 0x3c	; 60
    1bd0:	8e ad       	ldd	r24, Y+62	; 0x3e
    1bd2:	9f ad       	ldd	r25, Y+63	; 0x3f
    1bd4:	ec 97       	sbiw	r28, 0x3c	; 60
    1bd6:	01 96       	adiw	r24, 0x01	; 1
    1bd8:	ec 96       	adiw	r28, 0x3c	; 60
    1bda:	9f af       	std	Y+63, r25	; 0x3f
    1bdc:	8e af       	std	Y+62, r24	; 0x3e
    1bde:	ec 97       	sbiw	r28, 0x3c	; 60
    1be0:	ea 96       	adiw	r28, 0x3a	; 58
    1be2:	ee ad       	ldd	r30, Y+62	; 0x3e
    1be4:	ff ad       	ldd	r31, Y+63	; 0x3f
    1be6:	ea 97       	sbiw	r28, 0x3a	; 58
    1be8:	00 82       	st	Z, r0
    1bea:	ea 96       	adiw	r28, 0x3a	; 58
    1bec:	8e ad       	ldd	r24, Y+62	; 0x3e
    1bee:	9f ad       	ldd	r25, Y+63	; 0x3f
    1bf0:	ea 97       	sbiw	r28, 0x3a	; 58
    1bf2:	01 96       	adiw	r24, 0x01	; 1
    1bf4:	ea 96       	adiw	r28, 0x3a	; 58
    1bf6:	9f af       	std	Y+63, r25	; 0x3f
    1bf8:	8e af       	std	Y+62, r24	; 0x3e
    1bfa:	ea 97       	sbiw	r28, 0x3a	; 58
    1bfc:	ed 96       	adiw	r28, 0x3d	; 61
    1bfe:	9f ad       	ldd	r25, Y+63	; 0x3f
    1c00:	ed 97       	sbiw	r28, 0x3d	; 61
    1c02:	91 50       	subi	r25, 0x01	; 1
    1c04:	ed 96       	adiw	r28, 0x3d	; 61
    1c06:	9f af       	std	Y+63, r25	; 0x3f
    1c08:	ed 97       	sbiw	r28, 0x3d	; 61
    1c0a:	ed 96       	adiw	r28, 0x3d	; 61
    1c0c:	ef ad       	ldd	r30, Y+63	; 0x3f
    1c0e:	ed 97       	sbiw	r28, 0x3d	; 61
    1c10:	ee 23       	and	r30, r30
    1c12:	c1 f6       	brne	.-80     	; 0x1bc4 <displayTemperature+0x4c>
    char sign = 0;
    1c14:	fe 01       	movw	r30, r28
    1c16:	eb 59       	subi	r30, 0x9B	; 155
    1c18:	ff 4f       	sbci	r31, 0xFF	; 255
    1c1a:	10 82       	st	Z, r1
    int temp;

    if (msb & 0x80) {
    1c1c:	fe 01       	movw	r30, r28
    1c1e:	ea 58       	subi	r30, 0x8A	; 138
    1c20:	ff 4f       	sbci	r31, 0xFF	; 255
    1c22:	80 81       	ld	r24, Z
    1c24:	88 23       	and	r24, r24
    1c26:	74 f4       	brge	.+28     	; 0x1c44 <displayTemperature+0xcc>
        msb = (~msb) + 1;
    1c28:	fe 01       	movw	r30, r28
    1c2a:	ea 58       	subi	r30, 0x8A	; 138
    1c2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c2e:	80 81       	ld	r24, Z
    1c30:	81 95       	neg	r24
    1c32:	fe 01       	movw	r30, r28
    1c34:	ea 58       	subi	r30, 0x8A	; 138
    1c36:	ff 4f       	sbci	r31, 0xFF	; 255
    1c38:	80 83       	st	Z, r24
        sign = 1;
    1c3a:	fe 01       	movw	r30, r28
    1c3c:	eb 59       	subi	r30, 0x9B	; 155
    1c3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c40:	81 e0       	ldi	r24, 0x01	; 1
    1c42:	80 83       	st	Z, r24
    }

    temp = (msb * 100) + ((lsb >> 6) * 25);
    1c44:	fe 01       	movw	r30, r28
    1c46:	ea 58       	subi	r30, 0x8A	; 138
    1c48:	ff 4f       	sbci	r31, 0xFF	; 255
    1c4a:	80 81       	ld	r24, Z
    1c4c:	28 2f       	mov	r18, r24
    1c4e:	30 e0       	ldi	r19, 0x00	; 0
    1c50:	84 e6       	ldi	r24, 0x64	; 100
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	28 9f       	mul	r18, r24
    1c56:	a0 01       	movw	r20, r0
    1c58:	29 9f       	mul	r18, r25
    1c5a:	50 0d       	add	r21, r0
    1c5c:	38 9f       	mul	r19, r24
    1c5e:	50 0d       	add	r21, r0
    1c60:	11 24       	eor	r1, r1
    1c62:	fe 01       	movw	r30, r28
    1c64:	e9 58       	subi	r30, 0x89	; 137
    1c66:	ff 4f       	sbci	r31, 0xFF	; 255
    1c68:	80 81       	ld	r24, Z
    1c6a:	82 95       	swap	r24
    1c6c:	86 95       	lsr	r24
    1c6e:	86 95       	lsr	r24
    1c70:	83 70       	andi	r24, 0x03	; 3
    1c72:	28 2f       	mov	r18, r24
    1c74:	30 e0       	ldi	r19, 0x00	; 0
    1c76:	c9 01       	movw	r24, r18
    1c78:	88 0f       	add	r24, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	82 0f       	add	r24, r18
    1c7e:	93 1f       	adc	r25, r19
    1c80:	88 0f       	add	r24, r24
    1c82:	99 1f       	adc	r25, r25
    1c84:	88 0f       	add	r24, r24
    1c86:	99 1f       	adc	r25, r25
    1c88:	88 0f       	add	r24, r24
    1c8a:	99 1f       	adc	r25, r25
    1c8c:	82 0f       	add	r24, r18
    1c8e:	93 1f       	adc	r25, r19
    1c90:	fe 01       	movw	r30, r28
    1c92:	ed 59       	subi	r30, 0x9D	; 157
    1c94:	ff 4f       	sbci	r31, 0xFF	; 255
    1c96:	84 0f       	add	r24, r20
    1c98:	95 1f       	adc	r25, r21
    1c9a:	91 83       	std	Z+1, r25	; 0x01
    1c9c:	80 83       	st	Z, r24

    PORTD = 0x00;
    1c9e:	e2 e3       	ldi	r30, 0x32	; 50
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	10 82       	st	Z, r1
    if (sign == 1) {
    1ca4:	fe 01       	movw	r30, r28
    1ca6:	eb 59       	subi	r30, 0x9B	; 155
    1ca8:	ff 4f       	sbci	r31, 0xFF	; 255
    1caa:	80 81       	ld	r24, Z
    1cac:	81 30       	cpi	r24, 0x01	; 1
    1cae:	09 f0       	breq	.+2      	; 0x1cb2 <displayTemperature+0x13a>
    1cb0:	bb c0       	rjmp	.+374    	; 0x1e28 <displayTemperature+0x2b0>
        PORTC = 0x40; // Display '-' sign
    1cb2:	e5 e3       	ldi	r30, 0x35	; 53
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 e4       	ldi	r24, 0x40	; 64
    1cb8:	80 83       	st	Z, r24
        PORTD = (1 << 0);
    1cba:	e2 e3       	ldi	r30, 0x32	; 50
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	80 83       	st	Z, r24
    1cc2:	fe 01       	movw	r30, r28
    1cc4:	e1 5a       	subi	r30, 0xA1	; 161
    1cc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc8:	80 e0       	ldi	r24, 0x00	; 0
    1cca:	90 e0       	ldi	r25, 0x00	; 0
    1ccc:	a0 e2       	ldi	r26, 0x20	; 32
    1cce:	b1 e4       	ldi	r27, 0x41	; 65
    1cd0:	80 83       	st	Z, r24
    1cd2:	91 83       	std	Z+1, r25	; 0x01
    1cd4:	a2 83       	std	Z+2, r26	; 0x02
    1cd6:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cd8:	8e 01       	movw	r16, r28
    1cda:	05 5a       	subi	r16, 0xA5	; 165
    1cdc:	1f 4f       	sbci	r17, 0xFF	; 255
    1cde:	fe 01       	movw	r30, r28
    1ce0:	e1 5a       	subi	r30, 0xA1	; 161
    1ce2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ce4:	60 81       	ld	r22, Z
    1ce6:	71 81       	ldd	r23, Z+1	; 0x01
    1ce8:	82 81       	ldd	r24, Z+2	; 0x02
    1cea:	93 81       	ldd	r25, Z+3	; 0x03
    1cec:	20 e0       	ldi	r18, 0x00	; 0
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	4a e7       	ldi	r20, 0x7A	; 122
    1cf2:	54 e4       	ldi	r21, 0x44	; 68
    1cf4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cf8:	dc 01       	movw	r26, r24
    1cfa:	cb 01       	movw	r24, r22
    1cfc:	f8 01       	movw	r30, r16
    1cfe:	80 83       	st	Z, r24
    1d00:	91 83       	std	Z+1, r25	; 0x01
    1d02:	a2 83       	std	Z+2, r26	; 0x02
    1d04:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1d06:	fe 01       	movw	r30, r28
    1d08:	e5 5a       	subi	r30, 0xA5	; 165
    1d0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d0c:	60 81       	ld	r22, Z
    1d0e:	71 81       	ldd	r23, Z+1	; 0x01
    1d10:	82 81       	ldd	r24, Z+2	; 0x02
    1d12:	93 81       	ldd	r25, Z+3	; 0x03
    1d14:	20 e0       	ldi	r18, 0x00	; 0
    1d16:	30 e0       	ldi	r19, 0x00	; 0
    1d18:	40 e8       	ldi	r20, 0x80	; 128
    1d1a:	5f e3       	ldi	r21, 0x3F	; 63
    1d1c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d20:	88 23       	and	r24, r24
    1d22:	44 f4       	brge	.+16     	; 0x1d34 <displayTemperature+0x1bc>
		__ticks = 1;
    1d24:	fe 01       	movw	r30, r28
    1d26:	e7 5a       	subi	r30, 0xA7	; 167
    1d28:	ff 4f       	sbci	r31, 0xFF	; 255
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	91 83       	std	Z+1, r25	; 0x01
    1d30:	80 83       	st	Z, r24
    1d32:	64 c0       	rjmp	.+200    	; 0x1dfc <displayTemperature+0x284>
	else if (__tmp > 65535)
    1d34:	fe 01       	movw	r30, r28
    1d36:	e5 5a       	subi	r30, 0xA5	; 165
    1d38:	ff 4f       	sbci	r31, 0xFF	; 255
    1d3a:	60 81       	ld	r22, Z
    1d3c:	71 81       	ldd	r23, Z+1	; 0x01
    1d3e:	82 81       	ldd	r24, Z+2	; 0x02
    1d40:	93 81       	ldd	r25, Z+3	; 0x03
    1d42:	20 e0       	ldi	r18, 0x00	; 0
    1d44:	3f ef       	ldi	r19, 0xFF	; 255
    1d46:	4f e7       	ldi	r20, 0x7F	; 127
    1d48:	57 e4       	ldi	r21, 0x47	; 71
    1d4a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d4e:	18 16       	cp	r1, r24
    1d50:	0c f0       	brlt	.+2      	; 0x1d54 <displayTemperature+0x1dc>
    1d52:	43 c0       	rjmp	.+134    	; 0x1dda <displayTemperature+0x262>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d54:	fe 01       	movw	r30, r28
    1d56:	e1 5a       	subi	r30, 0xA1	; 161
    1d58:	ff 4f       	sbci	r31, 0xFF	; 255
    1d5a:	60 81       	ld	r22, Z
    1d5c:	71 81       	ldd	r23, Z+1	; 0x01
    1d5e:	82 81       	ldd	r24, Z+2	; 0x02
    1d60:	93 81       	ldd	r25, Z+3	; 0x03
    1d62:	20 e0       	ldi	r18, 0x00	; 0
    1d64:	30 e0       	ldi	r19, 0x00	; 0
    1d66:	40 e2       	ldi	r20, 0x20	; 32
    1d68:	51 e4       	ldi	r21, 0x41	; 65
    1d6a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d6e:	dc 01       	movw	r26, r24
    1d70:	cb 01       	movw	r24, r22
    1d72:	8e 01       	movw	r16, r28
    1d74:	07 5a       	subi	r16, 0xA7	; 167
    1d76:	1f 4f       	sbci	r17, 0xFF	; 255
    1d78:	bc 01       	movw	r22, r24
    1d7a:	cd 01       	movw	r24, r26
    1d7c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d80:	dc 01       	movw	r26, r24
    1d82:	cb 01       	movw	r24, r22
    1d84:	f8 01       	movw	r30, r16
    1d86:	91 83       	std	Z+1, r25	; 0x01
    1d88:	80 83       	st	Z, r24
    1d8a:	1f c0       	rjmp	.+62     	; 0x1dca <displayTemperature+0x252>
    1d8c:	fe 01       	movw	r30, r28
    1d8e:	e9 5a       	subi	r30, 0xA9	; 169
    1d90:	ff 4f       	sbci	r31, 0xFF	; 255
    1d92:	84 e6       	ldi	r24, 0x64	; 100
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	91 83       	std	Z+1, r25	; 0x01
    1d98:	80 83       	st	Z, r24
    1d9a:	fe 01       	movw	r30, r28
    1d9c:	e9 5a       	subi	r30, 0xA9	; 169
    1d9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1da0:	80 81       	ld	r24, Z
    1da2:	91 81       	ldd	r25, Z+1	; 0x01
    1da4:	01 97       	sbiw	r24, 0x01	; 1
    1da6:	f1 f7       	brne	.-4      	; 0x1da4 <displayTemperature+0x22c>
    1da8:	fe 01       	movw	r30, r28
    1daa:	e9 5a       	subi	r30, 0xA9	; 169
    1dac:	ff 4f       	sbci	r31, 0xFF	; 255
    1dae:	91 83       	std	Z+1, r25	; 0x01
    1db0:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1db2:	de 01       	movw	r26, r28
    1db4:	a7 5a       	subi	r26, 0xA7	; 167
    1db6:	bf 4f       	sbci	r27, 0xFF	; 255
    1db8:	fe 01       	movw	r30, r28
    1dba:	e7 5a       	subi	r30, 0xA7	; 167
    1dbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dbe:	80 81       	ld	r24, Z
    1dc0:	91 81       	ldd	r25, Z+1	; 0x01
    1dc2:	01 97       	sbiw	r24, 0x01	; 1
    1dc4:	11 96       	adiw	r26, 0x01	; 1
    1dc6:	9c 93       	st	X, r25
    1dc8:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dca:	fe 01       	movw	r30, r28
    1dcc:	e7 5a       	subi	r30, 0xA7	; 167
    1dce:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd0:	80 81       	ld	r24, Z
    1dd2:	91 81       	ldd	r25, Z+1	; 0x01
    1dd4:	00 97       	sbiw	r24, 0x00	; 0
    1dd6:	d1 f6       	brne	.-76     	; 0x1d8c <displayTemperature+0x214>
    1dd8:	27 c0       	rjmp	.+78     	; 0x1e28 <displayTemperature+0x2b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dda:	8e 01       	movw	r16, r28
    1ddc:	07 5a       	subi	r16, 0xA7	; 167
    1dde:	1f 4f       	sbci	r17, 0xFF	; 255
    1de0:	fe 01       	movw	r30, r28
    1de2:	e5 5a       	subi	r30, 0xA5	; 165
    1de4:	ff 4f       	sbci	r31, 0xFF	; 255
    1de6:	60 81       	ld	r22, Z
    1de8:	71 81       	ldd	r23, Z+1	; 0x01
    1dea:	82 81       	ldd	r24, Z+2	; 0x02
    1dec:	93 81       	ldd	r25, Z+3	; 0x03
    1dee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1df2:	dc 01       	movw	r26, r24
    1df4:	cb 01       	movw	r24, r22
    1df6:	f8 01       	movw	r30, r16
    1df8:	91 83       	std	Z+1, r25	; 0x01
    1dfa:	80 83       	st	Z, r24
    1dfc:	de 01       	movw	r26, r28
    1dfe:	ab 5a       	subi	r26, 0xAB	; 171
    1e00:	bf 4f       	sbci	r27, 0xFF	; 255
    1e02:	fe 01       	movw	r30, r28
    1e04:	e7 5a       	subi	r30, 0xA7	; 167
    1e06:	ff 4f       	sbci	r31, 0xFF	; 255
    1e08:	80 81       	ld	r24, Z
    1e0a:	91 81       	ldd	r25, Z+1	; 0x01
    1e0c:	8d 93       	st	X+, r24
    1e0e:	9c 93       	st	X, r25
    1e10:	fe 01       	movw	r30, r28
    1e12:	eb 5a       	subi	r30, 0xAB	; 171
    1e14:	ff 4f       	sbci	r31, 0xFF	; 255
    1e16:	80 81       	ld	r24, Z
    1e18:	91 81       	ldd	r25, Z+1	; 0x01
    1e1a:	01 97       	sbiw	r24, 0x01	; 1
    1e1c:	f1 f7       	brne	.-4      	; 0x1e1a <displayTemperature+0x2a2>
    1e1e:	fe 01       	movw	r30, r28
    1e20:	eb 5a       	subi	r30, 0xAB	; 171
    1e22:	ff 4f       	sbci	r31, 0xFF	; 255
    1e24:	91 83       	std	Z+1, r25	; 0x01
    1e26:	80 83       	st	Z, r24
        _delay_ms(10);
    }

    PORTC = ssd[temp / 100];
    1e28:	05 e3       	ldi	r16, 0x35	; 53
    1e2a:	10 e0       	ldi	r17, 0x00	; 0
    1e2c:	fe 01       	movw	r30, r28
    1e2e:	ed 59       	subi	r30, 0x9D	; 157
    1e30:	ff 4f       	sbci	r31, 0xFF	; 255
    1e32:	80 81       	ld	r24, Z
    1e34:	91 81       	ldd	r25, Z+1	; 0x01
    1e36:	24 e6       	ldi	r18, 0x64	; 100
    1e38:	30 e0       	ldi	r19, 0x00	; 0
    1e3a:	b9 01       	movw	r22, r18
    1e3c:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    1e40:	cb 01       	movw	r24, r22
    1e42:	9c 01       	movw	r18, r24
    1e44:	ce 01       	movw	r24, r28
    1e46:	8a 59       	subi	r24, 0x9A	; 154
    1e48:	9f 4f       	sbci	r25, 0xFF	; 255
    1e4a:	fc 01       	movw	r30, r24
    1e4c:	e2 0f       	add	r30, r18
    1e4e:	f3 1f       	adc	r31, r19
    1e50:	80 81       	ld	r24, Z
    1e52:	f8 01       	movw	r30, r16
    1e54:	80 83       	st	Z, r24
    PORTD = (1 << 1);
    1e56:	e2 e3       	ldi	r30, 0x32	; 50
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	82 e0       	ldi	r24, 0x02	; 2
    1e5c:	80 83       	st	Z, r24
    1e5e:	fe 01       	movw	r30, r28
    1e60:	ef 5a       	subi	r30, 0xAF	; 175
    1e62:	ff 4f       	sbci	r31, 0xFF	; 255
    1e64:	80 e0       	ldi	r24, 0x00	; 0
    1e66:	90 e0       	ldi	r25, 0x00	; 0
    1e68:	a0 e2       	ldi	r26, 0x20	; 32
    1e6a:	b1 e4       	ldi	r27, 0x41	; 65
    1e6c:	80 83       	st	Z, r24
    1e6e:	91 83       	std	Z+1, r25	; 0x01
    1e70:	a2 83       	std	Z+2, r26	; 0x02
    1e72:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e74:	8e 01       	movw	r16, r28
    1e76:	03 5b       	subi	r16, 0xB3	; 179
    1e78:	1f 4f       	sbci	r17, 0xFF	; 255
    1e7a:	fe 01       	movw	r30, r28
    1e7c:	ef 5a       	subi	r30, 0xAF	; 175
    1e7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e80:	60 81       	ld	r22, Z
    1e82:	71 81       	ldd	r23, Z+1	; 0x01
    1e84:	82 81       	ldd	r24, Z+2	; 0x02
    1e86:	93 81       	ldd	r25, Z+3	; 0x03
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	4a e7       	ldi	r20, 0x7A	; 122
    1e8e:	54 e4       	ldi	r21, 0x44	; 68
    1e90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e94:	dc 01       	movw	r26, r24
    1e96:	cb 01       	movw	r24, r22
    1e98:	f8 01       	movw	r30, r16
    1e9a:	80 83       	st	Z, r24
    1e9c:	91 83       	std	Z+1, r25	; 0x01
    1e9e:	a2 83       	std	Z+2, r26	; 0x02
    1ea0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1ea2:	fe 01       	movw	r30, r28
    1ea4:	e3 5b       	subi	r30, 0xB3	; 179
    1ea6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ea8:	60 81       	ld	r22, Z
    1eaa:	71 81       	ldd	r23, Z+1	; 0x01
    1eac:	82 81       	ldd	r24, Z+2	; 0x02
    1eae:	93 81       	ldd	r25, Z+3	; 0x03
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	30 e0       	ldi	r19, 0x00	; 0
    1eb4:	40 e8       	ldi	r20, 0x80	; 128
    1eb6:	5f e3       	ldi	r21, 0x3F	; 63
    1eb8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ebc:	88 23       	and	r24, r24
    1ebe:	44 f4       	brge	.+16     	; 0x1ed0 <displayTemperature+0x358>
		__ticks = 1;
    1ec0:	fe 01       	movw	r30, r28
    1ec2:	e5 5b       	subi	r30, 0xB5	; 181
    1ec4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ec6:	81 e0       	ldi	r24, 0x01	; 1
    1ec8:	90 e0       	ldi	r25, 0x00	; 0
    1eca:	91 83       	std	Z+1, r25	; 0x01
    1ecc:	80 83       	st	Z, r24
    1ece:	64 c0       	rjmp	.+200    	; 0x1f98 <displayTemperature+0x420>
	else if (__tmp > 65535)
    1ed0:	fe 01       	movw	r30, r28
    1ed2:	e3 5b       	subi	r30, 0xB3	; 179
    1ed4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ed6:	60 81       	ld	r22, Z
    1ed8:	71 81       	ldd	r23, Z+1	; 0x01
    1eda:	82 81       	ldd	r24, Z+2	; 0x02
    1edc:	93 81       	ldd	r25, Z+3	; 0x03
    1ede:	20 e0       	ldi	r18, 0x00	; 0
    1ee0:	3f ef       	ldi	r19, 0xFF	; 255
    1ee2:	4f e7       	ldi	r20, 0x7F	; 127
    1ee4:	57 e4       	ldi	r21, 0x47	; 71
    1ee6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1eea:	18 16       	cp	r1, r24
    1eec:	0c f0       	brlt	.+2      	; 0x1ef0 <displayTemperature+0x378>
    1eee:	43 c0       	rjmp	.+134    	; 0x1f76 <displayTemperature+0x3fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ef0:	fe 01       	movw	r30, r28
    1ef2:	ef 5a       	subi	r30, 0xAF	; 175
    1ef4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ef6:	60 81       	ld	r22, Z
    1ef8:	71 81       	ldd	r23, Z+1	; 0x01
    1efa:	82 81       	ldd	r24, Z+2	; 0x02
    1efc:	93 81       	ldd	r25, Z+3	; 0x03
    1efe:	20 e0       	ldi	r18, 0x00	; 0
    1f00:	30 e0       	ldi	r19, 0x00	; 0
    1f02:	40 e2       	ldi	r20, 0x20	; 32
    1f04:	51 e4       	ldi	r21, 0x41	; 65
    1f06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f0a:	dc 01       	movw	r26, r24
    1f0c:	cb 01       	movw	r24, r22
    1f0e:	8e 01       	movw	r16, r28
    1f10:	05 5b       	subi	r16, 0xB5	; 181
    1f12:	1f 4f       	sbci	r17, 0xFF	; 255
    1f14:	bc 01       	movw	r22, r24
    1f16:	cd 01       	movw	r24, r26
    1f18:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	f8 01       	movw	r30, r16
    1f22:	91 83       	std	Z+1, r25	; 0x01
    1f24:	80 83       	st	Z, r24
    1f26:	1f c0       	rjmp	.+62     	; 0x1f66 <displayTemperature+0x3ee>
    1f28:	fe 01       	movw	r30, r28
    1f2a:	e7 5b       	subi	r30, 0xB7	; 183
    1f2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2e:	84 e6       	ldi	r24, 0x64	; 100
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	91 83       	std	Z+1, r25	; 0x01
    1f34:	80 83       	st	Z, r24
    1f36:	fe 01       	movw	r30, r28
    1f38:	e7 5b       	subi	r30, 0xB7	; 183
    1f3a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f3c:	80 81       	ld	r24, Z
    1f3e:	91 81       	ldd	r25, Z+1	; 0x01
    1f40:	01 97       	sbiw	r24, 0x01	; 1
    1f42:	f1 f7       	brne	.-4      	; 0x1f40 <displayTemperature+0x3c8>
    1f44:	fe 01       	movw	r30, r28
    1f46:	e7 5b       	subi	r30, 0xB7	; 183
    1f48:	ff 4f       	sbci	r31, 0xFF	; 255
    1f4a:	91 83       	std	Z+1, r25	; 0x01
    1f4c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f4e:	de 01       	movw	r26, r28
    1f50:	a5 5b       	subi	r26, 0xB5	; 181
    1f52:	bf 4f       	sbci	r27, 0xFF	; 255
    1f54:	fe 01       	movw	r30, r28
    1f56:	e5 5b       	subi	r30, 0xB5	; 181
    1f58:	ff 4f       	sbci	r31, 0xFF	; 255
    1f5a:	80 81       	ld	r24, Z
    1f5c:	91 81       	ldd	r25, Z+1	; 0x01
    1f5e:	01 97       	sbiw	r24, 0x01	; 1
    1f60:	11 96       	adiw	r26, 0x01	; 1
    1f62:	9c 93       	st	X, r25
    1f64:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f66:	fe 01       	movw	r30, r28
    1f68:	e5 5b       	subi	r30, 0xB5	; 181
    1f6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f6c:	80 81       	ld	r24, Z
    1f6e:	91 81       	ldd	r25, Z+1	; 0x01
    1f70:	00 97       	sbiw	r24, 0x00	; 0
    1f72:	d1 f6       	brne	.-76     	; 0x1f28 <displayTemperature+0x3b0>
    1f74:	27 c0       	rjmp	.+78     	; 0x1fc4 <displayTemperature+0x44c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f76:	8e 01       	movw	r16, r28
    1f78:	05 5b       	subi	r16, 0xB5	; 181
    1f7a:	1f 4f       	sbci	r17, 0xFF	; 255
    1f7c:	fe 01       	movw	r30, r28
    1f7e:	e3 5b       	subi	r30, 0xB3	; 179
    1f80:	ff 4f       	sbci	r31, 0xFF	; 255
    1f82:	60 81       	ld	r22, Z
    1f84:	71 81       	ldd	r23, Z+1	; 0x01
    1f86:	82 81       	ldd	r24, Z+2	; 0x02
    1f88:	93 81       	ldd	r25, Z+3	; 0x03
    1f8a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f8e:	dc 01       	movw	r26, r24
    1f90:	cb 01       	movw	r24, r22
    1f92:	f8 01       	movw	r30, r16
    1f94:	91 83       	std	Z+1, r25	; 0x01
    1f96:	80 83       	st	Z, r24
    1f98:	de 01       	movw	r26, r28
    1f9a:	a9 5b       	subi	r26, 0xB9	; 185
    1f9c:	bf 4f       	sbci	r27, 0xFF	; 255
    1f9e:	fe 01       	movw	r30, r28
    1fa0:	e5 5b       	subi	r30, 0xB5	; 181
    1fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fa4:	80 81       	ld	r24, Z
    1fa6:	91 81       	ldd	r25, Z+1	; 0x01
    1fa8:	8d 93       	st	X+, r24
    1faa:	9c 93       	st	X, r25
    1fac:	fe 01       	movw	r30, r28
    1fae:	e9 5b       	subi	r30, 0xB9	; 185
    1fb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb2:	80 81       	ld	r24, Z
    1fb4:	91 81       	ldd	r25, Z+1	; 0x01
    1fb6:	01 97       	sbiw	r24, 0x01	; 1
    1fb8:	f1 f7       	brne	.-4      	; 0x1fb6 <displayTemperature+0x43e>
    1fba:	fe 01       	movw	r30, r28
    1fbc:	e9 5b       	subi	r30, 0xB9	; 185
    1fbe:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc0:	91 83       	std	Z+1, r25	; 0x01
    1fc2:	80 83       	st	Z, r24
    _delay_ms(10);

    PORTC = ssd[(temp % 100) / 10];
    1fc4:	05 e3       	ldi	r16, 0x35	; 53
    1fc6:	10 e0       	ldi	r17, 0x00	; 0
    1fc8:	fe 01       	movw	r30, r28
    1fca:	ed 59       	subi	r30, 0x9D	; 157
    1fcc:	ff 4f       	sbci	r31, 0xFF	; 255
    1fce:	80 81       	ld	r24, Z
    1fd0:	91 81       	ldd	r25, Z+1	; 0x01
    1fd2:	24 e6       	ldi	r18, 0x64	; 100
    1fd4:	30 e0       	ldi	r19, 0x00	; 0
    1fd6:	b9 01       	movw	r22, r18
    1fd8:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    1fdc:	2a e0       	ldi	r18, 0x0A	; 10
    1fde:	30 e0       	ldi	r19, 0x00	; 0
    1fe0:	b9 01       	movw	r22, r18
    1fe2:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    1fe6:	cb 01       	movw	r24, r22
    1fe8:	9c 01       	movw	r18, r24
    1fea:	ce 01       	movw	r24, r28
    1fec:	8a 59       	subi	r24, 0x9A	; 154
    1fee:	9f 4f       	sbci	r25, 0xFF	; 255
    1ff0:	fc 01       	movw	r30, r24
    1ff2:	e2 0f       	add	r30, r18
    1ff4:	f3 1f       	adc	r31, r19
    1ff6:	80 81       	ld	r24, Z
    1ff8:	f8 01       	movw	r30, r16
    1ffa:	80 83       	st	Z, r24
    PORTD = (1 << 2);
    1ffc:	e2 e3       	ldi	r30, 0x32	; 50
    1ffe:	f0 e0       	ldi	r31, 0x00	; 0
    2000:	84 e0       	ldi	r24, 0x04	; 4
    2002:	80 83       	st	Z, r24
    2004:	fe 01       	movw	r30, r28
    2006:	ed 5b       	subi	r30, 0xBD	; 189
    2008:	ff 4f       	sbci	r31, 0xFF	; 255
    200a:	80 e0       	ldi	r24, 0x00	; 0
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	a0 e2       	ldi	r26, 0x20	; 32
    2010:	b1 e4       	ldi	r27, 0x41	; 65
    2012:	80 83       	st	Z, r24
    2014:	91 83       	std	Z+1, r25	; 0x01
    2016:	a2 83       	std	Z+2, r26	; 0x02
    2018:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    201a:	8e 01       	movw	r16, r28
    201c:	01 5c       	subi	r16, 0xC1	; 193
    201e:	1f 4f       	sbci	r17, 0xFF	; 255
    2020:	fe 01       	movw	r30, r28
    2022:	ed 5b       	subi	r30, 0xBD	; 189
    2024:	ff 4f       	sbci	r31, 0xFF	; 255
    2026:	60 81       	ld	r22, Z
    2028:	71 81       	ldd	r23, Z+1	; 0x01
    202a:	82 81       	ldd	r24, Z+2	; 0x02
    202c:	93 81       	ldd	r25, Z+3	; 0x03
    202e:	20 e0       	ldi	r18, 0x00	; 0
    2030:	30 e0       	ldi	r19, 0x00	; 0
    2032:	4a e7       	ldi	r20, 0x7A	; 122
    2034:	54 e4       	ldi	r21, 0x44	; 68
    2036:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    203a:	dc 01       	movw	r26, r24
    203c:	cb 01       	movw	r24, r22
    203e:	f8 01       	movw	r30, r16
    2040:	80 83       	st	Z, r24
    2042:	91 83       	std	Z+1, r25	; 0x01
    2044:	a2 83       	std	Z+2, r26	; 0x02
    2046:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2048:	fe 01       	movw	r30, r28
    204a:	ff 96       	adiw	r30, 0x3f	; 63
    204c:	60 81       	ld	r22, Z
    204e:	71 81       	ldd	r23, Z+1	; 0x01
    2050:	82 81       	ldd	r24, Z+2	; 0x02
    2052:	93 81       	ldd	r25, Z+3	; 0x03
    2054:	20 e0       	ldi	r18, 0x00	; 0
    2056:	30 e0       	ldi	r19, 0x00	; 0
    2058:	40 e8       	ldi	r20, 0x80	; 128
    205a:	5f e3       	ldi	r21, 0x3F	; 63
    205c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2060:	88 23       	and	r24, r24
    2062:	2c f4       	brge	.+10     	; 0x206e <displayTemperature+0x4f6>
		__ticks = 1;
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	90 e0       	ldi	r25, 0x00	; 0
    2068:	9e af       	std	Y+62, r25	; 0x3e
    206a:	8d af       	std	Y+61, r24	; 0x3d
    206c:	46 c0       	rjmp	.+140    	; 0x20fa <displayTemperature+0x582>
	else if (__tmp > 65535)
    206e:	fe 01       	movw	r30, r28
    2070:	ff 96       	adiw	r30, 0x3f	; 63
    2072:	60 81       	ld	r22, Z
    2074:	71 81       	ldd	r23, Z+1	; 0x01
    2076:	82 81       	ldd	r24, Z+2	; 0x02
    2078:	93 81       	ldd	r25, Z+3	; 0x03
    207a:	20 e0       	ldi	r18, 0x00	; 0
    207c:	3f ef       	ldi	r19, 0xFF	; 255
    207e:	4f e7       	ldi	r20, 0x7F	; 127
    2080:	57 e4       	ldi	r21, 0x47	; 71
    2082:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2086:	18 16       	cp	r1, r24
    2088:	64 f5       	brge	.+88     	; 0x20e2 <displayTemperature+0x56a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    208a:	fe 01       	movw	r30, r28
    208c:	ed 5b       	subi	r30, 0xBD	; 189
    208e:	ff 4f       	sbci	r31, 0xFF	; 255
    2090:	60 81       	ld	r22, Z
    2092:	71 81       	ldd	r23, Z+1	; 0x01
    2094:	82 81       	ldd	r24, Z+2	; 0x02
    2096:	93 81       	ldd	r25, Z+3	; 0x03
    2098:	20 e0       	ldi	r18, 0x00	; 0
    209a:	30 e0       	ldi	r19, 0x00	; 0
    209c:	40 e2       	ldi	r20, 0x20	; 32
    209e:	51 e4       	ldi	r21, 0x41	; 65
    20a0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20a4:	dc 01       	movw	r26, r24
    20a6:	cb 01       	movw	r24, r22
    20a8:	bc 01       	movw	r22, r24
    20aa:	cd 01       	movw	r24, r26
    20ac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20b0:	dc 01       	movw	r26, r24
    20b2:	cb 01       	movw	r24, r22
    20b4:	9e af       	std	Y+62, r25	; 0x3e
    20b6:	8d af       	std	Y+61, r24	; 0x3d
    20b8:	0f c0       	rjmp	.+30     	; 0x20d8 <displayTemperature+0x560>
    20ba:	84 e6       	ldi	r24, 0x64	; 100
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	9c af       	std	Y+60, r25	; 0x3c
    20c0:	8b af       	std	Y+59, r24	; 0x3b
    20c2:	8b ad       	ldd	r24, Y+59	; 0x3b
    20c4:	9c ad       	ldd	r25, Y+60	; 0x3c
    20c6:	01 97       	sbiw	r24, 0x01	; 1
    20c8:	f1 f7       	brne	.-4      	; 0x20c6 <displayTemperature+0x54e>
    20ca:	9c af       	std	Y+60, r25	; 0x3c
    20cc:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ce:	8d ad       	ldd	r24, Y+61	; 0x3d
    20d0:	9e ad       	ldd	r25, Y+62	; 0x3e
    20d2:	01 97       	sbiw	r24, 0x01	; 1
    20d4:	9e af       	std	Y+62, r25	; 0x3e
    20d6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20d8:	8d ad       	ldd	r24, Y+61	; 0x3d
    20da:	9e ad       	ldd	r25, Y+62	; 0x3e
    20dc:	00 97       	sbiw	r24, 0x00	; 0
    20de:	69 f7       	brne	.-38     	; 0x20ba <displayTemperature+0x542>
    20e0:	16 c0       	rjmp	.+44     	; 0x210e <displayTemperature+0x596>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20e2:	fe 01       	movw	r30, r28
    20e4:	ff 96       	adiw	r30, 0x3f	; 63
    20e6:	60 81       	ld	r22, Z
    20e8:	71 81       	ldd	r23, Z+1	; 0x01
    20ea:	82 81       	ldd	r24, Z+2	; 0x02
    20ec:	93 81       	ldd	r25, Z+3	; 0x03
    20ee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    20f2:	dc 01       	movw	r26, r24
    20f4:	cb 01       	movw	r24, r22
    20f6:	9e af       	std	Y+62, r25	; 0x3e
    20f8:	8d af       	std	Y+61, r24	; 0x3d
    20fa:	8d ad       	ldd	r24, Y+61	; 0x3d
    20fc:	9e ad       	ldd	r25, Y+62	; 0x3e
    20fe:	9a af       	std	Y+58, r25	; 0x3a
    2100:	89 af       	std	Y+57, r24	; 0x39
    2102:	89 ad       	ldd	r24, Y+57	; 0x39
    2104:	9a ad       	ldd	r25, Y+58	; 0x3a
    2106:	01 97       	sbiw	r24, 0x01	; 1
    2108:	f1 f7       	brne	.-4      	; 0x2106 <displayTemperature+0x58e>
    210a:	9a af       	std	Y+58, r25	; 0x3a
    210c:	89 af       	std	Y+57, r24	; 0x39
    _delay_ms(10);

    PORTC = ssd[temp % 10] | 0x80; // Display decimal point
    210e:	05 e3       	ldi	r16, 0x35	; 53
    2110:	10 e0       	ldi	r17, 0x00	; 0
    2112:	fe 01       	movw	r30, r28
    2114:	ed 59       	subi	r30, 0x9D	; 157
    2116:	ff 4f       	sbci	r31, 0xFF	; 255
    2118:	80 81       	ld	r24, Z
    211a:	91 81       	ldd	r25, Z+1	; 0x01
    211c:	2a e0       	ldi	r18, 0x0A	; 10
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	b9 01       	movw	r22, r18
    2122:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    2126:	9c 01       	movw	r18, r24
    2128:	ce 01       	movw	r24, r28
    212a:	8a 59       	subi	r24, 0x9A	; 154
    212c:	9f 4f       	sbci	r25, 0xFF	; 255
    212e:	fc 01       	movw	r30, r24
    2130:	e2 0f       	add	r30, r18
    2132:	f3 1f       	adc	r31, r19
    2134:	80 81       	ld	r24, Z
    2136:	80 68       	ori	r24, 0x80	; 128
    2138:	f8 01       	movw	r30, r16
    213a:	80 83       	st	Z, r24
    PORTD = (1 << 3);
    213c:	e2 e3       	ldi	r30, 0x32	; 50
    213e:	f0 e0       	ldi	r31, 0x00	; 0
    2140:	88 e0       	ldi	r24, 0x08	; 8
    2142:	80 83       	st	Z, r24
    2144:	80 e0       	ldi	r24, 0x00	; 0
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	a0 e2       	ldi	r26, 0x20	; 32
    214a:	b1 e4       	ldi	r27, 0x41	; 65
    214c:	8d ab       	std	Y+53, r24	; 0x35
    214e:	9e ab       	std	Y+54, r25	; 0x36
    2150:	af ab       	std	Y+55, r26	; 0x37
    2152:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2154:	6d a9       	ldd	r22, Y+53	; 0x35
    2156:	7e a9       	ldd	r23, Y+54	; 0x36
    2158:	8f a9       	ldd	r24, Y+55	; 0x37
    215a:	98 ad       	ldd	r25, Y+56	; 0x38
    215c:	20 e0       	ldi	r18, 0x00	; 0
    215e:	30 e0       	ldi	r19, 0x00	; 0
    2160:	4a e7       	ldi	r20, 0x7A	; 122
    2162:	54 e4       	ldi	r21, 0x44	; 68
    2164:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2168:	dc 01       	movw	r26, r24
    216a:	cb 01       	movw	r24, r22
    216c:	89 ab       	std	Y+49, r24	; 0x31
    216e:	9a ab       	std	Y+50, r25	; 0x32
    2170:	ab ab       	std	Y+51, r26	; 0x33
    2172:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2174:	69 a9       	ldd	r22, Y+49	; 0x31
    2176:	7a a9       	ldd	r23, Y+50	; 0x32
    2178:	8b a9       	ldd	r24, Y+51	; 0x33
    217a:	9c a9       	ldd	r25, Y+52	; 0x34
    217c:	20 e0       	ldi	r18, 0x00	; 0
    217e:	30 e0       	ldi	r19, 0x00	; 0
    2180:	40 e8       	ldi	r20, 0x80	; 128
    2182:	5f e3       	ldi	r21, 0x3F	; 63
    2184:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2188:	88 23       	and	r24, r24
    218a:	2c f4       	brge	.+10     	; 0x2196 <displayTemperature+0x61e>
		__ticks = 1;
    218c:	81 e0       	ldi	r24, 0x01	; 1
    218e:	90 e0       	ldi	r25, 0x00	; 0
    2190:	98 ab       	std	Y+48, r25	; 0x30
    2192:	8f a7       	std	Y+47, r24	; 0x2f
    2194:	3f c0       	rjmp	.+126    	; 0x2214 <displayTemperature+0x69c>
	else if (__tmp > 65535)
    2196:	69 a9       	ldd	r22, Y+49	; 0x31
    2198:	7a a9       	ldd	r23, Y+50	; 0x32
    219a:	8b a9       	ldd	r24, Y+51	; 0x33
    219c:	9c a9       	ldd	r25, Y+52	; 0x34
    219e:	20 e0       	ldi	r18, 0x00	; 0
    21a0:	3f ef       	ldi	r19, 0xFF	; 255
    21a2:	4f e7       	ldi	r20, 0x7F	; 127
    21a4:	57 e4       	ldi	r21, 0x47	; 71
    21a6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    21aa:	18 16       	cp	r1, r24
    21ac:	4c f5       	brge	.+82     	; 0x2200 <displayTemperature+0x688>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21ae:	6d a9       	ldd	r22, Y+53	; 0x35
    21b0:	7e a9       	ldd	r23, Y+54	; 0x36
    21b2:	8f a9       	ldd	r24, Y+55	; 0x37
    21b4:	98 ad       	ldd	r25, Y+56	; 0x38
    21b6:	20 e0       	ldi	r18, 0x00	; 0
    21b8:	30 e0       	ldi	r19, 0x00	; 0
    21ba:	40 e2       	ldi	r20, 0x20	; 32
    21bc:	51 e4       	ldi	r21, 0x41	; 65
    21be:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21c2:	dc 01       	movw	r26, r24
    21c4:	cb 01       	movw	r24, r22
    21c6:	bc 01       	movw	r22, r24
    21c8:	cd 01       	movw	r24, r26
    21ca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21ce:	dc 01       	movw	r26, r24
    21d0:	cb 01       	movw	r24, r22
    21d2:	98 ab       	std	Y+48, r25	; 0x30
    21d4:	8f a7       	std	Y+47, r24	; 0x2f
    21d6:	0f c0       	rjmp	.+30     	; 0x21f6 <displayTemperature+0x67e>
    21d8:	84 e6       	ldi	r24, 0x64	; 100
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	9e a7       	std	Y+46, r25	; 0x2e
    21de:	8d a7       	std	Y+45, r24	; 0x2d
    21e0:	8d a5       	ldd	r24, Y+45	; 0x2d
    21e2:	9e a5       	ldd	r25, Y+46	; 0x2e
    21e4:	01 97       	sbiw	r24, 0x01	; 1
    21e6:	f1 f7       	brne	.-4      	; 0x21e4 <displayTemperature+0x66c>
    21e8:	9e a7       	std	Y+46, r25	; 0x2e
    21ea:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    21ee:	98 a9       	ldd	r25, Y+48	; 0x30
    21f0:	01 97       	sbiw	r24, 0x01	; 1
    21f2:	98 ab       	std	Y+48, r25	; 0x30
    21f4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21f6:	8f a5       	ldd	r24, Y+47	; 0x2f
    21f8:	98 a9       	ldd	r25, Y+48	; 0x30
    21fa:	00 97       	sbiw	r24, 0x00	; 0
    21fc:	69 f7       	brne	.-38     	; 0x21d8 <displayTemperature+0x660>
    21fe:	14 c0       	rjmp	.+40     	; 0x2228 <displayTemperature+0x6b0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2200:	69 a9       	ldd	r22, Y+49	; 0x31
    2202:	7a a9       	ldd	r23, Y+50	; 0x32
    2204:	8b a9       	ldd	r24, Y+51	; 0x33
    2206:	9c a9       	ldd	r25, Y+52	; 0x34
    2208:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    220c:	dc 01       	movw	r26, r24
    220e:	cb 01       	movw	r24, r22
    2210:	98 ab       	std	Y+48, r25	; 0x30
    2212:	8f a7       	std	Y+47, r24	; 0x2f
    2214:	8f a5       	ldd	r24, Y+47	; 0x2f
    2216:	98 a9       	ldd	r25, Y+48	; 0x30
    2218:	9c a7       	std	Y+44, r25	; 0x2c
    221a:	8b a7       	std	Y+43, r24	; 0x2b
    221c:	8b a5       	ldd	r24, Y+43	; 0x2b
    221e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2220:	01 97       	sbiw	r24, 0x01	; 1
    2222:	f1 f7       	brne	.-4      	; 0x2220 <displayTemperature+0x6a8>
    2224:	9c a7       	std	Y+44, r25	; 0x2c
    2226:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(10);

    PORTC = ssd[(lsb >> 6) * 25 / 10];
    2228:	05 e3       	ldi	r16, 0x35	; 53
    222a:	10 e0       	ldi	r17, 0x00	; 0
    222c:	fe 01       	movw	r30, r28
    222e:	e9 58       	subi	r30, 0x89	; 137
    2230:	ff 4f       	sbci	r31, 0xFF	; 255
    2232:	80 81       	ld	r24, Z
    2234:	82 95       	swap	r24
    2236:	86 95       	lsr	r24
    2238:	86 95       	lsr	r24
    223a:	83 70       	andi	r24, 0x03	; 3
    223c:	28 2f       	mov	r18, r24
    223e:	30 e0       	ldi	r19, 0x00	; 0
    2240:	c9 01       	movw	r24, r18
    2242:	88 0f       	add	r24, r24
    2244:	99 1f       	adc	r25, r25
    2246:	82 0f       	add	r24, r18
    2248:	93 1f       	adc	r25, r19
    224a:	88 0f       	add	r24, r24
    224c:	99 1f       	adc	r25, r25
    224e:	88 0f       	add	r24, r24
    2250:	99 1f       	adc	r25, r25
    2252:	88 0f       	add	r24, r24
    2254:	99 1f       	adc	r25, r25
    2256:	82 0f       	add	r24, r18
    2258:	93 1f       	adc	r25, r19
    225a:	2a e0       	ldi	r18, 0x0A	; 10
    225c:	30 e0       	ldi	r19, 0x00	; 0
    225e:	b9 01       	movw	r22, r18
    2260:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    2264:	cb 01       	movw	r24, r22
    2266:	9c 01       	movw	r18, r24
    2268:	ce 01       	movw	r24, r28
    226a:	8a 59       	subi	r24, 0x9A	; 154
    226c:	9f 4f       	sbci	r25, 0xFF	; 255
    226e:	fc 01       	movw	r30, r24
    2270:	e2 0f       	add	r30, r18
    2272:	f3 1f       	adc	r31, r19
    2274:	80 81       	ld	r24, Z
    2276:	f8 01       	movw	r30, r16
    2278:	80 83       	st	Z, r24
    PORTD = (1 << 4);
    227a:	e2 e3       	ldi	r30, 0x32	; 50
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	80 e1       	ldi	r24, 0x10	; 16
    2280:	80 83       	st	Z, r24
    2282:	80 e0       	ldi	r24, 0x00	; 0
    2284:	90 e0       	ldi	r25, 0x00	; 0
    2286:	a0 e2       	ldi	r26, 0x20	; 32
    2288:	b1 e4       	ldi	r27, 0x41	; 65
    228a:	8f a3       	std	Y+39, r24	; 0x27
    228c:	98 a7       	std	Y+40, r25	; 0x28
    228e:	a9 a7       	std	Y+41, r26	; 0x29
    2290:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2292:	6f a1       	ldd	r22, Y+39	; 0x27
    2294:	78 a5       	ldd	r23, Y+40	; 0x28
    2296:	89 a5       	ldd	r24, Y+41	; 0x29
    2298:	9a a5       	ldd	r25, Y+42	; 0x2a
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	4a e7       	ldi	r20, 0x7A	; 122
    22a0:	54 e4       	ldi	r21, 0x44	; 68
    22a2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22a6:	dc 01       	movw	r26, r24
    22a8:	cb 01       	movw	r24, r22
    22aa:	8b a3       	std	Y+35, r24	; 0x23
    22ac:	9c a3       	std	Y+36, r25	; 0x24
    22ae:	ad a3       	std	Y+37, r26	; 0x25
    22b0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    22b2:	6b a1       	ldd	r22, Y+35	; 0x23
    22b4:	7c a1       	ldd	r23, Y+36	; 0x24
    22b6:	8d a1       	ldd	r24, Y+37	; 0x25
    22b8:	9e a1       	ldd	r25, Y+38	; 0x26
    22ba:	20 e0       	ldi	r18, 0x00	; 0
    22bc:	30 e0       	ldi	r19, 0x00	; 0
    22be:	40 e8       	ldi	r20, 0x80	; 128
    22c0:	5f e3       	ldi	r21, 0x3F	; 63
    22c2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    22c6:	88 23       	and	r24, r24
    22c8:	2c f4       	brge	.+10     	; 0x22d4 <displayTemperature+0x75c>
		__ticks = 1;
    22ca:	81 e0       	ldi	r24, 0x01	; 1
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    22ce:	9a a3       	std	Y+34, r25	; 0x22
    22d0:	89 a3       	std	Y+33, r24	; 0x21
    22d2:	3f c0       	rjmp	.+126    	; 0x2352 <displayTemperature+0x7da>
	else if (__tmp > 65535)
    22d4:	6b a1       	ldd	r22, Y+35	; 0x23
    22d6:	7c a1       	ldd	r23, Y+36	; 0x24
    22d8:	8d a1       	ldd	r24, Y+37	; 0x25
    22da:	9e a1       	ldd	r25, Y+38	; 0x26
    22dc:	20 e0       	ldi	r18, 0x00	; 0
    22de:	3f ef       	ldi	r19, 0xFF	; 255
    22e0:	4f e7       	ldi	r20, 0x7F	; 127
    22e2:	57 e4       	ldi	r21, 0x47	; 71
    22e4:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    22e8:	18 16       	cp	r1, r24
    22ea:	4c f5       	brge	.+82     	; 0x233e <displayTemperature+0x7c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22ec:	6f a1       	ldd	r22, Y+39	; 0x27
    22ee:	78 a5       	ldd	r23, Y+40	; 0x28
    22f0:	89 a5       	ldd	r24, Y+41	; 0x29
    22f2:	9a a5       	ldd	r25, Y+42	; 0x2a
    22f4:	20 e0       	ldi	r18, 0x00	; 0
    22f6:	30 e0       	ldi	r19, 0x00	; 0
    22f8:	40 e2       	ldi	r20, 0x20	; 32
    22fa:	51 e4       	ldi	r21, 0x41	; 65
    22fc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2300:	dc 01       	movw	r26, r24
    2302:	cb 01       	movw	r24, r22
    2304:	bc 01       	movw	r22, r24
    2306:	cd 01       	movw	r24, r26
    2308:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    230c:	dc 01       	movw	r26, r24
    230e:	cb 01       	movw	r24, r22
    2310:	9a a3       	std	Y+34, r25	; 0x22
    2312:	89 a3       	std	Y+33, r24	; 0x21
    2314:	0f c0       	rjmp	.+30     	; 0x2334 <displayTemperature+0x7bc>
    2316:	84 e6       	ldi	r24, 0x64	; 100
    2318:	90 e0       	ldi	r25, 0x00	; 0
    231a:	98 a3       	std	Y+32, r25	; 0x20
    231c:	8f 8f       	std	Y+31, r24	; 0x1f
    231e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2320:	98 a1       	ldd	r25, Y+32	; 0x20
    2322:	01 97       	sbiw	r24, 0x01	; 1
    2324:	f1 f7       	brne	.-4      	; 0x2322 <displayTemperature+0x7aa>
    2326:	98 a3       	std	Y+32, r25	; 0x20
    2328:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    232a:	89 a1       	ldd	r24, Y+33	; 0x21
    232c:	9a a1       	ldd	r25, Y+34	; 0x22
    232e:	01 97       	sbiw	r24, 0x01	; 1
    2330:	9a a3       	std	Y+34, r25	; 0x22
    2332:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2334:	89 a1       	ldd	r24, Y+33	; 0x21
    2336:	9a a1       	ldd	r25, Y+34	; 0x22
    2338:	00 97       	sbiw	r24, 0x00	; 0
    233a:	69 f7       	brne	.-38     	; 0x2316 <displayTemperature+0x79e>
    233c:	14 c0       	rjmp	.+40     	; 0x2366 <displayTemperature+0x7ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    233e:	6b a1       	ldd	r22, Y+35	; 0x23
    2340:	7c a1       	ldd	r23, Y+36	; 0x24
    2342:	8d a1       	ldd	r24, Y+37	; 0x25
    2344:	9e a1       	ldd	r25, Y+38	; 0x26
    2346:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    234a:	dc 01       	movw	r26, r24
    234c:	cb 01       	movw	r24, r22
    234e:	9a a3       	std	Y+34, r25	; 0x22
    2350:	89 a3       	std	Y+33, r24	; 0x21
    2352:	89 a1       	ldd	r24, Y+33	; 0x21
    2354:	9a a1       	ldd	r25, Y+34	; 0x22
    2356:	9e 8f       	std	Y+30, r25	; 0x1e
    2358:	8d 8f       	std	Y+29, r24	; 0x1d
    235a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    235c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    235e:	01 97       	sbiw	r24, 0x01	; 1
    2360:	f1 f7       	brne	.-4      	; 0x235e <displayTemperature+0x7e6>
    2362:	9e 8f       	std	Y+30, r25	; 0x1e
    2364:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(10);

    PORTC = ssd[(lsb >> 6) * 25 % 10];
    2366:	05 e3       	ldi	r16, 0x35	; 53
    2368:	10 e0       	ldi	r17, 0x00	; 0
    236a:	fe 01       	movw	r30, r28
    236c:	e9 58       	subi	r30, 0x89	; 137
    236e:	ff 4f       	sbci	r31, 0xFF	; 255
    2370:	80 81       	ld	r24, Z
    2372:	82 95       	swap	r24
    2374:	86 95       	lsr	r24
    2376:	86 95       	lsr	r24
    2378:	83 70       	andi	r24, 0x03	; 3
    237a:	28 2f       	mov	r18, r24
    237c:	30 e0       	ldi	r19, 0x00	; 0
    237e:	c9 01       	movw	r24, r18
    2380:	88 0f       	add	r24, r24
    2382:	99 1f       	adc	r25, r25
    2384:	82 0f       	add	r24, r18
    2386:	93 1f       	adc	r25, r19
    2388:	88 0f       	add	r24, r24
    238a:	99 1f       	adc	r25, r25
    238c:	88 0f       	add	r24, r24
    238e:	99 1f       	adc	r25, r25
    2390:	88 0f       	add	r24, r24
    2392:	99 1f       	adc	r25, r25
    2394:	82 0f       	add	r24, r18
    2396:	93 1f       	adc	r25, r19
    2398:	2a e0       	ldi	r18, 0x0A	; 10
    239a:	30 e0       	ldi	r19, 0x00	; 0
    239c:	b9 01       	movw	r22, r18
    239e:	0e 94 81 14 	call	0x2902	; 0x2902 <__divmodhi4>
    23a2:	9c 01       	movw	r18, r24
    23a4:	ce 01       	movw	r24, r28
    23a6:	8a 59       	subi	r24, 0x9A	; 154
    23a8:	9f 4f       	sbci	r25, 0xFF	; 255
    23aa:	fc 01       	movw	r30, r24
    23ac:	e2 0f       	add	r30, r18
    23ae:	f3 1f       	adc	r31, r19
    23b0:	80 81       	ld	r24, Z
    23b2:	f8 01       	movw	r30, r16
    23b4:	80 83       	st	Z, r24
    PORTD = (1 << 5);
    23b6:	e2 e3       	ldi	r30, 0x32	; 50
    23b8:	f0 e0       	ldi	r31, 0x00	; 0
    23ba:	80 e2       	ldi	r24, 0x20	; 32
    23bc:	80 83       	st	Z, r24
    23be:	80 e0       	ldi	r24, 0x00	; 0
    23c0:	90 e0       	ldi	r25, 0x00	; 0
    23c2:	a0 e2       	ldi	r26, 0x20	; 32
    23c4:	b1 e4       	ldi	r27, 0x41	; 65
    23c6:	89 8f       	std	Y+25, r24	; 0x19
    23c8:	9a 8f       	std	Y+26, r25	; 0x1a
    23ca:	ab 8f       	std	Y+27, r26	; 0x1b
    23cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ce:	69 8d       	ldd	r22, Y+25	; 0x19
    23d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23d6:	20 e0       	ldi	r18, 0x00	; 0
    23d8:	30 e0       	ldi	r19, 0x00	; 0
    23da:	4a e7       	ldi	r20, 0x7A	; 122
    23dc:	54 e4       	ldi	r21, 0x44	; 68
    23de:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23e2:	dc 01       	movw	r26, r24
    23e4:	cb 01       	movw	r24, r22
    23e6:	8d 8b       	std	Y+21, r24	; 0x15
    23e8:	9e 8b       	std	Y+22, r25	; 0x16
    23ea:	af 8b       	std	Y+23, r26	; 0x17
    23ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    23ee:	6d 89       	ldd	r22, Y+21	; 0x15
    23f0:	7e 89       	ldd	r23, Y+22	; 0x16
    23f2:	8f 89       	ldd	r24, Y+23	; 0x17
    23f4:	98 8d       	ldd	r25, Y+24	; 0x18
    23f6:	20 e0       	ldi	r18, 0x00	; 0
    23f8:	30 e0       	ldi	r19, 0x00	; 0
    23fa:	40 e8       	ldi	r20, 0x80	; 128
    23fc:	5f e3       	ldi	r21, 0x3F	; 63
    23fe:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2402:	88 23       	and	r24, r24
    2404:	2c f4       	brge	.+10     	; 0x2410 <displayTemperature+0x898>
		__ticks = 1;
    2406:	81 e0       	ldi	r24, 0x01	; 1
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	9c 8b       	std	Y+20, r25	; 0x14
    240c:	8b 8b       	std	Y+19, r24	; 0x13
    240e:	3f c0       	rjmp	.+126    	; 0x248e <displayTemperature+0x916>
	else if (__tmp > 65535)
    2410:	6d 89       	ldd	r22, Y+21	; 0x15
    2412:	7e 89       	ldd	r23, Y+22	; 0x16
    2414:	8f 89       	ldd	r24, Y+23	; 0x17
    2416:	98 8d       	ldd	r25, Y+24	; 0x18
    2418:	20 e0       	ldi	r18, 0x00	; 0
    241a:	3f ef       	ldi	r19, 0xFF	; 255
    241c:	4f e7       	ldi	r20, 0x7F	; 127
    241e:	57 e4       	ldi	r21, 0x47	; 71
    2420:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2424:	18 16       	cp	r1, r24
    2426:	4c f5       	brge	.+82     	; 0x247a <displayTemperature+0x902>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2428:	69 8d       	ldd	r22, Y+25	; 0x19
    242a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    242c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    242e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2430:	20 e0       	ldi	r18, 0x00	; 0
    2432:	30 e0       	ldi	r19, 0x00	; 0
    2434:	40 e2       	ldi	r20, 0x20	; 32
    2436:	51 e4       	ldi	r21, 0x41	; 65
    2438:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    243c:	dc 01       	movw	r26, r24
    243e:	cb 01       	movw	r24, r22
    2440:	bc 01       	movw	r22, r24
    2442:	cd 01       	movw	r24, r26
    2444:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2448:	dc 01       	movw	r26, r24
    244a:	cb 01       	movw	r24, r22
    244c:	9c 8b       	std	Y+20, r25	; 0x14
    244e:	8b 8b       	std	Y+19, r24	; 0x13
    2450:	0f c0       	rjmp	.+30     	; 0x2470 <displayTemperature+0x8f8>
    2452:	84 e6       	ldi	r24, 0x64	; 100
    2454:	90 e0       	ldi	r25, 0x00	; 0
    2456:	9a 8b       	std	Y+18, r25	; 0x12
    2458:	89 8b       	std	Y+17, r24	; 0x11
    245a:	89 89       	ldd	r24, Y+17	; 0x11
    245c:	9a 89       	ldd	r25, Y+18	; 0x12
    245e:	01 97       	sbiw	r24, 0x01	; 1
    2460:	f1 f7       	brne	.-4      	; 0x245e <displayTemperature+0x8e6>
    2462:	9a 8b       	std	Y+18, r25	; 0x12
    2464:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2466:	8b 89       	ldd	r24, Y+19	; 0x13
    2468:	9c 89       	ldd	r25, Y+20	; 0x14
    246a:	01 97       	sbiw	r24, 0x01	; 1
    246c:	9c 8b       	std	Y+20, r25	; 0x14
    246e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2470:	8b 89       	ldd	r24, Y+19	; 0x13
    2472:	9c 89       	ldd	r25, Y+20	; 0x14
    2474:	00 97       	sbiw	r24, 0x00	; 0
    2476:	69 f7       	brne	.-38     	; 0x2452 <displayTemperature+0x8da>
    2478:	14 c0       	rjmp	.+40     	; 0x24a2 <displayTemperature+0x92a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    247a:	6d 89       	ldd	r22, Y+21	; 0x15
    247c:	7e 89       	ldd	r23, Y+22	; 0x16
    247e:	8f 89       	ldd	r24, Y+23	; 0x17
    2480:	98 8d       	ldd	r25, Y+24	; 0x18
    2482:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2486:	dc 01       	movw	r26, r24
    2488:	cb 01       	movw	r24, r22
    248a:	9c 8b       	std	Y+20, r25	; 0x14
    248c:	8b 8b       	std	Y+19, r24	; 0x13
    248e:	8b 89       	ldd	r24, Y+19	; 0x13
    2490:	9c 89       	ldd	r25, Y+20	; 0x14
    2492:	98 8b       	std	Y+16, r25	; 0x10
    2494:	8f 87       	std	Y+15, r24	; 0x0f
    2496:	8f 85       	ldd	r24, Y+15	; 0x0f
    2498:	98 89       	ldd	r25, Y+16	; 0x10
    249a:	01 97       	sbiw	r24, 0x01	; 1
    249c:	f1 f7       	brne	.-4      	; 0x249a <displayTemperature+0x922>
    249e:	98 8b       	std	Y+16, r25	; 0x10
    24a0:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(10);

    PORTD = 0x00;
    24a2:	e2 e3       	ldi	r30, 0x32	; 50
    24a4:	f0 e0       	ldi	r31, 0x00	; 0
    24a6:	10 82       	st	Z, r1
    PORTC = 0x63; // Display 'C'
    24a8:	e5 e3       	ldi	r30, 0x35	; 53
    24aa:	f0 e0       	ldi	r31, 0x00	; 0
    24ac:	83 e6       	ldi	r24, 0x63	; 99
    24ae:	80 83       	st	Z, r24
    PORTD = (1 << 6);
    24b0:	e2 e3       	ldi	r30, 0x32	; 50
    24b2:	f0 e0       	ldi	r31, 0x00	; 0
    24b4:	80 e4       	ldi	r24, 0x40	; 64
    24b6:	80 83       	st	Z, r24
    24b8:	80 e0       	ldi	r24, 0x00	; 0
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	a0 e2       	ldi	r26, 0x20	; 32
    24be:	b1 e4       	ldi	r27, 0x41	; 65
    24c0:	8b 87       	std	Y+11, r24	; 0x0b
    24c2:	9c 87       	std	Y+12, r25	; 0x0c
    24c4:	ad 87       	std	Y+13, r26	; 0x0d
    24c6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    24ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    24cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    24ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    24d0:	20 e0       	ldi	r18, 0x00	; 0
    24d2:	30 e0       	ldi	r19, 0x00	; 0
    24d4:	4a e7       	ldi	r20, 0x7A	; 122
    24d6:	54 e4       	ldi	r21, 0x44	; 68
    24d8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    24dc:	dc 01       	movw	r26, r24
    24de:	cb 01       	movw	r24, r22
    24e0:	8f 83       	std	Y+7, r24	; 0x07
    24e2:	98 87       	std	Y+8, r25	; 0x08
    24e4:	a9 87       	std	Y+9, r26	; 0x09
    24e6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24e8:	6f 81       	ldd	r22, Y+7	; 0x07
    24ea:	78 85       	ldd	r23, Y+8	; 0x08
    24ec:	89 85       	ldd	r24, Y+9	; 0x09
    24ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    24f0:	20 e0       	ldi	r18, 0x00	; 0
    24f2:	30 e0       	ldi	r19, 0x00	; 0
    24f4:	40 e8       	ldi	r20, 0x80	; 128
    24f6:	5f e3       	ldi	r21, 0x3F	; 63
    24f8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    24fc:	88 23       	and	r24, r24
    24fe:	2c f4       	brge	.+10     	; 0x250a <displayTemperature+0x992>
		__ticks = 1;
    2500:	81 e0       	ldi	r24, 0x01	; 1
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	9e 83       	std	Y+6, r25	; 0x06
    2506:	8d 83       	std	Y+5, r24	; 0x05
    2508:	3f c0       	rjmp	.+126    	; 0x2588 <displayTemperature+0xa10>
	else if (__tmp > 65535)
    250a:	6f 81       	ldd	r22, Y+7	; 0x07
    250c:	78 85       	ldd	r23, Y+8	; 0x08
    250e:	89 85       	ldd	r24, Y+9	; 0x09
    2510:	9a 85       	ldd	r25, Y+10	; 0x0a
    2512:	20 e0       	ldi	r18, 0x00	; 0
    2514:	3f ef       	ldi	r19, 0xFF	; 255
    2516:	4f e7       	ldi	r20, 0x7F	; 127
    2518:	57 e4       	ldi	r21, 0x47	; 71
    251a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    251e:	18 16       	cp	r1, r24
    2520:	4c f5       	brge	.+82     	; 0x2574 <displayTemperature+0x9fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2522:	6b 85       	ldd	r22, Y+11	; 0x0b
    2524:	7c 85       	ldd	r23, Y+12	; 0x0c
    2526:	8d 85       	ldd	r24, Y+13	; 0x0d
    2528:	9e 85       	ldd	r25, Y+14	; 0x0e
    252a:	20 e0       	ldi	r18, 0x00	; 0
    252c:	30 e0       	ldi	r19, 0x00	; 0
    252e:	40 e2       	ldi	r20, 0x20	; 32
    2530:	51 e4       	ldi	r21, 0x41	; 65
    2532:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2536:	dc 01       	movw	r26, r24
    2538:	cb 01       	movw	r24, r22
    253a:	bc 01       	movw	r22, r24
    253c:	cd 01       	movw	r24, r26
    253e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2542:	dc 01       	movw	r26, r24
    2544:	cb 01       	movw	r24, r22
    2546:	9e 83       	std	Y+6, r25	; 0x06
    2548:	8d 83       	std	Y+5, r24	; 0x05
    254a:	0f c0       	rjmp	.+30     	; 0x256a <displayTemperature+0x9f2>
    254c:	84 e6       	ldi	r24, 0x64	; 100
    254e:	90 e0       	ldi	r25, 0x00	; 0
    2550:	9c 83       	std	Y+4, r25	; 0x04
    2552:	8b 83       	std	Y+3, r24	; 0x03
    2554:	8b 81       	ldd	r24, Y+3	; 0x03
    2556:	9c 81       	ldd	r25, Y+4	; 0x04
    2558:	01 97       	sbiw	r24, 0x01	; 1
    255a:	f1 f7       	brne	.-4      	; 0x2558 <displayTemperature+0x9e0>
    255c:	9c 83       	std	Y+4, r25	; 0x04
    255e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2560:	8d 81       	ldd	r24, Y+5	; 0x05
    2562:	9e 81       	ldd	r25, Y+6	; 0x06
    2564:	01 97       	sbiw	r24, 0x01	; 1
    2566:	9e 83       	std	Y+6, r25	; 0x06
    2568:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    256a:	8d 81       	ldd	r24, Y+5	; 0x05
    256c:	9e 81       	ldd	r25, Y+6	; 0x06
    256e:	00 97       	sbiw	r24, 0x00	; 0
    2570:	69 f7       	brne	.-38     	; 0x254c <displayTemperature+0x9d4>
    2572:	14 c0       	rjmp	.+40     	; 0x259c <displayTemperature+0xa24>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2574:	6f 81       	ldd	r22, Y+7	; 0x07
    2576:	78 85       	ldd	r23, Y+8	; 0x08
    2578:	89 85       	ldd	r24, Y+9	; 0x09
    257a:	9a 85       	ldd	r25, Y+10	; 0x0a
    257c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2580:	dc 01       	movw	r26, r24
    2582:	cb 01       	movw	r24, r22
    2584:	9e 83       	std	Y+6, r25	; 0x06
    2586:	8d 83       	std	Y+5, r24	; 0x05
    2588:	8d 81       	ldd	r24, Y+5	; 0x05
    258a:	9e 81       	ldd	r25, Y+6	; 0x06
    258c:	9a 83       	std	Y+2, r25	; 0x02
    258e:	89 83       	std	Y+1, r24	; 0x01
    2590:	89 81       	ldd	r24, Y+1	; 0x01
    2592:	9a 81       	ldd	r25, Y+2	; 0x02
    2594:	01 97       	sbiw	r24, 0x01	; 1
    2596:	f1 f7       	brne	.-4      	; 0x2594 <displayTemperature+0xa1c>
    2598:	9a 83       	std	Y+2, r25	; 0x02
    259a:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(10);
}
    259c:	c4 58       	subi	r28, 0x84	; 132
    259e:	df 4f       	sbci	r29, 0xFF	; 255
    25a0:	0f b6       	in	r0, 0x3f	; 63
    25a2:	f8 94       	cli
    25a4:	de bf       	out	0x3e, r29	; 62
    25a6:	0f be       	out	0x3f, r0	; 63
    25a8:	cd bf       	out	0x3d, r28	; 61
    25aa:	cf 91       	pop	r28
    25ac:	df 91       	pop	r29
    25ae:	1f 91       	pop	r17
    25b0:	0f 91       	pop	r16
    25b2:	08 95       	ret

000025b4 <main>:

int main(void) {
    25b4:	df 93       	push	r29
    25b6:	cf 93       	push	r28
    25b8:	cd b7       	in	r28, 0x3d	; 61
    25ba:	de b7       	in	r29, 0x3e	; 62
    25bc:	ac 97       	sbiw	r28, 0x2c	; 44
    25be:	0f b6       	in	r0, 0x3f	; 63
    25c0:	f8 94       	cli
    25c2:	de bf       	out	0x3e, r29	; 62
    25c4:	0f be       	out	0x3f, r0	; 63
    25c6:	cd bf       	out	0x3d, r28	; 61
    char msb, lsb;
    DDRC = 0xFF;
    25c8:	e4 e3       	ldi	r30, 0x34	; 52
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	8f ef       	ldi	r24, 0xFF	; 255
    25ce:	80 83       	st	Z, r24
    DDRD = 0xFF;
    25d0:	e1 e3       	ldi	r30, 0x31	; 49
    25d2:	f0 e0       	ldi	r31, 0x00	; 0
    25d4:	8f ef       	ldi	r24, 0xFF	; 255
    25d6:	80 83       	st	Z, r24
    DDRA = 0xFF;
    25d8:	ea e3       	ldi	r30, 0x3A	; 58
    25da:	f0 e0       	ldi	r31, 0x00	; 0
    25dc:	8f ef       	ldi	r24, 0xFF	; 255
    25de:	80 83       	st	Z, r24
    masterInit();
    25e0:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <masterInit>
    tc72Init();
    25e4:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <tc72Init>
    25e8:	80 e0       	ldi	r24, 0x00	; 0
    25ea:	90 e0       	ldi	r25, 0x00	; 0
    25ec:	a6 e1       	ldi	r26, 0x16	; 22
    25ee:	b3 e4       	ldi	r27, 0x43	; 67
    25f0:	8f a3       	std	Y+39, r24	; 0x27
    25f2:	98 a7       	std	Y+40, r25	; 0x28
    25f4:	a9 a7       	std	Y+41, r26	; 0x29
    25f6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25f8:	6f a1       	ldd	r22, Y+39	; 0x27
    25fa:	78 a5       	ldd	r23, Y+40	; 0x28
    25fc:	89 a5       	ldd	r24, Y+41	; 0x29
    25fe:	9a a5       	ldd	r25, Y+42	; 0x2a
    2600:	20 e0       	ldi	r18, 0x00	; 0
    2602:	30 e0       	ldi	r19, 0x00	; 0
    2604:	4a e7       	ldi	r20, 0x7A	; 122
    2606:	54 e4       	ldi	r21, 0x44	; 68
    2608:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    260c:	dc 01       	movw	r26, r24
    260e:	cb 01       	movw	r24, r22
    2610:	8b a3       	std	Y+35, r24	; 0x23
    2612:	9c a3       	std	Y+36, r25	; 0x24
    2614:	ad a3       	std	Y+37, r26	; 0x25
    2616:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2618:	6b a1       	ldd	r22, Y+35	; 0x23
    261a:	7c a1       	ldd	r23, Y+36	; 0x24
    261c:	8d a1       	ldd	r24, Y+37	; 0x25
    261e:	9e a1       	ldd	r25, Y+38	; 0x26
    2620:	20 e0       	ldi	r18, 0x00	; 0
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	40 e8       	ldi	r20, 0x80	; 128
    2626:	5f e3       	ldi	r21, 0x3F	; 63
    2628:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    262c:	88 23       	and	r24, r24
    262e:	2c f4       	brge	.+10     	; 0x263a <main+0x86>
		__ticks = 1;
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	90 e0       	ldi	r25, 0x00	; 0
    2634:	9a a3       	std	Y+34, r25	; 0x22
    2636:	89 a3       	std	Y+33, r24	; 0x21
    2638:	3f c0       	rjmp	.+126    	; 0x26b8 <main+0x104>
	else if (__tmp > 65535)
    263a:	6b a1       	ldd	r22, Y+35	; 0x23
    263c:	7c a1       	ldd	r23, Y+36	; 0x24
    263e:	8d a1       	ldd	r24, Y+37	; 0x25
    2640:	9e a1       	ldd	r25, Y+38	; 0x26
    2642:	20 e0       	ldi	r18, 0x00	; 0
    2644:	3f ef       	ldi	r19, 0xFF	; 255
    2646:	4f e7       	ldi	r20, 0x7F	; 127
    2648:	57 e4       	ldi	r21, 0x47	; 71
    264a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    264e:	18 16       	cp	r1, r24
    2650:	4c f5       	brge	.+82     	; 0x26a4 <main+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2652:	6f a1       	ldd	r22, Y+39	; 0x27
    2654:	78 a5       	ldd	r23, Y+40	; 0x28
    2656:	89 a5       	ldd	r24, Y+41	; 0x29
    2658:	9a a5       	ldd	r25, Y+42	; 0x2a
    265a:	20 e0       	ldi	r18, 0x00	; 0
    265c:	30 e0       	ldi	r19, 0x00	; 0
    265e:	40 e2       	ldi	r20, 0x20	; 32
    2660:	51 e4       	ldi	r21, 0x41	; 65
    2662:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2666:	dc 01       	movw	r26, r24
    2668:	cb 01       	movw	r24, r22
    266a:	bc 01       	movw	r22, r24
    266c:	cd 01       	movw	r24, r26
    266e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2672:	dc 01       	movw	r26, r24
    2674:	cb 01       	movw	r24, r22
    2676:	9a a3       	std	Y+34, r25	; 0x22
    2678:	89 a3       	std	Y+33, r24	; 0x21
    267a:	0f c0       	rjmp	.+30     	; 0x269a <main+0xe6>
    267c:	84 e6       	ldi	r24, 0x64	; 100
    267e:	90 e0       	ldi	r25, 0x00	; 0
    2680:	98 a3       	std	Y+32, r25	; 0x20
    2682:	8f 8f       	std	Y+31, r24	; 0x1f
    2684:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2686:	98 a1       	ldd	r25, Y+32	; 0x20
    2688:	01 97       	sbiw	r24, 0x01	; 1
    268a:	f1 f7       	brne	.-4      	; 0x2688 <main+0xd4>
    268c:	98 a3       	std	Y+32, r25	; 0x20
    268e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2690:	89 a1       	ldd	r24, Y+33	; 0x21
    2692:	9a a1       	ldd	r25, Y+34	; 0x22
    2694:	01 97       	sbiw	r24, 0x01	; 1
    2696:	9a a3       	std	Y+34, r25	; 0x22
    2698:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    269a:	89 a1       	ldd	r24, Y+33	; 0x21
    269c:	9a a1       	ldd	r25, Y+34	; 0x22
    269e:	00 97       	sbiw	r24, 0x00	; 0
    26a0:	69 f7       	brne	.-38     	; 0x267c <main+0xc8>
    26a2:	14 c0       	rjmp	.+40     	; 0x26cc <main+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26a4:	6b a1       	ldd	r22, Y+35	; 0x23
    26a6:	7c a1       	ldd	r23, Y+36	; 0x24
    26a8:	8d a1       	ldd	r24, Y+37	; 0x25
    26aa:	9e a1       	ldd	r25, Y+38	; 0x26
    26ac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    26b0:	dc 01       	movw	r26, r24
    26b2:	cb 01       	movw	r24, r22
    26b4:	9a a3       	std	Y+34, r25	; 0x22
    26b6:	89 a3       	std	Y+33, r24	; 0x21
    26b8:	89 a1       	ldd	r24, Y+33	; 0x21
    26ba:	9a a1       	ldd	r25, Y+34	; 0x22
    26bc:	9e 8f       	std	Y+30, r25	; 0x1e
    26be:	8d 8f       	std	Y+29, r24	; 0x1d
    26c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    26c2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    26c4:	01 97       	sbiw	r24, 0x01	; 1
    26c6:	f1 f7       	brne	.-4      	; 0x26c4 <main+0x110>
    26c8:	9e 8f       	std	Y+30, r25	; 0x1e
    26ca:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(150);

    while (1) {
        PORTB |= (1 << 4);
    26cc:	a8 e3       	ldi	r26, 0x38	; 56
    26ce:	b0 e0       	ldi	r27, 0x00	; 0
    26d0:	e8 e3       	ldi	r30, 0x38	; 56
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	80 81       	ld	r24, Z
    26d6:	80 61       	ori	r24, 0x10	; 16
    26d8:	8c 93       	st	X, r24
        masterTransmit(0x02);
    26da:	82 e0       	ldi	r24, 0x02	; 2
    26dc:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
        masterTransmit(0x00);
    26e0:	80 e0       	ldi	r24, 0x00	; 0
    26e2:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
        PORTB &= ~(1 << 4);
    26e6:	a8 e3       	ldi	r26, 0x38	; 56
    26e8:	b0 e0       	ldi	r27, 0x00	; 0
    26ea:	e8 e3       	ldi	r30, 0x38	; 56
    26ec:	f0 e0       	ldi	r31, 0x00	; 0
    26ee:	80 81       	ld	r24, Z
    26f0:	8f 7e       	andi	r24, 0xEF	; 239
    26f2:	8c 93       	st	X, r24
    26f4:	80 e0       	ldi	r24, 0x00	; 0
    26f6:	90 e0       	ldi	r25, 0x00	; 0
    26f8:	a0 e8       	ldi	r26, 0x80	; 128
    26fa:	bf e3       	ldi	r27, 0x3F	; 63
    26fc:	89 8f       	std	Y+25, r24	; 0x19
    26fe:	9a 8f       	std	Y+26, r25	; 0x1a
    2700:	ab 8f       	std	Y+27, r26	; 0x1b
    2702:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2704:	69 8d       	ldd	r22, Y+25	; 0x19
    2706:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2708:	8b 8d       	ldd	r24, Y+27	; 0x1b
    270a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    270c:	20 e0       	ldi	r18, 0x00	; 0
    270e:	30 e0       	ldi	r19, 0x00	; 0
    2710:	4a e7       	ldi	r20, 0x7A	; 122
    2712:	54 e4       	ldi	r21, 0x44	; 68
    2714:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2718:	dc 01       	movw	r26, r24
    271a:	cb 01       	movw	r24, r22
    271c:	8d 8b       	std	Y+21, r24	; 0x15
    271e:	9e 8b       	std	Y+22, r25	; 0x16
    2720:	af 8b       	std	Y+23, r26	; 0x17
    2722:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2724:	6d 89       	ldd	r22, Y+21	; 0x15
    2726:	7e 89       	ldd	r23, Y+22	; 0x16
    2728:	8f 89       	ldd	r24, Y+23	; 0x17
    272a:	98 8d       	ldd	r25, Y+24	; 0x18
    272c:	20 e0       	ldi	r18, 0x00	; 0
    272e:	30 e0       	ldi	r19, 0x00	; 0
    2730:	40 e8       	ldi	r20, 0x80	; 128
    2732:	5f e3       	ldi	r21, 0x3F	; 63
    2734:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2738:	88 23       	and	r24, r24
    273a:	2c f4       	brge	.+10     	; 0x2746 <main+0x192>
		__ticks = 1;
    273c:	81 e0       	ldi	r24, 0x01	; 1
    273e:	90 e0       	ldi	r25, 0x00	; 0
    2740:	9c 8b       	std	Y+20, r25	; 0x14
    2742:	8b 8b       	std	Y+19, r24	; 0x13
    2744:	3f c0       	rjmp	.+126    	; 0x27c4 <main+0x210>
	else if (__tmp > 65535)
    2746:	6d 89       	ldd	r22, Y+21	; 0x15
    2748:	7e 89       	ldd	r23, Y+22	; 0x16
    274a:	8f 89       	ldd	r24, Y+23	; 0x17
    274c:	98 8d       	ldd	r25, Y+24	; 0x18
    274e:	20 e0       	ldi	r18, 0x00	; 0
    2750:	3f ef       	ldi	r19, 0xFF	; 255
    2752:	4f e7       	ldi	r20, 0x7F	; 127
    2754:	57 e4       	ldi	r21, 0x47	; 71
    2756:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    275a:	18 16       	cp	r1, r24
    275c:	4c f5       	brge	.+82     	; 0x27b0 <main+0x1fc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    275e:	69 8d       	ldd	r22, Y+25	; 0x19
    2760:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2762:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2764:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2766:	20 e0       	ldi	r18, 0x00	; 0
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	40 e2       	ldi	r20, 0x20	; 32
    276c:	51 e4       	ldi	r21, 0x41	; 65
    276e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2772:	dc 01       	movw	r26, r24
    2774:	cb 01       	movw	r24, r22
    2776:	bc 01       	movw	r22, r24
    2778:	cd 01       	movw	r24, r26
    277a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    277e:	dc 01       	movw	r26, r24
    2780:	cb 01       	movw	r24, r22
    2782:	9c 8b       	std	Y+20, r25	; 0x14
    2784:	8b 8b       	std	Y+19, r24	; 0x13
    2786:	0f c0       	rjmp	.+30     	; 0x27a6 <main+0x1f2>
    2788:	84 e6       	ldi	r24, 0x64	; 100
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	9a 8b       	std	Y+18, r25	; 0x12
    278e:	89 8b       	std	Y+17, r24	; 0x11
    2790:	89 89       	ldd	r24, Y+17	; 0x11
    2792:	9a 89       	ldd	r25, Y+18	; 0x12
    2794:	01 97       	sbiw	r24, 0x01	; 1
    2796:	f1 f7       	brne	.-4      	; 0x2794 <main+0x1e0>
    2798:	9a 8b       	std	Y+18, r25	; 0x12
    279a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    279c:	8b 89       	ldd	r24, Y+19	; 0x13
    279e:	9c 89       	ldd	r25, Y+20	; 0x14
    27a0:	01 97       	sbiw	r24, 0x01	; 1
    27a2:	9c 8b       	std	Y+20, r25	; 0x14
    27a4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27a6:	8b 89       	ldd	r24, Y+19	; 0x13
    27a8:	9c 89       	ldd	r25, Y+20	; 0x14
    27aa:	00 97       	sbiw	r24, 0x00	; 0
    27ac:	69 f7       	brne	.-38     	; 0x2788 <main+0x1d4>
    27ae:	14 c0       	rjmp	.+40     	; 0x27d8 <main+0x224>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27b0:	6d 89       	ldd	r22, Y+21	; 0x15
    27b2:	7e 89       	ldd	r23, Y+22	; 0x16
    27b4:	8f 89       	ldd	r24, Y+23	; 0x17
    27b6:	98 8d       	ldd	r25, Y+24	; 0x18
    27b8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    27bc:	dc 01       	movw	r26, r24
    27be:	cb 01       	movw	r24, r22
    27c0:	9c 8b       	std	Y+20, r25	; 0x14
    27c2:	8b 8b       	std	Y+19, r24	; 0x13
    27c4:	8b 89       	ldd	r24, Y+19	; 0x13
    27c6:	9c 89       	ldd	r25, Y+20	; 0x14
    27c8:	98 8b       	std	Y+16, r25	; 0x10
    27ca:	8f 87       	std	Y+15, r24	; 0x0f
    27cc:	8f 85       	ldd	r24, Y+15	; 0x0f
    27ce:	98 89       	ldd	r25, Y+16	; 0x10
    27d0:	01 97       	sbiw	r24, 0x01	; 1
    27d2:	f1 f7       	brne	.-4      	; 0x27d0 <main+0x21c>
    27d4:	98 8b       	std	Y+16, r25	; 0x10
    27d6:	8f 87       	std	Y+15, r24	; 0x0f

        _delay_ms(1);
        msb = masterReceive();
    27d8:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <masterReceive>
    27dc:	8c a7       	std	Y+44, r24	; 0x2c

        PORTB |= (1 << 4);
    27de:	a8 e3       	ldi	r26, 0x38	; 56
    27e0:	b0 e0       	ldi	r27, 0x00	; 0
    27e2:	e8 e3       	ldi	r30, 0x38	; 56
    27e4:	f0 e0       	ldi	r31, 0x00	; 0
    27e6:	80 81       	ld	r24, Z
    27e8:	80 61       	ori	r24, 0x10	; 16
    27ea:	8c 93       	st	X, r24
        masterTransmit(0x01);
    27ec:	81 e0       	ldi	r24, 0x01	; 1
    27ee:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
        masterTransmit(0x00);
    27f2:	80 e0       	ldi	r24, 0x00	; 0
    27f4:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <masterTransmit>
        PORTB &= ~(1 << 4);
    27f8:	a8 e3       	ldi	r26, 0x38	; 56
    27fa:	b0 e0       	ldi	r27, 0x00	; 0
    27fc:	e8 e3       	ldi	r30, 0x38	; 56
    27fe:	f0 e0       	ldi	r31, 0x00	; 0
    2800:	80 81       	ld	r24, Z
    2802:	8f 7e       	andi	r24, 0xEF	; 239
    2804:	8c 93       	st	X, r24
    2806:	80 e0       	ldi	r24, 0x00	; 0
    2808:	90 e0       	ldi	r25, 0x00	; 0
    280a:	a0 e8       	ldi	r26, 0x80	; 128
    280c:	bf e3       	ldi	r27, 0x3F	; 63
    280e:	8b 87       	std	Y+11, r24	; 0x0b
    2810:	9c 87       	std	Y+12, r25	; 0x0c
    2812:	ad 87       	std	Y+13, r26	; 0x0d
    2814:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2816:	6b 85       	ldd	r22, Y+11	; 0x0b
    2818:	7c 85       	ldd	r23, Y+12	; 0x0c
    281a:	8d 85       	ldd	r24, Y+13	; 0x0d
    281c:	9e 85       	ldd	r25, Y+14	; 0x0e
    281e:	20 e0       	ldi	r18, 0x00	; 0
    2820:	30 e0       	ldi	r19, 0x00	; 0
    2822:	4a e7       	ldi	r20, 0x7A	; 122
    2824:	54 e4       	ldi	r21, 0x44	; 68
    2826:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    282a:	dc 01       	movw	r26, r24
    282c:	cb 01       	movw	r24, r22
    282e:	8f 83       	std	Y+7, r24	; 0x07
    2830:	98 87       	std	Y+8, r25	; 0x08
    2832:	a9 87       	std	Y+9, r26	; 0x09
    2834:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2836:	6f 81       	ldd	r22, Y+7	; 0x07
    2838:	78 85       	ldd	r23, Y+8	; 0x08
    283a:	89 85       	ldd	r24, Y+9	; 0x09
    283c:	9a 85       	ldd	r25, Y+10	; 0x0a
    283e:	20 e0       	ldi	r18, 0x00	; 0
    2840:	30 e0       	ldi	r19, 0x00	; 0
    2842:	40 e8       	ldi	r20, 0x80	; 128
    2844:	5f e3       	ldi	r21, 0x3F	; 63
    2846:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    284a:	88 23       	and	r24, r24
    284c:	2c f4       	brge	.+10     	; 0x2858 <main+0x2a4>
		__ticks = 1;
    284e:	81 e0       	ldi	r24, 0x01	; 1
    2850:	90 e0       	ldi	r25, 0x00	; 0
    2852:	9e 83       	std	Y+6, r25	; 0x06
    2854:	8d 83       	std	Y+5, r24	; 0x05
    2856:	3f c0       	rjmp	.+126    	; 0x28d6 <main+0x322>
	else if (__tmp > 65535)
    2858:	6f 81       	ldd	r22, Y+7	; 0x07
    285a:	78 85       	ldd	r23, Y+8	; 0x08
    285c:	89 85       	ldd	r24, Y+9	; 0x09
    285e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2860:	20 e0       	ldi	r18, 0x00	; 0
    2862:	3f ef       	ldi	r19, 0xFF	; 255
    2864:	4f e7       	ldi	r20, 0x7F	; 127
    2866:	57 e4       	ldi	r21, 0x47	; 71
    2868:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    286c:	18 16       	cp	r1, r24
    286e:	4c f5       	brge	.+82     	; 0x28c2 <main+0x30e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2870:	6b 85       	ldd	r22, Y+11	; 0x0b
    2872:	7c 85       	ldd	r23, Y+12	; 0x0c
    2874:	8d 85       	ldd	r24, Y+13	; 0x0d
    2876:	9e 85       	ldd	r25, Y+14	; 0x0e
    2878:	20 e0       	ldi	r18, 0x00	; 0
    287a:	30 e0       	ldi	r19, 0x00	; 0
    287c:	40 e2       	ldi	r20, 0x20	; 32
    287e:	51 e4       	ldi	r21, 0x41	; 65
    2880:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2884:	dc 01       	movw	r26, r24
    2886:	cb 01       	movw	r24, r22
    2888:	bc 01       	movw	r22, r24
    288a:	cd 01       	movw	r24, r26
    288c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2890:	dc 01       	movw	r26, r24
    2892:	cb 01       	movw	r24, r22
    2894:	9e 83       	std	Y+6, r25	; 0x06
    2896:	8d 83       	std	Y+5, r24	; 0x05
    2898:	0f c0       	rjmp	.+30     	; 0x28b8 <main+0x304>
    289a:	84 e6       	ldi	r24, 0x64	; 100
    289c:	90 e0       	ldi	r25, 0x00	; 0
    289e:	9c 83       	std	Y+4, r25	; 0x04
    28a0:	8b 83       	std	Y+3, r24	; 0x03
    28a2:	8b 81       	ldd	r24, Y+3	; 0x03
    28a4:	9c 81       	ldd	r25, Y+4	; 0x04
    28a6:	01 97       	sbiw	r24, 0x01	; 1
    28a8:	f1 f7       	brne	.-4      	; 0x28a6 <main+0x2f2>
    28aa:	9c 83       	std	Y+4, r25	; 0x04
    28ac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28ae:	8d 81       	ldd	r24, Y+5	; 0x05
    28b0:	9e 81       	ldd	r25, Y+6	; 0x06
    28b2:	01 97       	sbiw	r24, 0x01	; 1
    28b4:	9e 83       	std	Y+6, r25	; 0x06
    28b6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28b8:	8d 81       	ldd	r24, Y+5	; 0x05
    28ba:	9e 81       	ldd	r25, Y+6	; 0x06
    28bc:	00 97       	sbiw	r24, 0x00	; 0
    28be:	69 f7       	brne	.-38     	; 0x289a <main+0x2e6>
    28c0:	14 c0       	rjmp	.+40     	; 0x28ea <main+0x336>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28c2:	6f 81       	ldd	r22, Y+7	; 0x07
    28c4:	78 85       	ldd	r23, Y+8	; 0x08
    28c6:	89 85       	ldd	r24, Y+9	; 0x09
    28c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    28ca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    28ce:	dc 01       	movw	r26, r24
    28d0:	cb 01       	movw	r24, r22
    28d2:	9e 83       	std	Y+6, r25	; 0x06
    28d4:	8d 83       	std	Y+5, r24	; 0x05
    28d6:	8d 81       	ldd	r24, Y+5	; 0x05
    28d8:	9e 81       	ldd	r25, Y+6	; 0x06
    28da:	9a 83       	std	Y+2, r25	; 0x02
    28dc:	89 83       	std	Y+1, r24	; 0x01
    28de:	89 81       	ldd	r24, Y+1	; 0x01
    28e0:	9a 81       	ldd	r25, Y+2	; 0x02
    28e2:	01 97       	sbiw	r24, 0x01	; 1
    28e4:	f1 f7       	brne	.-4      	; 0x28e2 <main+0x32e>
    28e6:	9a 83       	std	Y+2, r25	; 0x02
    28e8:	89 83       	std	Y+1, r24	; 0x01

        _delay_ms(1);
        lsb = masterReceive();
    28ea:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <masterReceive>
    28ee:	8b a7       	std	Y+43, r24	; 0x2b
        PORTA = lsb;
    28f0:	eb e3       	ldi	r30, 0x3B	; 59
    28f2:	f0 e0       	ldi	r31, 0x00	; 0
    28f4:	8b a5       	ldd	r24, Y+43	; 0x2b
    28f6:	80 83       	st	Z, r24
        displayTemperature(msb, lsb);
    28f8:	8c a5       	ldd	r24, Y+44	; 0x2c
    28fa:	6b a5       	ldd	r22, Y+43	; 0x2b
    28fc:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <displayTemperature>
    2900:	e5 ce       	rjmp	.-566    	; 0x26cc <main+0x118>

00002902 <__divmodhi4>:
    2902:	97 fb       	bst	r25, 7
    2904:	09 2e       	mov	r0, r25
    2906:	07 26       	eor	r0, r23
    2908:	0a d0       	rcall	.+20     	; 0x291e <__divmodhi4_neg1>
    290a:	77 fd       	sbrc	r23, 7
    290c:	04 d0       	rcall	.+8      	; 0x2916 <__divmodhi4_neg2>
    290e:	0c d0       	rcall	.+24     	; 0x2928 <__udivmodhi4>
    2910:	06 d0       	rcall	.+12     	; 0x291e <__divmodhi4_neg1>
    2912:	00 20       	and	r0, r0
    2914:	1a f4       	brpl	.+6      	; 0x291c <__divmodhi4_exit>

00002916 <__divmodhi4_neg2>:
    2916:	70 95       	com	r23
    2918:	61 95       	neg	r22
    291a:	7f 4f       	sbci	r23, 0xFF	; 255

0000291c <__divmodhi4_exit>:
    291c:	08 95       	ret

0000291e <__divmodhi4_neg1>:
    291e:	f6 f7       	brtc	.-4      	; 0x291c <__divmodhi4_exit>
    2920:	90 95       	com	r25
    2922:	81 95       	neg	r24
    2924:	9f 4f       	sbci	r25, 0xFF	; 255
    2926:	08 95       	ret

00002928 <__udivmodhi4>:
    2928:	aa 1b       	sub	r26, r26
    292a:	bb 1b       	sub	r27, r27
    292c:	51 e1       	ldi	r21, 0x11	; 17
    292e:	07 c0       	rjmp	.+14     	; 0x293e <__udivmodhi4_ep>

00002930 <__udivmodhi4_loop>:
    2930:	aa 1f       	adc	r26, r26
    2932:	bb 1f       	adc	r27, r27
    2934:	a6 17       	cp	r26, r22
    2936:	b7 07       	cpc	r27, r23
    2938:	10 f0       	brcs	.+4      	; 0x293e <__udivmodhi4_ep>
    293a:	a6 1b       	sub	r26, r22
    293c:	b7 0b       	sbc	r27, r23

0000293e <__udivmodhi4_ep>:
    293e:	88 1f       	adc	r24, r24
    2940:	99 1f       	adc	r25, r25
    2942:	5a 95       	dec	r21
    2944:	a9 f7       	brne	.-22     	; 0x2930 <__udivmodhi4_loop>
    2946:	80 95       	com	r24
    2948:	90 95       	com	r25
    294a:	bc 01       	movw	r22, r24
    294c:	cd 01       	movw	r24, r26
    294e:	08 95       	ret

00002950 <__prologue_saves__>:
    2950:	2f 92       	push	r2
    2952:	3f 92       	push	r3
    2954:	4f 92       	push	r4
    2956:	5f 92       	push	r5
    2958:	6f 92       	push	r6
    295a:	7f 92       	push	r7
    295c:	8f 92       	push	r8
    295e:	9f 92       	push	r9
    2960:	af 92       	push	r10
    2962:	bf 92       	push	r11
    2964:	cf 92       	push	r12
    2966:	df 92       	push	r13
    2968:	ef 92       	push	r14
    296a:	ff 92       	push	r15
    296c:	0f 93       	push	r16
    296e:	1f 93       	push	r17
    2970:	cf 93       	push	r28
    2972:	df 93       	push	r29
    2974:	cd b7       	in	r28, 0x3d	; 61
    2976:	de b7       	in	r29, 0x3e	; 62
    2978:	ca 1b       	sub	r28, r26
    297a:	db 0b       	sbc	r29, r27
    297c:	0f b6       	in	r0, 0x3f	; 63
    297e:	f8 94       	cli
    2980:	de bf       	out	0x3e, r29	; 62
    2982:	0f be       	out	0x3f, r0	; 63
    2984:	cd bf       	out	0x3d, r28	; 61
    2986:	09 94       	ijmp

00002988 <__epilogue_restores__>:
    2988:	2a 88       	ldd	r2, Y+18	; 0x12
    298a:	39 88       	ldd	r3, Y+17	; 0x11
    298c:	48 88       	ldd	r4, Y+16	; 0x10
    298e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2990:	6e 84       	ldd	r6, Y+14	; 0x0e
    2992:	7d 84       	ldd	r7, Y+13	; 0x0d
    2994:	8c 84       	ldd	r8, Y+12	; 0x0c
    2996:	9b 84       	ldd	r9, Y+11	; 0x0b
    2998:	aa 84       	ldd	r10, Y+10	; 0x0a
    299a:	b9 84       	ldd	r11, Y+9	; 0x09
    299c:	c8 84       	ldd	r12, Y+8	; 0x08
    299e:	df 80       	ldd	r13, Y+7	; 0x07
    29a0:	ee 80       	ldd	r14, Y+6	; 0x06
    29a2:	fd 80       	ldd	r15, Y+5	; 0x05
    29a4:	0c 81       	ldd	r16, Y+4	; 0x04
    29a6:	1b 81       	ldd	r17, Y+3	; 0x03
    29a8:	aa 81       	ldd	r26, Y+2	; 0x02
    29aa:	b9 81       	ldd	r27, Y+1	; 0x01
    29ac:	ce 0f       	add	r28, r30
    29ae:	d1 1d       	adc	r29, r1
    29b0:	0f b6       	in	r0, 0x3f	; 63
    29b2:	f8 94       	cli
    29b4:	de bf       	out	0x3e, r29	; 62
    29b6:	0f be       	out	0x3f, r0	; 63
    29b8:	cd bf       	out	0x3d, r28	; 61
    29ba:	ed 01       	movw	r28, r26
    29bc:	08 95       	ret

000029be <_exit>:
    29be:	f8 94       	cli

000029c0 <__stop_program>:
    29c0:	ff cf       	rjmp	.-2      	; 0x29c0 <__stop_program>
