###############################################################################
# Created by write_sdc
###############################################################################
current_design dma_controller
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name core_clock -period 5.0000 [get_ports {clk}]
set_propagated_clock [get_clocks {core_clock}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[100]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[101]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[102]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[103]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[104]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[105]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[106]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[107]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[108]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[109]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[110]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[111]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[112]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[113]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[114]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[115]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[116]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[117]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[118]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[119]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[120]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[121]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[122]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[123]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[124]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[125]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[126]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[127]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[64]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[65]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[66]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[67]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[68]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[69]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[70]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[71]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[72]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[73]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[74]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[75]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[76]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[77]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[78]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[79]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[80]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[81]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[82]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[83]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[84]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[85]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[86]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[87]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[88]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[89]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[90]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[91]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[92]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[93]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[94]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[95]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[96]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[97]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[98]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[99]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_dst_addr[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_enable[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_enable[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_enable[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_enable[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[100]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[101]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[102]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[103]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[104]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[105]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[106]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[107]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[108]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[109]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[110]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[111]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[112]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[113]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[114]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[115]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[116]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[117]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[118]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[119]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[120]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[121]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[122]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[123]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[124]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[125]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[126]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[127]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[64]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[65]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[66]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[67]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[68]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[69]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[70]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[71]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[72]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[73]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[74]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[75]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[76]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[77]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[78]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[79]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[80]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[81]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[82]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[83]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[84]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[85]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[86]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[87]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[88]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[89]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[90]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[91]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[92]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[93]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[94]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[95]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[96]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[97]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[98]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[99]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_length[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_mode[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[100]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[101]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[102]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[103]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[104]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[105]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[106]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[107]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[108]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[109]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[110]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[111]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[112]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[113]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[114]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[115]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[116]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[117]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[118]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[119]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[120]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[121]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[122]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[123]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[124]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[125]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[126]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[127]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[64]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[65]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[66]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[67]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[68]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[69]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[70]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[71]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[72]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[73]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[74]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[75]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[76]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[77]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[78]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[79]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[80]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[81]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[82]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[83]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[84]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[85]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[86]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[87]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[88]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[89]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[90]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[91]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[92]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[93]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[94]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[95]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[96]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[97]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[98]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[99]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_src_addr[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_start[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_start[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_start[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_start[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wready[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wready[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wready[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wready[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {rst_n}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[100]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[101]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[102]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[103]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[104]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[105]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[106]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[107]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[108]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[109]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[10]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[110]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[111]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[112]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[113]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[114]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[115]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[116]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[117]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[118]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[119]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[11]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[120]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[121]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[122]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[123]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[124]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[125]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[126]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[127]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[12]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[13]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[14]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[15]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[16]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[17]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[18]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[19]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[20]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[21]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[22]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[23]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[24]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[25]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[26]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[27]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[28]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[29]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[30]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[31]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[32]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[33]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[34]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[35]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[36]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[37]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[38]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[39]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[3]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[40]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[41]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[42]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[43]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[44]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[45]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[46]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[47]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[48]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[49]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[4]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[50]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[51]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[52]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[53]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[54]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[55]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[56]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[57]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[58]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[59]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[5]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[60]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[61]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[62]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[63]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[64]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[65]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[66]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[67]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[68]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[69]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[6]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[70]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[71]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[72]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[73]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[74]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[75]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[76]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[77]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[78]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[79]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[7]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[80]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[81]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[82]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[83]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[84]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[85]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[86]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[87]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[88]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[89]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[8]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[90]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[91]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[92]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[93]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[94]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[95]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[96]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[97]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[98]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[99]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rdata[9]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rvalid[0]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rvalid[1]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rvalid[2]}]
set_input_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rvalid[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_busy[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_busy[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_busy[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_busy[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_done[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_done[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_done[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_done[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_error[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_error[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_error[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {channel_error[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_active_channels[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_active_channels[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_active_channels[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_active_channels[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_channel_state[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_has_active_channels}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[100]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[101]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[102]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[103]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[104]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[105]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[106]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[107]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[108]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[109]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[110]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[111]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[112]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[113]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[114]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[115]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[116]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[117]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[118]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[119]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[120]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[121]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[122]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[123]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[124]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[125]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[126]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[127]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[64]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[65]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[66]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[67]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[68]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[69]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[70]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[71]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[72]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[73]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[74]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[75]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[76]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[77]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[78]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[79]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[80]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[81]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[82]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[83]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[84]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[85]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[86]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[87]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[88]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[89]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[90]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[91]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[92]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[93]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[94]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[95]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[96]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[97]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[98]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[99]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {debug_transfer_count[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[100]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[101]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[102]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[103]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[104]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[105]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[106]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[107]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[108]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[109]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[110]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[111]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[112]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[113]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[114]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[115]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[116]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[117]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[118]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[119]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[120]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[121]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[122]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[123]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[124]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[125]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[126]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[127]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[64]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[65]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[66]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[67]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[68]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[69]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[70]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[71]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[72]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[73]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[74]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[75]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[76]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[77]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[78]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[79]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[80]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[81]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[82]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[83]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[84]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[85]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[86]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[87]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[88]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[89]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[90]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[91]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[92]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[93]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[94]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[95]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[96]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[97]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[98]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[99]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_addr[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[100]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[101]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[102]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[103]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[104]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[105]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[106]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[107]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[108]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[109]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[110]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[111]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[112]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[113]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[114]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[115]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[116]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[117]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[118]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[119]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[120]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[121]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[122]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[123]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[124]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[125]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[126]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[127]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[64]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[65]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[66]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[67]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[68]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[69]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[70]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[71]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[72]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[73]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[74]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[75]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[76]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[77]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[78]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[79]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[80]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[81]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[82]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[83]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[84]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[85]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[86]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[87]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[88]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[89]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[90]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[91]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[92]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[93]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[94]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[95]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[96]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[97]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[98]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[99]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wdata[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_write[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_write[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_write[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_write[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {dst_wstrb[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[100]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[101]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[102]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[103]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[104]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[105]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[106]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[107]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[108]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[109]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[10]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[110]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[111]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[112]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[113]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[114]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[115]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[116]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[117]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[118]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[119]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[11]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[120]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[121]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[122]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[123]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[124]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[125]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[126]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[127]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[12]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[13]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[14]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[15]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[16]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[17]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[18]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[19]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[20]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[21]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[22]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[23]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[24]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[25]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[26]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[27]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[28]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[29]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[30]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[31]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[32]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[33]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[34]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[35]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[36]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[37]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[38]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[39]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[40]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[41]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[42]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[43]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[44]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[45]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[46]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[47]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[48]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[49]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[4]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[50]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[51]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[52]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[53]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[54]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[55]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[56]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[57]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[58]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[59]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[5]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[60]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[61]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[62]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[63]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[64]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[65]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[66]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[67]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[68]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[69]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[6]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[70]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[71]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[72]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[73]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[74]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[75]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[76]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[77]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[78]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[79]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[7]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[80]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[81]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[82]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[83]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[84]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[85]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[86]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[87]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[88]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[89]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[8]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[90]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[91]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[92]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[93]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[94]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[95]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[96]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[97]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[98]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[99]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_addr[9]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_read[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_read[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_read[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_read[3]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rready[0]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rready[1]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rready[2]}]
set_output_delay 0.2000 -clock [get_clocks {core_clock}] -add_delay [get_ports {src_rready[3]}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
