#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a56d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x277fba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27a69d0 .functor NOT 1, L_0x27d1000, C4<0>, C4<0>, C4<0>;
L_0x27d0d90 .functor XOR 1, L_0x27d0c50, L_0x27d0cf0, C4<0>, C4<0>;
L_0x27d0ef0 .functor XOR 1, L_0x27d0d90, L_0x27d0e50, C4<0>, C4<0>;
v0x27cc840_0 .net *"_ivl_10", 0 0, L_0x27d0e50;  1 drivers
v0x27cc940_0 .net *"_ivl_12", 0 0, L_0x27d0ef0;  1 drivers
v0x27cca20_0 .net *"_ivl_2", 0 0, L_0x27ce530;  1 drivers
v0x27ccae0_0 .net *"_ivl_4", 0 0, L_0x27d0c50;  1 drivers
v0x27ccbc0_0 .net *"_ivl_6", 0 0, L_0x27d0cf0;  1 drivers
v0x27cccf0_0 .net *"_ivl_8", 0 0, L_0x27d0d90;  1 drivers
v0x27ccdd0_0 .net "a", 0 0, v0x27c91c0_0;  1 drivers
v0x27cce70_0 .net "b", 0 0, v0x27c9260_0;  1 drivers
v0x27ccf10_0 .net "c", 0 0, v0x27c9300_0;  1 drivers
v0x27ccfb0_0 .var "clk", 0 0;
v0x27cd050_0 .net "d", 0 0, v0x27c9440_0;  1 drivers
v0x27cd0f0_0 .net "q_dut", 0 0, L_0x27d0980;  1 drivers
v0x27cd190_0 .net "q_ref", 0 0, L_0x2784c30;  1 drivers
v0x27cd230_0 .var/2u "stats1", 159 0;
v0x27cd2d0_0 .var/2u "strobe", 0 0;
v0x27cd370_0 .net "tb_match", 0 0, L_0x27d1000;  1 drivers
v0x27cd430_0 .net "tb_mismatch", 0 0, L_0x27a69d0;  1 drivers
v0x27cd4f0_0 .net "wavedrom_enable", 0 0, v0x27c9530_0;  1 drivers
v0x27cd590_0 .net "wavedrom_title", 511 0, v0x27c95d0_0;  1 drivers
L_0x27ce530 .concat [ 1 0 0 0], L_0x2784c30;
L_0x27d0c50 .concat [ 1 0 0 0], L_0x2784c30;
L_0x27d0cf0 .concat [ 1 0 0 0], L_0x27d0980;
L_0x27d0e50 .concat [ 1 0 0 0], L_0x2784c30;
L_0x27d1000 .cmp/eeq 1, L_0x27ce530, L_0x27d0ef0;
S_0x27836f0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x277fba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2784c30 .functor OR 1, v0x27c9300_0, v0x27c9260_0, C4<0>, C4<0>;
v0x27a6c40_0 .net "a", 0 0, v0x27c91c0_0;  alias, 1 drivers
v0x27a6ce0_0 .net "b", 0 0, v0x27c9260_0;  alias, 1 drivers
v0x2784d80_0 .net "c", 0 0, v0x27c9300_0;  alias, 1 drivers
v0x2784e20_0 .net "d", 0 0, v0x27c9440_0;  alias, 1 drivers
v0x27c87c0_0 .net "q", 0 0, L_0x2784c30;  alias, 1 drivers
S_0x27c8970 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x277fba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27c91c0_0 .var "a", 0 0;
v0x27c9260_0 .var "b", 0 0;
v0x27c9300_0 .var "c", 0 0;
v0x27c93a0_0 .net "clk", 0 0, v0x27ccfb0_0;  1 drivers
v0x27c9440_0 .var "d", 0 0;
v0x27c9530_0 .var "wavedrom_enable", 0 0;
v0x27c95d0_0 .var "wavedrom_title", 511 0;
E_0x2794420/0 .event negedge, v0x27c93a0_0;
E_0x2794420/1 .event posedge, v0x27c93a0_0;
E_0x2794420 .event/or E_0x2794420/0, E_0x2794420/1;
E_0x2794670 .event posedge, v0x27c93a0_0;
E_0x277c9f0 .event negedge, v0x27c93a0_0;
S_0x27c8cc0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27c8970;
 .timescale -12 -12;
v0x27c8ec0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c8fc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27c8970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c9730 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x277fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2799e60 .functor NOT 1, v0x27c91c0_0, C4<0>, C4<0>, C4<0>;
L_0x27a6a40 .functor NOT 1, v0x27c9260_0, C4<0>, C4<0>, C4<0>;
L_0x27cd840 .functor AND 1, L_0x2799e60, L_0x27a6a40, C4<1>, C4<1>;
L_0x27cd8e0 .functor NOT 1, v0x27c9300_0, C4<0>, C4<0>, C4<0>;
L_0x27cd980 .functor AND 1, L_0x27cd840, L_0x27cd8e0, C4<1>, C4<1>;
L_0x27cda40 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27cdb80 .functor AND 1, L_0x27cd980, L_0x27cda40, C4<1>, C4<1>;
L_0x27cdc40 .functor NOT 1, v0x27c91c0_0, C4<0>, C4<0>, C4<0>;
L_0x27cdd00 .functor NOT 1, v0x27c9260_0, C4<0>, C4<0>, C4<0>;
L_0x27cdd70 .functor AND 1, L_0x27cdc40, L_0x27cdd00, C4<1>, C4<1>;
L_0x27cdee0 .functor AND 1, L_0x27cdd70, v0x27c9300_0, C4<1>, C4<1>;
L_0x27cdf50 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27ce030 .functor AND 1, L_0x27cdee0, L_0x27cdf50, C4<1>, C4<1>;
L_0x27ce140 .functor NOT 1, v0x27c91c0_0, C4<0>, C4<0>, C4<0>;
L_0x27cdfc0 .functor AND 1, L_0x27ce140, v0x27c9260_0, C4<1>, C4<1>;
L_0x27ce280 .functor NOT 1, v0x27c9300_0, C4<0>, C4<0>, C4<0>;
L_0x27ce380 .functor AND 1, L_0x27cdfc0, L_0x27ce280, C4<1>, C4<1>;
L_0x27ce4c0 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27ce5d0 .functor AND 1, L_0x27ce380, L_0x27ce4c0, C4<1>, C4<1>;
L_0x27ce6e0 .functor NOT 1, v0x27c91c0_0, C4<0>, C4<0>, C4<0>;
L_0x27ce800 .functor AND 1, L_0x27ce6e0, v0x27c9260_0, C4<1>, C4<1>;
L_0x27ce9d0 .functor AND 1, L_0x27ce800, v0x27c9300_0, C4<1>, C4<1>;
L_0x27cec60 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27cecd0 .functor AND 1, L_0x27ce9d0, L_0x27cec60, C4<1>, C4<1>;
L_0x27ceee0 .functor NOT 1, v0x27c9260_0, C4<0>, C4<0>, C4<0>;
L_0x27cef50 .functor AND 1, v0x27c91c0_0, L_0x27ceee0, C4<1>, C4<1>;
L_0x27cf200 .functor NOT 1, v0x27c9300_0, C4<0>, C4<0>, C4<0>;
L_0x27cf270 .functor AND 1, L_0x27cef50, L_0x27cf200, C4<1>, C4<1>;
L_0x27cf4a0 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27cf620 .functor AND 1, L_0x27cf270, L_0x27cf4a0, C4<1>, C4<1>;
L_0x27cf830 .functor NOT 1, v0x27c9260_0, C4<0>, C4<0>, C4<0>;
L_0x27cf8a0 .functor AND 1, v0x27c91c0_0, L_0x27cf830, C4<1>, C4<1>;
L_0x27cfa70 .functor AND 1, L_0x27cf8a0, v0x27c9300_0, C4<1>, C4<1>;
L_0x27cfb30 .functor AND 1, L_0x27cfa70, v0x27c9440_0, C4<1>, C4<1>;
L_0x27cfd10 .functor AND 1, v0x27c91c0_0, v0x27c9260_0, C4<1>, C4<1>;
L_0x27cfd80 .functor AND 1, L_0x27cfd10, v0x27c9300_0, C4<1>, C4<1>;
L_0x27cffa0 .functor NOT 1, v0x27c9440_0, C4<0>, C4<0>, C4<0>;
L_0x27d0010 .functor AND 1, L_0x27cfd80, L_0x27cffa0, C4<1>, C4<1>;
L_0x27cfe70 .functor OR 1, L_0x27cdb80, L_0x27ce030, C4<0>, C4<0>;
L_0x27d0290 .functor OR 1, L_0x27cfe70, L_0x27ce5d0, C4<0>, C4<0>;
L_0x27d04f0 .functor OR 1, L_0x27d0290, L_0x27cecd0, C4<0>, C4<0>;
L_0x27d0600 .functor OR 1, L_0x27d04f0, L_0x27cf620, C4<0>, C4<0>;
L_0x27d0870 .functor OR 1, L_0x27d0600, L_0x27cfb30, C4<0>, C4<0>;
L_0x27d0980 .functor OR 1, L_0x27d0870, L_0x27d0010, C4<0>, C4<0>;
v0x27c9a20_0 .net *"_ivl_0", 0 0, L_0x2799e60;  1 drivers
v0x27c9b00_0 .net *"_ivl_10", 0 0, L_0x27cda40;  1 drivers
v0x27c9be0_0 .net *"_ivl_14", 0 0, L_0x27cdc40;  1 drivers
v0x27c9cd0_0 .net *"_ivl_16", 0 0, L_0x27cdd00;  1 drivers
v0x27c9db0_0 .net *"_ivl_18", 0 0, L_0x27cdd70;  1 drivers
v0x27c9ee0_0 .net *"_ivl_2", 0 0, L_0x27a6a40;  1 drivers
v0x27c9fc0_0 .net *"_ivl_20", 0 0, L_0x27cdee0;  1 drivers
v0x27ca0a0_0 .net *"_ivl_22", 0 0, L_0x27cdf50;  1 drivers
v0x27ca180_0 .net *"_ivl_26", 0 0, L_0x27ce140;  1 drivers
v0x27ca260_0 .net *"_ivl_28", 0 0, L_0x27cdfc0;  1 drivers
v0x27ca340_0 .net *"_ivl_30", 0 0, L_0x27ce280;  1 drivers
v0x27ca420_0 .net *"_ivl_32", 0 0, L_0x27ce380;  1 drivers
v0x27ca500_0 .net *"_ivl_34", 0 0, L_0x27ce4c0;  1 drivers
v0x27ca5e0_0 .net *"_ivl_38", 0 0, L_0x27ce6e0;  1 drivers
v0x27ca6c0_0 .net *"_ivl_4", 0 0, L_0x27cd840;  1 drivers
v0x27ca7a0_0 .net *"_ivl_40", 0 0, L_0x27ce800;  1 drivers
v0x27ca880_0 .net *"_ivl_42", 0 0, L_0x27ce9d0;  1 drivers
v0x27ca960_0 .net *"_ivl_44", 0 0, L_0x27cec60;  1 drivers
v0x27caa40_0 .net *"_ivl_48", 0 0, L_0x27ceee0;  1 drivers
v0x27cab20_0 .net *"_ivl_50", 0 0, L_0x27cef50;  1 drivers
v0x27cac00_0 .net *"_ivl_52", 0 0, L_0x27cf200;  1 drivers
v0x27cace0_0 .net *"_ivl_54", 0 0, L_0x27cf270;  1 drivers
v0x27cadc0_0 .net *"_ivl_56", 0 0, L_0x27cf4a0;  1 drivers
v0x27caea0_0 .net *"_ivl_6", 0 0, L_0x27cd8e0;  1 drivers
v0x27caf80_0 .net *"_ivl_60", 0 0, L_0x27cf830;  1 drivers
v0x27cb060_0 .net *"_ivl_62", 0 0, L_0x27cf8a0;  1 drivers
v0x27cb140_0 .net *"_ivl_64", 0 0, L_0x27cfa70;  1 drivers
v0x27cb220_0 .net *"_ivl_68", 0 0, L_0x27cfd10;  1 drivers
v0x27cb300_0 .net *"_ivl_70", 0 0, L_0x27cfd80;  1 drivers
v0x27cb3e0_0 .net *"_ivl_72", 0 0, L_0x27cffa0;  1 drivers
v0x27cb4c0_0 .net *"_ivl_76", 0 0, L_0x27cfe70;  1 drivers
v0x27cb5a0_0 .net *"_ivl_78", 0 0, L_0x27d0290;  1 drivers
v0x27cb680_0 .net *"_ivl_8", 0 0, L_0x27cd980;  1 drivers
v0x27cb970_0 .net *"_ivl_80", 0 0, L_0x27d04f0;  1 drivers
v0x27cba50_0 .net *"_ivl_82", 0 0, L_0x27d0600;  1 drivers
v0x27cbb30_0 .net *"_ivl_84", 0 0, L_0x27d0870;  1 drivers
v0x27cbc10_0 .net "a", 0 0, v0x27c91c0_0;  alias, 1 drivers
v0x27cbcb0_0 .net "b", 0 0, v0x27c9260_0;  alias, 1 drivers
v0x27cbda0_0 .net "c", 0 0, v0x27c9300_0;  alias, 1 drivers
v0x27cbe90_0 .net "d", 0 0, v0x27c9440_0;  alias, 1 drivers
v0x27cbf80_0 .net "q", 0 0, L_0x27d0980;  alias, 1 drivers
v0x27cc040_0 .net "w1", 0 0, L_0x27cdb80;  1 drivers
v0x27cc100_0 .net "w2", 0 0, L_0x27ce030;  1 drivers
v0x27cc1c0_0 .net "w3", 0 0, L_0x27ce5d0;  1 drivers
v0x27cc280_0 .net "w4", 0 0, L_0x27cecd0;  1 drivers
v0x27cc340_0 .net "w5", 0 0, L_0x27cf620;  1 drivers
v0x27cc400_0 .net "w6", 0 0, L_0x27cfb30;  1 drivers
v0x27cc4c0_0 .net "w7", 0 0, L_0x27d0010;  1 drivers
S_0x27cc620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x277fba0;
 .timescale -12 -12;
E_0x27941c0 .event anyedge, v0x27cd2d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cd2d0_0;
    %nor/r;
    %assign/vec4 v0x27cd2d0_0, 0;
    %wait E_0x27941c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c8970;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c9440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9260_0, 0;
    %assign/vec4 v0x27c91c0_0, 0;
    %wait E_0x277c9f0;
    %wait E_0x2794670;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c9440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9260_0, 0;
    %assign/vec4 v0x27c91c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2794420;
    %load/vec4 v0x27c91c0_0;
    %load/vec4 v0x27c9260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c9300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c9440_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c9440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9260_0, 0;
    %assign/vec4 v0x27c91c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c8fc0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2794420;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27c9440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c9260_0, 0;
    %assign/vec4 v0x27c91c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x277fba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ccfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd2d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x277fba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ccfb0_0;
    %inv;
    %store/vec4 v0x27ccfb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x277fba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c93a0_0, v0x27cd430_0, v0x27ccdd0_0, v0x27cce70_0, v0x27ccf10_0, v0x27cd050_0, v0x27cd190_0, v0x27cd0f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x277fba0;
T_7 ;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x277fba0;
T_8 ;
    %wait E_0x2794420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd230_0, 4, 32;
    %load/vec4 v0x27cd370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd230_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd230_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd230_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27cd190_0;
    %load/vec4 v0x27cd190_0;
    %load/vec4 v0x27cd0f0_0;
    %xor;
    %load/vec4 v0x27cd190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd230_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27cd230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd230_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/circuit4/iter0/response7/top_module.sv";
