$date
	Sat Oct 22 18:52:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#974360
b1101 !
1"
#974362
b1101 &
b1101 %
1$
#974363
0"
#974366
b101000 &
b101000 %
#974370
b10100 &
b10100 %
#974374
b1010 &
b1010 %
#974378
b101 &
b101 %
#974382
b10000 &
b10000 %
#974386
b1000 &
b1000 %
#974390
b100 &
b100 %
#974394
b10 &
b10 %
#974398
b1 &
1#
b1 %
#974402
b0 &
b0 %
0#
0$
#1975204
b110 !
1"
#1975206
b110 &
b110 %
1$
#1975207
0"
#1975210
b11 &
b11 %
#1975214
b1010 &
b1010 %
#1975218
b101 &
b101 %
#1975222
b10000 &
b10000 %
#1975226
b1000 &
b1000 %
#1975230
b100 &
b100 %
#1975234
b10 &
b10 %
#1975238
b1 &
1#
b1 %
#1975242
b0 &
b0 %
0#
0$
#2983761
b1100 !
1"
#2983762
b1100 &
b1100 %
1$
#2983763
0"
#2983766
b110 &
b110 %
#2983770
b11 &
b11 %
#2983774
b1010 &
b1010 %
#2983778
b101 &
b101 %
#2983782
b10000 &
b10000 %
#2983786
b1000 &
b1000 %
#2983790
b100 &
b100 %
#2983794
b10 &
b10 %
#2983798
b1 &
1#
b1 %
#2983802
b0 &
b0 %
0#
0$
#4500012
