Classic Timing Analyzer report for vga
Sat Nov 27 17:02:28 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.072 ns                         ; vga_wren       ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg       ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.537 ns                        ; pixel_pom[0]   ; signal_r[0]                                                                                                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.961 ns                        ; vga_address[0] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 105.03 MHz ( period = 9.521 ns ) ; znak_v[0]      ; ram_address[12]                                                                                              ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From              ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 105.03 MHz ( period = 9.521 ns )                    ; znak_v[0]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; 106.22 MHz ( period = 9.414 ns )                    ; znak_v[1]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; 107.05 MHz ( period = 9.341 ns )                    ; znak_v[0]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 107.47 MHz ( period = 9.305 ns )                    ; znak_v[2]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 107.87 MHz ( period = 9.270 ns )                    ; znak_v[0]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; 107.89 MHz ( period = 9.269 ns )                    ; znak_v[3]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 108.30 MHz ( period = 9.234 ns )                    ; znak_v[1]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; 109.13 MHz ( period = 9.163 ns )                    ; znak_v[1]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; 109.59 MHz ( period = 9.125 ns )                    ; znak_v[2]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 110.02 MHz ( period = 9.089 ns )                    ; znak_v[3]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 110.45 MHz ( period = 9.054 ns )                    ; znak_v[2]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; 110.89 MHz ( period = 9.018 ns )                    ; znak_v[3]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 111.31 MHz ( period = 8.984 ns )                    ; znak_v[4]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; 111.45 MHz ( period = 8.973 ns )                    ; znak_v[0]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; 112.65 MHz ( period = 8.877 ns )                    ; znak_v[5]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 113.90 MHz ( period = 8.780 ns )                    ; znak_v[1]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 114.04 MHz ( period = 8.769 ns )                    ; znak_v[4]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 114.19 MHz ( period = 8.757 ns )                    ; znak_v[2]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 115.58 MHz ( period = 8.652 ns )                    ; znak_v[0]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 115.81 MHz ( period = 8.635 ns )                    ; znak_v[3]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 115.85 MHz ( period = 8.632 ns )                    ; znak_v[4]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 117.77 MHz ( period = 8.491 ns )                    ; znak_v[5]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 118.48 MHz ( period = 8.440 ns )                    ; znak_v[2]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 119.25 MHz ( period = 8.386 ns )                    ; znak_v[1]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 120.34 MHz ( period = 8.310 ns )                    ; znak_v[0]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 121.23 MHz ( period = 8.249 ns )                    ; znak_v[4]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; znak_v[3]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; znak_v[2]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 125.14 MHz ( period = 7.991 ns )                    ; znak_v[5]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 126.20 MHz ( period = 7.924 ns )                    ; znak_v[0]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; znak_v[4]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 128.52 MHz ( period = 7.781 ns )                    ; znak_v[1]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.729 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; znak_v[2]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; znak_v[3]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; znak_v[5]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.556 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; znak_v[0]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.412 ns                ;
; N/A                                     ; 135.46 MHz ( period = 7.382 ns )                    ; znak_v[1]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 141.94 MHz ( period = 7.045 ns )                    ; radka_pom[0]      ; rom_address[0]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 142.96 MHz ( period = 6.995 ns )                    ; znak_v[1]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; znak_v[0]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; znak_h[7]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; znak_h[4]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 144.61 MHz ( period = 6.915 ns )                    ; znak_h[5]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 146.11 MHz ( period = 6.844 ns )                    ; znak_h[6]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.856 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; znak_h[4]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; znak_h[7]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; znak_h[5]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; znak_h[4]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.763 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; znak_h[7]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; radka_pom[2]      ; rom_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 149.30 MHz ( period = 6.698 ns )                    ; znak_h[5]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; znak_h[4]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; 150.06 MHz ( period = 6.664 ns )                    ; znak_h[6]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 150.33 MHz ( period = 6.652 ns )                    ; znak_h[7]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; znak_h[5]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.639 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; znak_h[4]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; 151.68 MHz ( period = 6.593 ns )                    ; znak_h[6]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.605 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; radka_pom[1]      ; rom_address[1]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.495 ns                ;
; N/A                                     ; 152.53 MHz ( period = 6.556 ns )                    ; znak_h[5]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; znak_h[4]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.550 ns                ;
; N/A                                     ; 153.56 MHz ( period = 6.512 ns )                    ; znak_h[6]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; znak_h[3]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; znak_h[5]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; 154.66 MHz ( period = 6.466 ns )                    ; znak_h[4]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 155.26 MHz ( period = 6.441 ns )                    ; znak_h[6]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; 155.40 MHz ( period = 6.435 ns )                    ; znak_h[3]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.454 ns                ;
; N/A                                     ; 155.50 MHz ( period = 6.431 ns )                    ; znak_h[1]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; znak_h[0]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; znak_h[3]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 157.23 MHz ( period = 6.360 ns )                    ; znak_h[1]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.374 ns                ;
; N/A                                     ; 158.00 MHz ( period = 6.329 ns )                    ; znak_h[0]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; znak_h[2]         ; ram_address[12]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; znak_h[3]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.312 ns                ;
; N/A                                     ; 159.01 MHz ( period = 6.289 ns )                    ; znak_h[1]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; 159.52 MHz ( period = 6.269 ns )                    ; znak_h[7]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.281 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; znak_h[0]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.272 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; znak_h[2]         ; ram_address[11]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; znak_h[3]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; znak_h[1]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; vertikal_citac[2] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 161.63 MHz ( period = 6.187 ns )                    ; znak_h[0]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; znak_h[2]         ; ram_address[10]                                                                                               ; clock      ; clock    ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; znak_h[4]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; znak_h[3]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; 162.68 MHz ( period = 6.147 ns )                    ; znak_h[1]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; znak_h[0]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.130 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; znak_h[2]         ; ram_address[9]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; znak_h[6]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 163.96 MHz ( period = 6.099 ns )                    ; znak_h[5]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; znak_h[3]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; znak_h[1]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; znak_h[0]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; znak_h[2]         ; ram_address[8]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; znak_h[3]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; 166.53 MHz ( period = 6.005 ns )                    ; znak_h[1]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; znak_h[0]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 167.48 MHz ( period = 5.971 ns )                    ; znak_h[2]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; znak_h[1]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; znak_h[0]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; znak_h[2]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; znak_h[7]         ; ram_address[7]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; vertikal_citac[2] ; vertikal_citac[27]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.637 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; znak_h[3]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; 171.56 MHz ( period = 5.829 ns )                    ; znak_h[2]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.843 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; znak_h[1]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; znak_h[0]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; 174.22 MHz ( period = 5.740 ns )                    ; vertikal_citac[2] ; vertikal_citac[29]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.499 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; znak_h[6]         ; ram_address[6]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.728 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; znak_h[5]         ; ram_address[5]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 175.32 MHz ( period = 5.704 ns )                    ; znak_h[1]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.718 ns                ;
; N/A                                     ; 175.59 MHz ( period = 5.695 ns )                    ; znak_h[4]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.707 ns                ;
; N/A                                     ; 176.27 MHz ( period = 5.673 ns )                    ; znak_h[0]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.687 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; znak_h[2]         ; ram_address[4]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 177.53 MHz ( period = 5.633 ns )                    ; znak_h[1]         ; ram_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.647 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; znak_h[0]         ; ram_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.616 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; znak_h[2]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; vertikal_citac[2] ; vertikal_citac[26]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; znak_h[3]         ; ram_address[3]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; vertikal_citac[2] ; vertikal_citac[30]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; vertikal_citac[2] ; vertikal_citac[25]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.143 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; vertikal_citac[2] ; vertikal_citac[28]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; vertikal_citac[2] ; vertikal_citac[24]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; znak_h[1]         ; ram_address[1]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.260 ns                ;
; N/A                                     ; 190.88 MHz ( period = 5.239 ns )                    ; vertikal_citac[0] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; znak_h[0]         ; ram_address[1]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; znak_h[2]         ; ram_address[2]                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; vertikal_citac[1] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; vertikal_citac[2] ; vertikal_citac[23]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; vertikal_citac[2] ; vertikal_citac[22]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; vertikal_citac[2] ; vertikal_citac[18]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; vertikal_citac[2] ; vertikal_citac[17]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 197.94 MHz ( period = 5.052 ns )                    ; vertikal_citac[3] ; vertikal_citac[31]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 198.49 MHz ( period = 5.038 ns )                    ; vertikal_citac[2] ; vertikal_citac[21]                                                                                            ; clock      ; clock    ; None                        ; None                      ; 4.797 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; h_enable          ; stavovy.RAMADR                                                                                                ; clock      ; clock    ; None                        ; None                      ; 1.037 ns                ;
; N/A                                     ; 199.12 MHz ( period = 5.022 ns )                    ; h_enable          ; stavovy.RAM1                                                                                                  ; clock      ; clock    ; None                        ; None                      ; 1.032 ns                ;
; N/A                                     ; 199.20 MHz ( period = 5.020 ns )                    ; vertikal_citac[2] ; vertikal_citac[2]                                                                                             ; clock      ; clock    ; None                        ; None                      ; 4.806 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.635 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.570 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.533 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.245 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 4.257 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.222 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 4.229 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.218 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[6]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~porta_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~porta_address_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.097 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[3]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~porta_address_reg3   ; clock      ; clock    ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.104 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[10]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~porta_address_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[10]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg10  ; clock      ; clock    ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[10]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~porta_address_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.057 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~porta_address_reg2   ; clock      ; clock    ; None                        ; None                      ; 4.047 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~porta_address_reg1   ; clock      ; clock    ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.025 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[9]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~porta_address_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[2]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~porta_address_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.006 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[1]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~porta_address_reg1  ; clock      ; clock    ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~porta_address_reg7   ; clock      ; clock    ; None                        ; None                      ; 3.945 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[5]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~porta_address_reg5  ; clock      ; clock    ; None                        ; None                      ; 3.905 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[10]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~porta_address_reg10 ; clock      ; clock    ; None                        ; None                      ; 3.932 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[7]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~porta_address_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[6]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~porta_address_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.895 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[10]   ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~porta_address_reg10 ; clock      ; clock    ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 3.901 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.892 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~porta_address_reg0   ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; ram_address[0]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~porta_address_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.874 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                   ;                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From            ; To                                                                                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 8.072 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 8.070 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 8.029 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 8.027 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.883 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.840 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.793 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.750 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.600 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.593 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.589 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.570 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.557 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.550 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.546 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.527 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.479 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.443 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.434 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.432 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.398 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.387 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.237 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.200 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 7.195 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 7.194 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 7.155 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 7.150 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.925 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.922 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 6.880 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.877 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 6.551 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.506 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.488 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 6.453 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.443 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 6.408 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 6.284 ns   ; reset           ; sig_out[15]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[4]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[1]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[3]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[11]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[8]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[10]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 6.268 ns   ; reset           ; sig_out[9]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; reset           ; sig_out[13]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; reset           ; sig_out[12]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 6.051 ns   ; reset           ; sig_out[14]                                                                                                   ; clock    ;
; N/A                                     ; None                                                ; 5.774 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 5.762 ns   ; reset           ; sig_out[6]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 5.762 ns   ; reset           ; sig_out[5]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 5.762 ns   ; reset           ; sig_out[7]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 5.762 ns   ; reset           ; sig_out[2]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 5.762 ns   ; reset           ; sig_out[0]                                                                                                    ; clock    ;
; N/A                                     ; None                                                ; 5.704 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.659 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[1]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[2]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[3]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[4]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[5]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[6]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[7]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[8]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[9]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[10]                                                                                               ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[11]                                                                                               ; clock    ;
; N/A                                     ; None                                                ; 5.579 ns   ; reset           ; ram_address[12]                                                                                               ; clock    ;
; N/A                                     ; None                                                ; 5.509 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.505 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.497 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.481 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.466 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.462 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.452 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.438 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.422 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.392 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.310 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; 5.299 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; 5.215 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.211 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.210 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.209 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; 5.208 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 5.201 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.198 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.191 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 5.188 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.187 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 5.180 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.179 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.170 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.170 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 5.165 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.163 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.155 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.153 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.153 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.148 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.145 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.144 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 5.144 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.142 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; 5.137 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.134 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 5.133 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 5.133 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 5.129 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.120 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_we_reg        ; clock    ;
; N/A                                     ; None                                                ; 5.118 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.117 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; 5.096 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.095 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 5.093 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.091 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; 5.089 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 5.060 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 5.045 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 5.039 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 5.032 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 5.003 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.995 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; 4.967 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; 4.964 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.951 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.948 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; 4.943 ns   ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.937 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; 4.935 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.935 ns   ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; 4.930 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.930 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.929 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.927 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.924 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; 4.919 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; 4.918 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; 4.917 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.917 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.915 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.915 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.915 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.912 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.911 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.899 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.898 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.890 ns   ; vga_wren        ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 4.889 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; 4.889 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; 4.889 ns   ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; 4.888 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; 4.887 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.886 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.883 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.881 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; 4.876 ns   ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.873 ns   ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.865 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.860 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.856 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.855 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.845 ns   ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_we_reg         ; clock    ;
; N/A                                     ; None                                                ; 4.845 ns   ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; 4.844 ns   ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; 4.837 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.836 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.833 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; 4.832 ns   ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; 4.828 ns   ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; 4.826 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.826 ns   ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; 4.809 ns   ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; 4.805 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.799 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.798 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.790 ns   ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; 4.789 ns   ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; 4.776 ns   ; reset           ; ram_address[0]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.769 ns   ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; 4.765 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; 4.753 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.743 ns   ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[0]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[1]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[2]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[3]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[4]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[5]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[6]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[7]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[8]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[9]                                                                                                ; clock    ;
; N/A                                     ; None                                                ; 4.741 ns   ; reset           ; rom_address[10]                                                                                               ; clock    ;
; N/A                                     ; None                                                ; 4.719 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; 4.697 ns   ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; 4.689 ns   ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg10  ; clock    ;
; N/A                                     ; None                                                ; 4.680 ns   ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; 4.677 ns   ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg0  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;                                                                                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+
; N/A                                     ; None                                                ; 17.537 ns  ; pixel_pom[0] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 17.338 ns  ; pixel_pom[0] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 17.338 ns  ; pixel_pom[0] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 17.328 ns  ; pixel_pom[0] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 17.328 ns  ; pixel_pom[0] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 17.316 ns  ; pixel_pom[1] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 17.290 ns  ; pixel_pom[0] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 17.280 ns  ; pixel_pom[0] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 17.270 ns  ; pixel_pom[0] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 17.117 ns  ; pixel_pom[1] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 17.117 ns  ; pixel_pom[1] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 17.107 ns  ; pixel_pom[1] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 17.107 ns  ; pixel_pom[1] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 17.084 ns  ; pixel_pom[0] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 17.084 ns  ; pixel_pom[0] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 17.074 ns  ; pixel_pom[0] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 17.074 ns  ; pixel_pom[0] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 17.071 ns  ; pixel_pom[0] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 17.071 ns  ; pixel_pom[0] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 17.069 ns  ; pixel_pom[1] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 17.059 ns  ; pixel_pom[1] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 17.053 ns  ; pixel_pom[0] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 17.049 ns  ; pixel_pom[1] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 17.033 ns  ; pixel_pom[0] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 16.863 ns  ; pixel_pom[1] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 16.863 ns  ; pixel_pom[1] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 16.853 ns  ; pixel_pom[1] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 16.853 ns  ; pixel_pom[1] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 16.850 ns  ; pixel_pom[1] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 16.850 ns  ; pixel_pom[1] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 16.832 ns  ; pixel_pom[1] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 16.812 ns  ; pixel_pom[1] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 16.501 ns  ; pixel_pom[0] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 16.280 ns  ; pixel_pom[1] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 16.126 ns  ; pixel_pom[0] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 16.109 ns  ; pixel_pom[0] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 16.109 ns  ; pixel_pom[0] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 16.098 ns  ; v_enable     ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 16.097 ns  ; pixel_pom[2] ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 15.938 ns  ; v_enable     ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 15.905 ns  ; pixel_pom[1] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 15.899 ns  ; v_enable     ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 15.899 ns  ; v_enable     ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 15.898 ns  ; pixel_pom[2] ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 15.898 ns  ; pixel_pom[2] ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 15.897 ns  ; v_enable     ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 15.897 ns  ; v_enable     ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 15.889 ns  ; v_enable     ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 15.889 ns  ; v_enable     ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 15.888 ns  ; pixel_pom[1] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 15.888 ns  ; pixel_pom[1] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 15.888 ns  ; pixel_pom[2] ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 15.888 ns  ; pixel_pom[2] ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 15.851 ns  ; v_enable     ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 15.850 ns  ; pixel_pom[2] ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 15.841 ns  ; v_enable     ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 15.840 ns  ; pixel_pom[2] ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 15.831 ns  ; v_enable     ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 15.830 ns  ; pixel_pom[2] ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 15.687 ns  ; pixel_pom[0] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 15.677 ns  ; pixel_pom[0] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 15.675 ns  ; v_enable     ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 15.657 ns  ; pixel_pom[0] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 15.657 ns  ; pixel_pom[0] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 15.644 ns  ; pixel_pom[2] ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 15.644 ns  ; pixel_pom[2] ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 15.634 ns  ; pixel_pom[2] ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 15.634 ns  ; pixel_pom[2] ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 15.631 ns  ; pixel_pom[2] ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 15.631 ns  ; pixel_pom[2] ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 15.626 ns  ; pixel_pom[0] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; pixel_pom[0] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.613 ns  ; pixel_pom[2] ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 15.593 ns  ; pixel_pom[2] ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 15.478 ns  ; v_enable     ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 15.478 ns  ; v_enable     ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 15.475 ns  ; v_enable     ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 15.468 ns  ; v_enable     ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 15.468 ns  ; v_enable     ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; pixel_pom[1] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; v_enable     ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; v_enable     ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 15.465 ns  ; v_enable     ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 15.456 ns  ; pixel_pom[1] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 15.447 ns  ; v_enable     ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 15.445 ns  ; v_enable     ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 15.445 ns  ; v_enable     ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 15.436 ns  ; pixel_pom[1] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 15.436 ns  ; pixel_pom[1] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 15.427 ns  ; v_enable     ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 15.414 ns  ; v_enable     ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 15.405 ns  ; pixel_pom[1] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 15.404 ns  ; v_enable     ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.399 ns  ; pixel_pom[0] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 15.395 ns  ; pixel_pom[1] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; v_enable     ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 15.373 ns  ; v_enable     ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; pixel_pom[0] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 15.209 ns  ; v_enable     ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 15.178 ns  ; pixel_pom[1] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 15.142 ns  ; pixel_pom[1] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 15.101 ns  ; v_enable     ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 14.968 ns  ; pixel_pom[2] ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; pixel_pom[2] ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 14.606 ns  ; pixel_pom[0] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 14.522 ns  ; pixel_pom[0] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 14.491 ns  ; pixel_pom[2] ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 14.491 ns  ; pixel_pom[2] ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 14.385 ns  ; pixel_pom[1] ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 14.301 ns  ; pixel_pom[1] ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 14.164 ns  ; h_enable     ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 14.069 ns  ; pixel_pom[2] ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 14.059 ns  ; pixel_pom[2] ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 14.039 ns  ; pixel_pom[2] ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 14.039 ns  ; pixel_pom[2] ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 14.008 ns  ; pixel_pom[2] ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; h_enable     ; signal_r[8] ; clock      ;
; N/A                                     ; None                                                ; 13.998 ns  ; pixel_pom[2] ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 13.965 ns  ; h_enable     ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 13.965 ns  ; h_enable     ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 13.963 ns  ; h_enable     ; signal_b[1] ; clock      ;
; N/A                                     ; None                                                ; 13.963 ns  ; h_enable     ; signal_b[0] ; clock      ;
; N/A                                     ; None                                                ; 13.955 ns  ; h_enable     ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 13.955 ns  ; h_enable     ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 13.917 ns  ; pixel_pom[2] ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 13.917 ns  ; h_enable     ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 13.907 ns  ; h_enable     ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 13.904 ns  ; sig_out[1]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 13.897 ns  ; h_enable     ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 13.854 ns  ; sig_out[4]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 13.745 ns  ; pixel_pom[2] ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 13.741 ns  ; h_enable     ; signal_r[9] ; clock      ;
; N/A                                     ; None                                                ; 13.705 ns  ; sig_out[1]   ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 13.705 ns  ; sig_out[1]   ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 13.695 ns  ; sig_out[1]   ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 13.695 ns  ; sig_out[1]   ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 13.657 ns  ; sig_out[1]   ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 13.655 ns  ; sig_out[4]   ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 13.655 ns  ; sig_out[4]   ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 13.647 ns  ; sig_out[1]   ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 13.645 ns  ; sig_out[4]   ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 13.645 ns  ; sig_out[4]   ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 13.637 ns  ; sig_out[1]   ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 13.607 ns  ; sig_out[4]   ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 13.597 ns  ; sig_out[4]   ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 13.587 ns  ; sig_out[4]   ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 13.556 ns  ; sig_out[3]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; h_enable     ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 13.544 ns  ; h_enable     ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 13.541 ns  ; h_enable     ; signal_b[4] ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; h_enable     ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; h_enable     ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 13.531 ns  ; h_enable     ; signal_b[5] ; clock      ;
; N/A                                     ; None                                                ; 13.531 ns  ; h_enable     ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 13.531 ns  ; h_enable     ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 13.513 ns  ; h_enable     ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 13.511 ns  ; h_enable     ; signal_b[7] ; clock      ;
; N/A                                     ; None                                                ; 13.511 ns  ; h_enable     ; signal_b[6] ; clock      ;
; N/A                                     ; None                                                ; 13.493 ns  ; h_enable     ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 13.480 ns  ; h_enable     ; signal_b[2] ; clock      ;
; N/A                                     ; None                                                ; 13.470 ns  ; h_enable     ; signal_b[3] ; clock      ;
; N/A                                     ; None                                                ; 13.451 ns  ; sig_out[1]   ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 13.451 ns  ; sig_out[1]   ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 13.447 ns  ; h_enable     ; signal_g[8] ; clock      ;
; N/A                                     ; None                                                ; 13.441 ns  ; sig_out[1]   ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 13.441 ns  ; sig_out[1]   ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 13.439 ns  ; h_enable     ; signal_g[9] ; clock      ;
; N/A                                     ; None                                                ; 13.438 ns  ; sig_out[1]   ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 13.438 ns  ; sig_out[1]   ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 13.420 ns  ; sig_out[1]   ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 13.401 ns  ; sig_out[4]   ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 13.401 ns  ; sig_out[4]   ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 13.400 ns  ; sig_out[1]   ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 13.391 ns  ; sig_out[4]   ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 13.391 ns  ; sig_out[4]   ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 13.388 ns  ; sig_out[4]   ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 13.388 ns  ; sig_out[4]   ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 13.370 ns  ; sig_out[4]   ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 13.357 ns  ; sig_out[3]   ; signal_r[4] ; clock      ;
; N/A                                     ; None                                                ; 13.357 ns  ; sig_out[3]   ; signal_r[3] ; clock      ;
; N/A                                     ; None                                                ; 13.350 ns  ; sig_out[4]   ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 13.347 ns  ; sig_out[3]   ; signal_r[2] ; clock      ;
; N/A                                     ; None                                                ; 13.347 ns  ; sig_out[3]   ; signal_r[1] ; clock      ;
; N/A                                     ; None                                                ; 13.309 ns  ; sig_out[3]   ; signal_r[5] ; clock      ;
; N/A                                     ; None                                                ; 13.299 ns  ; sig_out[3]   ; signal_r[7] ; clock      ;
; N/A                                     ; None                                                ; 13.289 ns  ; sig_out[3]   ; signal_r[6] ; clock      ;
; N/A                                     ; None                                                ; 13.275 ns  ; h_enable     ; signal_b[8] ; clock      ;
; N/A                                     ; None                                                ; 13.179 ns  ; v_sync_b     ; v_sync      ; clock      ;
; N/A                                     ; None                                                ; 13.167 ns  ; h_enable     ; signal_b[9] ; clock      ;
; N/A                                     ; None                                                ; 13.103 ns  ; sig_out[3]   ; signal_g[5] ; clock      ;
; N/A                                     ; None                                                ; 13.103 ns  ; sig_out[3]   ; signal_g[4] ; clock      ;
; N/A                                     ; None                                                ; 13.096 ns  ; sig_out[0]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 13.093 ns  ; sig_out[3]   ; signal_g[3] ; clock      ;
; N/A                                     ; None                                                ; 13.093 ns  ; sig_out[3]   ; signal_g[2] ; clock      ;
; N/A                                     ; None                                                ; 13.090 ns  ; sig_out[3]   ; signal_g[1] ; clock      ;
; N/A                                     ; None                                                ; 13.090 ns  ; sig_out[3]   ; signal_g[0] ; clock      ;
; N/A                                     ; None                                                ; 13.072 ns  ; sig_out[3]   ; signal_g[7] ; clock      ;
; N/A                                     ; None                                                ; 13.052 ns  ; sig_out[3]   ; signal_g[6] ; clock      ;
; N/A                                     ; None                                                ; 13.021 ns  ; sig_out[5]   ; signal_r[0] ; clock      ;
; N/A                                     ; None                                                ; 12.988 ns  ; pixel_pom[2] ; signal_b[8] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From            ; To                                                                                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -2.961 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -2.974 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.144 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.147 ns ; vga_data[12]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.157 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.162 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.174 ns ; vga_data[13]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.183 ns ; vga_data[15]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.185 ns ; vga_data[4]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.189 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.194 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.195 ns ; vga_data[9]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.201 ns ; vga_data[15]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.202 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.205 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.218 ns ; vga_data[11]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.237 ns ; vga_data[11]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.242 ns ; vga_data[7]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.288 ns ; vga_data[5]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.291 ns ; vga_data[2]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.317 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.328 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.333 ns ; vga_data[5]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.342 ns ; vga_data[10]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.351 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.356 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.370 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.371 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.371 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.385 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.394 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.407 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.408 ns ; vga_data[14]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.416 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -3.418 ns ; vga_data[0]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.428 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.429 ns ; vga_data[9]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.431 ns ; vga_data[12]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.460 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.478 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.499 ns ; vga_data[7]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.531 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a27~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.544 ns ; vga_data[8]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.555 ns ; vga_data[8]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.566 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.569 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.577 ns ; vga_data[4]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.586 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.594 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.615 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.616 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.617 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.633 ns ; vga_data[1]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.639 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.640 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.641 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.649 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.652 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.654 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.656 ns ; vga_data[13]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.658 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.660 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.664 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.669 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.671 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.687 ns ; vga_data[10]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.690 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.694 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.696 ns ; vga_data[14]    ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.704 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.715 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; -3.720 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.721 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.729 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a31~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.744 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.753 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -3.755 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.768 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.779 ns ; vga_data[6]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.785 ns ; vga_data[3]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.786 ns ; vga_data[2]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.786 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.786 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a23~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.789 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.795 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.800 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.802 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.809 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.811 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a11~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.816 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.824 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.824 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.831 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.832 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a28~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.837 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.837 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.837 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.842 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.843 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.844 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.846 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.846 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.849 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; -3.849 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.850 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg7   ; clock    ;
; N/A                                     ; None                                                ; -3.851 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.852 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -3.853 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.853 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -3.854 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.855 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.856 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.858 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.859 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.859 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.859 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; -3.861 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.861 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.863 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.863 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.863 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.864 ns ; vga_address[12] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|address_reg_b[0]                  ; clock    ;
; N/A                                     ; None                                                ; -3.865 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; -3.874 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.875 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.875 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.875 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.877 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -3.878 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.879 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg11  ; clock    ;
; N/A                                     ; None                                                ; -3.882 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.883 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a21~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -3.888 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.893 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.896 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a4~portb_address_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.897 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.899 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.901 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg2   ; clock    ;
; N/A                                     ; None                                                ; -3.901 ns ; vga_address[2]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg2  ; clock    ;
; N/A                                     ; None                                                ; -3.909 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.911 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.912 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a19~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.913 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.915 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -3.918 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.919 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a5~portb_address_reg10  ; clock    ;
; N/A                                     ; None                                                ; -3.919 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.920 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg8   ; clock    ;
; N/A                                     ; None                                                ; -3.925 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.926 ns ; vga_data[1]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -3.931 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.931 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a6~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.934 ns ; vga_address[8]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg8  ; clock    ;
; N/A                                     ; None                                                ; -3.935 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg0   ; clock    ;
; N/A                                     ; None                                                ; -3.938 ns ; vga_address[0]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg0  ; clock    ;
; N/A                                     ; None                                                ; -3.939 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg5  ; clock    ;
; N/A                                     ; None                                                ; -3.949 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -3.952 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -3.958 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.973 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.973 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -3.975 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a25~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.977 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -3.978 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a13~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.989 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -3.996 ns ; vga_data[0]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a16~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -4.001 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -4.006 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -4.011 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -4.012 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -4.017 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a15~portb_address_reg3  ; clock    ;
; N/A                                     ; None                                                ; -4.022 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg9   ; clock    ;
; N/A                                     ; None                                                ; -4.026 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -4.029 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -4.031 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -4.036 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a10~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -4.036 ns ; vga_address[3]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg3   ; clock    ;
; N/A                                     ; None                                                ; -4.037 ns ; vga_address[10] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_address_reg10 ; clock    ;
; N/A                                     ; None                                                ; -4.044 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a14~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -4.048 ns ; vga_data[3]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a3~portb_datain_reg0    ; clock    ;
; N/A                                     ; None                                                ; -4.052 ns ; vga_data[6]     ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a22~portb_datain_reg0   ; clock    ;
; N/A                                     ; None                                                ; -4.056 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -4.058 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; -4.066 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -4.068 ns ; vga_address[7]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_address_reg7  ; clock    ;
; N/A                                     ; None                                                ; -4.072 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a12~portb_address_reg4  ; clock    ;
; N/A                                     ; None                                                ; -4.075 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a9~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -4.083 ns ; vga_address[9]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg9  ; clock    ;
; N/A                                     ; None                                                ; -4.086 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a0~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -4.094 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a1~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; -4.095 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a30~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -4.096 ns ; vga_address[4]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a7~portb_address_reg4   ; clock    ;
; N/A                                     ; None                                                ; -4.096 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -4.098 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a8~portb_address_reg6   ; clock    ;
; N/A                                     ; None                                                ; -4.103 ns ; vga_address[11] ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a17~portb_address_reg11 ; clock    ;
; N/A                                     ; None                                                ; -4.105 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg5   ; clock    ;
; N/A                                     ; None                                                ; -4.109 ns ; vga_address[6]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a24~portb_address_reg6  ; clock    ;
; N/A                                     ; None                                                ; -4.118 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a18~portb_address_reg1  ; clock    ;
; N/A                                     ; None                                                ; -4.132 ns ; vga_address[1]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a2~portb_address_reg1   ; clock    ;
; N/A                                     ; None                                                ; -4.135 ns ; vga_address[5]  ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a29~portb_address_reg5  ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                 ;                                                                                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------+---------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 27 17:02:27 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "pixel_clock2" as buffer
    Info: Detected ripple clock "h_sync_b" as buffer
Info: Clock "clock" has Internal fmax of 105.03 MHz between source register "znak_v[0]" and destination register "ram_address[12]" (period= 9.521 ns)
    Info: + Longest register to register delay is 4.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N5; Fanout = 6; REG Node = 'znak_v[0]'
        Info: 2: + IC(0.524 ns) + CELL(0.414 ns) = 0.938 ns; Loc. = LCCOMB_X44_Y33_N16; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.009 ns; Loc. = LCCOMB_X44_Y33_N18; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.419 ns; Loc. = LCCOMB_X44_Y33_N20; Fanout = 2; COMB Node = 'Add0~4'
        Info: 5: + IC(0.661 ns) + CELL(0.393 ns) = 2.473 ns; Loc. = LCCOMB_X43_Y33_N10; Fanout = 2; COMB Node = 'Add1~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.544 ns; Loc. = LCCOMB_X43_Y33_N12; Fanout = 2; COMB Node = 'Add1~11'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 2.703 ns; Loc. = LCCOMB_X43_Y33_N14; Fanout = 2; COMB Node = 'Add1~13'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.113 ns; Loc. = LCCOMB_X43_Y33_N16; Fanout = 2; COMB Node = 'Add1~14'
        Info: 9: + IC(0.448 ns) + CELL(0.414 ns) = 3.975 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 1; COMB Node = 'ram_address[11]~35'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.385 ns; Loc. = LCCOMB_X42_Y33_N30; Fanout = 1; COMB Node = 'ram_address[12]~36'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.469 ns; Loc. = LCFF_X42_Y33_N31; Fanout = 1; REG Node = 'ram_address[12]'
        Info: Total cell delay = 2.836 ns ( 63.46 % )
        Info: Total interconnect delay = 1.633 ns ( 36.54 % )
    Info: - Smallest clock skew is -4.838 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X42_Y33_N31; Fanout = 1; REG Node = 'ram_address[12]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
        Info: - Longest clock path from clock "clock" to source register is 7.519 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(2.028 ns) + CELL(0.787 ns) = 3.814 ns; Loc. = LCFF_X35_Y33_N3; Fanout = 4; REG Node = 'pixel_clock2'
            Info: 3: + IC(0.296 ns) + CELL(0.787 ns) = 4.897 ns; Loc. = LCFF_X35_Y33_N19; Fanout = 5; REG Node = 'h_sync_b'
            Info: 4: + IC(1.067 ns) + CELL(0.000 ns) = 5.964 ns; Loc. = CLKCTRL_G10; Fanout = 47; COMB Node = 'h_sync_b~clkctrl'
            Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 7.519 ns; Loc. = LCFF_X44_Y33_N5; Fanout = 6; REG Node = 'znak_v[0]'
            Info: Total cell delay = 3.110 ns ( 41.36 % )
            Info: Total interconnect delay = 4.409 ns ( 58.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for memory "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg" (data pin = "vga_wren", clock pin = "clock") is 8.072 ns
    Info: + Longest pin to memory delay is 10.774 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C7; Fanout = 2; PIN Node = 'vga_wren'
        Info: 2: + IC(5.643 ns) + CELL(0.271 ns) = 6.754 ns; Loc. = LCCOMB_X25_Y26_N0; Fanout = 16; COMB Node = 'ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|decode_1oa:decode3|eq_node[1]'
        Info: 3: + IC(3.708 ns) + CELL(0.312 ns) = 10.774 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg'
        Info: Total cell delay = 1.423 ns ( 13.21 % )
        Info: Total interconnect delay = 9.351 ns ( 86.79 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.737 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.689 ns) = 2.737 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a26~portb_we_reg'
        Info: Total cell delay = 1.688 ns ( 61.67 % )
        Info: Total interconnect delay = 1.049 ns ( 38.33 % )
Info: tco from clock "clock" to destination pin "signal_r[0]" through register "pixel_pom[0]" is 17.537 ns
    Info: + Longest clock path from clock "clock" to source register is 6.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(2.028 ns) + CELL(0.787 ns) = 3.814 ns; Loc. = LCFF_X35_Y33_N3; Fanout = 4; REG Node = 'pixel_clock2'
        Info: 3: + IC(1.086 ns) + CELL(0.000 ns) = 4.900 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'pixel_clock2~clkctrl'
        Info: 4: + IC(1.016 ns) + CELL(0.537 ns) = 6.453 ns; Loc. = LCFF_X40_Y33_N15; Fanout = 6; REG Node = 'pixel_pom[0]'
        Info: Total cell delay = 2.323 ns ( 36.00 % )
        Info: Total interconnect delay = 4.130 ns ( 64.00 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 10.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y33_N15; Fanout = 6; REG Node = 'pixel_pom[0]'
        Info: 2: + IC(0.553 ns) + CELL(0.438 ns) = 0.991 ns; Loc. = LCCOMB_X41_Y33_N18; Fanout = 1; COMB Node = 'Mux0~2'
        Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.659 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 6; COMB Node = 'Mux0~3'
        Info: 4: + IC(0.768 ns) + CELL(0.275 ns) = 2.702 ns; Loc. = LCCOMB_X41_Y32_N16; Fanout = 6; COMB Node = 'b_sig[0]~17'
        Info: 5: + IC(0.481 ns) + CELL(0.438 ns) = 3.621 ns; Loc. = LCCOMB_X40_Y32_N4; Fanout = 2; COMB Node = 'signal_r~25'
        Info: 6: + IC(0.258 ns) + CELL(0.275 ns) = 4.154 ns; Loc. = LCCOMB_X40_Y32_N2; Fanout = 1; COMB Node = 'signal_r~9'
        Info: 7: + IC(0.247 ns) + CELL(0.420 ns) = 4.821 ns; Loc. = LCCOMB_X40_Y32_N20; Fanout = 1; COMB Node = 'signal_r~10'
        Info: 8: + IC(0.673 ns) + CELL(0.437 ns) = 5.931 ns; Loc. = LCCOMB_X36_Y32_N24; Fanout = 8; COMB Node = 'signal_r~12'
        Info: 9: + IC(2.105 ns) + CELL(2.798 ns) = 10.834 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'signal_r[0]'
        Info: Total cell delay = 5.501 ns ( 50.78 % )
        Info: Total interconnect delay = 5.333 ns ( 49.22 % )
Info: th for memory "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0" (data pin = "vga_address[0]", clock pin = "clock") is -2.961 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1104; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.962 ns) + CELL(0.689 ns) = 2.768 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0'
        Info: Total cell delay = 1.688 ns ( 60.98 % )
        Info: Total interconnect delay = 1.080 ns ( 39.02 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 5.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D18; Fanout = 32; PIN Node = 'vga_address[0]'
        Info: 2: + IC(4.981 ns) + CELL(0.142 ns) = 5.963 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'ram:ram_inst|altsyncram:altsyncram_component|altsyncram_ad72:auto_generated|ram_block1a20~portb_address_reg0'
        Info: Total cell delay = 0.982 ns ( 16.47 % )
        Info: Total interconnect delay = 4.981 ns ( 83.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Sat Nov 27 17:02:28 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


