{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 14:49:46 2021 " "Info: Processing started: Wed Jan 06 14:49:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_H " "Info: Assuming node \"Adj_H\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_M " "Info: Assuming node \"Adj_M\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_m " "Info: Detected gated clock \"clk_m\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_m" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_h " "Info: Detected gated clock \"clk_h\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_h" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register Counter12:UHou\|ql\[0\] register BellSet:Bs0\|HoulBell\[3\] 193.24 MHz 5.175 ns Internal " "Info: Clock \"CP\" has Internal fmax of 193.24 MHz between source register \"Counter12:UHou\|ql\[0\]\" and destination register \"BellSet:Bs0\|HoulBell\[3\]\" (period= 5.175 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.444 ns + Longest register register " "Info: + Longest register to register delay is 1.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|ql\[0\] 1 REG LCFF_X78_Y6_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y6_N1; Fanout = 10; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.393 ns) 0.720 ns BellSet:Bs0\|HoulBell\[0\]~5 2 COMB LCCOMB_X78_Y6_N10 2 " "Info: 2: + IC(0.327 ns) + CELL(0.393 ns) = 0.720 ns; Loc. = LCCOMB_X78_Y6_N10; Fanout = 2; COMB Node = 'BellSet:Bs0\|HoulBell\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Counter12:UHou|ql[0] BellSet:Bs0|HoulBell[0]~5 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.791 ns BellSet:Bs0\|HoulBell\[1\]~7 3 COMB LCCOMB_X78_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.791 ns; Loc. = LCCOMB_X78_Y6_N12; Fanout = 2; COMB Node = 'BellSet:Bs0\|HoulBell\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BellSet:Bs0|HoulBell[0]~5 BellSet:Bs0|HoulBell[1]~7 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.950 ns BellSet:Bs0\|HoulBell\[2\]~9 4 COMB LCCOMB_X78_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.950 ns; Loc. = LCCOMB_X78_Y6_N14; Fanout = 1; COMB Node = 'BellSet:Bs0\|HoulBell\[2\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { BellSet:Bs0|HoulBell[1]~7 BellSet:Bs0|HoulBell[2]~9 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.360 ns BellSet:Bs0\|HoulBell\[3\]~10 5 COMB LCCOMB_X78_Y6_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.360 ns; Loc. = LCCOMB_X78_Y6_N16; Fanout = 1; COMB Node = 'BellSet:Bs0\|HoulBell\[3\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BellSet:Bs0|HoulBell[2]~9 BellSet:Bs0|HoulBell[3]~10 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.444 ns BellSet:Bs0\|HoulBell\[3\] 6 REG LCFF_X78_Y6_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.444 ns; Loc. = LCFF_X78_Y6_N17; Fanout = 2; REG Node = 'BellSet:Bs0\|HoulBell\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { BellSet:Bs0|HoulBell[3]~10 BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 77.35 % ) " "Info: Total cell delay = 1.117 ns ( 77.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.327 ns ( 22.65 % ) " "Info: Total interconnect delay = 0.327 ns ( 22.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Counter12:UHou|ql[0] BellSet:Bs0|HoulBell[0]~5 BellSet:Bs0|HoulBell[1]~7 BellSet:Bs0|HoulBell[2]~9 BellSet:Bs0|HoulBell[3]~10 BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.444 ns" { Counter12:UHou|ql[0] {} BellSet:Bs0|HoulBell[0]~5 {} BellSet:Bs0|HoulBell[1]~7 {} BellSet:Bs0|HoulBell[2]~9 {} BellSet:Bs0|HoulBell[3]~10 {} BellSet:Bs0|HoulBell[3] {} } { 0.000ns 0.327ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.517 ns - Smallest " "Info: - Smallest clock skew is -3.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.849 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 2.849 ns BellSet:Bs0\|HoulBell\[3\] 3 REG LCFF_X78_Y6_N17 2 " "Info: 3: + IC(1.241 ns) + CELL(0.537 ns) = 2.849 ns; Loc. = LCFF_X78_Y6_N17; Fanout = 2; REG Node = 'BellSet:Bs0\|HoulBell\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { CP~clkctrl BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.51 % ) " "Info: Total cell delay = 1.496 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.353 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CP CP~clkctrl BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|HoulBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.366 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 6.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.150 ns) 2.775 ns clk_h 2 COMB LCCOMB_X77_Y6_N18 1 " "Info: 2: + IC(1.666 ns) + CELL(0.150 ns) = 2.775 ns; Loc. = LCCOMB_X77_Y6_N18; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { CP clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 4.588 ns clk_h~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.813 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 6.366 ns Counter12:UHou\|ql\[0\] 4 REG LCFF_X78_Y6_N1 10 " "Info: 4: + IC(1.241 ns) + CELL(0.537 ns) = 6.366 ns; Loc. = LCFF_X78_Y6_N1; Fanout = 10; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 25.86 % ) " "Info: Total cell delay = 1.646 ns ( 25.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.720 ns ( 74.14 % ) " "Info: Total interconnect delay = 4.720 ns ( 74.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 1.666ns 1.813ns 1.241ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CP CP~clkctrl BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|HoulBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 1.666ns 1.813ns 1.241ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Counter12:UHou|ql[0] BellSet:Bs0|HoulBell[0]~5 BellSet:Bs0|HoulBell[1]~7 BellSet:Bs0|HoulBell[2]~9 BellSet:Bs0|HoulBell[3]~10 BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.444 ns" { Counter12:UHou|ql[0] {} BellSet:Bs0|HoulBell[0]~5 {} BellSet:Bs0|HoulBell[1]~7 {} BellSet:Bs0|HoulBell[2]~9 {} BellSet:Bs0|HoulBell[3]~10 {} BellSet:Bs0|HoulBell[3] {} } { 0.000ns 0.327ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CP CP~clkctrl BellSet:Bs0|HoulBell[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|HoulBell[3] {} } { 0.000ns 0.000ns 0.112ns 1.241ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.366 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 1.666ns 1.813ns 1.241ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_H register Counter12:UHou\|ql\[0\] register Counter12:UHou\|qh\[0\] 334.78 MHz 2.987 ns Internal " "Info: Clock \"Adj_H\" has Internal fmax of 334.78 MHz between source register \"Counter12:UHou\|ql\[0\]\" and destination register \"Counter12:UHou\|qh\[0\]\" (period= 2.987 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.775 ns + Longest register register " "Info: + Longest register to register delay is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|ql\[0\] 1 REG LCFF_X78_Y6_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y6_N1; Fanout = 10; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.398 ns) 0.918 ns Counter12:UHou\|always0~1 2 COMB LCCOMB_X79_Y6_N6 2 " "Info: 2: + IC(0.520 ns) + CELL(0.398 ns) = 0.918 ns; Loc. = LCCOMB_X79_Y6_N6; Fanout = 2; COMB Node = 'Counter12:UHou\|always0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Counter12:UHou|ql[0] Counter12:UHou|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.438 ns) 1.842 ns Counter12:UHou\|always0~2 3 COMB LCCOMB_X78_Y6_N2 8 " "Info: 3: + IC(0.486 ns) + CELL(0.438 ns) = 1.842 ns; Loc. = LCCOMB_X78_Y6_N2; Fanout = 8; COMB Node = 'Counter12:UHou\|always0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { Counter12:UHou|always0~1 Counter12:UHou|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.510 ns) 2.775 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X79_Y6_N11 8 " "Info: 4: + IC(0.423 ns) + CELL(0.510 ns) = 2.775 ns; Loc. = LCFF_X79_Y6_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 48.50 % ) " "Info: Total cell delay = 1.346 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 51.50 % ) " "Info: Total interconnect delay = 1.429 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { Counter12:UHou|ql[0] Counter12:UHou|always0~1 Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { Counter12:UHou|ql[0] {} Counter12:UHou|always0~1 {} Counter12:UHou|always0~2 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.520ns 0.486ns 0.423ns } { 0.000ns 0.398ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H destination 6.863 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_H\" to destination register is 6.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.271 ns) 3.270 ns clk_h 2 COMB LCCOMB_X77_Y6_N18 1 " "Info: 2: + IC(2.147 ns) + CELL(0.271 ns) = 3.270 ns; Loc. = LCCOMB_X77_Y6_N18; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 5.083 ns clk_h~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.813 ns) + CELL(0.000 ns) = 5.083 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 6.863 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X79_Y6_N11 8 " "Info: 4: + IC(1.243 ns) + CELL(0.537 ns) = 6.863 ns; Loc. = LCFF_X79_Y6_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 24.19 % ) " "Info: Total cell delay = 1.660 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 75.81 % ) " "Info: Total interconnect delay = 5.203 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.863 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.863 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.243ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H source 6.861 ns - Longest register " "Info: - Longest clock path from clock \"Adj_H\" to source register is 6.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.271 ns) 3.270 ns clk_h 2 COMB LCCOMB_X77_Y6_N18 1 " "Info: 2: + IC(2.147 ns) + CELL(0.271 ns) = 3.270 ns; Loc. = LCCOMB_X77_Y6_N18; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 5.083 ns clk_h~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.813 ns) + CELL(0.000 ns) = 5.083 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 6.861 ns Counter12:UHou\|ql\[0\] 4 REG LCFF_X78_Y6_N1 10 " "Info: 4: + IC(1.241 ns) + CELL(0.537 ns) = 6.861 ns; Loc. = LCFF_X78_Y6_N1; Fanout = 10; REG Node = 'Counter12:UHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 24.19 % ) " "Info: Total cell delay = 1.660 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 75.81 % ) " "Info: Total interconnect delay = 5.201 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.241ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.863 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.863 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.243ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.241ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { Counter12:UHou|ql[0] Counter12:UHou|always0~1 Counter12:UHou|always0~2 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { Counter12:UHou|ql[0] {} Counter12:UHou|always0~1 {} Counter12:UHou|always0~2 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.520ns 0.486ns 0.423ns } { 0.000ns 0.398ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.863 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.863 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.243ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|ql[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.241ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_M register Counter10:UMin0\|Q\[2\] register Counter6:UMin1\|Q\[0\] 343.17 MHz 2.914 ns Internal " "Info: Clock \"Adj_M\" has Internal fmax of 343.17 MHz between source register \"Counter10:UMin0\|Q\[2\]\" and destination register \"Counter6:UMin1\|Q\[0\]\" (period= 2.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.698 ns + Longest register register " "Info: + Longest register to register delay is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[2\] 1 REG LCFF_X78_Y5_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y5_N17; Fanout = 8; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.398 ns) 1.196 ns Counter10:UMin0\|Equal0~0 2 COMB LCCOMB_X79_Y6_N0 1 " "Info: 2: + IC(0.798 ns) + CELL(0.398 ns) = 1.196 ns; Loc. = LCCOMB_X79_Y6_N0; Fanout = 1; COMB Node = 'Counter10:UMin0\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.596 ns EN_M_H 3 COMB LCCOMB_X79_Y6_N18 7 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.596 ns; Loc. = LCCOMB_X79_Y6_N18; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Counter10:UMin0|Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.660 ns) 2.698 ns Counter6:UMin1\|Q\[0\] 4 REG LCFF_X80_Y6_N9 9 " "Info: 4: + IC(0.442 ns) + CELL(0.660 ns) = 2.698 ns; Loc. = LCFF_X80_Y6_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 44.77 % ) " "Info: Total cell delay = 1.208 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 55.23 % ) " "Info: Total interconnect delay = 1.490 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { Counter10:UMin0|Q[2] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.798ns 0.250ns 0.442ns } { 0.000ns 0.398ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M destination 6.615 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_M\" to destination register is 6.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.271 ns) 3.042 ns clk_m 2 COMB LCCOMB_X77_Y6_N4 1 " "Info: 2: + IC(1.929 ns) + CELL(0.271 ns) = 3.042 ns; Loc. = LCCOMB_X77_Y6_N4; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.833 ns clk_m~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.791 ns) + CELL(0.000 ns) = 4.833 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 6.615 ns Counter6:UMin1\|Q\[0\] 4 REG LCFF_X80_Y6_N9 9 " "Info: 4: + IC(1.245 ns) + CELL(0.537 ns) = 6.615 ns; Loc. = LCFF_X80_Y6_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 24.94 % ) " "Info: Total cell delay = 1.650 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 75.06 % ) " "Info: Total interconnect delay = 4.965 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.245ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M source 6.617 ns - Longest register " "Info: - Longest clock path from clock \"Adj_M\" to source register is 6.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.271 ns) 3.042 ns clk_m 2 COMB LCCOMB_X77_Y6_N4 1 " "Info: 2: + IC(1.929 ns) + CELL(0.271 ns) = 3.042 ns; Loc. = LCCOMB_X77_Y6_N4; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.833 ns clk_m~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.791 ns) + CELL(0.000 ns) = 4.833 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 6.617 ns Counter10:UMin0\|Q\[2\] 4 REG LCFF_X78_Y5_N17 8 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 6.617 ns; Loc. = LCFF_X78_Y5_N17; Fanout = 8; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 24.94 % ) " "Info: Total cell delay = 1.650 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.967 ns ( 75.06 % ) " "Info: Total interconnect delay = 4.967 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.245ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { Counter10:UMin0|Q[2] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.798ns 0.250ns 0.442ns } { 0.000ns 0.398ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[0] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.245ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter10:USec0\|Q\[2\] Counter10:UMin0\|Q\[2\] CP 983 ps " "Info: Found hold time violation between source  pin or register \"Counter10:USec0\|Q\[2\]\" and destination pin or register \"Counter10:UMin0\|Q\[2\]\" for clock \"CP\" (Hold time is 983 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.484 ns + Largest " "Info: + Largest clock skew is 3.484 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.352 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.150 ns) 2.777 ns clk_m 2 COMB LCCOMB_X77_Y6_N4 1 " "Info: 2: + IC(1.668 ns) + CELL(0.150 ns) = 2.777 ns; Loc. = LCCOMB_X77_Y6_N4; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.568 ns clk_m~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.791 ns) + CELL(0.000 ns) = 4.568 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 6.352 ns Counter10:UMin0\|Q\[2\] 4 REG LCFF_X78_Y5_N17 8 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 6.352 ns; Loc. = LCFF_X78_Y5_N17; Fanout = 8; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 25.91 % ) " "Info: Total cell delay = 1.646 ns ( 25.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.706 ns ( 74.09 % ) " "Info: Total interconnect delay = 4.706 ns ( 74.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { CP clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.668ns 1.791ns 1.247ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.868 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.868 ns Counter10:USec0\|Q\[2\] 3 REG LCFF_X80_Y2_N9 12 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X80_Y2_N9; Fanout = 12; REG Node = 'Counter10:USec0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { CP~clkctrl Counter10:USec0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.16 % ) " "Info: Total cell delay = 1.496 ns ( 52.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 47.84 % ) " "Info: Total interconnect delay = 1.372 ns ( 47.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl Counter10:USec0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[2] {} } { 0.000ns 0.000ns 0.112ns 1.260ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { CP clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.668ns 1.791ns 1.247ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl Counter10:USec0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[2] {} } { 0.000ns 0.000ns 0.112ns 1.260ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.517 ns - Shortest register register " "Info: - Shortest register to register delay is 2.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:USec0\|Q\[2\] 1 REG LCFF_X80_Y2_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X80_Y2_N9; Fanout = 12; REG Node = 'Counter10:USec0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:USec0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.275 ns) 0.634 ns Equal0~0 2 COMB LCCOMB_X80_Y2_N6 6 " "Info: 2: + IC(0.359 ns) + CELL(0.275 ns) = 0.634 ns; Loc. = LCCOMB_X80_Y2_N6; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Counter10:USec0|Q[2] Equal0~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.271 ns) 1.885 ns EN_M_L 3 COMB LCCOMB_X79_Y5_N30 4 " "Info: 3: + IC(0.980 ns) + CELL(0.271 ns) = 1.885 ns; Loc. = LCCOMB_X79_Y5_N30; Fanout = 4; COMB Node = 'EN_M_L'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Equal0~0 EN_M_L } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.150 ns) 2.433 ns Counter10:UMin0\|Q\[2\]~1 4 COMB LCCOMB_X78_Y5_N16 1 " "Info: 4: + IC(0.398 ns) + CELL(0.150 ns) = 2.433 ns; Loc. = LCCOMB_X78_Y5_N16; Fanout = 1; COMB Node = 'Counter10:UMin0\|Q\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { EN_M_L Counter10:UMin0|Q[2]~1 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.517 ns Counter10:UMin0\|Q\[2\] 5 REG LCFF_X78_Y5_N17 8 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.517 ns; Loc. = LCFF_X78_Y5_N17; Fanout = 8; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter10:UMin0|Q[2]~1 Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.780 ns ( 30.99 % ) " "Info: Total cell delay = 0.780 ns ( 30.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 69.01 % ) " "Info: Total interconnect delay = 1.737 ns ( 69.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { Counter10:USec0|Q[2] Equal0~0 EN_M_L Counter10:UMin0|Q[2]~1 Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { Counter10:USec0|Q[2] {} Equal0~0 {} EN_M_L {} Counter10:UMin0|Q[2]~1 {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.359ns 0.980ns 0.398ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { CP clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.668ns 1.791ns 1.247ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl Counter10:USec0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[2] {} } { 0.000ns 0.000ns 0.112ns 1.260ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { Counter10:USec0|Q[2] Equal0~0 EN_M_L Counter10:UMin0|Q[2]~1 Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { Counter10:USec0|Q[2] {} Equal0~0 {} EN_M_L {} Counter10:UMin0|Q[2]~1 {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.359ns 0.980ns 0.398ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BellSet:Bs0\|Counter12:BHou\|qh\[0\] SetHourBellKey CP 6.711 ns register " "Info: tsu for register \"BellSet:Bs0\|Counter12:BHou\|qh\[0\]\" (data pin = \"SetHourBellKey\", clock pin = \"CP\") is 6.711 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.602 ns + Longest pin register " "Info: + Longest pin to register delay is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SetHourBellKey 1 PIN PIN_AG25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AG25; Fanout = 1; PIN Node = 'SetHourBellKey'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetHourBellKey } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.413 ns) + CELL(0.393 ns) 6.666 ns BellSet:Bs0\|hEN~0 2 COMB LCCOMB_X80_Y2_N12 1 " "Info: 2: + IC(5.413 ns) + CELL(0.393 ns) = 6.666 ns; Loc. = LCCOMB_X80_Y2_N12; Fanout = 1; COMB Node = 'BellSet:Bs0\|hEN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.806 ns" { SetHourBellKey BellSet:Bs0|hEN~0 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.438 ns) 8.105 ns BellSet:Bs0\|hEN~1 3 COMB LCCOMB_X80_Y6_N28 5 " "Info: 3: + IC(1.001 ns) + CELL(0.438 ns) = 8.105 ns; Loc. = LCCOMB_X80_Y6_N28; Fanout = 5; COMB Node = 'BellSet:Bs0\|hEN~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 8.520 ns BellSet:Bs0\|Counter12:BHou\|qh\[3\]~6 4 COMB LCCOMB_X80_Y6_N22 4 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 8.520 ns; Loc. = LCCOMB_X80_Y6_N22; Fanout = 4; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|qh[3]~6 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.660 ns) 9.602 ns BellSet:Bs0\|Counter12:BHou\|qh\[0\] 5 REG LCFF_X81_Y6_N3 7 " "Info: 5: + IC(0.422 ns) + CELL(0.660 ns) = 9.602 ns; Loc. = LCFF_X81_Y6_N3; Fanout = 7; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { BellSet:Bs0|Counter12:BHou|qh[3]~6 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.501 ns ( 26.05 % ) " "Info: Total cell delay = 2.501 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.101 ns ( 73.95 % ) " "Info: Total interconnect delay = 7.101 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { SetHourBellKey BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|qh[3]~6 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { SetHourBellKey {} SetHourBellKey~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|qh[3]~6 {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 5.413ns 1.001ns 0.265ns 0.422ns } { 0.000ns 0.860ns 0.393ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 40 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 40; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 2.855 ns BellSet:Bs0\|Counter12:BHou\|qh\[0\] 3 REG LCFF_X81_Y6_N3 7 " "Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.855 ns; Loc. = LCFF_X81_Y6_N3; Fanout = 7; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.40 % ) " "Info: Total cell delay = 1.496 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.359 ns ( 47.60 % ) " "Info: Total interconnect delay = 1.359 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 0.112ns 1.247ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { SetHourBellKey BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|qh[3]~6 BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { SetHourBellKey {} SetHourBellKey~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|qh[3]~6 {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 5.413ns 1.001ns 0.265ns 0.422ns } { 0.000ns 0.860ns 0.393ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[0] {} } { 0.000ns 0.000ns 0.112ns 1.247ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Adj_M segM\[0\] Counter10:UMin0\|Q\[0\] 19.295 ns register " "Info: tco from clock \"Adj_M\" to destination pin \"segM\[0\]\" through register \"Counter10:UMin0\|Q\[0\]\" is 19.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M source 6.619 ns + Longest register " "Info: + Longest clock path from clock \"Adj_M\" to source register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.271 ns) 3.042 ns clk_m 2 COMB LCCOMB_X77_Y6_N4 1 " "Info: 2: + IC(1.929 ns) + CELL(0.271 ns) = 3.042 ns; Loc. = LCCOMB_X77_Y6_N4; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 4.833 ns clk_m~clkctrl 3 COMB CLKCTRL_G12 8 " "Info: 3: + IC(1.791 ns) + CELL(0.000 ns) = 4.833 ns; Loc. = CLKCTRL_G12; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 6.619 ns Counter10:UMin0\|Q\[0\] 4 REG LCFF_X79_Y5_N1 9 " "Info: 4: + IC(1.249 ns) + CELL(0.537 ns) = 6.619 ns; Loc. = LCFF_X79_Y5_N1; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 24.93 % ) " "Info: Total cell delay = 1.650 ns ( 24.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.969 ns ( 75.07 % ) " "Info: Total interconnect delay = 4.969 ns ( 75.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[0] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.249ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.426 ns + Longest register pin " "Info: + Longest register to pin delay is 12.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[0\] 1 REG LCFF_X79_Y5_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X79_Y5_N1; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.150 ns) 1.483 ns MinlShow~0 2 COMB LCCOMB_X79_Y5_N22 8 " "Info: 2: + IC(1.333 ns) + CELL(0.150 ns) = 1.483 ns; Loc. = LCCOMB_X79_Y5_N22; Fanout = 8; COMB Node = 'MinlShow~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Counter10:UMin0|Q[0] MinlShow~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 1.910 ns _BCDto7LED:Smin\|WideOr13~0 3 COMB LCCOMB_X79_Y5_N14 1 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 1.910 ns; Loc. = LCCOMB_X79_Y5_N14; Fanout = 1; COMB Node = '_BCDto7LED:Smin\|WideOr13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { MinlShow~0 _BCDto7LED:Smin|WideOr13~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.874 ns) + CELL(2.642 ns) 12.426 ns segM\[0\] 4 PIN PIN_P1 0 " "Info: 4: + IC(7.874 ns) + CELL(2.642 ns) = 12.426 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'segM\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { _BCDto7LED:Smin|WideOr13~0 segM[0] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.942 ns ( 23.68 % ) " "Info: Total cell delay = 2.942 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.484 ns ( 76.32 % ) " "Info: Total interconnect delay = 9.484 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.426 ns" { Counter10:UMin0|Q[0] MinlShow~0 _BCDto7LED:Smin|WideOr13~0 segM[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.426 ns" { Counter10:UMin0|Q[0] {} MinlShow~0 {} _BCDto7LED:Smin|WideOr13~0 {} segM[0] {} } { 0.000ns 1.333ns 0.277ns 7.874ns } { 0.000ns 0.150ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[0] {} } { 0.000ns 0.000ns 1.929ns 1.791ns 1.249ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.426 ns" { Counter10:UMin0|Q[0] MinlShow~0 _BCDto7LED:Smin|WideOr13~0 segM[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.426 ns" { Counter10:UMin0|Q[0] {} MinlShow~0 {} _BCDto7LED:Smin|WideOr13~0 {} segM[0] {} } { 0.000ns 1.333ns 0.277ns 7.874ns } { 0.000ns 0.150ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SetBellMode segM\[0\] 18.072 ns Longest " "Info: Longest tpd from source pin \"SetBellMode\" to destination pin \"segM\[0\]\" is 18.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns SetBellMode 1 PIN PIN_AG22 35 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AG22; Fanout = 35; PIN Node = 'SetBellMode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetBellMode } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.733 ns) + CELL(0.275 ns) 6.848 ns MinlShow~3 2 COMB LCCOMB_X79_Y5_N12 8 " "Info: 2: + IC(5.733 ns) + CELL(0.275 ns) = 6.848 ns; Loc. = LCCOMB_X79_Y5_N12; Fanout = 8; COMB Node = 'MinlShow~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { SetBellMode MinlShow~3 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.413 ns) 7.556 ns _BCDto7LED:Smin\|WideOr13~0 3 COMB LCCOMB_X79_Y5_N14 1 " "Info: 3: + IC(0.295 ns) + CELL(0.413 ns) = 7.556 ns; Loc. = LCCOMB_X79_Y5_N14; Fanout = 1; COMB Node = '_BCDto7LED:Smin\|WideOr13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { MinlShow~3 _BCDto7LED:Smin|WideOr13~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.874 ns) + CELL(2.642 ns) 18.072 ns segM\[0\] 4 PIN PIN_P1 0 " "Info: 4: + IC(7.874 ns) + CELL(2.642 ns) = 18.072 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'segM\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.516 ns" { _BCDto7LED:Smin|WideOr13~0 segM[0] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.170 ns ( 23.07 % ) " "Info: Total cell delay = 4.170 ns ( 23.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.902 ns ( 76.93 % ) " "Info: Total interconnect delay = 13.902 ns ( 76.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.072 ns" { SetBellMode MinlShow~3 _BCDto7LED:Smin|WideOr13~0 segM[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.072 ns" { SetBellMode {} SetBellMode~combout {} MinlShow~3 {} _BCDto7LED:Smin|WideOr13~0 {} segM[0] {} } { 0.000ns 0.000ns 5.733ns 0.295ns 7.874ns } { 0.000ns 0.840ns 0.275ns 0.413ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter12:UHou\|qh\[0\] Adj_H Adj_H -0.643 ns register " "Info: th for register \"Counter12:UHou\|qh\[0\]\" (data pin = \"Adj_H\", clock pin = \"Adj_H\") is -0.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H destination 6.863 ns + Longest register " "Info: + Longest clock path from clock \"Adj_H\" to destination register is 6.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.271 ns) 3.270 ns clk_h 2 COMB LCCOMB_X77_Y6_N18 1 " "Info: 2: + IC(2.147 ns) + CELL(0.271 ns) = 3.270 ns; Loc. = LCCOMB_X77_Y6_N18; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 5.083 ns clk_h~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.813 ns) + CELL(0.000 ns) = 5.083 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 6.863 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X79_Y6_N11 8 " "Info: 4: + IC(1.243 ns) + CELL(0.537 ns) = 6.863 ns; Loc. = LCFF_X79_Y6_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 24.19 % ) " "Info: Total cell delay = 1.660 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 75.81 % ) " "Info: Total interconnect delay = 5.203 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.863 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.863 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.243ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.749 ns) + CELL(0.275 ns) 6.876 ns Counter12:UHou\|qh\[0\]~7 2 COMB LCCOMB_X79_Y6_N20 4 " "Info: 2: + IC(5.749 ns) + CELL(0.275 ns) = 6.876 ns; Loc. = LCCOMB_X79_Y6_N20; Fanout = 4; COMB Node = 'Counter12:UHou\|qh\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { Adj_H Counter12:UHou|qh[0]~7 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.660 ns) 7.772 ns Counter12:UHou\|qh\[0\] 3 REG LCFF_X79_Y6_N11 8 " "Info: 3: + IC(0.236 ns) + CELL(0.660 ns) = 7.772 ns; Loc. = LCFF_X79_Y6_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.787 ns ( 22.99 % ) " "Info: Total cell delay = 1.787 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.985 ns ( 77.01 % ) " "Info: Total interconnect delay = 5.985 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { Adj_H Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { Adj_H {} Adj_H~combout {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 5.749ns 0.236ns } { 0.000ns 0.852ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.863 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.863 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.147ns 1.813ns 1.243ns } { 0.000ns 0.852ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { Adj_H Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { Adj_H {} Adj_H~combout {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 5.749ns 0.236ns } { 0.000ns 0.852ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 14:49:46 2021 " "Info: Processing ended: Wed Jan 06 14:49:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
