/*
 * (C) Copyright 2003
 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
 * (C) Copyright 2011
 * Xiangfu Liu <xiangfu@openmobilefree.net>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <command.h>
#include <netdev.h>
#include <asm/mipsregs.h>
#include <asm/cacheops.h>
#include <asm/reboot.h>
#include <asm/io.h>
#include <asm/arch/wdt.h>

#include <asm/jz_cache.h>

void __attribute__((weak)) _machine_restart(void)
{
	int time = RTC_FREQ / WDT_DIV * RESET_DELAY_MS / 1000;

	if(time > 65535)
		time = 65535;

	writel(TSCR_WDTSC, TCU_BASE + TCU_TSCR);

#if (defined(CONFIG_X2000) || defined(CONFIG_X2500))
	writel(0, WDT_BASE + WDT_TCNT);
#endif
	writel(time, WDT_BASE + WDT_TDR);
	writel(TCSR_PRESCALE | TCSR_RTC_EN
#if (defined(CONFIG_X2000_V12) || defined(CONFIG_M300) || defined(CONFIG_X2100))
			| TCSR_CLRZ
#endif
			, WDT_BASE + WDT_TCSR);
	writel(0,WDT_BASE + WDT_TCER);

	printf("reset in %dms", RESET_DELAY_MS);
	writel(TCER_TCEN,WDT_BASE + WDT_TCER);
	mdelay(1000);
}

int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
{
	_machine_restart();

	fprintf(stderr, "*** reset failed ***\n");
	return 0;
}

void flush_invalid_cache(ulong start_addr, ulong size)
{
    invalid_dcache_range(start_addr, start_addr + size);
    invalid_scache_range(start_addr, start_addr + size);
}

void flush_cache(ulong start_addr, ulong size)
{
	if(size == 0) {
		return;
	}

	flush_dcache_range(start_addr, start_addr + size);
	flush_scache_range(start_addr, start_addr + size);

	flush_icache_range(start_addr, start_addr + size);
}

void flush_cache_all(void)
{
	flush_icache_all(); /* invalid icache */

	flush_dcache_all(); /* writeback invalid dcache,  */
	__asm__ volatile(
		".set push     \n\t"
		".set mips32r2 \n\t"
		"sync          \n\t"
		".set pop      \n\t"
		);


	flush_scache_all(); /* writeback invalid scache */
	__asm__ volatile(
		".set push     \n\t"
		".set mips32r2 \n\t"
		"lw $0,0(%0)   \n\t"
		".set pop      \n\t"
		::"r" (0xa0000000));
}

