============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:14:37 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8490 ps) Setup Check with Pin buffer_count_reg[3]/CK->D
          Group: reg2reg
     Startpoint: (R) buffer_count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) buffer_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-      50                  
     Required Time:=    9841                  
      Launch Clock:-       0                  
         Data Path:-    1351                  
             Slack:=    8490                  

#-----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                      (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  buffer_count_reg[1]/CK -       -      R     (arrival)            20     0     0       0 
  buffer_count_reg[1]/QN -       CK->QN R     DFFRPQN_X1M_A9TL      2   120   275     275 
  g187__7410/Y           -       B->Y   R     OR2_X0P5M_A9TL        1   135   172     448 
  g178__1617/Y           -       A->Y   F     NOR3_X2M_A9TL         2   121   107     555 
  g161__3680/Y           -       B->Y   R     NOR2_X1M_A9TL         2   240   192     746 
  g158__5526/CO          -       B->CO  R     ADDH_X1M_A9TL         1    98   196     943 
  g155__4319/CO          -       B->CO  R     ADDH_X1M_A9TL         1    94   156    1099 
  g153__5107/Y           -       A->Y   R     XOR2_X0P7M_A9TL       1   233   122    1221 
  g151__2398/Y           -       B->Y   F     NOR2_X1M_A9TL         1   112   130    1351 
  buffer_count_reg[3]/D  -       -      F     DFFRPQN_X1M_A9TL      1     -     0    1351 
#-----------------------------------------------------------------------------------------

