$date
	Tue Oct 07 00:17:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_register_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var integer 32 $ i [31:0] $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 4 ( d [3:0] $end
$var wire 1 ) load $end
$var wire 1 * reset $end
$var reg 4 + q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
1*
0)
b0 (
0'
1&
0%
bx $
b0 #
0"
bx !
$end
#5
b0 +
b0 !
1"
1'
#10
0"
0'
b1001 #
b1001 (
b0 $
0&
0*
#15
1"
1'
#20
0"
0'
1&
1*
1%
1)
b11 #
b11 (
b1 $
#25
1"
1'
#30
0"
0'
0%
0)
b10 $
#35
1"
1'
#40
0"
0'
1%
1)
b1000 #
b1000 (
b11 $
#45
1"
1'
#50
0"
0'
b1111 #
b1111 (
b100 $
#55
1"
1'
#60
0"
0'
0&
0*
0%
0)
b110 #
b110 (
b101 $
#65
1"
1'
#70
0"
0'
b1111 #
b1111 (
b110 $
#75
1"
1'
#80
0"
0'
1%
1)
b1100 #
b1100 (
b111 $
#85
b1100 +
b1100 !
1"
1'
#90
0"
0'
1&
1*
0%
0)
b111 #
b111 (
b1000 $
#95
b0 +
b0 !
1"
1'
#100
0"
0'
0&
0*
b101 #
b101 (
b1001 $
#105
1"
1'
#110
0"
0'
1%
1)
b11 #
b11 (
b1010 $
#115
b11 +
b11 !
1"
1'
#120
0"
0'
b1001 #
b1001 (
b1011 $
#125
b1001 +
b1001 !
1"
1'
#130
0"
0'
0%
0)
b100 #
b100 (
b1100 $
#135
1"
1'
#140
0"
0'
1%
1)
b10 #
b10 (
b1101 $
#145
b10 +
b10 !
1"
1'
#150
0"
0'
1&
1*
0%
0)
b0 #
b0 (
b1110 $
#155
b0 +
b0 !
1"
1'
#160
0"
0'
1%
1)
b110 #
b110 (
b1111 $
#165
1"
1'
#170
0"
0'
0%
0)
b10000 $
#175
1"
1'
#180
0"
0'
0&
0*
1%
1)
b1100 #
b1100 (
b10001 $
#185
b1100 +
b1100 !
1"
1'
#190
0"
0'
1&
1*
0%
0)
b1011 #
b1011 (
b10010 $
#195
b0 +
b0 !
1"
1'
#200
0"
0'
1%
1)
b1101 #
b1101 (
b10011 $
#205
1"
1'
#210
0"
0'
b10100 $
