# Reading pref.tcl
# do {C:/Users/link0/Desktop/Escuela/Arqui/Practica2/a/a.mdo}
# Loading project a
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 21:12:42 on Apr 04,2022
# vcom -reportprogress 300 -work work C:/Users/link0/Desktop/Escuela/Arqui/Practica2/Codes/Sumador_unbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sumador_unbit
# -- Compiling architecture sumador1_arq of sumador_unbit
# End time: 21:12:42 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 21:12:42 on Apr 04,2022
# vcom -reportprogress 300 -work work C:/Users/link0/Desktop/Escuela/Arqui/Practica2/Codes/Sumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sumador
# -- Compiling architecture sumador1_arq of sumador
# End time: 21:12:42 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 21:12:42 on Apr 04,2022
# vcom -reportprogress 300 -work work C:/Users/link0/Desktop/Escuela/Arqui/Practica2/Codes/LCD_decrypter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity LCD_decrypter
# -- Compiling architecture ctrl_LCD of LCD_decrypter
# ** Warning: C:/Users/link0/Desktop/Escuela/Arqui/Practica2/Codes/LCD_decrypter.vhd(30): (vcom-1013) Initial value of "result" depends on value of signal "convertions".
# End time: 21:12:42 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 21:12:42 on Apr 04,2022
# vcom -reportprogress 300 -work work C:/Users/link0/Desktop/Escuela/Arqui/Practica2/Codes/LCD_main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LCD_main
# -- Compiling architecture behaviour of LCD_main
# End time: 21:12:43 on Apr 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 sumador 
# Start time: 21:12:43 on Apr 04,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sumador(sumador1_arq)
# Loading work.sumador_unbit(sumador1_arq)
force -freeze sim:/sumador/aVect 11111111 0
# .main_pane.wave.interior.cs.body.pw.wf
force -freeze sim:/sumador/bVect 11111111 0
force -freeze sim:/sumador/bVect 11111111 0
run
# End time: 21:13:37 on Apr 04,2022, Elapsed time: 0:00:54
# Errors: 0, Warnings: 7
