#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a77c7d6110 .scope module, "$_DLATCH_N_" "$_DLATCH_N_" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o0x7f0a5d26c018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e5c60_0 .net "D", 0 0, o0x7f0a5d26c018;  0 drivers
o0x7f0a5d26c048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e5de0_0 .net "E", 0 0, o0x7f0a5d26c048;  0 drivers
v0x55a77c5e7750_0 .var "Q", 0 0;
E_0x55a77c64eff0 .event edge, v0x55a77c5e5de0_0, v0x55a77c5e5c60_0;
S_0x55a77c7bdb40 .scope module, "$_DLATCH_P_" "$_DLATCH_P_" 2 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o0x7f0a5d26c138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5d0550_0 .net "D", 0 0, o0x7f0a5d26c138;  0 drivers
o0x7f0a5d26c168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5d0970_0 .net "E", 0 0, o0x7f0a5d26c168;  0 drivers
v0x55a77c5d06b0_0 .var "Q", 0 0;
E_0x55a77c68c330 .event edge, v0x55a77c5d0970_0, v0x55a77c5d0550_0;
S_0x55a77c7c5410 .scope module, "BUF" "BUF" 3 1213;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26c258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c6393f0 .functor BUF 1, o0x7f0a5d26c258, C4<0>, C4<0>, C4<0>;
v0x55a77c5d0810_0 .net "I", 0 0, o0x7f0a5d26c258;  0 drivers
v0x55a77c709870_0 .net "O", 0 0, L_0x55a77c6393f0;  1 drivers
S_0x55a77c7c5730 .scope module, "BUFCF" "BUFCF" 3 897;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26c318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c8031c0 .functor BUF 1, o0x7f0a5d26c318, C4<0>, C4<0>, C4<0>;
v0x55a77c7096a0_0 .net "I", 0 0, o0x7f0a5d26c318;  0 drivers
v0x55a77c709760_0 .net "O", 0 0, L_0x55a77c8031c0;  1 drivers
S_0x55a77c7c5ae0 .scope module, "BUFE" "BUFE" 3 903;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /INPUT 1 "I";
o0x7f0a5d26c408 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d26c3d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c803290 .functor BUFIF1 1, o0x7f0a5d26c408, o0x7f0a5d26c3d8, C4<0>, C4<0>;
v0x55a77c708f50_0 .net "E", 0 0, o0x7f0a5d26c3d8;  0 drivers
v0x55a77c708d40_0 .net "I", 0 0, o0x7f0a5d26c408;  0 drivers
v0x55a77c708de0_0 .net8 "O", 0 0, L_0x55a77c803290;  1 drivers, strength-aware
S_0x55a77c7cd2a0 .scope module, "BUFG" "BUFG" 3 1077;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26c4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c803390 .functor BUF 1, o0x7f0a5d26c4f8, C4<0>, C4<0>, C4<0>;
v0x55a77c76cfe0_0 .net "I", 0 0, o0x7f0a5d26c4f8;  0 drivers
v0x55a77c76cbd0_0 .net "O", 0 0, L_0x55a77c803390;  1 drivers
S_0x55a77c7cd5c0 .scope module, "BUFGCE" "BUFGCE" 3 921;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "I";
o0x7f0a5d26c8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c79d0_0 .net "CE", 0 0, o0x7f0a5d26c8b8;  0 drivers
o0x7f0a5d26c5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c7a70_0 .net "I", 0 0, o0x7f0a5d26c5b8;  0 drivers
v0x55a77c74a1e0_0 .net "NCE", 0 0, L_0x55a77c803a40;  1 drivers
L_0x55a77c803610 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26c618 .resolv tri, L_0x55a77c803460, L_0x55a77c803570, L_0x55a77c803610;
v0x55a77c74a030_0 .net8 "O", 0 0, RS_0x7f0a5d26c618;  3 drivers, strength-aware
S_0x55a77c5c6810 .scope module, "B1" "BUFGMUX" 3 925, 3 1027 0, S_0x55a77c7cd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c76ccf0 .param/str "CLK_SEL_TYPE" 0 3 1028, "SYNC";
L_0x55a77c803460 .functor BUFIF1 1, o0x7f0a5d26c5b8, L_0x55a77c803750, C4<0>, C4<0>;
L_0x7f0a5cfb7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a77c803570 .functor BUFIF1 1, L_0x7f0a5cfb7018, L_0x55a77c803870, C4<0>, C4<0>;
L_0x55a77c803680 .functor NOT 1, L_0x55a77c803a40, C4<0>, C4<0>, C4<0>;
v0x55a77c76a480_0 .net "I0", 0 0, o0x7f0a5d26c5b8;  alias, 0 drivers
v0x55a77c759eb0_0 .net "I1", 0 0, L_0x7f0a5cfb7018;  1 drivers
v0x55a77c759f70_0 .net8 "O", 0 0, RS_0x7f0a5d26c618;  alias, 3 drivers, strength-aware
v0x55a77c759d00_0 .net "S", 0 0, L_0x55a77c803a40;  alias, 1 drivers
v0x55a77c759da0_0 .net *"_ivl_0", 0 0, L_0x55a77c803680;  1 drivers
v0x55a77c75cf10_0 .var "clk_sel_in", 0 0;
v0x55a77c75cfd0_0 .var "q0", 0 0;
v0x55a77c752000_0 .var "q0_enable", 0 0;
v0x55a77c7520c0_0 .net "q0_t", 0 0, L_0x55a77c803750;  1 drivers
v0x55a77c751e50_0 .var "q1", 0 0;
v0x55a77c751f10_0 .var "q1_enable", 0 0;
v0x55a77c755060_0 .net "q1_t", 0 0, L_0x55a77c803870;  1 drivers
E_0x55a77c651310 .event edge, v0x55a77c759eb0_0, v0x55a77c75cfd0_0;
E_0x55a77c657b80 .event edge, v0x55a77c76a480_0, v0x55a77c751e50_0;
E_0x55a77c6950e0 .event edge, v0x55a77c751f10_0, v0x55a77c759d00_0, v0x55a77c759eb0_0;
E_0x55a77c693f10 .event edge, v0x55a77c752000_0, v0x55a77c759d00_0, v0x55a77c76a480_0;
L_0x55a77c803750 .functor MUXZ 1, v0x55a77c75cfd0_0, L_0x55a77c803680, v0x55a77c75cf10_0, C4<>;
L_0x55a77c803870 .functor MUXZ 1, v0x55a77c751e50_0, L_0x55a77c803a40, v0x55a77c75cf10_0, C4<>;
S_0x55a77c5c7660 .scope module, "I1" "INV" 3 929, 3 26 0, S_0x55a77c7cd5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
v0x55a77c5c7810_0 .net "I", 0 0, o0x7f0a5d26c8b8;  alias, 0 drivers
v0x55a77c5c78f0_0 .net "O", 0 0, L_0x55a77c803a40;  alias, 1 drivers
L_0x55a77c803a40 .reduce/nor o0x7f0a5d26c8b8;
S_0x55a77c7cd970 .scope module, "BUFGCE_1" "BUFGCE_1" 3 909;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "I";
o0x7f0a5d26ccd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c64eaf0_0 .net "CE", 0 0, o0x7f0a5d26ccd8;  0 drivers
o0x7f0a5d26c9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c70e430_0 .net "I", 0 0, o0x7f0a5d26c9d8;  0 drivers
v0x55a77c70e4d0_0 .net "NCE", 0 0, L_0x55a77c804130;  1 drivers
L_0x55a77c803cd0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26ca38 .resolv tri, L_0x55a77c803b30, L_0x55a77c803c40, L_0x55a77c803cd0;
v0x55a77c6b68d0_0 .net8 "O", 0 0, RS_0x7f0a5d26ca38;  3 drivers, strength-aware
S_0x55a77c681cb0 .scope module, "B1" "BUFGMUX_1" 3 913, 3 983 0, S_0x55a77c7cd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c681e90 .param/str "CLK_SEL_TYPE" 0 3 984, "SYNC";
L_0x55a77c803b30 .functor BUFIF1 1, o0x7f0a5d26c9d8, L_0x55a77c803e70, C4<0>, C4<0>;
L_0x7f0a5cfb7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a77c803c40 .functor BUFIF1 1, L_0x7f0a5cfb7060, L_0x55a77c803f60, C4<0>, C4<0>;
L_0x55a77c803dd0 .functor NOT 1, L_0x55a77c804130, C4<0>, C4<0>, C4<0>;
v0x55a77c74a0d0_0 .net "I0", 0 0, o0x7f0a5d26c9d8;  alias, 0 drivers
v0x55a77c74d240_0 .net "I1", 0 0, L_0x7f0a5cfb7060;  1 drivers
v0x55a77c74d300_0 .net8 "O", 0 0, RS_0x7f0a5d26ca38;  alias, 3 drivers, strength-aware
v0x55a77c714620_0 .net "S", 0 0, L_0x55a77c804130;  alias, 1 drivers
v0x55a77c7146c0_0 .net *"_ivl_0", 0 0, L_0x55a77c803dd0;  1 drivers
v0x55a77c714290_0 .var "clk_sel_in", 0 0;
v0x55a77c714350_0 .var "q0", 0 0;
v0x55a77c713160_0 .var "q0_enable", 0 0;
v0x55a77c713220_0 .net "q0_t", 0 0, L_0x55a77c803e70;  1 drivers
v0x55a77c712dd0_0 .var "q1", 0 0;
v0x55a77c712e90_0 .var "q1_enable", 0 0;
v0x55a77c712280_0 .net "q1_t", 0 0, L_0x55a77c803f60;  1 drivers
E_0x55a77c76a590 .event edge, v0x55a77c74d240_0, v0x55a77c714350_0;
E_0x55a77c7551a0 .event edge, v0x55a77c74a0d0_0, v0x55a77c712dd0_0;
E_0x55a77c682050 .event edge, v0x55a77c712e90_0, v0x55a77c714620_0, v0x55a77c74d240_0;
E_0x55a77c6820b0 .event edge, v0x55a77c713160_0, v0x55a77c714620_0, v0x55a77c74a0d0_0;
L_0x55a77c803e70 .functor MUXZ 1, v0x55a77c714350_0, L_0x55a77c803dd0, v0x55a77c714290_0, C4<>;
L_0x55a77c803f60 .functor MUXZ 1, v0x55a77c712dd0_0, L_0x55a77c804130, v0x55a77c714290_0, C4<>;
S_0x55a77c64e730 .scope module, "I1" "INV" 3 917, 3 26 0, S_0x55a77c7cd970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
v0x55a77c64e930_0 .net "I", 0 0, o0x7f0a5d26ccd8;  alias, 0 drivers
v0x55a77c64ea10_0 .net "O", 0 0, L_0x55a77c804130;  alias, 1 drivers
L_0x55a77c804130 .reduce/nor o0x7f0a5d26ccd8;
S_0x55a77c7bd790 .scope module, "BUFGMUX_CTRL" "BUFGMUX_CTRL" 3 1016;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
o0x7f0a5d26cfd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c804410 .functor NOT 1, o0x7f0a5d26cfd8, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26ce58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c649a80_0 .net "I0", 0 0, o0x7f0a5d26ce58;  0 drivers
o0x7f0a5d26ceb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c649b40_0 .net "I1", 0 0, o0x7f0a5d26ceb8;  0 drivers
v0x55a77c649be0_0 .net "O", 0 0, v0x55a77c64c1e0_0;  1 drivers
v0x55a77c646f00_0 .net "S", 0 0, o0x7f0a5d26cfd8;  0 drivers
S_0x55a77c642690 .scope module, "bufgctrl_inst" "BUFGCTRL" 3 1021, 3 933 0, S_0x55a77c7bd790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE0";
    .port_info 2 /INPUT 1 "CE1";
    .port_info 3 /INPUT 1 "I0";
    .port_info 4 /INPUT 1 "I1";
    .port_info 5 /INPUT 1 "IGNORE0";
    .port_info 6 /INPUT 1 "IGNORE1";
    .port_info 7 /INPUT 1 "S0";
    .port_info 8 /INPUT 1 "S1";
P_0x55a77c642870 .param/l "INIT_OUT" 0 3 943, +C4<00000000000000000000000000000000>;
P_0x55a77c6428b0 .param/str "PRESELECT_I0" 0 3 944, "TRUE";
P_0x55a77c6428f0 .param/str "PRESELECT_I1" 0 3 945, "FALSE";
L_0x55a77c804220 .functor BUFZ 1, o0x7f0a5d26ce58, C4<0>, C4<0>, C4<0>;
L_0x55a77c8042e0 .functor BUFZ 1, o0x7f0a5d26ceb8, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a77c6c0a00_0 .net "CE0", 0 0, L_0x7f0a5cfb70a8;  1 drivers
L_0x7f0a5cfb70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a77c6c0ae0_0 .net "CE1", 0 0, L_0x7f0a5cfb70f0;  1 drivers
v0x55a77c640320_0 .net "I0", 0 0, o0x7f0a5d26ce58;  alias, 0 drivers
v0x55a77c6403f0_0 .net "I0t", 0 0, L_0x55a77c804220;  1 drivers
v0x55a77c6404b0_0 .net "I1", 0 0, o0x7f0a5d26ceb8;  alias, 0 drivers
v0x55a77c640570_0 .net "I1t", 0 0, L_0x55a77c8042e0;  1 drivers
L_0x7f0a5cfb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c640630_0 .net "IGNORE0", 0 0, L_0x7f0a5cfb7138;  1 drivers
L_0x7f0a5cfb7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c6406f0_0 .net "IGNORE1", 0 0, L_0x7f0a5cfb7180;  1 drivers
v0x55a77c64c1e0_0 .var "O", 0 0;
v0x55a77c64c2a0_0 .net "S0", 0 0, L_0x55a77c804410;  1 drivers
v0x55a77c64c360_0 .net "S1", 0 0, o0x7f0a5d26cfd8;  alias, 0 drivers
v0x55a77c64c420_0 .var "q0", 0 0;
v0x55a77c64c4e0_0 .var "q0_enable", 0 0;
v0x55a77c64c5a0_0 .var "q1", 0 0;
v0x55a77c6498a0_0 .var "q1_enable", 0 0;
E_0x55a77c70e570 .event edge, v0x55a77c640570_0, v0x55a77c6403f0_0, v0x55a77c64c5a0_0, v0x55a77c64c420_0;
S_0x55a77c7aeed0 .scope module, "BUFGMUX_VIRTEX4" "BUFGMUX_VIRTEX4" 3 1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
o0x7f0a5d26d518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c804770 .functor NOT 1, o0x7f0a5d26d518, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26d398 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c656f90_0 .net "I0", 0 0, o0x7f0a5d26d398;  0 drivers
o0x7f0a5d26d3f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c657050_0 .net "I1", 0 0, o0x7f0a5d26d3f8;  0 drivers
v0x55a77c657120_0 .net "O", 0 0, v0x55a77c63e5f0_0;  1 drivers
v0x55a77c657220_0 .net "S", 0 0, o0x7f0a5d26d518;  0 drivers
S_0x55a77c647000 .scope module, "bufgctrl_inst" "BUFGCTRL" 3 1065, 3 933 0, S_0x55a77c7aeed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE0";
    .port_info 2 /INPUT 1 "CE1";
    .port_info 3 /INPUT 1 "I0";
    .port_info 4 /INPUT 1 "I1";
    .port_info 5 /INPUT 1 "IGNORE0";
    .port_info 6 /INPUT 1 "IGNORE1";
    .port_info 7 /INPUT 1 "S0";
    .port_info 8 /INPUT 1 "S1";
P_0x55a77c647190 .param/l "INIT_OUT" 0 3 943, +C4<00000000000000000000000000000000>;
P_0x55a77c6471d0 .param/str "PRESELECT_I0" 0 3 944, "TRUE";
P_0x55a77c647210 .param/str "PRESELECT_I1" 0 3 945, "FALSE";
L_0x55a77c8044d0 .functor BUFZ 1, o0x7f0a5d26d398, C4<0>, C4<0>, C4<0>;
L_0x55a77c804590 .functor BUFZ 1, o0x7f0a5d26d3f8, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb71c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a77c644a80_0 .net "CE0", 0 0, L_0x7f0a5cfb71c8;  1 drivers
L_0x7f0a5cfb7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a77c644b60_0 .net "CE1", 0 0, L_0x7f0a5cfb7210;  1 drivers
v0x55a77c644c20_0 .net "I0", 0 0, o0x7f0a5d26d398;  alias, 0 drivers
v0x55a77c644cc0_0 .net "I0t", 0 0, L_0x55a77c8044d0;  1 drivers
v0x55a77c644d80_0 .net "I1", 0 0, o0x7f0a5d26d3f8;  alias, 0 drivers
v0x55a77c63e3b0_0 .net "I1t", 0 0, L_0x55a77c804590;  1 drivers
L_0x7f0a5cfb7258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c63e470_0 .net "IGNORE0", 0 0, L_0x7f0a5cfb7258;  1 drivers
L_0x7f0a5cfb72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c63e530_0 .net "IGNORE1", 0 0, L_0x7f0a5cfb72a0;  1 drivers
v0x55a77c63e5f0_0 .var "O", 0 0;
v0x55a77c63e6b0_0 .net "S0", 0 0, L_0x55a77c804770;  1 drivers
v0x55a77c63e770_0 .net "S1", 0 0, o0x7f0a5d26d518;  alias, 0 drivers
v0x55a77c6506d0_0 .var "q0", 0 0;
v0x55a77c650790_0 .var "q0_enable", 0 0;
v0x55a77c650850_0 .var "q1", 0 0;
v0x55a77c650910_0 .var "q1_enable", 0 0;
E_0x55a77c64c660 .event edge, v0x55a77c63e3b0_0, v0x55a77c644cc0_0, v0x55a77c650850_0, v0x55a77c6506d0_0;
S_0x55a77c7afe00 .scope module, "BUFGP" "BUFGP" 3 1071;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26d878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c804810 .functor BUF 1, o0x7f0a5d26d878, C4<0>, C4<0>, C4<0>;
v0x55a77c657320_0 .net "I", 0 0, o0x7f0a5d26d878;  0 drivers
v0x55a77c65f020_0 .net "O", 0 0, L_0x55a77c804810;  1 drivers
S_0x55a77c7b0ba0 .scope module, "BUFG_LB" "BUFG_LB" 3 974;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLKOUT";
    .port_info 1 /INPUT 1 "CLKIN";
o0x7f0a5d26d938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c8048b0 .functor BUF 1, o0x7f0a5d26d938, C4<0>, C4<0>, C4<0>;
v0x55a77c65f140_0 .net "CLKIN", 0 0, o0x7f0a5d26d938;  0 drivers
v0x55a77c65f200_0 .net "CLKOUT", 0 0, L_0x55a77c8048b0;  1 drivers
S_0x55a77c7b3420 .scope module, "BUFH" "BUFH" 3 1107;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26d9f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c804980 .functor BUF 1, o0x7f0a5d26d9f8, C4<0>, C4<0>, C4<0>;
v0x55a77c65f320_0 .net "I", 0 0, o0x7f0a5d26d9f8;  0 drivers
v0x55a77c65f3e0_0 .net "O", 0 0, L_0x55a77c804980;  1 drivers
S_0x55a77c7b4240 .scope module, "BUFHCE" "BUFHCE" 3 1083;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "I";
P_0x55a77c7e4400 .param/str "CE_TYPE" 0 3 1084, "SYNC";
P_0x55a77c7e4440 .param/l "INIT_OUT" 0 3 1085, +C4<00000000000000000000000000000000>;
L_0x55a77c804be0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26db18 .resolv tri, L_0x55a77c804a50, L_0x55a77c804b10, L_0x55a77c804be0;
L_0x55a77c805720 .functor BUFZ 1, RS_0x7f0a5d26db18, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26e058 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c66d3c0_0 .net "CE", 0 0, o0x7f0a5d26e058;  0 drivers
o0x7f0a5d26dab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c66aee0_0 .net "I", 0 0, o0x7f0a5d26dab8;  0 drivers
v0x55a77c66afd0_0 .net "NCE", 0 0, L_0x55a77c8050a0;  1 drivers
v0x55a77c66b070_0 .net "O", 0 0, L_0x55a77c805720;  1 drivers
L_0x55a77c805350 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26dde8 .resolv tri, L_0x55a77c805190, L_0x55a77c8052e0, L_0x55a77c805350;
v0x55a77c66b110_0 .net8 "o_bufg1_o", 0 0, RS_0x7f0a5d26dde8;  3 drivers, strength-aware
v0x55a77c66b200_0 .net8 "o_bufg_o", 0 0, RS_0x7f0a5d26db18;  3 drivers, strength-aware
S_0x55a77c65d530 .scope module, "B1" "BUFGMUX" 3 1093, 3 1027 0, S_0x55a77c7b4240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c657400 .param/str "CLK_SEL_TYPE" 0 3 1028, "SYNC";
L_0x55a77c804a50 .functor BUFIF1 1, o0x7f0a5d26dab8, L_0x55a77c804e40, C4<0>, C4<0>;
L_0x7f0a5cfb72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a77c804b10 .functor BUFIF1 1, L_0x7f0a5cfb72e8, L_0x55a77c804f10, C4<0>, C4<0>;
L_0x55a77c804ce0 .functor NOT 1, L_0x55a77c8050a0, C4<0>, C4<0>, C4<0>;
v0x55a77c6671f0_0 .net "I0", 0 0, o0x7f0a5d26dab8;  alias, 0 drivers
v0x55a77c6672b0_0 .net "I1", 0 0, L_0x7f0a5cfb72e8;  1 drivers
v0x55a77c667370_0 .net8 "O", 0 0, RS_0x7f0a5d26db18;  alias, 3 drivers, strength-aware
v0x55a77c667440_0 .net "S", 0 0, L_0x55a77c8050a0;  alias, 1 drivers
v0x55a77c667500_0 .net *"_ivl_0", 0 0, L_0x55a77c804ce0;  1 drivers
v0x55a77c664f00_0 .var "clk_sel_in", 0 0;
v0x55a77c664fc0_0 .var "q0", 0 0;
v0x55a77c665080_0 .var "q0_enable", 0 0;
v0x55a77c665140_0 .net "q0_t", 0 0, L_0x55a77c804e40;  1 drivers
v0x55a77c665200_0 .var "q1", 0 0;
v0x55a77c6652c0_0 .var "q1_enable", 0 0;
v0x55a77c662b90_0 .net "q1_t", 0 0, L_0x55a77c804f10;  1 drivers
E_0x55a77c65d7a0 .event edge, v0x55a77c6672b0_0, v0x55a77c664fc0_0;
E_0x55a77c65d820 .event edge, v0x55a77c6671f0_0, v0x55a77c665200_0;
E_0x55a77c65d880 .event edge, v0x55a77c6652c0_0, v0x55a77c667440_0, v0x55a77c6672b0_0;
E_0x55a77c65d8e0 .event edge, v0x55a77c665080_0, v0x55a77c667440_0, v0x55a77c6671f0_0;
L_0x55a77c804e40 .functor MUXZ 1, v0x55a77c664fc0_0, L_0x55a77c804ce0, v0x55a77c664f00_0, C4<>;
L_0x55a77c804f10 .functor MUXZ 1, v0x55a77c665200_0, L_0x55a77c8050a0, v0x55a77c664f00_0, C4<>;
S_0x55a77c662cd0 .scope module, "B2" "BUFGMUX_1" 3 1100, 3 983 0, S_0x55a77c7b4240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c662e80 .param/str "CLK_SEL_TYPE" 0 3 984, "SYNC";
L_0x55a77c805190 .functor BUFIF1 1, o0x7f0a5d26dab8, L_0x55a77c8054f0, C4<0>, C4<0>;
L_0x7f0a5cfb7330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a77c8052e0 .functor BUFIF1 1, L_0x7f0a5cfb7330, L_0x55a77c805590, C4<0>, C4<0>;
L_0x55a77c805450 .functor NOT 1, L_0x55a77c8050a0, C4<0>, C4<0>, C4<0>;
v0x55a77c660c00_0 .net "I0", 0 0, o0x7f0a5d26dab8;  alias, 0 drivers
v0x55a77c660ca0_0 .net "I1", 0 0, L_0x7f0a5cfb7330;  1 drivers
v0x55a77c660d40_0 .net8 "O", 0 0, RS_0x7f0a5d26dde8;  alias, 3 drivers, strength-aware
v0x55a77c660e10_0 .net "S", 0 0, L_0x55a77c8050a0;  alias, 1 drivers
v0x55a77c660ee0_0 .net *"_ivl_0", 0 0, L_0x55a77c805450;  1 drivers
v0x55a77c660ff0_0 .var "clk_sel_in", 0 0;
v0x55a77c678250_0 .var "q0", 0 0;
v0x55a77c678310_0 .var "q0_enable", 0 0;
v0x55a77c6783d0_0 .net "q0_t", 0 0, L_0x55a77c8054f0;  1 drivers
v0x55a77c678490_0 .var "q1", 0 0;
v0x55a77c678550_0 .var "q1_enable", 0 0;
v0x55a77c678610_0 .net "q1_t", 0 0, L_0x55a77c805590;  1 drivers
E_0x55a77c665380 .event edge, v0x55a77c660ca0_0, v0x55a77c678250_0;
E_0x55a77c662fd0 .event edge, v0x55a77c6671f0_0, v0x55a77c678490_0;
E_0x55a77c650af0 .event edge, v0x55a77c678550_0, v0x55a77c667440_0, v0x55a77c660ca0_0;
E_0x55a77c650b30 .event edge, v0x55a77c678310_0, v0x55a77c667440_0, v0x55a77c6671f0_0;
L_0x55a77c8054f0 .functor MUXZ 1, v0x55a77c678250_0, L_0x55a77c805450, v0x55a77c660ff0_0, C4<>;
L_0x55a77c805590 .functor MUXZ 1, v0x55a77c678490_0, L_0x55a77c8050a0, v0x55a77c660ff0_0, C4<>;
S_0x55a77c66d000 .scope module, "I1" "INV" 3 1097, 3 26 0, S_0x55a77c7b4240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
v0x55a77c66d190_0 .net "I", 0 0, o0x7f0a5d26e058;  alias, 0 drivers
v0x55a77c66d270_0 .net "O", 0 0, L_0x55a77c8050a0;  alias, 1 drivers
L_0x55a77c8050a0 .reduce/nor o0x7f0a5d26e058;
S_0x55a77c7b8d20 .scope module, "BUFIO" "BUFIO" 3 1159;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26e1a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c805790 .functor BUF 1, o0x7f0a5d26e1a8, C4<0>, C4<0>, C4<0>;
v0x55a77c66b2f0_0 .net "I", 0 0, o0x7f0a5d26e1a8;  0 drivers
v0x55a77c675fe0_0 .net "O", 0 0, L_0x55a77c805790;  1 drivers
S_0x55a77c7bd3e0 .scope module, "BUFIO2FB" "BUFIO2FB" 3 1114;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
P_0x55a77c6a0850 .param/str "DIVIDE_BYPASS" 0 3 1115, "TRUE";
o0x7f0a5d26e268 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c805800 .functor BUF 1, o0x7f0a5d26e268, C4<0>, C4<0>, C4<0>;
v0x55a77c676100_0 .net "I", 0 0, o0x7f0a5d26e268;  0 drivers
v0x55a77c6761c0_0 .net "O", 0 0, L_0x55a77c805800;  1 drivers
v0x55a77c676280_0 .var "attr_err_flag", 0 0;
S_0x55a77c7adfe0 .scope module, "BUFIODQS" "BUFIODQS" 3 1129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "DQSMASK";
    .port_info 2 /INPUT 1 "I";
P_0x55a77c689e90 .param/str "DQSMASK_ENABLE" 0 3 1130, "FALSE";
L_0x55a77c8058a0 .functor BUF 1, L_0x55a77c805e10, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb7378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a77c8059a0 .functor XNOR 1, L_0x55a77c805cd0, L_0x7f0a5cfb7378, C4<0>, C4<0>;
L_0x55a77c805c30 .functor NOT 1, v0x55a77c66f1b0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26e358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c805cd0 .functor OR 1, L_0x55a77c805c30, o0x7f0a5d26e358, C4<0>, C4<0>;
o0x7f0a5d26e388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c805e10 .functor BUFZ 1, o0x7f0a5d26e388, C4<0>, C4<0>, C4<0>;
v0x55a77c6763d0_0 .net "DQSMASK", 0 0, o0x7f0a5d26e358;  0 drivers
v0x55a77c6739f0_0 .net "I", 0 0, o0x7f0a5d26e388;  0 drivers
v0x55a77c673ad0_0 .net "O", 0 0, L_0x55a77c8058a0;  1 drivers
v0x55a77c673b70_0 .net/2u *"_ivl_0", 0 0, L_0x7f0a5cfb7378;  1 drivers
v0x55a77c673c50_0 .net *"_ivl_2", 0 0, L_0x55a77c8059a0;  1 drivers
L_0x7f0a5cfb73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c673d60_0 .net/2u *"_ivl_4", 0 0, L_0x7f0a5cfb73c0;  1 drivers
v0x55a77c671390_0 .net *"_ivl_8", 0 0, L_0x55a77c805c30;  1 drivers
v0x55a77c671470_0 .var "attr_err_flag", 0 0;
v0x55a77c671530_0 .net "clk", 0 0, L_0x55a77c805ac0;  1 drivers
v0x55a77c671680_0 .net "dglitch_en", 0 0, L_0x55a77c805cd0;  1 drivers
v0x55a77c671740_0 .net "o_out", 0 0, L_0x55a77c805e10;  1 drivers
v0x55a77c66f0f0_0 .var "q1", 0 0;
v0x55a77c66f1b0_0 .var "q2", 0 0;
E_0x55a77c66d480 .event edge, v0x55a77c671530_0, v0x55a77c6763d0_0;
L_0x55a77c805ac0 .functor MUXZ 1, L_0x7f0a5cfb73c0, o0x7f0a5d26e388, L_0x55a77c8059a0, C4<>;
S_0x55a77c7a7850 .scope module, "BUFMR" "BUFMR" 3 1198;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d26e658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c805f20 .functor BUF 1, o0x7f0a5d26e658, C4<0>, C4<0>, C4<0>;
v0x55a77c66f2f0_0 .net "I", 0 0, o0x7f0a5d26e658;  0 drivers
v0x55a77c66f3b0_0 .net "O", 0 0, L_0x55a77c805f20;  1 drivers
S_0x55a77c7a89f0 .scope module, "BUFMRCE" "BUFMRCE" 3 1165;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CE";
    .port_info 2 /INPUT 1 "I";
P_0x55a77c69c200 .param/str "CE_TYPE" 0 3 1170, "SYNC";
P_0x55a77c69c240 .param/l "INIT_OUT" 0 3 1171, +C4<00000000000000000000000000000000>;
L_0x55a77c8060f0 .functor BUFT 1, C8<550>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26e778 .resolv tri, L_0x55a77c805f90, L_0x55a77c806050, L_0x55a77c8060f0;
L_0x55a77c806cb0 .functor BUFZ 1, RS_0x7f0a5d26e778, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26ecb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6238f0_0 .net "CE", 0 0, o0x7f0a5d26ecb8;  0 drivers
o0x7f0a5d26e718 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c623990_0 .net "I", 0 0, o0x7f0a5d26e718;  0 drivers
v0x55a77c623a80_0 .net "NCE", 0 0, L_0x55a77c806520;  1 drivers
v0x55a77c623b20_0 .net "O", 0 0, L_0x55a77c806cb0;  1 drivers
L_0x55a77c8067d0 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7f0a5d26ea48 .resolv tri, L_0x55a77c806610, L_0x55a77c806760, L_0x55a77c8067d0;
v0x55a77c623bc0_0 .net8 "o_bufg1_o", 0 0, RS_0x7f0a5d26ea48;  3 drivers, strength-aware
v0x55a77c623cb0_0 .net8 "o_bufg_o", 0 0, RS_0x7f0a5d26e778;  3 drivers, strength-aware
S_0x55a77c669150 .scope module, "B1" "BUFGMUX" 3 1184, 3 1027 0, S_0x55a77c7a89f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c673e40 .param/str "CLK_SEL_TYPE" 0 3 1028, "SYNC";
L_0x55a77c805f90 .functor BUFIF1 1, o0x7f0a5d26e718, L_0x55a77c8062c0, C4<0>, C4<0>;
L_0x7f0a5cfb7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a77c806050 .functor BUFIF1 1, L_0x7f0a5cfb7408, L_0x55a77c806390, C4<0>, C4<0>;
L_0x55a77c806160 .functor NOT 1, L_0x55a77c806520, C4<0>, C4<0>, C4<0>;
v0x55a77c66f4d0_0 .net "I0", 0 0, o0x7f0a5d26e718;  alias, 0 drivers
v0x55a77c67ff50_0 .net "I1", 0 0, L_0x7f0a5cfb7408;  1 drivers
v0x55a77c67fff0_0 .net8 "O", 0 0, RS_0x7f0a5d26e778;  alias, 3 drivers, strength-aware
v0x55a77c6800c0_0 .net "S", 0 0, L_0x55a77c806520;  alias, 1 drivers
v0x55a77c680180_0 .net *"_ivl_0", 0 0, L_0x55a77c806160;  1 drivers
v0x55a77c680260_0 .var "clk_sel_in", 0 0;
v0x55a77c680320_0 .var "q0", 0 0;
v0x55a77c67de60_0 .var "q0_enable", 0 0;
v0x55a77c67df20_0 .net "q0_t", 0 0, L_0x55a77c8062c0;  1 drivers
v0x55a77c67e070_0 .var "q1", 0 0;
v0x55a77c67e130_0 .var "q1_enable", 0 0;
v0x55a77c67e1f0_0 .net "q1_t", 0 0, L_0x55a77c806390;  1 drivers
E_0x55a77c6693c0 .event edge, v0x55a77c67ff50_0, v0x55a77c680320_0;
E_0x55a77c669440 .event edge, v0x55a77c66f4d0_0, v0x55a77c67e070_0;
E_0x55a77c6694a0 .event edge, v0x55a77c67e130_0, v0x55a77c6800c0_0, v0x55a77c67ff50_0;
E_0x55a77c669500 .event edge, v0x55a77c67de60_0, v0x55a77c6800c0_0, v0x55a77c66f4d0_0;
L_0x55a77c8062c0 .functor MUXZ 1, v0x55a77c680320_0, L_0x55a77c806160, v0x55a77c680260_0, C4<>;
L_0x55a77c806390 .functor MUXZ 1, v0x55a77c67e070_0, L_0x55a77c806520, v0x55a77c680260_0, C4<>;
S_0x55a77c67bd40 .scope module, "B2" "BUFGMUX_1" 3 1191, 3 983 0, S_0x55a77c7a89f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c67bef0 .param/str "CLK_SEL_TYPE" 0 3 984, "SYNC";
L_0x55a77c806610 .functor BUFIF1 1, o0x7f0a5d26e718, L_0x55a77c806970, C4<0>, C4<0>;
L_0x7f0a5cfb7450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a77c806760 .functor BUFIF1 1, L_0x7f0a5cfb7450, L_0x55a77c806a10, C4<0>, C4<0>;
L_0x55a77c8068d0 .functor NOT 1, L_0x55a77c806520, C4<0>, C4<0>, C4<0>;
v0x55a77c679fb0_0 .net "I0", 0 0, o0x7f0a5d26e718;  alias, 0 drivers
v0x55a77c67a050_0 .net "I1", 0 0, L_0x7f0a5cfb7450;  1 drivers
v0x55a77c67a0f0_0 .net8 "O", 0 0, RS_0x7f0a5d26ea48;  alias, 3 drivers, strength-aware
v0x55a77c67a1c0_0 .net "S", 0 0, L_0x55a77c806520;  alias, 1 drivers
v0x55a77c67a290_0 .net *"_ivl_0", 0 0, L_0x55a77c8068d0;  1 drivers
v0x55a77c67a3a0_0 .var "clk_sel_in", 0 0;
v0x55a77c63cae0_0 .var "q0", 0 0;
v0x55a77c63cba0_0 .var "q0_enable", 0 0;
v0x55a77c63cc60_0 .net "q0_t", 0 0, L_0x55a77c806970;  1 drivers
v0x55a77c63cdb0_0 .var "q1", 0 0;
v0x55a77c63ce70_0 .var "q1_enable", 0 0;
v0x55a77c626040_0 .net "q1_t", 0 0, L_0x55a77c806a10;  1 drivers
E_0x55a77c67c000 .event edge, v0x55a77c67a050_0, v0x55a77c63cae0_0;
E_0x55a77c67c080 .event edge, v0x55a77c66f4d0_0, v0x55a77c63cdb0_0;
E_0x55a77c67c0e0 .event edge, v0x55a77c63ce70_0, v0x55a77c6800c0_0, v0x55a77c67a050_0;
E_0x55a77c67c140 .event edge, v0x55a77c63cba0_0, v0x55a77c6800c0_0, v0x55a77c66f4d0_0;
L_0x55a77c806970 .functor MUXZ 1, v0x55a77c63cae0_0, L_0x55a77c8068d0, v0x55a77c67a3a0_0, C4<>;
L_0x55a77c806a10 .functor MUXZ 1, v0x55a77c63cdb0_0, L_0x55a77c806520, v0x55a77c67a3a0_0, C4<>;
S_0x55a77c626180 .scope module, "I1" "INV" 3 1188, 3 26 0, S_0x55a77c7a89f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
v0x55a77c626350_0 .net "I", 0 0, o0x7f0a5d26ecb8;  alias, 0 drivers
v0x55a77c626430_0 .net "O", 0 0, L_0x55a77c806520;  alias, 1 drivers
L_0x55a77c806520 .reduce/nor o0x7f0a5d26ecb8;
S_0x55a77c7a9bd0 .scope module, "BUFT" "BUFT" 3 1207;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
o0x7f0a5d26ee08 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d26ee68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c806d20 .functor BUFIF0 1, o0x7f0a5d26ee08, o0x7f0a5d26ee68, C4<0>, C4<0>;
v0x55a77c6269e0_0 .net "I", 0 0, o0x7f0a5d26ee08;  0 drivers
v0x55a77c626aa0_0 .net8 "O", 0 0, L_0x55a77c806d20;  1 drivers, strength-aware
v0x55a77c626b60_0 .net "T", 0 0, o0x7f0a5d26ee68;  0 drivers
S_0x55a77c7aac20 .scope module, "CARRY4" "CARRY4" 3 115;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "CO";
    .port_info 1 /OUTPUT 4 "O";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /INPUT 1 "CYINIT";
    .port_info 4 /INPUT 4 "DI";
    .port_info 5 /INPUT 4 "S";
o0x7f0a5d26f018 .functor BUFZ 4, C4<zzzz>; HiZ drive
L_0x55a77c806fe0 .functor XOR 4, o0x7f0a5d26f018, L_0x55a77c806e90, C4<0000>, C4<0000>;
o0x7f0a5d26ef28 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d26ef88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c807b60 .functor OR 1, o0x7f0a5d26ef28, o0x7f0a5d26ef88, C4<0>, C4<0>;
v0x55a77c626cb0_0 .net "CI", 0 0, o0x7f0a5d26ef28;  0 drivers
v0x55a77c626d70_0 .net "CO", 3 0, L_0x55a77c807cc0;  1 drivers
v0x55a77c6a43e0_0 .net "CYINIT", 0 0, o0x7f0a5d26ef88;  0 drivers
o0x7f0a5d26efb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55a77c6a44b0_0 .net "DI", 3 0, o0x7f0a5d26efb8;  0 drivers
v0x55a77c6a4590_0 .net "O", 3 0, L_0x55a77c806fe0;  1 drivers
v0x55a77c6a4670_0 .net "S", 3 0, o0x7f0a5d26f018;  0 drivers
v0x55a77c6a4750_0 .net *"_ivl_1", 2 0, L_0x55a77c806d90;  1 drivers
v0x55a77c695be0_0 .net *"_ivl_11", 0 0, L_0x55a77c8071c0;  1 drivers
v0x55a77c695cc0_0 .net *"_ivl_12", 0 0, L_0x55a77c8072c0;  1 drivers
v0x55a77c695e30_0 .net *"_ivl_17", 0 0, L_0x55a77c807480;  1 drivers
v0x55a77c695f10_0 .net *"_ivl_19", 0 0, L_0x55a77c807560;  1 drivers
v0x55a77c695ff0_0 .net *"_ivl_2", 3 0, L_0x55a77c806e90;  1 drivers
v0x55a77c689560_0 .net *"_ivl_21", 0 0, L_0x55a77c807650;  1 drivers
v0x55a77c689620_0 .net *"_ivl_22", 0 0, L_0x55a77c807790;  1 drivers
v0x55a77c689700_0 .net *"_ivl_27", 0 0, L_0x55a77c807920;  1 drivers
v0x55a77c6897e0_0 .net *"_ivl_29", 0 0, L_0x55a77c807a20;  1 drivers
v0x55a77c6898c0_0 .net *"_ivl_31", 0 0, L_0x55a77c807ac0;  1 drivers
v0x55a77c6871d0_0 .net *"_ivl_32", 0 0, L_0x55a77c807bd0;  1 drivers
v0x55a77c6872b0_0 .net *"_ivl_38", 0 0, L_0x55a77c807f10;  1 drivers
v0x55a77c687390_0 .net *"_ivl_40", 0 0, L_0x55a77c807fb0;  1 drivers
v0x55a77c687470_0 .net *"_ivl_42", 0 0, L_0x55a77c8080e0;  1 drivers
v0x55a77c689960_0 .net *"_ivl_43", 0 0, L_0x55a77c808210;  1 drivers
v0x55a77c6935b0_0 .net *"_ivl_9", 0 0, L_0x55a77c8070d0;  1 drivers
v0x55a77c693690_0 .net "ci_or_cyinit", 0 0, L_0x55a77c807b60;  1 drivers
L_0x55a77c806d90 .part L_0x55a77c807cc0, 0, 3;
L_0x55a77c806e90 .concat [ 1 3 0 0], L_0x55a77c807b60, L_0x55a77c806d90;
L_0x55a77c8070d0 .part o0x7f0a5d26f018, 0, 1;
L_0x55a77c8071c0 .part o0x7f0a5d26efb8, 0, 1;
L_0x55a77c8072c0 .functor MUXZ 1, L_0x55a77c8071c0, L_0x55a77c807b60, L_0x55a77c8070d0, C4<>;
L_0x55a77c807480 .part o0x7f0a5d26f018, 1, 1;
L_0x55a77c807560 .part L_0x55a77c807cc0, 0, 1;
L_0x55a77c807650 .part o0x7f0a5d26efb8, 1, 1;
L_0x55a77c807790 .functor MUXZ 1, L_0x55a77c807650, L_0x55a77c807560, L_0x55a77c807480, C4<>;
L_0x55a77c807920 .part o0x7f0a5d26f018, 2, 1;
L_0x55a77c807a20 .part L_0x55a77c807cc0, 1, 1;
L_0x55a77c807ac0 .part o0x7f0a5d26efb8, 2, 1;
L_0x55a77c807bd0 .functor MUXZ 1, L_0x55a77c807ac0, L_0x55a77c807a20, L_0x55a77c807920, C4<>;
L_0x55a77c807cc0 .concat8 [ 1 1 1 1], L_0x55a77c8072c0, L_0x55a77c807790, L_0x55a77c807bd0, L_0x55a77c808210;
L_0x55a77c807f10 .part o0x7f0a5d26f018, 3, 1;
L_0x55a77c807fb0 .part L_0x55a77c807cc0, 2, 1;
L_0x55a77c8080e0 .part o0x7f0a5d26efb8, 3, 1;
L_0x55a77c808210 .functor MUXZ 1, L_0x55a77c8080e0, L_0x55a77c807fb0, L_0x55a77c807f10, C4<>;
S_0x55a77c7ab9c0 .scope module, "DFF" "DFF" 4 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
o0x7f0a5d26f4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c693890_0 .net "C", 0 0, o0x7f0a5d26f4c8;  0 drivers
o0x7f0a5d26f4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c693970_0 .net "D", 0 0, o0x7f0a5d26f4f8;  0 drivers
v0x55a77c690b30_0 .var "Q", 0 0;
E_0x55a77c5e68b0 .event posedge, v0x55a77c693890_0;
S_0x55a77c7ac600 .scope module, "DFFSR" "DFFSR" 4 27;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "S";
    .port_info 4 /INPUT 1 "R";
o0x7f0a5d26f5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c690c70_0 .net "C", 0 0, o0x7f0a5d26f5e8;  0 drivers
o0x7f0a5d26f618 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c690d50_0 .net "D", 0 0, o0x7f0a5d26f618;  0 drivers
v0x55a77c690e10_0 .var "Q", 0 0;
o0x7f0a5d26f678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c690eb0_0 .net "R", 0 0, o0x7f0a5d26f678;  0 drivers
o0x7f0a5d26f6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68e040_0 .net "S", 0 0, o0x7f0a5d26f6a8;  0 drivers
E_0x55a77c693a30 .event posedge, v0x55a77c690eb0_0, v0x55a77c68e040_0, v0x55a77c690c70_0;
S_0x55a77c7ad280 .scope module, "FD" "FD" 3 643;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
P_0x55a77c6a4b70 .param/l "INIT" 0 3 644, C4<0>;
L_0x55a77c808440 .functor BUFZ 1, v0x55a77c68e460_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68e220_0 .net "C", 0 0, o0x7f0a5d26f7c8;  0 drivers
o0x7f0a5d26f7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68e300_0 .net "D", 0 0, o0x7f0a5d26f7f8;  0 drivers
v0x55a77c68e3c0_0 .net "Q", 0 0, L_0x55a77c808440;  1 drivers
v0x55a77c68e460_0 .var "q_out", 0 0;
E_0x55a77c68e1a0 .event posedge, v0x55a77c68e220_0;
S_0x55a77c7a6840 .scope module, "FDC" "FDC" 3 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
P_0x55a77c769930 .param/l "INIT" 0 3 258, C4<0>;
L_0x55a77c8084b0 .functor BUFZ 1, v0x55a77c68bdf0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26f918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68bac0_0 .net "C", 0 0, o0x7f0a5d26f918;  0 drivers
o0x7f0a5d26f948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68bba0_0 .net "CLR", 0 0, o0x7f0a5d26f948;  0 drivers
o0x7f0a5d26f978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c68bc60_0 .net "D", 0 0, o0x7f0a5d26f978;  0 drivers
v0x55a77c68bd30_0 .net "Q", 0 0, L_0x55a77c8084b0;  1 drivers
v0x55a77c68bdf0_0 .var "q_out", 0 0;
E_0x55a77c68ba00 .event posedge, v0x55a77c68bac0_0;
E_0x55a77c68ba60 .event edge, v0x55a77c68bba0_0;
S_0x55a77c7a1790 .scope module, "FDCE" "FDCE" 3 171;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "D";
P_0x55a77c6db170 .param/l "INIT" 0 3 172, C4<0>;
L_0x55a77c808520 .functor BUFZ 1, v0x55a77c699c90_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26fac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6851c0_0 .net "C", 0 0, o0x7f0a5d26fac8;  0 drivers
o0x7f0a5d26faf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6852a0_0 .net "CE", 0 0, o0x7f0a5d26faf8;  0 drivers
o0x7f0a5d26fb28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c685360_0 .net "CLR", 0 0, o0x7f0a5d26fb28;  0 drivers
o0x7f0a5d26fb58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c685400_0 .net "D", 0 0, o0x7f0a5d26fb58;  0 drivers
v0x55a77c699b80_0 .net "Q", 0 0, L_0x55a77c808520;  1 drivers
v0x55a77c699c90_0 .var "q_out", 0 0;
E_0x55a77c6850e0 .event posedge, v0x55a77c6851c0_0;
E_0x55a77c685160 .event edge, v0x55a77c685360_0;
S_0x55a77c7a2200 .scope module, "FDCE_1" "FDCE_1" 3 155;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "D";
P_0x55a77c62e600 .param/l "INIT" 0 3 156, C4<0>;
L_0x55a77c8085f0 .functor BUFZ 1, v0x55a77c697f90_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26fcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c699ed0_0 .net "C", 0 0, o0x7f0a5d26fcd8;  0 drivers
o0x7f0a5d26fd08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c697c60_0 .net "CE", 0 0, o0x7f0a5d26fd08;  0 drivers
o0x7f0a5d26fd38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c697d20_0 .net "CLR", 0 0, o0x7f0a5d26fd38;  0 drivers
o0x7f0a5d26fd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c697dc0_0 .net "D", 0 0, o0x7f0a5d26fd68;  0 drivers
v0x55a77c697e80_0 .net "Q", 0 0, L_0x55a77c8085f0;  1 drivers
v0x55a77c697f90_0 .var "q_out", 0 0;
E_0x55a77c699df0 .event negedge, v0x55a77c699ed0_0;
E_0x55a77c699e70 .event edge, v0x55a77c697d20_0;
S_0x55a77c7a2e30 .scope module, "FDCP" "FDCP" 3 240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c62a3b0 .param/l "INIT" 0 3 241, C4<0>;
L_0x55a77c8086c0 .functor BUFZ 1, v0x55a77c69ff20_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d26fee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a2400_0 .net "C", 0 0, o0x7f0a5d26fee8;  0 drivers
o0x7f0a5d26ff18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a24e0_0 .net "CLR", 0 0, o0x7f0a5d26ff18;  0 drivers
o0x7f0a5d26ff48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a25a0_0 .net "D", 0 0, o0x7f0a5d26ff48;  0 drivers
o0x7f0a5d26ff78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a2640_0 .net "PRE", 0 0, o0x7f0a5d26ff78;  0 drivers
v0x55a77c6a2700_0 .net "Q", 0 0, L_0x55a77c8086c0;  1 drivers
v0x55a77c69ff20_0 .var "q_out", 0 0;
E_0x55a77c699fb0 .event posedge, v0x55a77c6a2400_0;
E_0x55a77c6a23a0 .event edge, v0x55a77c6a2640_0, v0x55a77c6a24e0_0;
S_0x55a77c7a3210 .scope module, "FDCPE" "FDCPE" 3 222;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "D";
    .port_info 5 /INPUT 1 "PRE";
P_0x55a77c7b6310 .param/l "INIT" 0 3 223, C4<0>;
L_0x55a77c808790 .functor BUFZ 1, v0x55a77c69dc80_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2700f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a0160_0 .net "C", 0 0, o0x7f0a5d2700f8;  0 drivers
o0x7f0a5d270128 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a0240_0 .net "CE", 0 0, o0x7f0a5d270128;  0 drivers
o0x7f0a5d270158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6a0300_0 .net "CLR", 0 0, o0x7f0a5d270158;  0 drivers
o0x7f0a5d270188 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69da40_0 .net "D", 0 0, o0x7f0a5d270188;  0 drivers
o0x7f0a5d2701b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69db00_0 .net "PRE", 0 0, o0x7f0a5d2701b8;  0 drivers
v0x55a77c69dbc0_0 .net "Q", 0 0, L_0x55a77c808790;  1 drivers
v0x55a77c69dc80_0 .var "q_out", 0 0;
E_0x55a77c6a0080 .event posedge, v0x55a77c6a0160_0;
E_0x55a77c6a0100 .event edge, v0x55a77c69db00_0, v0x55a77c6a0300_0;
S_0x55a77c7a3cc0 .scope module, "FDCPE_1" "FDCPE_1" 3 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "D";
    .port_info 5 /INPUT 1 "PRE";
P_0x55a77c7b44f0 .param/l "INIT" 0 3 205, C4<0>;
L_0x55a77c808860 .functor BUFZ 1, v0x55a77c683510_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d270368 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69b9e0_0 .net "C", 0 0, o0x7f0a5d270368;  0 drivers
o0x7f0a5d270398 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69bac0_0 .net "CE", 0 0, o0x7f0a5d270398;  0 drivers
o0x7f0a5d2703c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69bb80_0 .net "CLR", 0 0, o0x7f0a5d2703c8;  0 drivers
o0x7f0a5d2703f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69bc20_0 .net "D", 0 0, o0x7f0a5d2703f8;  0 drivers
o0x7f0a5d270428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c69bce0_0 .net "PRE", 0 0, o0x7f0a5d270428;  0 drivers
v0x55a77c69bdf0_0 .net "Q", 0 0, L_0x55a77c808860;  1 drivers
v0x55a77c683510_0 .var "q_out", 0 0;
E_0x55a77c763640 .event negedge, v0x55a77c69b9e0_0;
E_0x55a77c69de40 .event edge, v0x55a77c69bce0_0, v0x55a77c69bb80_0;
S_0x55a77c7a4a20 .scope module, "FDCP_1" "FDCP_1" 3 187;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c7b29f0 .param/l "INIT" 0 3 188, C4<0>;
L_0x55a77c808930 .functor BUFZ 1, v0x55a77c627830_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2705d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c683730_0 .net "C", 0 0, o0x7f0a5d2705d8;  0 drivers
o0x7f0a5d270608 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c683810_0 .net "CLR", 0 0, o0x7f0a5d270608;  0 drivers
o0x7f0a5d270638 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6838d0_0 .net "D", 0 0, o0x7f0a5d270638;  0 drivers
o0x7f0a5d270668 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c627660_0 .net "PRE", 0 0, o0x7f0a5d270668;  0 drivers
v0x55a77c627720_0 .net "Q", 0 0, L_0x55a77c808930;  1 drivers
v0x55a77c627830_0 .var "q_out", 0 0;
E_0x55a77c763b40 .event negedge, v0x55a77c683730_0;
E_0x55a77c6836d0 .event edge, v0x55a77c627660_0, v0x55a77c683810_0;
S_0x55a77c7a5910 .scope module, "FDC_1" "FDC_1" 3 140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "D";
P_0x55a77c7861c0 .param/l "INIT" 0 3 141, C4<0>;
L_0x55a77c808a00 .functor BUFZ 1, v0x55a77c629280_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2707e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c627a70_0 .net "C", 0 0, o0x7f0a5d2707e8;  0 drivers
o0x7f0a5d270818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c629080_0 .net "CLR", 0 0, o0x7f0a5d270818;  0 drivers
o0x7f0a5d270848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c629120_0 .net "D", 0 0, o0x7f0a5d270848;  0 drivers
v0x55a77c6291c0_0 .net "Q", 0 0, L_0x55a77c808a00;  1 drivers
v0x55a77c629280_0 .var "q_out", 0 0;
E_0x55a77c627990 .event negedge, v0x55a77c627a70_0;
E_0x55a77c627a10 .event edge, v0x55a77c629080_0;
S_0x55a77c7a0c80 .scope module, "FDDRCPE" "FDDRCPE" 3 272;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C0";
    .port_info 2 /INPUT 1 "C1";
    .port_info 3 /INPUT 1 "CE";
    .port_info 4 /INPUT 1 "CLR";
    .port_info 5 /INPUT 1 "D0";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "PRE";
P_0x55a77c7a2c50 .param/l "INIT" 0 3 273, C4<0>;
L_0x55a77c808ad0 .functor BUFZ 1, v0x55a77c62f1c0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d270998 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62ae40_0 .net "C0", 0 0, o0x7f0a5d270998;  0 drivers
v0x55a77c62af00_0 .var "C0_tmp", 0 0;
o0x7f0a5d2709f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62afc0_0 .net "C1", 0 0, o0x7f0a5d2709f8;  0 drivers
v0x55a77c62b060_0 .var "C1_tmp", 0 0;
o0x7f0a5d270a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62b120_0 .net "CE", 0 0, o0x7f0a5d270a58;  0 drivers
o0x7f0a5d270a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62cda0_0 .net "CLR", 0 0, o0x7f0a5d270a88;  0 drivers
o0x7f0a5d270ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62ce40_0 .net "D0", 0 0, o0x7f0a5d270ab8;  0 drivers
o0x7f0a5d270ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62cf00_0 .net "D1", 0 0, o0x7f0a5d270ae8;  0 drivers
o0x7f0a5d270b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62cfc0_0 .net "PRE", 0 0, o0x7f0a5d270b18;  0 drivers
v0x55a77c62d080_0 .net "Q", 0 0, L_0x55a77c808ad0;  1 drivers
v0x55a77c62d140_0 .var "q0_out", 0 0;
v0x55a77c62f100_0 .var "q1_out", 0 0;
v0x55a77c62f1c0_0 .var "q_out", 0 0;
E_0x55a77c629410 .event posedge, v0x55a77c62b060_0, v0x55a77c62af00_0;
E_0x55a77c629490 .event posedge, v0x55a77c62afc0_0;
E_0x55a77c6294f0 .event posedge, v0x55a77c62ae40_0;
E_0x55a77c62adb0 .event edge, v0x55a77c62cfc0_0, v0x55a77c62cda0_0;
S_0x55a77c79bad0 .scope module, "FDDRRSE" "FDDRRSE" 3 320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C0";
    .port_info 2 /INPUT 1 "C1";
    .port_info 3 /INPUT 1 "CE";
    .port_info 4 /INPUT 1 "D0";
    .port_info 5 /INPUT 1 "D1";
    .port_info 6 /INPUT 1 "R";
    .port_info 7 /INPUT 1 "S";
P_0x55a77c5b33e0 .param/l "INIT" 0 3 321, C4<0>;
L_0x55a77c808ba0 .functor BUFZ 1, v0x55a77c6352c0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d270d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c62f4c0_0 .net "C0", 0 0, o0x7f0a5d270d88;  0 drivers
v0x55a77c631710_0 .var "C0_tmp", 0 0;
o0x7f0a5d270de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6317b0_0 .net "C1", 0 0, o0x7f0a5d270de8;  0 drivers
v0x55a77c631850_0 .var "C1_tmp", 0 0;
o0x7f0a5d270e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c631910_0 .net "CE", 0 0, o0x7f0a5d270e48;  0 drivers
o0x7f0a5d270e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6319d0_0 .net "D0", 0 0, o0x7f0a5d270e78;  0 drivers
o0x7f0a5d270ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c631a90_0 .net "D1", 0 0, o0x7f0a5d270ea8;  0 drivers
v0x55a77c634050_0 .net "Q", 0 0, L_0x55a77c808ba0;  1 drivers
o0x7f0a5d270f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c634110_0 .net "R", 0 0, o0x7f0a5d270f08;  0 drivers
o0x7f0a5d270f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c634260_0 .net "S", 0 0, o0x7f0a5d270f38;  0 drivers
v0x55a77c634320_0 .var "q0_out", 0 0;
v0x55a77c6343e0_0 .var "q1_out", 0 0;
v0x55a77c6352c0_0 .var "q_out", 0 0;
E_0x55a77c62f380 .event posedge, v0x55a77c631850_0, v0x55a77c631710_0;
E_0x55a77c62f400 .event posedge, v0x55a77c6317b0_0;
E_0x55a77c62f460 .event posedge, v0x55a77c62f4c0_0;
S_0x55a77c79c6f0 .scope module, "FDE" "FDE" 3 380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
P_0x55a77c6d4670 .param/l "INIT" 0 3 381, C4<0>;
L_0x55a77c808c70 .functor BUFZ 1, v0x55a77c636600_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271178 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c635500_0 .net "C", 0 0, o0x7f0a5d271178;  0 drivers
o0x7f0a5d2711a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6355e0_0 .net "CE", 0 0, o0x7f0a5d2711a8;  0 drivers
o0x7f0a5d2711d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6356a0_0 .net "D", 0 0, o0x7f0a5d2711d8;  0 drivers
v0x55a77c636540_0 .net "Q", 0 0, L_0x55a77c808c70;  1 drivers
v0x55a77c636600_0 .var "q_out", 0 0;
E_0x55a77c635480 .event posedge, v0x55a77c635500_0;
S_0x55a77c79d3b0 .scope module, "FDE_1" "FDE_1" 3 367;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
P_0x55a77c6d5470 .param/l "INIT" 0 3 368, C4<0>;
L_0x55a77c808d40 .functor BUFZ 1, v0x55a77c5c4aa0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271328 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c636780_0 .net "C", 0 0, o0x7f0a5d271328;  0 drivers
o0x7f0a5d271358 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c636860_0 .net "CE", 0 0, o0x7f0a5d271358;  0 drivers
o0x7f0a5d271388 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c636920_0 .net "D", 0 0, o0x7f0a5d271388;  0 drivers
v0x55a77c5c49e0_0 .net "Q", 0 0, L_0x55a77c808d40;  1 drivers
v0x55a77c5c4aa0_0 .var "q_out", 0 0;
E_0x55a77c635740 .event negedge, v0x55a77c636780_0;
S_0x55a77c79e070 .scope module, "FDP" "FDP" 3 440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "PRE";
P_0x55a77c6d4d70 .param/l "INIT" 0 3 441, C4<1>;
L_0x55a77c808e10 .functor BUFZ 1, v0x55a77c5c58d0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2714d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c4cd0_0 .net "C", 0 0, o0x7f0a5d2714d8;  0 drivers
o0x7f0a5d271508 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c4db0_0 .net "D", 0 0, o0x7f0a5d271508;  0 drivers
o0x7f0a5d271538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c5770_0 .net "PRE", 0 0, o0x7f0a5d271538;  0 drivers
v0x55a77c5c5810_0 .net "Q", 0 0, L_0x55a77c808e10;  1 drivers
v0x55a77c5c58d0_0 .var "q_out", 0 0;
E_0x55a77c6369c0 .event posedge, v0x55a77c5c4cd0_0;
E_0x55a77c5c4c70 .event edge, v0x55a77c5c5770_0;
S_0x55a77c79ec90 .scope module, "FDPE" "FDPE" 3 424;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c6d6820 .param/l "INIT" 0 3 425, C4<1>;
L_0x55a77c808ee0 .functor BUFZ 1, v0x55a77c58c020_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271688 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c5b40_0 .net "C", 0 0, o0x7f0a5d271688;  0 drivers
o0x7f0a5d2716b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c58bcf0_0 .net "CE", 0 0, o0x7f0a5d2716b8;  0 drivers
o0x7f0a5d2716e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c58bdb0_0 .net "D", 0 0, o0x7f0a5d2716e8;  0 drivers
o0x7f0a5d271718 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c58be50_0 .net "PRE", 0 0, o0x7f0a5d271718;  0 drivers
v0x55a77c58bf10_0 .net "Q", 0 0, L_0x55a77c808ee0;  1 drivers
v0x55a77c58c020_0 .var "q_out", 0 0;
E_0x55a77c5c5a60 .event posedge, v0x55a77c5c5b40_0;
E_0x55a77c5c5ae0 .event edge, v0x55a77c58be50_0;
S_0x55a77c79f700 .scope module, "FDPE_1" "FDPE_1" 3 408;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c6d61b0 .param/l "INIT" 0 3 409, C4<1>;
L_0x55a77c808fb0 .functor BUFZ 1, v0x55a77c624860_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271898 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c624450_0 .net "C", 0 0, o0x7f0a5d271898;  0 drivers
o0x7f0a5d2718c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c624530_0 .net "CE", 0 0, o0x7f0a5d2718c8;  0 drivers
o0x7f0a5d2718f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6245f0_0 .net "D", 0 0, o0x7f0a5d2718f8;  0 drivers
o0x7f0a5d271928 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c624690_0 .net "PRE", 0 0, o0x7f0a5d271928;  0 drivers
v0x55a77c624750_0 .net "Q", 0 0, L_0x55a77c808fb0;  1 drivers
v0x55a77c624860_0 .var "q_out", 0 0;
E_0x55a77c62d200 .event negedge, v0x55a77c624450_0;
E_0x55a77c6344a0 .event edge, v0x55a77c624690_0;
S_0x55a77c7a0170 .scope module, "FDP_1" "FDP_1" 3 393;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "PRE";
P_0x55a77c6d5b10 .param/l "INIT" 0 3 394, C4<1>;
L_0x55a77c809080 .functor BUFZ 1, v0x55a77c625460_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c625160_0 .net "C", 0 0, o0x7f0a5d271aa8;  0 drivers
o0x7f0a5d271ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c625240_0 .net "D", 0 0, o0x7f0a5d271ad8;  0 drivers
o0x7f0a5d271b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c625300_0 .net "PRE", 0 0, o0x7f0a5d271b08;  0 drivers
v0x55a77c6253a0_0 .net "Q", 0 0, L_0x55a77c809080;  1 drivers
v0x55a77c625460_0 .var "q_out", 0 0;
E_0x55a77c625080 .event negedge, v0x55a77c625160_0;
E_0x55a77c625100 .event edge, v0x55a77c625300_0;
S_0x55a77c79afc0 .scope module, "FDR" "FDR" 3 568;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "R";
P_0x55a77c6db0a0 .param/l "INIT" 0 3 569, C4<0>;
L_0x55a77c809120 .functor BUFZ 1, v0x55a77c621c10_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c637910_0 .net "C", 0 0, o0x7f0a5d271c58;  0 drivers
o0x7f0a5d271c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6379f0_0 .net "D", 0 0, o0x7f0a5d271c88;  0 drivers
v0x55a77c637ab0_0 .net "Q", 0 0, L_0x55a77c809120;  1 drivers
o0x7f0a5d271ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c637b50_0 .net "R", 0 0, o0x7f0a5d271ce8;  0 drivers
v0x55a77c621c10_0 .var "q_out", 0 0;
E_0x55a77c637890 .event posedge, v0x55a77c637910_0;
S_0x55a77c795ae0 .scope module, "FDRE" "FDRE" 3 485;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "R";
P_0x55a77c6da6b0 .param/l "INIT" 0 3 486, C4<0>;
L_0x55a77c8091f0 .functor BUFZ 1, v0x55a77c6207f0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d271e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c621e20_0 .net "C", 0 0, o0x7f0a5d271e08;  0 drivers
o0x7f0a5d271e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c621f00_0 .net "CE", 0 0, o0x7f0a5d271e38;  0 drivers
o0x7f0a5d271e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c621fc0_0 .net "D", 0 0, o0x7f0a5d271e68;  0 drivers
v0x55a77c620620_0 .net "Q", 0 0, L_0x55a77c8091f0;  1 drivers
o0x7f0a5d271ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6206e0_0 .net "R", 0 0, o0x7f0a5d271ec8;  0 drivers
v0x55a77c6207f0_0 .var "q_out", 0 0;
E_0x55a77c621da0 .event posedge, v0x55a77c621e20_0;
S_0x55a77c796440 .scope module, "FDRE_1" "FDRE_1" 3 470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "R";
P_0x55a77c6d9d00 .param/l "INIT" 0 3 471, C4<0>;
L_0x55a77c8092c0 .functor BUFZ 1, v0x55a77c638490_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6209d0_0 .net "C", 0 0, o0x7f0a5d272018;  0 drivers
o0x7f0a5d272048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c638160_0 .net "CE", 0 0, o0x7f0a5d272048;  0 drivers
o0x7f0a5d272078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c638220_0 .net "D", 0 0, o0x7f0a5d272078;  0 drivers
v0x55a77c6382c0_0 .net "Q", 0 0, L_0x55a77c8092c0;  1 drivers
o0x7f0a5d2720d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c638380_0 .net "R", 0 0, o0x7f0a5d2720d8;  0 drivers
v0x55a77c638490_0 .var "q_out", 0 0;
E_0x55a77c620950 .event negedge, v0x55a77c6209d0_0;
S_0x55a77c797170 .scope module, "FDRS" "FDRS" 3 551;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "S";
P_0x55a77c5cbc80 .param/l "INIT" 0 3 552, C4<0>;
L_0x55a77c809390 .functor BUFZ 1, v0x55a77c61ecf0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61e8e0_0 .net "C", 0 0, o0x7f0a5d272228;  0 drivers
o0x7f0a5d272258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61e9c0_0 .net "D", 0 0, o0x7f0a5d272258;  0 drivers
v0x55a77c61ea80_0 .net "Q", 0 0, L_0x55a77c809390;  1 drivers
o0x7f0a5d2722b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61eb20_0 .net "R", 0 0, o0x7f0a5d2722b8;  0 drivers
o0x7f0a5d2722e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61ebe0_0 .net "S", 0 0, o0x7f0a5d2722e8;  0 drivers
v0x55a77c61ecf0_0 .var "q_out", 0 0;
E_0x55a77c637c10 .event posedge, v0x55a77c61e8e0_0;
S_0x55a77c797f40 .scope module, "FDRSE" "FDRSE" 3 534;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /INPUT 1 "S";
P_0x55a77c5cb770 .param/l "INIT" 0 3 535, C4<0>;
L_0x55a77c809460 .functor BUFZ 1, v0x55a77c61c2c0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61ab70_0 .net "C", 0 0, o0x7f0a5d272438;  0 drivers
o0x7f0a5d272468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61ac50_0 .net "CE", 0 0, o0x7f0a5d272468;  0 drivers
o0x7f0a5d272498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61ad10_0 .net "D", 0 0, o0x7f0a5d272498;  0 drivers
v0x55a77c61adb0_0 .net "Q", 0 0, L_0x55a77c809460;  1 drivers
o0x7f0a5d2724f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61ae70_0 .net "R", 0 0, o0x7f0a5d2724f8;  0 drivers
o0x7f0a5d272528 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61c200_0 .net "S", 0 0, o0x7f0a5d272528;  0 drivers
v0x55a77c61c2c0_0 .var "q_out", 0 0;
E_0x55a77c61aaf0 .event posedge, v0x55a77c61ab70_0;
S_0x55a77c798d10 .scope module, "FDRSE_1" "FDRSE_1" 3 517;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "R";
    .port_info 5 /INPUT 1 "S";
P_0x55a77c5d0dc0 .param/l "INIT" 0 3 518, C4<0>;
L_0x55a77c809500 .functor BUFZ 1, v0x55a77c604e10_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2726a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61c4c0_0 .net "C", 0 0, o0x7f0a5d2726a8;  0 drivers
o0x7f0a5d2726d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c61c5a0_0 .net "CE", 0 0, o0x7f0a5d2726d8;  0 drivers
o0x7f0a5d272708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c604ae0_0 .net "D", 0 0, o0x7f0a5d272708;  0 drivers
v0x55a77c604b80_0 .net "Q", 0 0, L_0x55a77c809500;  1 drivers
o0x7f0a5d272768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c604c40_0 .net "R", 0 0, o0x7f0a5d272768;  0 drivers
o0x7f0a5d272798 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c604d50_0 .net "S", 0 0, o0x7f0a5d272798;  0 drivers
v0x55a77c604e10_0 .var "q_out", 0 0;
E_0x55a77c7660c0 .event negedge, v0x55a77c61c4c0_0;
S_0x55a77c799a40 .scope module, "FDRS_1" "FDRS_1" 3 500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "R";
    .port_info 4 /INPUT 1 "S";
P_0x55a77c5d2b50 .param/l "INIT" 0 3 501, C4<0>;
L_0x55a77c8095d0 .functor BUFZ 1, v0x55a77c5ff050_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c602ec0_0 .net "C", 0 0, o0x7f0a5d272918;  0 drivers
o0x7f0a5d272948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c602fa0_0 .net "D", 0 0, o0x7f0a5d272948;  0 drivers
v0x55a77c603060_0 .net "Q", 0 0, L_0x55a77c8095d0;  1 drivers
o0x7f0a5d2729a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c603100_0 .net "R", 0 0, o0x7f0a5d2729a8;  0 drivers
o0x7f0a5d2729d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6031c0_0 .net "S", 0 0, o0x7f0a5d2729d8;  0 drivers
v0x55a77c5ff050_0 .var "q_out", 0 0;
E_0x55a77c766f00 .event negedge, v0x55a77c602ec0_0;
S_0x55a77c79a4b0 .scope module, "FDR_1" "FDR_1" 3 455;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "R";
P_0x55a77c5cf880 .param/l "INIT" 0 3 456, C4<0>;
L_0x55a77c8096a0 .functor BUFZ 1, v0x55a77c600780_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5ff230_0 .net "C", 0 0, o0x7f0a5d272b28;  0 drivers
o0x7f0a5d272b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5ff310_0 .net "D", 0 0, o0x7f0a5d272b58;  0 drivers
v0x55a77c5ff3d0_0 .net "Q", 0 0, L_0x55a77c8096a0;  1 drivers
o0x7f0a5d272bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5ff470_0 .net "R", 0 0, o0x7f0a5d272bb8;  0 drivers
v0x55a77c600780_0 .var "q_out", 0 0;
E_0x55a77c5ff1b0 .event negedge, v0x55a77c5ff230_0;
S_0x55a77c795180 .scope module, "FDS" "FDS" 3 628;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c5ceaf0 .param/l "INIT" 0 3 629, C4<1>;
L_0x55a77c809770 .functor BUFZ 1, v0x55a77c5e9100_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c600940_0 .net "C", 0 0, o0x7f0a5d272cd8;  0 drivers
o0x7f0a5d272d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c600a20_0 .net "D", 0 0, o0x7f0a5d272d08;  0 drivers
v0x55a77c600ae0_0 .net "Q", 0 0, L_0x55a77c809770;  1 drivers
o0x7f0a5d272d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c600b80_0 .net "S", 0 0, o0x7f0a5d272d68;  0 drivers
v0x55a77c5e9100_0 .var "q_out", 0 0;
E_0x55a77c6008c0 .event posedge, v0x55a77c600940_0;
S_0x55a77c78a4d0 .scope module, "FDSE" "FDSE" 3 613;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "S";
P_0x55a77c5cef10 .param/l "INIT" 0 3 614, C4<1>;
L_0x55a77c809840 .functor BUFZ 1, v0x55a77c5e3860_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d272e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e9310_0 .net "C", 0 0, o0x7f0a5d272e88;  0 drivers
o0x7f0a5d272eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e93f0_0 .net "CE", 0 0, o0x7f0a5d272eb8;  0 drivers
o0x7f0a5d272ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e94b0_0 .net "D", 0 0, o0x7f0a5d272ee8;  0 drivers
v0x55a77c5e3690_0 .net "Q", 0 0, L_0x55a77c809840;  1 drivers
o0x7f0a5d272f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e3750_0 .net "S", 0 0, o0x7f0a5d272f48;  0 drivers
v0x55a77c5e3860_0 .var "q_out", 0 0;
E_0x55a77c5e9290 .event posedge, v0x55a77c5e9310_0;
S_0x55a77c78b4b0 .scope module, "FDSE_1" "FDSE_1" 3 598;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "CE";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /INPUT 1 "S";
P_0x55a77c5cf1d0 .param/l "INIT" 0 3 599, C4<1>;
L_0x55a77c809910 .functor BUFZ 1, v0x55a77c5e55c0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273098 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e3a40_0 .net "C", 0 0, o0x7f0a5d273098;  0 drivers
o0x7f0a5d2730c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e5290_0 .net "CE", 0 0, o0x7f0a5d2730c8;  0 drivers
o0x7f0a5d2730f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e5350_0 .net "D", 0 0, o0x7f0a5d2730f8;  0 drivers
v0x55a77c5e53f0_0 .net "Q", 0 0, L_0x55a77c809910;  1 drivers
o0x7f0a5d273158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e54b0_0 .net "S", 0 0, o0x7f0a5d273158;  0 drivers
v0x55a77c5e55c0_0 .var "q_out", 0 0;
E_0x55a77c5e39c0 .event negedge, v0x55a77c5e3a40_0;
S_0x55a77c78c530 .scope module, "FDS_1" "FDS_1" 3 583;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "S";
P_0x55a77c5d2000 .param/l "INIT" 0 3 584, C4<1>;
L_0x55a77c8099e0 .functor BUFZ 1, v0x55a77c5e6cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2732a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e69b0_0 .net "C", 0 0, o0x7f0a5d2732a8;  0 drivers
o0x7f0a5d2732d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e6a90_0 .net "D", 0 0, o0x7f0a5d2732d8;  0 drivers
v0x55a77c5e6b50_0 .net "Q", 0 0, L_0x55a77c8099e0;  1 drivers
o0x7f0a5d273338 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5e6bf0_0 .net "S", 0 0, o0x7f0a5d273338;  0 drivers
v0x55a77c5e6cb0_0 .var "q_out", 0 0;
E_0x55a77c5e9550 .event negedge, v0x55a77c5e69b0_0;
S_0x55a77c78d710 .scope module, "FD_1" "FD_1" 3 128;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /INPUT 1 "D";
P_0x55a77c5d2180 .param/l "INIT" 0 3 129, C4<0>;
L_0x55a77c809ab0 .functor BUFZ 1, v0x55a77c5cd750_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273458 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5cd510_0 .net "C", 0 0, o0x7f0a5d273458;  0 drivers
o0x7f0a5d273488 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5cd5f0_0 .net "D", 0 0, o0x7f0a5d273488;  0 drivers
v0x55a77c5cd6b0_0 .net "Q", 0 0, L_0x55a77c809ab0;  1 drivers
v0x55a77c5cd750_0 .var "q_out", 0 0;
E_0x55a77c5cd490 .event negedge, v0x55a77c5cd510_0;
S_0x55a77c78e6f0 .scope module, "GND" "GND" 3 21;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "G";
L_0x7f0a5cfb7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c5cd890_0 .net "G", 0 0, L_0x7f0a5cfb7498;  1 drivers
S_0x55a77c78f420 .scope module, "IBUF" "IBUF" 3 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d273608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c809cc0 .functor BUFZ 1, o0x7f0a5d273608, C4<0>, C4<0>, C4<0>;
v0x55a77c5c9420_0 .net "I", 0 0, o0x7f0a5d273608;  0 drivers
v0x55a77c5c94e0_0 .net "O", 0 0, L_0x55a77c809cc0;  1 drivers
S_0x55a77c791f70 .scope module, "LD" "LD" 3 883;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
P_0x55a77c5d2650 .param/l "INIT" 0 3 884, C4<0>;
L_0x55a77c809d90 .functor BUFZ 1, v0x55a77c6d9450_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2736c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c9660_0 .net "D", 0 0, o0x7f0a5d2736c8;  0 drivers
o0x7f0a5d2736f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5c9740_0 .net "G", 0 0, o0x7f0a5d2736f8;  0 drivers
v0x55a77c5c9800_0 .net "Q", 0 0, L_0x55a77c809d90;  1 drivers
v0x55a77c6d9450_0 .var "q_out", 0 0;
E_0x55a77c5c9600 .event edge, v0x55a77c5c9740_0, v0x55a77c5c9660_0;
S_0x55a77c789700 .scope module, "LDC" "LDC" 3 782;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
P_0x55a77c5cfa80 .param/l "INIT" 0 3 783, C4<0>;
L_0x55a77c809e60 .functor BUFZ 1, v0x55a77c6d3300_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d95f0_0 .net "CLR", 0 0, o0x7f0a5d273818;  0 drivers
o0x7f0a5d273848 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d96d0_0 .net "D", 0 0, o0x7f0a5d273848;  0 drivers
o0x7f0a5d273878 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d9790_0 .net "G", 0 0, o0x7f0a5d273878;  0 drivers
v0x55a77c6d9860_0 .net "Q", 0 0, L_0x55a77c809e60;  1 drivers
v0x55a77c6d3300_0 .var "q_out", 0 0;
E_0x55a77c6d9590 .event edge, v0x55a77c6d9790_0, v0x55a77c6d96d0_0, v0x55a77c6d95f0_0;
S_0x55a77c713ef0 .scope module, "LDCE" "LDCE" 3 699;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "GE";
P_0x55a77c5e7d80 .param/l "INIT" 0 3 700, C4<0>;
L_0x55a77c809f30 .functor BUFZ 1, v0x55a77c6d0c00_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2739c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d3520_0 .net "CLR", 0 0, o0x7f0a5d2739c8;  0 drivers
o0x7f0a5d2739f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d3600_0 .net "D", 0 0, o0x7f0a5d2739f8;  0 drivers
o0x7f0a5d273a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d36c0_0 .net "G", 0 0, o0x7f0a5d273a28;  0 drivers
o0x7f0a5d273a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d0a30_0 .net "GE", 0 0, o0x7f0a5d273a58;  0 drivers
v0x55a77c6d0af0_0 .net "Q", 0 0, L_0x55a77c809f30;  1 drivers
v0x55a77c6d0c00_0 .var "q_out", 0 0;
E_0x55a77c6d3490 .event edge, v0x55a77c6d0a30_0, v0x55a77c6d36c0_0, v0x55a77c6d3600_0, v0x55a77c6d3520_0;
S_0x55a77c787340 .scope module, "LDCE_1" "LDCE_1" 3 684;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "GE";
P_0x55a77c5e7c20 .param/l "INIT" 0 3 685, C4<0>;
L_0x55a77c80a000 .functor BUFZ 1, v0x55a77c6bf040_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6d0db0_0 .net "CLR", 0 0, o0x7f0a5d273bd8;  0 drivers
o0x7f0a5d273c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6bed10_0 .net "D", 0 0, o0x7f0a5d273c08;  0 drivers
o0x7f0a5d273c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6bedd0_0 .net "G", 0 0, o0x7f0a5d273c38;  0 drivers
o0x7f0a5d273c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c6bee70_0 .net "GE", 0 0, o0x7f0a5d273c68;  0 drivers
v0x55a77c6bef30_0 .net "Q", 0 0, L_0x55a77c80a000;  1 drivers
v0x55a77c6bf040_0 .var "q_out", 0 0;
E_0x55a77c6d3760 .event edge, v0x55a77c6bee70_0, v0x55a77c6bedd0_0, v0x55a77c6bed10_0, v0x55a77c6d0db0_0;
S_0x55a77c787c00 .scope module, "LDCP" "LDCP" 3 765;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c5e8350 .param/l "INIT" 0 3 766, C4<0>;
L_0x55a77c80a0d0 .functor BUFZ 1, v0x55a77c5b2580_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2170_0 .net "CLR", 0 0, o0x7f0a5d273de8;  0 drivers
o0x7f0a5d273e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2250_0 .net "D", 0 0, o0x7f0a5d273e18;  0 drivers
o0x7f0a5d273e48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2310_0 .net "G", 0 0, o0x7f0a5d273e48;  0 drivers
o0x7f0a5d273e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b23b0_0 .net "PRE", 0 0, o0x7f0a5d273e78;  0 drivers
v0x55a77c5b2470_0 .net "Q", 0 0, L_0x55a77c80a0d0;  1 drivers
v0x55a77c5b2580_0 .var "q_out", 0 0;
E_0x55a77c6bf1a0 .event edge, v0x55a77c5b2310_0, v0x55a77c5b2250_0, v0x55a77c5b23b0_0, v0x55a77c5b2170_0;
S_0x55a77c788930 .scope module, "LDCPE" "LDCPE" 3 748;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "GE";
    .port_info 5 /INPUT 1 "PRE";
P_0x55a77c5e8a40 .param/l "INIT" 0 3 749, C4<0>;
L_0x55a77c80a1a0 .functor BUFZ 1, v0x55a77c5b2c40_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d273ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2770_0 .net "CLR", 0 0, o0x7f0a5d273ff8;  0 drivers
o0x7f0a5d274028 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2850_0 .net "D", 0 0, o0x7f0a5d274028;  0 drivers
o0x7f0a5d274058 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2910_0 .net "G", 0 0, o0x7f0a5d274058;  0 drivers
o0x7f0a5d274088 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b29b0_0 .net "GE", 0 0, o0x7f0a5d274088;  0 drivers
o0x7f0a5d2740b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c5b2a70_0 .net "PRE", 0 0, o0x7f0a5d2740b8;  0 drivers
v0x55a77c5b2b80_0 .net "Q", 0 0, L_0x55a77c80a1a0;  1 drivers
v0x55a77c5b2c40_0 .var "q_out", 0 0;
E_0x55a77c5b26e0/0 .event edge, v0x55a77c5b29b0_0, v0x55a77c5b2910_0, v0x55a77c5b2850_0, v0x55a77c5b2a70_0;
E_0x55a77c5b26e0/1 .event edge, v0x55a77c5b2770_0;
E_0x55a77c5b26e0 .event/or E_0x55a77c5b26e0/0, E_0x55a77c5b26e0/1;
S_0x55a77c7e0e00 .scope module, "LDCPE_1" "LDCPE_1" 3 731;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "GE";
    .port_info 5 /INPUT 1 "PRE";
P_0x55a77c5e8060 .param/l "INIT" 0 3 732, C4<0>;
L_0x55a77c80a270 .functor BUFZ 1, v0x55a77c7e9f80_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274268 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7e9ab0_0 .net "CLR", 0 0, o0x7f0a5d274268;  0 drivers
o0x7f0a5d274298 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7e9b90_0 .net "D", 0 0, o0x7f0a5d274298;  0 drivers
o0x7f0a5d2742c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7e9c50_0 .net "G", 0 0, o0x7f0a5d2742c8;  0 drivers
o0x7f0a5d2742f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7e9cf0_0 .net "GE", 0 0, o0x7f0a5d2742f8;  0 drivers
o0x7f0a5d274328 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7e9db0_0 .net "PRE", 0 0, o0x7f0a5d274328;  0 drivers
v0x55a77c7e9ec0_0 .net "Q", 0 0, L_0x55a77c80a270;  1 drivers
v0x55a77c7e9f80_0 .var "q_out", 0 0;
E_0x55a77c684b70/0 .event edge, v0x55a77c7e9cf0_0, v0x55a77c7e9c50_0, v0x55a77c7e9b90_0, v0x55a77c7e9db0_0;
E_0x55a77c684b70/1 .event edge, v0x55a77c7e9ab0_0;
E_0x55a77c684b70 .event/or E_0x55a77c684b70/0, E_0x55a77c684b70/1;
S_0x55a77c7e23d0 .scope module, "LDCP_1" "LDCP_1" 3 714;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c5e8650 .param/l "INIT" 0 3 715, C4<0>;
L_0x55a77c80a340 .functor BUFZ 1, v0x55a77c7ea5a0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2744d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea190_0 .net "CLR", 0 0, o0x7f0a5d2744d8;  0 drivers
o0x7f0a5d274508 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea270_0 .net "D", 0 0, o0x7f0a5d274508;  0 drivers
o0x7f0a5d274538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea330_0 .net "G", 0 0, o0x7f0a5d274538;  0 drivers
o0x7f0a5d274568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea3d0_0 .net "PRE", 0 0, o0x7f0a5d274568;  0 drivers
v0x55a77c7ea490_0 .net "Q", 0 0, L_0x55a77c80a340;  1 drivers
v0x55a77c7ea5a0_0 .var "q_out", 0 0;
E_0x55a77c683cf0 .event edge, v0x55a77c7ea330_0, v0x55a77c7ea270_0, v0x55a77c7ea3d0_0, v0x55a77c7ea190_0;
S_0x55a77c7b83c0 .scope module, "LDC_1" "LDC_1" 3 669;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "G";
P_0x55a77c5ebdf0 .param/l "INIT" 0 3 670, C4<0>;
L_0x55a77c80a410 .functor BUFZ 1, v0x55a77c7eaa80_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2746e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea780_0 .net "CLR", 0 0, o0x7f0a5d2746e8;  0 drivers
o0x7f0a5d274718 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea860_0 .net "D", 0 0, o0x7f0a5d274718;  0 drivers
o0x7f0a5d274748 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ea920_0 .net "G", 0 0, o0x7f0a5d274748;  0 drivers
v0x55a77c7ea9c0_0 .net "Q", 0 0, L_0x55a77c80a410;  1 drivers
v0x55a77c7eaa80_0 .var "q_out", 0 0;
E_0x55a77c7ea700 .event edge, v0x55a77c7ea920_0, v0x55a77c7ea860_0, v0x55a77c7ea780_0;
S_0x55a77c7b7ba0 .scope module, "LDE" "LDE" 3 810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "GE";
P_0x55a77c5ee510 .param/l "INIT" 0 3 811, C4<0>;
L_0x55a77c80a4e0 .functor BUFZ 1, v0x55a77c7eaf90_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274898 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eac90_0 .net "D", 0 0, o0x7f0a5d274898;  0 drivers
o0x7f0a5d2748c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ead70_0 .net "G", 0 0, o0x7f0a5d2748c8;  0 drivers
o0x7f0a5d2748f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eae30_0 .net "GE", 0 0, o0x7f0a5d2748f8;  0 drivers
v0x55a77c7eaed0_0 .net "Q", 0 0, L_0x55a77c80a4e0;  1 drivers
v0x55a77c7eaf90_0 .var "q_out", 0 0;
E_0x55a77c7eac10 .event edge, v0x55a77c7eae30_0, v0x55a77c7ead70_0, v0x55a77c7eac90_0;
S_0x55a77c781490 .scope module, "LDE_1" "LDE_1" 3 797;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "GE";
P_0x55a77c5eb7e0 .param/l "INIT" 0 3 798, C4<0>;
L_0x55a77c80a5b0 .functor BUFZ 1, v0x55a77c7eb4a0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb1a0_0 .net "D", 0 0, o0x7f0a5d274a48;  0 drivers
o0x7f0a5d274a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb280_0 .net "G", 0 0, o0x7f0a5d274a78;  0 drivers
o0x7f0a5d274aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb340_0 .net "GE", 0 0, o0x7f0a5d274aa8;  0 drivers
v0x55a77c7eb3e0_0 .net "Q", 0 0, L_0x55a77c80a5b0;  1 drivers
v0x55a77c7eb4a0_0 .var "q_out", 0 0;
E_0x55a77c7eb120 .event edge, v0x55a77c7eb340_0, v0x55a77c7eb280_0, v0x55a77c7eb1a0_0;
S_0x55a77c7775e0 .scope module, "LDP" "LDP" 3 868;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "PRE";
P_0x55a77c5ea720 .param/l "INIT" 0 3 869, C4<1>;
L_0x55a77c80a680 .functor BUFZ 1, v0x55a77c7eb9b0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb6b0_0 .net "D", 0 0, o0x7f0a5d274bf8;  0 drivers
o0x7f0a5d274c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb790_0 .net "G", 0 0, o0x7f0a5d274c28;  0 drivers
o0x7f0a5d274c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eb850_0 .net "PRE", 0 0, o0x7f0a5d274c58;  0 drivers
v0x55a77c7eb8f0_0 .net "Q", 0 0, L_0x55a77c80a680;  1 drivers
v0x55a77c7eb9b0_0 .var "q_out", 0 0;
E_0x55a77c7eb630 .event edge, v0x55a77c7eb790_0, v0x55a77c7eb6b0_0, v0x55a77c7eb850_0;
S_0x55a77c714f50 .scope module, "LDPE" "LDPE" 3 853;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "GE";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c5eab40 .param/l "INIT" 0 3 854, C4<1>;
L_0x55a77c80a750 .functor BUFZ 1, v0x55a77c7ebfe0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ebbd0_0 .net "D", 0 0, o0x7f0a5d274da8;  0 drivers
o0x7f0a5d274dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ebcb0_0 .net "G", 0 0, o0x7f0a5d274dd8;  0 drivers
o0x7f0a5d274e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ebd70_0 .net "GE", 0 0, o0x7f0a5d274e08;  0 drivers
o0x7f0a5d274e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ebe10_0 .net "PRE", 0 0, o0x7f0a5d274e38;  0 drivers
v0x55a77c7ebed0_0 .net "Q", 0 0, L_0x55a77c80a750;  1 drivers
v0x55a77c7ebfe0_0 .var "q_out", 0 0;
E_0x55a77c7ebb40 .event edge, v0x55a77c7ebd70_0, v0x55a77c7ebcb0_0, v0x55a77c7ebbd0_0, v0x55a77c7ebe10_0;
S_0x55a77c7149b0 .scope module, "LDPE_1" "LDPE_1" 3 838;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "GE";
    .port_info 4 /INPUT 1 "PRE";
P_0x55a77c5ed840 .param/l "INIT" 0 3 839, C4<1>;
L_0x55a77c80a820 .functor BUFZ 1, v0x55a77c7ec5e0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d274fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec1d0_0 .net "D", 0 0, o0x7f0a5d274fb8;  0 drivers
o0x7f0a5d274fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec2b0_0 .net "G", 0 0, o0x7f0a5d274fe8;  0 drivers
o0x7f0a5d275018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec370_0 .net "GE", 0 0, o0x7f0a5d275018;  0 drivers
o0x7f0a5d275048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec410_0 .net "PRE", 0 0, o0x7f0a5d275048;  0 drivers
v0x55a77c7ec4d0_0 .net "Q", 0 0, L_0x55a77c80a820;  1 drivers
v0x55a77c7ec5e0_0 .var "q_out", 0 0;
E_0x55a77c7ec140 .event edge, v0x55a77c7ec370_0, v0x55a77c7ec2b0_0, v0x55a77c7ec1d0_0, v0x55a77c7ec410_0;
S_0x55a77c7147d0 .scope module, "LDP_1" "LDP_1" 3 823;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
    .port_info 3 /INPUT 1 "PRE";
P_0x55a77c5ee340 .param/l "INIT" 0 3 824, C4<1>;
L_0x55a77c80a8f0 .functor BUFZ 1, v0x55a77c7ecac0_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2751c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec7c0_0 .net "D", 0 0, o0x7f0a5d2751c8;  0 drivers
o0x7f0a5d2751f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec8a0_0 .net "G", 0 0, o0x7f0a5d2751f8;  0 drivers
o0x7f0a5d275228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ec960_0 .net "PRE", 0 0, o0x7f0a5d275228;  0 drivers
v0x55a77c7eca00_0 .net "Q", 0 0, L_0x55a77c80a8f0;  1 drivers
v0x55a77c7ecac0_0 .var "q_out", 0 0;
E_0x55a77c7ec740 .event edge, v0x55a77c7ec8a0_0, v0x55a77c7ec7c0_0, v0x55a77c7ec960_0;
S_0x55a77c7140b0 .scope module, "LD_1" "LD_1" 3 656;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "G";
P_0x55a77c5edcc0 .param/l "INIT" 0 3 657, C4<0>;
L_0x55a77c80a9c0 .functor BUFZ 1, v0x55a77c7ecf10_0, C4<0>, C4<0>, C4<0>;
o0x7f0a5d275378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eccd0_0 .net "D", 0 0, o0x7f0a5d275378;  0 drivers
o0x7f0a5d2753a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ecdb0_0 .net "G", 0 0, o0x7f0a5d2753a8;  0 drivers
v0x55a77c7ece70_0 .net "Q", 0 0, L_0x55a77c80a9c0;  1 drivers
v0x55a77c7ecf10_0 .var "q_out", 0 0;
E_0x55a77c7ecc50 .event edge, v0x55a77c7ecdb0_0, v0x55a77c7eccd0_0;
S_0x55a77c7782e0 .scope module, "LUT1" "LUT1" 3 32;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
P_0x55a77c5eaf60 .param/l "INIT" 0 3 33, +C4<00000000000000000000000000000000>;
o0x7f0a5d2754c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ed050_0 .net "I0", 0 0, o0x7f0a5d2754c8;  0 drivers
v0x55a77c7ed110_0 .net "O", 0 0, L_0x55a77c80abc0;  1 drivers
v0x55a77c7ed1d0_0 .net "idx", 0 0, L_0x55a77c80aac0;  1 drivers
L_0x7f0a5cfb74e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ed2c0_0 .net "lutdata", 1 0, L_0x7f0a5cfb74e0;  1 drivers
L_0x55a77c80aac0 .concat [ 1 0 0 0], o0x7f0a5d2754c8;
L_0x55a77c80abc0 .part/v L_0x7f0a5cfb74e0, L_0x55a77c80aac0, 1;
S_0x55a77c6d1e00 .scope module, "LUT2" "LUT2" 3 41;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
P_0x55a77c6d1f90 .param/l "INIT" 0 3 42, +C4<00000000000000000000000000000000>;
o0x7f0a5d2755e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ed400_0 .net "I0", 0 0, o0x7f0a5d2755e8;  0 drivers
o0x7f0a5d275618 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ed4c0_0 .net "I1", 0 0, o0x7f0a5d275618;  0 drivers
v0x55a77c7ed580_0 .net "O", 0 0, L_0x55a77c80ae30;  1 drivers
v0x55a77c7ed650_0 .net "idx", 1 0, L_0x55a77c80ad30;  1 drivers
L_0x7f0a5cfb7528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ed730_0 .net "lutdata", 3 0, L_0x7f0a5cfb7528;  1 drivers
L_0x55a77c80ad30 .concat [ 1 1 0 0], o0x7f0a5d2755e8, o0x7f0a5d275618;
L_0x55a77c80ae30 .part/v L_0x7f0a5cfb7528, L_0x55a77c80ad30, 1;
S_0x55a77c6d2080 .scope module, "LUT3" "LUT3" 3 50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
P_0x55a77c6d2210 .param/l "INIT" 0 3 51, +C4<00000000000000000000000000000000>;
o0x7f0a5d275768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ed8e0_0 .net "I0", 0 0, o0x7f0a5d275768;  0 drivers
o0x7f0a5d275798 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ed9a0_0 .net "I1", 0 0, o0x7f0a5d275798;  0 drivers
o0x7f0a5d2757c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eda60_0 .net "I2", 0 0, o0x7f0a5d2757c8;  0 drivers
v0x55a77c7edb00_0 .net "O", 0 0, L_0x55a77c80b100;  1 drivers
v0x55a77c7edbc0_0 .net "idx", 2 0, L_0x55a77c80afa0;  1 drivers
L_0x7f0a5cfb7570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7edcf0_0 .net "lutdata", 7 0, L_0x7f0a5cfb7570;  1 drivers
L_0x55a77c80afa0 .concat [ 1 1 1 0], o0x7f0a5d275768, o0x7f0a5d275798, o0x7f0a5d2757c8;
L_0x55a77c80b100 .part/v L_0x7f0a5cfb7570, L_0x55a77c80afa0, 1;
S_0x55a77c6cfd20 .scope module, "LUT4" "LUT4" 3 59;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
P_0x55a77c6cfeb0 .param/l "INIT" 0 3 60, +C4<00000000000000000000000000000000>;
o0x7f0a5d275948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ede50_0 .net "I0", 0 0, o0x7f0a5d275948;  0 drivers
o0x7f0a5d275978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7edf30_0 .net "I1", 0 0, o0x7f0a5d275978;  0 drivers
o0x7f0a5d2759a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7edff0_0 .net "I2", 0 0, o0x7f0a5d2759a8;  0 drivers
o0x7f0a5d2759d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee090_0 .net "I3", 0 0, o0x7f0a5d2759d8;  0 drivers
v0x55a77c7ee150_0 .net "O", 0 0, L_0x55a77c81b410;  1 drivers
v0x55a77c7ee260_0 .net "idx", 3 0, L_0x55a77c81b280;  1 drivers
L_0x7f0a5cfb75b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ee340_0 .net "lutdata", 15 0, L_0x7f0a5cfb75b8;  1 drivers
L_0x55a77c81b280 .concat [ 1 1 1 1], o0x7f0a5d275948, o0x7f0a5d275978, o0x7f0a5d2759a8, o0x7f0a5d2759d8;
L_0x55a77c81b410 .part/v L_0x7f0a5cfb75b8, L_0x55a77c81b280, 1;
S_0x55a77c6cff50 .scope module, "LUT5" "LUT5" 3 68;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
    .port_info 5 /INPUT 1 "I4";
P_0x55a77c6d00e0 .param/l "INIT" 0 3 69, +C4<00000000000000000000000000000000>;
o0x7f0a5d275b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee4c0_0 .net "I0", 0 0, o0x7f0a5d275b88;  0 drivers
o0x7f0a5d275bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee5a0_0 .net "I1", 0 0, o0x7f0a5d275bb8;  0 drivers
o0x7f0a5d275be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee660_0 .net "I2", 0 0, o0x7f0a5d275be8;  0 drivers
o0x7f0a5d275c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee700_0 .net "I3", 0 0, o0x7f0a5d275c18;  0 drivers
o0x7f0a5d275c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ee7c0_0 .net "I4", 0 0, o0x7f0a5d275c48;  0 drivers
v0x55a77c7ee8d0_0 .net "O", 0 0, L_0x55a77c81b740;  1 drivers
v0x55a77c7ee990_0 .net "idx", 4 0, L_0x55a77c81b5b0;  1 drivers
L_0x7f0a5cfb7600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7eea70_0 .net "lutdata", 31 0, L_0x7f0a5cfb7600;  1 drivers
LS_0x55a77c81b5b0_0_0 .concat [ 1 1 1 1], o0x7f0a5d275b88, o0x7f0a5d275bb8, o0x7f0a5d275be8, o0x7f0a5d275c18;
LS_0x55a77c81b5b0_0_4 .concat [ 1 0 0 0], o0x7f0a5d275c48;
L_0x55a77c81b5b0 .concat [ 4 1 0 0], LS_0x55a77c81b5b0_0_0, LS_0x55a77c81b5b0_0_4;
L_0x55a77c81b740 .part/v L_0x7f0a5cfb7600, L_0x55a77c81b5b0, 1;
S_0x55a77c6a5e50 .scope module, "LUT6" "LUT6" 3 77;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "I2";
    .port_info 4 /INPUT 1 "I3";
    .port_info 5 /INPUT 1 "I4";
    .port_info 6 /INPUT 1 "I5";
P_0x55a77c6a5fe0 .param/l "INIT" 0 3 78, +C4<00000000000000000000000000000000>;
o0x7f0a5d275e28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eec50_0 .net "I0", 0 0, o0x7f0a5d275e28;  0 drivers
o0x7f0a5d275e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eed30_0 .net "I1", 0 0, o0x7f0a5d275e58;  0 drivers
o0x7f0a5d275e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eedf0_0 .net "I2", 0 0, o0x7f0a5d275e88;  0 drivers
o0x7f0a5d275eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eee90_0 .net "I3", 0 0, o0x7f0a5d275eb8;  0 drivers
o0x7f0a5d275ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7eef50_0 .net "I4", 0 0, o0x7f0a5d275ee8;  0 drivers
o0x7f0a5d275f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef060_0 .net "I5", 0 0, o0x7f0a5d275f18;  0 drivers
v0x55a77c7ef120_0 .net "O", 0 0, L_0x55a77c81ba90;  1 drivers
v0x55a77c7ef1e0_0 .net "idx", 5 0, L_0x55a77c81b900;  1 drivers
L_0x7f0a5cfb7648 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ef2c0_0 .net "lutdata", 63 0, L_0x7f0a5cfb7648;  1 drivers
LS_0x55a77c81b900_0_0 .concat [ 1 1 1 1], o0x7f0a5d275e28, o0x7f0a5d275e58, o0x7f0a5d275e88, o0x7f0a5d275eb8;
LS_0x55a77c81b900_0_4 .concat [ 1 1 0 0], o0x7f0a5d275ee8, o0x7f0a5d275f18;
L_0x55a77c81b900 .concat [ 4 2 0 0], LS_0x55a77c81b900_0_0, LS_0x55a77c81b900_0_4;
L_0x55a77c81ba90 .part/v L_0x7f0a5cfb7648, L_0x55a77c81b900, 1;
S_0x55a77c6a6080 .scope module, "MUXCY" "MUXCY" 3 86;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CI";
    .port_info 2 /INPUT 1 "DI";
    .port_info 3 /INPUT 1 "S";
o0x7f0a5d276128 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef510_0 .net "CI", 0 0, o0x7f0a5d276128;  0 drivers
o0x7f0a5d276158 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef5f0_0 .net "DI", 0 0, o0x7f0a5d276158;  0 drivers
v0x55a77c7ef6b0_0 .net "O", 0 0, L_0x55a77c81bc00;  1 drivers
o0x7f0a5d2761b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef750_0 .net "S", 0 0, o0x7f0a5d2761b8;  0 drivers
L_0x55a77c81bc00 .functor MUXZ 1, o0x7f0a5d276158, o0x7f0a5d276128, o0x7f0a5d2761b8, C4<>;
S_0x55a77c6a6a80 .scope module, "MUXF7" "MUXF7" 3 92;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
o0x7f0a5d2762a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef8c0_0 .net "I0", 0 0, o0x7f0a5d2762a8;  0 drivers
o0x7f0a5d2762d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7ef9a0_0 .net "I1", 0 0, o0x7f0a5d2762d8;  0 drivers
v0x55a77c7efa60_0 .net "O", 0 0, L_0x55a77c81bd00;  1 drivers
o0x7f0a5d276338 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7efb00_0 .net "S", 0 0, o0x7f0a5d276338;  0 drivers
L_0x55a77c81bd00 .functor MUXZ 1, o0x7f0a5d2762a8, o0x7f0a5d2762d8, o0x7f0a5d276338, C4<>;
S_0x55a77c6a6c80 .scope module, "MUXF8" "MUXF8" 3 98;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /INPUT 1 "S";
o0x7f0a5d276428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7efc70_0 .net "I0", 0 0, o0x7f0a5d276428;  0 drivers
o0x7f0a5d276458 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7efd50_0 .net "I1", 0 0, o0x7f0a5d276458;  0 drivers
v0x55a77c7efe10_0 .net "O", 0 0, L_0x55a77c81be60;  1 drivers
o0x7f0a5d2764b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7efeb0_0 .net "S", 0 0, o0x7f0a5d2764b8;  0 drivers
L_0x55a77c81be60 .functor MUXZ 1, o0x7f0a5d276428, o0x7f0a5d276458, o0x7f0a5d2764b8, C4<>;
S_0x55a77c6bfa40 .scope module, "NAND" "NAND" 4 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7f0a5d2765a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d2765d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81bfc0 .functor AND 1, o0x7f0a5d2765a8, o0x7f0a5d2765d8, C4<1>, C4<1>;
L_0x55a77c81c0c0 .functor NOT 1, L_0x55a77c81bfc0, C4<0>, C4<0>, C4<0>;
v0x55a77c7f0020_0 .net "A", 0 0, o0x7f0a5d2765a8;  0 drivers
v0x55a77c7f0100_0 .net "B", 0 0, o0x7f0a5d2765d8;  0 drivers
v0x55a77c7f01c0_0 .net "Y", 0 0, L_0x55a77c81c0c0;  1 drivers
v0x55a77c7f0260_0 .net *"_ivl_0", 0 0, L_0x55a77c81bfc0;  1 drivers
S_0x55a77c6bfc20 .scope module, "NOR" "NOR" 4 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
o0x7f0a5d2766f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d276728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81c1b0 .functor OR 1, o0x7f0a5d2766f8, o0x7f0a5d276728, C4<0>, C4<0>;
L_0x55a77c81c280 .functor NOT 1, L_0x55a77c81c1b0, C4<0>, C4<0>, C4<0>;
v0x55a77c7f03c0_0 .net "A", 0 0, o0x7f0a5d2766f8;  0 drivers
v0x55a77c7f0480_0 .net "B", 0 0, o0x7f0a5d276728;  0 drivers
v0x55a77c7f0540_0 .net "Y", 0 0, L_0x55a77c81c280;  1 drivers
v0x55a77c7f0610_0 .net *"_ivl_0", 0 0, L_0x55a77c81c1b0;  1 drivers
S_0x55a77c6a9030 .scope module, "NOT" "NOT" 4 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
o0x7f0a5d276848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81c370 .functor NOT 1, o0x7f0a5d276848, C4<0>, C4<0>, C4<0>;
v0x55a77c7f0770_0 .net "A", 0 0, o0x7f0a5d276848;  0 drivers
v0x55a77c7f0830_0 .net "Y", 0 0, L_0x55a77c81c370;  1 drivers
S_0x55a77c6a91c0 .scope module, "OBUF" "OBUF" 3 9;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
o0x7f0a5d276908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81c410 .functor BUFZ 1, o0x7f0a5d276908, C4<0>, C4<0>, C4<0>;
v0x55a77c7f0950_0 .net "I", 0 0, o0x7f0a5d276908;  0 drivers
v0x55a77c7f0a10_0 .net "O", 0 0, L_0x55a77c81c410;  1 drivers
S_0x55a77c6a9350 .scope module, "OBUFT" "OBUFT" 3 15;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "I";
    .port_info 2 /INPUT 1 "T";
o0x7f0a5d2769c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f0b30_0 .net "I", 0 0, o0x7f0a5d2769c8;  0 drivers
v0x55a77c7f0bf0_0 .net "O", 0 0, L_0x55a77c81c4e0;  1 drivers
o0x7f0a5d276a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f0cb0_0 .net "T", 0 0, o0x7f0a5d276a28;  0 drivers
o0x7f0a5d276a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55a77c7f0d80_0 name=_ivl_0
L_0x55a77c81c4e0 .functor MUXZ 1, o0x7f0a5d2769c8, o0x7f0a5d276a58, o0x7f0a5d276a28, C4<>;
S_0x55a77c6a7a40 .scope module, "VCC" "VCC" 3 104;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "P";
L_0x7f0a5cfb7690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f0ee0_0 .net "P", 0 0, L_0x7f0a5cfb7690;  1 drivers
S_0x55a77c6a7bd0 .scope module, "VERIFIC_DFFRS" "VERIFIC_DFFRS" 5 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
o0x7f0a5d276b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1000_0 .net "clk", 0 0, o0x7f0a5d276b78;  0 drivers
o0x7f0a5d276ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f10e0_0 .net "d", 0 0, o0x7f0a5d276ba8;  0 drivers
v0x55a77c7f11a0_0 .var "q", 0 0;
o0x7f0a5d276c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1270_0 .net "r", 0 0, o0x7f0a5d276c08;  0 drivers
o0x7f0a5d276c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1330_0 .net "s", 0 0, o0x7f0a5d276c38;  0 drivers
E_0x55a77c625600 .event posedge, v0x55a77c7f1270_0, v0x55a77c7f1330_0, v0x55a77c7f1000_0;
S_0x55a77c6a7d60 .scope module, "VERIFIC_FADD" "VERIFIC_FADD" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "o";
L_0x7f0a5cfb7720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f1490_0 .net *"_ivl_10", 0 0, L_0x7f0a5cfb7720;  1 drivers
v0x55a77c7f1590_0 .net *"_ivl_11", 1 0, L_0x55a77c81cb60;  1 drivers
v0x55a77c7f1670_0 .net *"_ivl_13", 1 0, L_0x55a77c81cd10;  1 drivers
L_0x7f0a5cfb7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f1730_0 .net *"_ivl_16", 0 0, L_0x7f0a5cfb7768;  1 drivers
v0x55a77c7f1810_0 .net *"_ivl_17", 1 0, L_0x55a77c81ce70;  1 drivers
v0x55a77c7f1940_0 .net *"_ivl_3", 1 0, L_0x55a77c81c890;  1 drivers
L_0x7f0a5cfb76d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f1a20_0 .net *"_ivl_6", 0 0, L_0x7f0a5cfb76d8;  1 drivers
v0x55a77c7f1b00_0 .net *"_ivl_7", 1 0, L_0x55a77c81c9e0;  1 drivers
o0x7f0a5d276ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1be0_0 .net "a", 0 0, o0x7f0a5d276ed8;  0 drivers
o0x7f0a5d276f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1d30_0 .net "b", 0 0, o0x7f0a5d276f08;  0 drivers
o0x7f0a5d276f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f1df0_0 .net "cin", 0 0, o0x7f0a5d276f38;  0 drivers
v0x55a77c7f1eb0_0 .net "cout", 0 0, L_0x55a77c81c670;  1 drivers
v0x55a77c7f1f70_0 .net "o", 0 0, L_0x55a77c81c770;  1 drivers
L_0x55a77c81c670 .part L_0x55a77c81ce70, 1, 1;
L_0x55a77c81c770 .part L_0x55a77c81ce70, 0, 1;
L_0x55a77c81c890 .concat [ 1 1 0 0], o0x7f0a5d276f38, L_0x7f0a5cfb76d8;
L_0x55a77c81c9e0 .concat [ 1 1 0 0], o0x7f0a5d276ed8, L_0x7f0a5cfb7720;
L_0x55a77c81cb60 .arith/sum 2, L_0x55a77c81c890, L_0x55a77c81c9e0;
L_0x55a77c81cd10 .concat [ 1 1 0 0], o0x7f0a5d276f08, L_0x7f0a5cfb7768;
L_0x55a77c81ce70 .arith/sum 2, L_0x55a77c81cb60, L_0x55a77c81cd10;
S_0x55a77c6aa6d0 .scope module, "XORCY" "XORCY" 3 109;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "CI";
    .port_info 2 /INPUT 1 "LI";
o0x7f0a5d2770b8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f0a5d2770e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81cc00 .functor XOR 1, o0x7f0a5d2770b8, o0x7f0a5d2770e8, C4<0>, C4<0>;
v0x55a77c7f20d0_0 .net "CI", 0 0, o0x7f0a5d2770b8;  0 drivers
v0x55a77c7f21b0_0 .net "LI", 0 0, o0x7f0a5d2770e8;  0 drivers
v0x55a77c7f2270_0 .net "O", 0 0, L_0x55a77c81cc00;  1 drivers
S_0x55a77c6aa8b0 .scope module, "cyclone10gx_clkena" "cyclone10gx_clkena" 6 678;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inclk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "enaout";
    .port_info 3 /OUTPUT 1 "outclk";
P_0x55a77c6b1510 .param/str "clock_type" 0 6 685, "auto";
P_0x55a77c6b1550 .param/str "disable_mode" 0 6 689, "low";
P_0x55a77c6b1590 .param/str "ena_register_mode" 0 6 686, "always enabled";
P_0x55a77c6b15d0 .param/str "ena_register_power_up" 0 6 688, "high";
P_0x55a77c6b1610 .param/str "lpm_type" 0 6 687, "cyclone10gx_clkena";
P_0x55a77c6b1650 .param/str "test_syn" 0 6 690, "high";
o0x7f0a5d277208 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d100 .functor BUFZ 1, o0x7f0a5d277208, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb77b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f2390_0 .net/2u *"_ivl_0", 0 0, L_0x7f0a5cfb77b0;  1 drivers
v0x55a77c7f2470_0 .net "ena", 0 0, o0x7f0a5d277208;  0 drivers
v0x55a77c7f2530_0 .net "enaout", 0 0, L_0x55a77c81d100;  1 drivers
o0x7f0a5d277268 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f2600_0 .net "inclk", 0 0, o0x7f0a5d277268;  0 drivers
v0x55a77c7f26c0_0 .net "outclk", 0 0, L_0x55a77c81cfb0;  1 drivers
L_0x55a77c81cfb0 .functor MUXZ 1, L_0x7f0a5cfb77b0, o0x7f0a5d277268, o0x7f0a5d277208, C4<>;
S_0x55a77c6b6540 .scope module, "cyclone10gx_io_ibuf" "cyclone10gx_io_ibuf" 6 639;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "ibar";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /OUTPUT 1 "o";
P_0x55a77c7e45a0 .param/l "bus_hold" 0 6 642, +C4<00000000000000000000000000000000>;
P_0x55a77c7e45e0 .param/l "differential_mode" 0 6 641, +C4<00000000000000000000000000000000>;
P_0x55a77c7e4620 .param/l "lpm_type" 0 6 644, +C4<00000000000000000000000000000000>;
P_0x55a77c7e4660 .param/l "simulate_z_as" 0 6 643, +C4<00000000000000000000000000000000>;
o0x7f0a5d2773b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d1f0 .functor BUFZ 1, o0x7f0a5d2773b8, C4<0>, C4<0>, C4<0>;
o0x7f0a5d277388 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f2800_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d277388;  0 drivers
v0x55a77c7f28e0_0 .net "i", 0 0, o0x7f0a5d2773b8;  0 drivers
o0x7f0a5d2773e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f29a0_0 .net "ibar", 0 0, o0x7f0a5d2773e8;  0 drivers
v0x55a77c7f2a40_0 .net "o", 0 0, L_0x55a77c81d1f0;  1 drivers
S_0x55a77c6bd1c0 .scope module, "cyclone10gx_io_obuf" "cyclone10gx_io_obuf" 6 657;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /INPUT 16 "seriesterminationcontrol";
    .port_info 4 /INPUT 16 "parallelterminationcontrol";
    .port_info 5 /INPUT 1 "devoe";
    .port_info 6 /OUTPUT 1 "o";
    .port_info 7 /OUTPUT 1 "obar";
P_0x55a77c77d070 .param/l "bus_hold" 0 6 660, +C4<00000000000000000000000000000000>;
P_0x55a77c77d0b0 .param/l "lpm_type" 0 6 663, +C4<00000000000000000000000000000000>;
P_0x55a77c77d0f0 .param/l "open_drain_output" 0 6 659, +C4<00000000000000000000000000000000>;
P_0x55a77c77d130 .param/l "shift_series_termination_control" 0 6 661, +C4<00000000000000000000000000000000>;
P_0x55a77c77d170 .param/l "sim_dynamic_termination_control_is_connected" 0 6 662, +C4<00000000000000000000000000000000>;
o0x7f0a5d277568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d290 .functor BUFZ 1, o0x7f0a5d277568, C4<0>, C4<0>, C4<0>;
L_0x55a77c81d360 .functor NOT 1, o0x7f0a5d277568, C4<0>, C4<0>, C4<0>;
o0x7f0a5d277508 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f2bb0_0 .net "devoe", 0 0, o0x7f0a5d277508;  0 drivers
o0x7f0a5d277538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f2c90_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d277538;  0 drivers
v0x55a77c7f2d50_0 .net "i", 0 0, o0x7f0a5d277568;  0 drivers
v0x55a77c7f2df0_0 .net "o", 0 0, L_0x55a77c81d290;  1 drivers
v0x55a77c7f2eb0_0 .net "obar", 0 0, L_0x55a77c81d360;  1 drivers
o0x7f0a5d2775f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f2fc0_0 .net "oe", 0 0, o0x7f0a5d2775f8;  0 drivers
o0x7f0a5d277628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7f3080_0 .net "parallelterminationcontrol", 15 0, o0x7f0a5d277628;  0 drivers
o0x7f0a5d277658 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7f3160_0 .net "seriesterminationcontrol", 15 0, o0x7f0a5d277658;  0 drivers
S_0x55a77c6b07e0 .scope module, "cyclone10gx_lcell_comb" "cyclone10gx_lcell_comb" 6 484;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataa";
    .port_info 1 /INPUT 1 "datab";
    .port_info 2 /INPUT 1 "datac";
    .port_info 3 /INPUT 1 "datad";
    .port_info 4 /INPUT 1 "datae";
    .port_info 5 /INPUT 1 "dataf";
    .port_info 6 /INPUT 1 "datag";
    .port_info 7 /INPUT 1 "cin";
    .port_info 8 /INPUT 1 "sharein";
    .port_info 9 /OUTPUT 1 "combout";
    .port_info 10 /OUTPUT 1 "sumout";
    .port_info 11 /OUTPUT 1 "cout";
    .port_info 12 /OUTPUT 1 "shareout";
P_0x55a77c6fe5d0 .param/str "dont_touch" 0 6 495, "off";
P_0x55a77c6fe610 .param/str "extended_lut" 0 6 494, "off";
P_0x55a77c6fe650 .param/l "f0_mask" 1 6 501, C4<1111111111111111>;
P_0x55a77c6fe690 .param/l "f1_mask" 1 6 502, C4<1111111111111111>;
P_0x55a77c6fe6d0 .param/l "f2_mask" 1 6 503, C4<1111111111111111>;
P_0x55a77c6fe710 .param/l "f3_mask" 1 6 504, C4<1111111111111111>;
P_0x55a77c6fe750 .param/l "iextended_lut" 1 6 499, C4<0>;
P_0x55a77c6fe790 .param/l "ishared_arith" 1 6 498, C4<0>;
P_0x55a77c6fe7d0 .param/str "lpm_type" 0 6 496, "cyclone10gx_lcell_comb";
P_0x55a77c6fe810 .param/l "lut_mask" 0 6 492, C4<1111111111111111111111111111111111111111111111111111111111111111>;
P_0x55a77c6fe850 .param/str "shared_arith" 0 6 493, "off";
v0x55a77c7f50a0_0 .var "adder_input2", 0 0;
o0x7f0a5d277d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f5180_0 .net "cin", 0 0, o0x7f0a5d277d48;  0 drivers
v0x55a77c7f5240_0 .var "combout", 0 0;
v0x55a77c7f52e0_0 .var "cout", 0 0;
o0x7f0a5d277dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f53a0_0 .net "dataa", 0 0, o0x7f0a5d277dd8;  0 drivers
o0x7f0a5d277e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f5460_0 .net "datab", 0 0, o0x7f0a5d277e08;  0 drivers
o0x7f0a5d277e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f5520_0 .net "datac", 0 0, o0x7f0a5d277e38;  0 drivers
o0x7f0a5d277e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f55e0_0 .net "datad", 0 0, o0x7f0a5d277e68;  0 drivers
o0x7f0a5d277e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f56a0_0 .net "datae", 0 0, o0x7f0a5d277e98;  0 drivers
o0x7f0a5d277ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f57f0_0 .net "dataf", 0 0, o0x7f0a5d277ec8;  0 drivers
o0x7f0a5d277ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f58b0_0 .net "datag", 0 0, o0x7f0a5d277ef8;  0 drivers
v0x55a77c7f5970_0 .var "f0_out", 0 0;
v0x55a77c7f5a30_0 .var "f1_out", 0 0;
v0x55a77c7f5af0_0 .var "f2_f", 0 0;
v0x55a77c7f5bb0_0 .var "f2_input3", 0 0;
v0x55a77c7f5c70_0 .var "f2_out", 0 0;
v0x55a77c7f5d30_0 .var "f3_out", 0 0;
o0x7f0a5d278048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f5f00_0 .net "sharein", 0 0, o0x7f0a5d278048;  0 drivers
v0x55a77c7f5fc0_0 .var "shareout", 0 0;
v0x55a77c7f6080_0 .var "sumout", 0 0;
E_0x55a77c7f3390/0 .event edge, v0x55a77c7f5f00_0, v0x55a77c7f5180_0, v0x55a77c7f53a0_0, v0x55a77c7f5460_0;
E_0x55a77c7f3390/1 .event edge, v0x55a77c7f5520_0, v0x55a77c7f55e0_0, v0x55a77c7f56a0_0, v0x55a77c7f57f0_0;
E_0x55a77c7f3390/2 .event edge, v0x55a77c7f58b0_0;
E_0x55a77c7f3390 .event/or E_0x55a77c7f3390/0, E_0x55a77c7f3390/1, E_0x55a77c7f3390/2;
S_0x55a77c7f3440 .scope function.vec4.s1, "lut4" "lut4" 6 512, 6 512 0, S_0x55a77c6b07e0;
 .timescale 0 0;
v0x55a77c7f35f0_0 .var "dataa", 0 0;
v0x55a77c7f36d0_0 .var "datab", 0 0;
v0x55a77c7f3790_0 .var "datac", 0 0;
v0x55a77c7f3830_0 .var "datad", 0 0;
; Variable lut4 is vec4 return value of scope S_0x55a77c7f3440
v0x55a77c7f3a00_0 .var "mask", 15 0;
TD_cyclone10gx_lcell_comb.lut4 ;
    %load/vec4 v0x55a77c7f3830_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x55a77c7f3790_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x55a77c7f36d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_0.4, 10;
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 15, 5;
    %jmp/1 T_0.7, 11;
T_0.6 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 14, 5;
    %jmp/0 T_0.7, 11;
 ; End of false expr.
    %blend;
T_0.7;
    %jmp/1 T_0.5, 10;
T_0.4 ; End of true expr.
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.8, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 13, 5;
    %jmp/1 T_0.9, 11;
T_0.8 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 12, 5;
    %jmp/0 T_0.9, 11;
 ; End of false expr.
    %blend;
T_0.9;
    %jmp/0 T_0.5, 10;
 ; End of false expr.
    %blend;
T_0.5;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x55a77c7f36d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_0.10, 10;
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.12, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 11, 5;
    %jmp/1 T_0.13, 11;
T_0.12 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 10, 5;
    %jmp/0 T_0.13, 11;
 ; End of false expr.
    %blend;
T_0.13;
    %jmp/1 T_0.11, 10;
T_0.10 ; End of true expr.
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.14, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 9, 5;
    %jmp/1 T_0.15, 11;
T_0.14 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 8, 5;
    %jmp/0 T_0.15, 11;
 ; End of false expr.
    %blend;
T_0.15;
    %jmp/0 T_0.11, 10;
 ; End of false expr.
    %blend;
T_0.11;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55a77c7f3790_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.16, 9;
    %load/vec4 v0x55a77c7f36d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_0.18, 10;
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.20, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_0.21, 11;
T_0.20 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 6, 4;
    %jmp/0 T_0.21, 11;
 ; End of false expr.
    %blend;
T_0.21;
    %jmp/1 T_0.19, 10;
T_0.18 ; End of true expr.
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.22, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_0.23, 11;
T_0.22 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 4, 4;
    %jmp/0 T_0.23, 11;
 ; End of false expr.
    %blend;
T_0.23;
    %jmp/0 T_0.19, 10;
 ; End of false expr.
    %blend;
T_0.19;
    %jmp/1 T_0.17, 9;
T_0.16 ; End of true expr.
    %load/vec4 v0x55a77c7f36d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.26, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 3, 3;
    %jmp/1 T_0.27, 11;
T_0.26 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 2, 3;
    %jmp/0 T_0.27, 11;
 ; End of false expr.
    %blend;
T_0.27;
    %jmp/1 T_0.25, 10;
T_0.24 ; End of true expr.
    %load/vec4 v0x55a77c7f35f0_0;
    %flag_set/vec4 11;
    %jmp/0 T_0.28, 11;
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_0.29, 11;
T_0.28 ; End of true expr.
    %load/vec4 v0x55a77c7f3a00_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_0.29, 11;
 ; End of false expr.
    %blend;
T_0.29;
    %jmp/0 T_0.25, 10;
 ; End of false expr.
    %blend;
T_0.25;
    %jmp/0 T_0.17, 9;
 ; End of false expr.
    %blend;
T_0.17;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 1;  Assign to lut4 (store_vec4_to_lval)
    %end;
S_0x55a77c7f3ae0 .scope function.vec4.s1, "lut5" "lut5" 6 531, 6 531 0, S_0x55a77c6b07e0;
 .timescale 0 0;
v0x55a77c7f3ce0_0 .var "dataa", 0 0;
v0x55a77c7f3da0_0 .var "datab", 0 0;
v0x55a77c7f3e60_0 .var "datac", 0 0;
v0x55a77c7f3f00_0 .var "datad", 0 0;
v0x55a77c7f3fc0_0 .var "datae", 0 0;
v0x55a77c7f40d0_0 .var "e0_lut", 0 0;
v0x55a77c7f4190_0 .var "e0_mask", 15 0;
v0x55a77c7f4270_0 .var "e1_lut", 0 0;
v0x55a77c7f4330_0 .var "e1_mask", 31 16;
; Variable lut5 is vec4 return value of scope S_0x55a77c7f3ae0
v0x55a77c7f4560_0 .var "mask", 31 0;
TD_cyclone10gx_lcell_comb.lut5 ;
    %load/vec4 v0x55a77c7f4560_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55a77c7f4190_0, 0, 16;
    %load/vec4 v0x55a77c7f4560_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55a77c7f4330_0, 0, 16;
    %load/vec4 v0x55a77c7f4190_0;
    %load/vec4 v0x55a77c7f3ce0_0;
    %load/vec4 v0x55a77c7f3da0_0;
    %load/vec4 v0x55a77c7f3e60_0;
    %load/vec4 v0x55a77c7f3f00_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f40d0_0, 0, 1;
    %load/vec4 v0x55a77c7f4330_0;
    %load/vec4 v0x55a77c7f3ce0_0;
    %load/vec4 v0x55a77c7f3da0_0;
    %load/vec4 v0x55a77c7f3e60_0;
    %load/vec4 v0x55a77c7f3f00_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f4270_0, 0, 1;
    %end;
S_0x55a77c7f4640 .scope function.vec4.s1, "lut6" "lut6" 6 551, 6 551 0, S_0x55a77c6b07e0;
 .timescale 0 0;
v0x55a77c7f47d0_0 .var "dataa", 0 0;
v0x55a77c7f4890_0 .var "datab", 0 0;
v0x55a77c7f4950_0 .var "datac", 0 0;
v0x55a77c7f4a20_0 .var "datad", 0 0;
v0x55a77c7f4ae0_0 .var "datae", 0 0;
v0x55a77c7f4bf0_0 .var "dataf", 0 0;
v0x55a77c7f4cb0_0 .var "f0_mask", 31 0;
v0x55a77c7f4d90_0 .var "f1_mask", 63 32;
; Variable lut6 is vec4 return value of scope S_0x55a77c7f4640
v0x55a77c7f4fc0_0 .var "mask", 63 0;
TD_cyclone10gx_lcell_comb.lut6 ;
    %load/vec4 v0x55a77c7f4fc0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a77c7f4cb0_0, 0, 32;
    %load/vec4 v0x55a77c7f4fc0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a77c7f4d90_0, 0, 32;
    %load/vec4 v0x55a77c7f4fc0_0;
    %load/vec4 v0x55a77c7f4bf0_0;
    %load/vec4 v0x55a77c7f4ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f4a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f4950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f4890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f47d0_0;
    %concat/vec4; draw_concat_vec4
    %part/u 1;
    %ret/vec4 0, 0, 1;  Assign to lut6 (store_vec4_to_lval)
    %end;
S_0x55a77c6c33d0 .scope module, "cyclone10lp_clkena" "cyclone10lp_clkena" 6 459;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inclk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "enaout";
    .port_info 3 /OUTPUT 1 "outclk";
P_0x55a77c6c3560 .param/str "clock_type" 0 6 466, "auto";
P_0x55a77c6c35a0 .param/str "disable_mode" 0 6 470, "low";
P_0x55a77c6c35e0 .param/str "ena_register_mode" 0 6 467, "always enabled";
P_0x55a77c6c3620 .param/str "ena_register_power_up" 0 6 469, "high";
P_0x55a77c6c3660 .param/str "lpm_type" 0 6 468, "cyclone10lp_clkena";
P_0x55a77c6c36a0 .param/str "test_syn" 0 6 471, "high";
o0x7f0a5d278378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d5a0 .functor BUFZ 1, o0x7f0a5d278378, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb77f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7f6350_0 .net/2u *"_ivl_0", 0 0, L_0x7f0a5cfb77f8;  1 drivers
v0x55a77c7f6450_0 .net "ena", 0 0, o0x7f0a5d278378;  0 drivers
v0x55a77c7f6510_0 .net "enaout", 0 0, L_0x55a77c81d5a0;  1 drivers
o0x7f0a5d2783d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f65b0_0 .net "inclk", 0 0, o0x7f0a5d2783d8;  0 drivers
v0x55a77c7f6670_0 .net "outclk", 0 0, L_0x55a77c81d450;  1 drivers
L_0x55a77c81d450 .functor MUXZ 1, L_0x7f0a5cfb77f8, o0x7f0a5d2783d8, o0x7f0a5d278378, C4<>;
S_0x55a77c6c06c0 .scope module, "cyclone10lp_io_ibuf" "cyclone10lp_io_ibuf" 6 420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "ibar";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /OUTPUT 1 "o";
P_0x55a77c7e4490 .param/l "bus_hold" 0 6 423, +C4<00000000000000000000000000000000>;
P_0x55a77c7e44d0 .param/l "differential_mode" 0 6 422, +C4<00000000000000000000000000000000>;
P_0x55a77c7e4510 .param/l "lpm_type" 0 6 425, +C4<00000000000000000000000000000000>;
P_0x55a77c7e4550 .param/l "simulate_z_as" 0 6 424, +C4<00000000000000000000000000000000>;
o0x7f0a5d278528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d690 .functor BUFZ 1, o0x7f0a5d278528, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2784f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f67b0_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d2784f8;  0 drivers
v0x55a77c7f6890_0 .net "i", 0 0, o0x7f0a5d278528;  0 drivers
o0x7f0a5d278558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f6950_0 .net "ibar", 0 0, o0x7f0a5d278558;  0 drivers
v0x55a77c7f69f0_0 .net "o", 0 0, L_0x55a77c81d690;  1 drivers
S_0x55a77c6c9c20 .scope module, "cyclone10lp_io_obuf" "cyclone10lp_io_obuf" 6 438;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /INPUT 16 "seriesterminationcontrol";
    .port_info 4 /INPUT 16 "parallelterminationcontrol";
    .port_info 5 /INPUT 1 "devoe";
    .port_info 6 /OUTPUT 1 "o";
    .port_info 7 /OUTPUT 1 "obar";
P_0x55a77c6aaa40 .param/l "bus_hold" 0 6 441, +C4<00000000000000000000000000000000>;
P_0x55a77c6aaa80 .param/l "lpm_type" 0 6 444, +C4<00000000000000000000000000000000>;
P_0x55a77c6aaac0 .param/l "open_drain_output" 0 6 440, +C4<00000000000000000000000000000000>;
P_0x55a77c6aab00 .param/l "shift_series_termination_control" 0 6 442, +C4<00000000000000000000000000000000>;
P_0x55a77c6aab40 .param/l "sim_dynamic_termination_control_is_connected" 0 6 443, +C4<00000000000000000000000000000000>;
o0x7f0a5d2786d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81d730 .functor BUFZ 1, o0x7f0a5d2786d8, C4<0>, C4<0>, C4<0>;
L_0x55a77c81d800 .functor NOT 1, o0x7f0a5d2786d8, C4<0>, C4<0>, C4<0>;
o0x7f0a5d278678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f6b60_0 .net "devoe", 0 0, o0x7f0a5d278678;  0 drivers
o0x7f0a5d2786a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f6c40_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d2786a8;  0 drivers
v0x55a77c7f6d00_0 .net "i", 0 0, o0x7f0a5d2786d8;  0 drivers
v0x55a77c7f6da0_0 .net "o", 0 0, L_0x55a77c81d730;  1 drivers
v0x55a77c7f6e60_0 .net "obar", 0 0, L_0x55a77c81d800;  1 drivers
o0x7f0a5d278768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f6f70_0 .net "oe", 0 0, o0x7f0a5d278768;  0 drivers
o0x7f0a5d278798 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7f7030_0 .net "parallelterminationcontrol", 15 0, o0x7f0a5d278798;  0 drivers
o0x7f0a5d2787c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7f7110_0 .net "seriesterminationcontrol", 15 0, o0x7f0a5d2787c8;  0 drivers
S_0x55a77c6c4160 .scope module, "cyclone10lp_lcell_comb" "cyclone10lp_lcell_comb" 6 265;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataa";
    .port_info 1 /INPUT 1 "datab";
    .port_info 2 /INPUT 1 "datac";
    .port_info 3 /INPUT 1 "datad";
    .port_info 4 /INPUT 1 "datae";
    .port_info 5 /INPUT 1 "dataf";
    .port_info 6 /INPUT 1 "datag";
    .port_info 7 /INPUT 1 "cin";
    .port_info 8 /INPUT 1 "sharein";
    .port_info 9 /OUTPUT 1 "combout";
    .port_info 10 /OUTPUT 1 "sumout";
    .port_info 11 /OUTPUT 1 "cout";
    .port_info 12 /OUTPUT 1 "shareout";
P_0x55a77c6c42f0 .param/str "dont_touch" 0 6 276, "off";
P_0x55a77c6c4330 .param/str "extended_lut" 0 6 275, "off";
P_0x55a77c6c4370 .param/l "f0_mask" 1 6 282, C4<1111111111111111>;
P_0x55a77c6c43b0 .param/l "f1_mask" 1 6 283, C4<1111111111111111>;
P_0x55a77c6c43f0 .param/l "f2_mask" 1 6 284, C4<1111111111111111>;
P_0x55a77c6c4430 .param/l "f3_mask" 1 6 285, C4<1111111111111111>;
P_0x55a77c6c4470 .param/l "iextended_lut" 1 6 280, C4<0>;
P_0x55a77c6c44b0 .param/l "ishared_arith" 1 6 279, C4<0>;
P_0x55a77c6c44f0 .param/str "lpm_type" 0 6 277, "cyclone10lp_lcell_comb";
P_0x55a77c6c4530 .param/l "lut_mask" 0 6 273, C4<1111111111111111111111111111111111111111111111111111111111111111>;
P_0x55a77c6c4570 .param/str "shared_arith" 0 6 274, "off";
v0x55a77c7f8fc0_0 .var "adder_input2", 0 0;
o0x7f0a5d278eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f90a0_0 .net "cin", 0 0, o0x7f0a5d278eb8;  0 drivers
v0x55a77c7f9160_0 .var "combout", 0 0;
v0x55a77c7f9200_0 .var "cout", 0 0;
o0x7f0a5d278f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f92c0_0 .net "dataa", 0 0, o0x7f0a5d278f48;  0 drivers
o0x7f0a5d278f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f9380_0 .net "datab", 0 0, o0x7f0a5d278f78;  0 drivers
o0x7f0a5d278fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f9440_0 .net "datac", 0 0, o0x7f0a5d278fa8;  0 drivers
o0x7f0a5d278fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f9500_0 .net "datad", 0 0, o0x7f0a5d278fd8;  0 drivers
o0x7f0a5d279008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f95c0_0 .net "datae", 0 0, o0x7f0a5d279008;  0 drivers
o0x7f0a5d279038 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f9710_0 .net "dataf", 0 0, o0x7f0a5d279038;  0 drivers
o0x7f0a5d279068 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f97d0_0 .net "datag", 0 0, o0x7f0a5d279068;  0 drivers
v0x55a77c7f9890_0 .var "f0_out", 0 0;
v0x55a77c7f9950_0 .var "f1_out", 0 0;
v0x55a77c7f9a10_0 .var "f2_f", 0 0;
v0x55a77c7f9ad0_0 .var "f2_input3", 0 0;
v0x55a77c7f9b90_0 .var "f2_out", 0 0;
v0x55a77c7f9c50_0 .var "f3_out", 0 0;
o0x7f0a5d2791b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7f9e20_0 .net "sharein", 0 0, o0x7f0a5d2791b8;  0 drivers
v0x55a77c7f9ee0_0 .var "shareout", 0 0;
v0x55a77c7f9fa0_0 .var "sumout", 0 0;
E_0x55a77c7f7340/0 .event edge, v0x55a77c7f9e20_0, v0x55a77c7f90a0_0, v0x55a77c7f92c0_0, v0x55a77c7f9380_0;
E_0x55a77c7f7340/1 .event edge, v0x55a77c7f9440_0, v0x55a77c7f9500_0, v0x55a77c7f95c0_0, v0x55a77c7f9710_0;
E_0x55a77c7f7340/2 .event edge, v0x55a77c7f97d0_0;
E_0x55a77c7f7340 .event/or E_0x55a77c7f7340/0, E_0x55a77c7f7340/1, E_0x55a77c7f7340/2;
S_0x55a77c7f73f0 .scope function.vec4.s1, "lut4" "lut4" 6 293, 6 293 0, S_0x55a77c6c4160;
 .timescale 0 0;
v0x55a77c7f75a0_0 .var "dataa", 0 0;
v0x55a77c7f7680_0 .var "datab", 0 0;
v0x55a77c7f7740_0 .var "datac", 0 0;
v0x55a77c7f77e0_0 .var "datad", 0 0;
; Variable lut4 is vec4 return value of scope S_0x55a77c7f73f0
v0x55a77c7f79b0_0 .var "mask", 15 0;
TD_cyclone10lp_lcell_comb.lut4 ;
    %load/vec4 v0x55a77c7f77e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %load/vec4 v0x55a77c7f7740_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.32, 9;
    %load/vec4 v0x55a77c7f7680_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.34, 10;
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.36, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 15, 5;
    %jmp/1 T_3.37, 11;
T_3.36 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 14, 5;
    %jmp/0 T_3.37, 11;
 ; End of false expr.
    %blend;
T_3.37;
    %jmp/1 T_3.35, 10;
T_3.34 ; End of true expr.
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.38, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 13, 5;
    %jmp/1 T_3.39, 11;
T_3.38 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 12, 5;
    %jmp/0 T_3.39, 11;
 ; End of false expr.
    %blend;
T_3.39;
    %jmp/0 T_3.35, 10;
 ; End of false expr.
    %blend;
T_3.35;
    %jmp/1 T_3.33, 9;
T_3.32 ; End of true expr.
    %load/vec4 v0x55a77c7f7680_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.40, 10;
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.42, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 11, 5;
    %jmp/1 T_3.43, 11;
T_3.42 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 10, 5;
    %jmp/0 T_3.43, 11;
 ; End of false expr.
    %blend;
T_3.43;
    %jmp/1 T_3.41, 10;
T_3.40 ; End of true expr.
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.44, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 9, 5;
    %jmp/1 T_3.45, 11;
T_3.44 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 8, 5;
    %jmp/0 T_3.45, 11;
 ; End of false expr.
    %blend;
T_3.45;
    %jmp/0 T_3.41, 10;
 ; End of false expr.
    %blend;
T_3.41;
    %jmp/0 T_3.33, 9;
 ; End of false expr.
    %blend;
T_3.33;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %load/vec4 v0x55a77c7f7740_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.46, 9;
    %load/vec4 v0x55a77c7f7680_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.48, 10;
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.50, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_3.51, 11;
T_3.50 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 6, 4;
    %jmp/0 T_3.51, 11;
 ; End of false expr.
    %blend;
T_3.51;
    %jmp/1 T_3.49, 10;
T_3.48 ; End of true expr.
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.52, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_3.53, 11;
T_3.52 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 4, 4;
    %jmp/0 T_3.53, 11;
 ; End of false expr.
    %blend;
T_3.53;
    %jmp/0 T_3.49, 10;
 ; End of false expr.
    %blend;
T_3.49;
    %jmp/1 T_3.47, 9;
T_3.46 ; End of true expr.
    %load/vec4 v0x55a77c7f7680_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.54, 10;
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.56, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 3, 3;
    %jmp/1 T_3.57, 11;
T_3.56 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 2, 3;
    %jmp/0 T_3.57, 11;
 ; End of false expr.
    %blend;
T_3.57;
    %jmp/1 T_3.55, 10;
T_3.54 ; End of true expr.
    %load/vec4 v0x55a77c7f75a0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.58, 11;
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_3.59, 11;
T_3.58 ; End of true expr.
    %load/vec4 v0x55a77c7f79b0_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_3.59, 11;
 ; End of false expr.
    %blend;
T_3.59;
    %jmp/0 T_3.55, 10;
 ; End of false expr.
    %blend;
T_3.55;
    %jmp/0 T_3.47, 9;
 ; End of false expr.
    %blend;
T_3.47;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %ret/vec4 0, 0, 1;  Assign to lut4 (store_vec4_to_lval)
    %end;
S_0x55a77c7f7a90 .scope function.vec4.s1, "lut5" "lut5" 6 312, 6 312 0, S_0x55a77c6c4160;
 .timescale 0 0;
v0x55a77c7f7c90_0 .var "dataa", 0 0;
v0x55a77c7f7d50_0 .var "datab", 0 0;
v0x55a77c7f7e10_0 .var "datac", 0 0;
v0x55a77c7f7eb0_0 .var "datad", 0 0;
v0x55a77c7f7f70_0 .var "datae", 0 0;
v0x55a77c7f8080_0 .var "e0_lut", 0 0;
v0x55a77c7f8140_0 .var "e0_mask", 15 0;
v0x55a77c7f8220_0 .var "e1_lut", 0 0;
v0x55a77c7f82e0_0 .var "e1_mask", 31 16;
; Variable lut5 is vec4 return value of scope S_0x55a77c7f7a90
v0x55a77c7f8480_0 .var "mask", 31 0;
TD_cyclone10lp_lcell_comb.lut5 ;
    %load/vec4 v0x55a77c7f8480_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55a77c7f8140_0, 0, 16;
    %load/vec4 v0x55a77c7f8480_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55a77c7f82e0_0, 0, 16;
    %load/vec4 v0x55a77c7f8140_0;
    %load/vec4 v0x55a77c7f7c90_0;
    %load/vec4 v0x55a77c7f7d50_0;
    %load/vec4 v0x55a77c7f7e10_0;
    %load/vec4 v0x55a77c7f7eb0_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f8080_0, 0, 1;
    %load/vec4 v0x55a77c7f82e0_0;
    %load/vec4 v0x55a77c7f7c90_0;
    %load/vec4 v0x55a77c7f7d50_0;
    %load/vec4 v0x55a77c7f7e10_0;
    %load/vec4 v0x55a77c7f7eb0_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f8220_0, 0, 1;
    %end;
S_0x55a77c7f8560 .scope function.vec4.s1, "lut6" "lut6" 6 332, 6 332 0, S_0x55a77c6c4160;
 .timescale 0 0;
v0x55a77c7f86f0_0 .var "dataa", 0 0;
v0x55a77c7f87b0_0 .var "datab", 0 0;
v0x55a77c7f8870_0 .var "datac", 0 0;
v0x55a77c7f8940_0 .var "datad", 0 0;
v0x55a77c7f8a00_0 .var "datae", 0 0;
v0x55a77c7f8b10_0 .var "dataf", 0 0;
v0x55a77c7f8bd0_0 .var "f0_mask", 31 0;
v0x55a77c7f8cb0_0 .var "f1_mask", 63 32;
; Variable lut6 is vec4 return value of scope S_0x55a77c7f8560
v0x55a77c7f8ee0_0 .var "mask", 63 0;
TD_cyclone10lp_lcell_comb.lut6 ;
    %load/vec4 v0x55a77c7f8ee0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a77c7f8bd0_0, 0, 32;
    %load/vec4 v0x55a77c7f8ee0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a77c7f8cb0_0, 0, 32;
    %load/vec4 v0x55a77c7f8ee0_0;
    %load/vec4 v0x55a77c7f8b10_0;
    %load/vec4 v0x55a77c7f8a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f8940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f8870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f87b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7f86f0_0;
    %concat/vec4; draw_concat_vec4
    %part/u 1;
    %ret/vec4 0, 0, 1;  Assign to lut6 (store_vec4_to_lval)
    %end;
S_0x55a77c6c54b0 .scope module, "cyclonev_clkena" "cyclonev_clkena" 6 198;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inclk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "enaout";
    .port_info 3 /OUTPUT 1 "outclk";
P_0x55a77c6c5640 .param/str "clock_type" 0 6 205, "auto";
P_0x55a77c6c5680 .param/str "disable_mode" 0 6 209, "low";
P_0x55a77c6c56c0 .param/str "ena_register_mode" 0 6 206, "always enabled";
P_0x55a77c6c5700 .param/str "ena_register_power_up" 0 6 208, "high";
P_0x55a77c6c5740 .param/str "lpm_type" 0 6 207, "cyclonev_clkena";
P_0x55a77c6c5780 .param/str "test_syn" 0 6 210, "high";
o0x7f0a5d2794e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81da40 .functor BUFZ 1, o0x7f0a5d2794e8, C4<0>, C4<0>, C4<0>;
L_0x7f0a5cfb7840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7fa270_0 .net/2u *"_ivl_0", 0 0, L_0x7f0a5cfb7840;  1 drivers
v0x55a77c7fa370_0 .net "ena", 0 0, o0x7f0a5d2794e8;  0 drivers
v0x55a77c7fa430_0 .net "enaout", 0 0, L_0x55a77c81da40;  1 drivers
o0x7f0a5d279548 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fa4d0_0 .net "inclk", 0 0, o0x7f0a5d279548;  0 drivers
v0x55a77c7fa590_0 .net "outclk", 0 0, L_0x55a77c81d8f0;  1 drivers
L_0x55a77c81d8f0 .functor MUXZ 1, L_0x7f0a5cfb7840, o0x7f0a5d279548, o0x7f0a5d2794e8, C4<>;
S_0x55a77c6cdfd0 .scope module, "cyclonev_io_ibuf" "cyclonev_io_ibuf" 6 226;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "ibar";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /OUTPUT 1 "o";
P_0x55a77c6ce160 .param/l "bus_hold" 0 6 229, +C4<00000000000000000000000000000000>;
P_0x55a77c6ce1a0 .param/l "differential_mode" 0 6 228, +C4<00000000000000000000000000000000>;
P_0x55a77c6ce1e0 .param/l "lpm_type" 0 6 231, +C4<00000000000000000000000000000000>;
P_0x55a77c6ce220 .param/l "simulate_z_as" 0 6 230, +C4<00000000000000000000000000000000>;
o0x7f0a5d279698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81db30 .functor BUFZ 1, o0x7f0a5d279698, C4<0>, C4<0>, C4<0>;
o0x7f0a5d279668 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fa6d0_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d279668;  0 drivers
v0x55a77c7fa7b0_0 .net "i", 0 0, o0x7f0a5d279698;  0 drivers
o0x7f0a5d2796c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fa870_0 .net "ibar", 0 0, o0x7f0a5d2796c8;  0 drivers
v0x55a77c7fa910_0 .net "o", 0 0, L_0x55a77c81db30;  1 drivers
S_0x55a77c6ca9b0 .scope module, "cyclonev_io_obuf" "cyclonev_io_obuf" 6 244;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /INPUT 1 "oe";
    .port_info 2 /INPUT 1 "dynamicterminationcontrol";
    .port_info 3 /INPUT 16 "seriesterminationcontrol";
    .port_info 4 /INPUT 16 "parallelterminationcontrol";
    .port_info 5 /INPUT 1 "devoe";
    .port_info 6 /OUTPUT 1 "o";
    .port_info 7 /OUTPUT 1 "obar";
P_0x55a77c76a0f0 .param/l "bus_hold" 0 6 247, +C4<00000000000000000000000000000000>;
P_0x55a77c76a130 .param/l "lpm_type" 0 6 250, +C4<00000000000000000000000000000000>;
P_0x55a77c76a170 .param/l "open_drain_output" 0 6 246, +C4<00000000000000000000000000000000>;
P_0x55a77c76a1b0 .param/l "shift_series_termination_control" 0 6 248, +C4<00000000000000000000000000000000>;
P_0x55a77c76a1f0 .param/l "sim_dynamic_termination_control_is_connected" 0 6 249, +C4<00000000000000000000000000000000>;
o0x7f0a5d279848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a77c81dbd0 .functor BUFZ 1, o0x7f0a5d279848, C4<0>, C4<0>, C4<0>;
L_0x55a77c81dca0 .functor NOT 1, o0x7f0a5d279848, C4<0>, C4<0>, C4<0>;
o0x7f0a5d2797e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7faa80_0 .net "devoe", 0 0, o0x7f0a5d2797e8;  0 drivers
o0x7f0a5d279818 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fab60_0 .net "dynamicterminationcontrol", 0 0, o0x7f0a5d279818;  0 drivers
v0x55a77c7fac20_0 .net "i", 0 0, o0x7f0a5d279848;  0 drivers
v0x55a77c7facc0_0 .net "o", 0 0, L_0x55a77c81dbd0;  1 drivers
v0x55a77c7fad80_0 .net "obar", 0 0, L_0x55a77c81dca0;  1 drivers
o0x7f0a5d2798d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fae90_0 .net "oe", 0 0, o0x7f0a5d2798d8;  0 drivers
o0x7f0a5d279908 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7faf50_0 .net "parallelterminationcontrol", 15 0, o0x7f0a5d279908;  0 drivers
o0x7f0a5d279938 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a77c7fb030_0 .net "seriesterminationcontrol", 15 0, o0x7f0a5d279938;  0 drivers
S_0x55a77c6ced60 .scope module, "cyclonev_lcell_comb" "cyclonev_lcell_comb" 6 45;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataa";
    .port_info 1 /INPUT 1 "datab";
    .port_info 2 /INPUT 1 "datac";
    .port_info 3 /INPUT 1 "datad";
    .port_info 4 /INPUT 1 "datae";
    .port_info 5 /INPUT 1 "dataf";
    .port_info 6 /INPUT 1 "datag";
    .port_info 7 /INPUT 1 "cin";
    .port_info 8 /INPUT 1 "sharein";
    .port_info 9 /OUTPUT 1 "combout";
    .port_info 10 /OUTPUT 1 "sumout";
    .port_info 11 /OUTPUT 1 "cout";
    .port_info 12 /OUTPUT 1 "shareout";
P_0x55a77c6ceef0 .param/str "dont_touch" 0 6 56, "off";
P_0x55a77c6cef30 .param/str "extended_lut" 0 6 55, "off";
P_0x55a77c6cef70 .param/l "f0_mask" 1 6 62, C4<1111111111111111>;
P_0x55a77c6cefb0 .param/l "f1_mask" 1 6 63, C4<1111111111111111>;
P_0x55a77c6ceff0 .param/l "f2_mask" 1 6 64, C4<1111111111111111>;
P_0x55a77c6cf030 .param/l "f3_mask" 1 6 65, C4<1111111111111111>;
P_0x55a77c6cf070 .param/l "iextended_lut" 1 6 60, C4<0>;
P_0x55a77c6cf0b0 .param/l "ishared_arith" 1 6 59, C4<0>;
P_0x55a77c6cf0f0 .param/str "lpm_type" 0 6 57, "cyclonev_lcell_comb";
P_0x55a77c6cf130 .param/l "lut_mask" 0 6 53, C4<1111111111111111111111111111111111111111111111111111111111111111>;
P_0x55a77c6cf170 .param/str "shared_arith" 0 6 54, "off";
v0x55a77c7fcee0_0 .var "adder_input2", 0 0;
o0x7f0a5d27a028 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fcfc0_0 .net "cin", 0 0, o0x7f0a5d27a028;  0 drivers
v0x55a77c7fd080_0 .var "combout", 0 0;
v0x55a77c7fd120_0 .var "cout", 0 0;
o0x7f0a5d27a0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd1e0_0 .net "dataa", 0 0, o0x7f0a5d27a0b8;  0 drivers
o0x7f0a5d27a0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd2a0_0 .net "datab", 0 0, o0x7f0a5d27a0e8;  0 drivers
o0x7f0a5d27a118 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd360_0 .net "datac", 0 0, o0x7f0a5d27a118;  0 drivers
o0x7f0a5d27a148 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd420_0 .net "datad", 0 0, o0x7f0a5d27a148;  0 drivers
o0x7f0a5d27a178 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd4e0_0 .net "datae", 0 0, o0x7f0a5d27a178;  0 drivers
o0x7f0a5d27a1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd630_0 .net "dataf", 0 0, o0x7f0a5d27a1a8;  0 drivers
o0x7f0a5d27a1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fd6f0_0 .net "datag", 0 0, o0x7f0a5d27a1d8;  0 drivers
v0x55a77c7fd7b0_0 .var "f0_out", 0 0;
v0x55a77c7fd870_0 .var "f1_out", 0 0;
v0x55a77c7fd930_0 .var "f2_f", 0 0;
v0x55a77c7fd9f0_0 .var "f2_input3", 0 0;
v0x55a77c7fdab0_0 .var "f2_out", 0 0;
v0x55a77c7fdb70_0 .var "f3_out", 0 0;
o0x7f0a5d27a328 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fdd40_0 .net "sharein", 0 0, o0x7f0a5d27a328;  0 drivers
v0x55a77c7fde00_0 .var "shareout", 0 0;
v0x55a77c7fdec0_0 .var "sumout", 0 0;
E_0x55a77c7fb260/0 .event edge, v0x55a77c7fdd40_0, v0x55a77c7fcfc0_0, v0x55a77c7fd1e0_0, v0x55a77c7fd2a0_0;
E_0x55a77c7fb260/1 .event edge, v0x55a77c7fd360_0, v0x55a77c7fd420_0, v0x55a77c7fd4e0_0, v0x55a77c7fd630_0;
E_0x55a77c7fb260/2 .event edge, v0x55a77c7fd6f0_0;
E_0x55a77c7fb260 .event/or E_0x55a77c7fb260/0, E_0x55a77c7fb260/1, E_0x55a77c7fb260/2;
S_0x55a77c7fb310 .scope function.vec4.s1, "lut4" "lut4" 6 73, 6 73 0, S_0x55a77c6ced60;
 .timescale 0 0;
v0x55a77c7fb4c0_0 .var "dataa", 0 0;
v0x55a77c7fb5a0_0 .var "datab", 0 0;
v0x55a77c7fb660_0 .var "datac", 0 0;
v0x55a77c7fb700_0 .var "datad", 0 0;
; Variable lut4 is vec4 return value of scope S_0x55a77c7fb310
v0x55a77c7fb8d0_0 .var "mask", 15 0;
TD_cyclonev_lcell_comb.lut4 ;
    %load/vec4 v0x55a77c7fb700_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.60, 8;
    %load/vec4 v0x55a77c7fb660_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.62, 9;
    %load/vec4 v0x55a77c7fb5a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_6.64, 10;
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.66, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 15, 5;
    %jmp/1 T_6.67, 11;
T_6.66 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 14, 5;
    %jmp/0 T_6.67, 11;
 ; End of false expr.
    %blend;
T_6.67;
    %jmp/1 T_6.65, 10;
T_6.64 ; End of true expr.
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.68, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 13, 5;
    %jmp/1 T_6.69, 11;
T_6.68 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 12, 5;
    %jmp/0 T_6.69, 11;
 ; End of false expr.
    %blend;
T_6.69;
    %jmp/0 T_6.65, 10;
 ; End of false expr.
    %blend;
T_6.65;
    %jmp/1 T_6.63, 9;
T_6.62 ; End of true expr.
    %load/vec4 v0x55a77c7fb5a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_6.70, 10;
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.72, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 11, 5;
    %jmp/1 T_6.73, 11;
T_6.72 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 10, 5;
    %jmp/0 T_6.73, 11;
 ; End of false expr.
    %blend;
T_6.73;
    %jmp/1 T_6.71, 10;
T_6.70 ; End of true expr.
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.74, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 9, 5;
    %jmp/1 T_6.75, 11;
T_6.74 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 8, 5;
    %jmp/0 T_6.75, 11;
 ; End of false expr.
    %blend;
T_6.75;
    %jmp/0 T_6.71, 10;
 ; End of false expr.
    %blend;
T_6.71;
    %jmp/0 T_6.63, 9;
 ; End of false expr.
    %blend;
T_6.63;
    %jmp/1 T_6.61, 8;
T_6.60 ; End of true expr.
    %load/vec4 v0x55a77c7fb660_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.76, 9;
    %load/vec4 v0x55a77c7fb5a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_6.78, 10;
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.80, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_6.81, 11;
T_6.80 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 6, 4;
    %jmp/0 T_6.81, 11;
 ; End of false expr.
    %blend;
T_6.81;
    %jmp/1 T_6.79, 10;
T_6.78 ; End of true expr.
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.82, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_6.83, 11;
T_6.82 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 4, 4;
    %jmp/0 T_6.83, 11;
 ; End of false expr.
    %blend;
T_6.83;
    %jmp/0 T_6.79, 10;
 ; End of false expr.
    %blend;
T_6.79;
    %jmp/1 T_6.77, 9;
T_6.76 ; End of true expr.
    %load/vec4 v0x55a77c7fb5a0_0;
    %flag_set/vec4 10;
    %jmp/0 T_6.84, 10;
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.86, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 3, 3;
    %jmp/1 T_6.87, 11;
T_6.86 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 2, 3;
    %jmp/0 T_6.87, 11;
 ; End of false expr.
    %blend;
T_6.87;
    %jmp/1 T_6.85, 10;
T_6.84 ; End of true expr.
    %load/vec4 v0x55a77c7fb4c0_0;
    %flag_set/vec4 11;
    %jmp/0 T_6.88, 11;
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_6.89, 11;
T_6.88 ; End of true expr.
    %load/vec4 v0x55a77c7fb8d0_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_6.89, 11;
 ; End of false expr.
    %blend;
T_6.89;
    %jmp/0 T_6.85, 10;
 ; End of false expr.
    %blend;
T_6.85;
    %jmp/0 T_6.77, 9;
 ; End of false expr.
    %blend;
T_6.77;
    %jmp/0 T_6.61, 8;
 ; End of false expr.
    %blend;
T_6.61;
    %ret/vec4 0, 0, 1;  Assign to lut4 (store_vec4_to_lval)
    %end;
S_0x55a77c7fb9b0 .scope function.vec4.s1, "lut5" "lut5" 6 92, 6 92 0, S_0x55a77c6ced60;
 .timescale 0 0;
v0x55a77c7fbbb0_0 .var "dataa", 0 0;
v0x55a77c7fbc70_0 .var "datab", 0 0;
v0x55a77c7fbd30_0 .var "datac", 0 0;
v0x55a77c7fbdd0_0 .var "datad", 0 0;
v0x55a77c7fbe90_0 .var "datae", 0 0;
v0x55a77c7fbfa0_0 .var "e0_lut", 0 0;
v0x55a77c7fc060_0 .var "e0_mask", 15 0;
v0x55a77c7fc140_0 .var "e1_lut", 0 0;
v0x55a77c7fc200_0 .var "e1_mask", 31 16;
; Variable lut5 is vec4 return value of scope S_0x55a77c7fb9b0
v0x55a77c7fc3a0_0 .var "mask", 31 0;
TD_cyclonev_lcell_comb.lut5 ;
    %load/vec4 v0x55a77c7fc3a0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55a77c7fc060_0, 0, 16;
    %load/vec4 v0x55a77c7fc3a0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x55a77c7fc200_0, 0, 16;
    %load/vec4 v0x55a77c7fc060_0;
    %load/vec4 v0x55a77c7fbbb0_0;
    %load/vec4 v0x55a77c7fbc70_0;
    %load/vec4 v0x55a77c7fbd30_0;
    %load/vec4 v0x55a77c7fbdd0_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fbfa0_0, 0, 1;
    %load/vec4 v0x55a77c7fc200_0;
    %load/vec4 v0x55a77c7fbbb0_0;
    %load/vec4 v0x55a77c7fbc70_0;
    %load/vec4 v0x55a77c7fbd30_0;
    %load/vec4 v0x55a77c7fbdd0_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fc140_0, 0, 1;
    %end;
S_0x55a77c7fc480 .scope function.vec4.s1, "lut6" "lut6" 6 112, 6 112 0, S_0x55a77c6ced60;
 .timescale 0 0;
v0x55a77c7fc610_0 .var "dataa", 0 0;
v0x55a77c7fc6d0_0 .var "datab", 0 0;
v0x55a77c7fc790_0 .var "datac", 0 0;
v0x55a77c7fc860_0 .var "datad", 0 0;
v0x55a77c7fc920_0 .var "datae", 0 0;
v0x55a77c7fca30_0 .var "dataf", 0 0;
v0x55a77c7fcaf0_0 .var "f0_mask", 31 0;
v0x55a77c7fcbd0_0 .var "f1_mask", 63 32;
; Variable lut6 is vec4 return value of scope S_0x55a77c7fc480
v0x55a77c7fce00_0 .var "mask", 63 0;
TD_cyclonev_lcell_comb.lut6 ;
    %load/vec4 v0x55a77c7fce00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55a77c7fcaf0_0, 0, 32;
    %load/vec4 v0x55a77c7fce00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55a77c7fcbd0_0, 0, 32;
    %load/vec4 v0x55a77c7fce00_0;
    %load/vec4 v0x55a77c7fca30_0;
    %load/vec4 v0x55a77c7fc920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7fc860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7fc790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7fc6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a77c7fc610_0;
    %concat/vec4; draw_concat_vec4
    %part/u 1;
    %ret/vec4 0, 0, 1;  Assign to lut6 (store_vec4_to_lval)
    %end;
S_0x55a77c6390d0 .scope module, "dffeas" "dffeas" 6 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "clrn";
    .port_info 4 /INPUT 1 "prn";
    .port_info 5 /INPUT 1 "aload";
    .port_info 6 /INPUT 1 "asdata";
    .port_info 7 /INPUT 1 "sclr";
    .port_info 8 /INPUT 1 "sload";
    .port_info 9 /INPUT 1 "devclrn";
    .port_info 10 /INPUT 1 "devpor";
    .port_info 11 /OUTPUT 1 "q";
P_0x55a77c772b90 .param/str "dont_touch" 0 6 9, "false";
P_0x55a77c772bd0 .param/str "is_wysiwyg" 0 6 8, "false";
P_0x55a77c772c10 .param/str "lpm_type" 0 6 13, "dffeas";
P_0x55a77c772c50 .param/str "power_up" 0 6 7, "DONT_CARE";
P_0x55a77c772c90 .param/str "x_on_violation" 0 6 12, "on";
o0x7f0a5d27a628 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe210_0 .net "aload", 0 0, o0x7f0a5d27a628;  0 drivers
o0x7f0a5d27a658 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe2f0_0 .net "asdata", 0 0, o0x7f0a5d27a658;  0 drivers
o0x7f0a5d27a688 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe3b0_0 .net "clk", 0 0, o0x7f0a5d27a688;  0 drivers
o0x7f0a5d27a6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe450_0 .net "clrn", 0 0, o0x7f0a5d27a6b8;  0 drivers
o0x7f0a5d27a6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe510_0 .net "d", 0 0, o0x7f0a5d27a6e8;  0 drivers
o0x7f0a5d27a718 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe5d0_0 .net "devclrn", 0 0, o0x7f0a5d27a718;  0 drivers
o0x7f0a5d27a748 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe690_0 .net "devpor", 0 0, o0x7f0a5d27a748;  0 drivers
o0x7f0a5d27a778 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe750_0 .net "ena", 0 0, o0x7f0a5d27a778;  0 drivers
o0x7f0a5d27a7a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe810_0 .net "prn", 0 0, o0x7f0a5d27a7a8;  0 drivers
v0x55a77c7fe8d0_0 .var "q", 0 0;
o0x7f0a5d27a808 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fe990_0 .net "sclr", 0 0, o0x7f0a5d27a808;  0 drivers
o0x7f0a5d27a838 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a77c7fea50_0 .net "sload", 0 0, o0x7f0a5d27a838;  0 drivers
E_0x55a77c7fe190 .event posedge, v0x55a77c7fe3b0_0;
S_0x55a77c5c6680 .scope module, "testbench" "testbench" 7 9;
 .timescale 0 0;
v0x55a77c802ba0_0 .var "clk", 0 0;
v0x55a77c802c80_0 .var "wire0", 10 0;
v0x55a77c802d50_0 .var "wire1", 11 0;
v0x55a77c802e50_0 .var/s "wire2", 9 0;
v0x55a77c802f20_0 .var "wire3", 8 0;
v0x55a77c802fc0_0 .var/s "wire4", 10 0;
v0x55a77c803090_0 .net "y", 81 0, L_0x55a77c81dfb0;  1 drivers
E_0x55a77c7fed00 .event posedge, v0x55a77c802000_0;
S_0x55a77c7fed80 .scope module, "top1" "top" 7 17, 8 1 0, S_0x55a77c5c6680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 82 "y";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 11 "wire4";
    .port_info 3 /INPUT 9 "wire3";
    .port_info 4 /INPUT 10 "wire2";
    .port_info 5 /INPUT 12 "wire1";
    .port_info 6 /INPUT 11 "wire0";
L_0x55a77c81e660 .functor XOR 12, v0x55a77c802d50_0, L_0x55a77c81e4e0, C4<000000000000>, C4<000000000000>;
L_0x55a77c81e950 .functor OR 1, L_0x55a77c81e770, L_0x55a77c81e860, C4<0>, C4<0>;
L_0x55a77c81eba0 .functor OR 13, L_0x55a77c81e3a0, L_0x55a77c81ea60, C4<0000000000000>, C4<0000000000000>;
L_0x55a77c81ef90 .functor XNOR 24, L_0x55a77c81f000, L_0x55a77c81f140, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x7f0a5cfb7c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55a77c81fbe0 .functor OR 1, L_0x55a77c81f770, L_0x7f0a5cfb7c30, C4<0>, C4<0>;
L_0x7f0a5cfb7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7fef70_0 .net/2u *"_ivl_0", 0 0, L_0x7f0a5cfb7888;  1 drivers
v0x55a77c7ff070_0 .net *"_ivl_101", 1 0, L_0x55a77c820910;  1 drivers
v0x55a77c7ff150_0 .net *"_ivl_102", 17 0, L_0x55a77c8209b0;  1 drivers
L_0x7f0a5cfb7d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ff210_0 .net *"_ivl_105", 15 0, L_0x7f0a5cfb7d50;  1 drivers
v0x55a77c7ff2f0_0 .net *"_ivl_107", 0 0, L_0x55a77c820ba0;  1 drivers
L_0x7f0a5cfb78d0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ff400_0 .net *"_ivl_11", 6 0, L_0x7f0a5cfb78d0;  1 drivers
v0x55a77c7ff4e0_0 .net *"_ivl_111", 0 0, L_0x55a77c820f30;  1 drivers
L_0x7f0a5cfb7d98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ff5a0_0 .net *"_ivl_115", 9 0, L_0x7f0a5cfb7d98;  1 drivers
v0x55a77c7ff680_0 .net *"_ivl_117", 7 0, L_0x55a77c821280;  1 drivers
v0x55a77c7ff7f0_0 .net *"_ivl_12", 12 0, L_0x55a77c81e3a0;  1 drivers
L_0x7f0a5cfb7de0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ff8d0_0 .net *"_ivl_121", 13 0, L_0x7f0a5cfb7de0;  1 drivers
L_0x7f0a5cfb7918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ff9b0_0 .net *"_ivl_15", 1 0, L_0x7f0a5cfb7918;  1 drivers
v0x55a77c7ffa90_0 .net *"_ivl_16", 11 0, L_0x55a77c81e4e0;  1 drivers
L_0x7f0a5cfb7960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ffb70_0 .net *"_ivl_19", 0 0, L_0x7f0a5cfb7960;  1 drivers
v0x55a77c7ffc50_0 .net *"_ivl_2", 85 0, L_0x55a77c81dd90;  1 drivers
v0x55a77c7ffd30_0 .net *"_ivl_20", 11 0, L_0x55a77c81e660;  1 drivers
L_0x7f0a5cfb79a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c7ffe10_0 .net/2u *"_ivl_22", 8 0, L_0x7f0a5cfb79a8;  1 drivers
v0x55a77c800000_0 .net *"_ivl_24", 0 0, L_0x55a77c81e770;  1 drivers
L_0x7f0a5cfb79f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c8000c0_0 .net/2u *"_ivl_26", 8 0, L_0x7f0a5cfb79f0;  1 drivers
v0x55a77c8001a0_0 .net *"_ivl_28", 0 0, L_0x55a77c81e860;  1 drivers
v0x55a77c800260_0 .net *"_ivl_31", 0 0, L_0x55a77c81e950;  1 drivers
v0x55a77c800320_0 .net *"_ivl_32", 12 0, L_0x55a77c81ea60;  1 drivers
v0x55a77c800400_0 .net *"_ivl_34", 12 0, L_0x55a77c81eba0;  1 drivers
L_0x7f0a5cfb7a38 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c8004e0_0 .net/2u *"_ivl_36", 12 0, L_0x7f0a5cfb7a38;  1 drivers
v0x55a77c8005c0_0 .net *"_ivl_38", 0 0, L_0x55a77c81ecb0;  1 drivers
v0x55a77c800680_0 .net *"_ivl_41", 7 0, L_0x55a77c81ee50;  1 drivers
v0x55a77c800760_0 .net *"_ivl_42", 7 0, L_0x55a77c81eef0;  1 drivers
v0x55a77c800840_0 .net *"_ivl_44", 23 0, L_0x55a77c81f000;  1 drivers
L_0x7f0a5cfb7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c800920_0 .net *"_ivl_47", 15 0, L_0x7f0a5cfb7a80;  1 drivers
v0x55a77c800a00_0 .net *"_ivl_48", 23 0, L_0x55a77c81f140;  1 drivers
v0x55a77c800ae0_0 .net *"_ivl_50", 23 0, L_0x55a77c81ef90;  1 drivers
L_0x7f0a5cfb7ac8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c800bc0_0 .net/2u *"_ivl_52", 10 0, L_0x7f0a5cfb7ac8;  1 drivers
v0x55a77c800ca0_0 .net *"_ivl_54", 0 0, L_0x55a77c81f2e0;  1 drivers
v0x55a77c800d60_0 .net *"_ivl_56", 10 0, L_0x55a77c81f3d0;  1 drivers
L_0x7f0a5cfb7b10 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c800e40_0 .net/2u *"_ivl_58", 10 0, L_0x7f0a5cfb7b10;  1 drivers
v0x55a77c800f20_0 .net *"_ivl_60", 0 0, L_0x55a77c81f5e0;  1 drivers
v0x55a77c800fe0_0 .net *"_ivl_63", 8 0, L_0x55a77c81f6d0;  1 drivers
L_0x7f0a5cfb7b58 .functor BUFT 1, C4<001000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c8010c0_0 .net/2u *"_ivl_64", 8 0, L_0x7f0a5cfb7b58;  1 drivers
v0x55a77c8011a0_0 .net *"_ivl_66", 8 0, L_0x55a77c81f810;  1 drivers
L_0x7f0a5cfb7ba0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c801280_0 .net/2u *"_ivl_68", 8 0, L_0x7f0a5cfb7ba0;  1 drivers
v0x55a77c801360_0 .net *"_ivl_7", 4 0, L_0x55a77c81e0f0;  1 drivers
v0x55a77c801440_0 .net *"_ivl_70", 0 0, L_0x55a77c81f9a0;  1 drivers
L_0x7f0a5cfb7be8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c801500_0 .net/2u *"_ivl_72", 11 0, L_0x7f0a5cfb7be8;  1 drivers
v0x55a77c8015e0_0 .net *"_ivl_74", 0 0, L_0x55a77c81f770;  1 drivers
v0x55a77c8016a0_0 .net/2u *"_ivl_76", 0 0, L_0x7f0a5cfb7c30;  1 drivers
v0x55a77c801780_0 .net *"_ivl_79", 0 0, L_0x55a77c81fbe0;  1 drivers
v0x55a77c801840_0 .net *"_ivl_80", 23 0, L_0x55a77c81fcf0;  1 drivers
L_0x7f0a5cfb7c78 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c801920_0 .net *"_ivl_83", 22 0, L_0x7f0a5cfb7c78;  1 drivers
v0x55a77c801a00_0 .net *"_ivl_85", 0 0, L_0x55a77c81fef0;  1 drivers
v0x55a77c801ae0_0 .net *"_ivl_86", 23 0, L_0x55a77c81ff90;  1 drivers
L_0x7f0a5cfb7cc0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c801bc0_0 .net *"_ivl_89", 22 0, L_0x7f0a5cfb7cc0;  1 drivers
v0x55a77c801ca0_0 .net *"_ivl_90", 23 0, L_0x55a77c8201a0;  1 drivers
v0x55a77c801d80_0 .net *"_ivl_92", 23 0, L_0x55a77c820330;  1 drivers
v0x55a77c801e60_0 .net *"_ivl_95", 0 0, L_0x55a77c8205a0;  1 drivers
L_0x7f0a5cfb7d08 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a77c801f20_0 .net *"_ivl_99", 20 0, L_0x7f0a5cfb7d08;  1 drivers
v0x55a77c802000_0 .net "clk", 0 0, v0x55a77c802ba0_0;  1 drivers
v0x55a77c8020e0_0 .net "wire0", 10 0, v0x55a77c802c80_0;  1 drivers
v0x55a77c8021c0_0 .net "wire1", 11 0, v0x55a77c802d50_0;  1 drivers
v0x55a77c8022a0_0 .net/s "wire2", 9 0, v0x55a77c802e50_0;  1 drivers
v0x55a77c802380_0 .net "wire3", 8 0, v0x55a77c802f20_0;  1 drivers
v0x55a77c802460_0 .net/s "wire4", 10 0, v0x55a77c802fc0_0;  1 drivers
v0x55a77c802540_0 .net/s "wire5", 11 0, L_0x55a77c81e1e0;  1 drivers
v0x55a77c802620_0 .net "wire6", 21 0, L_0x55a77c820690;  1 drivers
v0x55a77c802700_0 .net "wire7", 17 0, L_0x55a77c820c90;  1 drivers
v0x55a77c8027e0_0 .net/s "wire8", 10 0, L_0x55a77c820fd0;  1 drivers
v0x55a77c8028c0_0 .net/s "wire9", 21 0, L_0x55a77c821320;  1 drivers
v0x55a77c8029a0_0 .net "y", 81 0, L_0x55a77c81dfb0;  alias, 1 drivers
LS_0x55a77c81dd90_0_0 .concat [ 1 12 22 18], L_0x7f0a5cfb7888, L_0x55a77c81e1e0, L_0x55a77c820690, L_0x55a77c820c90;
LS_0x55a77c81dd90_0_4 .concat [ 11 22 0 0], L_0x55a77c820fd0, L_0x55a77c821320;
L_0x55a77c81dd90 .concat [ 53 33 0 0], LS_0x55a77c81dd90_0_0, LS_0x55a77c81dd90_0_4;
L_0x55a77c81dfb0 .part L_0x55a77c81dd90, 0, 82;
L_0x55a77c81e0f0 .part v0x55a77c802f20_0, 3, 5;
L_0x55a77c81e1e0 .concat [ 5 7 0 0], L_0x55a77c81e0f0, L_0x7f0a5cfb78d0;
L_0x55a77c81e3a0 .concat [ 11 2 0 0], v0x55a77c802fc0_0, L_0x7f0a5cfb7918;
L_0x55a77c81e4e0 .concat [ 11 1 0 0], v0x55a77c802c80_0, L_0x7f0a5cfb7960;
L_0x55a77c81e770 .cmp/ne 9, v0x55a77c802f20_0, L_0x7f0a5cfb79a8;
L_0x55a77c81e860 .cmp/ne 9, v0x55a77c802f20_0, L_0x7f0a5cfb79f0;
L_0x55a77c81ea60 .concat [ 1 12 0 0], L_0x55a77c81e950, L_0x55a77c81e660;
L_0x55a77c81ecb0 .cmp/ne 13, L_0x55a77c81eba0, L_0x7f0a5cfb7a38;
L_0x55a77c81ee50 .part L_0x55a77c81e1e0, 0, 8;
L_0x55a77c81eef0 .concat [ 8 0 0 0], L_0x55a77c81ee50;
L_0x55a77c81f000 .concat [ 8 16 0 0], L_0x55a77c81eef0, L_0x7f0a5cfb7a80;
L_0x55a77c81f140 .concat [ 12 12 0 0], v0x55a77c802d50_0, v0x55a77c802d50_0;
L_0x55a77c81f2e0 .cmp/ne 11, v0x55a77c802c80_0, L_0x7f0a5cfb7ac8;
L_0x55a77c81f3d0 .functor MUXZ 11, v0x55a77c802c80_0, v0x55a77c802c80_0, L_0x55a77c81f2e0, C4<>;
L_0x55a77c81f5e0 .cmp/ne 11, L_0x55a77c81f3d0, L_0x7f0a5cfb7b10;
L_0x55a77c81f6d0 .part v0x55a77c802d50_0, 2, 9;
L_0x55a77c81f810 .functor MUXZ 9, L_0x7f0a5cfb7b58, L_0x55a77c81f6d0, L_0x55a77c81f5e0, C4<>;
L_0x55a77c81f9a0 .cmp/ne 9, L_0x55a77c81f810, L_0x7f0a5cfb7ba0;
L_0x55a77c81f770 .cmp/ne 12, v0x55a77c802d50_0, L_0x7f0a5cfb7be8;
L_0x55a77c81fcf0 .concat [ 1 23 0 0], L_0x55a77c81fbe0, L_0x7f0a5cfb7c78;
L_0x55a77c81fef0 .part v0x55a77c802c80_0, 9, 1;
L_0x55a77c81ff90 .concat [ 1 23 0 0], L_0x55a77c81fef0, L_0x7f0a5cfb7cc0;
L_0x55a77c8201a0 .functor MUXZ 24, L_0x55a77c81ff90, L_0x55a77c81fcf0, L_0x55a77c81f9a0, C4<>;
L_0x55a77c820330 .functor MUXZ 24, L_0x55a77c8201a0, L_0x55a77c81ef90, L_0x55a77c81ecb0, C4<>;
L_0x55a77c8205a0 .reduce/nor L_0x55a77c820330;
L_0x55a77c820690 .concat [ 1 21 0 0], L_0x55a77c8205a0, L_0x7f0a5cfb7d08;
L_0x55a77c820910 .part L_0x55a77c81e1e0, 2, 2;
L_0x55a77c8209b0 .concat [ 2 16 0 0], L_0x55a77c820910, L_0x7f0a5cfb7d50;
L_0x55a77c820ba0 .reduce/or v0x55a77c802e50_0;
L_0x55a77c820c90 .shift/r 18, L_0x55a77c8209b0, L_0x55a77c820ba0;
L_0x55a77c820f30 .reduce/nor L_0x55a77c81e1e0;
L_0x55a77c820fd0 .concat [ 1 10 0 0], L_0x55a77c820f30, L_0x7f0a5cfb7d98;
L_0x55a77c821280 .part L_0x55a77c81e1e0, 3, 8;
L_0x55a77c821320 .concat [ 8 14 0 0], L_0x55a77c821280, L_0x7f0a5cfb7de0;
    .scope S_0x55a77c7d6110;
T_9 ;
    %wait E_0x55a77c64eff0;
    %load/vec4 v0x55a77c5e5de0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55a77c5e5c60_0;
    %assign/vec4 v0x55a77c5e7750_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a77c7bdb40;
T_10 ;
    %wait E_0x55a77c68c330;
    %load/vec4 v0x55a77c5d0970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55a77c5d0550_0;
    %assign/vec4 v0x55a77c5d06b0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a77c5c6810;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c75cf10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55a77c5c6810;
T_12 ;
    %wait E_0x55a77c693f10;
    %load/vec4 v0x55a77c76a480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55a77c759d00_0;
    %nor/r;
    %load/vec4 v0x55a77c752000_0;
    %and;
    %assign/vec4 v0x55a77c75cfd0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55a77c5c6810;
T_13 ;
    %wait E_0x55a77c6950e0;
    %load/vec4 v0x55a77c759eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55a77c759d00_0;
    %load/vec4 v0x55a77c751f10_0;
    %and;
    %assign/vec4 v0x55a77c751e50_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a77c5c6810;
T_14 ;
    %wait E_0x55a77c657b80;
    %load/vec4 v0x55a77c751e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c752000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a77c76a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55a77c751e50_0;
    %nor/r;
    %assign/vec4 v0x55a77c752000_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55a77c5c6810;
T_15 ;
    %wait E_0x55a77c651310;
    %load/vec4 v0x55a77c75cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c751f10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a77c759eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55a77c75cfd0_0;
    %nor/r;
    %assign/vec4 v0x55a77c751f10_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a77c681cb0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c714290_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55a77c681cb0;
T_17 ;
    %wait E_0x55a77c6820b0;
    %load/vec4 v0x55a77c74a0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55a77c714620_0;
    %nor/r;
    %load/vec4 v0x55a77c713160_0;
    %and;
    %assign/vec4 v0x55a77c714350_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55a77c681cb0;
T_18 ;
    %wait E_0x55a77c682050;
    %load/vec4 v0x55a77c74d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55a77c714620_0;
    %load/vec4 v0x55a77c712e90_0;
    %and;
    %assign/vec4 v0x55a77c712dd0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55a77c681cb0;
T_19 ;
    %wait E_0x55a77c7551a0;
    %load/vec4 v0x55a77c712dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c713160_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55a77c74a0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55a77c712dd0_0;
    %nor/r;
    %assign/vec4 v0x55a77c713160_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55a77c681cb0;
T_20 ;
    %wait E_0x55a77c76a590;
    %load/vec4 v0x55a77c714350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c712e90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55a77c74d240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55a77c714350_0;
    %nor/r;
    %assign/vec4 v0x55a77c712e90_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55a77c642690;
T_21 ;
    %wait E_0x55a77c70e570;
    %load/vec4 v0x55a77c64c5a0_0;
    %load/vec4 v0x55a77c64c420_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x55a77c640320_0;
    %store/vec4 v0x55a77c64c1e0_0, 0, 1;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x55a77c6404b0_0;
    %store/vec4 v0x55a77c64c1e0_0, 0, 1;
    %jmp T_21.4;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c64c1e0_0, 0, 1;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c64c420_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c64c5a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c64c4e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c6498a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c64c1e0_0, 0, 1;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55a77c647000;
T_22 ;
    %wait E_0x55a77c64c660;
    %load/vec4 v0x55a77c650850_0;
    %load/vec4 v0x55a77c6506d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x55a77c644c20_0;
    %store/vec4 v0x55a77c63e5f0_0, 0, 1;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x55a77c644d80_0;
    %store/vec4 v0x55a77c63e5f0_0, 0, 1;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c63e5f0_0, 0, 1;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c6506d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c650850_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c650790_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c650910_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a77c63e5f0_0, 0, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55a77c65d530;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c664f00_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x55a77c65d530;
T_24 ;
    %wait E_0x55a77c65d8e0;
    %load/vec4 v0x55a77c6671f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55a77c667440_0;
    %nor/r;
    %load/vec4 v0x55a77c665080_0;
    %and;
    %assign/vec4 v0x55a77c664fc0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55a77c65d530;
T_25 ;
    %wait E_0x55a77c65d880;
    %load/vec4 v0x55a77c6672b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55a77c667440_0;
    %load/vec4 v0x55a77c6652c0_0;
    %and;
    %assign/vec4 v0x55a77c665200_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55a77c65d530;
T_26 ;
    %wait E_0x55a77c65d820;
    %load/vec4 v0x55a77c665200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c665080_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55a77c6671f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55a77c665200_0;
    %nor/r;
    %assign/vec4 v0x55a77c665080_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55a77c65d530;
T_27 ;
    %wait E_0x55a77c65d7a0;
    %load/vec4 v0x55a77c664fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6652c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55a77c6672b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55a77c664fc0_0;
    %nor/r;
    %assign/vec4 v0x55a77c6652c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55a77c662cd0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c660ff0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x55a77c662cd0;
T_29 ;
    %wait E_0x55a77c650b30;
    %load/vec4 v0x55a77c660c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55a77c660e10_0;
    %nor/r;
    %load/vec4 v0x55a77c678310_0;
    %and;
    %assign/vec4 v0x55a77c678250_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55a77c662cd0;
T_30 ;
    %wait E_0x55a77c650af0;
    %load/vec4 v0x55a77c660ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55a77c660e10_0;
    %load/vec4 v0x55a77c678550_0;
    %and;
    %assign/vec4 v0x55a77c678490_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55a77c662cd0;
T_31 ;
    %wait E_0x55a77c662fd0;
    %load/vec4 v0x55a77c678490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c678310_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55a77c660c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55a77c678490_0;
    %nor/r;
    %assign/vec4 v0x55a77c678310_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55a77c662cd0;
T_32 ;
    %wait E_0x55a77c665380;
    %load/vec4 v0x55a77c678250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c678550_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55a77c660ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55a77c678250_0;
    %nor/r;
    %assign/vec4 v0x55a77c678550_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55a77c7bd3e0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c676280_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x55a77c7adfe0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c671470_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55a77c7adfe0;
T_35 ;
    %wait E_0x55a77c66d480;
    %load/vec4 v0x55a77c6763d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c66f0f0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %delay 300, 0;
    %load/vec4 v0x55a77c671530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c66f0f0_0, 0, 1;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55a77c7adfe0;
T_36 ;
    %wait E_0x55a77c66d480;
    %load/vec4 v0x55a77c6763d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c66f1b0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %delay 400, 0;
    %load/vec4 v0x55a77c671530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %load/vec4 v0x55a77c66f0f0_0;
    %store/vec4 v0x55a77c66f1b0_0, 0, 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55a77c669150;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c680260_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x55a77c669150;
T_38 ;
    %wait E_0x55a77c669500;
    %load/vec4 v0x55a77c66f4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x55a77c6800c0_0;
    %nor/r;
    %load/vec4 v0x55a77c67de60_0;
    %and;
    %assign/vec4 v0x55a77c680320_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55a77c669150;
T_39 ;
    %wait E_0x55a77c6694a0;
    %load/vec4 v0x55a77c67ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55a77c6800c0_0;
    %load/vec4 v0x55a77c67e130_0;
    %and;
    %assign/vec4 v0x55a77c67e070_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55a77c669150;
T_40 ;
    %wait E_0x55a77c669440;
    %load/vec4 v0x55a77c67e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c67de60_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55a77c66f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x55a77c67e070_0;
    %nor/r;
    %assign/vec4 v0x55a77c67de60_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55a77c669150;
T_41 ;
    %wait E_0x55a77c6693c0;
    %load/vec4 v0x55a77c680320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c67e130_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55a77c67ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x55a77c680320_0;
    %nor/r;
    %assign/vec4 v0x55a77c67e130_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55a77c67bd40;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c67a3a0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x55a77c67bd40;
T_43 ;
    %wait E_0x55a77c67c140;
    %load/vec4 v0x55a77c679fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55a77c67a1c0_0;
    %nor/r;
    %load/vec4 v0x55a77c63cba0_0;
    %and;
    %assign/vec4 v0x55a77c63cae0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55a77c67bd40;
T_44 ;
    %wait E_0x55a77c67c0e0;
    %load/vec4 v0x55a77c67a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55a77c67a1c0_0;
    %load/vec4 v0x55a77c63ce70_0;
    %and;
    %assign/vec4 v0x55a77c63cdb0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55a77c67bd40;
T_45 ;
    %wait E_0x55a77c67c080;
    %load/vec4 v0x55a77c63cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c63cba0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55a77c679fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55a77c63cdb0_0;
    %nor/r;
    %assign/vec4 v0x55a77c63cba0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55a77c67bd40;
T_46 ;
    %wait E_0x55a77c67c000;
    %load/vec4 v0x55a77c63cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c63ce70_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55a77c67a050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x55a77c63cae0_0;
    %nor/r;
    %assign/vec4 v0x55a77c63ce70_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55a77c7ab9c0;
T_47 ;
    %wait E_0x55a77c5e68b0;
    %load/vec4 v0x55a77c693970_0;
    %assign/vec4 v0x55a77c690b30_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55a77c7ac600;
T_48 ;
    %wait E_0x55a77c693a30;
    %load/vec4 v0x55a77c68e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c690e10_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55a77c690eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c690e10_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x55a77c690d50_0;
    %assign/vec4 v0x55a77c690e10_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55a77c7ad280;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c68e460_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x55a77c7ad280;
T_50 ;
    %wait E_0x55a77c68e1a0;
    %load/vec4 v0x55a77c68e300_0;
    %assign/vec4 v0x55a77c68e460_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55a77c7a6840;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c68bdf0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x55a77c7a6840;
T_52 ;
    %wait E_0x55a77c68ba60;
    %load/vec4 v0x55a77c68bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c68bdf0_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55a77c7a6840;
T_53 ;
    %wait E_0x55a77c68ba00;
    %load/vec4 v0x55a77c68bc60_0;
    %assign/vec4 v0x55a77c68bdf0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55a77c7a1790;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c699c90_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x55a77c7a1790;
T_55 ;
    %wait E_0x55a77c685160;
    %load/vec4 v0x55a77c685360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c699c90_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55a77c7a1790;
T_56 ;
    %wait E_0x55a77c6850e0;
    %load/vec4 v0x55a77c6852a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x55a77c685400_0;
    %assign/vec4 v0x55a77c699c90_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55a77c7a2200;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c697f90_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x55a77c7a2200;
T_58 ;
    %wait E_0x55a77c699e70;
    %load/vec4 v0x55a77c697d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c697f90_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55a77c7a2200;
T_59 ;
    %wait E_0x55a77c699df0;
    %load/vec4 v0x55a77c697c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x55a77c697dc0_0;
    %assign/vec4 v0x55a77c697f90_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55a77c7a2e30;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c69ff20_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x55a77c7a2e30;
T_61 ;
    %wait E_0x55a77c6a23a0;
    %load/vec4 v0x55a77c6a24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c69ff20_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55a77c6a2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c69ff20_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55a77c7a2e30;
T_62 ;
    %wait E_0x55a77c699fb0;
    %load/vec4 v0x55a77c6a25a0_0;
    %assign/vec4 v0x55a77c69ff20_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55a77c7a3210;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c69dc80_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x55a77c7a3210;
T_64 ;
    %wait E_0x55a77c6a0100;
    %load/vec4 v0x55a77c6a0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c69dc80_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x55a77c69db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c69dc80_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55a77c7a3210;
T_65 ;
    %wait E_0x55a77c6a0080;
    %load/vec4 v0x55a77c6a0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x55a77c69da40_0;
    %assign/vec4 v0x55a77c69dc80_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55a77c7a3cc0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c683510_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x55a77c7a3cc0;
T_67 ;
    %wait E_0x55a77c69de40;
    %load/vec4 v0x55a77c69bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c683510_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x55a77c69bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c683510_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55a77c7a3cc0;
T_68 ;
    %wait E_0x55a77c763640;
    %load/vec4 v0x55a77c69bac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x55a77c69bc20_0;
    %assign/vec4 v0x55a77c683510_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x55a77c7a4a20;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c627830_0, 0, 1;
    %end;
    .thread T_69;
    .scope S_0x55a77c7a4a20;
T_70 ;
    %wait E_0x55a77c6836d0;
    %load/vec4 v0x55a77c683810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c627830_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x55a77c627660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c627830_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55a77c7a4a20;
T_71 ;
    %wait E_0x55a77c763b40;
    %load/vec4 v0x55a77c6838d0_0;
    %assign/vec4 v0x55a77c627830_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55a77c7a5910;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c629280_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x55a77c7a5910;
T_73 ;
    %wait E_0x55a77c627a10;
    %load/vec4 v0x55a77c629080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c629280_0, 0;
T_73.0 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55a77c7a5910;
T_74 ;
    %wait E_0x55a77c627990;
    %load/vec4 v0x55a77c629120_0;
    %assign/vec4 v0x55a77c629280_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55a77c7a0c80;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c62f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c62d140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c62f100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c62af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c62b060_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x55a77c7a0c80;
T_76 ;
    %wait E_0x55a77c62adb0;
    %load/vec4 v0x55a77c62cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62f1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62f100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62b060_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x55a77c62cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c62f1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c62d140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c62f100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62af00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c62b060_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55a77c7a0c80;
T_77 ;
    %wait E_0x55a77c6294f0;
    %load/vec4 v0x55a77c62b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c62af00_0, 0;
    %load/vec4 v0x55a77c62ce40_0;
    %assign/vec4 v0x55a77c62d140_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55a77c7a0c80;
T_78 ;
    %wait E_0x55a77c629490;
    %load/vec4 v0x55a77c62b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c62b060_0, 0;
    %load/vec4 v0x55a77c62cf00_0;
    %assign/vec4 v0x55a77c62f100_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55a77c7a0c80;
T_79 ;
    %wait E_0x55a77c629410;
    %load/vec4 v0x55a77c62b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x55a77c62f100_0;
    %assign/vec4 v0x55a77c62f1c0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x55a77c62d140_0;
    %assign/vec4 v0x55a77c62f1c0_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55a77c79bad0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6352c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c634320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6343e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c631710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c631850_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x55a77c79bad0;
T_81 ;
    %wait E_0x55a77c62f460;
    %load/vec4 v0x55a77c631910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55a77c634110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a77c634260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_81.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c631710_0, 0;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55a77c79bad0;
T_82 ;
    %wait E_0x55a77c62f400;
    %load/vec4 v0x55a77c631910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55a77c634110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a77c634260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_82.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c631850_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55a77c79bad0;
T_83 ;
    %wait E_0x55a77c62f460;
    %load/vec4 v0x55a77c634110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c634320_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x55a77c634260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c634320_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0x55a77c631910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x55a77c6319d0_0;
    %assign/vec4 v0x55a77c634320_0, 0;
T_83.4 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55a77c79bad0;
T_84 ;
    %wait E_0x55a77c62f400;
    %load/vec4 v0x55a77c634110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6343e0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x55a77c634260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c6343e0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x55a77c631910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x55a77c631a90_0;
    %assign/vec4 v0x55a77c6343e0_0, 0;
T_84.4 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x55a77c79bad0;
T_85 ;
    %wait E_0x55a77c62f380;
    %load/vec4 v0x55a77c631850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x55a77c6343e0_0;
    %assign/vec4 v0x55a77c6352c0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55a77c634320_0;
    %assign/vec4 v0x55a77c6352c0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55a77c79c6f0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c636600_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x55a77c79c6f0;
T_87 ;
    %wait E_0x55a77c635480;
    %load/vec4 v0x55a77c6355e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x55a77c6356a0_0;
    %assign/vec4 v0x55a77c636600_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55a77c79d3b0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c5c4aa0_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0x55a77c79d3b0;
T_89 ;
    %wait E_0x55a77c635740;
    %load/vec4 v0x55a77c636860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x55a77c636920_0;
    %assign/vec4 v0x55a77c5c4aa0_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55a77c79e070;
T_90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c5c58d0_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0x55a77c79e070;
T_91 ;
    %wait E_0x55a77c5c4c70;
    %load/vec4 v0x55a77c5c5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5c58d0_0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55a77c79e070;
T_92 ;
    %wait E_0x55a77c6369c0;
    %load/vec4 v0x55a77c5c4db0_0;
    %assign/vec4 v0x55a77c5c58d0_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x55a77c79ec90;
T_93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c58c020_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x55a77c79ec90;
T_94 ;
    %wait E_0x55a77c5c5ae0;
    %load/vec4 v0x55a77c58be50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c58c020_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55a77c79ec90;
T_95 ;
    %wait E_0x55a77c5c5a60;
    %load/vec4 v0x55a77c58bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x55a77c58bdb0_0;
    %assign/vec4 v0x55a77c58c020_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x55a77c79f700;
T_96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c624860_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x55a77c79f700;
T_97 ;
    %wait E_0x55a77c6344a0;
    %load/vec4 v0x55a77c624690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c624860_0, 0;
T_97.0 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55a77c79f700;
T_98 ;
    %wait E_0x55a77c62d200;
    %load/vec4 v0x55a77c624530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x55a77c6245f0_0;
    %assign/vec4 v0x55a77c624860_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x55a77c7a0170;
T_99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c625460_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x55a77c7a0170;
T_100 ;
    %wait E_0x55a77c625100;
    %load/vec4 v0x55a77c625300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c625460_0, 0;
T_100.0 ;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55a77c7a0170;
T_101 ;
    %wait E_0x55a77c625080;
    %load/vec4 v0x55a77c625240_0;
    %assign/vec4 v0x55a77c625460_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x55a77c79afc0;
T_102 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c621c10_0, 0, 1;
    %end;
    .thread T_102;
    .scope S_0x55a77c79afc0;
T_103 ;
    %wait E_0x55a77c637890;
    %load/vec4 v0x55a77c637b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c621c10_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x55a77c6379f0_0;
    %assign/vec4 v0x55a77c621c10_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x55a77c795ae0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6207f0_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x55a77c795ae0;
T_105 ;
    %wait E_0x55a77c621da0;
    %load/vec4 v0x55a77c6206e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6207f0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x55a77c621f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x55a77c621fc0_0;
    %assign/vec4 v0x55a77c6207f0_0, 0;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x55a77c796440;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c638490_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x55a77c796440;
T_107 ;
    %wait E_0x55a77c620950;
    %load/vec4 v0x55a77c638380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c638490_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x55a77c638160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x55a77c638220_0;
    %assign/vec4 v0x55a77c638490_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x55a77c797170;
T_108 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c61ecf0_0, 0, 1;
    %end;
    .thread T_108;
    .scope S_0x55a77c797170;
T_109 ;
    %wait E_0x55a77c637c10;
    %load/vec4 v0x55a77c61eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c61ecf0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55a77c61ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c61ecf0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x55a77c61e9c0_0;
    %assign/vec4 v0x55a77c61ecf0_0, 0;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55a77c797f40;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c61c2c0_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_0x55a77c797f40;
T_111 ;
    %wait E_0x55a77c61aaf0;
    %load/vec4 v0x55a77c61ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c61c2c0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x55a77c61c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c61c2c0_0, 0;
    %jmp T_111.3;
T_111.2 ;
    %load/vec4 v0x55a77c61ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x55a77c61ad10_0;
    %assign/vec4 v0x55a77c61c2c0_0, 0;
T_111.4 ;
T_111.3 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x55a77c798d10;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c604e10_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_0x55a77c798d10;
T_113 ;
    %wait E_0x55a77c7660c0;
    %load/vec4 v0x55a77c604c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c604e10_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x55a77c604d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c604e10_0, 0;
    %jmp T_113.3;
T_113.2 ;
    %load/vec4 v0x55a77c61c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %load/vec4 v0x55a77c604ae0_0;
    %assign/vec4 v0x55a77c604e10_0, 0;
T_113.4 ;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x55a77c799a40;
T_114 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c5ff050_0, 0, 1;
    %end;
    .thread T_114;
    .scope S_0x55a77c799a40;
T_115 ;
    %wait E_0x55a77c766f00;
    %load/vec4 v0x55a77c603100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c5ff050_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x55a77c6031c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5ff050_0, 0;
    %jmp T_115.3;
T_115.2 ;
    %load/vec4 v0x55a77c602fa0_0;
    %assign/vec4 v0x55a77c5ff050_0, 0;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x55a77c79a4b0;
T_116 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c600780_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_0x55a77c79a4b0;
T_117 ;
    %wait E_0x55a77c5ff1b0;
    %load/vec4 v0x55a77c5ff470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c600780_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55a77c5ff310_0;
    %assign/vec4 v0x55a77c600780_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x55a77c795180;
T_118 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c5e9100_0, 0, 1;
    %end;
    .thread T_118;
    .scope S_0x55a77c795180;
T_119 ;
    %wait E_0x55a77c6008c0;
    %load/vec4 v0x55a77c600b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5e9100_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x55a77c600a20_0;
    %assign/vec4 v0x55a77c5e9100_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x55a77c78a4d0;
T_120 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c5e3860_0, 0, 1;
    %end;
    .thread T_120;
    .scope S_0x55a77c78a4d0;
T_121 ;
    %wait E_0x55a77c5e9290;
    %load/vec4 v0x55a77c5e3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5e3860_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x55a77c5e93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x55a77c5e94b0_0;
    %assign/vec4 v0x55a77c5e3860_0, 0;
T_121.2 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x55a77c78b4b0;
T_122 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c5e55c0_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x55a77c78b4b0;
T_123 ;
    %wait E_0x55a77c5e39c0;
    %load/vec4 v0x55a77c5e54b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5e55c0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55a77c5e5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %load/vec4 v0x55a77c5e5350_0;
    %assign/vec4 v0x55a77c5e55c0_0, 0;
T_123.2 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55a77c78c530;
T_124 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c5e6cb0_0, 0, 1;
    %end;
    .thread T_124;
    .scope S_0x55a77c78c530;
T_125 ;
    %wait E_0x55a77c5e9550;
    %load/vec4 v0x55a77c5e6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5e6cb0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x55a77c5e6a90_0;
    %assign/vec4 v0x55a77c5e6cb0_0, 0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x55a77c78d710;
T_126 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c5cd750_0, 0, 1;
    %end;
    .thread T_126;
    .scope S_0x55a77c78d710;
T_127 ;
    %wait E_0x55a77c5cd490;
    %load/vec4 v0x55a77c5cd5f0_0;
    %assign/vec4 v0x55a77c5cd750_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55a77c791f70;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6d9450_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x55a77c791f70;
T_129 ;
    %wait E_0x55a77c5c9600;
    %load/vec4 v0x55a77c5c9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x55a77c5c9660_0;
    %assign/vec4 v0x55a77c6d9450_0, 0;
T_129.0 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x55a77c789700;
T_130 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6d3300_0, 0, 1;
    %end;
    .thread T_130;
    .scope S_0x55a77c789700;
T_131 ;
    %wait E_0x55a77c6d9590;
    %load/vec4 v0x55a77c6d95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6d3300_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55a77c6d9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x55a77c6d96d0_0;
    %assign/vec4 v0x55a77c6d3300_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x55a77c713ef0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6d0c00_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x55a77c713ef0;
T_133 ;
    %wait E_0x55a77c6d3490;
    %load/vec4 v0x55a77c6d3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6d0c00_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x55a77c6d36c0_0;
    %load/vec4 v0x55a77c6d0a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x55a77c6d3600_0;
    %assign/vec4 v0x55a77c6d0c00_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x55a77c787340;
T_134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c6bf040_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_0x55a77c787340;
T_135 ;
    %wait E_0x55a77c6d3760;
    %load/vec4 v0x55a77c6d0db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c6bf040_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x55a77c6bedd0_0;
    %nor/r;
    %load/vec4 v0x55a77c6bee70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x55a77c6bed10_0;
    %assign/vec4 v0x55a77c6bf040_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x55a77c787c00;
T_136 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c5b2580_0, 0, 1;
    %end;
    .thread T_136;
    .scope S_0x55a77c787c00;
T_137 ;
    %wait E_0x55a77c6bf1a0;
    %load/vec4 v0x55a77c5b2170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c5b2580_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x55a77c5b23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5b2580_0, 0;
    %jmp T_137.3;
T_137.2 ;
    %load/vec4 v0x55a77c5b2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.4, 8;
    %load/vec4 v0x55a77c5b2250_0;
    %assign/vec4 v0x55a77c5b2580_0, 0;
T_137.4 ;
T_137.3 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x55a77c788930;
T_138 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c5b2c40_0, 0, 1;
    %end;
    .thread T_138;
    .scope S_0x55a77c788930;
T_139 ;
    %wait E_0x55a77c5b26e0;
    %load/vec4 v0x55a77c5b2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c5b2c40_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x55a77c5b2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c5b2c40_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x55a77c5b2910_0;
    %load/vec4 v0x55a77c5b29b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %load/vec4 v0x55a77c5b2850_0;
    %assign/vec4 v0x55a77c5b2c40_0, 0;
T_139.4 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x55a77c7e0e00;
T_140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7e9f80_0, 0, 1;
    %end;
    .thread T_140;
    .scope S_0x55a77c7e0e00;
T_141 ;
    %wait E_0x55a77c684b70;
    %load/vec4 v0x55a77c7e9ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c7e9f80_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x55a77c7e9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7e9f80_0, 0;
    %jmp T_141.3;
T_141.2 ;
    %load/vec4 v0x55a77c7e9c50_0;
    %nor/r;
    %load/vec4 v0x55a77c7e9cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %load/vec4 v0x55a77c7e9b90_0;
    %assign/vec4 v0x55a77c7e9f80_0, 0;
T_141.4 ;
T_141.3 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x55a77c7e23d0;
T_142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7ea5a0_0, 0, 1;
    %end;
    .thread T_142;
    .scope S_0x55a77c7e23d0;
T_143 ;
    %wait E_0x55a77c683cf0;
    %load/vec4 v0x55a77c7ea190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c7ea5a0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x55a77c7ea3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7ea5a0_0, 0;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v0x55a77c7ea330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %load/vec4 v0x55a77c7ea270_0;
    %assign/vec4 v0x55a77c7ea5a0_0, 0;
T_143.4 ;
T_143.3 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x55a77c7b83c0;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7eaa80_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0x55a77c7b83c0;
T_145 ;
    %wait E_0x55a77c7ea700;
    %load/vec4 v0x55a77c7ea780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c7eaa80_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x55a77c7ea920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %load/vec4 v0x55a77c7ea860_0;
    %assign/vec4 v0x55a77c7eaa80_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x55a77c7b7ba0;
T_146 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7eaf90_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0x55a77c7b7ba0;
T_147 ;
    %wait E_0x55a77c7eac10;
    %load/vec4 v0x55a77c7ead70_0;
    %load/vec4 v0x55a77c7eae30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x55a77c7eac90_0;
    %assign/vec4 v0x55a77c7eaf90_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x55a77c781490;
T_148 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7eb4a0_0, 0, 1;
    %end;
    .thread T_148;
    .scope S_0x55a77c781490;
T_149 ;
    %wait E_0x55a77c7eb120;
    %load/vec4 v0x55a77c7eb280_0;
    %nor/r;
    %load/vec4 v0x55a77c7eb340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x55a77c7eb1a0_0;
    %assign/vec4 v0x55a77c7eb4a0_0, 0;
T_149.0 ;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x55a77c7775e0;
T_150 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c7eb9b0_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_0x55a77c7775e0;
T_151 ;
    %wait E_0x55a77c7eb630;
    %load/vec4 v0x55a77c7eb850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7eb9b0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x55a77c7eb790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %load/vec4 v0x55a77c7eb6b0_0;
    %assign/vec4 v0x55a77c7eb9b0_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x55a77c714f50;
T_152 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c7ebfe0_0, 0, 1;
    %end;
    .thread T_152;
    .scope S_0x55a77c714f50;
T_153 ;
    %wait E_0x55a77c7ebb40;
    %load/vec4 v0x55a77c7ebe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7ebfe0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x55a77c7ebcb0_0;
    %load/vec4 v0x55a77c7ebd70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x55a77c7ebbd0_0;
    %assign/vec4 v0x55a77c7ebfe0_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x55a77c7149b0;
T_154 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c7ec5e0_0, 0, 1;
    %end;
    .thread T_154;
    .scope S_0x55a77c7149b0;
T_155 ;
    %wait E_0x55a77c7ec140;
    %load/vec4 v0x55a77c7ec410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7ec5e0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x55a77c7ec2b0_0;
    %nor/r;
    %load/vec4 v0x55a77c7ec370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x55a77c7ec1d0_0;
    %assign/vec4 v0x55a77c7ec5e0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x55a77c7147d0;
T_156 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a77c7ecac0_0, 0, 1;
    %end;
    .thread T_156;
    .scope S_0x55a77c7147d0;
T_157 ;
    %wait E_0x55a77c7ec740;
    %load/vec4 v0x55a77c7ec960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7ecac0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x55a77c7ec8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x55a77c7ec7c0_0;
    %assign/vec4 v0x55a77c7ecac0_0, 0;
T_157.2 ;
T_157.1 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x55a77c7140b0;
T_158 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7ecf10_0, 0, 1;
    %end;
    .thread T_158;
    .scope S_0x55a77c7140b0;
T_159 ;
    %wait E_0x55a77c7ecc50;
    %load/vec4 v0x55a77c7ecdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %load/vec4 v0x55a77c7eccd0_0;
    %assign/vec4 v0x55a77c7ecf10_0, 0;
T_159.0 ;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x55a77c6a7bd0;
T_160 ;
    %wait E_0x55a77c625600;
    %load/vec4 v0x55a77c7f1270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c7f11a0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x55a77c7f1330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a77c7f11a0_0, 0;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0x55a77c7f10e0_0;
    %assign/vec4 v0x55a77c7f11a0_0, 0;
T_160.3 ;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x55a77c6b07e0;
T_161 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f5240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f6080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f52e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f5fc0_0, 0, 1;
    %end;
    .thread T_161;
    .scope S_0x55a77c6b07e0;
T_162 ;
    %wait E_0x55a77c7f3390;
    %load/vec4 v0x55a77c7f5520_0;
    %store/vec4 v0x55a77c7f5bb0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5520_0;
    %load/vec4 v0x55a77c7f55e0_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f5970_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5bb0_0;
    %load/vec4 v0x55a77c7f55e0_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f5a30_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5520_0;
    %load/vec4 v0x55a77c7f55e0_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f5c70_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5bb0_0;
    %load/vec4 v0x55a77c7f55e0_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f5d30_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5520_0;
    %load/vec4 v0x55a77c7f55e0_0;
    %load/vec4 v0x55a77c7f56a0_0;
    %load/vec4 v0x55a77c7f57f0_0;
    %store/vec4 v0x55a77c7f4bf0_0, 0, 1;
    %store/vec4 v0x55a77c7f4ae0_0, 0, 1;
    %store/vec4 v0x55a77c7f4a20_0, 0, 1;
    %store/vec4 v0x55a77c7f4950_0, 0, 1;
    %store/vec4 v0x55a77c7f4890_0, 0, 1;
    %store/vec4 v0x55a77c7f47d0_0, 0, 1;
    %store/vec4 v0x55a77c7f4fc0_0, 0, 64;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut6, S_0x55a77c7f4640;
    %store/vec4 v0x55a77c7f5240_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f53a0_0;
    %load/vec4 v0x55a77c7f5460_0;
    %load/vec4 v0x55a77c7f5520_0;
    %load/vec4 v0x55a77c7f57f0_0;
    %store/vec4 v0x55a77c7f3830_0, 0, 1;
    %store/vec4 v0x55a77c7f3790_0, 0, 1;
    %store/vec4 v0x55a77c7f36d0_0, 0, 1;
    %store/vec4 v0x55a77c7f35f0_0, 0, 1;
    %store/vec4 v0x55a77c7f3a00_0, 0, 16;
    %callf/vec4 TD_cyclone10gx_lcell_comb.lut4, S_0x55a77c7f3440;
    %store/vec4 v0x55a77c7f5af0_0, 0, 1;
    %load/vec4 v0x55a77c7f5af0_0;
    %nor/r;
    %store/vec4 v0x55a77c7f50a0_0, 0, 1;
    %load/vec4 v0x55a77c7f5180_0;
    %load/vec4 v0x55a77c7f5970_0;
    %xor;
    %load/vec4 v0x55a77c7f50a0_0;
    %xor;
    %store/vec4 v0x55a77c7f6080_0, 0, 1;
    %load/vec4 v0x55a77c7f5180_0;
    %load/vec4 v0x55a77c7f5970_0;
    %and;
    %load/vec4 v0x55a77c7f5180_0;
    %load/vec4 v0x55a77c7f50a0_0;
    %and;
    %or;
    %load/vec4 v0x55a77c7f5970_0;
    %load/vec4 v0x55a77c7f50a0_0;
    %and;
    %or;
    %store/vec4 v0x55a77c7f52e0_0, 0, 1;
    %load/vec4 v0x55a77c7f5c70_0;
    %store/vec4 v0x55a77c7f5fc0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x55a77c6c4160;
T_163 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f9160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f9fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7f9ee0_0, 0, 1;
    %end;
    .thread T_163;
    .scope S_0x55a77c6c4160;
T_164 ;
    %wait E_0x55a77c7f7340;
    %load/vec4 v0x55a77c7f9440_0;
    %store/vec4 v0x55a77c7f9ad0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9440_0;
    %load/vec4 v0x55a77c7f9500_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f9890_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9ad0_0;
    %load/vec4 v0x55a77c7f9500_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f9950_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9440_0;
    %load/vec4 v0x55a77c7f9500_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f9b90_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9ad0_0;
    %load/vec4 v0x55a77c7f9500_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f9c50_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9440_0;
    %load/vec4 v0x55a77c7f9500_0;
    %load/vec4 v0x55a77c7f95c0_0;
    %load/vec4 v0x55a77c7f9710_0;
    %store/vec4 v0x55a77c7f8b10_0, 0, 1;
    %store/vec4 v0x55a77c7f8a00_0, 0, 1;
    %store/vec4 v0x55a77c7f8940_0, 0, 1;
    %store/vec4 v0x55a77c7f8870_0, 0, 1;
    %store/vec4 v0x55a77c7f87b0_0, 0, 1;
    %store/vec4 v0x55a77c7f86f0_0, 0, 1;
    %store/vec4 v0x55a77c7f8ee0_0, 0, 64;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut6, S_0x55a77c7f8560;
    %store/vec4 v0x55a77c7f9160_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7f92c0_0;
    %load/vec4 v0x55a77c7f9380_0;
    %load/vec4 v0x55a77c7f9440_0;
    %load/vec4 v0x55a77c7f9710_0;
    %store/vec4 v0x55a77c7f77e0_0, 0, 1;
    %store/vec4 v0x55a77c7f7740_0, 0, 1;
    %store/vec4 v0x55a77c7f7680_0, 0, 1;
    %store/vec4 v0x55a77c7f75a0_0, 0, 1;
    %store/vec4 v0x55a77c7f79b0_0, 0, 16;
    %callf/vec4 TD_cyclone10lp_lcell_comb.lut4, S_0x55a77c7f73f0;
    %store/vec4 v0x55a77c7f9a10_0, 0, 1;
    %load/vec4 v0x55a77c7f9a10_0;
    %nor/r;
    %store/vec4 v0x55a77c7f8fc0_0, 0, 1;
    %load/vec4 v0x55a77c7f90a0_0;
    %load/vec4 v0x55a77c7f9890_0;
    %xor;
    %load/vec4 v0x55a77c7f8fc0_0;
    %xor;
    %store/vec4 v0x55a77c7f9fa0_0, 0, 1;
    %load/vec4 v0x55a77c7f90a0_0;
    %load/vec4 v0x55a77c7f9890_0;
    %and;
    %load/vec4 v0x55a77c7f90a0_0;
    %load/vec4 v0x55a77c7f8fc0_0;
    %and;
    %or;
    %load/vec4 v0x55a77c7f9890_0;
    %load/vec4 v0x55a77c7f8fc0_0;
    %and;
    %or;
    %store/vec4 v0x55a77c7f9200_0, 0, 1;
    %load/vec4 v0x55a77c7f9b90_0;
    %store/vec4 v0x55a77c7f9ee0_0, 0, 1;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x55a77c6ced60;
T_165 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7fd080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7fdec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7fd120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7fde00_0, 0, 1;
    %end;
    .thread T_165;
    .scope S_0x55a77c6ced60;
T_166 ;
    %wait E_0x55a77c7fb260;
    %load/vec4 v0x55a77c7fd360_0;
    %store/vec4 v0x55a77c7fd9f0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd360_0;
    %load/vec4 v0x55a77c7fd420_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fd7b0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd9f0_0;
    %load/vec4 v0x55a77c7fd420_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fd870_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd360_0;
    %load/vec4 v0x55a77c7fd420_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fdab0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd9f0_0;
    %load/vec4 v0x55a77c7fd420_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fdb70_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd360_0;
    %load/vec4 v0x55a77c7fd420_0;
    %load/vec4 v0x55a77c7fd4e0_0;
    %load/vec4 v0x55a77c7fd630_0;
    %store/vec4 v0x55a77c7fca30_0, 0, 1;
    %store/vec4 v0x55a77c7fc920_0, 0, 1;
    %store/vec4 v0x55a77c7fc860_0, 0, 1;
    %store/vec4 v0x55a77c7fc790_0, 0, 1;
    %store/vec4 v0x55a77c7fc6d0_0, 0, 1;
    %store/vec4 v0x55a77c7fc610_0, 0, 1;
    %store/vec4 v0x55a77c7fce00_0, 0, 64;
    %callf/vec4 TD_cyclonev_lcell_comb.lut6, S_0x55a77c7fc480;
    %store/vec4 v0x55a77c7fd080_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55a77c7fd1e0_0;
    %load/vec4 v0x55a77c7fd2a0_0;
    %load/vec4 v0x55a77c7fd360_0;
    %load/vec4 v0x55a77c7fd630_0;
    %store/vec4 v0x55a77c7fb700_0, 0, 1;
    %store/vec4 v0x55a77c7fb660_0, 0, 1;
    %store/vec4 v0x55a77c7fb5a0_0, 0, 1;
    %store/vec4 v0x55a77c7fb4c0_0, 0, 1;
    %store/vec4 v0x55a77c7fb8d0_0, 0, 16;
    %callf/vec4 TD_cyclonev_lcell_comb.lut4, S_0x55a77c7fb310;
    %store/vec4 v0x55a77c7fd930_0, 0, 1;
    %load/vec4 v0x55a77c7fd930_0;
    %nor/r;
    %store/vec4 v0x55a77c7fcee0_0, 0, 1;
    %load/vec4 v0x55a77c7fcfc0_0;
    %load/vec4 v0x55a77c7fd7b0_0;
    %xor;
    %load/vec4 v0x55a77c7fcee0_0;
    %xor;
    %store/vec4 v0x55a77c7fdec0_0, 0, 1;
    %load/vec4 v0x55a77c7fcfc0_0;
    %load/vec4 v0x55a77c7fd7b0_0;
    %and;
    %load/vec4 v0x55a77c7fcfc0_0;
    %load/vec4 v0x55a77c7fcee0_0;
    %and;
    %or;
    %load/vec4 v0x55a77c7fd7b0_0;
    %load/vec4 v0x55a77c7fcee0_0;
    %and;
    %or;
    %store/vec4 v0x55a77c7fd120_0, 0, 1;
    %load/vec4 v0x55a77c7fdab0_0;
    %store/vec4 v0x55a77c7fde00_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x55a77c6390d0;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c7fe8d0_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_0x55a77c6390d0;
T_168 ;
    %wait E_0x55a77c7fe190;
    %load/vec4 v0x55a77c7fe750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_168.0, 4;
    %load/vec4 v0x55a77c7fe990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_168.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a77c7fe8d0_0, 0;
    %jmp T_168.3;
T_168.2 ;
    %load/vec4 v0x55a77c7fe210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_168.4, 4;
    %load/vec4 v0x55a77c7fe2f0_0;
    %assign/vec4 v0x55a77c7fe8d0_0, 0;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v0x55a77c7fea50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_168.6, 4;
    %load/vec4 v0x55a77c7fe2f0_0;
    %assign/vec4 v0x55a77c7fe8d0_0, 0;
    %jmp T_168.7;
T_168.6 ;
    %load/vec4 v0x55a77c7fe510_0;
    %assign/vec4 v0x55a77c7fe8d0_0, 0;
T_168.7 ;
T_168.5 ;
T_168.3 ;
T_168.0 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x55a77c5c6680;
T_169 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a77c802ba0_0, 0, 1;
    %pushi/vec4 0, 0, 53;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2977151999, 0, 32;
    %concati/vec4 1890977, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2811974570, 0, 33;
    %concati/vec4 430358, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 4130719741, 0, 33;
    %concati/vec4 771078, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 4244335712, 0, 34;
    %concati/vec4 20476, 0, 19;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 4175211457, 0, 33;
    %concati/vec4 405065, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2926893987, 0, 32;
    %concati/vec4 2014450, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2393157544, 0, 32;
    %concati/vec4 1719479, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2443734686, 0, 32;
    %concati/vec4 1089554, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 4075637918, 0, 32;
    %concati/vec4 564127, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 3628299901, 0, 33;
    %concati/vec4 90806, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2357018208, 0, 32;
    %concati/vec4 963684, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2949602278, 0, 32;
    %concati/vec4 991169, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2778771694, 0, 32;
    %concati/vec4 1043228, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2305636493, 0, 32;
    %concati/vec4 1305521, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 3704396137, 0, 33;
    %concati/vec4 149950, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 3567903308, 0, 32;
    %concati/vec4 1614851, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 4245320542, 0, 35;
    %concati/vec4 99888, 0, 18;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 3943854163, 0, 33;
    %concati/vec4 180387, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 3116440181, 0, 33;
    %concati/vec4 889929, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2922506639, 0, 32;
    %concati/vec4 618493, 0, 21;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %pushi/vec4 2700806087, 0, 33;
    %concati/vec4 490761, 0, 20;
    %split/vec4 11;
    %store/vec4 v0x55a77c802c80_0, 0, 11;
    %split/vec4 12;
    %store/vec4 v0x55a77c802d50_0, 0, 12;
    %split/vec4 10;
    %store/vec4 v0x55a77c802e50_0, 0, 10;
    %split/vec4 9;
    %store/vec4 v0x55a77c802f20_0, 0, 9;
    %store/vec4 v0x55a77c802fc0_0, 0, 11;
    %delay 10, 0;
    %vpi_call 7 43 "$finish" {0 0 0};
    %end;
    .thread T_169;
    .scope S_0x55a77c5c6680;
T_170 ;
    %delay 5, 0;
    %load/vec4 v0x55a77c802ba0_0;
    %inv;
    %store/vec4 v0x55a77c802ba0_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x55a77c5c6680;
T_171 ;
    %wait E_0x55a77c7fed00;
    %vpi_call 7 48 "$strobe", "%b", v0x55a77c803090_0 {0 0 0};
    %jmp T_171;
    .thread T_171;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "/home/tsmc/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-e9014292f691742d70fb778b6aa3057dc5f6b9d58d82d5ee57b4aca96e38c0bc/share/data/cells_yosys.v";
    "/home/tsmc/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-e9014292f691742d70fb778b6aa3057dc5f6b9d58d82d5ee57b4aca96e38c0bc/share/data/cells_xilinx_7.v";
    "/home/tsmc/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-e9014292f691742d70fb778b6aa3057dc5f6b9d58d82d5ee57b4aca96e38c0bc/share/data/cells_cmos.v";
    "/home/tsmc/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-e9014292f691742d70fb778b6aa3057dc5f6b9d58d82d5ee57b4aca96e38c0bc/share/data/cells_verific.v";
    "/home/tsmc/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-e9014292f691742d70fb778b6aa3057dc5f6b9d58d82d5ee57b4aca96e38c0bc/share/data/cells_cyclone_v.v";
    "identity_testbench.v";
    "./syn_identity.v";
