<?xml version="1.0" ?>

<sfrfile core="tc11ib" xmlns="http://www.tasking.com/schema/sfrfile/v1.0">
	<header>

Version: @(#)regtc11ib-ext.xml	1.3 11/05/30
Generated from @(#)regtc11ib-ext.xml	1.3 11/05/30

This file contains all SFR and BIT names and on-chip register definitions
It is based on the following document(s):
- TC11IB_umsu_v11_1.pdf (April 2002)

Copyright 2002-2014 Altium BV

	</header>
	<group name="Core Base">
		<sfr name="core_base" address="0xF7E1" description="The base address off the memory for the CSFR's"/>
	</group>
	<group name="GPR" description="General Purpose Registers">
		<sfr name="A0" address="0xff80" description="Address Register 0"/>
		<sfr name="A1" address="0xff84" description="Address Register 1"/>
		<sfr name="A2" address="0xff88" description="Address Register 2"/>
		<sfr name="A3" address="0xff8c" description="Address Register 3"/>
		<sfr name="A4" address="0xff90" description="Address Register 4"/>
		<sfr name="A5" address="0xff94" description="Address Register 5"/>
		<sfr name="A6" address="0xff98" description="Address Register 6"/>
		<sfr name="A7" address="0xff9c" description="Address Register 7"/>
		<sfr name="A8" address="0xffa0" description="Address Register 8"/>
		<sfr name="A9" address="0xffa4" description="Address Register 9"/>
		<sfr name="A10" address="0xffa8" description="Address Register 10"/>
		<sfr name="SP" address="0xffa8" description="Stack Pointer"/>
		<sfr name="A11" address="0xffac" description="Address Register 11"/>
		<sfr name="RA" address="0xffac" description="Return Address"/>
		<sfr name="A12" address="0xffb0" description="Address Register 12"/>
		<sfr name="A13" address="0xffb4" description="Address Register 13"/>
		<sfr name="A14" address="0xffb8" description="Address Register 14"/>
		<sfr name="A15" address="0xffbc" description="Address Register 15"/>
		<sfr name="D0" address="0xff00" description="Data Register 0"/>
		<sfr name="D1" address="0xff04" description="Data Register 1"/>
		<sfr name="D2" address="0xff08" description="Data Register 2"/>
		<sfr name="D3" address="0xff0c" description="Data Register 3"/>
		<sfr name="D4" address="0xff10" description="Data Register 4"/>
		<sfr name="D5" address="0xff14" description="Data Register 5"/>
		<sfr name="D6" address="0xff18" description="Data Register 6"/>
		<sfr name="D7" address="0xff1c" description="Data Register 7"/>
		<sfr name="D8" address="0xff20" description="Data Register 8"/>
		<sfr name="D9" address="0xff24" description="Data Register 9"/>
		<sfr name="D10" address="0xff28" description="Data Register 10"/>
		<sfr name="D11" address="0xff2c" description="Data Register 11"/>
		<sfr name="D12" address="0xff30" description="Data Register 12"/>
		<sfr name="D13" address="0xff34" description="Data Register 13"/>
		<sfr name="D14" address="0xff38" description="Data Register 14"/>
		<sfr name="D15" address="0xff3c" description="Data Register 15"/>
	</group>
	<group name="CSFR" description="Core Special Function Registers">
		<sfr name="LCX" address="0xFE3C" description="Free CSA List Limit Pointer"/>
		<sfr name="FCX" address="0xFE38" description="Free CSA List Head Pointer"/>
		<sfr name="ICR" address="0xFE2C" description="Interrupt Unit Control Register"/>
		<sfr name="ISP" address="0xFE28" description="Interrupt Stack Pointer"/>
		<sfr name="BTV" address="0xFE24" description="Base Address of Trap Vector Table Pointer."/>
		<sfr name="BIV" address="0xFE20" description="Base Address of Interrupt Vector Table"/>
		<sfr name="SYSCON" address="0xFE14" description="System Configuration Control Register"/>
		<sfr name="PC" address="0xFE08" description="Program Counter"/>
		<sfr name="PSW" address="0xFE04" description="Program Status Word"/>
		<sfr name="PCXI" address="0xFE00" description="Previous Context Info Register"/>
		<sfr name="DCX" address="0xFD44" description="Debug Context Save Area Pointer"/>
		<sfr name="DMS" address="0xFD40" description="Debug Monitor Start Address Register (read-only)"/>
		<sfr name="TR1EVT" address="0xFD24" description="Trigger Event 1 Specifier"/>
		<sfr name="TR0EVT" address="0xFD20" description="Trigger Event 0 Specifier"/>
		<sfr name="SWEVT" address="0xFD10" description="Software Break Event Specifier"/>
		<sfr name="CREVT" address="0xFD0C" description="Emulator Resource Protection Event Specifier"/>
		<sfr name="EXEVT" address="0xFD08" description="External Break Input Event Specifier"/>
		<sfr name="DBGSR" address="0xFD00" description="Debug Status Register"/>
		<sfr name="CPM1" address="0xE280" description="Code Protection Mode Register, Set 1 (2 bytes)"/>
		<sfr name="CPM0" address="0xE200" description="Code Protection Mode Register, Set 0 (2 bytes)"/>
		<sfr name="DPM1" address="0xE080" description="Data Protection Mode Register, Set 1 (4 bytes)"/>
		<sfr name="DPM0" address="0xE000" description="Data Protection Mode Register, Set 0 (4 bytes)"/>
		<sfr name="CPR1_1U" address="0xD40C" description="Code Seg. Prot. Reg. 1, Set 1, upper"/>
		<sfr name="CPR1_1L" address="0xD408" description="Code Seg. Prot. Reg. 1, Set 1, lower"/>
		<sfr name="CPR1_0U" address="0xD404" description="Code Seg. Prot. Reg. 0, Set 1, upper"/>
		<sfr name="CPR1_0L" address="0xD400" description="Code Seg. Prot. Reg. 0, Set 1, lower"/>
		<sfr name="CPR0_1U" address="0xD00C" description="Code Seg. Prot. Reg. 1, Set 0, upper"/>
		<sfr name="CPR0_1L" address="0xD008" description="Code Seg. Prot. Reg. 1, Set 0, lower"/>
		<sfr name="CPR0_0U" address="0xD004" description="Code Seg. Prot. Reg. 0, Set 0, upper"/>
		<sfr name="CPR0_0L" address="0xD000" description="Code Seg. Prot. Reg. 0, Set 0, lower"/>
		<sfr name="DPR1_3U" address="0xC41C" description="Data Seg. Prot. Reg. 3, Set 1, upper"/>
		<sfr name="DPR1_3L" address="0xC418" description="Data Seg. Prot. Reg. 3, Set 1, lower"/>
		<sfr name="DPR1_2U" address="0xC414" description="Data Seg. Prot. Reg. 2, Set 1, upper"/>
		<sfr name="DPR1_2L" address="0xC410" description="Data Seg. Prot. Reg. 2, Set 1, lower"/>
		<sfr name="DPR1_1U" address="0xC40C" description="Data Seg. Prot. Reg. 1, Set 1, upper"/>
		<sfr name="DPR1_1L" address="0xC408" description="Data Seg. Prot. Reg. 1, Set 1, lower"/>
		<sfr name="DPR1_0U" address="0xC404" description="Data Seg. Prot. Reg. 0, Set 1, upper"/>
		<sfr name="DPR1_0L" address="0xC400" description="Data Seg. Prot. Reg. 0, Set 1, lower"/>
		<sfr name="DPR0_3U" address="0xC01C" description="Data Seg. Prot. Reg. 3, Set 0, upper"/>
		<sfr name="DPR0_3L" address="0xC018" description="Data Seg. Prot. Reg. 3, Set 0, lower"/>
		<sfr name="DPR0_2U" address="0xC014" description="Data Seg. Prot. Reg. 2, Set 0, upper"/>
		<sfr name="DPR0_2L" address="0xC010" description="Data Seg. Prot. Reg. 2, Set 0, lower"/>
		<sfr name="DPR0_1U" address="0xC00C" description="Data Seg. Prot. Reg. 1, Set 0, upper"/>
		<sfr name="DPR0_1L" address="0xC008" description="Data Seg. Prot. Reg. 1, Set 0, lower"/>
		<sfr name="DPR0_0U" address="0xC004" description="Data Seg. Prot. Reg. 0, Set 0, upper"/>
		<sfr name="DPR0_0L" address="0xC000" description="Data Seg. Prot. Reg. 0, Set 0, lower"/>
		<sfr name="MMU_TFA" address="0x8018" description="MMU Translation Fault Address Register"/>
		<sfr name="MMU_TPX" address="0x8014" description="MMU MMU Translation Page Index Register"/>
		<sfr name="MMU_TPA" address="0x8010" description="MMU Translation Physical Address Register"/>
		<sfr name="MMU_TVA" address="0x800C" description="MMU Translation Virtual Address Register"/>
		<sfr name="MMU_ID" address="0x8008" description="MMU Module Identification Register"/>
		<sfr name="MMU_ASI" address="0x8004" description="MMU Address Space Identifier Register"/>
		<sfr name="MMU_CON" address="0x8000" description="MMU Configuration Register"/>
	</group>
	<group name="LFI" description="LMB to FPI Bus Bridge">
		<sfrtype name="LFI_CON_type">
			<bitfield name="SPLT" start="0" end="0" description="Split Mode Functionality"/>
		</sfrtype>
		<sfr name="LFI_CON" address="0xF87FFF10" sfrtype="LFI_CON_type" description="LFI Configuration Register"/>
		<sfrtype name="LFI_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" description="Module Revision Number"/>
			<bitfield name="MOD_ID" start="8" end="31" access="r" description="Module Identification Number"/>
		</sfrtype>
		<sfr name="LFI_ID" address="0xF87FFF08" sfrtype="LFI_ID_type" description="LFI Identification Register"/>
	</group>
	<group name="LCU" description="LMB Bus Control Unit">
		<sfrtype name="LCU_SRC_type">
			<bitfield name="SRPN" start="0" end="7" qualify="__sfrbit32" description="Service Request Priority Number."/>
			<bitfield name="TOS" start="10" end="11" qualify="__sfrbit32" description="Type-of-Service Control."/>
			<bitfield name="SRE" start="12" end="12" qualify="__sfrbit32" description="Service Request Enable Control."/>
			<bitfield name="SRR" start="13" end="13" access="r" qualify="__sfrbit32" description="Service Request Flag."/>
			<bitfield name="CLRR" start="14" end="14" qualify="__sfrbit32" description="Request Flag Clear Bit."/>
			<bitfield name="SETR" start="15" end="15" qualify="__sfrbit32" description="Request Flag Set Bit."/>
		</sfrtype>
		<sfr name="LCU_SRC" address="0xF87FFEFC" sfrtype="LCU_SRC_type" description="LCU Service Request Control Register"/>
		<sfrtype name="LCU_EDAT_type">
			<bitfield name="LMBDAT" start="0" end="31" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LCU_EDAT" address="0xF87FFE28" sfrtype="LCU_EDAT_type" description="LCU Error Data Capture Register (64-bit register)"/>
		<sfrtype name="LCU_EADD_type">
			<bitfield name="LMBADR" start="0" end="31" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="LCU_EADD" address="0xF87FFE24" sfrtype="LCU_EADD_type" description="LCU Error Address Capture Register"/>
		<sfrtype name="LCU_EATT_type">
			<bitfield name="LOCK" start="0" end="0" qualify="__sfrbit32" description="Capture Register Lock State."/>
			<bitfield name="ACK" start="20" end="21" qualify="__sfrbit32" description="Captured LMB-Bus Acknowledge Code"/>
			<bitfield name="WR" start="22" end="22" qualify="__sfrbit32" description="Captured LMB-Bus Write signal"/>
			<bitfield name="RD" start="23" end="23" qualify="__sfrbit32" description="Captured LMB-Bus Read signal"/>
			<bitfield name="TAG" start="24" end="26" qualify="__sfrbit32" description="Captured LMB-Bus TAG"/>
			<bitfield name="OPC" start="28" end="31" qualify="__sfrbit32" description="Captured LMB-Bus Opcode"/>
		</sfrtype>
		<sfr name="LCU_EATT" address="0xF87FFE20" sfrtype="LCU_EATT_type" description="LCU Error Attribute Capture Register"/>
		<sfrtype name="LCU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" qualify="__sfrbit32" description="System Timer Module Revision Number."/>
			<bitfield name="MOD_32B" start="8" end="15" access="r" qualify="__sfrbit32" description="Indicates a 32-bit ID register."/>
			<bitfield name="MOD" start="16" end="31" access="r" qualify="__sfrbit32" description="System Timer Module Identification Number."/>
		</sfrtype>
		<sfr name="LCU_ID" address="0xF87FFE08" sfrtype="LCU_ID_type" description="LCU Identification Register"/>
	</group>
	<group name="PMU" description="Program Memory Unit">
		<sfrtype name="PMU_CON2_type">
			<bitfield name="PCSZ" start="0" end="1" access="r" qualify="__sfrbit32" description="8KB Instruction cache"/>
			<bitfield name="PMEMSZ" start="4" end="6" access="r" qualify="__sfrbit32" description="32KB Program memory"/>
		</sfrtype>
		<sfr name="PMU_CON2" address="0xF87FFD18" sfrtype="PMU_CON2_type" default = "0x32" description="PMU Control Register 2"/>
		<sfrtype name="PMU_CON1_type">
			<bitfield name="CCINV" start="0" end="0" qualify="__sfrbit32" description="Code Cache Invalidate Control"/>
		</sfrtype>
		<sfr name="PMU_CON1" address="0xF87FFD14" sfrtype="PMU_CON1_type" description="PMU Control Register 1"/>
		<sfrtype name="PMU_CON0_type">
			<bitfield name="CCBYP" start="1" end="1" access="rw" qualify="__sfrbit32" description="Instruction Cache Bypass">
			<value value="0" description="Disabled"/>
			<value value="1" description="Enabled"/>
			</bitfield>
		</sfrtype>
<!-- The CPU reset value of PMU_CON0 is 0x2, it is set to zero to enable the cache by default. -->
		<sfr name="PMU_CON0" address="0xF87FFD10" sfrtype="PMU_CON0_type" default="0x0" description="PMU Control Register 0"/>
		<sfrtype name="PMU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" qualify="__sfrbit32" description="Module Revision Number"/>
			<bitfield name="MOD_ID" start="8" end="31" qualify="__sfrbit32" description="Module Identification Number"/>
		</sfrtype>
		<sfr name="PMU_ID" address="0xF87FFD08" sfrtype="PMU_ID_type" description="PMU Identification Register (read-only)"/>
		<alias name="PMI_CON0" definition="PMU_CON0"/>
		<alias name="PMI_CON1" definition="PMU_CON1"/>
		<alias name="PMI_CON2" definition="PMU_CON2"/>
	</group>
	<group name="DMU" description="Data Memory Unit">
		<sfrtype name="DMU_ATR_type">
			<bitfield name="LREATF" start="0" end="0" access="r" qualify="__sfrbit32" description="Load range error asynchronous flag"/>
			<bitfield name="SREATF" start="1" end="1" access="r" qualify="__sfrbit32" description="Store range asynchronous error flag"/>
			<bitfield name="LFEATF" start="2" end="2" access="r" qualify="__sfrbit32" description="FPI-BUS load asynchronous error flag"/>
			<bitfield name="SFEATF" start="3" end="3" access="r" qualify="__sfrbit32" description="FPI-BUS store asynchronous error flag"/>
			<bitfield name="LCEATF" start="4" end="4" access="r" qualify="__sfrbit32" description="DCU register load asynchronous error flag"/>
			<bitfield name="SCEATF" start="5" end="5" access="r" qualify="__sfrbit32" description="DCU register store asynchronous error flag"/>
			<bitfield name="CRLEATF" start="6" end="6" access="r" qualify="__sfrbit32" description="Cache refill load asynchronous error flag"/>
			<bitfield name="CRSEATF" start="7" end="7" access="r" qualify="__sfrbit32" description="Cache refill store asynchronous error flag"/>
			<bitfield name="CWLEATF" start="8" end="8" access="r" qualify="__sfrbit32" description="Cache writeback load asynchronous error flag"/>
			<bitfield name="CWSEATF" start="9" end="9" access="r" qualify="__sfrbit32" description="Cache writeback store asynchronous error flag"/>
			<bitfield name="CFEATF" start="10" end="10" access="r" qualify="__sfrbit32" description="Cache flush asynchronous error flag"/>
			<bitfield name="CMEATF" start="11" end="11" access="r" qualify="__sfrbit32" description="Cache management asynchronous error flag."/>
		</sfrtype>
		<sfr name="DMU_ATR" address="0xF87FFC20" sfrtype="DMU_ATR_type" description="DMU Asynchronous Trap Flag Register"/>
		<sfrtype name="DMU_STR_type">
			<bitfield name="LRESTF" start="0" end="0" access="r" qualify="__sfrbit32" description="Load range error synchronous flag"/>
			<bitfield name="SRESTF" start="1" end="1" access="r" qualify="__sfrbit32" description="Store range synchronous error flag"/>
			<bitfield name="LFESTF" start="2" end="2" access="r" qualify="__sfrbit32" description="FPI-BUS load synchronous error flag"/>
			<bitfield name="SFESTF" start="3" end="3" access="r" qualify="__sfrbit32" description="FPI-BUS store synchronous error flag"/>
			<bitfield name="LCESTF" start="4" end="4" access="r" qualify="__sfrbit32" description="DCU register load synchronous error flag"/>
			<bitfield name="SCESTF" start="5" end="5" access="r" qualify="__sfrbit32" description="DCU register store synchronous error flag"/>
			<bitfield name="CRLESTF" start="6" end="6" access="r" qualify="__sfrbit32" description="Cache refill load synchronous error flag"/>
			<bitfield name="CRSESTF" start="7" end="7" access="r" qualify="__sfrbit32" description="Cache refill store synchronous error flag"/>
			<bitfield name="CWLESTF" start="8" end="8" access="r" qualify="__sfrbit32" description="Cache writeback load synchronous error flag"/>
			<bitfield name="CWSESTF" start="9" end="9" access="r" qualify="__sfrbit32" description="Cache writeback store synchronous error flag"/>
			<bitfield name="CFESTF" start="10" end="10" access="r" qualify="__sfrbit32" description="Cache flush synchronous error flag"/>
			<bitfield name="CMESTF" start="11" end="11" access="r" qualify="__sfrbit32" description="Cache management synchronous error flag."/>
		</sfrtype>
		<sfr name="DMU_STR" address="0xF87FFC18" sfrtype="DMU_STR_type" description="DMU Synchronous Trap Flag Register"/>
		<sfrtype name="DMU_CON_type">
			<bitfield name="DCSZ" start="0" end="1" access="r" qualify="__sfrbit32" description="Data Cache Size"/>
			<bitfield name="DMEMSZ" start="4" end="6" access="r" qualify="__sfrbit32" description="Data Total Memory Size"/>
		</sfrtype>
		<sfr name="DMU_CON" address="0xF87FFC10" sfrtype="DMU_CON_type" description="DMU Configuration Register"/>
		<sfrtype name="DMU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" qualify="__sfrbit32" description="Module Revision Number"/>
			<bitfield name="MOD_ID" start="8" end="31" access="r" qualify="__sfrbit32" description="Module Identification Number"/>
		</sfrtype>
		<sfr name="DMU_ID" address="0xF87FFC08" sfrtype="DMU_ID_type" description="DMU Identification Register read-only)"/>
	</group>
	<group name="LMU" description="Local Memory Unit">
		<sfrtype name="LMU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" description="LMU Revision Number Value."/>
			<bitfield name="MOD" start="8" end="15" access="r" description="LMU Module Number Value."/>
		</sfrtype>
		<sfr name="LMU_ID" address="0xF8000410" sfrtype="LMU_ID_type" description="LMU Modul Identification Register"/>
		<sfrtype name="LMU_REFRATE_type">
			<bitfield name="Forced_Refresh" start="0" end="9"/>
			<bitfield name="Refresh_request" start="10" end="19"/>
			<bitfield name="Slotted_Refresh" start="20" end="29"/>
		</sfrtype>
		<sfr name="LMU_REFRATE" address="0xF8000408" sfrtype="LMU_REFRATE_type" description="LMU Refresh Rate Register"/>
		<sfrtype name="LMU_MODE_type">
			<bitfield name="REFPRI" start="2" end="2"/>
			<bitfield name="PREON" start="3" end="3"/>
			<bitfield name="PREONP" start="4" end="4"/>
			<bitfield name="PRESL" start="5" end="5"/>
			<bitfield name="PRESLP" start="6" end="6"/>
			<bitfield name="CLKGAT" start="7" end="7"/>
			<bitfield name="SDTB" start="16" end="16"/>
			<bitfield name="SDTH" start="17" end="17"/>
			<bitfield name="SDTW" start="18" end="18"/>
			<bitfield name="SDTD" start="19" end="19"/>
			<bitfield name="BTR2" start="20" end="20"/>
			<bitfield name="BTR4" start="21" end="21"/>
			<bitfield name="BTR8" start="22" end="22"/>
		</sfrtype>
		<sfr name="LMU_MODE" address="0xF8000400" sfrtype="LMU_MODE_type" description="LMU Mode Register"/>
	</group>
	<group name="EBU_LMB" description="External Bus Unit">
		<sfrtype name="EBU_BOOTCFG_type">
			<bitfield name="WAITRDC" start="2" end="4" description="Read access wait states" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="ADDRC" start="5" end="6" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
			<bitfield name="WAITINV" start="7" end="7" description="WAIT Level" qualify="__sfrbit32">
				<value value="0" description="Active low"/>
 				<value value="1" description="Active high"/>
 			</bitfield>
			<bitfield name="WAIT" start="8" end="9" description="Variable wait-state insertion" qualify="__sfrbit32">
				<value value="0" description="Disabled"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="BCGEN" start="10" end="11" description="Byte control signal timing" qualify="__sfrbit32">
				<value value="0" description="Chip select mode"/>
 				<value value="1" description="Control mode"/>
 				<value value="2" description="Write enable mode"/>
 				<value value="3" description="DQM mode for SDRAM"/>
 			</bitfield>
			<bitfield name="CMULT" start="12" end="14" description="Wait cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="CFG32" start="15" end="15" description="Boot memory data width" qualify="__sfrbit32">
				<value value="0" description="16 bit"/>
 				<value value="1" description="32 bit"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BOOTCFG" address="0xA0000004" default="0x00008060" sfrtype="EBU_BOOTCFG_type" description="External Boot Memory Configuration Word"/>
		<sfrtype name="EBU_EMUOVL_type">
			<bitfield name="OVERLAY" start="0" end="7" description="Overlay chip select" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_EMUOVL" address="0xF8000178" default="0x00000000" sfrtype="EBU_EMUOVL_type" description="Emulator Overlay Register"/>
		<sfrtype name="EBU_EMUBAP_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_EMUBAP" address="0xF8000170" default="0x52484911" sfrtype="EBU_EMUBAP_type" description="Emulator Bus Access Parameter Register"/>
		<sfrtype name="EBU_EMUBC_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WR" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_EMUBC" address="0xF8000168" default="0x01902077" sfrtype="EBU_EMUBC_type" description="Emulator Bus Configuration Register"/>
		<sfrtype name="EBU_EMUAS_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate segment comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_EMUAS" address="0xF8000160" default="0xDE000031" sfrtype="EBU_EMUAS_type" description="Emulator Address Select Register"/>
		<sfrtype name="EBU_BUSAP0_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP0" address="0xF8000100" default="0xFFFFFFFF" sfrtype="EBU_BUSAP0_type" description="Bus Access Parameter Register 0"/>
		<sfrtype name="EBU_BUSAP1_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP1" address="0xF8000108" default="0xFFFFFFFF" sfrtype="EBU_BUSAP1_type" description="Bus Access Parameter Register 1"/>
		<sfrtype name="EBU_BUSAP2_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP2" address="0xF8000110" default="0xFFFFFFFF" sfrtype="EBU_BUSAP2_type" description="Bus Access Parameter Register 2"/>
		<sfrtype name="EBU_BUSAP3_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP3" address="0xF8000118" default="0xFFFFFFFF" sfrtype="EBU_BUSAP3_type" description="Bus Access Parameter Register 3"/>
		<sfrtype name="EBU_BUSAP4_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP4" address="0xF8000120" default="0xFFFFFFFF" sfrtype="EBU_BUSAP4_type" description="Bus Access Parameter Register 4"/>
		<sfrtype name="EBU_BUSAP5_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP5" address="0xF8000128" default="0xFFFFFFFF" sfrtype="EBU_BUSAP5_type" description="Bus Access Parameter Register 5"/>
		<sfrtype name="EBU_BUSAP6_type">
			<bitfield name="DTACS" start="0" end="3" description="Between different regions" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="DTARDWR" start="4" end="7" description="Between read and write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 				<value value="8" description="8 idle cycles"/>
 				<value value="9" description="9 idle cycles"/>
 				<value value="10" description="10 idle cycles"/>
 				<value value="11" description="11 idle cycles"/>
 				<value value="12" description="12 idle cycles"/>
 				<value value="13" description="13 idle cycles"/>
 				<value value="14" description="14 idle cycles"/>
 				<value value="15" description="15 idle cycles"/>
 			</bitfield>
			<bitfield name="WRRECOVC" start="8" end="10" description="After write accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="RDRECOVC" start="11" end="13" description="After read accesses" qualify="__sfrbit32">
				<value value="0" description="0 idle cycles"/>
 				<value value="1" description="1 idle cycle"/>
 				<value value="2" description="2 idle cycles"/>
 				<value value="3" description="3 idle cycles"/>
 				<value value="4" description="4 idle cycles"/>
 				<value value="5" description="5 idle cycles"/>
 				<value value="6" description="6 idle cycles"/>
 				<value value="7" description="7 idle cycles"/>
 			</bitfield>
			<bitfield name="DATAC" start="14" end="15" description="Write accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="BURSTC" start="16" end="18" description="During burst accesses" qualify="__sfrbit32">
				<value value="0" description="0 data cycles"/>
 				<value value="1" description="1 data cycle"/>
 				<value value="2" description="2 data cycles"/>
 				<value value="3" description="3 data cycles"/>
 				<value value="4" description="4 data cycles"/>
 				<value value="5" description="5 data cycles"/>
 				<value value="6" description="6 data cycles"/>
 				<value value="7" description="7 data cycles"/>
 			</bitfield>
			<bitfield name="WAITWRC" start="19" end="21" description="Programmed for wait accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="WAITRDC" start="22" end="24" description="Programmed for read accesses" qualify="__sfrbit32">
				<value value="0" description="0 wait states"/>
 				<value value="1" description="1 wait state"/>
 				<value value="2" description="2 wait states"/>
 				<value value="3" description="3 wait states"/>
 				<value value="4" description="4 wait states"/>
 				<value value="5" description="5 wait states"/>
 				<value value="6" description="6 wait states"/>
 				<value value="7" description="7 wait states"/>
 			</bitfield>
			<bitfield name="CMDDELAY" start="25" end="27" description="Programmed command" qualify="__sfrbit32">
				<value value="0" description="0 delay cycles"/>
 				<value value="1" description="1 delay cycle"/>
 				<value value="2" description="2 delay cycles"/>
 				<value value="3" description="3 delay cycles"/>
 				<value value="4" description="4 delay cycles"/>
 				<value value="5" description="5 delay cycles"/>
 				<value value="6" description="6 delay cycles"/>
 				<value value="7" description="7 delay cycles"/>
 			</bitfield>
			<bitfield name="AHOLDC" start="28" end="29" description="Multiplexed accesses" qualify="__sfrbit32">
				<value value="0" description="0 hold cycles"/>
 				<value value="1" description="1 hold cycle"/>
 				<value value="2" description="2 hold cycles"/>
 				<value value="3" description="3 hold cycles"/>
 			</bitfield>
			<bitfield name="ADDRC" start="30" end="31" description="Address Cycles" qualify="__sfrbit32">
				<value value="1" description="1 cycle"/>
 				<value value="2" description="2 cycles"/>
 				<value value="3" description="3 cycles"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSAP6" address="0xF8000130" default="0xFFFFFFFF" sfrtype="EBU_BUSAP6_type" description="Bus Access Parameter Register 6"/>
		<sfrtype name="EBU_BUSCON6_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON6" address="0xF80000F0" default="0x00908000" sfrtype="EBU_BUSCON6_type" description="Bus Configuration Register 6"/>
		<sfrtype name="EBU_BUSCON5_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON5" address="0xF80000E8" default="0x00908000" sfrtype="EBU_BUSCON5_type" description="Bus Configuration Register 5"/>
		<sfrtype name="EBU_BUSCON4_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON4" address="0xF80000E0" default="0x00908000" sfrtype="EBU_BUSCON4_type" description="Bus Configuration Register 4"/>
		<sfrtype name="EBU_BUSCON3_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON3" address="0xF80000D8" default="0x00908000" sfrtype="EBU_BUSCON3_type" description="Bus Configuration Register 3"/>
		<sfrtype name="EBU_BUSCON2_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON2" address="0xF80000D0" default="0x00908000" sfrtype="EBU_BUSCON2_type" description="Bus Configuration Register 2"/>
		<sfrtype name="EBU_BUSCON1_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON1" address="0xF80000C8" default="0x00908000" sfrtype="EBU_BUSCON1_type" description="Bus Configuration Register 1"/>
		<sfrtype name="EBU_BUSCON0_type">
			<bitfield name="MULTMAP" start="0" end="6" description="Multiplier map" qualify="__sfrbit32">
				<value value="0" description="waitrdc waitwrc dtardwr and dtacs"/>
 				<value value="1" description="addrc"/>
 				<value value="2" description="aholdc"/>
 				<value value="4" description="cmddelay"/>
 				<value value="8" description="burstc"/>
 				<value value="16" description="datac"/>
 				<value value="32" description="rdrecovc"/>
 				<value value="64" description="wrrecovc"/>
 			</bitfield>
			<bitfield name="WPRE" start="8" end="8" description="Weak prefetch" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AALIGN" start="9" end="9" description="Address alignment" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="CMULT" start="13" end="15" description="Cycle multiplier" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="4"/>
 				<value value="2" description="8"/>
 				<value value="3" description="16"/>
 				<value value="4" description="32"/>
 			</bitfield>
			<bitfield name="ENDIAN" start="16" end="16" description="Endian mode" qualify="__sfrbit32">
				<value value="0" description="little endian"/>
 				<value value="1" description="big endian"/>
 			</bitfield>
			<bitfield name="DLOAD" start="17" end="17" description="Data upload" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PRE" start="18" end="18" description="Prefetch mechanism" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="WAITINV" start="19" end="19" description="Reversed polarity at WAIT" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="BCGEN" start="20" end="21" description="Signal timing mode" qualify="__sfrbit32">
				<value value="0" description="Chip select"/>
 				<value value="1" description="Control"/>
 				<value value="2" description="Write enable"/>
 				<value value="3" description="DQM for SDRAM"/>
 			</bitfield>
			<bitfield name="PORTW" start="22" end="23" description="Port width" qualify="__sfrbit32">
				<value value="1" description="16-bit"/>
 				<value value="2" description="32-bit"/>
 			</bitfield>
			<bitfield name="WAIT" start="24" end="25" description="External wait state" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="XCMDDELAY" start="26" end="27" description="External command delay" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="Asynchronous"/>
 				<value value="2" description="Synchronous"/>
 			</bitfield>
			<bitfield name="AGEN" start="28" end="30" description="Address generation" qualify="__sfrbit32">
				<value value="0" description="Demultiplexed"/>
 				<value value="1" description="Multiplexed"/>
 				<value value="2" description="Burst flash"/>
 				<value value="3" description="SDRAM type 0"/>
 				<value value="4" description="SDRAM type 1"/>
 			</bitfield>
			<bitfield name="WRITE" start="31" end="31" description="Write protection" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BUSCON0" address="0xF80000C0" default="0x00908000" sfrtype="EBU_BUSCON0_type" description="Bus Configuration Register 0"/>
		<sfrtype name="EBU_ADDRSEL0_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL0" address="0xF8000080" default="0x00000000" sfrtype="EBU_ADDRSEL0_type" description="Address Select Register 0"/>
		<sfrtype name="EBU_ADDRSEL1_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL1" address="0xF8000088" default="0x00000000" sfrtype="EBU_ADDRSEL1_type" description="Address Select Register 1"/>
		<sfrtype name="EBU_ADDRSEL2_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL2" address="0xF8000090" default="0x00000000" sfrtype="EBU_ADDRSEL2_type" description="Address Select Register 3"/>
		<sfrtype name="EBU_ADDRSEL3_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL3" address="0xF8000098" default="0x00000000" sfrtype="EBU_ADDRSEL3_type" description="Address Select Register 3"/>
		<sfrtype name="EBU_ADDRSEL4_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL4" address="0xF80000A0" default="0x00000000" sfrtype="EBU_ADDRSEL4_type" description="Address Select Register 4"/>
		<sfrtype name="EBU_ADDRSEL5_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL5" address="0xF80000A8" default="0x00000000" sfrtype="EBU_ADDRSEL5_type" description="Address Select Register 5"/>
		<sfrtype name="EBU_ADDRSEL6_type">
			<bitfield name="REGENAB" start="0" end="0" description="Memory Region" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ALTENAB" start="1" end="1" description="Alternate Segment Comparison" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="MASK" start="4" end="7" description="Address Mask" qualify="__sfrbit32"/>
			<bitfield name="ALTSEG" start="8" end="11" description="Alternate Segment" qualify="__sfrbit32"/>
			<bitfield name="BASE" start="12" end="31" description="Base Address" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ADDRSEL6" address="0xF80000B0" default="0x00000000" sfrtype="EBU_ADDRSEL6_type" description="Address Select Register 6"/>
		<sfrtype name="EBU_SDRSTAT_type">
			<bitfield name="REFERR" start="0" end="0" access="r" description="SDRAM Refresh Error" qualify="__sfrbit32"/>
			<bitfield name="SDRM_BUSY" start="1" end="1" access="r" description="SDRAM Busy" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_SDRSTAT1" address="0xF8000078" sfrtype="EBU_SDRSTAT_type" description="EBU SDRAM Type 1 Status"/>
		<sfr name="EBU_SDRSTAT0" address="0xF8000070" sfrtype="EBU_SDRSTAT_type" description="EBU SDRAM Type 0 Status"/>
		<sfrtype name="EBU_SDRMOD1_type">
			<bitfield name="BURSTL" start="0" end="2" description="Burst length" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="3" description="8"/>
 			</bitfield>
			<bitfield name="BTYP" start="3" end="3" description="Burst type" qualify="__sfrbit32">
				<value value="0" description="sequential burst"/>
 			</bitfield>
			<bitfield name="CASLAT" start="4" end="6" description="CAS latency" qualify="__sfrbit32">
				<value value="2" description="two clocks"/>
 				<value value="3" description="three clocks"/>
 			</bitfield>
			<bitfield name="OPMODE" start="7" end="13" description="Operation Mode" qualify="__sfrbit32">
				<value value="0" description="burst write"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMOD1" address="0xF8000068" default="0x00000000" sfrtype="EBU_SDRMOD1_type" description="SDRAM Mode Register 1"/>
		<sfrtype name="EBU_SDRMOD0_type">
			<bitfield name="BURSTL" start="0" end="2" description="Burst length" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="3" description="8"/>
 			</bitfield>
			<bitfield name="BTYP" start="3" end="3" description="Burst type" qualify="__sfrbit32">
				<value value="0" description="sequential burst"/>
 			</bitfield>
			<bitfield name="CASLAT" start="4" end="6" description="CAS latency" qualify="__sfrbit32">
				<value value="2" description="two clocks"/>
 				<value value="3" description="three clocks"/>
 			</bitfield>
			<bitfield name="OPMODE" start="7" end="13" description="Operation Mode" qualify="__sfrbit32">
				<value value="0" description="burst write"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMOD0" address="0xF8000060" default="0x00000000" sfrtype="EBU_SDRMOD0_type" description="SDRAM Mode Register 0"/>
		<sfrtype name="EBU_SDRMCON1_type">
			<bitfield name="CRAS" start="0" end="3" description="Row to precharge delay counter" qualify="__sfrbit32">
				<value value="0" description="1 clock cycle"/>
 				<value value="1" description="2 clock cycles"/>
 				<value value="2" description="3 clock cycles"/>
 				<value value="3" description="4 clock cycles"/>
 				<value value="4" description="5 clock cycles"/>
 				<value value="5" description="6 clock cycles"/>
 				<value value="6" description="7 clock cycles"/>
 				<value value="7" description="8 clock cycles"/>
 				<value value="8" description="9 clock cycles"/>
 				<value value="9" description="10 clock cycles"/>
 				<value value="10" description="11 clock cycles"/>
 				<value value="11" description="12 clock cycles"/>
 				<value value="12" description="13 clock cycles"/>
 				<value value="13" description="14 clock cycles"/>
 				<value value="14" description="15 clock cycles"/>
 				<value value="15" description="16 clock cycles"/>
 			</bitfield>
			<bitfield name="CRFSH" start="4" end="7" description="Initialization refresh commands counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 				<value value="8" description="9 NOP cycles"/>
 				<value value="9" description="10 NOP cycles"/>
 				<value value="10" description="11 NOP cycles"/>
 				<value value="11" description="12 NOP cycles"/>
 				<value value="12" description="13 NOP cycles"/>
 				<value value="13" description="14 NOP cycles"/>
 				<value value="14" description="15 NOP cycles"/>
 				<value value="15" description="16 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRSC" start="8" end="9" description="Mode register setup time" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRP" start="10" end="11" description="Row precharge time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="AWIDTH" start="12" end="13" description="Width of column address" qualify="__sfrbit32">
				<value value="0" description="Address(8:0)"/>
 				<value value="1" description="Address(9:0)"/>
 				<value value="2" description="Address(10:0)"/>
 				<value value="3" description="Address(11:0)"/>
 			</bitfield>
			<bitfield name="CRCD" start="14" end="15" description="Row to column delay counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRC" start="16" end="18" description="Row cycle time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 			</bitfield>
			<bitfield name="PAGEM" start="19" end="21" description="Mask for page tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 9"/>
 				<value value="2" description="Bit 26 to 10"/>
 				<value value="3" description="Bit 26 to 11"/>
 				<value value="4" description="Bit 26 to 12"/>
 				<value value="5" description="Bit 26 to 13"/>
 			</bitfield>
			<bitfield name="BANKM" start="22" end="24" description="Mask for bank tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 20"/>
 				<value value="2" description="Bit 26 to 21"/>
 				<value value="3" description="Bit 26 to 22"/>
 				<value value="4" description="Bit 26 to 23"/>
 				<value value="5" description="Bit 26 to 24"/>
 				<value value="6" description="Bit 26 to 25"/>
 				<value value="7" description="Bit 26"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMCON1" address="0xF8000058" default="0x00000000" sfrtype="EBU_SDRMCON1_type" description="SDRAM Control Register 1"/>
		<sfrtype name="EBU_SDRMCON0_type">
			<bitfield name="CRAS" start="0" end="3" description="Row to precharge delay counter" qualify="__sfrbit32">
				<value value="0" description="1 clock cycle"/>
 				<value value="1" description="2 clock cycles"/>
 				<value value="2" description="3 clock cycles"/>
 				<value value="3" description="4 clock cycles"/>
 				<value value="4" description="5 clock cycles"/>
 				<value value="5" description="6 clock cycles"/>
 				<value value="6" description="7 clock cycles"/>
 				<value value="7" description="8 clock cycles"/>
 				<value value="8" description="9 clock cycles"/>
 				<value value="9" description="10 clock cycles"/>
 				<value value="10" description="11 clock cycles"/>
 				<value value="11" description="12 clock cycles"/>
 				<value value="12" description="13 clock cycles"/>
 				<value value="13" description="14 clock cycles"/>
 				<value value="14" description="15 clock cycles"/>
 				<value value="15" description="16 clock cycles"/>
 			</bitfield>
			<bitfield name="CRFSH" start="4" end="7" description="Refresh commands counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 				<value value="8" description="9 NOP cycles"/>
 				<value value="9" description="10 NOP cycles"/>
 				<value value="10" description="11 NOP cycles"/>
 				<value value="11" description="12 NOP cycles"/>
 				<value value="12" description="13 NOP cycles"/>
 				<value value="13" description="14 NOP cycles"/>
 				<value value="14" description="15 NOP cycles"/>
 				<value value="15" description="16 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRSC" start="8" end="9" description="Mode register setup time" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRP" start="10" end="11" description="Row precharge time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="AWIDTH" start="12" end="13" description="Width of column address" qualify="__sfrbit32">
				<value value="0" description="Address(8:0)"/>
 				<value value="1" description="Address(9:0)"/>
 				<value value="2" description="Address(10:0)"/>
 				<value value="3" description="Address(11:0)"/>
 			</bitfield>
			<bitfield name="CRCD" start="14" end="15" description="Row to column delay counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 			</bitfield>
			<bitfield name="CRC" start="16" end="18" description="Row cycle time counter" qualify="__sfrbit32">
				<value value="0" description="1 NOP cycle"/>
 				<value value="1" description="2 NOP cycles"/>
 				<value value="2" description="3 NOP cycles"/>
 				<value value="3" description="4 NOP cycles"/>
 				<value value="4" description="5 NOP cycles"/>
 				<value value="5" description="6 NOP cycles"/>
 				<value value="6" description="7 NOP cycles"/>
 				<value value="7" description="8 NOP cycles"/>
 			</bitfield>
			<bitfield name="PAGEM" start="19" end="21" description="Mask for page tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 9"/>
 				<value value="2" description="Bit 26 to 10"/>
 				<value value="3" description="Bit 26 to 11"/>
 				<value value="4" description="Bit 26 to 12"/>
 				<value value="5" description="Bit 26 to 13"/>
 			</bitfield>
			<bitfield name="BANKM" start="22" end="24" description="Mask for bank tag" qualify="__sfrbit32">
				<value value="0" description="Always"/>
 				<value value="1" description="Bit 26 to 20"/>
 				<value value="2" description="Bit 26 to 21"/>
 				<value value="3" description="Bit 26 to 22"/>
 				<value value="4" description="Bit 26 to 23"/>
 				<value value="5" description="Bit 26 to 24"/>
 				<value value="6" description="Bit 26 to 25"/>
 				<value value="7" description="Bit 26"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMCON0" address="0xF8000050" default="0x00000000" sfrtype="EBU_SDRMCON0_type" description="SDRAM Control Register 0"/>
		<sfrtype name="EBU_SDRMREF1_type">
			<bitfield name="REFRESHC" start="0" end="5" description="Refresh counter period" qualify="__sfrbit32"/>
			<bitfield name="REFRESHR" start="6" end="8" description="Number of refresh commands" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="2"/>
 				<value value="2" description="3"/>
 				<value value="3" description="4"/>
 				<value value="4" description="5"/>
 				<value value="5" description="6"/>
 				<value value="6" description="7"/>
 				<value value="7" description="8"/>
 			</bitfield>
			<bitfield name="SELFREXST" start="9" end="9" description="Self refresh exit status" qualify="__sfrbit32"/>
			<bitfield name="SELFREX" start="10" end="10" description="Self refresh exit" qualify="__sfrbit32"/>
			<bitfield name="SELFRENST" start="11" end="11" description="Self refresh entry status" qualify="__sfrbit32"/>
			<bitfield name="SELFREN" start="12" end="12" description="Self refresh entry" qualify="__sfrbit32"/>
			<bitfield name="AUTOSELFR" start="13" end="13" description="Automatic self refresh" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_SDRMREF1" address="0xF8000048" default="0x00000000" sfrtype="EBU_SDRMREF1_type" description="SDRAM Refresh Register 1"/>
		<sfrtype name="EBU_SDRMREF0_type">
			<bitfield name="REFRESHC" start="0" end="5" description="Refresh counter period" qualify="__sfrbit32"/>
			<bitfield name="REFRESHR" start="6" end="8" description="Number of refresh commands" qualify="__sfrbit32">
				<value value="0" description="1"/>
 				<value value="1" description="2"/>
 				<value value="2" description="3"/>
 				<value value="3" description="4"/>
 				<value value="4" description="5"/>
 				<value value="5" description="6"/>
 				<value value="6" description="7"/>
 				<value value="7" description="8"/>
 			</bitfield>
			<bitfield name="SELFREXST" start="9" end="9" description="Self refresh exit status" qualify="__sfrbit32"/>
			<bitfield name="SELFREX" start="10" end="10" description="Self refresh exit" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SELFRENST" start="11" end="11" description="Self refresh entry status" qualify="__sfrbit32"/>
			<bitfield name="SELFREN" start="12" end="12" description="Self refresh entry" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="AUTOSELFR" start="13" end="13" description="Automatic self refresh" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_SDRMREF0" address="0xF8000040" default="0x00000000" sfrtype="EBU_SDRMREF0_type" description="SDRAM Refresh Register 0"/>
		<sfrtype name="EBU_BFCON_type">
			<bitfield name="FETBLEN" start="0" end="3" description="Fetch burst length" qualify="__sfrbit32">
				<value value="0" description="1 data access"/>
 				<value value="1" description="2 data accesses"/>
 				<value value="2" description="4 data accesses"/>
 				<value value="3" description="8 data accesses"/>
 			</bitfield>
			<bitfield name="FBBMSEL" start="4" end="4" description="Flash burst buffer" qualify="__sfrbit32">
				<value value="0" description="continuous"/>
 				<value value="1" description="fetch burst length"/>
 			</bitfield>
			<bitfield name="WAITFUNC" start="5" end="5" description="Function of WAIT input" qualify="__sfrbit32">
				<value value="0" description="wait data bus"/>
 				<value value="1" description="terminate burst"/>
 			</bitfield>
			<bitfield name="EXTCLOCK" start="6" end="7" description="Frequency of external clock" qualify="__sfrbit32">
				<value value="0" description="equal to EBUCLK"/>
 				<value value="1" description="1/2 of EBUCLK"/>
 				<value value="2" description="1/3 of EBUCLK"/>
 				<value value="3" description="1/4 of EBUCLK"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_BFCON" address="0xF8000020" default="0x010001D0" sfrtype="EBU_BFCON_type" description="Burst Flash Control Register"/>
		<sfrtype name="EBU_CON_type">
			<bitfield name="EXTRECON" start="1" end="1" description="External reconfiguration" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="EXTSVM" start="2" end="2" description="Perform master in" qualify="__sfrbit32">
				<value value="0" description="User mode"/>
 				<value value="1" description="Supervisor mode"/>
 			</bitfield>
			<bitfield name="EXTACC" start="3" end="3" description="External access FPI-bus" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="EXTLOCK" start="4" end="4" description="Lock external bus" qualify="__sfrbit32">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="ARBSYNC" start="5" end="5" description="Arbitration evaluation" qualify="__sfrbit32">
				<value value="0" description="Synchronous"/>
 				<value value="1" description="Asynchronous"/>
 			</bitfield>
			<bitfield name="ARBMODE" start="6" end="7" description="Arbitration mode" qualify="__sfrbit32">
				<value value="0" description="EBU disabled"/>
 				<value value="1" description="EBU master"/>
 				<value value="2" description="EBU slave"/>
 				<value value="3" description="Arbitration"/>
 			</bitfield>
			<bitfield name="TOUTC" start="8" end="15" description="Time-out control" qualify="__sfrbit32"/>
			<bitfield name="GLOBALCS" start="16" end="23" description="Global chip select signal" qualify="__sfrbit32"/>
			<bitfield name="BUSCLK" start="24" end="25" description="Clock generation" qualify="__sfrbit32">
				<value value="0" description="equal to LMB"/>
 				<value value="1" description="1/2 of LMB"/>
 				<value value="2" description="1/4 of LMB"/>
 			</bitfield>
		</sfrtype>
		<sfr name="EBU_CON" address="0xF8000010" default="0x00000028" sfrtype="EBU_CON_type" description="EBU Global Control Register"/>
		<sfrtype name="EBU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" description="EBU Module Revision Number." qualify="__sfrbit32"/>
			<bitfield name="MOD" start="8" end="31" access="r" description="EBU Module Identification Number." qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_ID" address="0xF8000008" sfrtype="EBU_ID_type" description="EBU Module ID Register"/>
		<sfrtype name="EBU_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="EBU module" qualify="__sfrbit32">
				<value value="0" description="ON"/>
 				<value value="1" description="OFF"/>
 			</bitfield>
			<bitfield name="DISS" start="1" end="1" access="r" description="EBU disable status bit" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="EBU_CLC" address="0xF8000000" default="0x00000000" sfrtype="EBU_CLC_type" description="EBU Clock Control Register"/>
	</group>
	<group name="CPS" description="CPU Slave Interface">
		<sfrtype name="CPU_SRC_type">
			<bitfield name="SRPN" start="0" end="7" description="Service Request Priority Number."/>
			<bitfield name="TOS" start="10" end="11" description="Type-of-Service Control."/>
			<bitfield name="SRE" start="12" end="12" description="Service Request Enable Control."/>
			<bitfield name="SRR" start="13" end="13" access="r" description="Service Request Flag."/>
			<bitfield name="CLRR" start="14" end="14" description="Request Flag Clear Bit."/>
			<bitfield name="SETR" start="15" end="15" description="Request Flag Set Bit."/>
		</sfrtype>
		<sfr name="CPU_SRC0" address="0xF7E0FFFC" sfrtype="CPU_SRC_type" description="CPU Service Request Control Register 0"/>
		<sfr name="CPU_SRC1" address="0xF7E0FFF8" sfrtype="CPU_SRC_type" description="CPU Service Request Control Register 1"/>
		<sfr name="CPU_SRC2" address="0xF7E0FFF4" sfrtype="CPU_SRC_type" description="CPU Service Request Control Register 2"/>
		<sfr name="CPU_SRC3" address="0xF7E0FFF0" sfrtype="CPU_SRC_type" description="CPU Service Request Control Register 3"/>
		<sfrtype name="CPU_SRCSB_type">
			<bitfield name="SBSRPN" start="0" end="7" description="Service Request Priority Number."/>
			<bitfield name="SBTOS" start="10" end="11" description="Type-of-Service Control."/>
			<bitfield name="SBSRE" start="12" end="12" description="Service Request Enable Control."/>
			<bitfield name="SBSRR" start="13" end="13" access="r" description="Service Request Flag."/>
			<bitfield name="SBCLRR" start="14" end="14" description="Service Request Flag Clear Bit."/>
			<bitfield name="SBSETR" start="15" end="15" description="Service Request Flag Set Bit."/>
		</sfrtype>
		<sfr name="CPU_SRCSB" address="0xF7E0FFBC" sfrtype="CPU_SRCSB_type" description="Software Break Service Request Control Register"/>
		<sfrtype name="CPU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" description="CPU Revision Number."/>
			<bitfield name="MOD" start="8" end="15" access="r" description="CPU Identification Number."/>
		</sfrtype>
		<sfr name="CPU_ID" address="0xF7E0FF18" sfrtype="CPU_ID_type" description="CPU Identification Register"/>
	</group>
	<group name="Ethernet Controller: Transmit Buffer">
		<sfrtype name="TBCPR_type">
			<bitfield name="RTC" start="8" end="10" description="Refill Threshold Code"/>
			<bitfield name="FTC" start="12" end="14" description="Forward Threshold Code"/>
			<bitfield name="ITBS" start="16" end="23" description="Individual Transmit Buffer Size"/>
		</sfrtype>
		<sfr name="TBCPR" address="0xF200051C" sfrtype="TBCPR_type" description="TB Channel Parameter Register"/>
		<sfrtype name="TBCC_type">
			<bitfield name="CHID" start="0" end="1" description="Channel ID"/>
			<bitfield name="CMD" start="24" end="31" description="Command"/>
		</sfrtype>
		<sfr name="TBCC" address="0xF2000518" sfrtype="TBCC_type" description="TB Channel Command Register"/>
		<sfrtype name="TBISR_type">
			<bitfield name="CHID" start="0" end="1" description="Channel ID"/>
			<bitfield name="CMDF" start="17" end="17" description="Command Failed"/>
		</sfrtype>
		<sfr name="TBISR" address="0xF2000514" sfrtype="TBISR_type" description="TB Interrupt Status Register"/>
	</group>
	<group name="Ethernet Controller: Receive Buffer">
		<sfrtype name="RBFPCNT_type">
			<bitfield name="RBDBC" start="0" end="7" description="RB Data Buffer Free Count"/>
			<bitfield name="RBAQC" start="16" end="21" description="RB Action Queue Free Count"/>
		</sfrtype>
		<sfr name="RBFPCNT" address="0xF2000430" sfrtype="RBFPCNT_type" description="RB Free Pool Count Register"/>
		<sfrtype name="RBFPTH_type">
			<bitfield name="RBDBTH" start="0" end="7" description="RBDB Threshold"/>
			<bitfield name="RBAQTH" start="16" end="21" description="RBAQ Threshold"/>
		</sfrtype>
		<sfr name="RBFPTH" address="0xF2000424" sfrtype="RBFPTH_type" description="RB Free Pool Threshold Register"/>
		<sfrtype name="RBFPM_type">
			<bitfield name="FPMM" start="2" end="2" description="Free Pool Monitor Mode"/>
			<bitfield name="IM" start="5" end="5" description="Interrupt Mask"/>
		</sfrtype>
		<sfr name="RBFPM" address="0xF2000420" sfrtype="RBFPM_type" description="RB Free Pool Monitor Register"/>
		<sfrtype name="RBCBL_type">
			<bitfield name="FTC" start="0" end="1" description="Forward Threshold Code"/>
		</sfrtype>
		<sfr name="RBCBL" address="0xF200041C" sfrtype="RBCBL_type" description="RB Channel Burst Length Register"/>
		<sfrtype name="RBCC_type">
			<bitfield name="CHID" start="0" end="1" description="Channel ID"/>
			<bitfield name="CMD" start="16" end="23" description="Command"/>
		</sfrtype>
		<sfr name="RBCC" address="0xF2000418" sfrtype="RBCC_type" description="RB Channel Command Register"/>
	</group>
	<group name="Ethernet Controller: MAC Controller">
		<sfrtype name="MACRX_ISR_type">
			<bitfield name="MROLL" start="23" end="23" access="r" qualify="__sfrbit32" description="Missed Error Counter Roll"/>
			<bitfield name="CTRLX" start="24" end="24" access="r" qualify="__sfrbit32" description="Control Frame Received"/>
			<bitfield name="ALIGNE" start="25" end="25" access="r" qualify="__sfrbit32" description="Alignment Error"/>
			<bitfield name="CRCE" start="26" end="26" access="r" qualify="__sfrbit32" description="CRC Error"/>
			<bitfield name="OVER" start="27" end="27" access="r" qualify="__sfrbit32" description="Overflow"/>
			<bitfield name="LOE" start="28" end="28" access="r" qualify="__sfrbit32" description="Long Error"/>
			<bitfield name="RXPE" start="29" end="29" access="r" qualify="__sfrbit32" description="Receive Parity Error"/>
			<bitfield name="GOOD" start="30" end="30" access="r" qualify="__sfrbit32" description="Good"/>
			<bitfield name="RXHLTD" start="31" end="31" access="r" qualify="__sfrbit32" description="Receive Halted"/>
		</sfrtype>
		<sfr name="MACRX1ISR" address="0xF2000374" sfrtype="MACRX_ISR_type" description="MAC Receive 1 Interrupt Status Register"/>
		<sfr name="MACRX0ISR" address="0xF200036C" sfrtype="MACRX_ISR_type" description="MAC Receive 0 Interrupt Status Register"/>
		<sfrtype name="MACRX_IMR_type">
			<bitfield name="MROLL" start="23" end="23" qualify="__sfrbit32" description="Missed Error Counter Roll"/>
			<bitfield name="CTRLX" start="24" end="24" qualify="__sfrbit32" description="Control Frame Received"/>
			<bitfield name="ALIGNE" start="25" end="25" qualify="__sfrbit32" description="Alignment Error"/>
			<bitfield name="CRCE" start="26" end="26" qualify="__sfrbit32" description="CRC Error"/>
			<bitfield name="OVER" start="27" end="27" qualify="__sfrbit32" description="Overflow"/>
			<bitfield name="LOE" start="28" end="28" qualify="__sfrbit32" description="Long Error"/>
			<bitfield name="RXPE" start="29" end="29" qualify="__sfrbit32" description="Receive Parity Error"/>
			<bitfield name="GOOD" start="30" end="30" qualify="__sfrbit32" description="Good"/>
			<bitfield name="RXHLTD" start="31" end="31" qualify="__sfrbit32" description="Receive Halted"/>
		</sfrtype>
		<sfr name="MACRX1IMR" address="0xF2000370" sfrtype="MACRX_IMR_type" description="MAC Receive 1 Interrupt Mask Register"/>
		<sfr name="MACRX0IMR" address="0xF2000368" sfrtype="MACRX_IMR_type" description="MAC Receive 0 Interrupt Mask Register"/>
		<sfrtype name="MACTX_ISR_type">
			<bitfield name="TXCOLCNT" start="0" end="3" access="r" qualify="__sfrbit32" description="Transmit Collision Count"/>
			<bitfield name="XCOL" start="4" end="4" access="r" qualify="__sfrbit32" description="Excessive Collision"/>
			<bitfield name="TXDEF" start="6" end="6" access="r" qualify="__sfrbit32" description="Transmit Deferred"/>
			<bitfield name="PSE" start="7" end="7" access="r" qualify="__sfrbit32" description="Paused"/>
			<bitfield name="UNDER" start="8" end="8" access="r" qualify="__sfrbit32" description="Underrun"/>
			<bitfield name="XDEF" start="9" end="9" access="r" qualify="__sfrbit32" description="Excessive Deferral"/>
			<bitfield name="LCAR" start="10" end="10" access="r" qualify="__sfrbit32" description="Lost Carrier"/>
			<bitfield name="LCOL" start="11" end="11" access="r" qualify="__sfrbit32" description="Late Collision"/>
			<bitfield name="TXPE" start="12" end="12" access="r" qualify="__sfrbit32" description="Transmit Parity Error"/>
			<bitfield name="CMP" start="13" end="13" access="r" qualify="__sfrbit32" description="Completion"/>
			<bitfield name="TXHLTD" start="14" end="14" access="r" qualify="__sfrbit32" description="Transmit Halted"/>
			<bitfield name="SQERR" start="15" end="15" access="r" qualify="__sfrbit32" description="Signal Quality Error"/>
		</sfrtype>
		<sfr name="MACTX1ISR" address="0xF2000354" sfrtype="MACTX_ISR_type" description="MAC Transmit 1 Interrupt Status Register"/>
		<sfr name="MACTX0ISR" address="0xF200034C" sfrtype="MACTX_ISR_type" description="MAC Transmit 0 Interrupt Status Register"/>
		<sfrtype name="MACTX_IMR_type">
			<bitfield name="XCOL" start="4" end="4" qualify="__sfrbit32" description="Excessive Collision"/>
			<bitfield name="TXDEF" start="6" end="6" qualify="__sfrbit32" description="Transmit Deferred"/>
			<bitfield name="PSE" start="7" end="7" qualify="__sfrbit32" description="Paused"/>
			<bitfield name="UNDER" start="8" end="8" qualify="__sfrbit32" description="Underrun"/>
			<bitfield name="XDEF" start="9" end="9" qualify="__sfrbit32" description="Excessive Deferral"/>
			<bitfield name="LCAR" start="10" end="10" qualify="__sfrbit32" description="Lost Carrier"/>
			<bitfield name="LCOL" start="11" end="11" qualify="__sfrbit32" description="Late Collision"/>
			<bitfield name="TXPE" start="12" end="12" qualify="__sfrbit32" description="Transmit Parity Error"/>
			<bitfield name="CMP" start="13" end="13" qualify="__sfrbit32" description="Completion"/>
			<bitfield name="TXHLTD" start="14" end="14" qualify="__sfrbit32" description="Transmit Halted"/>
			<bitfield name="SQERR" start="15" end="15" qualify="__sfrbit32" description="Signal Quality Error"/>
		</sfrtype>
		<sfr name="MACTX1IMR" address="0xF2000350" sfrtype="MACTX_IMR_type" description="MAC Transmit 1 Interrupt Mask Register"/>
		<sfr name="MACTX0IMR" address="0xF2000348" sfrtype="MACTX_IMR_type" description="MAC Transmit 0 Interrupt Mask Register"/>
		<sfrtype name="MACRPSECNT_type">
			<bitfield name="RPSECNT" start="0" end="15" qualify="__sfrbit32" description="Remote Pause Counter"/>
		</sfrtype>
		<sfr name="MACRPSECNT" address="0xF2000344" sfrtype="MACRPSECNT_type" description="MAC Remote Pause Count Register"/>
		<sfrtype name="MACPSECNT_type">
			<bitfield name="PSECNT" start="0" end="15" qualify="__sfrbit32" description="Received Pause Counter"/>
		</sfrtype>
		<sfr name="MACPSECNT" address="0xF2000340" sfrtype="MACPSECNT_type" description="MAC Pause Count Register"/>
		<sfrtype name="MACMERRCNT_type">
			<bitfield name="MERRCNT" start="0" end="15" qualify="__sfrbit32" description="Missed Error Counter"/>
		</sfrtype>
		<sfr name="MACMERRCNT" address="0xF200033C" sfrtype="MACMERRCNT_type" description="MAC Missed Error Count Register"/>
		<sfrtype name="MACCAMCTRL1_type">
			<bitfield name="CEE" start="0" end="21" qualify="__sfrbit32" description="CAM Entry Enable"/>
		</sfrtype>
		<sfr name="MACCAMCTRL1" address="0xF2000338" sfrtype="MACCAMCTRL1_type" description="MAC CAM Ctrl Register 1"/>
		<sfrtype name="MACCAMDATA_type">
			<bitfield name="CAMDAT" start="0" end="31" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="MACCAMDATA" address="0xF2000334" sfrtype="MACCAMDATA_type" description="MAC CAM Data Register"/>
		<sfrtype name="MACCAMADDR_type">
			<bitfield name="ADDR" start="0" end="5" qualify="__sfrbit32" description="Address"/>
			<bitfield name="CAW" start="31" end="31" access="r" qualify="__sfrbit32" description="CAM At Write"/>
		</sfrtype>
		<sfr name="MACCAMADDR" address="0xF2000330" sfrtype="MACCAMADDR_type" description="MAC CAM Address Register"/>
		<sfrtype name="MACSMCTRL_type">
			<bitfield name="ADDR" start="0" end="3" qualify="__sfrbit32" description="Address"/>
			<bitfield name="PHYADDR" start="4" end="8" qualify="__sfrbit32" description="PHY Address"/>
			<bitfield name="WR" start="9" end="9" qualify="__sfrbit32" description="Write/Read"/>
			<bitfield name="BUSY" start="10" end="10" qualify="__sfrbit32" description="Busy"/>
		</sfrtype>
		<sfr name="MACSMCTRL" address="0xF200032C" sfrtype="MACSMCTRL_type" description="MAC Station Management Ctrl Register"/>
		<sfrtype name="MACSMDATA_type">
			<bitfield name="SMD" start="0" end="15" qualify="__sfrbit32" description="Station Management Data"/>
		</sfrtype>
		<sfr name="MACSMDATA" address="0xF2000328" sfrtype="MACSMDATA_type" description="MAC Station Management Data Register"/>
		<sfrtype name="MACRXSTAT_type">
			<bitfield name="CTLFRX" start="5" end="5" qualify="__sfrbit32" description="Control Frame Received"/>
			<bitfield name="ALIGNE" start="8" end="8" qualify="__sfrbit32" description="Alignment Error"/>
			<bitfield name="CRCE" start="9" end="9" qualify="__sfrbit32" description="CRC Error"/>
			<bitfield name="OVER" start="10" end="10" qualify="__sfrbit32" description="Overflow"/>
			<bitfield name="LOE" start="11" end="11" qualify="__sfrbit32" description="Long Error"/>
			<bitfield name="RXPE" start="13" end="13" qualify="__sfrbit32" description="Receive Parity Error"/>
			<bitfield name="GOOD" start="14" end="14" qualify="__sfrbit32" description="Good"/>
			<bitfield name="RXHLTD" start="15" end="15" qualify="__sfrbit32" description="Receive Halted"/>
		</sfrtype>
		<sfr name="MACRXSTAT" address="0xF2000324" sfrtype="MACRXSTAT_type" description="MAC Receive Status Register"/>
		<sfrtype name="MACRXCTRL_type">
			<bitfield name="RXEN" start="0" end="0" qualify="__sfrbit32" description="Receive Enable"/>
			<bitfield name="RXHLT" start="1" end="1" qualify="__sfrbit32" description="Receive Halt"/>
			<bitfield name="LOEN" start="2" end="2" qualify="__sfrbit32" description="Long Enable"/>
			<bitfield name="SHEN" start="3" end="3" qualify="__sfrbit32" description="Short Enable"/>
			<bitfield name="STRCRC" start="4" end="4" qualify="__sfrbit32" description="Strip CRC"/>
			<bitfield name="PCTLP" start="5" end="5" qualify="__sfrbit32" description="Pass Control Packets"/>
			<bitfield name="IGNCRC" start="6" end="6" qualify="__sfrbit32" description="Ignore CRC"/>
		</sfrtype>
		<sfr name="MACRXCTRL" address="0xF2000320" sfrtype="MACRXCTRL_type" description="MAC Receive Ctrl Register"/>
		<sfrtype name="MACTXSTAT_type">
			<bitfield name="TXCOLCNT" start="0" end="3" qualify="__sfrbit32" description="Transmit Collision Count"/>
			<bitfield name="XCOL" start="4" end="4" qualify="__sfrbit32" description="Exzessive Collision"/>
			<bitfield name="TXDEF" start="5" end="5" qualify="__sfrbit32" description="Transmit Deferred"/>
			<bitfield name="PSE" start="6" end="6" qualify="__sfrbit32" description="Paused"/>
			<bitfield name="UNDER" start="8" end="8" qualify="__sfrbit32" description="Underrun"/>
			<bitfield name="XDEF" start="9" end="9" qualify="__sfrbit32" description="Excessive Deferral"/>
			<bitfield name="LCAR" start="10" end="10" qualify="__sfrbit32" description="Lost Carrier"/>
			<bitfield name="LCOL" start="12" end="12" qualify="__sfrbit32" description="Late Collision"/>
			<bitfield name="TXP" start="13" end="13" qualify="__sfrbit32" description="Transmit Parity"/>
			<bitfield name="CMP" start="14" end="14" qualify="__sfrbit32" description="Completion"/>
			<bitfield name="TXHLTD" start="15" end="15" qualify="__sfrbit32" description="Transmit Halted"/>
			<bitfield name="SQERR" start="16" end="16" qualify="__sfrbit32" description="Signal Quality Error"/>
		</sfrtype>
		<sfr name="MACTXSTAT" address="0xF200031C" sfrtype="MACTXSTAT_type" description="MAC Transmit Status Register"/>
		<sfrtype name="MACTXCTRL_type">
			<bitfield name="TXEN" start="0" end="0" qualify="__sfrbit32" description="Transmit Enable"/>
			<bitfield name="TXHLT" start="1" end="1" qualify="__sfrbit32" description="Transmit Halt"/>
			<bitfield name="NOPAD" start="2" end="2" qualify="__sfrbit32" description="No Pad"/>
			<bitfield name="NOCRC" start="3" end="3" qualify="__sfrbit32" description="No CRC"/>
			<bitfield name="NODEF" start="5" end="5" qualify="__sfrbit32" description="No Defer"/>
			<bitfield name="SDPSE" start="6" end="6" qualify="__sfrbit32" description="Send Pause"/>
			<bitfield name="MII10" start="7" end="7" qualify="__sfrbit32" description="MII 10 Mbit/s Mode"/>
		</sfrtype>
		<sfr name="MACTXCTRL" address="0xF2000318" sfrtype="MACTXCTRL_type" description="MAC Transmit Ctrl Register"/>
		<sfrtype name="MACCAMCTRL0_type">
			<bitfield name="STACC" start="0" end="0" qualify="__sfrbit32" description="Station Accept"/>
			<bitfield name="GRPACC" start="1" end="1" qualify="__sfrbit32" description="Group Access"/>
			<bitfield name="BRDACC" start="2" end="2" qualify="__sfrbit32" description="Broadcast Access"/>
			<bitfield name="NEGCAM" start="3" end="3" qualify="__sfrbit32" description="Negative CAM"/>
			<bitfield name="CMPEN" start="4" end="4" qualify="__sfrbit32" description="Compare Enable"/>
		</sfrtype>
		<sfr name="MACCAMCTRL0" address="0xF2000314" sfrtype="MACCAMCTRL0_type" description="MAC CAM Ctrl Register 0"/>
		<sfrtype name="MACCTRL_type">
			<bitfield name="HLTREQ" start="0" end="0" qualify="__sfrbit32" description="Halt Request"/>
			<bitfield name="HLTIMM" start="1" end="1" qualify="__sfrbit32" description="Halt Immediately"/>
			<bitfield name="RESET" start="2" end="2" qualify="__sfrbit32" description="Reset"/>
			<bitfield name="FULLDUP" start="3" end="3" qualify="__sfrbit32" description="Full Duplex"/>
			<bitfield name="MACLP" start="4" end="4" qualify="__sfrbit32" description="MAC Loop"/>
			<bitfield name="MROLL" start="10" end="10" access="r" qualify="__sfrbit32" description="Missed Roll"/>
		</sfrtype>
		<sfr name="MACCTRL" address="0xF2000310" sfrtype="MACCTRL_type" description="MAC Ctrl Register"/>
	</group>
	<group name="Ethernet Controller: Data Management Unit Transmit">
		<sfrtype name="DTFFCR_type">
			<bitfield name="CNT" start="0" end="31" access="r" qualify="__sfrbit32" description="Counter"/>
		</sfrtype>
		<sfr name="DTFFCR" address="0xF200023C" sfrtype="DTFFCR_type" description="DT FIFO Full CounterRegister"/>
		<sfrtype name="DTISFIFO_CH_type">
			<bitfield name="CHNO" start="0" end="1" qualify="__sfrbit32" description="Channel Number"/>
			<bitfield name="HTAB" start="2" end="2" qualify="__sfrbit32" description="Hold Caused Transmit Abort"/>
			<bitfield name="TAB" start="3" end="3" qualify="__sfrbit32" description="Transmit Abort"/>
			<bitfield name="HI" start="4" end="4" qualify="__sfrbit32" description="Host Initiated Interrupt"/>
			<bitfield name="DESCRID" start="5" end="10" qualify="__sfrbit32" description="Descriptor ID"/>
			<bitfield name="FORMAT" start="11" end="15" qualify="__sfrbit32" description="Format"/>
		</sfrtype>
		<sfr name="DTISFIFO_CH" address="0xF2000238" sfrtype="DTISFIFO_CH_type" description="DT Interrupt Status FIFO"/>
		<sfrtype name="DTISFIFO_CMD_type">
			<bitfield name="CHNO" start="0" end="1" qualify="__sfrbit32" description="Channel Number"/>
			<bitfield name="CMDC" start="2" end="2" qualify="__sfrbit32" description="Hold Caused Transmit Abort"/>
			<bitfield name="FORMAT" start="11" end="15" qualify="__sfrbit32" description="Format"/>
		</sfrtype>
		<sfr name="DTISFIFO_CMD" address="0xF2000238" sfrtype="DTISFIFO_CMD_type" description="DT Interrupt Status FIFO"/>
		<sfrtype name="DTCONF3_type">
			<bitfield name="BL" start="16" end="19" qualify="__sfrbit32" description="Burst Length"/>
		</sfrtype>
		<sfr name="DTCONF3" address="0xF200022C" sfrtype="DTCONF3_type" description="DT Configuration 3 Register"/>
		<sfrtype name="DTCONF_type">
			<bitfield name="LBE" start="1" end="1" qualify="__sfrbit32" description="Little/Big Endian Byte Swap"/>
		</sfrtype>
		<sfr name="DTCONF" address="0xF2000228" sfrtype="DTCONF_type" description="DT Configuration Register"/>
		<sfrtype name="DTIMR_type">
			<bitfield name="CMDC" start="0" end="0" qualify="__sfrbit32" description="Command Completed"/>
			<bitfield name="TAB" start="1" end="1" qualify="__sfrbit32" description="Transmit Abort"/>
			<bitfield name="HTAB" start="2" end="2" qualify="__sfrbit32" description="Hold Caused Transmit Abort"/>
		</sfrtype>
		<sfr name="DTIMR" address="0xF2000224" sfrtype="DTIMR_type" description="DT Interrupt Mask Register"/>
		<sfrtype name="DTFTDA_type">
			<bitfield name="FTDA" start="2" end="31" qualify="__sfrbit32" description="First Transmit Descriptor Address"/>
		</sfrtype>
		<sfr name="DTFTDA" address="0xF2000220" sfrtype="DTFTDA_type" description="DT First Tx Descriptor Address Register"/>
		<sfrtype name="DTCMD_type">
			<bitfield name="CHNO" start="0" end="1" qualify="__sfrbit32" description="Channel Number"/>
			<bitfield name="CMDX" start="24" end="31" qualify="__sfrbit32" description="Command Transmit"/>
		</sfrtype>
		<sfr name="DTCMD" address="0xF2000218" sfrtype="DTCMD_type" description="DT Command Register"/>
	</group>
	<group name="Ethernet Controller: Data Management Unit Receive">
		<sfrtype name="DRCONF_type">
			<bitfield name="ENA" start="0" end="0" qualify="__sfrbit32" description="Enable Alignment"/>
			<bitfield name="LBE" start="1" end="1" qualify="__sfrbit32" description="Little/Big Endian Byte Swap"/>
		</sfrtype>
		<sfr name="DRCONF" address="0xF2000134" sfrtype="DRCONF_type" description="DR Configuration Register"/>
		<sfrtype name="DRIMR_type">
			<bitfield name="CMDC" start="0" end="0" qualify="__sfrbit32" description="Command Completed"/>
			<bitfield name="SD" start="2" end="2" qualify="__sfrbit32" description="Silent Discard"/>
			<bitfield name="ILEN" start="8" end="8" qualify="__sfrbit32" description="Invalid Length"/>
			<bitfield name="CRC" start="9" end="9" qualify="__sfrbit32" description="CRC Error"/>
			<bitfield name="RFOD" start="10" end="10" qualify="__sfrbit32" description="Receive Frame Overflow"/>
			<bitfield name="MFL" start="11" end="11" qualify="__sfrbit32" description="Maximum Frame Length"/>
			<bitfield name="HRAB" start="12" end="12" qualify="__sfrbit32" description="Hold Caused Receive Abort"/>
			<bitfield name="FE" start="13" end="13" qualify="__sfrbit32" description="Frame End"/>
			<bitfield name="RAB" start="14" end="14" qualify="__sfrbit32" description="Receive Abort"/>
		</sfrtype>
		<sfr name="DRIMR" address="0xF2000130" sfrtype="DRIMR_type" description="DR Interrupt Mask Register"/>
		<sfrtype name="DRFRDA_type">
			<bitfield name="FRDA" start="2" end="31" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="DRFRDA" address="0xF200012C" sfrtype="DRFRDA_type" description="DR First Rx Descriptor Address Register"/>
		<sfrtype name="DRMOD_type">
			<bitfield name="FM" start="0" end="1" qualify="__sfrbit32" description="Frame Mode"/>
		</sfrtype>
		<sfr name="DRMOD" address="0xF2000124" sfrtype="DRMOD_type" description="DR Mode Register"/>
		<sfrtype name="DRCMD_type">
			<bitfield name="CHNO" start="0" end="1" qualify="__sfrbit32" description="Channel Number"/>
			<bitfield name="CMDREC" start="16" end="23" qualify="__sfrbit32" description="Command Completed"/>
		</sfrtype>
		<sfr name="DRCMD" address="0xF2000120" sfrtype="DRCMD_type" description="DR Command Register"/>
		<sfrtype name="DRFFCR_type">
			<bitfield name="CNT" start="0" end="31" access="r" qualify="__sfrbit32" description="Counter"/>
		</sfrtype>
		<sfr name="DRFFCR" address="0xF200011C" sfrtype="DRFFCR_type" description="DR FIFO Full Counter Register"/>
		<sfrtype name="DRISFIFO_CH_type">
			<bitfield name="CHNO" start="0" end="1" description="Channel Number"/>
			<bitfield name="SD" start="7" end="7" description="Silent Discard"/>
			<bitfield name="ILEN" start="8" end="8" description="Invalid Length"/>
			<bitfield name="CRC" start="9" end="9" description="CRC Error"/>
			<bitfield name="RFOD" start="10" end="10" description="Receive Frame Overflow"/>
			<bitfield name="MFL" start="11" end="11" description="Maximum Frame Length"/>
			<bitfield name="HRAB" start="12" end="12" description="Hold Caused Receive Abort"/>
			<bitfield name="FE" start="13" end="13" description="Frame End"/>
			<bitfield name="RAB" start="14" end="14" description="Receive Abort"/>
			<bitfield name="HI" start="15" end="15" description="Host Initiated"/>
			<bitfield name="DESCRID" start="16" end="21" description="Descriptor ID"/>
			<bitfield name="FORMAT" start="26" end="30" description="Format"/>
		</sfrtype>
		<sfr name="DRISFIFO_CH" address="0xF2000118" sfrtype="DRISFIFO_CH_type" description="DRInterrupt Status FIFO"/>
		<sfrtype name="DRISFIFO_CMD_type">
			<bitfield name="CHNO" start="0" end="1" qualify="__sfrbit32" description="Channel Number"/>
			<bitfield name="CMDC" start="16" end="16" qualify="__sfrbit32" description="Command Completed"/>
			<bitfield name="FORMAT" start="27" end="31" qualify="__sfrbit32" description="Format"/>
		</sfrtype>
		<sfr name="DRISFIFO_CMD" address="0xF2000118" sfrtype="DRISFIFO_CMD_type" description="DRInterrupt Status FIFO"/>
	</group>
	<group name="Fast FPI" description="FPI Bus Controller Unit 0">
		<sfrtype name="BCU_EDAT_type">
			<bitfield name="FPIDAT" start="0" end="31" qualify="__sfrbit32" description="Captured FPI-Bus Data (in case of a bus error)."/>
		</sfrtype>
		<sfr name="BCU0_EDAT" address="0xF2000028" sfrtype="BCU_EDAT_type" description="BCU Error Data Capture Register"/>
		<sfrtype name="BCU_EADD_type">
			<bitfield name="FPIADR" start="0" end="31" qualify="__sfrbit32" description="Captured FPI-Bus Address (in case of a bus error)."/>
		</sfrtype>
		<sfr name="BCU0_EADD" address="0xF2000024" sfrtype="BCU_EADD_type" description="BCU Error Address Capture Register"/>
		<sfrtype name="BCU_ECON_type">
			<bitfield name="ERRCNT" start="0" end="15" qualify="__sfrbit32" description="Number of Bus Errors."/>
			<bitfield name="TOUT" start="16" end="16" qualify="__sfrbit32" description="State of FPI-Bus Time-Out Signal (active high)."/>
			<bitfield name="RDY" start="17" end="17" qualify="__sfrbit32" description="State of FPI-Bus Ready Signal (active high)."/>
			<bitfield name="ABT" start="18" end="18" qualify="__sfrbit32" description="State of FPI-Bus Abort Signal (active low)."/>
			<bitfield name="ACK" start="19" end="20" qualify="__sfrbit32" description="State of FPI-Bus Acknowledge Signal."/>
			<bitfield name="SVM" start="21" end="21" qualify="__sfrbit32" description="State of FPI-Bus Supervisor Mode Signal (active high)."/>
			<bitfield name="WRN" start="22" end="22" qualify="__sfrbit32" description="State of FPI-Bus Write Signal (active low)."/>
			<bitfield name="RDN" start="23" end="23" qualify="__sfrbit32" description="State of FPI-Bus Read Signal (active low)."/>
			<bitfield name="TAG" start="24" end="27" qualify="__sfrbit32" description="FPI-Bus Tag Number"/>
			<bitfield name="OPC" start="28" end="31" qualify="__sfrbit32" description="FPI-Bus Operation Code"/>
		</sfrtype>
		<sfr name="BCU0_ECON" address="0xF2000020" sfrtype="BCU_ECON_type" description="BCU Error Control Capture Register"/>
		<sfrtype name="BCU0_CON_type">
			<bitfield name="TOUT" start="0" end="15" qualify="__sfrbit32" description="Bus time-out value"/>
			<bitfield name="DBG" start="16" end="16" qualify="__sfrbit32" description="Debug trace">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PSE" start="18" end="18" qualify="__sfrbit32" description="Power saving">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SPE" start="19" end="19" qualify="__sfrbit32" description="Starvation protection">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PMS" start="20" end="20" qualify="__sfrbit32" description="Priority mode select">
				<value value="0" description="Standard"/>
 				<value value="1" description="Debug"/>
 			</bitfield>
			<bitfield name="SPC" start="24" end="31" qualify="__sfrbit32" description="Starvation counter sample period"/>
		</sfrtype>
		<sfr name="BCU0_CON" address="0xF2000010" default="0x4009FFFF" sfrtype="BCU0_CON_type" description="BCU Control Register"/>
		<sfrtype name="BCU_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" qualify="__sfrbit32" description="BCU Module Revision Number."/>
			<bitfield name="MOD" start="8" end="15" access="r" qualify="__sfrbit32" description="BCU Module Identification Number."/>
		</sfrtype>
		<sfr name="BCU0_ID" address="0xF2000008" sfrtype="BCU_ID_type" description="BCU Identification Register"/>
		<alias name="FBCU_CON"     definition="BCU0_CON"/>
	</group>
	<group name="ComDRAM">
		<sfrtype name="COMDRAM_MODE_type">
			<bitfield name="SPBEN" start="0" end="0" description="ComDRAM Scratchpad Buffer Enable Control"/>
		</sfrtype>
		<sfr name="COMDRAM_MODE" address="0xF01801A4" sfrtype="COMDRAM_MODE_type" description="ComDRAM Mode Register"/>
		<sfrtype name="COMDRAM_REFCON_type">
			<bitfield name="REFVAL" start="0" end="15" description="Refresh Rate"/>
		</sfrtype>
		<sfr name="COMDRAM_REFCON" address="0xF01801A0" sfrtype="COMDRAM_REFCON_type" description="ComDRAM Refresh Control Register"/>
		<sfrtype name="COMDRAM_RST_type">
			<bitfield name="RSTCON" start="3" end="3" description="ComDRAM Reset Control"/>
		</sfrtype>
		<sfr name="COMDRAM_RST" address="0xF0180040" sfrtype="COMDRAM_RST_type" description="ComDRAM Reset Register"/>
		<sfrtype name="COMDRAM_OCDSS_type">
			<bitfield name="SPEN" start="0" end="0" description="Suspend Enable Bit for OCDS"/>
		</sfrtype>
		<sfr name="COMDRAM_OCDSS" address="0xF0180004" sfrtype="COMDRAM_OCDSS_type" description="ComDRAM OCDS Suspend Register"/>
		<sfrtype name="COMDRAM_CLC_type">
			<bitfield name="REGEN" start="0" end="0" description="Switch the clock of the ComDRAM register"/>
			<bitfield name="EN" start="5" end="5" description="Switch the clock of the ComDRAM"/>
		</sfrtype>
		<sfr name="COMDRAM_CLC" address="0xF0180000" sfrtype="COMDRAM_CLC_type" description="ComDRAM Clock Register"/>
	</group>
	<group name="PCP" description="Peripheral Control Processor">
		<sfr name="PCP_RAM_BASE" address="0xF0010000" description="PCP Parameter Memory Start Address"/>
		<sfrtype name="PCP_GPR6_type">
			<bitfield name="CNT1" start="0" end="11" qualify="__sfrbit32" description="Counter for BCOPY, COPY and EXIT"/>
			<bitfield name="TOS" start="14" end="15" qualify="__sfrbit32" description="Type Of Service"/>
			<bitfield name="SRPN" start="16" end="23" qualify="__sfrbit32" description="Service Request Priority Number"/>
			<bitfield name="CPPN" start="24" end="31" qualify="__sfrbit32" description="PCP Interrupt Priority Number"/>
		</sfrtype>
		<sfrtype name="PCP_GPR7_type">
			<bitfield name="Z" start="0" end="0" qualify="__sfrbit32" description="Zero flag"/>
			<bitfield name="N" start="1" end="1" qualify="__sfrbit32" description="Negative flag"/>
			<bitfield name="C" start="2" end="2" qualify="__sfrbit32" description="Carry flag"/>
			<bitfield name="V" start="3" end="3" qualify="__sfrbit32" description="Overflow flag"/>
			<bitfield name="CN1Z" start="4" end="4" qualify="__sfrbit32" description="CNT1 = 0 flag"/>
			<bitfield name="IEN" start="5" end="5" qualify="__sfrbit32" description="Enable Interrupt of Channel"/>
			<bitfield name="CEN" start="6" end="6" qualify="__sfrbit32" description="Channel Enable"/>
			<bitfield name="DPTR" start="8" end="15" qualify="__sfrbit32" description="Data Pointer"/>
			<bitfield name="PCP_PC" start="16" end="31" qualify="__sfrbit32" description="Program Counter"/>
		</sfrtype>
		<sfrtype name="PCP_SRC_type">
			<bitfield name="SRPN" start="0" end="7" qualify="__sfrbit32" description="Service Request Priority Number."/>
			<bitfield name="TOS" start="10" end="11" qualify="__sfrbit32" description="Type-of-Service Control."/>
			<bitfield name="SRE" start="12" end="12" qualify="__sfrbit32" description="Service Request Enable Flag."/>
			<bitfield name="SRR" start="13" end="13" qualify="__sfrbit32" description="Service Request Flag."/>
		</sfrtype>
		<sfr name="PCP_SRC0" address="0xF0003FFC" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 0"/>
		<sfr name="PCP_SRC1" address="0xF0003FF8" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 1"/>
		<sfr name="PCP_SRC2" address="0xF0003FF4" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 2"/>
		<sfr name="PCP_SRC3" address="0xF0003FF0" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 3"/>
		<sfr name="PCP_SRC4" address="0xF0003FEC" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 4"/>
		<sfr name="PCP_SRC5" address="0xF0003FE8" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 5"/>
		<sfr name="PCP_SRC6" address="0xF0003FE4" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 6"/>
		<sfr name="PCP_SRC7" address="0xF0003FE0" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 7"/>
		<sfr name="PCP_SRC8" address="0xF0003FDC" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 8"/>
		<sfr name="PCP_SRC9" address="0xF0003FD8" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 9"/>
		<sfr name="PCP_SRC10" address="0xF0003FD4" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 10"/>
		<sfr name="PCP_SRC11" address="0xF0003FD0" sfrtype="PCP_SRC_type" description="PCP Service Request Control Register 11"/>
		<sfrtype name="PCP_FTD_type">
			<bitfield name="DCRO" start="0" end="0" qualify="__sfrbit32" description="Disable Context Restore Optimization"/>
			<bitfield name="DNI" start="1" end="1" qualify="__sfrbit32" description="Disable Nested Interrupts"/>
			<bitfield name="DCSO" start="2" end="2" qualify="__sfrbit32" description="Disable Context Store Optimization"/>
			<bitfield name="TME" start="3" end="3" qualify="__sfrbit32" description="Test Memory Error"/>
			<bitfield name="PCDE" start="4" end="4" qualify="__sfrbit32" description="Prevent Channel Disable on Illegal Exit Instruction"/>
		</sfrtype>
		<sfr name="PCP_FTD" address="0xF0003F30" sfrtype="PCP_FTD_type" description="PCP Feature Disable/Test Register"/>
		<sfrtype name="PCP_SSR_type">
			<bitfield name="SSRN" start="0" end="7" access="r" qualify="__sfrbit32" description="PCP Stalled Service Request Number"/>
			<bitfield name="STOS" start="8" end="9" access="r" qualify="__sfrbit32" description="PCP Stalled Type Of Service"/>
			<bitfield name="ST" start="15" end="15" access="r" qualify="__sfrbit32" description="PCP Stalled Status"/>
			<bitfield name="SCHN" start="16" end="23" access="r" qualify="__sfrbit32" description="PCP Stalled Channel Number"/>
		</sfrtype>
		<sfr name="PCP_SSR" address="0xF0003F2C" sfrtype="PCP_SSR_type" description="PCP Stall Status Register"/>
		<sfrtype name="PCP_ICON_type">
			<bitfield name="P0T" start="0" end="1" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 0 TOS Mapping"/>
			<bitfield name="P1T" start="2" end="3" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 1 TOS Mapping"/>
			<bitfield name="P2T" start="4" end="5" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 2 TOS Mapping"/>
			<bitfield name="P3T" start="6" end="7" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 3 TOS Mapping"/>
			<bitfield name="IP0E" start="8" end="8" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 0 Enable"/>
			<bitfield name="IP1E" start="9" end="9" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 1 Enable"/>
			<bitfield name="IP2E" start="10" end="10" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 2 Enable"/>
			<bitfield name="IP3E" start="11" end="11" access="r" qualify="__sfrbit32" description="PCP Interrupt Port 3 Enable"/>
		</sfrtype>
		<sfr name="PCP_ICON" address="0xF0003F28" sfrtype="PCP_ICON_type" description="PCP Interrupt Configuration Register"/>
		<sfrtype name="PCP_ITR_type">
			<bitfield name="ITP" start="0" end="7" qualify="__sfrbit32" description="PCP Interrupt Threshold Service Request Priority Number"/>
			<bitfield name="ITL" start="16" end="19" qualify="__sfrbit32" description="Interrupt Threshold Level"/>
		</sfrtype>
		<sfr name="PCP_ITR" address="0xF0003F24" sfrtype="PCP_ITR_type" description="PCP Interrupt Threshold Control Register"/>
		<sfrtype name="PCP_ICR_type">
			<bitfield name="CPPN" start="0" end="7" access="r" qualify="__sfrbit32"/>
			<bitfield name="IE" start="8" end="8" access="r" qualify="__sfrbit32"/>
			<bitfield name="PIPN" start="16" end="23" access="r" qualify="__sfrbit32"/>
			<bitfield name="ARBCYC" start="24" end="25" qualify="__sfrbit32"/>
			<bitfield name="ONECYC" start="26" end="26" qualify="__sfrbit32"/>
		</sfrtype>
		<sfr name="PCP_ICR" address="0xF0003F20" sfrtype="PCP_ICR_type" description="PCP Interrupt Control Register"/>
		<sfrtype name="PCP_ES_type">
			<bitfield name="BER" start="0" end="0" access="r" qualify="__sfrbit32" description="Bus Error"/>
			<bitfield name="IOP" start="1" end="1" access="r" qualify="__sfrbit32" description="Invalid Opcode"/>
			<bitfield name="DCR" start="2" end="2" access="r" qualify="__sfrbit32" description="Disabled Channel Request"/>
			<bitfield name="IAE" start="3" end="3" access="r" qualify="__sfrbit32" description="Instruction Address Error"/>
			<bitfield name="DBE" start="4" end="4" access="r" qualify="__sfrbit32" description="Debug Event"/>
			<bitfield name="CWD" start="6" end="6" access="r" qualify="__sfrbit32" description="Channel Watchdog"/>
			<bitfield name="PPC" start="7" end="7" access="r" qualify="__sfrbit32" description="PRAM Partitioning Check"/>
			<bitfield name="EPN" start="8" end="15" access="r" qualify="__sfrbit32" description="Priority Number"/>
			<bitfield name="PCPES_PC" start="16" end="31" access="r" qualify="__sfrbit32" description="PC"/>
		</sfrtype>
		<sfr name="PCP_ES" address="0xF0003F14" sfrtype="PCP_ES_type" description="PCP Captured Error Status Register"/>
		<sfrtype name="PCP_CS_type">
			<bitfield name="EN" start="0" end="0" qualify="__sfrbit32" description="PCP Enable Bit."/>
			<bitfield name="RST" start="1" end="1" qualify="__sfrbit32" description="PCP Reset Request."/>
			<bitfield name="RS" start="2" end="2" access="r" qualify="__sfrbit32" description="Run / Stop Status Flag."/>
			<bitfield name="RCB" start="4" end="4" qualify="__sfrbit32" description="Channel Start Mode Control."/>
			<bitfield name="EIE" start="5" end="5" qualify="__sfrbit32" description="ENDINIT Enable."/>
			<bitfield name="CS" start="6" end="7" qualify="__sfrbit32" description="Context Size Control."/>
			<bitfield name="PPE" start="8" end="8" qualify="__sfrbit32" description="PRAM Partitioning Enable"/>
			<bitfield name="PPS" start="11" end="15" qualify="__sfrbit32" description="PRAM Partition Size"/>
			<bitfield name="CWE" start="16" end="16" qualify="__sfrbit32" description="Channel Watchdog Enable"/>
			<bitfield name="CWN" start="17" end="23" qualify="__sfrbit32" description="Channel Watchdog Number"/>
			<bitfield name="ESR" start="24" end="31" qualify="__sfrbit32" description="Error Service Request number."/>
		</sfrtype>
		<sfr name="PCP_CS" address="0xF0003F10" sfrtype="PCP_CS_type" description="PCP Control /Status Register"/>
		<sfrtype name="PCPMODID_type">
			<bitfield name="REV" start="0" end="7" access="r" qualify="__sfrbit32" description="PCP Revision Number."/>
			<bitfield name="MOD" start="8" end="15" access="r" qualify="__sfrbit32" description="PCP Identification Number."/>
		</sfrtype>
		<sfr name="PCPMODID" address="0xF0003F08" sfrtype="PCPMODID_type" description="PCP Module Identification Register"/>
		<sfrtype name="PCPCLC_type">
			<bitfield name="PCGDIS" start="15" end="15" qualify="__sfrbit32" description="Clock Gating Disable Bit"/>
		</sfrtype>
		<sfr name="PCPCLC" address="0xF0003F00" sfrtype="PCPCLC_type" description="PCP Clock Control Register"/>
	</group>
	<group name="Port 5">
		<sfrtype name="P_ALTSEL1_type">
			<bitfield name="AS1_0" start="0" end="0" description="Port Alternate Function Selection 0, Bit 0."/>
			<bitfield name="AS1_1" start="1" end="1" description="Port Alternate Function Selection 0, Bit 1."/>
			<bitfield name="AS1_2" start="2" end="2" description="Port Alternate Function Selection 0, Bit 2."/>
			<bitfield name="AS1_3" start="3" end="3" description="Port Alternate Function Selection 0, Bit 3."/>
			<bitfield name="AS1_4" start="4" end="4" description="Port Alternate Function Selection 0, Bit 4."/>
			<bitfield name="AS1_5" start="5" end="5" description="Port Alternate Function Selection 0, Bit 5."/>
			<bitfield name="AS1_6" start="6" end="6" description="Port Alternate Function Selection 0, Bit 6."/>
			<bitfield name="AS1_7" start="7" end="7" description="Port Alternate Function Selection 0, Bit 7."/>
			<bitfield name="AS1_8" start="8" end="8" description="Port Alternate Function Selection 0, Bit 8."/>
			<bitfield name="AS1_9" start="9" end="9" description="Port Alternate Function Selection 0, Bit 9."/>
			<bitfield name="AS1_10" start="10" end="10" description="Port Alternate Function Selection 0, Bit 10."/>
			<bitfield name="AS1_11" start="11" end="11" description="Port Alternate Function Selection 0, Bit 11."/>
			<bitfield name="AS1_12" start="12" end="12" description="Port Alternate Function Selection 0, Bit 12."/>
			<bitfield name="AS1_13" start="13" end="13" description="Port Alternate Function Selection 0, Bit 13."/>
			<bitfield name="AS1_14" start="14" end="14" description="Port Alternate Function Selection 0, Bit 14."/>
			<bitfield name="AS1_15" start="15" end="15" description="Port Alternate Function Selection 0, Bit 15."/>
		</sfrtype>
		<sfr name="P5ALTSEL1" address="0xF0002D48" sfrtype="P_ALTSEL1_type" description="Port 5 Alternate Function Select Register 1"/>
		<sfrtype name="P_ALTSEL0_type">
			<bitfield name="AS0_0" start="0" end="0" description="Port Alternate Function Selection 0, Bit 0."/>
			<bitfield name="AS0_1" start="1" end="1" description="Port Alternate Function Selection 0, Bit 1."/>
			<bitfield name="AS0_2" start="2" end="2" description="Port Alternate Function Selection 0, Bit 2."/>
			<bitfield name="AS0_3" start="3" end="3" description="Port Alternate Function Selection 0, Bit 3."/>
			<bitfield name="AS0_4" start="4" end="4" description="Port Alternate Function Selection 0, Bit 4."/>
			<bitfield name="AS0_5" start="5" end="5" description="Port Alternate Function Selection 0, Bit 5."/>
			<bitfield name="AS0_6" start="6" end="6" description="Port Alternate Function Selection 0, Bit 6."/>
			<bitfield name="AS0_7" start="7" end="7" description="Port Alternate Function Selection 0, Bit 7."/>
			<bitfield name="AS0_8" start="8" end="8" description="Port Alternate Function Selection 0, Bit 8."/>
			<bitfield name="AS0_9" start="9" end="9" description="Port Alternate Function Selection 0, Bit 9."/>
			<bitfield name="AS0_10" start="10" end="10" description="Port Alternate Function Selection 0, Bit 10."/>
			<bitfield name="AS0_11" start="11" end="11" description="Port Alternate Function Selection 0, Bit 11."/>
			<bitfield name="AS0_12" start="12" end="12" description="Port Alternate Function Selection 0, Bit 12."/>
			<bitfield name="AS0_13" start="13" end="13" description="Port Alternate Function Selection 0, Bit 13."/>
			<bitfield name="AS0_14" start="14" end="14" description="Port Alternate Function Selection 0, Bit 14."/>
			<bitfield name="AS0_15" start="15" end="15" description="Port Alternate Function Selection 0, Bit 15."/>
		</sfrtype>
		<sfr name="P5ALTSEL0" address="0xF0002D44" sfrtype="P_ALTSEL0_type" description="Port 5 Alternate Function Select Register 0"/>
		<sfrtype name="P_DIR_type">
			<bitfield name="DIR0" start="0" end="0" description="Port Direction Control Bit 0."/>
			<bitfield name="DIR1" start="1" end="1" description="Port Direction Control Bit 1."/>
			<bitfield name="DIR2" start="2" end="2" description="Port Direction Control Bit 2."/>
			<bitfield name="DIR3" start="3" end="3" description="Port Direction Control Bit 3."/>
			<bitfield name="DIR4" start="4" end="4" description="Port Direction Control Bit 4."/>
			<bitfield name="DIR5" start="5" end="5" description="Port Direction Control Bit 5."/>
			<bitfield name="DIR6" start="6" end="6" description="Port Direction Control Bit 6."/>
			<bitfield name="DIR7" start="7" end="7" description="Port Direction Control Bit 7."/>
			<bitfield name="DIR8" start="8" end="8" description="Port Direction Control Bit 8."/>
			<bitfield name="DIR9" start="9" end="9" description="Port Direction Control Bit 9."/>
			<bitfield name="DIR10" start="10" end="10" description="Port Direction Control Bit 10."/>
			<bitfield name="DIR11" start="11" end="11" description="Port Direction Control Bit 11."/>
			<bitfield name="DIR12" start="12" end="12" description="Port Direction Control Bit 12."/>
			<bitfield name="DIR13" start="13" end="13" description="Port Direction Control Bit 13."/>
			<bitfield name="DIR14" start="14" end="14" description="Port Direction Control Bit 14."/>
			<bitfield name="DIR15" start="15" end="15" description="Port Direction Control Bit 15."/>
		</sfrtype>
		<sfr name="P5DIR" address="0xF0002D18" sfrtype="P_DIR_type" description="Port 5 Direction Register"/>
		<sfrtype name="P_INP_type">
			<bitfield name="INP0" start="0" end="0" description="Port Data Input 0."/>
			<bitfield name="INP1" start="1" end="1" description="Port Data Input 1."/>
			<bitfield name="INP2" start="2" end="2" description="Port Data Input 2."/>
			<bitfield name="INP3" start="3" end="3" description="Port Data Input 3."/>
			<bitfield name="INP4" start="4" end="4" description="Port Data Input 4."/>
			<bitfield name="INP5" start="5" end="5" description="Port Data Input 5."/>
			<bitfield name="INP6" start="6" end="6" description="Port Data Input 6."/>
			<bitfield name="INP7" start="7" end="7" description="Port Data Input 7."/>
			<bitfield name="INP8" start="8" end="8" description="Port Data Input 8."/>
			<bitfield name="INP9" start="9" end="9" description="Port Data Input 9."/>
			<bitfield name="INP10" start="10" end="10" description="Port Data Input 10."/>
			<bitfield name="INP11" start="11" end="11" description="Port Data Input 11."/>
			<bitfield name="INP12" start="12" end="12" description="Port Data Input 12."/>
			<bitfield name="INP13" start="13" end="13" description="Port Data Input 13."/>
			<bitfield name="INP14" start="14" end="14" description="Port Data Input 14."/>
			<bitfield name="INP15" start="15" end="15" description="Port Data Input 15."/>
		</sfrtype>
		<sfr name="P5INP" address="0xF0002D14" sfrtype="P_INP_type" description="Port 5 Data Input Register"/>
		<sfrtype name="P_type">
			<bitfield name="OUT0" start="0" end="0" description="Port Data Output 0."/>
			<bitfield name="OUT1" start="1" end="1" description="Port Data Output 1."/>
			<bitfield name="OUT2" start="2" end="2" description="Port Data Output 2."/>
			<bitfield name="OUT3" start="3" end="3" description="Port Data Output 3."/>
			<bitfield name="OUT4" start="4" end="4" description="Port Data Output 4."/>
			<bitfield name="OUT5" start="5" end="5" description="Port Data Output 5."/>
			<bitfield name="OUT6" start="6" end="6" description="Port Data Output 6."/>
			<bitfield name="OUT7" start="7" end="7" description="Port Data Output 7."/>
			<bitfield name="OUT8" start="8" end="8" description="Port Data Output 8."/>
			<bitfield name="OUT9" start="9" end="9" description="Port Data Output 9."/>
			<bitfield name="OUT10" start="10" end="10" description="Port Data Output 10."/>
			<bitfield name="OUT11" start="11" end="11" description="Port Data Output 11."/>
			<bitfield name="OUT12" start="12" end="12" description="Port Data Output 12."/>
			<bitfield name="OUT13" start="13" end="13" description="Port Data Output 13."/>
			<bitfield name="OUT14" start="14" end="14" description="Port Data Output 14."/>
			<bitfield name="OUT15" start="15" end="15" description="Port Data Output 15."/>
		</sfrtype>
		<sfr name="P5OUT" address="0xF0002D10" sfrtype="P_type" description="Port 5 Data Output Register"/>
	</group>
	<group name="Port 4">
		<sfr name="P4ALTSEL0" address="0xF0002C44" sfrtype="P_ALTSEL0_type" description="Port 4 Alternate Function Select Register 0"/>
		<sfr name="P4DIR" address="0xF0002C18" sfrtype="P_DIR_type" description="Port 4 Direction Register"/>
		<sfr name="P4INP" address="0xF0002C14" sfrtype="P_INP_type" description="Port 4 Data Input Register"/>
		<sfr name="P4OUT" address="0xF0002C10" sfrtype="P_type" description="Port 4 Data Output Register"/>
	</group>
	<group name="Port 3">
		<sfr name="P3ALTSEL0" address="0xF0002B44" sfrtype="P_ALTSEL0_type" description="Port 3 Alternate Function Select Register 0"/>
		<sfr name="P3DIR" address="0xF0002B18" sfrtype="P_DIR_type" description="Port 3 Direction Register"/>
		<sfr name="P3INP" address="0xF0002B14" sfrtype="P_INP_type" description="Port 3 Data Input Register"/>
		<sfr name="P3OUT" address="0xF0002B10" sfrtype="P_type" description="Port 3 Data Output Register"/>
		<sfrtype name="P_OD_type">
			<bitfield name="OD0" start="0" end="0" description="Port Open-Drain Output Control Bit 0."/>
			<bitfield name="OD1" start="1" end="1" description="Port Open-Drain Output Control Bit 1."/>
			<bitfield name="OD2" start="2" end="2" description="Port Open-Drain Output Control Bit 2."/>
			<bitfield name="OD3" start="3" end="3" description="Port Open-Drain Output Control Bit 3."/>
			<bitfield name="OD4" start="4" end="4" description="Port Open-Drain Output Control Bit 4."/>
			<bitfield name="OD5" start="5" end="5" description="Port Open-Drain Output Control Bit 5."/>
			<bitfield name="OD6" start="6" end="6" description="Port Open-Drain Output Control Bit 6."/>
			<bitfield name="OD7" start="7" end="7" description="Port Open-Drain Output Control Bit 7."/>
			<bitfield name="OD8" start="8" end="8" description="Port Open-Drain Output Control Bit 8."/>
			<bitfield name="OD9" start="9" end="9" description="Port Open-Drain Output Control Bit 9."/>
			<bitfield name="OD10" start="10" end="10" description="Port Open-Drain Output Control Bit 10."/>
			<bitfield name="OD11" start="11" end="11" description="Port Open-Drain Output Control Bit 11."/>
			<bitfield name="OD12" start="12" end="12" description="Port Open-Drain Output Control Bit 12."/>
			<bitfield name="OD13" start="13" end="13" description="Port Open-Drain Output Control Bit 13."/>
			<bitfield name="OD14" start="14" end="14" description="Port Open-Drain Output Control Bit 14."/>
			<bitfield name="OD15" start="15" end="15" description="Port Open-Drain Output Control Bit 15."/>
		</sfrtype>
		<sfr name="P3OD" address="0xF0002B1C" sfrtype="P_OD_type" description="Port 3 Open Drain Control Register"/>
	</group>
	<group name="Port 2">
		<sfr name="P2ALTSEL0" address="0xF0002A44" sfrtype="P_ALTSEL0_type" description="Port 2 Alternate Function Select Register 0"/>
		<sfr name="P2DIR" address="0xF0002A18" sfrtype="P_DIR_type" description="Port 2 Direction Register"/>
		<sfr name="P2INP" address="0xF0002A14" sfrtype="P_INP_type" description="Port 2 Data Input Register"/>
		<sfr name="P2OUT" address="0xF0002A10" sfrtype="P_type" description="Port 2 Data Output Register"/>
	</group>
	<group name="Port 1">
		<sfr name="P1ALTSEL0" address="0xF0002944" sfrtype="P_ALTSEL0_type" description="Port 1 Alternate Function Select Register 0"/>
		<sfr name="P1OD" address="0xF000291C" sfrtype="P_OD_type" description="Port 1 Open Drain Control Register"/>
		<sfr name="P1DIR" address="0xF0002918" sfrtype="P_DIR_type" description="Port 1 Direction Register"/>
		<sfr name="P1INP" address="0xF0002914" sfrtype="P_INP_type" description="Port 1 Data Input Register"/>
		<sfr name="P1OUT" address="0xF0002910" sfrtype="P_type" description="Port 1 Data Output Register"/>
	</group>
	<group name="Port 0">
		<sfr name="P0ALTSEL1" address="0xF0002848" sfrtype="P_ALTSEL1_type" description="Port 0 Alternate Function Select Register 1"/>
		<sfr name="P0ALTSEL0" address="0xF0002844" sfrtype="P_ALTSEL0_type" description="Port 0 Alternate Function Select Register 0"/>
		<sfr name="P0DIR" address="0xF0002818" sfrtype="P_DIR_type" description="Port 0 Direction Register"/>
		<sfr name="P0INP" address="0xF0002814" sfrtype="P_INP_type" description="Port 0 Data Input Register"/>
		<sfr name="P0OUT" address="0xF0002810" sfrtype="P_type" description="Port 0 Data Output Register"/>
	</group>
	<group name="Service Request Unit">
		<sfrtype name="SRC_type">
			<bitfield name="SRPN" start="0" end="7" description="Service request node priority number"/>
			<bitfield name="TOS" start="10" end="11" description="Type of service for node"/>
			<bitfield name="SRE" start="12" end="12" description="Service request node enable"/>
			<bitfield name="SRR" start="13" end="13" access="r" description="Service Request Node Service Request Bit"/>
			<bitfield name="CLRR" start="14" end="14" description="Service Request Node Request Clear Bit"/>
			<bitfield name="SETR" start="15" end="15" description="Service Request Node Request Set Bit"/>
		</sfrtype>
		<sfr name="DTSRC" address="0xF0000D30" sfrtype="SRC_type" description="DT Service Request Control Register"/>
		<sfr name="DRSRC" address="0xF0000D2C" sfrtype="SRC_type" description="DR Service Request Control Register"/>
		<sfr name="TBSRC" address="0xF0000D28" sfrtype="SRC_type" description="TB Service Request Control Register"/>
		<sfr name="RBSRC1" address="0xF0000D24" sfrtype="SRC_type" description="RB Service Request Control 1 Register"/>
		<sfr name="RBSRC0" address="0xF0000D20" sfrtype="SRC_type" description="RB Service Request Control 0 Register"/>
		<sfr name="MACRXPSRC" address="0xF0000D1C" sfrtype="SRC_type" description="MAC Rx PCP Service Request Control Register"/>
		<sfr name="MACTXPSRC" address="0xF0000D18" sfrtype="SRC_type" description="MAC Tx PCP Service Request Control Register"/>
		<sfr name="MACRXCSRC" address="0xF0000D14" sfrtype="SRC_type" description="MAC Rx CPU Service Request Control Register"/>
		<sfr name="MACTXCSRC" address="0xF0000D10" sfrtype="SRC_type" description="MAC Tx CPU Service Request Control Register"/>
		<sfr name="PCI_SW_SRC31" address="0xF0000CFC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 31"/>
		<sfr name="PCI_SW_SRC30" address="0xF0000CF8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 30"/>
		<sfr name="PCI_SW_SRC29" address="0xF0000CF4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 29"/>
		<sfr name="PCI_SW_SRC28" address="0xF0000CF0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 28"/>
		<sfr name="PCI_SW_SRC27" address="0xF0000CEC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 27"/>
		<sfr name="PCI_SW_SRC26" address="0xF0000CE8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 26"/>
		<sfr name="PCI_SW_SRC25" address="0xF0000CE4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 25"/>
		<sfr name="PCI_SW_SRC24" address="0xF0000CE0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 24"/>
		<sfr name="PCI_SW_SRC23" address="0xF0000CDC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 23"/>
		<sfr name="PCI_SW_SRC22" address="0xF0000CD8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 22"/>
		<sfr name="PCI_SW_SRC21" address="0xF0000CD4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 21"/>
		<sfr name="PCI_SW_SRC20" address="0xF0000CD0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 20"/>
		<sfr name="PCI_SW_SRC19" address="0xF0000CCC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 19"/>
		<sfr name="PCI_SW_SRC18" address="0xF0000CC8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 18"/>
		<sfr name="PCI_SW_SRC17" address="0xF0000CC4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 17"/>
		<sfr name="PCI_SW_SRC16" address="0xF0000CC0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 16"/>
		<sfr name="PCI_SW_SRC15" address="0xF0000CBC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 15"/>
		<sfr name="PCI_SW_SRC14" address="0xF0000CB8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 14"/>
		<sfr name="PCI_SW_SRC13" address="0xF0000CB4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 13"/>
		<sfr name="PCI_SW_SRC12" address="0xF0000CB0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 12"/>
		<sfr name="PCI_SW_SRC11" address="0xF0000CAC" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 11"/>
		<sfr name="PCI_SW_SRC10" address="0xF0000CA8" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 10"/>
		<sfr name="PCI_SW_SRC9" address="0xF0000CA4" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 9"/>
		<sfr name="PCI_SW_SRC8" address="0xF0000CA0" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 8"/>
		<sfr name="PCI_SW_SRC7" address="0xF0000C9C" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 7"/>
		<sfr name="PCI_SW_SRC6" address="0xF0000C98" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 6"/>
		<sfr name="PCI_SW_SRC5" address="0xF0000C94" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 5"/>
		<sfr name="PCI_SW_SRC4" address="0xF0000C90" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 4"/>
		<sfr name="PCI_SW_SRC3" address="0xF0000C8C" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 3"/>
		<sfr name="PCI_SW_SRC2" address="0xF0000C88" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 2"/>
		<sfr name="PCI_SW_SRC1" address="0xF0000C84" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 1"/>
		<sfr name="PCI_SW_SRC0" address="0xF0000C80" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Software Interrupt 0"/>
		<sfr name="EINT_SRC23" address="0xF0000C7C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 23"/>
		<sfr name="EINT_SRC22" address="0xF0000C78" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 22"/>
		<sfr name="EINT_SRC21" address="0xF0000C74" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 21"/>
		<sfr name="EINT_SRC20" address="0xF0000C70" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 20"/>
		<sfr name="EINT_SRC19" address="0xF0000C6C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 19"/>
		<sfr name="EINT_SRC18" address="0xF0000C68" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 18"/>
		<sfr name="EINT_SRC17" address="0xF0000C64" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 17"/>
		<sfr name="EINT_SRC16" address="0xF0000C60" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 16"/>
		<sfr name="EINT_SRC15" address="0xF0000C5C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 15"/>
		<sfr name="EINT_SRC14" address="0xF0000C58" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 14"/>
		<sfr name="EINT_SRC13" address="0xF0000C54" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 13"/>
		<sfr name="EINT_SRC12" address="0xF0000C50" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 12"/>
		<sfr name="EINT_SRC11" address="0xF0000C4C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 11"/>
		<sfr name="EINT_SRC10" address="0xF0000C48" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 10"/>
		<sfr name="EINT_SRC9" address="0xF0000C44" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 9"/>
		<sfr name="EINT_SRC8" address="0xF0000C40" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 8"/>
		<sfr name="EINT_SRC7" address="0xF0000C3C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 7"/>
		<sfr name="EINT_SRC6" address="0xF0000C38" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 6"/>
		<sfr name="EINT_SRC5" address="0xF0000C34" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 5"/>
		<sfr name="EINT_SRC4" address="0xF0000C30" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 4"/>
		<sfr name="EINT_SRC3" address="0xF0000C2C" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 3"/>
		<sfr name="EINT_SRC2" address="0xF0000C28" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 2"/>
		<sfr name="EINT_SRC1" address="0xF0000C24" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 1"/>
		<sfr name="EINT_SRC0" address="0xF0000C20" sfrtype="SRC_type" description="Service Request Control Reg. for Ext.Interrupt 0"/>
		<sfr name="PCI_SRC" address="0xF0000C0C" sfrtype="SRC_type" description="Service Request Control Reg. for PCI Interrupt"/>
		<sfr name="BCU0_SRC" address="0xF0000C04" sfrtype="SRC_type" description="Service Request Control Reg. for BCU0 Interrupt"/>
		<sfrtype name="FEN1_type">
			<bitfield name="EXI16FE" start="0" end="1" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI17FE" start="2" end="3" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI18FE" start="4" end="5" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI19FE" start="6" end="7" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI20FE" start="8" end="9" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI21FE" start="10" end="11" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI22FE" start="12" end="13" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI23FE" start="14" end="15" description="External Interrupt Filter Enable Field"/>
		</sfrtype>
		<sfr name="FEN1" address="0xF0000C1C" sfrtype="FEN1_type" description="Filter Enable Register 1"/>
		<sfrtype name="FEN0_type">
			<bitfield name="EXI0FE" start="0" end="1" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI1FE" start="2" end="3" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI2FE" start="4" end="5" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI3FE" start="6" end="7" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI4FE" start="8" end="9" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI5FE" start="10" end="11" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI6FE" start="12" end="13" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI7FE" start="14" end="15" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI8FE" start="16" end="17" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI9FE" start="18" end="19" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI10FE" start="20" end="21" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI11FE" start="22" end="23" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI12FE" start="24" end="25" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI13FE" start="26" end="27" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI14FE" start="28" end="29" description="External Interrupt Filter Enable Field"/>
			<bitfield name="EXI15FE" start="30" end="31" description="External Interrupt Filter Enable Field"/>
		</sfrtype>
		<sfr name="FEN0" address="0xF0000C18" sfrtype="FEN0_type" description="Filter Enable Register 0"/>
		<sfrtype name="TES1_type">
			<bitfield name="EXI16ES" start="0" end="1" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI17ES" start="2" end="3" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI18ES" start="4" end="5" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI19ES" start="6" end="7" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI20ES" start="8" end="9" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI21ES" start="10" end="11" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI22ES" start="12" end="13" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI23ES" start="14" end="15" description="External Interrupt Edge Selection Field"/>
		</sfrtype>
		<sfr name="TES1" address="0xF0000C14" sfrtype="TES1_type" description="Trigger Edge Select Register 1"/>
		<sfrtype name="TES0_type">
			<bitfield name="EXI0ES" start="0" end="1" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI1ES" start="2" end="3" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI2ES" start="4" end="5" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI3ES" start="6" end="7" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI4ES" start="8" end="9" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI5ES" start="10" end="11" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI6ES" start="12" end="13" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI7ES" start="14" end="15" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI8ES" start="16" end="17" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI9ES" start="18" end="19" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI10ES" start="20" end="21" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI11ES" start="22" end="23" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI12ES" start="24" end="25" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI13ES" start="26" end="27" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI14ES" start="28" end="29" description="External Interrupt Edge Selection Field"/>
			<bitfield name="EXI15ES" start="30" end="31" description="External Interrupt Edge Selection Field"/>
		</sfrtype>
		<sfr name="TES0" address="0xF0000C10" sfrtype="TES0_type" description="Trigger Edge Select Register 0"/>
	</group>
	<group name="MultiMediaCard Interface">
		<sfr name="MMCI_SRC" address="0xF0000BFC" sfrtype="SRC_type" description="MMC Interface Service Request Control Register"/>
		<sfrtype name="MMCI_CMD_type">
			<bitfield name="COMMAND" start="0" end="7" description="MMCI Command and Status Interface"/>
		</sfrtype>
		<sfr name="MMCI_CMD" address="0xF0000B14" sfrtype="MMCI_CMD_type" description="MMC Interface Command Register"/>
		<sfrtype name="MMCI_DAT_type">
			<bitfield name="DATA" start="0" end="7" description="MMCI Data Interface"/>
		</sfrtype>
		<sfr name="MMCI_DAT" address="0xF0000B10" sfrtype="MMCI_DAT_type" description="MMC Interface Data Register"/>
		<sfrtype name="MMCI_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" description="Module Revision Number Value."/>
			<bitfield name="MOD" start="8" end="15" access="r" description="16-Bit Module ID."/>
		</sfrtype>
		<sfr name="MMCI_ID" address="0xF0000B08" sfrtype="MMCI_ID_type" description="MMC Interface Identification Register"/>
		<sfrtype name="MMCI_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="Module Disable Request Bit"/>
			<bitfield name="DISS" start="1" end="1" access="r" description="Module Disable Status Bit"/>
			<bitfield name="SPEN" start="2" end="2" description="Module Suspend Enable Bit"/>
			<bitfield name="EDIS" start="3" end="3" description="External Request Disable"/>
			<bitfield name="SBWE" start="4" end="4" description="Module Suspend Bit Write Enable"/>
		</sfrtype>
		<sfr name="MMCI_CLC" address="0xF0000B00" sfrtype="MMCI_CLC_type" description="MMC Interface Clock Control Register"/>
	</group>
	<group name="Synchronous Serial Channel">
		<sfr name="SSC_ESRC" address="0xF0000AFC" sfrtype="SRC_type" description="SSC Error Service Request Control Register"/>
		<sfr name="SSC_RSRC" address="0xF0000AF8" sfrtype="SRC_type" description="SSC Receive Service Request Control Register"/>
		<sfr name="SSC_TSRC" address="0xF0000AF4" sfrtype="SRC_type" description="SSC Transmit Service Request Control Register"/>
		<sfrtype name="SSC_RB_type">
			<bitfield name="RB_VALUE" start="0" end="15" access="r" description="Receive Data Register Value."/>
		</sfrtype>
		<sfr name="SSC_RB" address="0xF0000A24" sfrtype="SSC_RB_type" description="SSC Receive Buffer Register"/>
		<sfrtype name="SSC_TB_type">
			<bitfield name="TB_VALUE" start="0" end="15" description="Transmit Data Register Value."/>
		</sfrtype>
		<sfr name="SSC_TB" address="0xF0000A20" sfrtype="SSC_TB_type" description="SSC Transmit Buffer Register"/>
		<sfrtype name="SSC_BR_type">
			<bitfield name="BR_VALUE" start="0" end="15" description="Baud Rate Timer/Reload Register Value."/>
		</sfrtype>
		<sfr name="SSC_BR" address="0xF0000A14" sfrtype="SSC_BR_type" description="SSC Baud Rate Timer Reload Register"/>
		<sfrtype name="SSC_CON_OM_type">
			<bitfield name="BC" start="0" end="3" access="r" description="Bit Count Field."/>
			<bitfield name="TE" start="8" end="8" description="Transmit Error Flag."/>
			<bitfield name="RE" start="9" end="9" description="Receive Error Flag."/>
			<bitfield name="PE" start="10" end="10" description="Phase Error Flag."/>
			<bitfield name="BE" start="11" end="11" description="Baud Rate Error Flag."/>
			<bitfield name="BSY" start="12" end="12" access="r" description="Busy Flag."/>
			<bitfield name="MS" start="14" end="14" description="Master Select Bit."/>
			<bitfield name="EN" start="15" end="15" description="Enable Bit = 0."/>
		</sfrtype>
		<sfr name="SSC_CON_OM" address="0xF0000A10" sfrtype="SSC_CON_OM_type" description="SSC Control Register"/>
		<sfrtype name="SSC_CON_PM_type">
			<bitfield name="BM" start="0" end="3" description="SSC Data Width Selection."/>
			<bitfield name="HB" start="4" end="4" description="SSC Heading Control Bit."/>
			<bitfield name="PH" start="5" end="5" description="SSC Clock Phase Control Bit."/>
			<bitfield name="PO" start="6" end="6" description="SSC Clock Polarity Control Bit."/>
			<bitfield name="LB" start="7" end="7" description="Loop-back Bit."/>
			<bitfield name="TEN" start="8" end="8" description="Transmit Error Enable Bit."/>
			<bitfield name="REN" start="9" end="9" description="Receive Error Enable Bit."/>
			<bitfield name="PEN" start="10" end="10" description="Phase Error Enable Bit."/>
			<bitfield name="BEN" start="11" end="11" description="Baud Rate Error Enable Bit."/>
			<bitfield name="AREN" start="12" end="12" description="Automatic Reset Enable Bit."/>
			<bitfield name="MS" start="14" end="14" description="Master Select Bit."/>
			<bitfield name="EN" start="15" end="15" description="Enable Bit = 0."/>
		</sfrtype>
		<sfr name="SSC0_CON_PM" address="0xF0000A10" sfrtype="SSC_CON_PM_type" description="SSC0 Control Register"/>
		<sfrtype name="SSC_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" description="Module Revision Number Value."/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r" description="Module Identification Number Value."/>
		</sfrtype>
		<sfr name="SSC_ID" address="0xF0000A08" sfrtype="SSC_ID_type" description="SSC Identification Register"/>
		<sfrtype name="SSC_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="SSC Disable Request Bit"/>
			<bitfield name="DISS" start="1" end="1" access="r" description="SSC Disable Status Bit"/>
			<bitfield name="SPEN" start="2" end="2" description="SSC Suspend Enable Bit"/>
			<bitfield name="EDIS" start="3" end="3" description="SSC External Request Disable"/>
			<bitfield name="SBWE" start="4" end="4" description="SSC Suspend Bit Write Enable"/>
			<bitfield name="FSOE" start="5" end="5" description="SSC Fast Shut-Off Enable Bit"/>
			<bitfield name="RMC" start="8" end="15" description="SSC Clock Divider for Normal Mode"/>
		</sfrtype>
		<sfr name="SSC_CLC" address="0xF0000A00" sfrtype="SSC_CLC_type" description="SSC Clock Control Register"/>
	</group>
	<group name="_16X50">
		<sfr name="_16X50_SRC" address="0xF00009FC" sfrtype="SRC_type" description="_16X50 Interrupt Service Request Control Register"/>
		<sfrtype name="_16X50_SR_type">
			<bitfield name="SPVAL" start="0" end="15" description="Scratch Pad Data"/>
		</sfrtype>
		<sfr name="_16X50_SR" address="0xF000093C" sfrtype="_16X50_SR_type" description="_16X50 Scratchpad Register"/>
		<sfrtype name="_16X50_XOFF_type">
			<bitfield name="XOFF_VAL" start="0" end="15" description="XOFF2 Data Byte"/>
		</sfrtype>
		<sfr name="_16X50_XOFF2" address="0xF000093C" sfrtype="_16X50_XOFF_type" description="_16X50 XOFF Character 2 Reg."/>
		<sfr name="_16X50_XOFF1" address="0xF0000938" sfrtype="_16X50_XOFF_type" description="_16X50 XOFF Character 1 Reg."/>
		<sfrtype name="_16X50_MSR_type">
			<bitfield name="DCTS" start="0" end="0" access="r" description="Delta Clear to Send"/>
			<bitfield name="DDSR" start="1" end="1" access="r" description="Delta Data Set Ready"/>
			<bitfield name="TERI" start="2" end="2" access="r" description="Trailing Edge Ring Indicator"/>
			<bitfield name="DDCD" start="3" end="3" access="r" description="Delta Data Carry Detect"/>
			<bitfield name="CTS" start="4" end="4" access="r" description="Clear To Send"/>
			<bitfield name="DSR" start="5" end="5" access="r" description="Data Set Ready"/>
			<bitfield name="RI" start="6" end="6" access="r" description="Ring Indicator"/>
			<bitfield name="DCD" start="7" end="7" access="r" description="Data Carry Detect"/>
		</sfrtype>
		<sfr name="_16X50_MSR" address="0xF0000938" sfrtype="_16X50_MSR_type" description="_16X50 Modem Status Register"/>
		<sfrtype name="_16X50_LSR_type">
			<bitfield name="DR" start="0" end="0" access="r" description="Receive Data Ready"/>
			<bitfield name="OE" start="1" end="1" access="r" description="Overrun Error"/>
			<bitfield name="PE" start="2" end="2" access="r" description="Parity Error"/>
			<bitfield name="FE" start="3" end="3" access="r" description="Framing Error"/>
			<bitfield name="BI" start="4" end="4" access="r" description="Break Interrupt"/>
			<bitfield name="THRE" start="5" end="5" access="r" description="Transmitter Holding Register Empty"/>
			<bitfield name="TEMT" start="6" end="6" access="r" description="Transmitter Empty"/>
			<bitfield name="FIFOERR" start="7" end="7" access="r" description="FIFO Data Error"/>
		</sfrtype>
		<sfr name="_16X50_LSR" address="0xF0000934" sfrtype="_16X50_LSR_type" description="_16X50 Line Status Register"/>
		<sfrtype name="_16X50_XON_type">
			<bitfield name="XON_VAL" start="0" end="15" description="XOFF2 Data Byte"/>
		</sfrtype>
		<sfr name="_16X50_XON2" address="0xF0000934" sfrtype="_16X50_XON_type" description="_16X50 XON Character 2 Reg."/>
		<sfr name="_16X50_XON1" address="0xF0000930" sfrtype="_16X50_XON_type" description="_16X50 XON Character 1 Reg."/>
		<sfrtype name="_16X50_MCR_type">
			<bitfield name="DTR" start="0" end="0" description="DTR Output Control"/>
			<bitfield name="RTS" start="1" end="1" description="RTS Output Control"/>
			<bitfield name="OUT1" start="2" end="2" description="OUT1 Control"/>
			<bitfield name="OUT2" start="3" end="3" description="OUT2 Output Control"/>
			<bitfield name="LOOP" start="4" end="4" description="Loop-Back Mode Control"/>
			<bitfield name="XOFFS" start="7" end="7" description="XOFF Status Flag"/>
		</sfrtype>
		<sfr name="_16X50_MCR" address="0xF0000930" sfrtype="_16X50_MCR_type" description="_16X50 Modem Control Register"/>
		<sfrtype name="_16X50_LCR_type">
			<bitfield name="WLS" start="0" end="1" description="Word Length Select"/>
			<bitfield name="STB" start="2" end="2" description="Number of Stop Bits"/>
			<bitfield name="PEN" start="3" end="3" description="Parity Enable Control"/>
			<bitfield name="EPS" start="4" end="4" description="Even Parity Select"/>
			<bitfield name="SP" start="5" end="5" description="Stick Parity Control"/>
			<bitfield name="SB" start="6" end="6" description="Set Break Control"/>
			<bitfield name="DLAB" start="7" end="7" description="Divisor Latch Access Bit"/>
		</sfrtype>
		<sfr name="_16X50_LCR" address="0xF000092C" sfrtype="_16X50_LCR_type" description="_16X50 Line Control Register"/>
		<sfrtype name="_16X50_ISR_type">
			<bitfield name="NINT" start="0" end="0" access="r" description="No Interrupt Pending"/>
			<bitfield name="ID" start="1" end="5" access="r" description="Interrupt ID"/>
			<bitfield name="FIFOE" start="6" end="7" access="r" description="FIFO Enable Status"/>
		</sfrtype>
		<sfr name="_16X50_ISR" address="0xF0000928" sfrtype="_16X50_ISR_type" description="_16X50 Interrupt Status Register"/>
		<sfrtype name="_16X50_FCR_type">
			<bitfield name="FIFOEN" start="0" end="0" description="FIFO Enable"/>
			<bitfield name="CLRR" start="1" end="1" description="Reset Receive FIFO"/>
			<bitfield name="CLRT" start="2" end="2" description="Reset Transmit FIFO"/>
			<bitfield name="DMA1" start="3" end="3" description="Set DMA Mode 1"/>
			<bitfield name="TFTL" start="4" end="5" description="Transmit FIFO Interrupt Trigger Level"/>
			<bitfield name="RFTL" start="6" end="7" description="Receive FIFO Interrupt Trigger Level"/>
		</sfrtype>
		<sfr name="_16X50_FCR" address="0xF0000928" sfrtype="_16X50_FCR_type" description="_16X50 FIFO Control Reg."/>
		<sfrtype name="_16X50_EFR_type">
			<bitfield name="SFCMODE" start="0" end="3" description="Software Flow Control Mode Select"/>
			<bitfield name="EFEN" start="4" end="4" description="Enhanced Function Enable"/>
			<bitfield name="ARTSFEN" start="6" end="6" description="Automatic RTS Flow Enable"/>
			<bitfield name="ACTSFEN" start="7" end="7" description="Automatic CTS Flow Enable"/>
		</sfrtype>
		<sfr name="_16X50_EFR" address="0xF0000928" sfrtype="_16X50_EFR_type" description="_16X50 Enhanced Feature Reg."/>
		<sfrtype name="_16X50_IER_type">
			<bitfield name="ERBFI" start="0" end="0" description="Enable Receive Buffer Register Interrupt"/>
			<bitfield name="ETBEI" start="1" end="1" description="Enable Transmit Holding Register Empty Interrupt"/>
			<bitfield name="ELSI" start="2" end="2" description="Enable Receive Line Status Interrupt"/>
			<bitfield name="EDSSI" start="3" end="3" description="Enable Modem Status Interrupt"/>
			<bitfield name="EXOFFI" start="5" end="5" description="Enable XOFF Interrupt"/>
			<bitfield name="ERTSI" start="6" end="6" description="Enable RTS Interrupt"/>
			<bitfield name="ECTSI" start="7" end="7" description="Enable CTS Interrupt"/>
		</sfrtype>
		<sfr name="_16X50_IER" address="0xF0000924" sfrtype="_16X50_IER_type" description="_16X50 Interrupt Enable Reg."/>
		<sfrtype name="_16X50_DLM_MSB_type">
			<bitfield name="DLMSB" start="0" end="7" description="Divisor Latch MSB Value"/>
		</sfrtype>
		<sfr name="_16X50_DLM_MSB" address="0xF0000924" sfrtype="_16X50_DLM_MSB_type" description="_16X50 Divisor Latch MSB"/>
		<sfrtype name="_16X50_THR_type">
			<bitfield name="TXDATA" start="0" end="7" description="Transmit Data"/>
		</sfrtype>
		<sfr name="_16X50_THR" address="0xF0000920" sfrtype="_16X50_THR_type" description="_16X50 Transmit Holding Reg."/>
		<sfrtype name="_16X50_RHR_type">
			<bitfield name="RXDATA" start="0" end="7" access="r" description="Transmit Data"/>
		</sfrtype>
		<sfr name="_16X50_RHR" address="0xF0000920" sfrtype="_16X50_RHR_type" description="_16X50 Receive Holding Reg."/>
		<sfrtype name="_16X50_DLM_LSB_type">
			<bitfield name="DLLSB" start="0" end="7" description="Divisor Latch LSB Value"/>
		</sfrtype>
		<sfr name="_16X50_DLM_LSB" address="0xF0000920" sfrtype="_16X50_DLM_LSB_type" description="_16X50 Divisor Latch LSB"/>
		<sfrtype name="_16X50_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" description="Module Revision Number Value."/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r" description="Module Identification Number Value."/>
		</sfrtype>
		<sfr name="_16X50_ID" address="0xF0000908" sfrtype="_16X50_ID_type" description="_16X50 Module ID Register"/>
		<sfrtype name="_16X50_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="Module Disable Request Bit"/>
			<bitfield name="DISS" start="1" end="1" access="r" description="Module Disable Status Bit"/>
			<bitfield name="SPEN" start="2" end="2" description="Module Suspend Enable Bit"/>
			<bitfield name="EDIS" start="3" end="3" description="External Request Disable"/>
			<bitfield name="SBWE" start="4" end="4" description="Module Suspend Bit Write Enable"/>
			<bitfield name="FSOE" start="5" end="5" description="Fast Shut-Off Enable Bit"/>
			<bitfield name="RMC" start="8" end="15" description="8-Bit Clock Divider Value in RUN Mode"/>
		</sfrtype>
		<sfr name="_16X50_CLC" address="0xF0000900" sfrtype="_16X50_CLC_type" description="_16X50 Clock Control Register"/>
	</group>
	<group name="Asynchronous Serial Interface with FIFO">
		<sfr name="ASC_TBSRC" address="0xF00008FC" sfrtype="SRC_type" description="ASC Transmit Buffer Service Request Control Register"/>
		<sfr name="ASC_ESRC" address="0xF00008F8" sfrtype="SRC_type" description="ASC Error Service Request Control Register"/>
		<sfr name="ASC_RSRC" address="0xF00008F4" sfrtype="SRC_type" description="ASC Receive Service Request Control Register"/>
		<sfr name="ASC_TSRC" address="0xF00008F0" sfrtype="SRC_type" description="ASC Transmit Service Request Control Register"/>
		<sfrtype name="ASC_FSTAT_type">
			<bitfield name="RXFFL" start="0" end="3" access="r" description="Receive FIFO Filling Level"/>
			<bitfield name="TXFFL" start="8" end="8" access="r" description="Transmit FIFO Filling Level"/>
		</sfrtype>
		<sfr name="ASC_FSTAT" address="0xF0000848" sfrtype="ASC_FSTAT_type" description="ASC FIFO Status Register"/>
		<sfrtype name="ASC_TXFCON_type">
			<bitfield name="TXFEN" start="0" end="0" description="Transmit FIFO Enable"/>
			<bitfield name="TXFFLU" start="1" end="1" description="Transmit FIFO Flush"/>
			<bitfield name="TXTMEN" start="2" end="2" description="Transmit FIFO Transparent Mode Enable"/>
			<bitfield name="TXFITL" start="8" end="11" description="Transmit FIFO Interrupt Trigger Level"/>
		</sfrtype>
		<sfr name="ASC_TXFCON" address="0xF0000844" sfrtype="ASC_TXFCON_type" description="ASC Transmit FIFO Control Register"/>
		<sfrtype name="ASC_RXFCON_type">
			<bitfield name="RXFEN" start="0" end="0" description="Receive FIFO Enable"/>
			<bitfield name="RXFFLU" start="1" end="1" description="Receive FIFO Flush"/>
			<bitfield name="RXTMEN" start="2" end="2" description="Receive FIFO Transparent Mode Enable"/>
			<bitfield name="RXFITL" start="8" end="11" description="Receive FIFO Interrupt Trigger Level"/>
		</sfrtype>
		<sfr name="ASC_RXFCON" address="0xF0000840" sfrtype="ASC_RXFCON_type" description="ASC Receive FIFO Control Register"/>
		<sfrtype name="ASC_RBUF_type">
			<bitfield name="RD_VALUE" start="0" end="8" access="r" description="Receive Data Register Value"/>
		</sfrtype>
		<sfr name="ASC_RBUF" address="0xF0000824" sfrtype="ASC_RBUF_type" description="ASC Receive Buffer Register"/>
		<sfrtype name="ASC_TBUF_type">
			<bitfield name="TD_VALUE" start="0" end="8" description="Transmit Data Register Value."/>
		</sfrtype>
		<sfr name="ASC_TBUF" address="0xF0000820" sfrtype="ASC_TBUF_type" description="ASC Transmit Buffer Register"/>
		<sfrtype name="ASC_PMW_type">
			<bitfield name="PW_VALUE" start="0" end="7" description="IrDA Pulse Width Value."/>
			<bitfield name="IRPW" start="8" end="8" description="IrDA Pulse Width Select Bit."/>
		</sfrtype>
		<sfr name="ASC_PMW" address="0xF000081C" sfrtype="ASC_PMW_type" description="ASC IrDA Pulse Mode and Width Register"/>
		<sfrtype name="ASC_FDV_type">
			<bitfield name="FD_VALUE" start="0" end="8" description="Fractional Divider Register Value."/>
		</sfrtype>
		<sfr name="ASC_FDV" address="0xF0000818" sfrtype="ASC_FDV_type" description="ASC Fractional Divider Register"/>
		<sfrtype name="ASC_BG_type">
			<bitfield name="BR_VALUE" start="0" end="12" description="Baud Rate Timer Reload Register Value."/>
		</sfrtype>
		<sfr name="ASC_BG" address="0xF0000814" sfrtype="ASC_BG_type" description="ASC Baudrate Timer Reload Register"/>
		<sfrtype name="ASC_CON_type">
			<bitfield name="M" start="0" end="2" description="ASC Mode Control."/>
			<bitfield name="STP" start="3" end="3" description="Number of Stop Bits Selection (asynchronous operation)."/>
			<bitfield name="REN" start="4" end="4" description="Receiver Enable Bit."/>
			<bitfield name="PEN" start="5" end="5" description="Parity Check Enable Bit / RXD Invert in IrDA Mode (asynchronous operation)."/>
			<bitfield name="FEN" start="6" end="6" description="Framing Check Enable Bit (asynchronous operation)."/>
			<bitfield name="OEN" start="7" end="7" description="Overrun Check Enable Bit."/>
			<bitfield name="PE" start="8" end="8" description="Parity Error Flag."/>
			<bitfield name="FE" start="9" end="9" description="Framing Error Flag."/>
			<bitfield name="OE" start="10" end="10" description="Overrun Error Flag."/>
			<bitfield name="FDE" start="11" end="11" description="Fractional Divider Enable Bit."/>
			<bitfield name="ODD" start="12" end="12" description="Parity Selection Bit."/>
			<bitfield name="BRS" start="13" end="13" description="Baud Rate Selection Bit."/>
			<bitfield name="LB" start="14" end="14" description="Loopback Mode Enable Bit."/>
			<bitfield name="R" start="15" end="15" description="Baud-rate Generator Run Bit."/>
		</sfrtype>
		<sfr name="ASC_CON" address="0xF0000810" sfrtype="ASC_CON_type" description="ASC Control Register"/>
		<sfrtype name="ASC_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" description="ASC Revision Number Value."/>
			<bitfield name="MOD_NUMBER" start="8" end="15" access="r" description="ASC Module Number Value."/>
		</sfrtype>
		<sfr name="ASC_ID" address="0xF0000808" sfrtype="ASC_ID_type" description="ASC Identification Register"/>
		<sfrtype name="ASC_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="ASC Disable Request Bit"/>
			<bitfield name="DISS" start="1" end="1" access="r" description="ASC Disable Status Bit"/>
			<bitfield name="SPEN" start="2" end="2" description="ASC Suspend Enable Bit"/>
			<bitfield name="EDIS" start="3" end="3" description="ASC External Request Disable"/>
			<bitfield name="SBWE" start="4" end="4" description="ASC Suspend Bit Write Enable"/>
			<bitfield name="FSOE" start="5" end="5" description="ASC Fast Shut-Off Enable."/>
			<bitfield name="RMC" start="8" end="15" description="ASC Clock Divider for Normal Mode"/>
		</sfrtype>
		<sfr name="ASC_CLC" address="0xF0000800" sfrtype="ASC_CLC_type" description="ASC Clock Control Register"/>
	</group>
	<group name="General Purpose Timer Unit 1">
		<sfr name="GPTU1_SRC0" address="0xF00007FC" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 0"/>
		<sfr name="GPTU1_SRC1" address="0xF00007F8" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 1"/>
		<sfr name="GPTU1_SRC2" address="0xF00007F4" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 2"/>
		<sfr name="GPTU1_SRC3" address="0xF00007F0" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 3"/>
		<sfr name="GPTU1_SRC4" address="0xF00007EC" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 4"/>
		<sfr name="GPTU1_SRC5" address="0xF00007E8" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 5"/>
		<sfr name="GPTU1_SRC6" address="0xF00007E4" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 6"/>
		<sfr name="GPTU1_SRC7" address="0xF00007E0" sfrtype="SRC_type" description="GPTU1 Service Request Control Register 7"/>
		<sfrtype name="GPTU_SRSEL_type">
			<bitfield name="SSR7" start="0" end="3" description="GPTU Service Request Node 7 Source Selection"/>
			<bitfield name="SSR6" start="4" end="7" description="GPTU Service Request Node 6 Source Selection"/>
			<bitfield name="SSR5" start="8" end="11" description="GPTU Service Request Node 5 Source Selection"/>
			<bitfield name="SSR4" start="12" end="15" description="GPTU Service Request Node 4 Source Selection"/>
			<bitfield name="SSR3" start="16" end="19" description="GPTU Service Request Node 3 Source Selection"/>
			<bitfield name="SSR2" start="20" end="23" description="GPTU Service Request Node 2 Source Selection"/>
			<bitfield name="SSR1" start="24" end="27" description="GPTU Service Request Node 1 Source Selection"/>
			<bitfield name="SSR0" start="28" end="31" description="GPTU Service Request Node 0 Source Selection"/>
		</sfrtype>
		<sfr name="GPTU1_SRSEL" address="0xF00007DC" sfrtype="GPTU_SRSEL_type" description="GPTU1 Service Request Source Register"/>
		<sfrtype name="GPTU_T012RUN_type">
			<bitfield name="T0ARUN" start="0" end="0" description="Timer T0D Run Control."/>
			<bitfield name="T0BRUN" start="1" end="1" description="Timer T0B Run Control."/>
			<bitfield name="T0CRUN" start="2" end="2" description="Timer T0C Run Control."/>
			<bitfield name="T0DRUN" start="3" end="3" description="Timer T0D Run Control."/>
			<bitfield name="T1ARUN" start="4" end="4" description="Timer T1A Run Control."/>
			<bitfield name="T1BRUN" start="5" end="5" description="Timer T1B Run Control."/>
			<bitfield name="T1CRUN" start="6" end="6" description="Timer T1C Run Control."/>
			<bitfield name="T1DRUN" start="7" end="7" description="Timer T1D Run Control."/>
			<bitfield name="T2ARUN" start="8" end="8" access="r" description="Timer T2A Run Status Bit."/>
			<bitfield name="T2ASETR" start="9" end="9" description="Timer T2A Run Set Bit."/>
			<bitfield name="T2ACLRR" start="10" end="10" description="Timer T2A Run Clear Bit."/>
			<bitfield name="T2BRUN" start="12" end="12" access="r" description="Timer T2B Run Status Bit."/>
			<bitfield name="T2BSETR" start="13" end="13" description="Timer T2B Run Set Bit."/>
			<bitfield name="T2BCLRR" start="14" end="14" description="Timer T2B Run Clear Bit."/>
		</sfrtype>
		<sfr name="GPTU1_T012RUN" address="0xF0000760" sfrtype="GPTU_T012RUN_type" description="GPTU1 Timer T0,T1,T2 Run Control Register"/>
		<sfrtype name="GPTU_T2RC1_type">
			<bitfield name="T2ARC1" start="0" end="15" description="T2A Reload/Capture Value"/>
			<bitfield name="T2BRC1" start="16" end="31" description="T2B Reload/Capture Value"/>
		</sfrtype>
		<sfr name="GPTU1_T2RC1" address="0xF000075C" sfrtype="GPTU_T2RC1_type" description="GPTU1 Timer T2 Reload/ Capture Register 1"/>
		<sfrtype name="GPTU_T2RC0_type">
			<bitfield name="T2ARC0" start="0" end="15" description="T2A Reload/Capture Value"/>
			<bitfield name="T2BRC0" start="16" end="31" description="T2B Reload/Capture Value"/>
		</sfrtype>
		<sfr name="GPTU1_T2RC0" address="0xF0000758" sfrtype="GPTU_T2RC0_type" description="GPTU1 Timer T2 Reload/ Capture Register 0"/>
		<sfrtype name="GPTU_T2_type">
			<bitfield name="T2A" start="0" end="15" description="T2A Contents"/>
			<bitfield name="T2B" start="16" end="31" description="T2B Contents"/>
		</sfrtype>
		<sfr name="GPTU1_T2" address="0xF0000754" sfrtype="GPTU_T2_type" description="GPTU1 Timer T2 Count Register"/>
		<sfrtype name="GPTU_T1RCBA_type">
			<bitfield name="T1RA" start="0" end="7"/>
			<bitfield name="T1RB" start="8" end="15"/>
			<bitfield name="T1RC" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU1_T1RCBA" address="0xF0000750" sfrtype="GPTU_T1RCBA_type" description="GPTU1 Timer T1 Reload Reg. T1RC,T1RB,T1RA)"/>
		<sfrtype name="GPTU_T1RDCBA_type">
			<bitfield name="T1RA" start="0" end="7"/>
			<bitfield name="T1RB" start="8" end="15"/>
			<bitfield name="T1RC" start="16" end="23"/>
			<bitfield name="T1RD" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU1_T1RDCBA" address="0xF000074C" sfrtype="GPTU_T1RDCBA_type" description="GPTU1 Timer T1 Reload Reg. T1RD,T1RC,T1RB,T1RA)"/>
		<sfrtype name="GPTU_T1CBA_type">
			<bitfield name="T1A" start="0" end="7"/>
			<bitfield name="T1B" start="8" end="15"/>
			<bitfield name="T1C" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU1_T1CBA" address="0xF0000748" sfrtype="GPTU_T1CBA_type" description="GPTU1 Timer T1 Count Reg. T1RC,T1RB,T1RA)"/>
		<sfrtype name="GPTU_T1DCBA_type">
			<bitfield name="T1A" start="0" end="7"/>
			<bitfield name="T1B" start="8" end="15"/>
			<bitfield name="T1C" start="16" end="23"/>
			<bitfield name="T1D" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU1_T1DCBA" address="0xF0000744" sfrtype="GPTU_T1DCBA_type" description="GPTU1 Timer T1 Count Reg. T1RD,T1RC,T1RB,T1RA)"/>
		<sfrtype name="GPTU_T0RCBA_type">
			<bitfield name="T0RA" start="0" end="7"/>
			<bitfield name="T0RB" start="8" end="15"/>
			<bitfield name="T0RC" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU1_T0RCBA" address="0xF0000740" sfrtype="GPTU_T0RCBA_type" description="GPTU1 Timer T0 Reload Register (T0RC,T0RB,T0RA)"/>
		<sfrtype name="GPTU_T0RDCBA_type">
			<bitfield name="T0RA" start="0" end="7"/>
			<bitfield name="T0RB" start="8" end="15"/>
			<bitfield name="T0RC" start="16" end="23"/>
			<bitfield name="T0RD" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU1_T0RDCBA" address="0xF000073C" sfrtype="GPTU_T0RDCBA_type" description="GPTU1 Timer T0 Reload Reg. T0RD,T0RC,T0RB,T0RA)"/>
		<sfrtype name="GPTU_T0CBA_type">
			<bitfield name="T0A" start="0" end="7"/>
			<bitfield name="T0B" start="8" end="15"/>
			<bitfield name="T0C" start="16" end="23"/>
		</sfrtype>
		<sfr name="GPTU1_T0CBA" address="0xF0000738" sfrtype="GPTU_T0CBA_type" description="GPTU1 Timer T0 Count Register (T0C,T0B,T0A)"/>
		<sfrtype name="GPTU_T0DCBA_type">
			<bitfield name="T0A" start="0" end="7"/>
			<bitfield name="T0B" start="8" end="15"/>
			<bitfield name="T0C" start="16" end="23"/>
			<bitfield name="T0D" start="24" end="31"/>
		</sfrtype>
		<sfr name="GPTU1_T0DCBA" address="0xF0000734" sfrtype="GPTU_T0DCBA_type" description="GPTU1 Timer T0 Count Register (T0RD,T0RC,T0RB, T0RA)"/>
		<sfrtype name="GPTU_OUT_type">
			<bitfield name="OUT0" start="0" end="0" access="r" description="GPTU Output State Bit 0"/>
			<bitfield name="OUT1" start="1" end="1" access="r" description="GPTU Output State Bit 1"/>
			<bitfield name="OUT2" start="2" end="2" access="r" description="GPTU Output State Bit 2"/>
			<bitfield name="OUT3" start="3" end="3" access="r" description="GPTU Output State Bit 3"/>
			<bitfield name="OUT4" start="4" end="4" access="r" description="GPTU Output State Bit 4"/>
			<bitfield name="OUT5" start="5" end="5" access="r" description="GPTU Output State Bit 5"/>
			<bitfield name="OUT6" start="6" end="6" access="r" description="GPTU Output State Bit 6"/>
			<bitfield name="OUT7" start="7" end="7" access="r" description="GPTU Output State Bit 7"/>
			<bitfield name="CLRO0" start="8" end="8" description="GPTU Output 0 Clear Bit"/>
			<bitfield name="CLRO1" start="9" end="9" description="GPTU Output 1 Clear Bit"/>
			<bitfield name="CLRO2" start="10" end="10" description="GPTU Output 2 Clear Bit"/>
			<bitfield name="CLRO3" start="11" end="11" description="GPTU Output 3 Clear Bit"/>
			<bitfield name="CLRO4" start="12" end="12" description="GPTU Output 4 Clear Bit"/>
			<bitfield name="CLRO5" start="13" end="13" description="GPTU Output 5 Clear Bit"/>
			<bitfield name="CLRO6" start="14" end="14" description="GPTU Output 6 Clear Bit"/>
			<bitfield name="CLRO7" start="15" end="15" description="GPTU Output 7 Clear Bit"/>
			<bitfield name="SETO0" start="16" end="16" description="GPTU Output 0 Set Bit"/>
			<bitfield name="SETO1" start="17" end="17" description="GPTU Output 1 Set Bit"/>
			<bitfield name="SETO2" start="18" end="18" description="GPTU Output 2 Set Bit"/>
			<bitfield name="SETO3" start="19" end="19" description="GPTU Output 3 Set Bit"/>
			<bitfield name="SETO4" start="20" end="20" description="GPTU Output 4 Set Bit"/>
			<bitfield name="SETO5" start="21" end="21" description="GPTU Output 5 Set Bit"/>
			<bitfield name="SETO6" start="22" end="22" description="GPTU Output 6 Set Bit"/>
			<bitfield name="SETO7" start="23" end="23" description="GPTU Output 7 Set Bit"/>
		</sfrtype>
		<sfr name="GPTU1_OUT" address="0xF0000730" sfrtype="GPTU_OUT_type" description="GPTU1 Output Register"/>
		<sfrtype name="GPTU_OSEL_type">
			<bitfield name="GTSO0" start="0" end="2" description="GPTU Output 0 Source Selection"/>
			<bitfield name="GTSO1" start="4" end="6" description="GPTU Output 1 Source Selection"/>
			<bitfield name="GTSO2" start="8" end="10" description="GPTU Output 2 Source Selection"/>
			<bitfield name="GTSO3" start="12" end="14" description="GPTU Output 3 Source Selection"/>
			<bitfield name="GTSO4" start="16" end="18" description="GPTU Output 4 Source Selection"/>
			<bitfield name="GTSO5" start="20" end="22" description="GPTU Output 5 Source Selection"/>
			<bitfield name="GTSO6" start="24" end="26" description="GPTU Output 6 Source Selection"/>
			<bitfield name="GTSO7" start="28" end="30" description="GPTU Output 7 Source Selection"/>
		</sfrtype>
		<sfr name="GPTU1_OSEL" address="0xF000072C" sfrtype="GPTU_OSEL_type" description="GPTU1 Output Source Selection Register"/>
		<sfrtype name="GPTU_T2ES_type">
			<bitfield name="T2AECNT" start="0" end="1" description="Timer T2A External Count Input Active Edge Selection"/>
			<bitfield name="T2AESTR" start="2" end="3" description="Timer T2A External Start Input Active Edge Selection"/>
			<bitfield name="T2AESTP" start="4" end="5" description="Timer T2A External Stop Input Active Edge Selection"/>
			<bitfield name="T2AEUD" start="6" end="7" description="Timer T2A External Up/Down Input Active Edge Selection"/>
			<bitfield name="T2AECLR" start="8" end="9" description="Timer T2A External Clear Input Active Edge Selection"/>
			<bitfield name="T2AERC0" start="10" end="11" description="Timer T2A External Reload/Capture 0 Input Active Edge Selection"/>
			<bitfield name="T2AERC1" start="12" end="13" description="Timer T2A External Reload/Capture 1 Input Active Edge Selection"/>
			<bitfield name="T2BECNT" start="16" end="17" description="Timer T2B External Count Input Active Edge Selection"/>
			<bitfield name="T2BESTR" start="18" end="19" description="Timer T2B External Start Input Active Edge Selection"/>
			<bitfield name="T2BESTP" start="20" end="21" description="Timer T2B External Stop Input Active Edge Selection"/>
			<bitfield name="T2BEUD" start="22" end="23" description="Timer T2B External Up/Down Input Active Edge Selection"/>
			<bitfield name="T2BECLR" start="24" end="25" description="Timer T2B External Clear Input Active Edge Selection"/>
			<bitfield name="T2BERC0" start="26" end="27" description="Timer T2B External Reload/Capture 0 Input Active Edge Selection"/>
			<bitfield name="T2BERC1" start="28" end="29" description="Timer T2B External Reload/Capture 1 Input Active Edge Selection"/>
		</sfrtype>
		<sfr name="GPTU1_T2ES" address="0xF0000728" sfrtype="GPTU_T2ES_type" description="GPTU1 Timer T2 External Input Edge Selection Register"/>
		<sfrtype name="GPTU_T2BIS_type">
			<bitfield name="T2BICNT" start="0" end="2" description="Timer T2B External Count Input Selection"/>
			<bitfield name="T2BISTR" start="4" end="6" description="Timer T2B External Start Input Selection"/>
			<bitfield name="T2BISTP" start="8" end="10" description="Timer T2B External Stop Input Selection"/>
			<bitfield name="T2BIUD" start="12" end="14" description="Timer T2B External Up/Down Input Selection"/>
			<bitfield name="T2BICLR" start="16" end="18" description="Timer T2B External Clear Input Selection"/>
			<bitfield name="T2BIRC0" start="20" end="22" description="Timer T2B External Reload/Capture 0 Input Selection"/>
			<bitfield name="T2BIRC1" start="24" end="26" description="Timer T2B External Reload/Capture 1 Input Selection"/>
		</sfrtype>
		<sfr name="GPTU1_T2BIS" address="0xF0000724" sfrtype="GPTU_T2BIS_type" description="GPTU1 Timer T2B External Input Selection Register"/>
		<sfrtype name="GPTU_T2AIS_type">
			<bitfield name="T2AICNT" start="0" end="2" description="Timer T2A External Count Input Selection"/>
			<bitfield name="T2AISTR" start="4" end="6" description="Timer T2A External Start Input Selection"/>
			<bitfield name="T2AISTP" start="8" end="10" description="Timer T2A External Stop Input Selection"/>
			<bitfield name="T2AIUD" start="12" end="14" description="Timer T2A External Up/Down Input Selection"/>
			<bitfield name="T2AICLR" start="16" end="18" description="Timer T2A External Clear Input Selection"/>
			<bitfield name="T2AIRC0" start="20" end="22" description="Timer T2A External Reload/Capture 0 Input Selection"/>
			<bitfield name="T2AIRC1" start="24" end="26" description="Timer T2A External Reload/Capture 1 Input Selection"/>
		</sfrtype>
		<sfr name="GPTU1_T2AIS" address="0xF0000720" sfrtype="GPTU_T2AIS_type" description="GPTU1 Timer T2/T2A External Input Selection Register"/>
		<sfrtype name="GPTU_T2RCCON_type">
			<bitfield name="T2AMRC0" start="0" end="2" description="Timer T2A Reload/Capture 0 Mode Control"/>
			<bitfield name="T2AMRC1" start="4" end="6" description="Timer T2A Reload/Capture 1 Mode Control"/>
			<bitfield name="T2BMRC0" start="16" end="18" description="Timer T2B Reload/Capture 0 Mode Control"/>
			<bitfield name="T2BMRC1" start="20" end="22" description="Timer T2B Reload/Capture 1 Mode Control"/>
		</sfrtype>
		<sfr name="GPTU1_T2RCCON" address="0xF000071C" sfrtype="GPTU_T2RCCON_type" description="GPTU1 Timer T2 Reload/ Capture Control Register"/>
		<sfrtype name="GPTU_T2CON_type">
			<bitfield name="T2ACSRC" start="0" end="1" description="Timer T2A Count Input Source Control"/>
			<bitfield name="T2ACDIR" start="2" end="3" description="Timer T2A Direction Control"/>
			<bitfield name="T2ACCLR" start="4" end="5" description="Timer T2A Clear Control"/>
			<bitfield name="T2ACOV" start="6" end="7" description="Timer T2A Overflow/Underflow Generation Control"/>
			<bitfield name="T2ACOS" start="8" end="8" description="Timer T2A One-Shot Control."/>
			<bitfield name="T2ADIR" start="12" end="12" description="Timer T2A Direction Status Bit."/>
			<bitfield name="T2SPLIT" start="15" end="15" description="Timer T2 Split Control."/>
			<bitfield name="T2BCSRC" start="16" end="17" description="Timer T2B Count Input Source Control."/>
			<bitfield name="T2BCDIR" start="18" end="19" description="Timer T2B Direction Control."/>
			<bitfield name="T2BCCLR" start="20" end="21" description="Timer T2B Clear Control."/>
			<bitfield name="T2BCOV" start="22" end="23" description="Timer T2B Overflow/Underflow Generation Control."/>
			<bitfield name="T2BCOS" start="24" end="24" description="Timer T2B One-Shot Control."/>
			<bitfield name="T2BDIR" start="28" end="28" description="Timer T2B Direction Status Bit."/>
		</sfrtype>
		<sfr name="GPTU1_T2CON" address="0xF0000718" sfrtype="GPTU_T2CON_type" description="GPTU1 Timer T2 Control Register"/>
		<sfrtype name="GPTU_T01OTS_type">
			<bitfield name="SOUT00" start="0" end="1" description="T0 Output 0 Source Selection"/>
			<bitfield name="SOUT01" start="2" end="3" description="T0 Output 1 Source Selection"/>
			<bitfield name="STRG00" start="4" end="5" description="T0 Trigger Output 0 Source Selection"/>
			<bitfield name="STRG01" start="6" end="7" description="T0 Trigger Output 1 Source Selection"/>
			<bitfield name="SSR00" start="8" end="9" description="T0 Service Request 0 Source Selection"/>
			<bitfield name="SSR01" start="10" end="11" description="T0 Service Request 1 Source Selection"/>
			<bitfield name="SOUT10" start="16" end="17" description="T1 Output 0 Source Selection"/>
			<bitfield name="SOUT11" start="18" end="19" description="T1 Output 1 Source Selection"/>
			<bitfield name="STRG10" start="20" end="21" description="T1 Trigger Output 0 Source Selection"/>
			<bitfield name="STRG11" start="22" end="23" description="T1 Trigger Output 1 Source Selection"/>
			<bitfield name="SSR10" start="24" end="25" description="T1 Service Request 0 Source Selection"/>
			<bitfield name="SSR11" start="26" end="27" description="T1 Service Request 1 Source Selection."/>
		</sfrtype>
		<sfr name="GPTU1_T01OTS" address="0xF0000714" sfrtype="GPTU_T01OTS_type" description="GPTU1 Timers T0,T1 Output, Trigger and Service Req.Reg"/>
		<sfrtype name="GPTU_T01IRS_type">
			<bitfield name="T0AINS" start="0" end="1" description="T0A Input Selection"/>
			<bitfield name="T0BINS" start="2" end="3" description="T0B Input Selection"/>
			<bitfield name="T0CINS" start="4" end="5" description="T0C Input Selection"/>
			<bitfield name="T0DINS" start="6" end="7" description="T0D Input Selection"/>
			<bitfield name="T1AINS" start="8" end="9" description="T1A Input Selection"/>
			<bitfield name="T1BINS" start="10" end="11" description="T1B Input Selection"/>
			<bitfield name="T1CINS" start="12" end="13" description="T1C Input Selection"/>
			<bitfield name="T1DINS" start="14" end="15" description="T1D Input Selection"/>
			<bitfield name="T0AREL" start="16" end="16" description="T0A Reload Source Selection"/>
			<bitfield name="T0BREL" start="17" end="17" description="T0B Reload Source Selection"/>
			<bitfield name="T0CREL" start="18" end="18" description="T0C Reload Source Selection"/>
			<bitfield name="T0DREL" start="19" end="19" description="T0D Reload Source Selection"/>
			<bitfield name="T1AREL" start="20" end="20" description="T1A Reload Source Selection"/>
			<bitfield name="T1BREL" start="21" end="21" description="T1B Reload Source Selection"/>
			<bitfield name="T1CREL" start="22" end="22" description="T1C Reload Source Selection"/>
			<bitfield name="T1DREL" start="23" end="23" description="T1D Reload Source Selection"/>
			<bitfield name="T0INC" start="24" end="24" description="T0 Carry Input Selection"/>
			<bitfield name="T1INC" start="25" end="25" description="T1 Carry Input Selection"/>
			<bitfield name="T01IN0" start="28" end="29" description="T0 and T1 Global Input CNT0 Selection"/>
			<bitfield name="T01IN1" start="30" end="31" description="T0 and T1 Global Input CNT1 Selection"/>
		</sfrtype>
		<sfr name="GPTU1_T01IRS" address="0xF0000710" sfrtype="GPTU_T01IRS_type" description="GPTU1 Timers T0,T1 Input and Reload Source Selection Reg."/>
		<sfrtype name="GPTU_ID_type">
			<bitfield name="MOD_REV" start="0" end="7" access="r" description="GPTU Module Revision Number."/>
			<bitfield name="MOD_32B" start="8" end="15" access="r" description="Indicates 32-bit Module GPTUx_ID format"/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r" description="GPTU Module Identification Number."/>
		</sfrtype>
		<sfr name="GPTU1_ID" address="0xF0000708" sfrtype="GPTU_ID_type" description="GPTU1 Identification Register"/>
		<sfrtype name="GPTU_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="GPTU Disable Request Bit"/>
			<bitfield name="DISS" start="1" end="1" access="r" description="GPTU Disable Status Bit"/>
			<bitfield name="SPEN" start="2" end="2" description="GPTU Suspend Enable Bit"/>
			<bitfield name="EDIS" start="3" end="3" description="GPTU External Request Disable"/>
			<bitfield name="SBWE" start="4" end="4" description="GPTU Suspend Bit Write Enable"/>
			<bitfield name="FSOE" start="5" end="5" description="GPTU Fast Shut-Off Enable."/>
			<bitfield name="RMC" start="8" end="15" description="GPTU Clock Divider for Normal Mode"/>
		</sfrtype>
		<sfr name="GPTU1_CLC" address="0xF0000700" sfrtype="GPTU_CLC_type" description="GPTU1 Clock Control Register"/>
	</group>
	<group name="General Purpose Timer Unit 0">
		<sfr name="GPTU0_SRC0" address="0xF00006FC" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 0"/>
		<sfr name="GPTU0_SRC1" address="0xF00006F8" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 1"/>
		<sfr name="GPTU0_SRC2" address="0xF00006F4" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 2"/>
		<sfr name="GPTU0_SRC3" address="0xF00006F0" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 3"/>
		<sfr name="GPTU0_SRC4" address="0xF00006EC" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 4"/>
		<sfr name="GPTU0_SRC5" address="0xF00006E8" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 5"/>
		<sfr name="GPTU0_SRC6" address="0xF00006E4" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 6"/>
		<sfr name="GPTU0_SRC7" address="0xF00006E0" sfrtype="SRC_type" description="GPTU0 Service Request Control Register 7"/>
		<sfr name="GPTU0_SRSEL" address="0xF00006DC" sfrtype="GPTU_SRSEL_type" description="GPTU0 Service Request Source Register"/>
		<sfr name="GPTU0_T012RUN" address="0xF0000660" sfrtype="GPTU_T012RUN_type" description="GPTU0 Timer T0,T1,T2 Run Control Register"/>
		<sfr name="GPTU0_T2RC1" address="0xF000065C" sfrtype="GPTU_T2RC1_type" description="GPTU0 Timer T2 Reload/ Capture Register 1"/>
		<sfr name="GPTU0_T2RC0" address="0xF0000658" sfrtype="GPTU_T2RC0_type" description="GPTU0 Timer T2 Reload/ Capture Register 0"/>
		<sfr name="GPTU0_T2" address="0xF0000654" sfrtype="GPTU_T2_type" description="GPTU0 Timer T2 Count Register"/>
		<sfr name="GPTU0_T1RCBA" address="0xF0000650" sfrtype="GPTU_T1RCBA_type" description="GPTU0 Timer T1 Reload Reg. T1RC,T1RB,T1RA)"/>
		<sfr name="GPTU0_T1RDCBA" address="0xF000064C" sfrtype="GPTU_T1RDCBA_type" description="GPTU0 Timer T1 Reload Reg. T1RD,T1RC,T1RB,T1RA)"/>
		<sfr name="GPTU0_T1CBA" address="0xF0000648" sfrtype="GPTU_T1CBA_type" description="GPTU0 Timer T1 Count Reg. T1RC,T1RB,T1RA)"/>
		<sfr name="GPTU0_T1DCBA" address="0xF0000644" sfrtype="GPTU_T1DCBA_type" description="GPTU0 Timer T1 Count Reg. T1RD,T1RC,T1RB,T1RA)"/>
		<sfr name="GPTU0_T0RCBA" address="0xF0000640" sfrtype="GPTU_T0RCBA_type" description="GPTU0 Timer T0 Reload Register (T0RC,T0RB,T0RA)"/>
		<sfr name="GPTU0_T0RDCBA" address="0xF000063C" sfrtype="GPTU_T0RDCBA_type" description="GPTU0 Timer T0 Reload Reg. T0RD,T0RC,T0RB,T0RA)"/>
		<sfr name="GPTU0_T0CBA" address="0xF0000638" sfrtype="GPTU_T0CBA_type" description="GPTU0 Timer T0 Count Register (T0C,T0B,T0A)"/>
		<sfr name="GPTU0_T0DCBA" address="0xF0000634" sfrtype="GPTU_T0DCBA_type" description="GPTU0 Timer T0 Count Register (T0RD,T0RC,T0RB, T0RA)"/>
		<sfr name="GPTU0_OUT" address="0xF0000630" sfrtype="GPTU_OUT_type" description="GPTU0 Output Register"/>
		<sfr name="GPTU0_OSEL" address="0xF000062C" sfrtype="GPTU_OSEL_type" description="GPTU0 Output Source Selection Register"/>
		<sfr name="GPTU0_T2ES" address="0xF0000628" sfrtype="GPTU_T2ES_type" description="GPTU0 Timer T2 External Input Edge Selection Register"/>
		<sfr name="GPTU0_T2BIS" address="0xF0000624" sfrtype="GPTU_T2BIS_type" description="GPTU0 Timer T2B External Input Selection Register"/>
		<sfr name="GPTU0_T2AIS" address="0xF0000620" sfrtype="GPTU_T2AIS_type" description="GPTU0 Timer T2/T2A External Input Selection Register"/>
		<sfr name="GPTU0_T2RCCON" address="0xF000061C" sfrtype="GPTU_T2RCCON_type" description="GPTU0 Timer T2 Reload/ Capture Control Register"/>
		<sfr name="GPTU0_T2CON" address="0xF0000618" sfrtype="GPTU_T2CON_type" description="GPTU0 Timer T2 Control Register"/>
		<sfr name="GPTU0_T01OTS" address="0xF0000614" sfrtype="GPTU_T01OTS_type" description="GPTU0 Timers T0,T1 Output, Trigger and Service Req.Reg"/>
		<sfr name="GPTU0_T01IRS" address="0xF0000610" sfrtype="GPTU_T01IRS_type" description="GPTU0 Timers T0,T1 Input and Reload Source Selection Reg."/>
		<sfr name="GPTU0_ID" address="0xF0000608" sfrtype="GPTU_ID_type" description="GPTU0 Identification Register"/>
		<sfr name="GPTU0_CLC" address="0xF0000600" sfrtype="GPTU_CLC_type" description="GPTU0 Clock Control Register"/>
	</group>
	<group name="Cerberus and JTAG">
		<sfrtype name="MCDSSG_type">
			<bitfield name="CON0" start="12" end="12" description="Controls the associated mcdssg_con_o[0]signal."/>
			<bitfield name="CON1" start="13" end="13" description="Controls the associated mcdssg_con_o[1]signal."/>
			<bitfield name="CON2" start="14" end="14" description="Controls the associated mcdssg_con_o[2]signal."/>
			<bitfield name="CON3" start="15" end="15" description="Controls the associated mcdssg_con_o[3]signal."/>
			<bitfield name="SSS0" start="16" end="16" description="Status of suspend source 0"/>
			<bitfield name="SSS1" start="17" end="17" description="Status of suspend source 1"/>
			<bitfield name="SOS" start="24" end="24" description="Status of the suspend output."/>
			<bitfield name="SDS" start="25" end="25" description="Status of the delayed suspend output."/>
		</sfrtype>
		<sfr name="MCDSSG" address="0xF0000474" sfrtype="MCDSSG_type" description="Multi-Core Debug Suspend signal generation"/>
		<sfrtype name="MCDBBS_type">
			<bitfield name="BSCPU" start="0" end="0" description="Break source switch"/>
			<bitfield name="BSPCP" start="1" end="1" description="Break source switch"/>
			<bitfield name="BTCPU" start="3" end="3" description="Break target switch"/>
			<bitfield name="BTPCP" start="4" end="4" description="Break target switch"/>
			<bitfield name="BSP" start="6" end="6" description="Break source input pins"/>
			<bitfield name="BTP" start="8" end="8" description="Break target output pins"/>
			<bitfield name="BSSCPU" start="14" end="14" description="Status of break source"/>
			<bitfield name="BSSPCP" start="15" end="15" description="Status of break source"/>
			<bitfield name="BBS0" start="16" end="16" description="Status of break bus"/>
			<bitfield name="BBS1" start="17" end="17" description="Status of break bus"/>
		</sfrtype>
		<sfr name="MCDBBS" address="0xF0000470" sfrtype="MCDBBS_type" description="Multi-Core Debug Break bus switch status and control"/>
		<sfrtype name="IOSR_type">
			<bitfield name="RW_DISABLE" start="0" end="0" description="RW mode protection:"/>
			<bitfield name="RW_DIS_P" start="1" end="1" description="Bit protection:RW_DISABLE"/>
			<bitfield name="RW_ENABLED" start="2" end="2" description="Used by user program for security."/>
			<bitfield name="RW_EN_P" start="3" end="3" description="Bit protection:RW_ENABLED"/>
			<bitfield name="CRSYNC" start="4" end="4" access="r" description="Read sync bit for Communication Mode."/>
			<bitfield name="CWSYNC" start="5" end="5" access="r" description="Write sync bit for Communication Mode."/>
			<bitfield name="CW_ACK" start="6" end="6" description="Write request acknowledge in Communication Mode."/>
			<bitfield name="COM_SYNC" start="7" end="7" access="r" description="High level sync bit for Communication Mode."/>
			<bitfield name="DBG_ON" start="8" end="8" access="r" description="External debugger"/>
			<bitfield name="CLNT_ON" start="9" end="9" access="r" description="Client"/>
			<bitfield name="CHANNEL" start="12" end="12" access="r" description="Selects the addressed CPU (monitor)in Communication Mode."/>
		</sfrtype>
		<sfr name="IOSR" address="0xF000046C" sfrtype="IOSR_type" description="Status Register"/>
		<sfrtype name="COMDATA_type">
			<bitfield name="COMDATA" start="0" end="31"/>
		</sfrtype>
		<sfr name="COMDATA" address="0xF0000468" sfrtype="COMDATA_type" description="Communication Mode Data Register"/>
		<sfrtype name="JDPID_type">
			<bitfield name="REVISION" start="0" end="7" access="r" description="Module revision"/>
			<bitfield name="MODULE" start="8" end="15" access="r" description="Cerberus_FPI Module ID"/>
		</sfrtype>
		<sfr name="JDPID" address="0xF0000408" sfrtype="JDPID_type" description="Module ID and Revision"/>
		<alias name="CBS_MCDBBS" definition="MCDBBS"/>
	</group>
	<group name="System Timer">
		<sfrtype name="SYSTIM7_type">
			<bitfield name="SYSTIMERBITS" start="0" end="23"/>
		</sfrtype>
		<sfr name="SYSTIM7" address="0xF000032C" sfrtype="SYSTIM7_type" description="System Timer Bits 55:32 Capture Register"/>
		<sfrtype name="SYSTIM6_type">
			<bitfield name="SYSTIMERBITS" start="0" end="23"/>
		</sfrtype>
		<sfr name="SYSTIM6" address="0xF0000328" sfrtype="SYSTIM6_type" description="System Timer Bits 55:32"/>
		<sfrtype name="SYSTIM_type">
			<bitfield name="SYSTIMERBITS" start="0" end="31"/>
		</sfrtype>
		<sfr name="SYSTIM5" address="0xF0000324" sfrtype="SYSTIM_type" description="System Timer Bits 51:20"/>
		<sfr name="SYSTIM4" address="0xF0000320" sfrtype="SYSTIM_type" description="System Timer Bits 47:16"/>
		<sfr name="SYSTIM3" address="0xF000031C" sfrtype="SYSTIM_type" description="System Timer Bits 43:12"/>
		<sfr name="SYSTIM2" address="0xF0000318" sfrtype="SYSTIM_type" description="System Timer Bits 39:8"/>
		<sfr name="SYSTIM1" address="0xF0000314" sfrtype="SYSTIM_type" description="System Timer Bits 35:4"/>
		<sfr name="SYSTIM0" address="0xF0000310" sfrtype="SYSTIM_type" description="System Timer Bits 31:0"/>
		<sfrtype name="STM_ID_type">
			<bitfield name="REV" start="0" end="7" access="r" description="System Timer Module Revision Number."/>
			<bitfield name="MOD_32B" start="8" end="15" access="r" description="Indicates a 32-bit ID register."/>
			<bitfield name="MOD" start="16" end="31" access="r" description="System Timer Module Identification Number."/>
		</sfrtype>
		<sfr name="STM_ID" address="0xF0000308" sfrtype="STM_ID_type" description="System Timer Identification Register"/>
		<sfrtype name="STM_CLC_type">
			<bitfield name="DISR" start="0" end="0" description="STM Disable Request Bit."/>
			<bitfield name="DISS" start="1" end="1" access="r" description="STM Disable Status Bit."/>
		</sfrtype>
		<sfr name="STM_CLC" address="0xF0000300" sfrtype="STM_CLC_type" description="System Timer Clock Control Register"/>
		<alias name="SYSTIME_HIGH" definition="SYSTIM7.U"/>
 		<alias name="SYSTIME_LOW" definition="SYSTIM0.U"/>
 	</group>
	<group name="Slow FPI Bus" description="FPI Bus Control Unit 1">
		<sfr name="BCU1_SRC" address="0xF00002FC" sfrtype="SRC_type" description="BCU Service Request Control Register"/>
		<sfr name="BCU1_EDAT" address="0xF0000228" sfrtype="BCU_EDAT_type" description="BCU Error Data Capture Register"/>
		<sfr name="BCU1_EADD" address="0xF0000224" sfrtype="BCU_EADD_type" description="BCU Error Address Capture Register"/>
		<sfr name="BCU1_ECON" address="0xF0000220" sfrtype="BCU_ECON_type" description="BCU Error Control Capture Register"/>
		<sfr name="BCU1_ID" address="0xF0000208" sfrtype="BCU_ID_type" description="BCU Identification Register"/>
		<sfrtype name="BCU1_CON_type">
			<bitfield name="TOUT" start="0" end="15" qualify="__sfrbit32" description="Bus time-out value"/>
			<bitfield name="DBG" start="16" end="16" qualify="__sfrbit32" description="Debug trace">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="PSE" start="18" end="18" qualify="__sfrbit32" description="Power saving">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SPE" start="19" end="19" qualify="__sfrbit32" description="Starvation protection">
				<value value="0" description="OFF"/>
 				<value value="1" description="ON"/>
 			</bitfield>
			<bitfield name="SPC" start="24" end="31" qualify="__sfrbit32" description="Starvation counter sample period"/>
		</sfrtype>
		<sfr name="BCU1_CON" address="0xF0000210" default="0x4009FFFF" sfrtype="BCU1_CON_type" description="S_BCU Control Register"/>
		<alias name="SBCU_CON"     definition="BCU1_CON"/>
	</group>
	<group name="System Control Unit">
		<sfrtype name="RTID_type">
			<bitfield name="RIX" start="0" end="2" access="r" description="Redesign Index"/>
			<bitfield name="LC" start="15" end="15" access="r" description="Laser Correction Flag"/>
		</sfrtype>
		<sfr name="RTID" address="0xF0000078" sfrtype="RTID_type" description="Redesign Tracing Identification Register"/>
		<sfrtype name="CHIPID_type">
			<bitfield name="CHREV" start="0" end="7" access="r" description="Chip Revision Number"/>
			<bitfield name="CHID" start="8" end="15" access="r" description="Chip Identification Number"/>
		</sfrtype>
		<sfr name="CHIPID" address="0xF0000074" sfrtype="CHIPID_type" description="Chip Identification Register"/>
		<sfrtype name="MANID_type">
			<bitfield name="DEPT" start="0" end="4" access="r" description="Department Identification Number."/>
			<bitfield name="MANUF" start="5" end="15" access="r" description="Manufacturer Identification number."/>
		</sfrtype>
		<sfr name="MANID" address="0xF0000070" sfrtype="MANID_type" description="Manufacturer Identification Register"/>
		<sfrtype name="FFI_CON_type">
			<bitfield name="SMRW" start="0" end="7" description="Secondary Maximum Read Wait State"/>
			<bitfield name="PMRW" start="8" end="15" description="Primary Maximum Read Wait State"/>
		</sfrtype>
		<sfr name="FFI_CON" address="0xF0000058" sfrtype="FFI_CON_type" description="FFI Bridge Control Register"/>
		<sfrtype name="MCDTRC_type">
			<bitfield name="ETEN" start="0" end="0" description="Emulation Trace Enable"/>
			<bitfield name="ETSEL" start="1" end="2" description="Emulation Trace Select"/>
		</sfrtype>
		<sfr name="MCDTRC" address="0xF0000050" sfrtype="MCDTRC_type" description="Trace Control Register"/>
		<sfrtype name="GSCON_type">
			<bitfield name="CBEN" start="0" end="0" description="Cardbus Compliance Enable."/>
		</sfrtype>
		<sfr name="GSCON" address="0xF0000048" sfrtype="GSCON_type" description="General System Control Register"/>
		<sfrtype name="PLL1_CLC_type">
			<bitfield name="PLL1_LOCK" start="0" end="0" access="r" description="State of PLL1 Lock Signal."/>
			<bitfield name="PLL1_2EN" start="1" end="1" access="r" description="PLL1 2nd Output Clock Enable"/>
			<bitfield name="PLL1_2SEL" start="2" end="2" access="r" description="PLL1 2nd Output Clock Ratio"/>
			<bitfield name="PLL1_BP" start="4" end="4" access="r" description="PLL1 Bypass Mode Select"/>
			<bitfield name="PLL1_VCOBP" start="5" end="5" access="r" description="PLL1 VCO Bypass Mode Select"/>
			<bitfield name="PLL1_VCOSEL" start="6" end="7" access="r" description="PLL1 VCO Range Select"/>
			<bitfield name="PLL1_KDIV" start="8" end="11" description="PLL1 K-Divider"/>
			<bitfield name="PLL1_NDIV" start="16" end="21" access="r" description="PLL1 N-Divider"/>
		</sfrtype>
		<sfr name="PLL1_CLC" address="0xF0000040" sfrtype="PLL1_CLC_type" description="PLL1 Clock Control Register"/>
		<sfrtype name="PMG_CSR_type">
			<bitfield name="REQSLP" start="0" end="1" description="Idle Mode and Sleep Mode Request Bits."/>
			<bitfield name="PMST" start="8" end="10" access="r" description="Power Management State Machine Status."/>
		</sfrtype>
		<sfr name="PMG_CSR" address="0xF0000034" sfrtype="PMG_CSR_type" description="Power Management Control and Status Register"/>
		<sfrtype name="PMG_CON_type">
			<bitfield name="DSRE" start="0" end="0" description="Deep Sleep Request Bit."/>
			<bitfield name="DSREQ" start="1" end="1" description="HRST Reset Enable during Deep Sleep Mode."/>
		</sfrtype>
		<sfr name="PMG_CON" address="0xF0000030" sfrtype="PMG_CON_type" description="Power Management Control Register"/>
		<sfrtype name="NMISR_type">
			<bitfield name="NMIEXT" start="0" end="0" access="r" description="External NMI Flag."/>
			<bitfield name="NMIPLL1" start="1" end="1" access="r" description="PLL NMI Flag."/>
			<bitfield name="NMIWDT" start="2" end="2" access="r" description="Watchdog Timer NMI Flag."/>
		</sfrtype>
		<sfr name="NMISR" address="0xF000002C" sfrtype="NMISR_type" description="NMI Status Register"/>
		<sfrtype name="WDTSR_type">
			<bitfield name="WDTAE" start="0" end="0" access="r" description="Watchdog Access Error Status Flag."/>
			<bitfield name="WDTOE" start="1" end="1" access="r" description="Watchdog Overflow Error Status Flag."/>
			<bitfield name="WDTIS" start="2" end="2" access="r" description="Watchdog Input Clock Status Flag."/>
			<bitfield name="WDTDS" start="3" end="3" access="r" description="Watchdog Enable/Disable Status Flag."/>
			<bitfield name="WDTTO" start="4" end="4" access="r" description="Watchdog Time-Out Mode Flag."/>
			<bitfield name="WDTPR" start="5" end="5" access="r" description="Watchdog Prewarning Mode Flag."/>
			<bitfield name="WDTTIM" start="16" end="31" access="r" description="The current value of the WDT counter."/>
		</sfrtype>
		<sfr name="WDTSR" address="0xF0000028" sfrtype="WDTSR_type" description="Watchdog Timer Status Register"/>
		<sfrtype name="WDTCON1_type">
			<bitfield name="WDTIR" start="2" end="2" description="Watchdog Timer Input Frequency Request Control Bit."/>
			<bitfield name="WDTDR" start="3" end="3" description="Watchdog Timer Disable Request Control Bit."/>
		</sfrtype>
		<sfr name="WDTCON1" address="0xF0000024" sfrtype="WDTCON1_type" description="Watchdog Timer Control Reg. 1"/>
		<sfrtype name="WDTCON0_type">
			<bitfield name="ENDINIT" start="0" end="0" description="End-of-Initialization Control Bit."/>
			<bitfield name="WDTLCK" start="1" end="1" description="Lock bit to Control Access to WDT_CON0."/>
			<bitfield name="WDTHPW0" start="2" end="3" description="Hardware Password 0."/>
			<bitfield name="WDTHPW1" start="4" end="7" description="Hardware Password 1."/>
			<bitfield name="WDTPW" start="8" end="15" description="User-Definable Password Field for Access to WDT_CON0."/>
			<bitfield name="WDTREL" start="16" end="31" description="Reload Value for the Watchdog Timer."/>
		</sfrtype>
		<sfr name="WDTCON0" address="0xF0000020" sfrtype="WDTCON0_type" description="Watchdog Timer Control Reg. 0"/>
		<sfrtype name="RSTSR_type">
			<bitfield name="RSSTM" start="0" end="0" access="r" description="System Timer Reset Status."/>
			<bitfield name="RSEXT" start="2" end="2" access="r" description="HRST Line State during last Reset."/>
			<bitfield name="CFG_P0" start="12" end="14" access="r" description="Boot SW Configuration Bits"/>
			<bitfield name="HW_CFG" start="15" end="18" access="r" description="Boot Configuration Selection."/>
			<bitfield name="HW_OCDS_E" start="19" end="19" access="r" description="State of OCDS_E Pin."/>
			<bitfield name="HW_BRK_IN" start="20" end="20" access="r" description="State of BRK_IN Pin."/>
			<bitfield name="PWORST" start="27" end="27" access="r" description="Power-On Reset Flag."/>
			<bitfield name="HDRST" start="28" end="28" access="r" description="Hard Reset Flag."/>
			<bitfield name="SFTRST" start="29" end="29" access="r" description="Soft Reset Flag."/>
			<bitfield name="WDTRST" start="30" end="30" access="r" description="Watchdog Reset Flag."/>
			<bitfield name="PWDRST" start="31" end="31" access="r" description="Power Down / Wake-Up Reset Flag."/>
		</sfrtype>
		<sfr name="RSTSR" address="0xF0000014" sfrtype="RSTSR_type" description="Reset Status Register"/>
		<sfrtype name="RSTREQ_type">
			<bitfield name="RRSTM" start="0" end="0" description="Reset Request for the System Timer"/>
			<bitfield name="RREXT" start="2" end="2" description="Reset Request for External Devices"/>
			<bitfield name="BTSW_CFG" start="12" end="14" access="r" description="Boot SW Configuration Bits"/>
			<bitfield name="SW_CFG" start="15" end="18" description="Software Boot Value for the Boot Configuration Signals."/>
			<bitfield name="SW_OCDS_E" start="19" end="19" description="Software Boot Value for the OCDS Enable Signal."/>
			<bitfield name="SW_BRK_IN" start="20" end="20" description="Software Boot Value for the Break Signal."/>
			<bitfield name="SWBOOT" start="24" end="24" description="Software Boot Configuration Selection."/>
		</sfrtype>
		<sfr name="RSTREQ" address="0xF0000010" sfrtype="RSTREQ_type" description="Reset Request Register"/>
		<sfrtype name="SCU_ID_type">
			<bitfield name="REV_NUMBER" start="0" end="7" access="r" description="SCU Module Revision Number."/>
			<bitfield name="MOD_32B" start="8" end="15" access="r" description="Indicates a 32-bit ID register."/>
			<bitfield name="MOD_NUMBER" start="16" end="31" access="r" description="SCU Module Identification Number."/>
		</sfrtype>
		<sfr name="SCU_ID" address="0xF0000008" sfrtype="SCU_ID_type" description="SCU Identification Register"/>
		<alias name="WDT_CON0" definition="WDTCON0"/>
		<alias name="WDT_CON1" definition="WDTCON1"/>
	</group>
	<group name="in SCU" description="PCI SoftwareInterrupt Request Register Space">
		<sfrtype name="PCI_SW_IRQ_type">
			<bitfield name="SRPN" start="0" end="7" description="Service Request Priority Number"/>
			<bitfield name="TOS" start="10" end="11" description="Type of Service Control"/>
			<bitfield name="SRE" start="12" end="12" description="Service Request Enable"/>
			<bitfield name="SRR" start="13" end="13" access="r" description="Service Request Flag"/>
			<bitfield name="CLRR" start="14" end="14" description="Request Clear Bit"/>
			<bitfield name="SETR" start="15" end="15" description="Request Set Bit"/>
		</sfrtype>
		<sfr name="PCI_SW_IRQ31" address="0xF00001FC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 31"/>
		<sfr name="PCI_SW_IRQ30" address="0xF00001F8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 30"/>
		<sfr name="PCI_SW_IRQ29" address="0xF00001F4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 29"/>
		<sfr name="PCI_SW_IRQ28" address="0xF00001F0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 28"/>
		<sfr name="PCI_SW_IRQ27" address="0xF00001EC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 27"/>
		<sfr name="PCI_SW_IRQ26" address="0xF00001E8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 26"/>
		<sfr name="PCI_SW_IRQ25" address="0xF00001E4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 25"/>
		<sfr name="PCI_SW_IRQ24" address="0xF00001E0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 24"/>
		<sfr name="PCI_SW_IRQ23" address="0xF00001DC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 23"/>
		<sfr name="PCI_SW_IRQ22" address="0xF00001D8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 22"/>
		<sfr name="PCI_SW_IRQ21" address="0xF00001D4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 21"/>
		<sfr name="PCI_SW_IRQ20" address="0xF00001D0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 20"/>
		<sfr name="PCI_SW_IRQ19" address="0xF00001CC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 19"/>
		<sfr name="PCI_SW_IRQ18" address="0xF00001C8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 18"/>
		<sfr name="PCI_SW_IRQ17" address="0xF00001C4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 17"/>
		<sfr name="PCI_SW_IRQ16" address="0xF00001C0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 16"/>
		<sfr name="PCI_SW_IRQ15" address="0xF00001BC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 15"/>
		<sfr name="PCI_SW_IRQ14" address="0xF00001B8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 14"/>
		<sfr name="PCI_SW_IRQ13" address="0xF00001B4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 13"/>
		<sfr name="PCI_SW_IRQ12" address="0xF00001B0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 12"/>
		<sfr name="PCI_SW_IRQ11" address="0xF00001AC" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 11"/>
		<sfr name="PCI_SW_IRQ10" address="0xF00001A8" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 10"/>
		<sfr name="PCI_SW_IRQ9" address="0xF00001A4" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 9"/>
		<sfr name="PCI_SW_IRQ8" address="0xF00001A0" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 8"/>
		<sfr name="PCI_SW_IRQ7" address="0xF000019C" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 7"/>
		<sfr name="PCI_SW_IRQ6" address="0xF0000198" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 6"/>
		<sfr name="PCI_SW_IRQ5" address="0xF0000194" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 5"/>
		<sfr name="PCI_SW_IRQ4" address="0xF0000190" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 4"/>
		<sfr name="PCI_SW_IRQ3" address="0xF000018C" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 3"/>
		<sfr name="PCI_SW_IRQ2" address="0xF0000188" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 2"/>
		<sfr name="PCI_SW_IRQ1" address="0xF0000184" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 1"/>
		<sfr name="PCI_SW_IRQ0" address="0xF0000180" sfrtype="PCI_SW_IRQ_type" description="PCI Software Interrupt Request 0"/>
	</group>
</sfrfile>
