// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_stage_118_HH_
#define _fft_stage_118_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "music_faddfsub_32bkb.h"
#include "music_fsub_32ns_3cud.h"
#include "music_fadd_32ns_3dEe.h"
#include "music_fmul_32ns_3eOg.h"

namespace ap_rtl {

struct fft_stage_118 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > X_R_address0;
    sc_out< sc_logic > X_R_ce0;
    sc_in< sc_lv<32> > X_R_q0;
    sc_out< sc_lv<10> > X_R_address1;
    sc_out< sc_logic > X_R_ce1;
    sc_in< sc_lv<32> > X_R_q1;
    sc_out< sc_lv<10> > X_I_address0;
    sc_out< sc_logic > X_I_ce0;
    sc_in< sc_lv<32> > X_I_q0;
    sc_out< sc_lv<10> > X_I_address1;
    sc_out< sc_logic > X_I_ce1;
    sc_in< sc_lv<32> > X_I_q1;
    sc_out< sc_lv<10> > Out_R_address0;
    sc_out< sc_logic > Out_R_ce0;
    sc_out< sc_logic > Out_R_we0;
    sc_out< sc_lv<32> > Out_R_d0;
    sc_out< sc_lv<10> > Out_R_address1;
    sc_out< sc_logic > Out_R_ce1;
    sc_out< sc_logic > Out_R_we1;
    sc_out< sc_lv<32> > Out_R_d1;
    sc_out< sc_lv<10> > Out_I_address0;
    sc_out< sc_logic > Out_I_ce0;
    sc_out< sc_logic > Out_I_we0;
    sc_out< sc_lv<32> > Out_I_d0;
    sc_out< sc_lv<10> > Out_I_address1;
    sc_out< sc_logic > Out_I_ce1;
    sc_out< sc_logic > Out_I_we1;
    sc_out< sc_lv<32> > Out_I_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    fft_stage_118(sc_module_name name);
    SC_HAS_PROCESS(fft_stage_118);

    ~fft_stage_118();

    sc_trace_file* mVcdFile;

    music_faddfsub_32bkb<1,5,32,32,32>* music_faddfsub_32bkb_U5;
    music_fsub_32ns_3cud<1,5,32,32,32>* music_fsub_32ns_3cud_U6;
    music_fadd_32ns_3dEe<1,5,32,32,32>* music_fadd_32ns_3dEe_U7;
    music_fmul_32ns_3eOg<1,4,32,32,32>* music_fmul_32ns_3eOg_U8;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten_reg_148;
    sc_signal< sc_lv<1> > j_0_reg_159;
    sc_signal< sc_lv<10> > t_0_reg_170;
    sc_signal< sc_lv<32> > grp_fu_185_p2;
    sc_signal< sc_lv<32> > reg_198;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter7_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > grp_fu_189_p2;
    sc_signal< sc_lv<32> > reg_204;
    sc_signal< sc_lv<1> > icmp_ln184_fu_210_p2;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln184_reg_279_pp0_iter8_reg;
    sc_signal< sc_lv<10> > add_ln184_fu_216_p2;
    sc_signal< sc_lv<10> > add_ln184_reg_283;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<10> > select_ln184_fu_228_p3;
    sc_signal< sc_lv<10> > select_ln184_reg_288;
    sc_signal< sc_lv<1> > j_0_mid2_fu_236_p2;
    sc_signal< sc_lv<1> > j_0_mid2_reg_293;
    sc_signal< sc_lv<10> > i_fu_246_p3;
    sc_signal< sc_lv<10> > i_reg_298;
    sc_signal< sc_lv<10> > i_reg_298_pp0_iter1_reg;
    sc_signal< sc_lv<10> > i_reg_298_pp0_iter2_reg;
    sc_signal< sc_lv<10> > i_reg_298_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln194_fu_264_p1;
    sc_signal< sc_lv<64> > zext_ln194_reg_303;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln194_reg_303_pp0_iter8_reg;
    sc_signal< sc_lv<32> > X_R_load_reg_319;
    sc_signal< sc_lv<32> > X_R_load_reg_319_pp0_iter1_reg;
    sc_signal< sc_lv<32> > X_R_load_reg_319_pp0_iter2_reg;
    sc_signal< sc_lv<32> > X_I_load_reg_325;
    sc_signal< sc_lv<32> > X_I_load_reg_325_pp0_iter1_reg;
    sc_signal< sc_lv<32> > X_I_load_reg_325_pp0_iter2_reg;
    sc_signal< sc_lv<10> > t_fu_270_p2;
    sc_signal< sc_lv<10> > t_reg_331;
    sc_signal< sc_lv<32> > grp_fu_193_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_336;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_3_reg_341;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > zext_ln196_fu_275_p1;
    sc_signal< sc_lv<64> > zext_ln196_reg_346;
    sc_signal< sc_lv<64> > zext_ln196_reg_346_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln196_reg_346_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln196_reg_346_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln196_reg_346_pp0_iter8_reg;
    sc_signal< sc_lv<32> > X_R_load_1_reg_358;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > grp_fu_181_p2;
    sc_signal< sc_lv<32> > temp_R_reg_364;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > temp_I_reg_375;
    sc_signal< sc_lv<32> > X_I_load_1_reg_381;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_152_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_j_0_phi_fu_163_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_t_0_phi_fu_174_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_181_p0;
    sc_signal< sc_lv<32> > grp_fu_181_p1;
    sc_signal< sc_lv<32> > grp_fu_185_p0;
    sc_signal< sc_lv<32> > grp_fu_185_p1;
    sc_signal< sc_lv<32> > grp_fu_189_p0;
    sc_signal< sc_lv<32> > grp_fu_189_p1;
    sc_signal< sc_lv<32> > grp_fu_193_p0;
    sc_signal< sc_lv<1> > icmp_ln184_1_fu_222_p2;
    sc_signal< sc_lv<9> > trunc_ln187_fu_242_p1;
    sc_signal< sc_lv<11> > zext_ln187_fu_254_p1;
    sc_signal< sc_lv<11> > i_lower_fu_258_p2;
    sc_signal< sc_lv<2> > grp_fu_181_opcode;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_446;
    sc_signal< bool > ap_condition_450;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_Out_I_address0();
    void thread_Out_I_address1();
    void thread_Out_I_ce0();
    void thread_Out_I_ce1();
    void thread_Out_I_d0();
    void thread_Out_I_d1();
    void thread_Out_I_we0();
    void thread_Out_I_we1();
    void thread_Out_R_address0();
    void thread_Out_R_address1();
    void thread_Out_R_ce0();
    void thread_Out_R_ce1();
    void thread_Out_R_d0();
    void thread_Out_R_d1();
    void thread_Out_R_we0();
    void thread_Out_R_we1();
    void thread_X_I_address0();
    void thread_X_I_address1();
    void thread_X_I_ce0();
    void thread_X_I_ce1();
    void thread_X_R_address0();
    void thread_X_R_address1();
    void thread_X_R_ce0();
    void thread_X_R_ce1();
    void thread_add_ln184_fu_216_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state20();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state11_pp0_stage1_iter4();
    void thread_ap_block_state12_pp0_stage0_iter5();
    void thread_ap_block_state13_pp0_stage1_iter5();
    void thread_ap_block_state14_pp0_stage0_iter6();
    void thread_ap_block_state15_pp0_stage1_iter6();
    void thread_ap_block_state16_pp0_stage0_iter7();
    void thread_ap_block_state17_pp0_stage1_iter7();
    void thread_ap_block_state18_pp0_stage0_iter8();
    void thread_ap_block_state19_pp0_stage1_iter8();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_446();
    void thread_ap_condition_450();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_152_p4();
    void thread_ap_phi_mux_j_0_phi_fu_163_p4();
    void thread_ap_phi_mux_t_0_phi_fu_174_p4();
    void thread_ap_ready();
    void thread_grp_fu_181_opcode();
    void thread_grp_fu_181_p0();
    void thread_grp_fu_181_p1();
    void thread_grp_fu_185_p0();
    void thread_grp_fu_185_p1();
    void thread_grp_fu_189_p0();
    void thread_grp_fu_189_p1();
    void thread_grp_fu_193_p0();
    void thread_i_fu_246_p3();
    void thread_i_lower_fu_258_p2();
    void thread_icmp_ln184_1_fu_222_p2();
    void thread_icmp_ln184_fu_210_p2();
    void thread_j_0_mid2_fu_236_p2();
    void thread_select_ln184_fu_228_p3();
    void thread_t_fu_270_p2();
    void thread_trunc_ln187_fu_242_p1();
    void thread_zext_ln187_fu_254_p1();
    void thread_zext_ln194_fu_264_p1();
    void thread_zext_ln196_fu_275_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
