// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module FetchStage(	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
  input         clock,	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
                reset,	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
  input  [1:0]  io_pc_sel,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  input  [31:0] io_pc_target,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  output [31:0] io_imem_req_bits_addr,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  input         io_imem_resp_valid,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  input  [31:0] io_imem_resp_bits,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  output [31:0] io_out_pc,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
                io_out_pc_plus4,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
                io_out_inst,	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
  output        io_out_valid	// src/main/scala/soc/cpu/SimpleCPU.scala:103:14
);

  reg  [31:0] pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19
  wire [31:0] _pc_plus4_T = pc + 32'h4;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19, :111:21
  always @(posedge clock) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
    if (reset)	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      pc <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19
    else if (&io_pc_sel)	// src/main/scala/soc/cpu/SimpleCPU.scala:114:47
      pc <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19
    else if (io_pc_sel == 2'h2 | io_pc_sel != 2'h1)	// src/main/scala/soc/cpu/SimpleCPU.scala:114:47
      pc <= _pc_plus4_T;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19, :111:21
    else	// src/main/scala/soc/cpu/SimpleCPU.scala:114:47
      pc <= io_pc_target;	// src/main/scala/soc/cpu/SimpleCPU.scala:110:19
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
        pc = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7, :110:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_imem_req_bits_addr = pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7, :110:19
  assign io_out_pc = pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7, :110:19
  assign io_out_pc_plus4 = _pc_plus4_T;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7, :111:21
  assign io_out_inst = io_imem_resp_valid ? io_imem_resp_bits : 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7, :110:19, :133:21
  assign io_out_valid = io_imem_resp_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:102:7
endmodule

module ControlUnit(	// src/main/scala/soc/cpu/DecodeStage.scala:69:7
  input  [6:0] io_opcode,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  input  [2:0] io_funct3,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  input  [6:0] io_funct7,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  output [2:0] io_imm_sel,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  output       io_ctrl_sigs_alu_src,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  output [3:0] io_ctrl_sigs_alu_op,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
  output       io_ctrl_sigs_mem_read,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_mem_write,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_reg_write,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_mem_to_reg,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_branch,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_jump,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_jalr,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_lui,	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
               io_ctrl_sigs_auipc	// src/main/scala/soc/cpu/DecodeStage.scala:70:14
);

  wire            _GEN = io_opcode == 7'h13;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire [3:0]      _GEN_0 = io_funct3 == 3'h6 ? 4'h3 : {2'h0, &io_funct3, 1'h0};	// src/main/scala/soc/cpu/DecodeStage.scala:82:{13,28}, :93:25, :102:40, :103:41
  wire [7:0][3:0] _GEN_1 =
    {{_GEN_0}, {_GEN_0}, {{3'h4, io_funct7[5]}}, {4'h4}, {4'h6}, {4'h5}, {4'h7}, {4'h0}};	// src/main/scala/soc/cpu/DecodeStage.scala:82:28, :93:25, :94:41, :95:41, :96:41, :97:42, :98:41, :100:{28,34,44}, :102:40
  wire            _GEN_2 = io_opcode == 7'h33;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire [7:0][3:0] _GEN_3 =
    {{_GEN_0},
     {_GEN_0},
     {{3'h4, io_funct7[5]}},
     {4'h4},
     {4'h6},
     {4'h5},
     {4'h7},
     {{3'h0, io_funct7[5]}}};	// src/main/scala/soc/cpu/DecodeStage.scala:93:25, :95:41, :96:41, :97:42, :98:41, :102:40, :113:25, :115:{28,34,44}, :117:41, :118:41, :119:42, :120:41, :122:{28,34,44}
  wire            _GEN_4 = io_opcode == 7'h3;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            ctrl_sigs_mem_read = ~(_GEN | _GEN_2) & _GEN_4;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21, :90:28, :110:28
  wire            _GEN_5 = io_opcode == 7'h23;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_6 = _GEN | _GEN_2 | _GEN_4;	// src/main/scala/soc/cpu/DecodeStage.scala:82:13, :86:21
  wire            _GEN_7 = io_opcode == 7'h63;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_8 = _GEN_4 | _GEN_5;	// src/main/scala/soc/cpu/DecodeStage.scala:82:13, :86:21
  wire            _GEN_9 = io_opcode == 7'h6F;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_10 = io_opcode == 7'h67;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_11 = _GEN_5 | _GEN_7;	// src/main/scala/soc/cpu/DecodeStage.scala:82:13, :86:21
  wire            _GEN_12 = _GEN_7 | _GEN_9;	// src/main/scala/soc/cpu/DecodeStage.scala:82:13, :86:21
  wire            _GEN_13 = io_opcode == 7'h37;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_14 = io_opcode == 7'h17;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21
  wire            _GEN_15 = _GEN_9 | _GEN_10 | _GEN_13;	// src/main/scala/soc/cpu/DecodeStage.scala:86:21, :153:27, :161:27, :168:27
  assign io_imm_sel =
    _GEN_6
      ? 3'h0
      : _GEN_5
          ? 3'h1
          : _GEN_7 ? 3'h2 : _GEN_9 ? 3'h4 : _GEN_10 | ~(_GEN_13 | _GEN_14) ? 3'h0 : 3'h3;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :83:14, :86:21, :91:18, :93:25, :111:18, :135:18, :142:18, :148:18, :155:18, :164:18, :170:18, :177:18
  assign io_ctrl_sigs_alu_src = _GEN | ~_GEN_2 & (_GEN_8 | ~_GEN_12 & _GEN_10);	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21, :88:25, :108:25, :130:25, :139:25
  assign io_ctrl_sigs_alu_op =
    _GEN
      ? _GEN_1[io_funct3]
      : _GEN_2 ? _GEN_3[io_funct3] : _GEN_8 ? 4'h0 : {3'h0, _GEN_7};	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:{13,28}, :86:21, :93:25, :94:41, :95:41, :96:41, :97:42, :98:41, :100:28, :113:25, :115:28, :117:41, :118:41, :119:42, :120:41, :122:28, :134:24, :141:24, :147:24
  assign io_ctrl_sigs_mem_read = ctrl_sigs_mem_read;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :86:21, :90:28, :110:28
  assign io_ctrl_sigs_mem_write = ~_GEN_6 & _GEN_5;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21
  assign io_ctrl_sigs_reg_write = _GEN_6 | ~_GEN_11 & (_GEN_15 | _GEN_14);	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21, :89:27, :109:27, :131:27, :153:27, :161:27, :168:27
  assign io_ctrl_sigs_mem_to_reg = ctrl_sigs_mem_read;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :86:21, :90:28, :110:28
  assign io_ctrl_sigs_branch = ~(_GEN | _GEN_2 | _GEN_8) & _GEN_7;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21
  assign io_ctrl_sigs_jump = ~(_GEN | _GEN_2 | _GEN_4 | _GEN_11) & (_GEN_9 | _GEN_10);	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21, :152:22
  assign io_ctrl_sigs_jalr = ~(_GEN | _GEN_2 | _GEN_4 | _GEN_5 | _GEN_12) & _GEN_10;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21
  assign io_ctrl_sigs_lui =
    ~(_GEN | _GEN_2 | _GEN_4 | _GEN_5 | _GEN_7 | _GEN_9 | _GEN_10) & _GEN_13;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21
  assign io_ctrl_sigs_auipc =
    ~(_GEN | _GEN_2 | _GEN_4 | _GEN_5 | _GEN_7 | _GEN_15) & _GEN_14;	// src/main/scala/soc/cpu/DecodeStage.scala:69:7, :82:13, :86:21, :153:27, :161:27, :168:27
endmodule

module DecodeStage(	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  input  [31:0] io_inst_pc,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_inst_pc_plus4,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_inst_inst,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  input         io_inst_valid,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output [4:0]  io_regfile_rs1_addr,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_regfile_rs2_addr,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  input  [31:0] io_regfile_rs1_data,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_regfile_rs2_data,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output [31:0] io_out_pc,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_pc_plus4,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_inst,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_rs1_data,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_rs2_data,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_imm,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_rs1,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_rs2,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output        io_out_ctrl_alu_src,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output [3:0]  io_out_ctrl_alu_op,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
  output        io_out_ctrl_mem_read,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_mem_write,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_branch,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_jump,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_jalr,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_lui,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_ctrl_auipc,	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
                io_out_valid	// src/main/scala/soc/cpu/DecodeStage.scala:9:14
);

  wire [2:0]       _ctrl_io_imm_sel;	// src/main/scala/soc/cpu/DecodeStage.scala:36:20
  wire [19:0]      _GEN = {20{io_inst_inst[31]}};	// src/main/scala/soc/cpu/DecodeStage.scala:29:38
  wire [7:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {{{12{io_inst_inst[31]}},
       io_inst_inst[19:12],
       io_inst_inst[20],
       io_inst_inst[30:21],
       1'h0}},
     {{io_inst_inst[31:12], 12'h0}},
     {{{20{io_inst_inst[31]}},
       io_inst_inst[7],
       io_inst_inst[30:25],
       io_inst_inst[11:8],
       1'h0}},
     {{_GEN, io_inst_inst[31:25], io_inst_inst[11:7]}},
     {{_GEN, io_inst_inst[31:20]}}};	// src/main/scala/soc/cpu/DecodeStage.scala:22:16, :26:20, :29:{19,38}, :30:56, :31:{18,23,33,42,56,85}, :32:{18,23}, :33:{33,47,57,87}, :46:44
  ControlUnit ctrl (	// src/main/scala/soc/cpu/DecodeStage.scala:36:20
    .io_opcode               (io_inst_inst[6:0]),	// src/main/scala/soc/cpu/DecodeStage.scala:21:20
    .io_funct3               (io_inst_inst[14:12]),	// src/main/scala/soc/cpu/DecodeStage.scala:23:20
    .io_funct7               (io_inst_inst[31:25]),	// src/main/scala/soc/cpu/DecodeStage.scala:26:20
    .io_imm_sel              (_ctrl_io_imm_sel),
    .io_ctrl_sigs_alu_src    (io_out_ctrl_alu_src),
    .io_ctrl_sigs_alu_op     (io_out_ctrl_alu_op),
    .io_ctrl_sigs_mem_read   (io_out_ctrl_mem_read),
    .io_ctrl_sigs_mem_write  (io_out_ctrl_mem_write),
    .io_ctrl_sigs_reg_write  (io_out_ctrl_reg_write),
    .io_ctrl_sigs_mem_to_reg (io_out_ctrl_mem_to_reg),
    .io_ctrl_sigs_branch     (io_out_ctrl_branch),
    .io_ctrl_sigs_jump       (io_out_ctrl_jump),
    .io_ctrl_sigs_jalr       (io_out_ctrl_jalr),
    .io_ctrl_sigs_lui        (io_out_ctrl_lui),
    .io_ctrl_sigs_auipc      (io_out_ctrl_auipc)
  );
  assign io_regfile_rs1_addr = io_inst_inst[19:15];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :24:17
  assign io_regfile_rs2_addr = io_inst_inst[24:20];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :25:17
  assign io_out_pc = io_inst_pc;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  assign io_out_pc_plus4 = io_inst_pc_plus4;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  assign io_out_inst = io_inst_inst;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  assign io_out_rs1_data = io_regfile_rs1_data;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  assign io_out_rs2_data = io_regfile_rs2_data;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
  assign io_out_imm = _GEN_0[_ctrl_io_imm_sel];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :36:20, :46:44
  assign io_out_rd = io_inst_inst[11:7];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :22:16
  assign io_out_rs1 = io_inst_inst[19:15];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :24:17
  assign io_out_rs2 = io_inst_inst[24:20];	// src/main/scala/soc/cpu/DecodeStage.scala:8:7, :25:17
  assign io_out_valid = io_inst_valid;	// src/main/scala/soc/cpu/DecodeStage.scala:8:7
endmodule

module ALU(	// src/main/scala/soc/cpu/ExecuteStage.scala:82:7
  input  [31:0] io_a,	// src/main/scala/soc/cpu/ExecuteStage.scala:83:14
                io_b,	// src/main/scala/soc/cpu/ExecuteStage.scala:83:14
  input  [3:0]  io_op,	// src/main/scala/soc/cpu/ExecuteStage.scala:83:14
  output [31:0] io_result	// src/main/scala/soc/cpu/ExecuteStage.scala:83:14
);

  wire [62:0]       _io_result_T_11 = {31'h0, io_a} << io_b[4:0];	// src/main/scala/soc/cpu/ExecuteStage.scala:90:19, :100:25
  wire [31:0]       _GEN = {27'h0, io_b[4:0]};	// src/main/scala/soc/cpu/ExecuteStage.scala:90:19, :101:25
  wire [15:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {$signed($signed(io_a) >>> _GEN)},
     {io_a >> _GEN},
     {_io_result_T_11[31:0]},
     {{31'h0, io_a < io_b}},
     {{31'h0, $signed(io_a) < $signed(io_b)}},
     {io_a ^ io_b},
     {io_a | io_b},
     {io_a & io_b},
     {io_a - io_b},
     {io_a + io_b}};	// src/main/scala/soc/cpu/ExecuteStage.scala:92:37, :93:25, :94:25, :95:25, :96:25, :97:25, :98:32, :99:25, :100:25, :101:25, :102:32
  assign io_result = _GEN_0[io_op];	// src/main/scala/soc/cpu/ExecuteStage.scala:82:7, :92:37
endmodule

module BranchUnit(	// src/main/scala/soc/cpu/ExecuteStage.scala:107:7
  input  [31:0] io_rs1_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:108:14
                io_rs2_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:108:14
  input  [2:0]  io_funct3,	// src/main/scala/soc/cpu/ExecuteStage.scala:108:14
  input         io_branch,	// src/main/scala/soc/cpu/ExecuteStage.scala:108:14
  output        io_taken	// src/main/scala/soc/cpu/ExecuteStage.scala:108:14
);

  wire       eq = io_rs1_data == io_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:118:24
  wire       lt = $signed(io_rs1_data) < $signed(io_rs2_data);	// src/main/scala/soc/cpu/ExecuteStage.scala:119:31
  wire       ltu = io_rs1_data < io_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:120:25
  wire       _branch_taken_T_4 = io_funct3 == 3'h0 & eq;	// src/main/scala/soc/cpu/ExecuteStage.scala:118:24, :122:51
  wire [7:0] _GEN =
    {{~ltu},
     {ltu},
     {~lt},
     {lt},
     {_branch_taken_T_4},
     {_branch_taken_T_4},
     {~eq},
     {_branch_taken_T_4}};	// src/main/scala/soc/cpu/ExecuteStage.scala:118:24, :119:31, :120:25, :122:51, :124:18, :126:18, :128:18
  assign io_taken = io_branch & _GEN[io_funct3];	// src/main/scala/soc/cpu/ExecuteStage.scala:107:7, :122:51, :131:25
endmodule

module ExecuteStage(	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  input  [31:0] io_in_pc,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_pc_plus4,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_inst,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_rs1_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_rs2_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_imm,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input         io_in_ctrl_alu_src,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input  [3:0]  io_in_ctrl_alu_op,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input         io_in_ctrl_mem_read,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_mem_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_branch,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_jump,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_jalr,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_lui,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_ctrl_auipc,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_in_valid,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input  [1:0]  io_forward_a,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_forward_b,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  input  [31:0] io_ex_result,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_mem_result,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  output [31:0] io_out_inst,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_alu_result,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_rs2_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  output        io_out_ctrl_mem_read,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_ctrl_mem_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_ctrl_branch,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_ctrl_jump,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_branch_taken,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
                io_out_valid,	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
  output [31:0] io_pc_target	// src/main/scala/soc/cpu/ExecuteStage.scala:9:14
);

  wire             _branch_unit_io_taken;	// src/main/scala/soc/cpu/ExecuteStage.scala:44:27
  wire [31:0]      _alu_io_result;	// src/main/scala/soc/cpu/ExecuteStage.scala:20:19
  wire [31:0]      alu_a =
    io_forward_a == 2'h2
      ? io_mem_result
      : io_forward_a == 2'h1 ? io_ex_result : io_in_rs1_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:23:54
  wire [31:0]      alu_b_reg =
    io_forward_b == 2'h2
      ? io_mem_result
      : io_forward_b == 2'h1 ? io_ex_result : io_in_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:23:54, :29:58
  wire [2:0]       _pc_target_T = {io_in_ctrl_jalr, io_in_ctrl_jump, io_in_ctrl_branch};	// src/main/scala/soc/cpu/ExecuteStage.scala:53:32
  wire [3:0][31:0] _GEN =
    {{io_in_pc_plus4}, {io_in_imm}, {io_in_pc_plus4}, {_alu_io_result}};	// src/main/scala/soc/cpu/ExecuteStage.scala:20:19, :63:97
  ALU alu (	// src/main/scala/soc/cpu/ExecuteStage.scala:20:19
    .io_a      (io_in_ctrl_auipc ? io_in_pc : alu_a),	// src/main/scala/soc/cpu/ExecuteStage.scala:23:54, :39:18
    .io_b      (io_in_ctrl_alu_src ? io_in_imm : alu_b_reg),	// src/main/scala/soc/cpu/ExecuteStage.scala:29:58, :36:18
    .io_op     (io_in_ctrl_alu_op),
    .io_result (_alu_io_result)
  );
  BranchUnit branch_unit (	// src/main/scala/soc/cpu/ExecuteStage.scala:44:27
    .io_rs1_data (alu_a),	// src/main/scala/soc/cpu/ExecuteStage.scala:23:54
    .io_rs2_data (alu_b_reg),	// src/main/scala/soc/cpu/ExecuteStage.scala:29:58
    .io_funct3   (io_in_inst[14:12]),	// src/main/scala/soc/cpu/ExecuteStage.scala:47:38
    .io_branch   (io_in_ctrl_branch),
    .io_taken    (_branch_unit_io_taken)
  );
  assign io_out_inst = io_in_inst;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_alu_result = _GEN[{io_in_ctrl_lui, io_in_ctrl_jump | io_in_ctrl_jalr}];	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7, :63:{29,62,97}
  assign io_out_rs2_data = alu_b_reg;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7, :29:58
  assign io_out_rd = io_in_rd;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_mem_read = io_in_ctrl_mem_read;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_mem_write = io_in_ctrl_mem_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_reg_write = io_in_ctrl_reg_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_mem_to_reg = io_in_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_branch = io_in_ctrl_branch;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_ctrl_jump = io_in_ctrl_jump;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_out_branch_taken = _branch_unit_io_taken | io_in_ctrl_jump;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7, :44:27, :50:43
  assign io_out_valid = io_in_valid;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7
  assign io_pc_target =
    _pc_target_T == 3'h6 | _pc_target_T == 3'h4
      ? alu_a + io_in_imm
      : _pc_target_T == 3'h2 | _pc_target_T == 3'h1
          ? io_in_pc + io_in_imm
          : io_in_pc_plus4;	// src/main/scala/soc/cpu/ExecuteStage.scala:8:7, :23:54, :53:{32,102}, :54:27, :56:24
endmodule

module MemoryStage(	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
  input  [31:0] io_in_inst,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_alu_result,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_rs2_data,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  input         io_in_ctrl_mem_read,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_ctrl_mem_write,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_in_valid,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output        io_dmem_req_valid,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output [31:0] io_dmem_req_bits_addr,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_dmem_req_bits_data,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output [3:0]  io_dmem_req_bits_mask,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output        io_dmem_req_bits_wen,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  input  [31:0] io_dmem_resp_bits,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output [31:0] io_out_result,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
  output        io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
                io_out_valid	// src/main/scala/soc/cpu/MemoryStage.scala:9:14
);

  wire             _load_data_T_12 = io_in_inst[14:12] == 3'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:15:26, :26:49
  wire             _load_data_T_14 = io_in_inst[14:12] == 3'h1;	// src/main/scala/soc/cpu/MemoryStage.scala:15:26, :26:49
  wire             _load_data_T_16 = io_in_inst[14:12] == 3'h2;	// src/main/scala/soc/cpu/MemoryStage.scala:15:26, :26:49
  wire [4:0]       _store_mask_T_1 = 5'h3 << io_in_alu_result[1:0];	// src/main/scala/soc/cpu/MemoryStage.scala:33:23, :36:39
  wire [7:0][31:0] _GEN =
    {{io_dmem_resp_bits},
     {io_dmem_resp_bits},
     {{16'h0, io_dmem_resp_bits[15:0]}},
     {{24'h0, io_dmem_resp_bits[7:0]}},
     {io_dmem_resp_bits},
     {io_dmem_resp_bits},
     {{{16{io_dmem_resp_bits[15]}}, io_dmem_resp_bits[15:0]}},
     {{{24{io_dmem_resp_bits[7]}}, io_dmem_resp_bits[7:0]}}};	// src/main/scala/soc/cpu/MemoryStage.scala:26:49, :45:51, :46:{32,37,55,74}, :47:{32,37,55,75}, :49:32, :50:32
  assign io_dmem_req_valid = io_in_ctrl_mem_read | io_in_ctrl_mem_write;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7, :20:44
  assign io_dmem_req_bits_addr = io_in_alu_result;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
  assign io_dmem_req_bits_data =
    _load_data_T_16
      ? io_in_rs2_data
      : _load_data_T_14
          ? {2{io_in_rs2_data[15:0]}}
          : _load_data_T_12 ? {2{{2{io_in_rs2_data[7:0]}}}} : io_in_rs2_data;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7, :26:49, :27:{32,46}, :28:{32,46}
  assign io_dmem_req_bits_mask =
    io_in_ctrl_mem_write
      ? (_load_data_T_16
           ? 4'hF
           : _load_data_T_14
               ? _store_mask_T_1[3:0]
               : _load_data_T_12 ? 4'h1 << io_in_alu_result[1:0] : 4'hF)
      : 4'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7, :26:49, :33:23, :34:48, :35:39, :36:39, :41:31
  assign io_dmem_req_bits_wen = io_in_ctrl_mem_write;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
  assign io_out_result =
    io_in_ctrl_mem_to_reg ? _GEN[io_in_inst[14:12]] : io_in_alu_result;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7, :15:26, :26:49, :45:51, :54:19
  assign io_out_rd = io_in_rd;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
  assign io_out_ctrl_reg_write = io_in_ctrl_reg_write;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
  assign io_out_valid = io_in_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:8:7
endmodule

module WritebackStage(	// src/main/scala/soc/cpu/MemoryStage.scala:66:7
  input  [31:0] io_in_result,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  input         io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
                io_in_valid,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  output        io_regfile_wen,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  output [4:0]  io_regfile_waddr,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  output [31:0] io_regfile_wdata,	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
  output        io_inst_retire	// src/main/scala/soc/cpu/MemoryStage.scala:67:14
);

  assign io_regfile_wen = io_in_ctrl_reg_write & (|io_in_rd) & io_in_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:66:7, :78:{54,62}
  assign io_regfile_waddr = io_in_rd;	// src/main/scala/soc/cpu/MemoryStage.scala:66:7
  assign io_regfile_wdata = io_in_result;	// src/main/scala/soc/cpu/MemoryStage.scala:66:7
  assign io_inst_retire = io_in_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:66:7
endmodule

module IFIDRegister(	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
  input         clock,	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
                reset,	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
  input  [31:0] io_in_pc,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
                io_in_pc_plus4,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
                io_in_inst,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
  input         io_in_valid,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
  output [31:0] io_out_pc,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
                io_out_pc_plus4,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
                io_out_inst,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
  output        io_out_valid,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
  input         io_stall,	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
                io_flush	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
);

  reg [31:0] reg_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
  reg [31:0] reg_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
  reg [31:0] reg_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
  reg        reg_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
  always @(posedge clock) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
    if (reset) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      reg_pc <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
      reg_pc_plus4 <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
      reg_inst <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
      reg_valid <= 1'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
    end
    else begin	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      if (io_flush) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
        reg_pc <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
        reg_pc_plus4 <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
        reg_inst <= 32'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:{20,33}
      end
      else if (io_stall) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
      end
      else begin	// src/main/scala/soc/cpu/SimpleCPU.scala:149:14
        reg_pc <= io_in_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
        reg_pc_plus4 <= io_in_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
        reg_inst <= io_in_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20
      end
      reg_valid <= ~io_flush & (io_stall ? reg_valid : io_in_valid);	// src/main/scala/soc/cpu/SimpleCPU.scala:156:20, :158:18, :159:9, :160:25, :161:9
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
        end	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
        reg_pc = _RANDOM[2'h0];	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
        reg_pc_plus4 = _RANDOM[2'h1];	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
        reg_inst = _RANDOM[2'h2];	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
        reg_valid = _RANDOM[2'h3][0];	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_pc = reg_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
  assign io_out_pc_plus4 = reg_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
  assign io_out_inst = reg_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
  assign io_out_valid = reg_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:148:7, :156:20
endmodule

module IDEXRegister(	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
  input         clock,	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
                reset,	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
  input  [31:0] io_in_pc,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_pc_plus4,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_inst,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_rs1_data,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_rs2_data,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_imm,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_rs1,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_rs2,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  input         io_in_ctrl_alu_src,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  input  [3:0]  io_in_ctrl_alu_op,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  input         io_in_ctrl_mem_read,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_mem_write,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_branch,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_jump,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_jalr,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_lui,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_ctrl_auipc,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_in_valid,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  output [31:0] io_out_pc,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_pc_plus4,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_inst,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_rs1_data,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_rs2_data,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_imm,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_rs1,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_rs2,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  output        io_out_ctrl_alu_src,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  output [3:0]  io_out_ctrl_alu_op,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  output        io_out_ctrl_mem_read,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_mem_write,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_branch,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_jump,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_jalr,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_lui,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_ctrl_auipc,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
                io_out_valid,	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
  input         io_flush	// src/main/scala/soc/cpu/DecodeStage.scala:230:14
);

  reg [31:0] reg_pc;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [31:0] reg_pc_plus4;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [31:0] reg_inst;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [31:0] reg_rs1_data;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [31:0] reg_rs2_data;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [31:0] reg_imm;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [4:0]  reg_rd;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [4:0]  reg_rs1;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [4:0]  reg_rs2;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_alu_src;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg [3:0]  reg_ctrl_alu_op;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_mem_read;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_mem_write;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_reg_write;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_branch;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_jump;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_jalr;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_lui;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_ctrl_auipc;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  reg        reg_valid;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20
  always @(posedge clock) begin	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
    if (reset) begin	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      reg_pc <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_pc_plus4 <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_inst <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_rs1_data <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_rs2_data <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_imm <= 32'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_rd <= 5'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_rs1 <= 5'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_rs2 <= 5'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_alu_src <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_alu_op <= 4'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_mem_read <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_mem_write <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_reg_write <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_mem_to_reg <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_branch <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_jump <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_jalr <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_lui <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_ctrl_auipc <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
      reg_valid <= 1'h0;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}
    end
    else begin	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      reg_pc <= io_flush ? 32'h0 : io_in_pc;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_pc_plus4 <= io_flush ? 32'h0 : io_in_pc_plus4;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_inst <= io_flush ? 32'h0 : io_in_inst;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_rs1_data <= io_flush ? 32'h0 : io_in_rs1_data;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_rs2_data <= io_flush ? 32'h0 : io_in_rs2_data;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_imm <= io_flush ? 32'h0 : io_in_imm;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_rd <= io_flush ? 5'h0 : io_in_rd;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_rs1 <= io_flush ? 5'h0 : io_in_rs1;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_rs2 <= io_flush ? 5'h0 : io_in_rs2;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_ctrl_alu_src <= ~io_flush & io_in_ctrl_alu_src;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_alu_op <= io_flush ? 4'h0 : io_in_ctrl_alu_op;	// src/main/scala/soc/cpu/DecodeStage.scala:237:{20,33}, :239:18, :240:9, :241:25
      reg_ctrl_mem_read <= ~io_flush & io_in_ctrl_mem_read;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_mem_write <= ~io_flush & io_in_ctrl_mem_write;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_reg_write <= ~io_flush & io_in_ctrl_reg_write;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_mem_to_reg <= ~io_flush & io_in_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_branch <= ~io_flush & io_in_ctrl_branch;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_jump <= ~io_flush & io_in_ctrl_jump;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_jalr <= ~io_flush & io_in_ctrl_jalr;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_lui <= ~io_flush & io_in_ctrl_lui;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_ctrl_auipc <= ~io_flush & io_in_ctrl_auipc;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
      reg_valid <= ~io_flush & io_in_valid;	// src/main/scala/soc/cpu/DecodeStage.scala:237:20, :239:18, :240:9, :241:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
        end	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
        reg_pc = _RANDOM[3'h0];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_pc_plus4 = _RANDOM[3'h1];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_inst = _RANDOM[3'h2];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_rs1_data = _RANDOM[3'h3];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_rs2_data = _RANDOM[3'h4];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_imm = _RANDOM[3'h5];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_rd = _RANDOM[3'h6][4:0];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_rs1 = _RANDOM[3'h6][9:5];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_rs2 = _RANDOM[3'h6][14:10];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_alu_src = _RANDOM[3'h6][15];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_alu_op = _RANDOM[3'h6][19:16];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_mem_read = _RANDOM[3'h6][20];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_mem_write = _RANDOM[3'h6][21];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_reg_write = _RANDOM[3'h6][22];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_mem_to_reg = _RANDOM[3'h6][23];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_branch = _RANDOM[3'h6][24];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_jump = _RANDOM[3'h6][25];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_jalr = _RANDOM[3'h6][26];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_lui = _RANDOM[3'h6][27];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_ctrl_auipc = _RANDOM[3'h6][28];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
        reg_valid = _RANDOM[3'h6][29];	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/DecodeStage.scala:229:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_pc = reg_pc;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_pc_plus4 = reg_pc_plus4;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_inst = reg_inst;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_rs1_data = reg_rs1_data;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_rs2_data = reg_rs2_data;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_imm = reg_imm;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_rd = reg_rd;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_rs1 = reg_rs1;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_rs2 = reg_rs2;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_alu_src = reg_ctrl_alu_src;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_alu_op = reg_ctrl_alu_op;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_mem_read = reg_ctrl_mem_read;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_mem_write = reg_ctrl_mem_write;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_reg_write = reg_ctrl_reg_write;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_mem_to_reg = reg_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_branch = reg_ctrl_branch;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_jump = reg_ctrl_jump;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_jalr = reg_ctrl_jalr;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_lui = reg_ctrl_lui;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_ctrl_auipc = reg_ctrl_auipc;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
  assign io_out_valid = reg_valid;	// src/main/scala/soc/cpu/DecodeStage.scala:229:7, :237:20
endmodule

module EXMEMRegister(	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
  input         clock,	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
                reset,	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
  input  [31:0] io_in_inst,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_alu_result,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_rs2_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  input         io_in_ctrl_mem_read,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_ctrl_mem_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_ctrl_branch,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_ctrl_jump,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_branch_taken,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_in_valid,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  output [31:0] io_out_inst,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_alu_result,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_rs2_data,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  output        io_out_ctrl_mem_read,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_ctrl_mem_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_ctrl_mem_to_reg,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_ctrl_branch,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_ctrl_jump,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_branch_taken,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
                io_out_valid,	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
  input         io_flush	// src/main/scala/soc/cpu/ExecuteStage.scala:149:14
);

  reg [31:0] reg_inst;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg [31:0] reg_alu_result;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg [31:0] reg_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg [4:0]  reg_rd;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_mem_read;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_mem_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_reg_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_branch;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_ctrl_jump;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_branch_taken;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  reg        reg_valid;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20
  always @(posedge clock) begin	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
    if (reset) begin	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      reg_inst <= 32'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_alu_result <= 32'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_rs2_data <= 32'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_rd <= 5'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_mem_read <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_mem_write <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_reg_write <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_mem_to_reg <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_branch <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_ctrl_jump <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_branch_taken <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
      reg_valid <= 1'h0;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}
    end
    else begin	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      reg_inst <= io_flush ? 32'h0 : io_in_inst;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}, :158:18, :159:9, :160:25
      reg_alu_result <= io_flush ? 32'h0 : io_in_alu_result;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}, :158:18, :159:9, :160:25
      reg_rs2_data <= io_flush ? 32'h0 : io_in_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}, :158:18, :159:9, :160:25
      reg_rd <= io_flush ? 5'h0 : io_in_rd;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:{20,33}, :158:18, :159:9, :160:25
      reg_ctrl_mem_read <= ~io_flush & io_in_ctrl_mem_read;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_ctrl_mem_write <= ~io_flush & io_in_ctrl_mem_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_ctrl_reg_write <= ~io_flush & io_in_ctrl_reg_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_ctrl_mem_to_reg <= ~io_flush & io_in_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_ctrl_branch <= ~io_flush & io_in_ctrl_branch;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_ctrl_jump <= ~io_flush & io_in_ctrl_jump;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_branch_taken <= ~io_flush & io_in_branch_taken;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
      reg_valid <= ~io_flush & io_in_valid;	// src/main/scala/soc/cpu/ExecuteStage.scala:156:20, :158:18, :159:9, :160:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
        end	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
        reg_inst = _RANDOM[3'h2];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_alu_result = _RANDOM[3'h3];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_rs2_data = _RANDOM[3'h4];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_rd = _RANDOM[3'h5][4:0];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_mem_read = _RANDOM[3'h5][10];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_mem_write = _RANDOM[3'h5][11];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_reg_write = _RANDOM[3'h5][12];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_mem_to_reg = _RANDOM[3'h5][13];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_branch = _RANDOM[3'h5][14];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_ctrl_jump = _RANDOM[3'h5][15];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_branch_taken = _RANDOM[3'h5][19];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
        reg_valid = _RANDOM[3'h5][20];	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_inst = reg_inst;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_alu_result = reg_alu_result;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_rs2_data = reg_rs2_data;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_rd = reg_rd;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_mem_read = reg_ctrl_mem_read;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_mem_write = reg_ctrl_mem_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_reg_write = reg_ctrl_reg_write;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_mem_to_reg = reg_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_branch = reg_ctrl_branch;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_ctrl_jump = reg_ctrl_jump;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_branch_taken = reg_branch_taken;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
  assign io_out_valid = reg_valid;	// src/main/scala/soc/cpu/ExecuteStage.scala:148:7, :156:20
endmodule

module MEMWBRegister(	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
  input         clock,	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
                reset,	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
  input  [31:0] io_in_result,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
  input  [4:0]  io_in_rd,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
  input         io_in_ctrl_reg_write,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
                io_in_valid,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
  output [31:0] io_out_result,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
  output [4:0]  io_out_rd,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
  output        io_out_ctrl_reg_write,	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
                io_out_valid	// src/main/scala/soc/cpu/MemoryStage.scala:126:14
);

  reg [31:0] reg_result;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
  reg [4:0]  reg_rd;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
  reg        reg_ctrl_reg_write;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
  reg        reg_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
  always @(posedge clock) begin	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
    if (reset) begin	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      reg_result <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:133:{20,33}
      reg_rd <= 5'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:133:{20,33}
      reg_ctrl_reg_write <= 1'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:126:14, :133:20
      reg_valid <= 1'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:126:14, :133:20
    end
    else begin	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      reg_result <= io_in_result;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
      reg_rd <= io_in_rd;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
      reg_ctrl_reg_write <= io_in_ctrl_reg_write;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
      reg_valid <= io_in_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:133:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
        end	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
        reg_result = _RANDOM[2'h2];	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
        reg_rd = _RANDOM[2'h3][4:0];	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
        reg_ctrl_reg_write = _RANDOM[2'h3][12];	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
        reg_valid = _RANDOM[2'h3][19];	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:125:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_result = reg_result;	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
  assign io_out_rd = reg_rd;	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
  assign io_out_ctrl_reg_write = reg_ctrl_reg_write;	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
  assign io_out_valid = reg_valid;	// src/main/scala/soc/cpu/MemoryStage.scala:125:7, :133:20
endmodule

module RegisterFile(	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
  input         clock,	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
                reset,	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
  input  [4:0]  io_read_rs1_addr,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
                io_read_rs2_addr,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
  output [31:0] io_read_rs1_data,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
                io_read_rs2_data,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
  input         io_write_wen,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
  input  [4:0]  io_write_waddr,	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
  input  [31:0] io_write_wdata	// src/main/scala/soc/cpu/MemoryStage.scala:88:14
);

  reg  [31:0]       regfile_0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_1;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_2;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_3;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_4;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_5;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_6;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_7;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_8;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_9;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_10;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_11;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_12;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_13;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_14;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_15;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_16;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_17;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_18;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_19;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_20;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_21;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_22;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_23;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_24;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_25;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_26;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_27;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_28;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_29;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_30;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  reg  [31:0]       regfile_31;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
  wire [31:0][31:0] _GEN =
    {{regfile_31},
     {regfile_30},
     {regfile_29},
     {regfile_28},
     {regfile_27},
     {regfile_26},
     {regfile_25},
     {regfile_24},
     {regfile_23},
     {regfile_22},
     {regfile_21},
     {regfile_20},
     {regfile_19},
     {regfile_18},
     {regfile_17},
     {regfile_16},
     {regfile_15},
     {regfile_14},
     {regfile_13},
     {regfile_12},
     {regfile_11},
     {regfile_10},
     {regfile_9},
     {regfile_8},
     {regfile_7},
     {regfile_6},
     {regfile_5},
     {regfile_4},
     {regfile_3},
     {regfile_2},
     {regfile_1},
     {regfile_0}};	// src/main/scala/soc/cpu/MemoryStage.scala:102:24, :110:26
  always @(posedge clock) begin	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
    if (reset) begin	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      regfile_0 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_1 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_2 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_3 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_4 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_5 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_6 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_7 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_8 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_9 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_10 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_11 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_12 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_13 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_14 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_15 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_16 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_17 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_18 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_19 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_20 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_21 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_22 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_23 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_24 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_25 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_26 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_27 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_28 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_29 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_30 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
      regfile_31 <= 32'h0;	// src/main/scala/soc/cpu/MemoryStage.scala:102:{24,32}
    end
    else begin	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      automatic logic _GEN_0 = io_write_wen & (|io_write_waddr);	// src/main/scala/soc/cpu/MemoryStage.scala:105:{21,39}
      if (_GEN_0 & ~(|io_write_waddr))	// src/main/scala/soc/cpu/MemoryStage.scala:102:24, :105:{21,39,48}, :106:29
        regfile_0 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_1 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h2)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_2 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h3)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_3 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h4)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_4 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h5)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_5 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h6)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_6 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h7)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_7 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h8)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_8 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h9)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_9 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hA)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_10 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hB)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_11 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hC)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_12 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hD)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_13 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hE)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_14 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'hF)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_15 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h10)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_16 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h11)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_17 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h12)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_18 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h13)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_19 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h14)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_20 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h15)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_21 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h16)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_22 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h17)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_23 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h18)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_24 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h19)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_25 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1A)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_26 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1B)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_27 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1C)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_28 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1D)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_29 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & io_write_waddr == 5'h1E)	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24, :105:{21,48}, :106:29
        regfile_30 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
      if (_GEN_0 & (&io_write_waddr))	// src/main/scala/soc/cpu/MemoryStage.scala:102:24, :105:{21,48}, :106:29
        regfile_31 <= io_write_wdata;	// src/main/scala/soc/cpu/MemoryStage.scala:102:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
        end	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
        regfile_0 = _RANDOM[5'h0];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_1 = _RANDOM[5'h1];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_2 = _RANDOM[5'h2];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_3 = _RANDOM[5'h3];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_4 = _RANDOM[5'h4];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_5 = _RANDOM[5'h5];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_6 = _RANDOM[5'h6];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_7 = _RANDOM[5'h7];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_8 = _RANDOM[5'h8];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_9 = _RANDOM[5'h9];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_10 = _RANDOM[5'hA];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_11 = _RANDOM[5'hB];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_12 = _RANDOM[5'hC];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_13 = _RANDOM[5'hD];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_14 = _RANDOM[5'hE];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_15 = _RANDOM[5'hF];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_16 = _RANDOM[5'h10];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_17 = _RANDOM[5'h11];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_18 = _RANDOM[5'h12];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_19 = _RANDOM[5'h13];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_20 = _RANDOM[5'h14];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_21 = _RANDOM[5'h15];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_22 = _RANDOM[5'h16];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_23 = _RANDOM[5'h17];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_24 = _RANDOM[5'h18];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_25 = _RANDOM[5'h19];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_26 = _RANDOM[5'h1A];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_27 = _RANDOM[5'h1B];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_28 = _RANDOM[5'h1C];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_29 = _RANDOM[5'h1D];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_30 = _RANDOM[5'h1E];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
        regfile_31 = _RANDOM[5'h1F];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/MemoryStage.scala:87:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_rs1_data = io_read_rs1_addr == 5'h0 ? 32'h0 : _GEN[io_read_rs1_addr];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:32, :110:{26,44}
  assign io_read_rs2_data = io_read_rs2_addr == 5'h0 ? 32'h0 : _GEN[io_read_rs2_addr];	// src/main/scala/soc/cpu/MemoryStage.scala:87:7, :102:32, :110:26, :111:{26,44}
endmodule

module HazardUnit(	// src/main/scala/soc/cpu/HazardUnit.scala:8:7
  input  [31:0] io_if_id_inst,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
  input  [4:0]  io_id_ex_rd,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
  input         io_id_ex_ctrl_mem_read,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_id_ex_valid,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_ex_mem_ctrl_branch,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_ex_mem_ctrl_jump,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_ex_mem_branch_taken,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_ex_mem_valid,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
  output [1:0]  io_pc_sel,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
  output        io_if_id_stall,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_if_id_flush,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_id_ex_flush,	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
                io_ex_mem_flush	// src/main/scala/soc/cpu/HazardUnit.scala:9:14
);

  wire load_use_hazard =
    io_id_ex_ctrl_mem_read & io_id_ex_valid & (|io_id_ex_rd)
    & (io_id_ex_rd == io_if_id_inst[19:15] | io_id_ex_rd == io_if_id_inst[24:20]);	// src/main/scala/soc/cpu/HazardUnit.scala:29:32, :30:32, :37:{15,24}, :38:{16,31,44}
  wire control_hazard =
    io_ex_mem_valid & (io_ex_mem_ctrl_branch | io_ex_mem_ctrl_jump)
    & io_ex_mem_branch_taken;	// src/main/scala/soc/cpu/HazardUnit.scala:42:{28,52}
  assign io_pc_sel = {1'h0, control_hazard};	// src/main/scala/soc/cpu/HazardUnit.scala:8:7, :42:52, :46:13, :64:24, :65:15
  assign io_if_id_stall = load_use_hazard;	// src/main/scala/soc/cpu/HazardUnit.scala:8:7, :37:24
  assign io_if_id_flush = control_hazard;	// src/main/scala/soc/cpu/HazardUnit.scala:8:7, :42:52
  assign io_id_ex_flush = control_hazard | load_use_hazard;	// src/main/scala/soc/cpu/HazardUnit.scala:8:7, :37:24, :42:52, :58:25, :64:24, :67:20
  assign io_ex_mem_flush = control_hazard;	// src/main/scala/soc/cpu/HazardUnit.scala:8:7, :42:52
endmodule

module ForwardingUnit(	// src/main/scala/soc/cpu/HazardUnit.scala:74:7
  input  [4:0] io_id_ex_rs1,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
               io_id_ex_rs2,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
               io_ex_mem_rd,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
  input        io_ex_mem_ctrl_reg_write,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
               io_ex_mem_valid,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
  input  [4:0] io_mem_wb_rd,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
  input        io_mem_wb_ctrl_reg_write,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
               io_mem_wb_valid,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
  output [1:0] io_forward_a,	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
               io_forward_b	// src/main/scala/soc/cpu/HazardUnit.scala:75:14
);

  wire _GEN = io_ex_mem_ctrl_reg_write & io_ex_mem_valid & (|io_ex_mem_rd);	// src/main/scala/soc/cpu/HazardUnit.scala:94:52, :95:18
  wire _GEN_0 = _GEN & io_ex_mem_rd == io_id_ex_rs1;	// src/main/scala/soc/cpu/HazardUnit.scala:94:52, :95:{26,39}
  wire _GEN_1 = _GEN & io_ex_mem_rd == io_id_ex_rs2;	// src/main/scala/soc/cpu/HazardUnit.scala:94:52, :100:{26,39}
  wire _GEN_2 = io_mem_wb_ctrl_reg_write & io_mem_wb_valid & (|io_mem_wb_rd);	// src/main/scala/soc/cpu/HazardUnit.scala:105:52, :106:18
  assign io_forward_a =
    _GEN_2 & io_mem_wb_rd == io_id_ex_rs1 & ~_GEN_0 ? 2'h2 : {1'h0, _GEN_0};	// src/main/scala/soc/cpu/HazardUnit.scala:74:7, :90:16, :95:{26,54}, :96:18, :105:52, :106:{39,53}, :107:8, :108:57, :109:18
  assign io_forward_b =
    _GEN_2 & io_mem_wb_rd == io_id_ex_rs2 & ~_GEN_1 ? 2'h2 : {1'h0, _GEN_1};	// src/main/scala/soc/cpu/HazardUnit.scala:74:7, :90:16, :91:16, :95:54, :96:18, :100:{26,54}, :101:18, :105:52, :109:18, :113:{39,53}, :114:8, :115:57, :116:18
endmodule

module SimpleCPU(	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
  input         clock,	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
                reset,	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
  output [31:0] io_imem_req_bits_addr,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  input         io_imem_resp_valid,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  input  [31:0] io_imem_resp_bits,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  output        io_dmem_req_valid,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  output [31:0] io_dmem_req_bits_addr,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
                io_dmem_req_bits_data,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  output [3:0]  io_dmem_req_bits_mask,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  output        io_dmem_req_bits_wen,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  input  [31:0] io_dmem_resp_bits,	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
  output [63:0] io_perf_instret	// src/main/scala/soc/cpu/SimpleCPU.scala:9:14
);

  wire [1:0]  _forward_io_forward_a;	// src/main/scala/soc/cpu/SimpleCPU.scala:33:23
  wire [1:0]  _forward_io_forward_b;	// src/main/scala/soc/cpu/SimpleCPU.scala:33:23
  wire [1:0]  _hazard_io_pc_sel;	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  wire        _hazard_io_if_id_stall;	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  wire        _hazard_io_if_id_flush;	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  wire        _hazard_io_id_ex_flush;	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  wire        _hazard_io_ex_mem_flush;	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  wire [31:0] _regfile_io_read_rs1_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:29:23
  wire [31:0] _regfile_io_read_rs2_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:29:23
  wire [31:0] _mem_wb_io_out_result;	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
  wire [4:0]  _mem_wb_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
  wire        _mem_wb_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
  wire        _mem_wb_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
  wire [31:0] _ex_mem_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire [31:0] _ex_mem_io_out_alu_result;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire [31:0] _ex_mem_io_out_rs2_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire [4:0]  _ex_mem_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_mem_read;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_mem_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_branch;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_ctrl_jump;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_branch_taken;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire        _ex_mem_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
  wire [31:0] _id_ex_io_out_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _id_ex_io_out_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _id_ex_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _id_ex_io_out_rs1_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _id_ex_io_out_rs2_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _id_ex_io_out_imm;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [4:0]  _id_ex_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [4:0]  _id_ex_io_out_rs1;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [4:0]  _id_ex_io_out_rs2;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_alu_src;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [3:0]  _id_ex_io_out_ctrl_alu_op;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_mem_read;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_mem_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_branch;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_jump;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_jalr;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_lui;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_ctrl_auipc;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire        _id_ex_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
  wire [31:0] _if_id_io_out_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
  wire [31:0] _if_id_io_out_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
  wire [31:0] _if_id_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
  wire        _if_id_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
  wire        _writeback_io_regfile_wen;	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
  wire [4:0]  _writeback_io_regfile_waddr;	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
  wire [31:0] _writeback_io_regfile_wdata;	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
  wire        _writeback_io_inst_retire;	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
  wire [31:0] _memory_io_out_result;	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
  wire [4:0]  _memory_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
  wire        _memory_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
  wire        _memory_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
  wire [31:0] _execute_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire [31:0] _execute_io_out_alu_result;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire [31:0] _execute_io_out_rs2_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire [4:0]  _execute_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_mem_read;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_mem_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_branch;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_ctrl_jump;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_branch_taken;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire        _execute_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire [31:0] _execute_io_pc_target;	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
  wire [4:0]  _decode_io_regfile_rs1_addr;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [4:0]  _decode_io_regfile_rs2_addr;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_rs1_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_rs2_data;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _decode_io_out_imm;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [4:0]  _decode_io_out_rd;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [4:0]  _decode_io_out_rs1;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [4:0]  _decode_io_out_rs2;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_alu_src;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [3:0]  _decode_io_out_ctrl_alu_op;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_mem_read;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_mem_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_reg_write;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_mem_to_reg;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_branch;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_jump;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_jalr;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_lui;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_ctrl_auipc;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire        _decode_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
  wire [31:0] _fetch_io_out_pc;	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
  wire [31:0] _fetch_io_out_pc_plus4;	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
  wire [31:0] _fetch_io_out_inst;	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
  wire        _fetch_io_out_valid;	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
  reg  [63:0] inst_counter;	// src/main/scala/soc/cpu/SimpleCPU.scala:84:29
  always @(posedge clock) begin	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
    if (reset)	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      inst_counter <= 64'h0;	// src/main/scala/soc/cpu/SimpleCPU.scala:83:30, :84:29
    else if (_writeback_io_inst_retire)	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
      inst_counter <= inst_counter + 64'h1;	// src/main/scala/soc/cpu/SimpleCPU.scala:84:29, :89:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
        end	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
        inst_counter = {_RANDOM[2'h2], _RANDOM[2'h3]};	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7, :84:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchStage fetch (	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
    .clock                 (clock),
    .reset                 (reset),
    .io_pc_sel             (_hazard_io_pc_sel),	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
    .io_pc_target          (_execute_io_pc_target),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_imem_req_bits_addr (io_imem_req_bits_addr),
    .io_imem_resp_valid    (io_imem_resp_valid),
    .io_imem_resp_bits     (io_imem_resp_bits),
    .io_out_pc             (_fetch_io_out_pc),
    .io_out_pc_plus4       (_fetch_io_out_pc_plus4),
    .io_out_inst           (_fetch_io_out_inst),
    .io_out_valid          (_fetch_io_out_valid)
  );
  DecodeStage decode (	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_inst_pc             (_if_id_io_out_pc),	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .io_inst_pc_plus4       (_if_id_io_out_pc_plus4),	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .io_inst_inst           (_if_id_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .io_inst_valid          (_if_id_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .io_regfile_rs1_addr    (_decode_io_regfile_rs1_addr),
    .io_regfile_rs2_addr    (_decode_io_regfile_rs2_addr),
    .io_regfile_rs1_data    (_regfile_io_read_rs1_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:29:23
    .io_regfile_rs2_data    (_regfile_io_read_rs2_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:29:23
    .io_out_pc              (_decode_io_out_pc),
    .io_out_pc_plus4        (_decode_io_out_pc_plus4),
    .io_out_inst            (_decode_io_out_inst),
    .io_out_rs1_data        (_decode_io_out_rs1_data),
    .io_out_rs2_data        (_decode_io_out_rs2_data),
    .io_out_imm             (_decode_io_out_imm),
    .io_out_rd              (_decode_io_out_rd),
    .io_out_rs1             (_decode_io_out_rs1),
    .io_out_rs2             (_decode_io_out_rs2),
    .io_out_ctrl_alu_src    (_decode_io_out_ctrl_alu_src),
    .io_out_ctrl_alu_op     (_decode_io_out_ctrl_alu_op),
    .io_out_ctrl_mem_read   (_decode_io_out_ctrl_mem_read),
    .io_out_ctrl_mem_write  (_decode_io_out_ctrl_mem_write),
    .io_out_ctrl_reg_write  (_decode_io_out_ctrl_reg_write),
    .io_out_ctrl_mem_to_reg (_decode_io_out_ctrl_mem_to_reg),
    .io_out_ctrl_branch     (_decode_io_out_ctrl_branch),
    .io_out_ctrl_jump       (_decode_io_out_ctrl_jump),
    .io_out_ctrl_jalr       (_decode_io_out_ctrl_jalr),
    .io_out_ctrl_lui        (_decode_io_out_ctrl_lui),
    .io_out_ctrl_auipc      (_decode_io_out_ctrl_auipc),
    .io_out_valid           (_decode_io_out_valid)
  );
  ExecuteStage execute (	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_pc               (_id_ex_io_out_pc),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_pc_plus4         (_id_ex_io_out_pc_plus4),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_inst             (_id_ex_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_rs1_data         (_id_ex_io_out_rs1_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_rs2_data         (_id_ex_io_out_rs2_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_imm              (_id_ex_io_out_imm),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_rd               (_id_ex_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_alu_src     (_id_ex_io_out_ctrl_alu_src),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_alu_op      (_id_ex_io_out_ctrl_alu_op),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_mem_read    (_id_ex_io_out_ctrl_mem_read),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_mem_write   (_id_ex_io_out_ctrl_mem_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_reg_write   (_id_ex_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_mem_to_reg  (_id_ex_io_out_ctrl_mem_to_reg),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_branch      (_id_ex_io_out_ctrl_branch),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_jump        (_id_ex_io_out_ctrl_jump),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_jalr        (_id_ex_io_out_ctrl_jalr),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_lui         (_id_ex_io_out_ctrl_lui),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_ctrl_auipc       (_id_ex_io_out_ctrl_auipc),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_in_valid            (_id_ex_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_forward_a           (_forward_io_forward_a),	// src/main/scala/soc/cpu/SimpleCPU.scala:33:23
    .io_forward_b           (_forward_io_forward_b),	// src/main/scala/soc/cpu/SimpleCPU.scala:33:23
    .io_ex_result           (_ex_mem_io_out_alu_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_mem_result          (_mem_wb_io_out_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_out_inst            (_execute_io_out_inst),
    .io_out_alu_result      (_execute_io_out_alu_result),
    .io_out_rs2_data        (_execute_io_out_rs2_data),
    .io_out_rd              (_execute_io_out_rd),
    .io_out_ctrl_mem_read   (_execute_io_out_ctrl_mem_read),
    .io_out_ctrl_mem_write  (_execute_io_out_ctrl_mem_write),
    .io_out_ctrl_reg_write  (_execute_io_out_ctrl_reg_write),
    .io_out_ctrl_mem_to_reg (_execute_io_out_ctrl_mem_to_reg),
    .io_out_ctrl_branch     (_execute_io_out_ctrl_branch),
    .io_out_ctrl_jump       (_execute_io_out_ctrl_jump),
    .io_out_branch_taken    (_execute_io_out_branch_taken),
    .io_out_valid           (_execute_io_out_valid),
    .io_pc_target           (_execute_io_pc_target)
  );
  MemoryStage memory (	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
    .io_in_inst            (_ex_mem_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_alu_result      (_ex_mem_io_out_alu_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_rs2_data        (_ex_mem_io_out_rs2_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_rd              (_ex_mem_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_ctrl_mem_read   (_ex_mem_io_out_ctrl_mem_read),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_ctrl_mem_write  (_ex_mem_io_out_ctrl_mem_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_ctrl_reg_write  (_ex_mem_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_ctrl_mem_to_reg (_ex_mem_io_out_ctrl_mem_to_reg),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_in_valid           (_ex_mem_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_dmem_req_valid     (io_dmem_req_valid),
    .io_dmem_req_bits_addr (io_dmem_req_bits_addr),
    .io_dmem_req_bits_data (io_dmem_req_bits_data),
    .io_dmem_req_bits_mask (io_dmem_req_bits_mask),
    .io_dmem_req_bits_wen  (io_dmem_req_bits_wen),
    .io_dmem_resp_bits     (io_dmem_resp_bits),
    .io_out_result         (_memory_io_out_result),
    .io_out_rd             (_memory_io_out_rd),
    .io_out_ctrl_reg_write (_memory_io_out_ctrl_reg_write),
    .io_out_valid          (_memory_io_out_valid)
  );
  WritebackStage writeback (	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
    .io_in_result         (_mem_wb_io_out_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_in_rd             (_mem_wb_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_in_ctrl_reg_write (_mem_wb_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_in_valid          (_mem_wb_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_regfile_wen       (_writeback_io_regfile_wen),
    .io_regfile_waddr     (_writeback_io_regfile_waddr),
    .io_regfile_wdata     (_writeback_io_regfile_wdata),
    .io_inst_retire       (_writeback_io_inst_retire)
  );
  IFIDRegister if_id (	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .clock           (clock),
    .reset           (reset),
    .io_in_pc        (_fetch_io_out_pc),	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
    .io_in_pc_plus4  (_fetch_io_out_pc_plus4),	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
    .io_in_inst      (_fetch_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
    .io_in_valid     (_fetch_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:16:21
    .io_out_pc       (_if_id_io_out_pc),
    .io_out_pc_plus4 (_if_id_io_out_pc_plus4),
    .io_out_inst     (_if_id_io_out_inst),
    .io_out_valid    (_if_id_io_out_valid),
    .io_stall        (_hazard_io_if_id_stall),	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
    .io_flush        (_hazard_io_if_id_flush)	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  );
  IDEXRegister id_ex (	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .clock                  (clock),
    .reset                  (reset),
    .io_in_pc               (_decode_io_out_pc),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_pc_plus4         (_decode_io_out_pc_plus4),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_inst             (_decode_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_rs1_data         (_decode_io_out_rs1_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_rs2_data         (_decode_io_out_rs2_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_imm              (_decode_io_out_imm),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_rd               (_decode_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_rs1              (_decode_io_out_rs1),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_rs2              (_decode_io_out_rs2),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_alu_src     (_decode_io_out_ctrl_alu_src),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_alu_op      (_decode_io_out_ctrl_alu_op),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_mem_read    (_decode_io_out_ctrl_mem_read),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_mem_write   (_decode_io_out_ctrl_mem_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_reg_write   (_decode_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_mem_to_reg  (_decode_io_out_ctrl_mem_to_reg),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_branch      (_decode_io_out_ctrl_branch),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_jump        (_decode_io_out_ctrl_jump),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_jalr        (_decode_io_out_ctrl_jalr),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_lui         (_decode_io_out_ctrl_lui),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_ctrl_auipc       (_decode_io_out_ctrl_auipc),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_in_valid            (_decode_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_out_pc              (_id_ex_io_out_pc),
    .io_out_pc_plus4        (_id_ex_io_out_pc_plus4),
    .io_out_inst            (_id_ex_io_out_inst),
    .io_out_rs1_data        (_id_ex_io_out_rs1_data),
    .io_out_rs2_data        (_id_ex_io_out_rs2_data),
    .io_out_imm             (_id_ex_io_out_imm),
    .io_out_rd              (_id_ex_io_out_rd),
    .io_out_rs1             (_id_ex_io_out_rs1),
    .io_out_rs2             (_id_ex_io_out_rs2),
    .io_out_ctrl_alu_src    (_id_ex_io_out_ctrl_alu_src),
    .io_out_ctrl_alu_op     (_id_ex_io_out_ctrl_alu_op),
    .io_out_ctrl_mem_read   (_id_ex_io_out_ctrl_mem_read),
    .io_out_ctrl_mem_write  (_id_ex_io_out_ctrl_mem_write),
    .io_out_ctrl_reg_write  (_id_ex_io_out_ctrl_reg_write),
    .io_out_ctrl_mem_to_reg (_id_ex_io_out_ctrl_mem_to_reg),
    .io_out_ctrl_branch     (_id_ex_io_out_ctrl_branch),
    .io_out_ctrl_jump       (_id_ex_io_out_ctrl_jump),
    .io_out_ctrl_jalr       (_id_ex_io_out_ctrl_jalr),
    .io_out_ctrl_lui        (_id_ex_io_out_ctrl_lui),
    .io_out_ctrl_auipc      (_id_ex_io_out_ctrl_auipc),
    .io_out_valid           (_id_ex_io_out_valid),
    .io_flush               (_hazard_io_id_ex_flush)	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  );
  EXMEMRegister ex_mem (	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .clock                  (clock),
    .reset                  (reset),
    .io_in_inst             (_execute_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_alu_result       (_execute_io_out_alu_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_rs2_data         (_execute_io_out_rs2_data),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_rd               (_execute_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_mem_read    (_execute_io_out_ctrl_mem_read),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_mem_write   (_execute_io_out_ctrl_mem_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_reg_write   (_execute_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_mem_to_reg  (_execute_io_out_ctrl_mem_to_reg),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_branch      (_execute_io_out_ctrl_branch),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_ctrl_jump        (_execute_io_out_ctrl_jump),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_branch_taken     (_execute_io_out_branch_taken),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_in_valid            (_execute_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:18:23
    .io_out_inst            (_ex_mem_io_out_inst),
    .io_out_alu_result      (_ex_mem_io_out_alu_result),
    .io_out_rs2_data        (_ex_mem_io_out_rs2_data),
    .io_out_rd              (_ex_mem_io_out_rd),
    .io_out_ctrl_mem_read   (_ex_mem_io_out_ctrl_mem_read),
    .io_out_ctrl_mem_write  (_ex_mem_io_out_ctrl_mem_write),
    .io_out_ctrl_reg_write  (_ex_mem_io_out_ctrl_reg_write),
    .io_out_ctrl_mem_to_reg (_ex_mem_io_out_ctrl_mem_to_reg),
    .io_out_ctrl_branch     (_ex_mem_io_out_ctrl_branch),
    .io_out_ctrl_jump       (_ex_mem_io_out_ctrl_jump),
    .io_out_branch_taken    (_ex_mem_io_out_branch_taken),
    .io_out_valid           (_ex_mem_io_out_valid),
    .io_flush               (_hazard_io_ex_mem_flush)	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
  );
  MEMWBRegister mem_wb (	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .clock                 (clock),
    .reset                 (reset),
    .io_in_result          (_memory_io_out_result),	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
    .io_in_rd              (_memory_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
    .io_in_ctrl_reg_write  (_memory_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
    .io_in_valid           (_memory_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:19:22
    .io_out_result         (_mem_wb_io_out_result),
    .io_out_rd             (_mem_wb_io_out_rd),
    .io_out_ctrl_reg_write (_mem_wb_io_out_ctrl_reg_write),
    .io_out_valid          (_mem_wb_io_out_valid)
  );
  RegisterFile regfile (	// src/main/scala/soc/cpu/SimpleCPU.scala:29:23
    .clock            (clock),
    .reset            (reset),
    .io_read_rs1_addr (_decode_io_regfile_rs1_addr),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_read_rs2_addr (_decode_io_regfile_rs2_addr),	// src/main/scala/soc/cpu/SimpleCPU.scala:17:22
    .io_read_rs1_data (_regfile_io_read_rs1_data),
    .io_read_rs2_data (_regfile_io_read_rs2_data),
    .io_write_wen     (_writeback_io_regfile_wen),	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
    .io_write_waddr   (_writeback_io_regfile_waddr),	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
    .io_write_wdata   (_writeback_io_regfile_wdata)	// src/main/scala/soc/cpu/SimpleCPU.scala:20:25
  );
  HazardUnit hazard (	// src/main/scala/soc/cpu/SimpleCPU.scala:32:22
    .io_if_id_inst          (_if_id_io_out_inst),	// src/main/scala/soc/cpu/SimpleCPU.scala:23:21
    .io_id_ex_rd            (_id_ex_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_id_ex_ctrl_mem_read (_id_ex_io_out_ctrl_mem_read),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_id_ex_valid         (_id_ex_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_ex_mem_ctrl_branch  (_ex_mem_io_out_ctrl_branch),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_ex_mem_ctrl_jump    (_ex_mem_io_out_ctrl_jump),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_ex_mem_branch_taken (_ex_mem_io_out_branch_taken),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_ex_mem_valid        (_ex_mem_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_pc_sel              (_hazard_io_pc_sel),
    .io_if_id_stall         (_hazard_io_if_id_stall),
    .io_if_id_flush         (_hazard_io_if_id_flush),
    .io_id_ex_flush         (_hazard_io_id_ex_flush),
    .io_ex_mem_flush        (_hazard_io_ex_mem_flush)
  );
  ForwardingUnit forward (	// src/main/scala/soc/cpu/SimpleCPU.scala:33:23
    .io_id_ex_rs1             (_id_ex_io_out_rs1),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_id_ex_rs2             (_id_ex_io_out_rs2),	// src/main/scala/soc/cpu/SimpleCPU.scala:24:21
    .io_ex_mem_rd             (_ex_mem_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_ex_mem_ctrl_reg_write (_ex_mem_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_ex_mem_valid          (_ex_mem_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:25:22
    .io_mem_wb_rd             (_mem_wb_io_out_rd),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_mem_wb_ctrl_reg_write (_mem_wb_io_out_ctrl_reg_write),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_mem_wb_valid          (_mem_wb_io_out_valid),	// src/main/scala/soc/cpu/SimpleCPU.scala:26:22
    .io_forward_a             (_forward_io_forward_a),
    .io_forward_b             (_forward_io_forward_b)
  );
  assign io_perf_instret = inst_counter;	// src/main/scala/soc/cpu/SimpleCPU.scala:8:7, :84:29
endmodule

// VCS coverage exclude_file
module mem_16384x32(	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  input  [13:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [13:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [13:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:16383];	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  reg        _R0_en_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  reg [13:0] _R0_addr_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  always @(posedge R0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    _R0_en_d0 <= R0_en;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    _R0_addr_d0 <= R0_addr;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  end // always @(posedge)
  reg        _R1_en_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  reg [13:0] _R1_addr_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  always @(posedge R1_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    _R1_en_d0 <= R1_en;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    _R1_addr_d0 <= R1_addr;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    if (W0_en & 1'h1)	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      Memory[W0_addr] <= W0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      reg [31:0] _RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    initial begin	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      `INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        for (logic [14:0] i = 15'h0; i < 15'h4000; i += 15'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
          Memory[i[13:0]] = _RANDOM_MEM;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        end	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        _RANDOM = {`RANDOM};	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        _R0_addr_d0 = _RANDOM[14:1];	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        _R1_en_d0 = _RANDOM[15];	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
        _R1_addr_d0 = _RANDOM[29:16];	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
endmodule

module SimpleMemory(	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
  input         clock,	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
                reset,	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
                io_req_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
  input  [31:0] io_req_bits_addr,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
                io_req_bits_data,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
  input  [3:0]  io_req_bits_mask,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
  input         io_req_bits_wen,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
                io_resp_ready,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
  output        io_resp_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
  output [31:0] io_resp_bits	// src/main/scala/soc/memory/SimpleMemory.scala:9:14
);

  wire [31:0] _mem_ext_R0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  wire [31:0] _mem_ext_R1_data;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
  reg         resp_valid;	// src/main/scala/soc/memory/SimpleMemory.scala:26:27
  reg  [31:0] resp_data;	// src/main/scala/soc/memory/SimpleMemory.scala:27:22
  wire        _GEN = ~resp_valid & io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:26:27, :30:19
  wire        _GEN_0 = _GEN & io_req_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:20:24, :35:21, :36:27
  always @(posedge clock) begin	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
    if (reset)	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      resp_valid <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:8:7, :26:27
    else	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      resp_valid <=
        ~(io_resp_ready & resp_valid) & (_GEN ? ~io_req_bits_wen : resp_valid);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:8:7, :20:24, :26:27, :35:21, :36:27, :50:28, :56:22, :57:16
    if (~_GEN | io_req_bits_wen) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:27:22, :35:21, :36:27
    end
    else	// src/main/scala/soc/memory/SimpleMemory.scala:27:22, :35:21, :36:27
      resp_data <= _mem_ext_R0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:20:24, :27:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
        end	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
        resp_valid = _RANDOM[1'h0][0];	// src/main/scala/soc/memory/SimpleMemory.scala:8:7, :26:27
        resp_data = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// src/main/scala/soc/memory/SimpleMemory.scala:8:7, :26:27, :27:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_16384x32 mem_ext (	// src/main/scala/soc/memory/SimpleMemory.scala:20:24
    .R0_addr (io_req_bits_addr[15:2]),	// src/main/scala/soc/memory/SimpleMemory.scala:50:28
    .R0_en   (_GEN & ~io_req_bits_wen),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:8:7, :20:24, :35:21, :36:27, :50:28
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_req_bits_addr[15:2]),	// src/main/scala/soc/memory/SimpleMemory.scala:38:30
    .R1_en   (_GEN_0),	// src/main/scala/soc/memory/SimpleMemory.scala:20:24, :35:21, :36:27
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_req_bits_addr[15:2]),	// src/main/scala/soc/memory/SimpleMemory.scala:23:36, :46:16
    .W0_en   (_GEN_0),	// src/main/scala/soc/memory/SimpleMemory.scala:20:24, :35:21, :36:27
    .W0_clk  (clock),
    .W0_data
      ({io_req_bits_mask[3] ? io_req_bits_data[31:24] : _mem_ext_R1_data[31:24],
        io_req_bits_mask[2] ? io_req_bits_data[23:16] : _mem_ext_R1_data[23:16],
        io_req_bits_mask[1] ? io_req_bits_data[15:8] : _mem_ext_R1_data[15:8],
        io_req_bits_mask[0] ? io_req_bits_data[7:0] : _mem_ext_R1_data[7:0]})	// src/main/scala/soc/memory/SimpleMemory.scala:20:24, :41:{12,29}, :42:29, :43:21, :45:22
  );
  assign io_resp_valid = resp_valid;	// src/main/scala/soc/memory/SimpleMemory.scala:8:7, :26:27
  assign io_resp_bits = resp_data;	// src/main/scala/soc/memory/SimpleMemory.scala:8:7, :27:22
endmodule

// VCS coverage exclude_file
module dataArray_128x512(	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  input  [6:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [511:0] R0_data,
  input  [6:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [511:0] W0_data
);

  reg [511:0] Memory[0:127];	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  reg         _R0_en_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  reg [6:0]   _R0_addr_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  always @(posedge R0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    _R0_en_d0 <= R0_en;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    _R0_addr_d0 <= R0_addr;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    if (W0_en & 1'h1)	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      Memory[W0_addr] <= W0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      reg [31:0] _RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    `endif // RANDOMIZE_REG_INIT
    reg [511:0] _RANDOM_MEM;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    initial begin	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      `INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h200; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
          end	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
          Memory[i[6:0]] = _RANDOM_MEM;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
        end	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
        _RANDOM = {`RANDOM};	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
        _R0_addr_d0 = _RANDOM[7:1];	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 512'bx;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
endmodule

// VCS coverage exclude_file
module tagArray_128x19(	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [18:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [18:0] W0_data
);

  reg [18:0] Memory[0:127];	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  reg        _R0_en_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  reg [6:0]  _R0_addr_d0;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  always @(posedge R0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    _R0_en_d0 <= R0_en;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    _R0_addr_d0 <= R0_addr;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    if (W0_en & 1'h1)	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      Memory[W0_addr] <= W0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      reg [31:0] _RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    initial begin	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      `INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
        for (logic [7:0] i = 8'h0; i < 8'h80; i += 8'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
          Memory[i[6:0]] = _RANDOM_MEM[18:0];	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
        end	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
        _RANDOM = {`RANDOM};	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
        _R0_addr_d0 = _RANDOM[7:1];	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 19'bx;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
endmodule

module SimpleCache(	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
  input         clock,	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
                reset,	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
                io_cpu_req_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  input  [31:0] io_cpu_req_bits_addr,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
                io_cpu_req_bits_data,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  input  [3:0]  io_cpu_req_bits_mask,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  input         io_cpu_req_bits_wen,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output        io_cpu_resp_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output [31:0] io_cpu_resp_bits,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output        io_mem_req_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output [31:0] io_mem_req_bits_addr,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
                io_mem_req_bits_data,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output [3:0]  io_mem_req_bits_mask,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  output        io_mem_req_bits_wen,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
                io_mem_resp_ready,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  input         io_mem_resp_valid,	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
  input  [31:0] io_mem_resp_bits	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
);

  wire         io_mem_resp_ready_0;	// src/main/scala/soc/memory/SimpleMemory.scala:102:21, :104:17
  wire [18:0]  _tagArray_ext_R0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
  wire [511:0] _dataArray_ext_R0_data;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
  reg          validArray_0;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_1;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_2;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_3;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_4;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_5;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_6;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_7;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_8;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_9;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_10;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_11;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_12;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_13;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_14;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_15;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_16;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_17;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_18;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_19;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_20;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_21;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_22;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_23;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_24;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_25;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_26;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_27;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_28;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_29;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_30;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_31;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_32;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_33;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_34;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_35;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_36;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_37;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_38;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_39;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_40;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_41;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_42;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_43;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_44;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_45;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_46;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_47;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_48;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_49;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_50;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_51;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_52;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_53;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_54;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_55;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_56;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_57;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_58;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_59;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_60;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_61;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_62;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_63;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_64;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_65;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_66;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_67;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_68;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_69;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_70;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_71;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_72;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_73;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_74;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_75;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_76;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_77;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_78;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_79;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_80;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_81;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_82;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_83;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_84;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_85;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_86;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_87;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_88;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_89;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_90;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_91;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_92;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_93;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_94;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_95;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_96;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_97;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_98;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_99;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_100;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_101;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_102;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_103;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_104;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_105;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_106;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_107;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_108;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_109;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_110;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_111;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_112;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_113;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_114;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_115;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_116;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_117;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_118;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_119;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_120;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_121;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_122;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_123;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_124;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_125;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_126;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg          validArray_127;	// src/main/scala/soc/memory/SimpleMemory.scala:80:27
  reg  [1:0]   state;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22
  wire         io_cpu_req_ready = state == 2'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22, :104:17
  wire         _GEN = io_cpu_req_ready & io_cpu_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:104:17
  wire [127:0] _GEN_0 =
    {{validArray_127},
     {validArray_126},
     {validArray_125},
     {validArray_124},
     {validArray_123},
     {validArray_122},
     {validArray_121},
     {validArray_120},
     {validArray_119},
     {validArray_118},
     {validArray_117},
     {validArray_116},
     {validArray_115},
     {validArray_114},
     {validArray_113},
     {validArray_112},
     {validArray_111},
     {validArray_110},
     {validArray_109},
     {validArray_108},
     {validArray_107},
     {validArray_106},
     {validArray_105},
     {validArray_104},
     {validArray_103},
     {validArray_102},
     {validArray_101},
     {validArray_100},
     {validArray_99},
     {validArray_98},
     {validArray_97},
     {validArray_96},
     {validArray_95},
     {validArray_94},
     {validArray_93},
     {validArray_92},
     {validArray_91},
     {validArray_90},
     {validArray_89},
     {validArray_88},
     {validArray_87},
     {validArray_86},
     {validArray_85},
     {validArray_84},
     {validArray_83},
     {validArray_82},
     {validArray_81},
     {validArray_80},
     {validArray_79},
     {validArray_78},
     {validArray_77},
     {validArray_76},
     {validArray_75},
     {validArray_74},
     {validArray_73},
     {validArray_72},
     {validArray_71},
     {validArray_70},
     {validArray_69},
     {validArray_68},
     {validArray_67},
     {validArray_66},
     {validArray_65},
     {validArray_64},
     {validArray_63},
     {validArray_62},
     {validArray_61},
     {validArray_60},
     {validArray_59},
     {validArray_58},
     {validArray_57},
     {validArray_56},
     {validArray_55},
     {validArray_54},
     {validArray_53},
     {validArray_52},
     {validArray_51},
     {validArray_50},
     {validArray_49},
     {validArray_48},
     {validArray_47},
     {validArray_46},
     {validArray_45},
     {validArray_44},
     {validArray_43},
     {validArray_42},
     {validArray_41},
     {validArray_40},
     {validArray_39},
     {validArray_38},
     {validArray_37},
     {validArray_36},
     {validArray_35},
     {validArray_34},
     {validArray_33},
     {validArray_32},
     {validArray_31},
     {validArray_30},
     {validArray_29},
     {validArray_28},
     {validArray_27},
     {validArray_26},
     {validArray_25},
     {validArray_24},
     {validArray_23},
     {validArray_22},
     {validArray_21},
     {validArray_20},
     {validArray_19},
     {validArray_18},
     {validArray_17},
     {validArray_16},
     {validArray_15},
     {validArray_14},
     {validArray_13},
     {validArray_12},
     {validArray_11},
     {validArray_10},
     {validArray_9},
     {validArray_8},
     {validArray_7},
     {validArray_6},
     {validArray_5},
     {validArray_4},
     {validArray_3},
     {validArray_2},
     {validArray_1},
     {validArray_0}};	// src/main/scala/soc/memory/SimpleMemory.scala:80:27, :109:37
  wire         hit =
    _GEN_0[io_cpu_req_bits_addr[12:6]]
    & _tagArray_ext_R0_data == io_cpu_req_bits_addr[31:13];	// src/main/scala/soc/memory/SimpleMemory.scala:79:29, :84:17, :85:19, :109:{37,62}
  wire         _GEN_1 = io_cpu_req_ready & _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17, :108:29, :111:19
  wire [511:0] word_data =
    _dataArray_ext_R0_data >> {503'h0, io_cpu_req_bits_addr[5:2], 5'h0};	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :86:20, :114:36, :115:{38,54}
  wire         _GEN_2 = _GEN & hit;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:98:21, :108:29, :109:37, :111:19, :117:37
  wire         io_mem_req_valid_0 = _GEN_1 & (~hit | io_cpu_req_bits_wen);	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :100:20, :104:17, :108:29, :109:37, :111:19, :117:37, :131:28
  wire         _GEN_3 = state == 2'h1;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22, :104:17, :136:17
  wire         _GEN_4 = io_mem_resp_ready_0 & io_mem_resp_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:102:21, :104:17
  wire         _GEN_5 = _GEN_3 & _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17, :144:30
  wire         _GEN_6 = ~io_cpu_req_ready & _GEN_5;	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17, :144:30
  wire         _GEN_7 = state == 2'h2;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22, :104:17, :121:19
  assign io_mem_resp_ready_0 = ~io_cpu_req_ready & (_GEN_3 | _GEN_7);	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :102:21, :104:17, :142:25
  always @(posedge clock) begin	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
    if (reset) begin	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      validArray_0 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_1 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_2 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_3 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_4 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_5 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_6 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_7 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_8 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_9 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_10 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_11 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_12 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_13 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_14 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_15 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_16 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_17 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_18 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_19 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_20 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_21 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_22 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_23 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_24 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_25 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_26 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_27 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_28 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_29 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_30 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_31 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_32 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_33 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_34 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_35 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_36 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_37 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_38 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_39 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_40 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_41 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_42 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_43 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_44 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_45 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_46 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_47 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_48 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_49 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_50 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_51 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_52 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_53 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_54 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_55 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_56 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_57 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_58 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_59 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_60 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_61 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_62 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_63 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_64 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_65 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_66 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_67 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_68 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_69 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_70 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_71 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_72 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_73 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_74 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_75 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_76 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_77 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_78 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_79 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_80 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_81 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_82 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_83 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_84 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_85 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_86 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_87 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_88 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_89 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_90 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_91 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_92 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_93 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_94 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_95 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_96 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_97 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_98 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_99 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_100 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_101 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_102 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_103 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_104 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_105 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_106 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_107 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_108 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_109 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_110 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_111 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_112 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_113 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_114 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_115 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_116 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_117 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_118 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_119 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_120 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_121 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_122 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_123 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_124 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_125 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_126 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      validArray_127 <= 1'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
      state <= 2'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22
    end
    else begin	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      validArray_0 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h0
        | validArray_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_1 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1
        | validArray_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_2 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2
        | validArray_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_3 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3
        | validArray_3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_4 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4
        | validArray_4;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_5 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5
        | validArray_5;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_6 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6
        | validArray_6;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_7 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7
        | validArray_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_8 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h8
        | validArray_8;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_9 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h9
        | validArray_9;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_10 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hA
        | validArray_10;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_11 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hB
        | validArray_11;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_12 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hC
        | validArray_12;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_13 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hD
        | validArray_13;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_14 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hE
        | validArray_14;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_15 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'hF
        | validArray_15;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_16 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h10
        | validArray_16;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_17 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h11
        | validArray_17;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_18 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h12
        | validArray_18;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_19 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h13
        | validArray_19;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_20 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h14
        | validArray_20;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_21 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h15
        | validArray_21;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_22 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h16
        | validArray_22;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_23 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h17
        | validArray_23;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_24 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h18
        | validArray_24;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_25 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h19
        | validArray_25;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_26 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1A
        | validArray_26;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_27 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1B
        | validArray_27;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_28 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1C
        | validArray_28;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_29 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1D
        | validArray_29;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_30 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1E
        | validArray_30;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_31 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h1F
        | validArray_31;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_32 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h20
        | validArray_32;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_33 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h21
        | validArray_33;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_34 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h22
        | validArray_34;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_35 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h23
        | validArray_35;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_36 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h24
        | validArray_36;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_37 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h25
        | validArray_37;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_38 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h26
        | validArray_38;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_39 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h27
        | validArray_39;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_40 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h28
        | validArray_40;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_41 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h29
        | validArray_41;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_42 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2A
        | validArray_42;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_43 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2B
        | validArray_43;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_44 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2C
        | validArray_44;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_45 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2D
        | validArray_45;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_46 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2E
        | validArray_46;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_47 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h2F
        | validArray_47;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_48 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h30
        | validArray_48;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_49 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h31
        | validArray_49;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_50 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h32
        | validArray_50;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_51 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h33
        | validArray_51;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_52 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h34
        | validArray_52;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_53 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h35
        | validArray_53;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_54 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h36
        | validArray_54;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_55 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h37
        | validArray_55;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_56 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h38
        | validArray_56;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_57 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h39
        | validArray_57;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_58 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3A
        | validArray_58;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_59 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3B
        | validArray_59;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_60 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3C
        | validArray_60;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_61 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3D
        | validArray_61;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_62 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3E
        | validArray_62;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_63 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h3F
        | validArray_63;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_64 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h40
        | validArray_64;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_65 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h41
        | validArray_65;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_66 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h42
        | validArray_66;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_67 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h43
        | validArray_67;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_68 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h44
        | validArray_68;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_69 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h45
        | validArray_69;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_70 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h46
        | validArray_70;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_71 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h47
        | validArray_71;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_72 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h48
        | validArray_72;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_73 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h49
        | validArray_73;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_74 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4A
        | validArray_74;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_75 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4B
        | validArray_75;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_76 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4C
        | validArray_76;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_77 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4D
        | validArray_77;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_78 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4E
        | validArray_78;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_79 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h4F
        | validArray_79;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_80 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h50
        | validArray_80;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_81 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h51
        | validArray_81;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_82 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h52
        | validArray_82;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_83 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h53
        | validArray_83;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_84 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h54
        | validArray_84;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_85 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h55
        | validArray_85;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_86 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h56
        | validArray_86;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_87 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h57
        | validArray_87;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_88 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h58
        | validArray_88;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_89 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h59
        | validArray_89;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_90 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5A
        | validArray_90;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_91 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5B
        | validArray_91;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_92 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5C
        | validArray_92;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_93 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5D
        | validArray_93;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_94 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5E
        | validArray_94;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_95 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h5F
        | validArray_95;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_96 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h60
        | validArray_96;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_97 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h61
        | validArray_97;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_98 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h62
        | validArray_98;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_99 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h63
        | validArray_99;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_100 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h64
        | validArray_100;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_101 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h65
        | validArray_101;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_102 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h66
        | validArray_102;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_103 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h67
        | validArray_103;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_104 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h68
        | validArray_104;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_105 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h69
        | validArray_105;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_106 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6A
        | validArray_106;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_107 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6B
        | validArray_107;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_108 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6C
        | validArray_108;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_109 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6D
        | validArray_109;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_110 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6E
        | validArray_110;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_111 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h6F
        | validArray_111;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_112 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h70
        | validArray_112;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_113 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h71
        | validArray_113;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_114 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h72
        | validArray_114;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_115 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h73
        | validArray_115;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_116 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h74
        | validArray_116;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_117 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h75
        | validArray_117;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_118 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h76
        | validArray_118;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_119 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h77
        | validArray_119;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_120 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h78
        | validArray_120;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_121 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h79
        | validArray_121;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_122 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7A
        | validArray_122;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_123 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7B
        | validArray_123;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_124 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7C
        | validArray_124;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_125 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7D
        | validArray_125;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_126 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & io_cpu_req_bits_addr[12:6] == 7'h7E
        | validArray_126;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      validArray_127 <=
        ~io_cpu_req_ready & _GEN_3 & _GEN_4 & (&(io_cpu_req_bits_addr[12:6]))
        | validArray_127;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:78:30, :80:27, :85:19, :104:17, :148:27
      if (io_cpu_req_ready) begin	// src/main/scala/soc/memory/SimpleMemory.scala:104:17
        if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          if (hit) begin	// src/main/scala/soc/memory/SimpleMemory.scala:109:37
            if (io_cpu_req_bits_wen)	// src/main/scala/soc/memory/SimpleMemory.scala:63:14
              state <= 2'h2;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22, :121:19
          end
          else	// src/main/scala/soc/memory/SimpleMemory.scala:109:37
            state <= 2'h1;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22, :136:17
        end
      end
      else if (_GEN_3 ? _GEN_4 : _GEN_7 & (io_mem_resp_valid | ~io_mem_req_valid_0))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:90:22, :100:20, :104:17, :108:29, :111:19, :144:30, :153:15, :160:{30,33,52}, :161:15
        state <= 2'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:90:22
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
        end	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
        validArray_0 = _RANDOM[3'h0][0];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_1 = _RANDOM[3'h0][1];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_2 = _RANDOM[3'h0][2];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_3 = _RANDOM[3'h0][3];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_4 = _RANDOM[3'h0][4];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_5 = _RANDOM[3'h0][5];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_6 = _RANDOM[3'h0][6];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_7 = _RANDOM[3'h0][7];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_8 = _RANDOM[3'h0][8];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_9 = _RANDOM[3'h0][9];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_10 = _RANDOM[3'h0][10];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_11 = _RANDOM[3'h0][11];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_12 = _RANDOM[3'h0][12];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_13 = _RANDOM[3'h0][13];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_14 = _RANDOM[3'h0][14];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_15 = _RANDOM[3'h0][15];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_16 = _RANDOM[3'h0][16];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_17 = _RANDOM[3'h0][17];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_18 = _RANDOM[3'h0][18];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_19 = _RANDOM[3'h0][19];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_20 = _RANDOM[3'h0][20];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_21 = _RANDOM[3'h0][21];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_22 = _RANDOM[3'h0][22];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_23 = _RANDOM[3'h0][23];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_24 = _RANDOM[3'h0][24];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_25 = _RANDOM[3'h0][25];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_26 = _RANDOM[3'h0][26];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_27 = _RANDOM[3'h0][27];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_28 = _RANDOM[3'h0][28];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_29 = _RANDOM[3'h0][29];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_30 = _RANDOM[3'h0][30];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_31 = _RANDOM[3'h0][31];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_32 = _RANDOM[3'h1][0];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_33 = _RANDOM[3'h1][1];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_34 = _RANDOM[3'h1][2];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_35 = _RANDOM[3'h1][3];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_36 = _RANDOM[3'h1][4];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_37 = _RANDOM[3'h1][5];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_38 = _RANDOM[3'h1][6];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_39 = _RANDOM[3'h1][7];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_40 = _RANDOM[3'h1][8];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_41 = _RANDOM[3'h1][9];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_42 = _RANDOM[3'h1][10];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_43 = _RANDOM[3'h1][11];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_44 = _RANDOM[3'h1][12];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_45 = _RANDOM[3'h1][13];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_46 = _RANDOM[3'h1][14];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_47 = _RANDOM[3'h1][15];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_48 = _RANDOM[3'h1][16];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_49 = _RANDOM[3'h1][17];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_50 = _RANDOM[3'h1][18];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_51 = _RANDOM[3'h1][19];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_52 = _RANDOM[3'h1][20];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_53 = _RANDOM[3'h1][21];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_54 = _RANDOM[3'h1][22];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_55 = _RANDOM[3'h1][23];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_56 = _RANDOM[3'h1][24];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_57 = _RANDOM[3'h1][25];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_58 = _RANDOM[3'h1][26];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_59 = _RANDOM[3'h1][27];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_60 = _RANDOM[3'h1][28];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_61 = _RANDOM[3'h1][29];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_62 = _RANDOM[3'h1][30];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_63 = _RANDOM[3'h1][31];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_64 = _RANDOM[3'h2][0];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_65 = _RANDOM[3'h2][1];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_66 = _RANDOM[3'h2][2];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_67 = _RANDOM[3'h2][3];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_68 = _RANDOM[3'h2][4];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_69 = _RANDOM[3'h2][5];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_70 = _RANDOM[3'h2][6];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_71 = _RANDOM[3'h2][7];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_72 = _RANDOM[3'h2][8];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_73 = _RANDOM[3'h2][9];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_74 = _RANDOM[3'h2][10];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_75 = _RANDOM[3'h2][11];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_76 = _RANDOM[3'h2][12];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_77 = _RANDOM[3'h2][13];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_78 = _RANDOM[3'h2][14];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_79 = _RANDOM[3'h2][15];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_80 = _RANDOM[3'h2][16];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_81 = _RANDOM[3'h2][17];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_82 = _RANDOM[3'h2][18];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_83 = _RANDOM[3'h2][19];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_84 = _RANDOM[3'h2][20];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_85 = _RANDOM[3'h2][21];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_86 = _RANDOM[3'h2][22];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_87 = _RANDOM[3'h2][23];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_88 = _RANDOM[3'h2][24];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_89 = _RANDOM[3'h2][25];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_90 = _RANDOM[3'h2][26];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_91 = _RANDOM[3'h2][27];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_92 = _RANDOM[3'h2][28];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_93 = _RANDOM[3'h2][29];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_94 = _RANDOM[3'h2][30];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_95 = _RANDOM[3'h2][31];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_96 = _RANDOM[3'h3][0];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_97 = _RANDOM[3'h3][1];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_98 = _RANDOM[3'h3][2];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_99 = _RANDOM[3'h3][3];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_100 = _RANDOM[3'h3][4];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_101 = _RANDOM[3'h3][5];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_102 = _RANDOM[3'h3][6];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_103 = _RANDOM[3'h3][7];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_104 = _RANDOM[3'h3][8];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_105 = _RANDOM[3'h3][9];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_106 = _RANDOM[3'h3][10];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_107 = _RANDOM[3'h3][11];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_108 = _RANDOM[3'h3][12];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_109 = _RANDOM[3'h3][13];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_110 = _RANDOM[3'h3][14];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_111 = _RANDOM[3'h3][15];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_112 = _RANDOM[3'h3][16];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_113 = _RANDOM[3'h3][17];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_114 = _RANDOM[3'h3][18];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_115 = _RANDOM[3'h3][19];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_116 = _RANDOM[3'h3][20];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_117 = _RANDOM[3'h3][21];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_118 = _RANDOM[3'h3][22];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_119 = _RANDOM[3'h3][23];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_120 = _RANDOM[3'h3][24];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_121 = _RANDOM[3'h3][25];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_122 = _RANDOM[3'h3][26];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_123 = _RANDOM[3'h3][27];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_124 = _RANDOM[3'h3][28];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_125 = _RANDOM[3'h3][29];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_126 = _RANDOM[3'h3][30];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        validArray_127 = _RANDOM[3'h3][31];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :80:27
        state = _RANDOM[3'h4][1:0];	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :90:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/soc/memory/SimpleMemory.scala:62:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  dataArray_128x512 dataArray_ext (	// src/main/scala/soc/memory/SimpleMemory.scala:78:30
    .R0_addr (io_cpu_req_bits_addr[12:6]),	// src/main/scala/soc/memory/SimpleMemory.scala:85:19
    .R0_en   (_GEN_1 & hit),	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17, :108:29, :109:37, :111:19
    .R0_clk  (clock),
    .R0_data (_dataArray_ext_R0_data),
    .W0_addr (io_cpu_req_bits_addr[12:6]),	// src/main/scala/soc/memory/SimpleMemory.scala:85:19
    .W0_en   (_GEN_6),	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17
    .W0_clk  (clock),
    .W0_data ({480'h0, io_mem_resp_bits})	// src/main/scala/soc/memory/SimpleMemory.scala:146:24
  );
  tagArray_128x19 tagArray_ext (	// src/main/scala/soc/memory/SimpleMemory.scala:79:29
    .R0_addr (io_cpu_req_bits_addr[12:6]),	// src/main/scala/soc/memory/SimpleMemory.scala:85:19
    .R0_en   (io_cpu_req_ready & _GEN),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:79:29, :104:17, :108:29
    .R0_clk  (clock),
    .R0_data (_tagArray_ext_R0_data),
    .W0_addr (io_cpu_req_bits_addr[12:6]),	// src/main/scala/soc/memory/SimpleMemory.scala:85:19
    .W0_en   (_GEN_6),	// src/main/scala/soc/memory/SimpleMemory.scala:78:30, :104:17
    .W0_clk  (clock),
    .W0_data (io_cpu_req_bits_addr[31:13])	// src/main/scala/soc/memory/SimpleMemory.scala:84:17
  );
  assign io_cpu_resp_valid = io_cpu_req_ready ? _GEN_2 & ~io_cpu_req_bits_wen : _GEN_5;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :78:30, :98:21, :104:17, :108:29, :111:19, :117:37, :124:31, :144:30
  assign io_cpu_resp_bits =
    io_cpu_req_ready
      ? (~_GEN_2 | io_cpu_req_bits_wen ? 32'h0 : word_data[31:0])
      : _GEN_3 & _GEN_4 ? io_mem_resp_bits : 32'h0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/soc/memory/SimpleMemory.scala:62:7, :93:28, :98:21, :99:20, :104:17, :108:29, :111:19, :115:38, :117:37, :125:42, :144:30, :152:26
  assign io_mem_req_valid = io_mem_req_valid_0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :100:20, :104:17, :108:29, :111:19
  assign io_mem_req_bits_addr =
    hit ? io_cpu_req_bits_addr : {io_cpu_req_bits_addr[31:6], 6'h0};	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :109:37, :111:19, :117:37, :132:{32,38}
  assign io_mem_req_bits_data = hit ? io_cpu_req_bits_data : 32'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :93:28, :109:37, :111:19, :117:37, :133:32
  assign io_mem_req_bits_mask = hit ? io_cpu_req_bits_mask : 4'h0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :109:37, :111:19, :117:37, :134:32
  assign io_mem_req_bits_wen = hit & io_cpu_req_bits_wen;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :109:37, :111:19, :117:37, :135:31
  assign io_mem_resp_ready = io_mem_resp_ready_0;	// src/main/scala/soc/memory/SimpleMemory.scala:62:7, :102:21, :104:17
endmodule

module PerfMonitor(	// src/main/scala/sim/PerfMonitor.scala:8:7
  input         clock,	// src/main/scala/sim/PerfMonitor.scala:8:7
                reset,	// src/main/scala/sim/PerfMonitor.scala:8:7
  input  [63:0] io_cpu_perf_instret,	// src/main/scala/sim/PerfMonitor.scala:9:14
  output [31:0] io_perf_data_ipc	// src/main/scala/sim/PerfMonitor.scala:9:14
);

  reg  [63:0] cycle_counter;	// src/main/scala/sim/PerfMonitor.scala:39:30
  reg  [63:0] instruction_counter;	// src/main/scala/sim/PerfMonitor.scala:40:36
  wire [73:0] _ipc_T_3 =
    {10'h0, instruction_counter} * 74'h3E8 / {42'h0, cycle_counter[31:0]};	// src/main/scala/sim/PerfMonitor.scala:39:30, :40:36, :74:{26,36,51}
  always @(posedge clock) begin	// src/main/scala/sim/PerfMonitor.scala:8:7
    if (reset) begin	// src/main/scala/sim/PerfMonitor.scala:8:7
      cycle_counter <= 64'h0;	// src/main/scala/sim/PerfMonitor.scala:39:30
      instruction_counter <= 64'h0;	// src/main/scala/sim/PerfMonitor.scala:39:30, :40:36
    end
    else begin	// src/main/scala/sim/PerfMonitor.scala:8:7
      cycle_counter <= cycle_counter + 64'h1;	// src/main/scala/sim/PerfMonitor.scala:39:30, :49:36
      instruction_counter <= io_cpu_perf_instret;	// src/main/scala/sim/PerfMonitor.scala:40:36
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/sim/PerfMonitor.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/PerfMonitor.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/PerfMonitor.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/sim/PerfMonitor.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/sim/PerfMonitor.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/sim/PerfMonitor.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/sim/PerfMonitor.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/sim/PerfMonitor.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/sim/PerfMonitor.scala:8:7
        end	// src/main/scala/sim/PerfMonitor.scala:8:7
        cycle_counter = {_RANDOM[2'h0], _RANDOM[2'h1]};	// src/main/scala/sim/PerfMonitor.scala:8:7, :39:30
        instruction_counter = {_RANDOM[2'h2], _RANDOM[2'h3]};	// src/main/scala/sim/PerfMonitor.scala:8:7, :40:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/sim/PerfMonitor.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/sim/PerfMonitor.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_perf_data_ipc = cycle_counter == 64'h0 ? 32'h0 : _ipc_T_3[31:0];	// src/main/scala/sim/PerfMonitor.scala:8:7, :39:30, :73:{16,31}, :74:36
endmodule

module SoCPerfMonitor(	// src/main/scala/sim/PerfMonitor.scala:113:7
  input         clock,	// src/main/scala/sim/PerfMonitor.scala:113:7
                reset,	// src/main/scala/sim/PerfMonitor.scala:113:7
  input  [63:0] io_cpu_perf_instret,	// src/main/scala/sim/PerfMonitor.scala:114:14
  output [31:0] io_debug_perf_avg_ipc	// src/main/scala/sim/PerfMonitor.scala:114:14
);

  PerfMonitor perf_monitor (	// src/main/scala/sim/PerfMonitor.scala:127:28
    .clock               (clock),
    .reset               (reset),
    .io_cpu_perf_instret (io_cpu_perf_instret),
    .io_perf_data_ipc    (io_debug_perf_avg_ipc)
  );
endmodule

module TraceGenerator(	// src/main/scala/sim/PerfMonitor.scala:176:7
  input clock,	// src/main/scala/sim/PerfMonitor.scala:176:7
        reset	// src/main/scala/sim/PerfMonitor.scala:176:7
);

  reg [63:0] cycle_counter;	// src/main/scala/sim/PerfMonitor.scala:196:30
  `ifndef SYNTHESIS	// src/main/scala/sim/PerfMonitor.scala:209:11
    always @(posedge clock) begin	// src/main/scala/sim/PerfMonitor.scala:209:11
      if ((`PRINTF_COND_) & 1'h0)	// src/main/scala/sim/PerfMonitor.scala:176:7, :209:11
        $fwrite(32'h80000002, "TRACE[%d]: PC=0x%x INST=0x%x RD=%d DATA=0x%x\n",
                cycle_counter, 32'h0, 32'h0, 5'h0, 32'h0);	// src/main/scala/sim/PerfMonitor.scala:177:14, :196:30, :209:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/sim/PerfMonitor.scala:176:7
    if (reset)	// src/main/scala/sim/PerfMonitor.scala:176:7
      cycle_counter <= 64'h0;	// src/main/scala/sim/PerfMonitor.scala:196:30
    else	// src/main/scala/sim/PerfMonitor.scala:176:7
      cycle_counter <= cycle_counter + 64'h1;	// src/main/scala/sim/PerfMonitor.scala:196:30, :197:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/sim/PerfMonitor.scala:176:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/PerfMonitor.scala:176:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/PerfMonitor.scala:176:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/sim/PerfMonitor.scala:176:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/sim/PerfMonitor.scala:176:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/sim/PerfMonitor.scala:176:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/sim/PerfMonitor.scala:176:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/sim/PerfMonitor.scala:176:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/sim/PerfMonitor.scala:176:7
        end	// src/main/scala/sim/PerfMonitor.scala:176:7
        cycle_counter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// src/main/scala/sim/PerfMonitor.scala:176:7, :196:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/sim/PerfMonitor.scala:176:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/sim/PerfMonitor.scala:176:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
endmodule

module StoneSoC(	// src/main/scala/soc/SoC.scala:28:7
  input         clock,	// src/main/scala/soc/SoC.scala:28:7
                reset,	// src/main/scala/soc/SoC.scala:28:7
  output [31:0] io_debug_perf_avg_ipc	// src/main/scala/soc/SoC.scala:29:14
);

  wire [31:0] _dcache_io_cpu_resp_bits;	// src/main/scala/soc/SoC.scala:60:22
  wire        _dcache_io_mem_req_valid;	// src/main/scala/soc/SoC.scala:60:22
  wire [31:0] _dcache_io_mem_req_bits_addr;	// src/main/scala/soc/SoC.scala:60:22
  wire [31:0] _dcache_io_mem_req_bits_data;	// src/main/scala/soc/SoC.scala:60:22
  wire [3:0]  _dcache_io_mem_req_bits_mask;	// src/main/scala/soc/SoC.scala:60:22
  wire        _dcache_io_mem_req_bits_wen;	// src/main/scala/soc/SoC.scala:60:22
  wire        _dcache_io_mem_resp_ready;	// src/main/scala/soc/SoC.scala:60:22
  wire        _icache_io_cpu_resp_valid;	// src/main/scala/soc/SoC.scala:59:22
  wire [31:0] _icache_io_cpu_resp_bits;	// src/main/scala/soc/SoC.scala:59:22
  wire        _icache_io_mem_req_valid;	// src/main/scala/soc/SoC.scala:59:22
  wire [31:0] _icache_io_mem_req_bits_addr;	// src/main/scala/soc/SoC.scala:59:22
  wire [31:0] _icache_io_mem_req_bits_data;	// src/main/scala/soc/SoC.scala:59:22
  wire [3:0]  _icache_io_mem_req_bits_mask;	// src/main/scala/soc/SoC.scala:59:22
  wire        _icache_io_mem_req_bits_wen;	// src/main/scala/soc/SoC.scala:59:22
  wire        _icache_io_mem_resp_ready;	// src/main/scala/soc/SoC.scala:59:22
  wire        _dmem_io_resp_valid;	// src/main/scala/soc/SoC.scala:58:20
  wire [31:0] _dmem_io_resp_bits;	// src/main/scala/soc/SoC.scala:58:20
  wire        _imem_io_resp_valid;	// src/main/scala/soc/SoC.scala:57:20
  wire [31:0] _imem_io_resp_bits;	// src/main/scala/soc/SoC.scala:57:20
  wire [31:0] _cpu_io_imem_req_bits_addr;	// src/main/scala/soc/SoC.scala:54:19
  wire        _cpu_io_dmem_req_valid;	// src/main/scala/soc/SoC.scala:54:19
  wire [31:0] _cpu_io_dmem_req_bits_addr;	// src/main/scala/soc/SoC.scala:54:19
  wire [31:0] _cpu_io_dmem_req_bits_data;	// src/main/scala/soc/SoC.scala:54:19
  wire [3:0]  _cpu_io_dmem_req_bits_mask;	// src/main/scala/soc/SoC.scala:54:19
  wire        _cpu_io_dmem_req_bits_wen;	// src/main/scala/soc/SoC.scala:54:19
  wire [63:0] _cpu_io_perf_instret;	// src/main/scala/soc/SoC.scala:54:19
  SimpleCPU cpu (	// src/main/scala/soc/SoC.scala:54:19
    .clock                 (clock),
    .reset                 (reset),
    .io_imem_req_bits_addr (_cpu_io_imem_req_bits_addr),
    .io_imem_resp_valid    (_icache_io_cpu_resp_valid),	// src/main/scala/soc/SoC.scala:59:22
    .io_imem_resp_bits     (_icache_io_cpu_resp_bits),	// src/main/scala/soc/SoC.scala:59:22
    .io_dmem_req_valid     (_cpu_io_dmem_req_valid),
    .io_dmem_req_bits_addr (_cpu_io_dmem_req_bits_addr),
    .io_dmem_req_bits_data (_cpu_io_dmem_req_bits_data),
    .io_dmem_req_bits_mask (_cpu_io_dmem_req_bits_mask),
    .io_dmem_req_bits_wen  (_cpu_io_dmem_req_bits_wen),
    .io_dmem_resp_bits     (_dcache_io_cpu_resp_bits),	// src/main/scala/soc/SoC.scala:60:22
    .io_perf_instret       (_cpu_io_perf_instret)
  );
  SimpleMemory imem (	// src/main/scala/soc/SoC.scala:57:20
    .clock            (clock),
    .reset            (reset),
    .io_req_valid     (_icache_io_mem_req_valid),	// src/main/scala/soc/SoC.scala:59:22
    .io_req_bits_addr (_icache_io_mem_req_bits_addr),	// src/main/scala/soc/SoC.scala:59:22
    .io_req_bits_data (_icache_io_mem_req_bits_data),	// src/main/scala/soc/SoC.scala:59:22
    .io_req_bits_mask (_icache_io_mem_req_bits_mask),	// src/main/scala/soc/SoC.scala:59:22
    .io_req_bits_wen  (_icache_io_mem_req_bits_wen),	// src/main/scala/soc/SoC.scala:59:22
    .io_resp_ready    (_icache_io_mem_resp_ready),	// src/main/scala/soc/SoC.scala:59:22
    .io_resp_valid    (_imem_io_resp_valid),
    .io_resp_bits     (_imem_io_resp_bits)
  );
  SimpleMemory dmem (	// src/main/scala/soc/SoC.scala:58:20
    .clock            (clock),
    .reset            (reset),
    .io_req_valid     (_dcache_io_mem_req_valid),	// src/main/scala/soc/SoC.scala:60:22
    .io_req_bits_addr (_dcache_io_mem_req_bits_addr),	// src/main/scala/soc/SoC.scala:60:22
    .io_req_bits_data (_dcache_io_mem_req_bits_data),	// src/main/scala/soc/SoC.scala:60:22
    .io_req_bits_mask (_dcache_io_mem_req_bits_mask),	// src/main/scala/soc/SoC.scala:60:22
    .io_req_bits_wen  (_dcache_io_mem_req_bits_wen),	// src/main/scala/soc/SoC.scala:60:22
    .io_resp_ready    (_dcache_io_mem_resp_ready),	// src/main/scala/soc/SoC.scala:60:22
    .io_resp_valid    (_dmem_io_resp_valid),
    .io_resp_bits     (_dmem_io_resp_bits)
  );
  SimpleCache icache (	// src/main/scala/soc/SoC.scala:59:22
    .clock                (clock),
    .reset                (reset),
    .io_cpu_req_valid     (1'h1),	// src/main/scala/soc/SoC.scala:28:7, :29:14, :54:19, :59:22, :60:22, :64:20, :65:21, :66:20, :83:16, :88:16
    .io_cpu_req_bits_addr (_cpu_io_imem_req_bits_addr),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_req_bits_data (32'h0),	// src/main/scala/soc/SoC.scala:28:7, :29:14, :54:19, :59:22, :64:20, :65:21, :66:20, :83:16, :88:16
    .io_cpu_req_bits_mask (4'h0),	// src/main/scala/soc/SoC.scala:54:19, :59:22, :64:20, :65:21, :66:20, :83:16
    .io_cpu_req_bits_wen  (1'h0),	// src/main/scala/soc/SoC.scala:28:7, :29:14, :54:19, :59:22, :64:20, :65:21, :66:20, :83:16, :88:16
    .io_cpu_resp_valid    (_icache_io_cpu_resp_valid),
    .io_cpu_resp_bits     (_icache_io_cpu_resp_bits),
    .io_mem_req_valid     (_icache_io_mem_req_valid),
    .io_mem_req_bits_addr (_icache_io_mem_req_bits_addr),
    .io_mem_req_bits_data (_icache_io_mem_req_bits_data),
    .io_mem_req_bits_mask (_icache_io_mem_req_bits_mask),
    .io_mem_req_bits_wen  (_icache_io_mem_req_bits_wen),
    .io_mem_resp_ready    (_icache_io_mem_resp_ready),
    .io_mem_resp_valid    (_imem_io_resp_valid),	// src/main/scala/soc/SoC.scala:57:20
    .io_mem_resp_bits     (_imem_io_resp_bits)	// src/main/scala/soc/SoC.scala:57:20
  );
  SimpleCache dcache (	// src/main/scala/soc/SoC.scala:60:22
    .clock                (clock),
    .reset                (reset),
    .io_cpu_req_valid     (_cpu_io_dmem_req_valid),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_req_bits_addr (_cpu_io_dmem_req_bits_addr),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_req_bits_data (_cpu_io_dmem_req_bits_data),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_req_bits_mask (_cpu_io_dmem_req_bits_mask),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_req_bits_wen  (_cpu_io_dmem_req_bits_wen),	// src/main/scala/soc/SoC.scala:54:19
    .io_cpu_resp_valid    (/* unused */),
    .io_cpu_resp_bits     (_dcache_io_cpu_resp_bits),
    .io_mem_req_valid     (_dcache_io_mem_req_valid),
    .io_mem_req_bits_addr (_dcache_io_mem_req_bits_addr),
    .io_mem_req_bits_data (_dcache_io_mem_req_bits_data),
    .io_mem_req_bits_mask (_dcache_io_mem_req_bits_mask),
    .io_mem_req_bits_wen  (_dcache_io_mem_req_bits_wen),
    .io_mem_resp_ready    (_dcache_io_mem_resp_ready),
    .io_mem_resp_valid    (_dmem_io_resp_valid),	// src/main/scala/soc/SoC.scala:58:20
    .io_mem_resp_bits     (_dmem_io_resp_bits)	// src/main/scala/soc/SoC.scala:58:20
  );
  SoCPerfMonitor perf_monitor (	// src/main/scala/soc/SoC.scala:83:16
    .clock                 (clock),
    .reset                 (reset),
    .io_cpu_perf_instret   (_cpu_io_perf_instret),	// src/main/scala/soc/SoC.scala:54:19
    .io_debug_perf_avg_ipc (io_debug_perf_avg_ipc)
  );
  TraceGenerator trace_gen (	// src/main/scala/soc/SoC.scala:88:16
    .clock (clock),
    .reset (reset)
  );
endmodule

module SimTop(	// src/main/scala/sim/SimTop.scala:23:7
  input  clock,	// src/main/scala/sim/SimTop.scala:23:7
         reset,	// src/main/scala/sim/SimTop.scala:23:7
  output io_success,	// src/main/scala/sim/SimTop.scala:24:14
         io_finished	// src/main/scala/sim/SimTop.scala:24:14
);

  wire [31:0] _soc_io_debug_perf_avg_ipc;	// src/main/scala/sim/SimTop.scala:41:19
  reg  [31:0] cycle_counter;	// src/main/scala/sim/SimTop.scala:48:30
  `ifndef SYNTHESIS	// src/main/scala/sim/SimTop.scala:58:11
    always @(posedge clock) begin	// src/main/scala/sim/SimTop.scala:58:11
      automatic logic [31:0] _GEN;	// src/main/scala/sim/SimTop.scala:57:22
      _GEN = cycle_counter % 32'h3E8;	// src/main/scala/sim/SimTop.scala:48:30, :57:22
      if ((`PRINTF_COND_) & _GEN[9:0] == 10'h0 & ~reset)	// src/main/scala/sim/SimTop.scala:57:{22,31}, :58:11
        $fwrite(32'h80000002, "Cycle %d: IPC=%d/1000\n", cycle_counter,
                _soc_io_debug_perf_avg_ipc);	// src/main/scala/sim/SimTop.scala:41:19, :48:30, :58:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// src/main/scala/sim/SimTop.scala:23:7
    if (reset)	// src/main/scala/sim/SimTop.scala:23:7
      cycle_counter <= 32'h0;	// src/main/scala/sim/SimTop.scala:48:30
    else	// src/main/scala/sim/SimTop.scala:23:7
      cycle_counter <= cycle_counter + 32'h1;	// src/main/scala/sim/SimTop.scala:48:30, :49:34
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/sim/SimTop.scala:23:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/SimTop.scala:23:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/sim/SimTop.scala:23:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/sim/SimTop.scala:23:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/sim/SimTop.scala:23:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/sim/SimTop.scala:23:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/sim/SimTop.scala:23:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/sim/SimTop.scala:23:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/sim/SimTop.scala:23:7
        cycle_counter = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/sim/SimTop.scala:23:7, :48:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/sim/SimTop.scala:23:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/sim/SimTop.scala:23:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  StoneSoC soc (	// src/main/scala/sim/SimTop.scala:41:19
    .clock                 (clock),
    .reset                 (reset),
    .io_debug_perf_avg_ipc (_soc_io_debug_perf_avg_ipc)
  );
  assign io_success = cycle_counter > 32'h9 & cycle_counter < 32'h65;	// src/main/scala/sim/SimTop.scala:23:7, :48:30, :54:{31,39,56}
  assign io_finished = cycle_counter > 32'h63;	// src/main/scala/sim/SimTop.scala:23:7, :48:30, :53:32
endmodule

