#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 27 00:35:48 2025
# Process ID: 238525
# Current directory: /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/synth_1
# Command line: vivado -log IM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IM.tcl
# Log file: /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/synth_1/IM.vds
# Journal file: /home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source IM.tcl -notrace
Command: synth_design -top IM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 238762 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1805.371 ; gain = 202.719 ; free physical = 4533 ; free virtual = 26205
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IM' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM.vhd:42]
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IM_block' declared at '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM_block.vhd:28' bound to instance 'imblk' of component 'IM_block' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IM_block' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM_block.vhd:44]
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_path' declared at '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/data_path.vhd:26' bound to instance 'dtpth' of component 'data_path' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM_block.vhd:87]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/data_path.vhd:47]
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sub_y_reg was removed.  [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/data_path.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'data_path' (1#1) [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/data_path.vhd:47]
INFO: [Synth 8-3491] module 'control_unit' declared at '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:27' bound to instance 'cntrlU' of component 'control_unit' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM_block.vhd:109]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (2#1) [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'IM_block' (3#1) [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM_block.vhd:44]
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg_file' declared at '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/reg_file.vhd:27' bound to instance 'regf' of component 'reg_file' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM.vhd:106]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/reg_file.vhd:38]
	Parameter N bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'IM' (5#1) [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/IM.vhd:42]
WARNING: [Synth 8-3331] design IM_block has unconnected port clr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1868.121 ; gain = 265.469 ; free physical = 4553 ; free virtual = 26226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.121 ; gain = 265.469 ; free physical = 4559 ; free virtual = 26233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1868.121 ; gain = 265.469 ; free physical = 4559 ; free virtual = 26233
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.121 ; gain = 0.000 ; free physical = 4556 ; free virtual = 26229
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/constrs_1/imports/vivado/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.902 ; gain = 0.000 ; free physical = 4403 ; free virtual = 26076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.902 ; gain = 0.000 ; free physical = 4403 ; free virtual = 26076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4573 ; free virtual = 26247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4573 ; free virtual = 26247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4573 ; free virtual = 26246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'en_s_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                      wh |                              010 |                               01
                      s1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'en_x_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'en_y_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'en_i_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'sel_eq_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'sel_idle_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'sel_add_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_s_reg' [/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.srcs/sources_1/new/control_unit.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4567 ; free virtual = 26242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 20    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module data_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 12    
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imblk/dtpth/reg_i_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4557 ; free virtual = 26234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4473 ; free virtual = 26150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4447 ; free virtual = 26124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4443 ; free virtual = 26120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4441 ; free virtual = 26118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4441 ; free virtual = 26118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4440 ; free virtual = 26118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4440 ; free virtual = 26118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4440 ; free virtual = 26118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4440 ; free virtual = 26118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    12|
|4     |LUT3 |    13|
|5     |LUT4 |     5|
|6     |LUT5 |    27|
|7     |LUT6 |    31|
|8     |FDCE |    70|
|9     |FDPE |     1|
|10    |FDRE |    12|
|11    |LD   |     8|
|12    |IBUF |    21|
|13    |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   208|
|2     |  imblk    |IM_block     |    66|
|3     |    cntrlU |control_unit |    28|
|4     |    dtpth  |data_path    |    38|
|5     |  regf     |reg_file     |   105|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4440 ; free virtual = 26118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2098.902 ; gain = 265.469 ; free physical = 4491 ; free virtual = 26168
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2098.902 ; gain = 496.250 ; free physical = 4491 ; free virtual = 26168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.902 ; gain = 0.000 ; free physical = 4568 ; free virtual = 26245
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.902 ; gain = 0.000 ; free physical = 4529 ; free virtual = 26206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2098.902 ; gain = 590.711 ; free physical = 4595 ; free virtual = 26272
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.902 ; gain = 0.000 ; free physical = 4595 ; free virtual = 26272
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marko/Documents/vivadoProjekti2/vivado/IM/IM/IM.runs/synth_1/IM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IM_utilization_synth.rpt -pb IM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 27 00:36:52 2025...
