Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Nov  9 17:08:51 2020
| Host         : blacklaptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file TestPacketTx_control_sets_placed.rpt
| Design       : TestPacketTx
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             226 |           85 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              82 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                       Enable Signal                       |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_module/clk_sig | Tx_module/FSM/FSM_onehot_current_state[3]_i_1_n_0         | clk_100MHz_module/sync_rst/shift_reg/rst_sig        |                1 |              4 |         4.00 |
|  clk_100MHz_module/clk_sig | Tx_module/FSM/FSM_onehot_current_state_reg[0]_0           | Tx_module/FSM/Q[0]                                  |                1 |              4 |         4.00 |
|  clk_100MHz_module/clk_sig | bit_pulses/Timer_module/done_sig_reg_0                    | clk_100MHz_module/sync_rst/shift_reg/rst_sig        |                7 |              8 |         1.14 |
|  clk_100MHz_module/clk_sig | PacketTx_module/FSM/FSM_sequential_current_state_reg[0]_1 | clk_100MHz_module/sync_rst/shift_reg/rst_sig        |                2 |              8 |         4.00 |
|  clk_100MHz_module/clk_sig | PacketTx_module/FSM/FSM_sequential_current_state_reg[1]_0 | PacketTx_module/checksum_reg/reg_state[7]_i_1_n_0   |                2 |              8 |         4.00 |
|  clk_100MHz_module/clk_sig | PacketTx_module/FSM/done_sig_reg                          | PacketTx_module/word_timer/count_out_sig[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_100MHz_module/clk_sig | Tx_module/bit_pulses/Timer_module/E[0]                    |                                                     |                3 |              9 |         3.00 |
|  clk_100MHz_module/clk_sig | Tx_module/FSM/FSM_onehot_current_state_reg[1]_0           | Tx_module/FSM/Q[0]                                  |                2 |             10 |         5.00 |
|  clk_100MHz_module/clk_sig | PacketTx_module/FSM/FSM_sequential_current_state_reg[0]_0 | clk_100MHz_module/sync_rst/shift_reg/rst_sig        |                6 |             32 |         5.33 |
|  clk_100MHz_module/clk_sig |                                                           |                                                     |               31 |            113 |         3.65 |
|  clk_100MHz_module/clk_sig |                                                           | clk_100MHz_module/sync_rst/shift_reg/rst_sig        |               85 |            226 |         2.66 |
+----------------------------+-----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


