/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_31z[7] ? celloutsig_0_29z : celloutsig_0_6z);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_0_8z = !(celloutsig_0_3z[2] ? celloutsig_0_1z[4] : celloutsig_0_6z);
  assign celloutsig_0_14z = !(celloutsig_0_2z ? _01_ : _00_);
  assign celloutsig_0_15z = !(_01_ ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_18z = !(celloutsig_0_8z ? celloutsig_0_15z : celloutsig_0_8z);
  assign celloutsig_0_20z = !(celloutsig_0_14z ? celloutsig_0_12z : celloutsig_0_13z);
  assign celloutsig_0_23z = !(celloutsig_0_20z ? celloutsig_0_4z : celloutsig_0_22z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[2] | celloutsig_0_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_1z[4]);
  assign celloutsig_0_27z = ~(celloutsig_0_8z | celloutsig_0_3z[2]);
  assign celloutsig_1_3z = ~celloutsig_1_0z;
  assign celloutsig_1_0z = in_data[145] | ~(in_data[146]);
  assign celloutsig_1_11z = celloutsig_1_7z | ~(celloutsig_1_3z);
  assign celloutsig_1_13z = celloutsig_1_11z | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_5z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_1z ^ celloutsig_1_4z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[3] ^ celloutsig_0_1z[2]);
  assign celloutsig_1_16z = ~(celloutsig_1_14z ^ celloutsig_1_8z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  reg [9:0] _25_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _25_ <= 10'h000;
    else _25_ <= { in_data[50:42], celloutsig_0_6z };
  assign { _02_[9], _00_, _02_[7:5], _01_, _02_[3:0] } = _25_;
  assign celloutsig_0_3z = celloutsig_0_1z[3:1] / { 1'h1, in_data[36:35] };
  assign celloutsig_0_0z = in_data[15:3] === in_data[83:71];
  assign celloutsig_0_26z = { celloutsig_0_16z[4:0], celloutsig_0_1z } === { in_data[74:71], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[139:136], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[70:66], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } >= { celloutsig_0_1z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[176], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } >= { in_data[161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_14z = { in_data[101:96], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z } >= { in_data[137:123], celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[157:99], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_12z } >= { in_data[162:99], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_0_10z = { in_data[47:13], celloutsig_0_3z } >= { in_data[57:46], celloutsig_0_3z, celloutsig_0_0z, _02_[9], _00_, _02_[7:5], _01_, _02_[3:0], celloutsig_0_8z, celloutsig_0_0z, _02_[9], _00_, _02_[7:5], _01_, _02_[3:0] };
  assign celloutsig_0_22z = { celloutsig_0_16z[5:4], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z } >= { _02_[9], _00_, _02_[7:5], _01_, _02_[3:2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z } <= { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_1z = ! { in_data[157:155], celloutsig_1_0z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_29z = ! { celloutsig_0_1z[3:1], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_19z = | { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_11z = ^ { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_13z = ^ { in_data[26:15], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_19z = ^ { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_31z = { _01_, _02_[3:0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z } << { celloutsig_0_21z[11:8], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_35z = celloutsig_0_31z[6:0] << celloutsig_0_21z[10:4];
  assign celloutsig_0_7z = celloutsig_0_3z << celloutsig_0_3z;
  assign celloutsig_0_1z = in_data[66:62] << in_data[60:56];
  assign celloutsig_0_16z = { in_data[30:28], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z } << { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_21z = { _01_, _02_[3:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_7z } << { in_data[91:87], celloutsig_0_19z, _02_[9], _00_, _02_[7:5], _01_, _02_[3:0], celloutsig_0_15z };
  assign { _02_[8], _02_[4] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
