<profile>

<section name = "Vitis HLS Report for 'tiled_conv'" level="0">
<item name = "Date">Tue Mar 28 06:22:06 2023
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.260 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1421006337, 1421006337, 14.210 sec, 14.210 sec, 1421006338, 1421006338, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv_7x7_fu_504">conv_7x7, 171121, 171121, 1.711 ms, 1.711 ms, 171121, 171121, none</column>
<column name="grp_store_output_tile_to_DRAM_fu_526">store_output_tile_to_DRAM, 1850, 1850, 18.500 us, 18.500 us, 1850, 1850, none</column>
<column name="grp_load_layer_params_from_DRAM_fu_556">load_layer_params_from_DRAM, 612, 612, 6.120 us, 6.120 us, 612, 612, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_ROW_TILE_COL">1421006336, 1421006336, 2775403, -, -, 512, no</column>
<column name=" + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH">7186, 7186, 12, 1, 1, 7176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
