# BGR and Current Source: layout design

## BGR

- GDSII file: bgr_diode.gds
- Netlist for LVS: bgr_diode.cdl
- pin list: vdd (3.3 V supply), vss (ground), vout (voltage output)
- size: 108 um x 200 um

![image](https://github.com/atuchiya/DC23-LTC2/assets/49263791/6c8e2316-a329-44d8-8517-f05f2b79a016)


## Current source

- GDSII file: cs_vthref.gds
- Netlist for LVS: cs_vthref.cdl
- pin list: vdd (3.3 V supply), vss (ground), vb (bias voltage for pMOS current mirror)
- size: 39 um x 49 um

![image](https://github.com/atuchiya/DC23-LTC2/assets/49263791/741bb0b8-ffda-4fc8-b15a-b7af3cdb1eaa)

