{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709414264653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709414264654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:17:44 2024 " "Processing started: Sat Mar 02 15:17:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709414264654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414264654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414264654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709414265212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709414265212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_medio " "Found entity 1: Sumador_medio" {  } { { "Sumador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadornbits " "Found entity 1: sumadornbits" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbinario.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbinario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBinario " "Found entity 1: DecodificadorBinario" {  } { { "DecodificadorBinario.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorN " "Found entity 1: DecodificadorN" {  } { { "DecodificadorN.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_medio.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_medio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_medio " "Found entity 1: Restador_medio" {  } { { "Restador_medio.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Restador_medio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadornbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadornbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadornbits " "Found entity 1: restadornbits" {  } { { "restadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/restadornbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414277856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709414277905 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x ALU.sv(40) " "Verilog HDL Always Construct warning at ALU.sv(40): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709414277907 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.sv(40) " "Verilog HDL Always Construct warning at ALU.sv(40): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709414277908 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg ALU.sv(40) " "Verilog HDL Always Construct warning at ALU.sv(40): inferring latch(es) for variable \"neg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709414277908 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU.sv(40) " "Inferred latch for \"neg\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.sv(40) " "Inferred latch for \"carry\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[0\] ALU.sv(40) " "Inferred latch for \"num\[0\]\[0\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[1\] ALU.sv(40) " "Inferred latch for \"num\[0\]\[1\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[2\] ALU.sv(40) " "Inferred latch for \"num\[0\]\[2\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\]\[3\] ALU.sv(40) " "Inferred latch for \"num\[0\]\[3\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277909 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[0\] ALU.sv(40) " "Inferred latch for \"num\[1\]\[0\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[1\] ALU.sv(40) " "Inferred latch for \"num\[1\]\[1\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[2\] ALU.sv(40) " "Inferred latch for \"num\[1\]\[2\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\]\[3\] ALU.sv(40) " "Inferred latch for \"num\[1\]\[3\]\" at ALU.sv(40)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] ALU.sv(93) " "Inferred latch for \"x\[0\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] ALU.sv(93) " "Inferred latch for \"x\[1\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] ALU.sv(93) " "Inferred latch for \"x\[2\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] ALU.sv(93) " "Inferred latch for \"x\[3\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] ALU.sv(93) " "Inferred latch for \"x\[4\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] ALU.sv(93) " "Inferred latch for \"x\[5\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] ALU.sv(93) " "Inferred latch for \"x\[6\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] ALU.sv(93) " "Inferred latch for \"x\[7\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] ALU.sv(93) " "Inferred latch for \"x\[8\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277911 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] ALU.sv(93) " "Inferred latch for \"x\[9\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277912 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] ALU.sv(93) " "Inferred latch for \"x\[10\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277912 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] ALU.sv(93) " "Inferred latch for \"x\[11\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277912 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] ALU.sv(93) " "Inferred latch for \"x\[12\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277912 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] ALU.sv(93) " "Inferred latch for \"x\[13\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] ALU.sv(93) " "Inferred latch for \"x\[14\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] ALU.sv(93) " "Inferred latch for \"x\[15\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] ALU.sv(93) " "Inferred latch for \"x\[16\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] ALU.sv(93) " "Inferred latch for \"x\[17\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] ALU.sv(93) " "Inferred latch for \"x\[18\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] ALU.sv(93) " "Inferred latch for \"x\[19\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] ALU.sv(93) " "Inferred latch for \"x\[20\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277913 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] ALU.sv(93) " "Inferred latch for \"x\[21\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] ALU.sv(93) " "Inferred latch for \"x\[22\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] ALU.sv(93) " "Inferred latch for \"x\[23\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] ALU.sv(93) " "Inferred latch for \"x\[24\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] ALU.sv(93) " "Inferred latch for \"x\[25\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] ALU.sv(93) " "Inferred latch for \"x\[26\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] ALU.sv(93) " "Inferred latch for \"x\[27\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] ALU.sv(93) " "Inferred latch for \"x\[28\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] ALU.sv(93) " "Inferred latch for \"x\[29\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] ALU.sv(93) " "Inferred latch for \"x\[30\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] ALU.sv(93) " "Inferred latch for \"x\[31\]\" at ALU.sv(93)" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414277914 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadornbits sumadornbits:UUT " "Elaborating entity \"sumadornbits\" for hierarchy \"sumadornbits:UUT\"" {  } { { "ALU.sv" "UUT" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414277929 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temporal2\[4\] 0 sumadornbits.sv(12) " "Net \"temporal2\[4\]\" at sumadornbits.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709414277930 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg0 sumadornbits.sv(6) " "Output port \"salida7seg0\" at sumadornbits.sv(6) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709414277931 "|ALU|sumadornbits:UUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "salida7seg1 sumadornbits.sv(8) " "Output port \"salida7seg1\" at sumadornbits.sv(8) has no driver" {  } { { "sumadornbits.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709414277931 "|ALU|sumadornbits:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_medio sumadornbits:UUT\|Sumador_medio:U1 " "Elaborating entity \"Sumador_medio\" for hierarchy \"sumadornbits:UUT\|Sumador_medio:U1\"" {  } { { "sumadornbits.sv" "U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414277932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_completo sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2 " "Elaborating entity \"Sumador_completo\" for hierarchy \"sumadornbits:UUT\|Sumador_completo:for_loop\[1\].U2\"" {  } { { "sumadornbits.sv" "for_loop\[1\].U2" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414277934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorN DecodificadorN:deco " "Elaborating entity \"DecodificadorN\" for hierarchy \"DecodificadorN:deco\"" {  } { { "ALU.sv" "deco" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414277936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBinario DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1 " "Elaborating entity \"DecodificadorBinario\" for hierarchy \"DecodificadorN:deco\|DecodificadorBinario:for_loop\[0\].U1\"" {  } { { "DecodificadorN.sv" "for_loop\[0\].U1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414277938 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ALU.sv" "Div0" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709414278327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ALU.sv" "Mod0" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709414278327 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709414278327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414278379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278379 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709414278379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1am " "Found entity 1: lpm_divide_1am" {  } { { "db/lpm_divide_1am.tdf" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/db/lpm_divide_1am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414278435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414278435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414278450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414278450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414278466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414278466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414278475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709414278475 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709414278475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709414278532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414278532 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709414278667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[1\]\[0\]\$latch " "Latch num\[1\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278675 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[0\]\$latch " "Latch num\[0\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278676 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[3\]\$latch " "Latch num\[0\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278676 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[2\]\$latch " "Latch num\[0\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278676 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\]\[1\]\$latch " "Latch num\[0\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278676 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\$latch " "Latch carry\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278676 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709414278677 ""}  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709414278677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg GND " "Pin \"neg\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|neg"} { "Warning" "WMLS_MLS_STUCK_PIN" "des GND " "Pin \"des\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|des"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[1\] GND " "Pin \"num\[1\]\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|num[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[2\] GND " "Pin \"num\[1\]\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|num[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "num\[1\]\[3\] GND " "Pin \"num\[1\]\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|num[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[1\] GND " "Pin \"out\[1\]\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|out[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[2\] GND " "Pin \"out\[1\]\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|out[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\]\[6\] VCC " "Pin \"out\[1\]\[6\]\" is stuck at VCC" {  } { { "ALU.sv" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709414278789 "|ALU|out[1][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709414278789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709414278926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709414279520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709414279520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709414279577 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709414279577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709414279577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709414279577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709414279604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:17:59 2024 " "Processing ended: Sat Mar 02 15:17:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709414279604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709414279604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709414279604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709414279604 ""}
