

================================================================
== Vitis HLS Report for 'GenerateProof'
================================================================
* Date:           Mon Nov 17 18:42:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   802306|   853372|  4.012 ms|  4.267 ms|  802307|  853373|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119     |GenerateProof_Pipeline_INPUT_STREAM     |      130|      130|  0.650 us|  0.650 us|     129|     129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_VOLECommit_fu_129                              |VOLECommit                              |    28750|    79816|  0.144 ms|  0.399 ms|   28750|   79816|                                              no|
        |grp_ProverCircuitEval_fu_144                       |ProverCircuitEval                       |   773154|   773154|  3.866 ms|  3.866 ms|  581145|  581145|                                        dataflow|
        |grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163  |GenerateProof_Pipeline_TRANSFER_STREAM  |      258|      258|  1.290 us|  1.290 us|     257|     257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|      260|      135|     -|
|Instance             |     1209|      -|   657718|  1431618|     0|
|Memory               |        2|      -|       40|     2096|    64|
|Multiplexer          |        -|      -|        0|      463|     -|
|Register             |        -|      -|      797|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |     1211|      0|   658815|  1434322|    64|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       90|      0|       76|      332|    20|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       22|      0|       19|       83|     5|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+--------+--------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|   FF   |   LUT  | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+--------+--------+-----+
    |grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119     |GenerateProof_Pipeline_INPUT_STREAM     |        0|   0|     276|     381|    0|
    |grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163  |GenerateProof_Pipeline_TRANSFER_STREAM  |        0|   0|      12|      93|    0|
    |grp_ProverCircuitEval_fu_144                       |ProverCircuitEval                       |        9|   0|   95451|  584081|    0|
    |grp_VOLECommit_fu_129                              |VOLECommit                              |     1200|   0|  561943|  847023|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|      36|      40|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+--------+--------+-----+
    |Total                                              |                                        |     1209|   0|  657718| 1431618|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------+---------+----+------+-----+--------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF |  LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+----+------+-----+--------+-----+------+-------------+
    |V_U    |V_RAM_2P_URAM_1R1W  |        0|  20|  1048|   32|  193023|  128|     1|     24706944|
    |V_1_U  |V_RAM_2P_URAM_1R1W  |        0|  20|  1048|   32|  193023|  128|     1|     24706944|
    |u_U    |u_RAM_2P_BRAM_1R1W  |        1|   0|     0|    0|  193023|    1|     1|       193023|
    |u_1_U  |u_RAM_2P_BRAM_1R1W  |        1|   0|     0|    0|  193023|    1|     1|       193023|
    +-------+--------------------+---------+----+------+-----+--------+-----+------+-------------+
    |Total  |                    |        2|  40|  2096|   64|  772092|  258|     4|     49799936|
    +-------+--------------------+---------+----+------+-----+--------+-----+------+-------------+

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |path_strm_fifo_U  |        0|  260|   0|    -|     2|  128|      256|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        0|  260|   0|    0|     2|  128|      256|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_ProverCircuitEval_fu_144_d_strm_TREADY                           |       and|   0|  0|   2|           1|           1|
    |grp_ProverCircuitEval_fu_144_proof_strm_TREADY                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state15                                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_ProverCircuitEval_fu_144_ap_ready                        |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                |          |   0|  0|  10|           5|           5|
    +---------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |V_1_address1                    |  14|          3|   18|         54|
    |V_1_ce0                         |   9|          2|    1|          2|
    |V_1_ce1                         |  14|          3|    1|          3|
    |V_1_d1                          |  14|          3|  128|        384|
    |V_1_we1                         |  14|          3|    1|          3|
    |V_address1                      |  14|          3|   18|         54|
    |V_ce0                           |   9|          2|    1|          2|
    |V_ce1                           |  14|          3|    1|          3|
    |V_d1                            |  14|          3|  128|        384|
    |V_we1                           |  14|          3|    1|          3|
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |circuit_TREADY_int_regslice     |   9|          2|    1|          2|
    |d_strm_TDATA_int_regslice       |   9|          2|    8|         16|
    |iv_strm_TREADY_int_regslice     |   9|          2|    1|          2|
    |path_strm_read                  |   9|          2|    1|          2|
    |path_strm_write                 |   9|          2|    1|          2|
    |proof_strm_TDATA_blk_n          |   9|          2|    1|          2|
    |proof_strm_TDATA_int_regslice   |  37|          7|  128|        896|
    |proof_strm_TDATA_reg            |   9|          2|  128|        256|
    |proof_strm_TVALID_int_regslice  |  20|          4|    1|          4|
    |root_strm_TREADY_int_regslice   |   9|          2|    1|          2|
    |u_1_address1                    |  14|          3|   18|         54|
    |u_1_ce0                         |   9|          2|    1|          2|
    |u_1_ce1                         |  14|          3|    1|          3|
    |u_1_d1                          |  14|          3|    1|          3|
    |u_1_we1                         |  14|          3|    1|          3|
    |u_address1                      |  14|          3|   18|         54|
    |u_ce0                           |   9|          2|    1|          2|
    |u_ce1                           |  14|          3|    1|          3|
    |u_d1                            |  14|          3|    1|          3|
    |u_we1                           |  14|          3|    1|          3|
    |witness_TREADY_int_regslice     |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 463|        101|  615|       2224|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |                              Name                              |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |a0_tilde_fu_104                                                 |  128|   0|  128|          0|
    |a1_tilde_fu_108                                                 |  128|   0|  128|          0|
    |ap_CS_fsm                                                       |   15|   0|   15|          0|
    |ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done                |    1|   0|    1|          0|
    |ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready               |    1|   0|    1|          0|
    |ch1_reg_242                                                     |  128|   0|  128|          0|
    |d_strm_TDATA_reg                                                |    8|   0|    8|          0|
    |grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg     |    1|   0|    1|          0|
    |grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg  |    1|   0|    1|          0|
    |grp_ProverCircuitEval_fu_144_ap_start_reg                       |    1|   0|    1|          0|
    |grp_VOLECommit_fu_129_ap_start_reg                              |    1|   0|    1|          0|
    |p_s_reg_252                                                     |  128|   0|  128|          0|
    |proof_strm_TDATA_reg                                            |  128|   0|  128|          0|
    |trunc_ln40_reg_247                                              |  128|   0|  128|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                           |  797|   0|  797|          0|
    +----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  GenerateProof|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  GenerateProof|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  GenerateProof|  return value|
|root_strm_TDATA        |   in|    8|        axis|      root_strm|       pointer|
|root_strm_TVALID       |   in|    1|        axis|      root_strm|       pointer|
|root_strm_TREADY       |  out|    1|        axis|      root_strm|       pointer|
|iv_strm_TDATA          |   in|    8|        axis|        iv_strm|       pointer|
|iv_strm_TVALID         |   in|    1|        axis|        iv_strm|       pointer|
|iv_strm_TREADY         |  out|    1|        axis|        iv_strm|       pointer|
|witness_TDATA          |   in|    8|        axis|        witness|       pointer|
|witness_TVALID         |   in|    1|        axis|        witness|       pointer|
|witness_TREADY         |  out|    1|        axis|        witness|       pointer|
|circuit_TDATA          |   in|  128|        axis|        circuit|       pointer|
|circuit_TVALID         |   in|    1|        axis|        circuit|       pointer|
|circuit_TREADY         |  out|    1|        axis|        circuit|       pointer|
|d_strm_TDATA           |  out|    8|        axis|         d_strm|       pointer|
|d_strm_TVALID          |  out|    1|        axis|         d_strm|       pointer|
|d_strm_TREADY          |   in|    1|        axis|         d_strm|       pointer|
|proof_strm_TDATA       |  out|  128|        axis|     proof_strm|       pointer|
|proof_strm_TVALID      |  out|    1|        axis|     proof_strm|       pointer|
|proof_strm_TREADY      |   in|    1|        axis|     proof_strm|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

