[{"DBLP title": "Optimizing Stochastic Computing for Low Latency Inference of Convolutional Neural Networks.", "DBLP authors": ["Zhiyuan Chen", "Yufei Ma", "Zhongfeng Wang"], "year": 2020, "MAG papers": [{"PaperId": 3110773471, "PaperTitle": "optimizing stochastic computing for low latency inference of convolutional neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanjing university": 3.0}}], "source": "ES"}, {"DBLP title": "SETGAN: Scale and Energy Trade-off GANs for Image Applications on Mobile Platforms.", "DBLP authors": ["Nitthilan Kanappan Jayakodi", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2020, "MAG papers": [{"PaperId": 3111847652, "PaperTitle": "setgan scale and energy trade off gans for image applications on mobile platforms", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "Fixed-Priority Scheduling and Controller Co-Design for Time-Sensitive Networks.", "DBLP authors": ["Xiaotian Dai", "Shuai Zhao", "Yu Jiang", "Xun Jiao", "Xiaobo Sharon Hu", "Wanli Chang"], "year": 2020, "MAG papers": [{"PaperId": 3111807934, "PaperTitle": "fixed priority scheduling and controller co design for time sensitive networks", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of york": 3.0, "university of notre dame": 1.0, "villanova university": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "The Safe and Effective Application of Probabilistic Techniques in Safety-Critical Systems.", "DBLP authors": ["Kunal Agrawal", "Sanjoy K. Baruah", "Zhishan Guo", "Jing Li"], "year": 2020, "MAG papers": [{"PaperId": 3112840440, "PaperTitle": "the safe and effective application of probabilistic techniques in safety critical systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 1.0, "new jersey institute of technology": 1.0, "washington university in st louis": 2.0}}], "source": "ES"}, {"DBLP title": "Challenges for Building a Cloud Native Scalable and Trustable Multi-tenant AIoT Platform.", "DBLP authors": ["Jinjun Xiong", "Huamin Chen"], "year": 2020, "MAG papers": [{"PaperId": 3112262609, "PaperTitle": "challenges for building a cloud native scalable and trustable multi tenant aiot platform", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling Emerging Technologies using Machine Learning: Challenges and Opportunities.", "DBLP authors": ["Florian Klemme", "Jannik Prinz", "Victor M. van Santen", "J\u00f6rg Henkel", "Hussam Amrouch"], "year": 2020, "MAG papers": [{"PaperId": 3111921049, "PaperTitle": "modeling emerging technologies using machine learning challenges and opportunities", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of stuttgart": 1.0, "karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "HitM: High-Throughput ReRAM-based PIM for Multi-Modal Neural Networks.", "DBLP authors": ["Bing Li", "Ying Wang", "Yiran Chen"], "year": 2020, "MAG papers": [{"PaperId": 3113276786, "PaperTitle": "hitm high throughput reram based pim for multi modal neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 1.0, "capital normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic-SSD: Full Hardware Automation over New Memory for High Performance and Energy Efficient PCIe Storage Cards.", "DBLP authors": ["Gyuyoung Park", "Myoungsoo Jung"], "year": 2020, "MAG papers": [{"PaperId": 3112160859, "PaperTitle": "automatic ssd full hardware automation over new memory for high performance and energy efficient pcie storage cards", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Countering Variations and Thermal Effects for Accurate Optical Neural Networks.", "DBLP authors": ["Ying Zhu", "Grace Li Zhang", "Bing Li", "Xunzhao Yin", "Cheng Zhuo", "Huaxi Gu", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2020, "MAG papers": [{"PaperId": 3111554287, "PaperTitle": "countering variations and thermal effects for accurate optical neural networks", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national tsing hua university": 1.0, "xidian university": 1.0, "technische universitat munchen": 4.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU Acceleration in VLSI Back-end Design: Overview and Case Studies.", "DBLP authors": ["Yibo Lin"], "year": 2020, "MAG papers": [{"PaperId": 3112090072, "PaperTitle": "gpu acceleration in vlsi back end design overview and case studies", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 1.0}}], "source": "ES"}, {"DBLP title": "GAMMA: Automating the HW Mapping of DNN Models on Accelerators via Genetic Algorithm.", "DBLP authors": ["Sheng-Chun Kao", "Tushar Krishna"], "year": 2020, "MAG papers": [{"PaperId": 3112293503, "PaperTitle": "gamma automating the hw mapping of dnn models on accelerators via genetic algorithm", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Word Level Property Directed Reachability.", "DBLP authors": ["Hari Govind V. K.", "Grigory Fedyukovich", "Arie Gurfinkel"], "year": 2020, "MAG papers": [{"PaperId": 3112626473, "PaperTitle": "word level property directed reachability", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of waterloo": 2.0, "florida state university": 1.0}}], "source": "ES"}, {"DBLP title": "An Algorithm for Rule-based Layout Pattern Matching.", "DBLP authors": ["Sheng-Hao Wang", "Yen-Jong Chen", "Ting-Chi Wang", "Oscar Chen"], "year": 2020, "MAG papers": [{"PaperId": 3118078008, "PaperTitle": "an algorithm for rule based layout pattern matching", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "ASAP: An Analytical Strategy for AQFP Placement.", "DBLP authors": ["Yi-Chen Chang", "Hongjia Li", "Olivia Chen", "Yanzhi Wang", "Nobuyuki Yoshikawa", "Tsung-Yi Ho"], "year": 2020, "MAG papers": [{"PaperId": 3111276531, "PaperTitle": "asap an analytical strategy for aqfp placement", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 2.0, "northeastern university": 2.0, "yokohama national university": 2.0}}], "source": "ES"}, {"DBLP title": "Counteracting Adversarial Attacks in Autonomous Driving.", "DBLP authors": ["Qi Sun", "Arjun Ashok Rao", "Xufeng Yao", "Bei Yu", "Shiyan Hu"], "year": 2020, "MAG papers": [{"PaperId": 3111536151, "PaperTitle": "counteracting adversarial attacks in autonomous driving", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 4.0, "university of southampton": 1.0}}], "source": "ES"}, {"DBLP title": "DRAMA: An Approximate DRAM Architecture for High-performance and Energy-efficient Deep Training System.", "DBLP authors": ["Duy Thanh Nguyen", "Changhong Min", "Nhut-Minh Ho", "Ik-Joon Chang"], "year": 2020, "MAG papers": [{"PaperId": 3112803455, "PaperTitle": "drama an approximate dram architecture for high performance and energy efficient deep training system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyung hee university": 3.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving Analog Layout Integrity through Learning and Migration Invited Talk.", "DBLP authors": ["Mark Po-Hung Lin", "Hao-Yu Chi", "Abhishek Patyal", "Zheng-Yao Liu", "Jun-Jie Zhao", "Chien-Nan Jimmy Liu", "Hung-Ming Chen"], "year": 2020, "MAG papers": [{"PaperId": 3110969908, "PaperTitle": "achieving analog layout integrity through learning and migration invited talk", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 5.0, "national chung cheng university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Minimization of Bi-Kronecker Functional Decision Diagrams.", "DBLP authors": ["Xuanxiang Huang", "Haipeng Che", "Liangda Fang", "Qingliang Chen", "Quanlong Guan", "Yuhui Deng", "Kaile Su"], "year": 2020, "MAG papers": [{"PaperId": 3112906691, "PaperTitle": "dynamic minimization of bi kronecker functional decision diagrams", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"griffith university": 1.0, "jinan university": 6.0}}], "source": "ES"}, {"DBLP title": "Modeling Techniques for Logic Locking.", "DBLP authors": ["Joseph Sweeney", "Marijn J. H. Heule", "Lawrence T. Pileggi"], "year": 2020, "MAG papers": [{"PaperId": 3089139270, "PaperTitle": "modeling techniques for logic locking", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 3.0}}, {"PaperId": 3112446090, "PaperTitle": "modeling techniques for logic locking", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Electromigration Checking Using a Stochastic Effective Current Model.", "DBLP authors": ["Adam Issa", "Valeriy Sukharev", "Farid N. Najm"], "year": 2020, "MAG papers": [{"PaperId": 3111958023, "PaperTitle": "electromigration checking using a stochastic effective current model", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 2.0, "siemens": 1.0}}], "source": "ES"}, {"DBLP title": "A Crowd-Based Explosive Detection System with Two-Level Feedback Sensor Calibration.", "DBLP authors": ["Chengmo Yang", "Patrick Cronin", "Agamyrat Agambayev", "Sule Ozev", "A. Enis \u00c7etin", "Alex Orailoglu"], "year": 2020, "MAG papers": [{"PaperId": 3111877872, "PaperTitle": "a crowd based explosive detection system with two level feedback sensor calibration", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 1.0, "university of delaware": 2.0, "university of illinois at chicago": 1.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "HAPI: Hardware-Aware Progressive Inference.", "DBLP authors": ["Stefanos Laskaridis", "Stylianos I. Venieris", "Hyeji Kim", "Nicholas D. Lane"], "year": 2020, "MAG papers": [{"PaperId": 3110875274, "PaperTitle": "hapi hardware aware progressive inference", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"samsung": 4.0}}, {"PaperId": 3047681172, "PaperTitle": "hapi hardware aware progressive inference", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 3.0, "association for computing machinery": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate Operation Delay Prediction for FPGA HLS Using Graph Neural Networks.", "DBLP authors": ["Ecenur Ustun", "Chenhui Deng", "Debjit Pal", "Zhijing Li", "Zhiru Zhang"], "year": 2020, "MAG papers": [{"PaperId": 3112616759, "PaperTitle": "accurate operation delay prediction for fpga hls using graph neural networks", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient Hardware/Software Co-Design for Post-Quantum Crypto Algorithm SIKE on ARM and RISC-V based Microcontrollers.", "DBLP authors": ["Debapriya Basu Roy", "Tim Fritzmann", "Georg Sigl"], "year": 2020, "MAG papers": [{"PaperId": 3111265624, "PaperTitle": "efficient hardware software co design for post quantum crypto algorithm sike on arm and risc v based microcontrollers", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modeling and Simulation of NAND Flash Memory Sensing Systems with Cell-to-Cell Vth Variations.", "DBLP authors": ["Nayoung Choi", "Jaeha Kim"], "year": 2020, "MAG papers": [{"PaperId": 3112494101, "PaperTitle": "modeling and simulation of nand flash memory sensing systems with cell to cell vth variations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A Thermal-aware Optimization Framework for ReRAM-based Deep Neural Network Acceleration.", "DBLP authors": ["Hyein Shin", "Myeonggu Kang", "Lee-Sup Kim"], "year": 2020, "MAG papers": [{"PaperId": 3111989171, "PaperTitle": "a thermal aware optimization framework for reram based deep neural network acceleration", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "A Quantitative Defense Framework against Power Attacks on Multi-tenant FPGA.", "DBLP authors": ["Yukui Luo", "Xiaolin Xu"], "year": 2020, "MAG papers": [{"PaperId": 3111614974, "PaperTitle": "a quantitative defense framework against power attacks on multi tenant fpga", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Re-examining VLSI Manufacturing and Yield through the Lens of Deep Learning : (Invited Talk).", "DBLP authors": ["Mohamed Baker Alawieh", "Wei Ye", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3112126889, "PaperTitle": "re examining vlsi manufacturing and yield through the lens of deep learning invited talk", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "CU.POKer: Placing DNNs on Wafer-Scale Al Accelerator with Optimal Kernel Sizing.", "DBLP authors": ["Bentian Jiang", "Jingsong Chen", "Jinwei Liu", "Lixin Liu", "Fangzhou Wang", "Xiaopeng Zhang", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "ICCAD-2020 CAD Contest in X-value Equivalence Checking and Benchmark Suite : Invited Talk.", "DBLP authors": ["Chih-Jen Hsu", "Chi-An Wu", "Ching-Yi Huang", "Kei-Yong Khoo"], "year": 2020, "MAG papers": [{"PaperId": 3111170566, "PaperTitle": "iccad 2020 cad contest in x value equivalence checking and benchmark suite invited talk", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "PathDriver: A Path-Driven Architectural Synthesis Flow for Continuous-Flow Microfluidic Biochips.", "DBLP authors": ["Xing Huang", "Youlin Pan", "Grace Li Zhang", "Bing Li", "Wenzhong Guo", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2020, "MAG papers": [{"PaperId": 3112614824, "PaperTitle": "pathdriver a path driven architectural synthesis flow for continuous flow microfluidic biochips", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 4.0, "fuzhou university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Information Leakage from FPGA Routing and Logic Elements.", "DBLP authors": ["Ilias Giechaskiel", "Jakub Szefer"], "year": 2020, "MAG papers": [{"PaperId": 3113297738, "PaperTitle": "information leakage from fpga routing and logic elements", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yale university": 1.0}}], "source": "ES"}, {"DBLP title": "ECC Cache: A Lightweight Error Detection for Phase-Change Memory Stuck-At Faults.", "DBLP authors": ["Chao Zhang", "Khaled Abdelaal", "Angel Chen", "Xinhui Zhao", "Wujie Wen", "Xiaochen Guo"], "year": 2020, "MAG papers": [{"PaperId": 3111799838, "PaperTitle": "ecc cache a lightweight error detection for phase change memory stuck at faults", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pennsylvania": 6.0}}], "source": "ES"}, {"DBLP title": "A Non-Gaussian Adaptive Importance Sampling Method for High-Dimensional and Multi-Failure-Region Yield Analysis.", "DBLP authors": ["Xiao Shi", "Hao Yan", "Chuwen Li", "Jianli Chen", "Longxing Shi", "Lei He"], "year": 2020, "MAG papers": [{"PaperId": 3111109632, "PaperTitle": "a non gaussian adaptive importance sampling method for high dimensional and multi failure region yield analysis", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 2.0, "southeast university": 3.0, "fudan university": 1.0}}], "source": "ES"}, {"DBLP title": "GridNet: Fast Data-Driven EM-Induced IR Drop Prediction and Localized Fixing for On-Chip Power Grid Networks.", "DBLP authors": ["Han Zhou", "Wentian Jin", "Sheldon X.-D. Tan"], "year": 2020, "MAG papers": [{"PaperId": 3111377664, "PaperTitle": "gridnet fast data driven em induced ir drop prediction and localized fixing for on chip power grid networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Noise Resilient Compilation Policies for Quantum Approximate Optimization Algorithm.", "DBLP authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Junde Li", "Anupam Chattopadhyay", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3110909419, "PaperTitle": "noise resilient compilation policies for quantum approximate optimization algorithm", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pennsylvania state university": 4.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Aadam: A Fast, Accurate, and Versatile Aging-Aware Cell Library Delay Model using Feed-Forward Neural Network.", "DBLP authors": ["Seyed Milad Ebrahimipour", "Behnam Ghavami", "Hamid Mousavi", "Mohsen Raji", "Zhenman Fang", "Lesley Shannon"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "On Uniformly Sampling Traces of a Transition System.", "DBLP authors": ["Supratik Chakraborty", "Aditya A. Shrotri", "Moshe Y. Vardi"], "year": 2020, "MAG papers": [{"PaperId": 3112766335, "PaperTitle": "on uniformly sampling traces of a transition system", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology bombay": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "RIMI: Instruction-level Memory Isolation for Embedded Systems on RISC-V.", "DBLP authors": ["Haeyoung Kim", "Jinjae Lee", "Derry Pratama", "Asep Muhamad Awaludin", "Howon Kim", "Donghyun Kwon"], "year": 2020, "MAG papers": [{"PaperId": 3111473385, "PaperTitle": "rimi instruction level memory isolation for embedded systems on risc v", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pusan national university": 6.0}}], "source": "ES"}, {"DBLP title": "THRIFTY: Training with Hyperdimensional Computing across Flash Hierarchy.", "DBLP authors": ["Saransh Gupta", "Justin Morris", "Mohsen Imani", "Ranganathan Ramkumar", "Jeffrey Yu", "Aniket Tiwari", "Baris Aksanli", "Tajana Simunic Rosing"], "year": 2020, "MAG papers": [{"PaperId": 3112282291, "PaperTitle": "thrifty training with hyperdimensional computing across flash hierarchy", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 7.0, "san diego state university": 1.0}}], "source": "ES"}, {"DBLP title": "HyperFuzzing for SoC Security Validation.", "DBLP authors": ["Sujit Kumar Muduli", "Gourav Takhar", "Pramod Subramanyan"], "year": 2020, "MAG papers": [{"PaperId": 3113111557, "PaperTitle": "hyperfuzzing for soc security validation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology kanpur": 3.0}}], "source": "ES"}, {"DBLP title": "Meshed Stack Via Design Considering Complicated Design Rules with Automatic Constraint Generation.", "DBLP authors": ["Kai-Chuan Yang", "Tao-Chun Yu", "Shao-Yun Fang", "Teng-Yuan Cheng", "Yang-Chun Liu", "Cindy Chin-Fang Shen"], "year": 2020, "MAG papers": [{"PaperId": 3118080970, "PaperTitle": "meshed stack via design considering complicated design rules with automatic constraint generation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 3.0, "synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Layout Pattern Generation and Legalization with Generative Learning Models.", "DBLP authors": ["Xiaopeng Zhang", "James P. Shiely", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [{"PaperId": 3111686935, "PaperTitle": "layout pattern generation and legalization with generative learning models", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"the chinese university of hong kong": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Unlocking Wordline-level Parallelism for Fast Inference on RRAM-based DNN Accelerator.", "DBLP authors": ["Yeonhong Park", "Seung Yul Lee", "Hoon Shin", "Jun Heo", "Tae Jun Ham", "Jae W. Lee"], "year": 2020, "MAG papers": [{"PaperId": 3111475881, "PaperTitle": "unlocking wordline level parallelism for fast inference on rram based dnn accelerator", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 6.0}}], "source": "ES"}, {"DBLP title": "On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications.", "DBLP authors": ["Hung-Ming Chen", "Chia-Lin Hu", "Kang-Yu Chang", "Alexandra K\u00fcster", "Yu-Hsien Lin", "Po-Shen Kuo", "Wei-Tung Chao", "Bo-Cheng Lai", "Chien-Nan Liu", "Shyh-Jye Jou"], "year": 2020, "MAG papers": [{"PaperId": 3111251425, "PaperTitle": "on eda solutions for reconfigurable memory centric ai edge applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 10.0}}], "source": "ES"}, {"DBLP title": "Just Say Zero: Containing Critical Bit-Error Propagation in Deep Neural Networks With Anomalous Feature Suppression.", "DBLP authors": ["Elbruz Ozen", "Alex Orailoglu"], "year": 2020, "MAG papers": [{"PaperId": 3112790703, "PaperTitle": "just say zero containing critical bit error propagation in deep neural networks with anomalous feature suppression", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "GPU-Accelerated Static Timing Analysis.", "DBLP authors": ["Zizheng Guo", "Tsung-Wei Huang", "Yibo Lin"], "year": 2020, "MAG papers": [{"PaperId": 3111098492, "PaperTitle": "gpu accelerated static timing analysis", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"peking university": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "A Fast Learning-Driven Signoff Power Optimization Framework.", "DBLP authors": ["Yi-Chen Lu", "Siddhartha Nath", "Sai Surya Kiran Pentapati", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3112618461, "PaperTitle": "a fast learning driven signoff power optimization framework", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 3.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Machine Learning and Hardware security: Challenges and Opportunities -Invited Talk-.", "DBLP authors": ["Francesco Regazzoni", "Shivam Bhasin", "Amir Alipour", "Ihab Alshaer", "Furkan Aydin", "Aydin Aysu", "Vincent Beroulle", "Giorgio Di Natale", "Paul D. Franzon", "David H\u00e9ly", "Naofumi Homma", "Akira Ito", "Dirmanto Jap", "Priyank Kashyap", "Ilia Polian", "Seetal Potluri", "Rei Ueno", "Elena Ioana Vatajelu", "Ville Yli-M\u00e4yry"], "year": 2020, "MAG papers": [{"PaperId": 3106322382, "PaperTitle": "machine learning and hardware security challenges and opportunities invited talk", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 1.0, "nanyang technological university": 2.0, "university of grenoble": 3.0, "tohoku university": 4.0, "grenoble institute of technology": 3.0, "university of amsterdam": 1.0, "north carolina state university": 5.0}}], "source": "ES"}, {"DBLP title": "ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration.", "DBLP authors": ["Xiaoxuan Yang", "Bonan Yan", "Hai Li", "Yiran Chen"], "year": 2020, "MAG papers": [{"PaperId": 3111375540, "PaperTitle": "retransformer reram based processing in memory architecture for transformer acceleration", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 4.0}}], "source": "ES"}, {"DBLP title": "Mining Biochemical Circuits from Enzyme Databases via Boolean Reasoning.", "DBLP authors": ["Yu-Chou Lin", "Jie-Hong R. Jiang"], "year": 2020, "MAG papers": [{"PaperId": 3111907261, "PaperTitle": "mining biochemical circuits from enzyme databases via boolean reasoning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Opportunities for RTL and Gate Level Simulation using GPUs (Invited Talk).", "DBLP authors": ["Yanqing Zhang", "Haoxing Ren", "Brucek Khailany"], "year": 2020, "MAG papers": [{"PaperId": 3112277808, "PaperTitle": "opportunities for rtl and gate level simulation using gpus invited talk", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "Early-stage Automated Accelerator Identification Tool for Embedded Systems with Limited Area.", "DBLP authors": ["Parnian Mokri", "Mark Hempstead"], "year": 2020, "MAG papers": [{"PaperId": 3111853405, "PaperTitle": "early stage automated accelerator identification tool for embedded systems with limited area", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tufts university": 2.0}}], "source": "ES"}, {"DBLP title": "CEPA: CNN-based Early Performance Assertion Scheme for Analog and Mixed-Signal Circuit Simulation.", "DBLP authors": ["Qiaochu Zhang", "Shiyu Su", "Juzheng Liu", "Mike Shuo-Wei Chen"], "year": 2020, "MAG papers": [{"PaperId": 3111194507, "PaperTitle": "cepa cnn based early performance assertion scheme for analog and mixed signal circuit simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Encoding, Model, and Architecture: Systematic Optimization for Spiking Neural Network in FPGAs.", "DBLP authors": ["Haowen Fang", "Zaidao Mei", "Amar Shrestha", "Ziyi Zhao", "Yilan Li", "Qinru Qiu"], "year": 2020, "MAG papers": [{"PaperId": 3111474787, "PaperTitle": "encoding model and architecture systematic optimization for spiking neural network in fpgas", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"syracuse university": 6.0}}], "source": "ES"}, {"DBLP title": "FlowTune: Practical Multi-armed Bandits in Boolean Optimization.", "DBLP authors": ["Cunxi Yu"], "year": 2020, "MAG papers": [{"PaperId": 3111604831, "PaperTitle": "flowtune practical multi armed bandits in boolean optimization", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "InterLock: An Intercorrelated Logic and Routing Locking.", "DBLP authors": ["Hadi Mardani Kamali", "Kimia Zamiri Azar", "Houman Homayoun", "Avesta Sasan"], "year": 2020, "MAG papers": [{"PaperId": 3111508438, "PaperTitle": "interlock an intercorrelated logic and routing locking", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california davis": 1.0, "george mason university": 3.0}}, {"PaperId": 3083069179, "PaperTitle": "interlock an intercorrelated logic and routing locking", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george mason university": 3.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "Contributions to OpenROAD from Abroad: Experiences and Learnings : Invited Paper.", "DBLP authors": ["Mateus Foga\u00e7a", "Eder Monteiro", "Marcelo Danigno", "Isadora Oliveira", "Paulo F. Butzen", "Ricardo Reis"], "year": 2020, "MAG papers": [{"PaperId": 3111403189, "PaperTitle": "contributions to openroad from abroad experiences and learnings invited paper", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators.", "DBLP authors": ["Shengwen Liang", "Cheng Liu", "Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2020, "MAG papers": [{"PaperId": 3111579839, "PaperTitle": "deepburning gl an automated framework for generating graph neural network accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Power Distribution Network Generation for Optimizing IR-Drop Aware Timing.", "DBLP authors": ["Wen-Hsiang Chang", "Li-Yi Lin", "Yu-Guang Chen", "Mango C.-T. Chao"], "year": 2020, "MAG papers": [{"PaperId": 3113194127, "PaperTitle": "power distribution network generation for optimizing ir drop aware timing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"realtek": 2.0, "national chiao tung university": 1.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient XNOR-free In-Memory BNN Accelerator with Input Distribution Regularization.", "DBLP authors": ["Hyungjun Kim", "Hyunmyung Oh", "Jae-Joon Kim"], "year": 2020, "MAG papers": [{"PaperId": 3113114492, "PaperTitle": "energy efficient xnor free in memory bnn accelerator with input distribution regularization", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "MLCache: A Space-Efficient Cache Scheme based on Reuse Distance and Machine Learning for NVMe SSDs.", "DBLP authors": ["Weiguang Liu", "Jinhua Cui", "Junwei Liu", "Laurence T. Yang"], "year": 2020, "MAG papers": [{"PaperId": 3111699059, "PaperTitle": "mlcache a space efficient cache scheme based on reuse distance and machine learning for nvme ssds", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "DATC RDF-2020: Strengthening the Foundation for Academic Research in IC Physical Design.", "DBLP authors": ["Jianli Chen", "Iris Hui-Ru Jiang", "Jinwook Jung", "Andrew B. Kahng", "Victor N. Kravets", "Yih-Lang Li", "Shih-Ting Lin", "Mingyu Woo"], "year": 2020, "MAG papers": [{"PaperId": 3113325008, "PaperTitle": "datc rdf 2020 strengthening the foundation for academic research in ic physical design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0, "fudan university": 1.0, "university of california san diego": 2.0, "national chiao tung university": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits.", "DBLP authors": ["Hao Chen", "Keren Zhu", "Mingjie Liu", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3111845806, "PaperTitle": "toward silicon proven detailed routing for analog and mixed signal circuits", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "Hotspot Detection via Attention-based Deep Layout Metric Learning.", "DBLP authors": ["Hao Geng", "Haoyu Yang", "Lu Zhang", "Jin Miao", "Fan Yang", "Xuan Zeng", "Bei Yu"], "year": 2020, "MAG papers": [{"PaperId": 3111269108, "PaperTitle": "hotspot detection via attention based deep layout metric learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 4.0, "fudan university": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "MCell: Multi-Row Cell Layout Synthesis with Resource Constrained MAX-SAT Based Detailed Routing.", "DBLP authors": ["Yih-Lang Li", "Shih-Ting Lin", "Shinichi Nishizawa", "Hidetoshi Onodera"], "year": 2020, "MAG papers": [{"PaperId": 3110929613, "PaperTitle": "mcell multi row cell layout synthesis with resource constrained max sat based detailed routing", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyoto university": 1.0, "fukuoka university": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "NeuroMAX: A High Throughput, Multi-Threaded, Log-Based Accelerator for Convolutional Neural Networks.", "DBLP authors": ["Mahmood Azhar Qureshi", "Arslan Munir"], "year": 2020, "MAG papers": [{"PaperId": 3042920209, "PaperTitle": "neuromax a high throughput multi threaded log based accelerator for convolutional neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kansas state university": 2.0}}, {"PaperId": 3113177379, "PaperTitle": "neuromax a high throughput multi threaded log based accelerator for convolutional neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kansas state university": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrent Weight Encoding-based Detection for Bit-Flip Attack on Neural Network Accelerators.", "DBLP authors": ["Qi Liu", "Wujie Wen", "Yanzhi Wang"], "year": 2020, "MAG papers": [{"PaperId": 3112604890, "PaperTitle": "concurrent weight encoding based detection for bit flip attack on neural network accelerators", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 1.0, "lehigh university": 2.0}}], "source": "ES"}, {"DBLP title": "PROS: A Plug-in for Routability Optimization applied in the State-of-the-art commercial EDA tool using deep learning.", "DBLP authors": ["Jingsong Chen", "Jian Kuang", "Guowei Zhao", "Dennis J.-H. Huang", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [{"PaperId": 3110869743, "PaperTitle": "pros a plug in for routability optimization applied in the state of the art commercial eda tool using deep learning", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cadence design systems": 3.0, "the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Hessian-Driven Unequal Protection of DNN Parameters for Robust Inference.", "DBLP authors": ["Saurabh Dash", "Saibal Mukhopadhyay"], "year": 2020, "MAG papers": [{"PaperId": 3110757807, "PaperTitle": "hessian driven unequal protection of dnn parameters for robust inference", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Routability-Driven Complimentary-FET (CFET) Standard Cell Synthesis Framework using SMT.", "DBLP authors": ["Chung-Kuan Cheng", "Chia-Tung Ho", "Daeyeal Lee", "Dongwon Park"], "year": 2020, "MAG papers": [{"PaperId": 3112123566, "PaperTitle": "a routability driven complimentary fet cfet standard cell synthesis framework using smt", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic IR-Drop ECO Optimization by Cell Movement with Current Waveform Staggering and Machine Learning Guidance.", "DBLP authors": ["Xuan-Xue Huang", "Hsien-Chia Chen", "Sheng-Wei Wang", "Iris Hui-Ru Jiang", "Yih-Chih Chou", "Cheng-Hong Tsai"], "year": 2020, "MAG papers": [{"PaperId": 3111793785, "PaperTitle": "dynamic ir drop eco optimization by cell movement with current waveform staggering and machine learning guidance", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0, "national chiao tung university": 1.0, "global unichip corporation": 2.0}}], "source": "ES"}, {"DBLP title": "CCCS: Customized SPICE-level Crossbar-array Circuit Simulator for In-Memory Computing.", "DBLP authors": ["Fan Zhang", "Miao Hu"], "year": 2020, "MAG papers": [{"PaperId": 3116050082, "PaperTitle": "cccs customized spice level crossbar array circuit simulator for in memory computing", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 1.0, "binghamton university": 1.0}}], "source": "ES"}, {"DBLP title": "SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs.", "DBLP authors": ["Yi-Hsiang Lai", "Hongbo Rong", "Size Zheng", "Weihao Zhang", "Xiuping Cui", "Yunshan Jia", "Jie Wang", "Brendan Sullivan", "Zhiru Zhang", "Yun Liang", "Youhui Zhang", "Jason Cong", "Nithin George", "Jose Alvarez", "Christopher J. Hughes", "Pradeep Dubey"], "year": 2020, "MAG papers": [{"PaperId": 3112630515, "PaperTitle": "susy a programming model for productive construction of high performance systolic arrays on fpgas", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cornell university": 3.0, "peking university": 4.0, "intel": 5.0, "university of california los angeles": 2.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "DisQ: A Novel Quantum Output State Classification Method on IBM Quantum Computers using OpenPulse.", "DBLP authors": ["Tirthak Patel", "Devesh Tiwari"], "year": 2020, "MAG papers": [{"PaperId": 3110690321, "PaperTitle": "disq a novel quantum output state classification method on ibm quantum computers using openpulse", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptable and Divergent Synthetic Benchmark Generation for Hardware Security.", "DBLP authors": ["Sarah Amir", "Domenic Forte"], "year": 2020, "MAG papers": [{"PaperId": 3113267236, "PaperTitle": "adaptable and divergent synthetic benchmark generation for hardware security", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Retiming for High-performance Superconductive Circuits with Register Energy Minimization.", "DBLP authors": ["Ting-Ru Lin", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 3111774174, "PaperTitle": "retiming for high performance superconductive circuits with register energy minimization", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Neural-ILT: Migrating ILT to Neural Networks for Mask Printability and Complexity Co-optimization.", "DBLP authors": ["Bentian Jiang", "Lixin Liu", "Yuzhe Ma", "Hang Zhang", "Bei Yu", "Evangeline F. Y. Young"], "year": 2020, "MAG papers": [{"PaperId": 3111433944, "PaperTitle": "neural ilt migrating ilt to neural networks for mask printability and complexity co optimization", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 5.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "XOR-CIM: Compute-In-Memory SRAM Architecture with Embedded XOR Encryption.", "DBLP authors": ["Shanshi Huang", "Hongwu Jiang", "Xiaochen Peng", "Wantong Li", "Shimeng Yu"], "year": 2020, "MAG papers": [{"PaperId": 3113032636, "PaperTitle": "xor cim compute in memory sram architecture with embedded xor encryption", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Dual-Output LUT Merging during FPGA Technology Mapping.", "DBLP authors": ["Feng Wang", "Liren Zhu", "Jiaxi Zhang", "Lei Li", "Yang Zhang", "Guojie Luo"], "year": 2020, "MAG papers": [{"PaperId": 3112230433, "PaperTitle": "dual output lut merging during fpga technology mapping", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huawei": 2.0, "peking university": 4.0}}], "source": "ES"}, {"DBLP title": "Transfer Learning with Bayesian Optimization-Aided Sampling for Efficient AMS Circuit Modeling.", "DBLP authors": ["Juzheng Liu", "Mohsen Hassanpourghadi", "Qiaochu Zhang", "Shiyu Su", "Mike Shuo-Wei Chen"], "year": 2020, "MAG papers": [{"PaperId": 3111306693, "PaperTitle": "transfer learning with bayesian optimization aided sampling for efficient ams circuit modeling", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 5.0}}], "source": "ES"}, {"DBLP title": "Power Side Channel Attack Analysis and Detection.", "DBLP authors": ["Navyata Gattu", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Swaroop Ghosh"], "year": 2020, "MAG papers": [{"PaperId": 3112266185, "PaperTitle": "power side channel attack analysis and detection", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pennsylvania state university": 4.0}}], "source": "ES"}, {"DBLP title": "A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration.", "DBLP authors": ["Tyler Sorensen", "Aninda Manocha", "Esin Tureci", "Marcelo Orenes-Vera", "Juan L. Arag\u00f3n", "Margaret Martonosi"], "year": 2020, "MAG papers": [{"PaperId": 3113361244, "PaperTitle": "a simulator and compiler framework for agile hardware software co design evaluation and exploration", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of murcia": 1.0, "princeton university": 4.0, "university of california santa cruz": 1.0}}], "source": "ES"}, {"DBLP title": "Symbolic Uniform Sampling with XOR Circuits.", "DBLP authors": ["Yen-Ting Lin", "Jie-Hong R. Jiang", "Victor N. Kravets"], "year": 2020, "MAG papers": [{"PaperId": 3111429197, "PaperTitle": "symbolic uniform sampling with xor circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 1.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "DaDu Series - Fast and Efficient Robot Accelerators.", "DBLP authors": ["Yinhe Han", "Yuxin Yang", "Xiaoming Chen", "Shiqi Lian"], "year": 2020, "MAG papers": [{"PaperId": 3111237661, "PaperTitle": "dadu series fast and efficient robot accelerators", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Performance Analysis of Priority-Aware NoCs with Deflection Routing under Traffic Congestion.", "DBLP authors": ["Sumit K. Mandal", "Anish Krishnakumar", "Raid Ayoub", "Michael Kishinevsky", "\u00dcmit Y. Ogras"], "year": 2020, "MAG papers": [{"PaperId": 3113225460, "PaperTitle": "performance analysis of priority aware nocs with deflection routing under traffic congestion", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of wisconsin madison": 3.0, "intel": 2.0}}, {"PaperId": 3048163208, "PaperTitle": "performance analysis of priority aware nocs with deflection routing under traffic congestion", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 2.0, "university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "SynergicLearning: Neural Network-Based Feature Extraction for Highly-Accurate Hyperdimensional Learning.", "DBLP authors": ["Mahdi Nazemi", "Amirhossein Esmaili", "Arash Fayyazi", "Massoud Pedram"], "year": 2020, "MAG papers": [{"PaperId": 3046044665, "PaperTitle": "synergiclearning neural network based feature extraction for highly accurate hyperdimensional learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 4.0}}, {"PaperId": 3112653938, "PaperTitle": "synergiclearning neural network based feature extraction for highly accurate hyperdimensional learning", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Building OpenLANE: A 130nm OpenROAD-based Tapeout- Proven Flow : Invited Paper.", "DBLP authors": ["Mohamed Shalan", "Tim Edwards"], "year": 2020, "MAG papers": [{"PaperId": 3110895593, "PaperTitle": "building openlane a 130nm openroad based tapeout proven flow invited paper", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"american university in cairo": 1.0}}], "source": "ES"}, {"DBLP title": "Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability.", "DBLP authors": ["Chuangtao Chen", "Sen Yang", "Weikang Qian", "Mohsen Imani", "Xunzhao Yin", "Cheng Zhuo"], "year": 2020, "MAG papers": [{"PaperId": 3111851043, "PaperTitle": "optimally approximated and unbiased floating point multiplier with runtime configurability", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 1.0, "university of california irvine": 1.0, "fudan university": 1.0, "zhejiang university": 3.0}}], "source": "ES"}, {"DBLP title": "Problem C: GPU Accelerated Logic Re-simulation : (Invited Talk).", "DBLP authors": ["Yanqing Zhang", "Haoxing Ren", "Ben Keller", "Brucek Khailany"], "year": 2020, "MAG papers": [{"PaperId": 3110821011, "PaperTitle": "problem c gpu accelerated logic re simulation invited talk", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 4.0}}], "source": "ES"}, {"DBLP title": "MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block.", "DBLP authors": ["Qilin Zheng", "Xingchen Li", "Zongwei Wang", "Guangyu Sun", "Yimao Cai", "Ru Huang", "Yiran Chen", "Hai Li"], "year": 2020, "MAG papers": [{"PaperId": 3112466228, "PaperTitle": "mobilattice a depth wise dcnn accelerator with hybrid digital analog nonvolatile processing in memory block", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 6.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Leveraging Weakly-hard Constraints for Improving System Fault Tolerance with Functional and Timing Guarantees.", "DBLP authors": ["Hengyi Liang", "Zhilu Wang", "Ruochen Jiao", "Qi Zhu"], "year": 2020, "MAG papers": [{"PaperId": 3049560336, "PaperTitle": "leveraging weakly hard constraints for improving system fault tolerance with functional and timing guarantees", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "NASCaps: A Framework for Neural Architecture Search to Optimize the Accuracy and Hardware Efficiency of Convolutional Capsule Networks.", "DBLP authors": ["Alberto Marchisio", "Andrea Massa", "Vojtech Mrazek", "Beatrice Bussolino", "Maurizio Martina", "Muhammad Shafique"], "year": 2020, "MAG papers": [{"PaperId": 3074974979, "PaperTitle": "nascaps a framework for neural architecture search to optimize the accuracy and hardware efficiency of convolutional capsule networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brno university of technology": 1.0, "polytechnic university of turin": 3.0, "new york university abu dhabi": 1.0, "vienna university of technology": 1.0}}, {"PaperId": 3111941549, "PaperTitle": "nascaps a framework for neural architecture search to optimize the accuracy and hardware efficiency of convolutional capsule networks", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"polytechnic university of turin": 3.0, "new york university abu dhabi": 1.0, "brno university of technology": 1.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Considering Decoherence Errors in the Simulation of Quantum Circuits Using Decision Diagrams.", "DBLP authors": ["Thomas Grurl", "J\u00fcrgen Fu\u00df", "Robert Wille"], "year": 2020, "MAG papers": [{"PaperId": 3111969679, "PaperTitle": "considering decoherence errors in the simulation of quantum circuits using decision diagrams", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"johannes kepler university of linz": 1.0}}, {"PaperId": 3112948198, "PaperTitle": "considering decoherence errors in the simulation of quantum circuits using decision diagrams", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "AxHLS: Design Space Exploration and High-Level Synthesis of Approximate Accelerators using Approximate Functional Units and Analytical Models.", "DBLP authors": ["Jorge Castro-God\u00ednez", "Juli\u00e1n Mateus-Vargas", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2020, "MAG papers": [{"PaperId": 3110814181, "PaperTitle": "axhls design space exploration and high level synthesis of approximate accelerators using approximate functional units and analytical models", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"new york university abu dhabi": 1.0, "karlsruhe institute of technology": 2.0, "costa rica institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2020 CAD contest in Routing with Cell Movement : Invited Talk.", "DBLP authors": ["Kai-Shun Hu", "Ming-Jen Yang", "Tao-Chun Yu", "Guan-Chuen Chen"], "year": 2020, "MAG papers": [{"PaperId": 3111080566, "PaperTitle": "iccad 2020 cad contest in routing with cell movement invited talk", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "NEST: DIMM based Near-Data-Processing Accelerator for K-mer Counting.", "DBLP authors": ["Wenqin Huangfu", "Krishna T. Malladi", "Shuangchen Li", "Peng Gu", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3111918943, "PaperTitle": "nest dimm based near data processing accelerator for k mer counting", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california santa barbara": 4.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Faultless to a Fault? The Case of Threshold Implementations of Crypto-systems vs Fault Template Attacks.", "DBLP authors": ["Debdeep Mukhopadhyay"], "year": 2020, "MAG papers": [{"PaperId": 3112383468, "PaperTitle": "faultless to a fault the case of threshold implementations of crypto systems vs fault template attacks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology kharagpur": 1.0}}], "source": "ES"}, {"DBLP title": "PSION 2: Optimizing Physical Layout of Wavelength-Routed ONoCs for Laser Power Reduction.", "DBLP authors": ["Alexandre Truppel", "Tsun-Ming Tseng", "Ulf Schlichtmann"], "year": 2020, "MAG papers": [{"PaperId": 3110707093, "PaperTitle": "psion 2 optimizing physical layout of wavelength routed onocs for laser power reduction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "A Many-Core Accelerator Design for On-Chip Deep Reinforcement Learning.", "DBLP authors": ["Ying Wang", "Mengdi Wang", "Bing Li", "Huawei Li", "Xiaowei Li"], "year": 2020, "MAG papers": [{"PaperId": 3111884232, "PaperTitle": "a many core accelerator design for on chip deep reinforcement learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 4.0, "capital normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Cell Library Characterization using Machine Learning for Design Technology Co-Optimization.", "DBLP authors": ["Florian Klemme", "Yogesh Singh Chauhan", "J\u00f6rg Henkel", "Hussam Amrouch"], "year": 2020, "MAG papers": [{"PaperId": 3113296849, "PaperTitle": "cell library characterization using machine learning for design technology co optimization", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 2.0, "university of stuttgart": 1.0, "indian institutes of technology": 1.0}}], "source": "ES"}, {"DBLP title": "ABACUS: Address-partitioned Bloom filter on Address Checking for UniquenesS in IoT Blockchain.", "DBLP authors": ["Tianyu Wang", "Wenbin Zhu", "Qun Ma", "Zhaoyan Shen", "Zili Shao"], "year": 2020, "MAG papers": [{"PaperId": 3111352448, "PaperTitle": "abacus address partitioned bloom filter on address checking for uniqueness in iot blockchain", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 2.0, "shandong university": 3.0}}], "source": "ES"}, {"DBLP title": "SWIPE: Enhancing Robustness of ReRAM Crossbars for In-memory Computing.", "DBLP authors": ["Sujan K. Gonugondla", "Ameya D. Patil", "Naresh R. Shanbhag"], "year": 2020, "MAG papers": [{"PaperId": 3113179799, "PaperTitle": "swipe enhancing robustness of reram crossbars for in memory computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "RTL-to-GDS Design Tools for Monolithic 3D ICs.", "DBLP authors": ["Jinwoo Kim", "Gauthaman Murali", "Pruek Vanna-Iampikul", "Edward Lee", "Daehyun Kim", "Arjun Chaudhuri", "Sanmitra Banerjee", "Krishnendu Chakrabarty", "Saibal Mukhopadhyay", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3113040201, "PaperTitle": "rtl to gds design tools for monolithic 3d ics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 7.0, "duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Cardiac Intervention Assistance: Hardware-aware Neural Architecture Exploration for Real-Time 3D Cardiac Cine MRI Segmentation.", "DBLP authors": ["Dewen Zeng", "Weiwen Jiang", "Tianchen Wang", "Xiaowei Xu", "Haiyun Yuan", "Meiping Huang", "Jian Zhuang", "Jingtong Hu", "Yiyu Shi"], "year": 2020, "MAG papers": [{"PaperId": 3112527549, "PaperTitle": "towards cardiac intervention assistance hardware aware neural architecture exploration for real time 3d cardiac cine mri segmentation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of notre dame": 4.0, "university of pittsburgh": 1.0, "cardiovascular institute of the south": 3.0, "boston children s hospital": 1.0}}, {"PaperId": 3049464268, "PaperTitle": "towards cardiac intervention assistance hardware aware neural architecture exploration for real time 3d cardiac cine mri segmentation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 1.0, "university of notre dame": 3.0, "cardiovascular institute of the south": 3.0, "association for computing machinery": 1.0, "boston children s hospital": 1.0}}], "source": "ES"}, {"DBLP title": "Guiding Template Design for Lamellar DSA with Multiple Patterning and Self-Aligned Via Process.", "DBLP authors": ["An-Jie Shih", "Shao-Yun Fang", "Yi-Yu Liu"], "year": 2020, "MAG papers": [{"PaperId": 3117995370, "PaperTitle": "guiding template design for lamellar dsa with multiple patterning and self aligned via process", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "F2VD: Fluid Rates to Virtual Deadlines for Precise Mixed-Criticality Scheduling on a Varying-Speed Processor.", "DBLP authors": ["Kecheng Yang", "Ashikahmed Bhuiyan", "Zhishan Guo"], "year": 2020, "MAG papers": [{"PaperId": 3112782983, "PaperTitle": "f2vd fluid rates to virtual deadlines for precise mixed criticality scheduling on a varying speed processor", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas state university": 1.0, "university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "Bayesian Accuracy Analysis of Stochastic Circuits.", "DBLP authors": ["Timothy J. Baker", "John P. Hayes"], "year": 2020, "MAG papers": [{"PaperId": 3112308382, "PaperTitle": "bayesian accuracy analysis of stochastic circuits", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "A CAD-based methodology to optimize HLS code via the Roofline model.", "DBLP authors": ["Marco Siracusa", "Marco Rabozzi", "Emanuele Del Sozzo", "Lorenzo Di Tucci", "Samuel Williams", "Marco D. Santambrogio"], "year": 2020, "MAG papers": [{"PaperId": 3111765144, "PaperTitle": "a cad based methodology to optimize hls code via the roofline model", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of milan": 3.0, "lawrence berkeley national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "DAMO: Deep Agile Mask Optimization for Full Chip Scale.", "DBLP authors": ["Guojin Chen", "Wanli Chen", "Yuzhe Ma", "Haoyu Yang", "Bei Yu"], "year": 2020, "MAG papers": [{"PaperId": 3047198287, "PaperTitle": "damo deep agile mask optimization for full chip scale", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 5.0}}, {"PaperId": 3112693398, "PaperTitle": "damo deep agile mask optimization for full chip scale", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Robot Scene Perception Algorithms.", "DBLP authors": ["Yanqi Liu", "Can Eren Derman", "Giuseppe Calderoni", "R. Iris Bahar"], "year": 2020, "MAG papers": [{"PaperId": 3112137689, "PaperTitle": "hardware acceleration of robot scene perception algorithms", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 3.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Automated Synthesis of Custom Networks-on-Chip for Real World Applications.", "DBLP authors": ["Anup Gangwar", "Nitin Kumar Agarwal", "Ravishankar Sreedharan", "Ambica Prasad", "Sri Harsha Gade", "Zheng Xu"], "year": 2020, "MAG papers": [{"PaperId": 3110910439, "PaperTitle": "automated synthesis of custom networks on chip for real world applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SODA: a New Synthesis Infrastructure for Agile Hardware Design of Machine Learning Accelerators.", "DBLP authors": ["Marco Minutoli", "Vito Giovanni Castellana", "Cheng Tan", "Joseph B. Manzano", "Vinay Amatya", "Antonino Tumeo", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "MAG papers": [{"PaperId": 3111809341, "PaperTitle": "soda a new synthesis infrastructure for agile hardware design of machine learning accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pacific northwest national laboratory": 6.0, "harvard university": 2.0}}], "source": "ES"}, {"DBLP title": "Bridging Academic Open-Source EDA to Real-World Usability.", "DBLP authors": ["Austin Rovinski", "Tutu Ajayi", "Minsoo Kim", "Guanru Wang", "Mehdi Saligane"], "year": 2020, "MAG papers": [{"PaperId": 3112095301, "PaperTitle": "bridging academic open source eda to real world usability", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 4.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal Layout Synthesis for Quantum Computing.", "DBLP authors": ["Bochen Tan", "Jason Cong"], "year": 2020, "MAG papers": [{"PaperId": 3111189158, "PaperTitle": "optimal layout synthesis for quantum computing", "Year": 2020, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california los angeles": 2.0}}, {"PaperId": 3046669005, "PaperTitle": "optimal layout synthesis for quantum computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "fuseGNN: Accelerating Graph Convolutional Neural Network Training on GPGPU.", "DBLP authors": ["Zhaodong Chen", "Mingyu Yan", "Maohua Zhu", "Lei Deng", "Guoqi Li", "Shuangchen Li", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3111142806, "PaperTitle": "fusegnn accelerating graph convolutional neural network training on gpgpu", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california santa barbara": 5.0, "tsinghua university": 1.0, "alibaba group": 1.0}}], "source": "ES"}, {"DBLP title": "IoT-CAD: Context-Aware Adaptive Anomaly Detection in IoT Systems Through Sensor Association.", "DBLP authors": ["Rozhin Yasaei", "Felix Hernandez", "Mohammad Abdullah Al Faruque"], "year": 2020, "MAG papers": [{"PaperId": 3112352665, "PaperTitle": "iot cad context aware adaptive anomaly detection in iot systems through sensor association", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-based Low-Batch Training Accelerator for Modern CNNs Featuring High Bandwidth Memory.", "DBLP authors": ["Shreyas K. Venkataramanaiah", "Han-Sok Suh", "Shihui Yin", "Eriko Nurvitadhi", "Aravind Dasu", "Yu Cao", "Jae-Sun Seo"], "year": 2020, "MAG papers": [{"PaperId": 3112412839, "PaperTitle": "fpga based low batch training accelerator for modern cnns featuring high bandwidth memory", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"arizona state university": 5.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "A Monte Carlo Tree Search Framework for Quantum Circuit Transformation.", "DBLP authors": ["Xiangzhen Zhou", "Yuan Feng", "Sanjiang Li"], "year": 2020, "MAG papers": [{"PaperId": 3081075719, "PaperTitle": "a monte carlo tree search framework for quantum circuit transformation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of technology sydney": 3.0}}, {"PaperId": 3113038729, "PaperTitle": "a monte carlo tree search framework for quantum circuit transformation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of technology sydney": 3.0}}], "source": "ES"}, {"DBLP title": "New Passive and Active Attacks on Deep Neural Networks in Medical Applications.", "DBLP authors": ["Cheng Gongye", "Hongjia Li", "Xiang Zhang", "Majid Sabbagh", "Geng Yuan", "Xue Lin", "Thomas Wahl", "Yunsi Fei"], "year": 2020, "MAG papers": [{"PaperId": 3110661837, "PaperTitle": "new passive and active attacks on deep neural networks in medical applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northeastern university": 8.0}}], "source": "ES"}, {"DBLP title": "Hybrid Binary-Unary Truncated Multiplication for DSP Applications on FPGAs.", "DBLP authors": ["S. Rasoul Faraji", "Kia Bazargan"], "year": 2020, "MAG papers": [{"PaperId": 3111825219, "PaperTitle": "hybrid binary unary truncated multiplication for dsp applications on fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Effective Analog/Mixed-Signal Circuit Placement Considering System Signal Flow.", "DBLP authors": ["Keren Zhu", "Hao Chen", "Mingjie Liu", "Xiyuan Tang", "Nan Sun", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3110662855, "PaperTitle": "effective analog mixed signal circuit placement considering system signal flow", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "COALA: Concurrently Assigning Wire Segments to Layers for 2D Global Routing.", "DBLP authors": ["Yun-Jhe Jiang", "Shao-Yun Fang"], "year": 2020, "MAG papers": [{"PaperId": 3112037178, "PaperTitle": "coala concurrently assigning wire segments to layers for 2d global routing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "CONTRA: Area-Constrained Technology Mapping Framework For Memristive Memory Processing Unit.", "DBLP authors": ["Debjyoti Bhattacharjee", "Anupam Chattopadhyay", "Srijit Dutta", "Ronny Ronen", "Shahar Kvatinsky"], "year": 2020, "MAG papers": [{"PaperId": 3110943517, "PaperTitle": "contra area constrained technology mapping framework for memristive memory processing unit", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 1.0, "nanyang technological university": 1.0, "samsung": 1.0, "technion israel institute of technology": 2.0}}, {"PaperId": 3082229770, "PaperTitle": "contra area constrained technology mapping framework for memristive memory processing unit", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"samsung": 1.0, "nanyang technological university": 1.0, "technion israel institute of technology": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Full-Chip Thermal Map Estimation for Commercial Multi-Core CPUs with Generative Adversarial Learning.", "DBLP authors": ["Wentian Jin", "Sheriff Sadiqbatcha", "Jinwei Zhang", "Sheldon X.-D. Tan"], "year": 2020, "MAG papers": [{"PaperId": 3117902010, "PaperTitle": "full chip thermal map estimation for commercial multi core cpus with generative adversarial learning", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california": 4.0}}], "source": "ES"}, {"DBLP title": "Know the Unknowns: Addressing Disturbances and Uncertainties in Autonomous Systems : Invited Paper.", "DBLP authors": ["Qi Zhu", "Wenchao Li", "Hyoseung Kim", "Yecheng Xiang", "Kacper Wardega", "Zhilu Wang", "Yixuan Wang", "Hengyi Liang", "Chao Huang", "Jiameng Fan", "Hyunjong Choi"], "year": 2020, "MAG papers": [{"PaperId": 3111799874, "PaperTitle": "know the unknowns addressing disturbances and uncertainties in autonomous systems invited paper", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northwestern university": 5.0, "boston university": 3.0, "university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Control Adaptation with Safety Guarantees for Learning-Enabled Cyber-Physical Systems.", "DBLP authors": ["Yixuan Wang", "Chao Huang", "Qi Zhu"], "year": 2020, "MAG papers": [{"PaperId": 3049327451, "PaperTitle": "energy efficient control adaptation with safety guarantees for learning enabled cyber physical systems", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northwestern university": 3.0}}], "source": "ES"}, {"DBLP title": "Personalized Deep Learning for Ventricular Arrhythmias Detection on Medical loT Systems.", "DBLP authors": ["Zhenge Jia", "Zhepeng Wang", "Feng Hong", "Lichuan Ping", "Yiyu Shi", "Jingtong Hu"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Intelligent Design Automation for 2.5/3D Heterogeneous SoC Integration.", "DBLP authors": ["Iris Hui-Ru Jiang", "Yao-Wen Chang", "Jiun-Lang Huang", "Chung-Ping Chen"], "year": 2020, "MAG papers": [{"PaperId": 3111999164, "PaperTitle": "intelligent design automation for 2 5 3d heterogeneous soc integration", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints.", "DBLP authors": ["Jiaqi Gu", "Zixuan Jiang", "Yibo Lin", "David Z. Pan"], "year": 2020, "MAG papers": [{"PaperId": 3113270449, "PaperTitle": "dreamplace 3 0 multi electrostatics based robust vlsi placement with region constraints", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 1.0, "university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Routability-Aware Pin Access Optimization for Monolithic 3D Designs.", "DBLP authors": ["Run-Yi Wang", "Yao-Wen Chang"], "year": 2020, "MAG papers": [{"PaperId": 3111123940, "PaperTitle": "routability aware pin access optimization for monolithic 3d designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Your Agile Open Source HW Stinks (Because It Is Not a System).", "DBLP authors": ["Michael Bedford Taylor"], "year": 2020, "MAG papers": [{"PaperId": 3113120141, "PaperTitle": "your agile open source hw stinks because it is not a system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "JKQ: JKU Tools for Quantum Computing.", "DBLP authors": ["Robert Wille", "Stefan Hillmich", "Lukas Burgholzer"], "year": 2020, "MAG papers": [{"PaperId": 3111803993, "PaperTitle": "jkq jku tools for quantum computing", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"johannes kepler university of linz": 3.0}}], "source": "ES"}, {"DBLP title": "Electromigration Immortality Check considering Joule Heating Effect for Multisegment Wires.", "DBLP authors": ["Mohammadamir Kavousi", "Liang Chen", "Sheldon X.-D. Tan"], "year": 2020, "MAG papers": [{"PaperId": 3117522053, "PaperTitle": "electromigration immortality check considering joule heating effect for multisegment wires", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california": 3.0}}], "source": "ES"}, {"DBLP title": "Towards Assurance Evaluation of Autonomous Systems.", "DBLP authors": ["Steven Beland", "Isaac Chang", "Alexander Chen", "Matthew Moser", "James L. Paunicka", "Douglas Stuart", "John Vian", "Christina Westover", "Huafeng Yu"], "year": 2020, "MAG papers": [{"PaperId": 3112908939, "PaperTitle": "towards assurance evaluation of autonomous systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Routing-Free Crosstalk Prediction.", "DBLP authors": ["Rongjian Liang", "Zhiyao Xie", "Jinwook Jung", "Vishnavi Chauha", "Yiran Chen", "Jiang Hu", "Hua Xiang", "Gi-Joon Nam"], "year": 2020, "MAG papers": [{"PaperId": 3113078536, "PaperTitle": "routing free crosstalk prediction", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas a m university": 3.0, "duke university": 2.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "HyperTune: Dynamic Hyperparameter Tuning for Efficient Distribution of DNN Training Over Heterogeneous Systems.", "DBLP authors": ["Ali Heydari Gorji", "Siavash Rezaei", "Mahdi Torabzadehkashi", "Hossein Bobarshad", "Vladimir Castro Alves", "Pai H. Chou"], "year": 2020, "MAG papers": [{"PaperId": 3042522915, "PaperTitle": "hypertune dynamic hyperparameter tuning for efficient distribution of dnn training over heterogeneous systems", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california irvine": 3.0}}, {"PaperId": 3112377553, "PaperTitle": "hypertune dynamic hyperparameter tuning for efficient distribution of dnn training over heterogeneous systems", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Seed-and-Vote based In-Memory Accelerator for DNA Read Mapping.", "DBLP authors": ["Ann Franchesca Laguna", "Hasindu Gamaarachchi", "Xunzhao Yin", "Michael T. Niemier", "Sri Parameswaran", "Xiaobo Sharon Hu"], "year": 2020, "MAG papers": [{"PaperId": 3110777056, "PaperTitle": "seed and vote based in memory accelerator for dna read mapping", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of new south wales": 2.0, "university of notre dame": 3.0, "zhejiang university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Target Function Approximation for Stochastic Circuit Minimization.", "DBLP authors": ["Chen Wang", "Weihua Xiao", "John P. Hayes", "Weikang Qian"], "year": 2020, "MAG papers": [{"PaperId": 3111924917, "PaperTitle": "exploring target function approximation for stochastic circuit minimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "/TPlace: Machine Learning-Based Delay-Aware Transistor Placement for Standard Cell Synthesis.", "DBLP authors": ["Tai-Cheng Lee", "Cheng-Yen Yang", "Yih-Lang Li"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "DP-MAP: Towards Resistive Dot-Product Engines with Improved Precision.", "DBLP authors": ["Necati Uysal", "Baogang Zhang", "Sumit Kumar Jha", "Rickard Ewetz"], "year": 2020, "MAG papers": [{"PaperId": 3111555441, "PaperTitle": "dp map towards resistive dot product engines with improved precision", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of central florida": 3.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Detection Through Deep Neural Networks: A Reservoir Computing Approach for MIMO-OFDM Symbol Detection.", "DBLP authors": ["Kangjun Bai", "Lingjia Liu", "Zhou Zhou", "Yang Yi"], "year": 2020, "MAG papers": [{"PaperId": 3112413575, "PaperTitle": "detection through deep neural networks a reservoir computing approach for mimo ofdm symbol detection", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "Hybrid-Shield: Accurate and Efficient Cross-Layer Countermeasure for Run-Time Detection and Mitigation of Cache-Based Side-Channel Attacks.", "DBLP authors": ["Han Wang", "Hossein Sayadi", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "year": 2020, "MAG papers": [{"PaperId": 3111712354, "PaperTitle": "hybrid shield accurate and efficient cross layer countermeasure for run time detection and mitigation of cache based side channel attacks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california davis": 2.0, "george mason university": 2.0, "california state university long beach": 1.0}}], "source": "ES"}, {"DBLP title": "A Customized Graph Neural Network Model for Guiding Analog IC Placement.", "DBLP authors": ["Yaguang Li", "Yishuang Lin", "Meghna Madhusudan", "Arvind K. Sharma", "Wenbin Xu", "Sachin S. Sapatnekar", "Ramesh Harjani", "Jiang Hu"], "year": 2020, "MAG papers": [{"PaperId": 3113090643, "PaperTitle": "a customized graph neural network model for guiding analog ic placement", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of minnesota": 4.0, "texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "PUF-G: A CAD Framework for Automated Assessment of Provable Learnability from Formal PUF Representations.", "DBLP authors": ["Durba Chatterjee", "Debdeep Mukhopadhyay", "Aritra Hazra"], "year": 2020, "MAG papers": [{"PaperId": 3112568247, "PaperTitle": "puf g a cad framework for automated assessment of provable learnability from formal puf representations", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "SF-GRASS: Solver-Free Graph Spectral Sparsification.", "DBLP authors": ["Ying Zhang", "Zhiqiang Zhao", "Zhuo Feng"], "year": 2020, "MAG papers": [{"PaperId": 3112256134, "PaperTitle": "sf grass solver free graph spectral sparsification", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stevens institute of technology": 2.0, "michigan technological university": 1.0}}, {"PaperId": 3062934565, "PaperTitle": "sf grass solver free graph spectral sparsification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stevens institute of technology": 2.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "BoMaNet: Boolean Masking of an Entire Neural Network.", "DBLP authors": ["Anuj Dubey", "Rosario Cammarota", "Aydin Aysu"], "year": 2020, "MAG papers": [{"PaperId": 3035826889, "PaperTitle": "bomanet boolean masking of an entire neural network", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 1.0, "north carolina state university": 2.0}}, {"PaperId": 3110986688, "PaperTitle": "bomanet boolean masking of an entire neural network", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"north carolina state university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Laser Attack Benchmark Suite.", "DBLP authors": ["Burin Amornpaisannon", "Andreas Diavastos", "Li-Shiuan Peh", "Trevor E. Carlson"], "year": 2020, "MAG papers": [{"PaperId": 3113338136, "PaperTitle": "laser attack benchmark suite", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerating 3D Vertical Resistive Memories with Opportunistic Write Latency Reduction.", "DBLP authors": ["Wen Wen", "Youtao Zhang", "Jun Yang"], "year": 2020, "MAG papers": [{"PaperId": 3113351076, "PaperTitle": "accelerating 3d vertical resistive memories with opportunistic write latency reduction", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Structural Synthesis of Operational Amplifiers Based on Functional Block Modeling.", "DBLP authors": ["Inga Abel", "Helmut Graeb"], "year": 2020, "MAG papers": [{"PaperId": 3112638470, "PaperTitle": "structural synthesis of operational amplifiers based on functional block modeling", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Test Generation using Reinforcement Learning for Delay-based Side-Channel Analysis.", "DBLP authors": ["Zhixin Pan", "Jennifer Sheldon", "Prabhat Mishra"], "year": 2020, "MAG papers": [{"PaperId": 3111154820, "PaperTitle": "test generation using reinforcement learning for delay based side channel analysis", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Dali: A Gridded Cell Placement Flow.", "DBLP authors": ["Yihang Yang", "Jiayuan He", "Rajit Manohar"], "year": 2020, "MAG papers": [{"PaperId": 3112254183, "PaperTitle": "dali a gridded cell placement flow", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"yale university": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Coupling Extraction and Optimization for Heterogeneous 2.5D Chiplet-Package Co-Design.", "DBLP authors": ["M. D. Arafat Kabir", "Dusan Petranovic", "Yarui Peng"], "year": 2020, "MAG papers": [{"PaperId": 3111366804, "PaperTitle": "coupling extraction and optimization for heterogeneous 2 5d chiplet package co design", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of arkansas": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Fundamental Limits on the Precision of In-memory Architectures.", "DBLP authors": ["Sujan K. Gonugondla", "Charbel Sakr", "Hassan Dbouk", "Naresh R. Shanbhag"], "year": 2020, "MAG papers": [{"PaperId": 3112860454, "PaperTitle": "fundamental limits on the precision of in memory architectures", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Fast IR Drop Estimation with Machine Learning : Invited Paper.", "DBLP authors": ["Zhiyao Xie", "Hai Li", "Xiaoqing Xu", "Jiang Hu", "Yiran Chen"], "year": 2020, "MAG papers": [{"PaperId": 3112831165, "PaperTitle": "fast ir drop estimation with machine learning invited paper", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"duke university": 3.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "A Lightweight Approach to Detect Malicious/Unexpected Changes in the Error Rates of NISQ Computers.", "DBLP authors": ["Nikita Acharya", "Samah Mohamed Saeed"], "year": 2020, "MAG papers": [{"PaperId": 3112451699, "PaperTitle": "a lightweight approach to detect malicious unexpected changes in the error rates of nisq computers", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"city university of new york": 2.0}}], "source": "ES"}, {"DBLP title": "Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs.", "DBLP authors": ["Sai Surya Kiran Pentapati", "Kyungwook Chang", "Vassilios Gerousis", "Rwik Sengupta", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3111761932, "PaperTitle": "pin 3d a physical synthesis and post layout optimization flow for heterogeneous monolithic 3d ics", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 3.0, "samsung": 2.0}}], "source": "ES"}, {"DBLP title": "NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex Structures.", "DBLP authors": ["Kimia Zamiri Azar", "Hadi Mardani Kamali", "Houman Homayoun", "Avesta Sasan"], "year": 2020, "MAG papers": [{"PaperId": 3111808482, "PaperTitle": "nngsat neural network guided sat attack on logic locked complex structures", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"george mason university": 3.0, "university of california davis": 1.0}}, {"PaperId": 3083394502, "PaperTitle": "nngsat neural network guided sat attack on logic locked complex structures", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george mason university": 3.0, "university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "CleaNN: Accelerated Trojan Shield for Embedded Neural Networks.", "DBLP authors": ["Mojan Javaheripi", "Mohammad Samragh", "Gregory Fields", "Tara Javidi", "Farinaz Koushanfar"], "year": 2020, "MAG papers": [{"PaperId": 3111943226, "PaperTitle": "cleann accelerated trojan shield for embedded neural networks", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 5.0}}, {"PaperId": 3083045783, "PaperTitle": "cleann accelerated trojan shield for embedded neural networks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 5.0}}], "source": "ES"}, {"DBLP title": "A general approach for identifying hierarchical symmetry constraints for analog circuit layout.", "DBLP authors": ["Kishor Kunal", "Jitesh Poojary", "Tonmoy Dhar", "Meghna Madhusudan", "Ramesh Harjani", "Sachin S. Sapatnekar"], "year": 2020, "MAG papers": [{"PaperId": 3112236443, "PaperTitle": "a general approach for identifying hierarchical symmetry constraints for analog circuit layout", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of minnesota": 6.0}}, {"PaperId": 3090455477, "PaperTitle": "a general approach for identifying hierarchical symmetry constraints for analog circuit layout", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of minnesota": 5.0, "association for computing machinery": 1.0}}], "source": "ES"}, {"DBLP title": "DNNExplorer: A Framework for Modeling and Exploring a Novel Paradigm of FPGA-based DNN Accelerator.", "DBLP authors": ["Xiaofan Zhang", "Hanchen Ye", "Junsong Wang", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei Hwu", "Deming Chen"], "year": 2020, "MAG papers": [{"PaperId": 3082569543, "PaperTitle": "dnnexplorer a framework for modeling and exploring a novel paradigm of fpga based dnn accelerator", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of illinois at urbana champaign": 4.0, "ibm": 1.0}}, {"PaperId": 3112948415, "PaperTitle": "dnnexplorer a framework for modeling and exploring a novel paradigm of fpga based dnn accelerator", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of illinois at urbana champaign": 4.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "VLSI Placement Parameter Optimization using Deep Reinforcement Learning.", "DBLP authors": ["Anthony Agnesina", "Kyungwook Chang", "Sung Kyu Lim"], "year": 2020, "MAG papers": [{"PaperId": 3110928049, "PaperTitle": "vlsi placement parameter optimization using deep reinforcement learning", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Missing Pieces of Open Design Enablement: A Recent History of Google Efforts : lnvited Paper.", "DBLP authors": ["Tim Ansell", "Mehdi Saligane"], "year": 2020, "MAG papers": [{"PaperId": 3112615326, "PaperTitle": "the missing pieces of open design enablement a recent history of google efforts lnvited paper", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"google": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Agile SoC Development with Open ESP : Invited Paper.", "DBLP authors": ["Paolo Mantovani", "Davide Giri", "Giuseppe Di Guglielmo", "Luca Piccolboni", "Joseph Zuckerman", "Emilio G. Cota", "Michele Petracca", "Christian Pilato", "Luca P. Carloni"], "year": 2020, "MAG papers": [{"PaperId": 3111860342, "PaperTitle": "agile soc development with open esp invited paper", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"columbia university": 9.0}}], "source": "ES"}]