$date
	Mon Dec 30 11:02:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$var integer 32 $ period [31:0] $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 $
0#
0"
0!
$end
#3
1"
#5
1!
1#
#6
0!
0"
#9
1!
1"
#10
0!
0#
#12
0"
#15
1!
1"
1#
#18
0!
0"
#20
0#
#21
1"
#24
0"
#25
1#
#27
1!
1"
#30
0!
0"
0#
#33
1"
#35
1!
1#
#36
0!
0"
#39
1!
1"
#40
0!
0#
#42
0"
#45
1!
1"
1#
#48
0!
0"
#50
0#
#51
1"
#54
0"
#55
1#
#57
1!
1"
#60
0!
0"
0#
#63
1"
#65
1!
1#
#66
0!
0"
#69
1!
1"
#70
0!
0#
#72
0"
#75
1!
1"
1#
#78
0!
0"
#80
0#
#81
1"
#84
0"
#85
1#
#87
1!
1"
#90
0!
0"
0#
#93
1"
#95
1!
1#
#96
0!
0"
#99
1!
1"
#100
0!
0#
