

================================================================
== Vitis HLS Report for 'instrumentation_wrapper'
================================================================
* Date:           Wed Aug  7 11:37:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_instrwrap
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versal
* Target device:  xcvm1802-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.351 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3|  9.900 ns|  9.900 ns|    1|    1|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln258_entry_proc_fu_120                                 |entry_proc                                        |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        |call_ln265_move_ap_uint_8_s_fu_127                           |move_ap_uint_8_s                                  |        0|        0|      0 ns|      0 ns|    1|    1|  yes(flp)|
        |grp_instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s_fu_135  |instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s  |        2|        2|  6.600 ns|  6.600 ns|    1|    1|  yes(flp)|
        |grp_move_ap_uint_392_s_fu_172                                |move_ap_uint_392_s                                |        1|        1|  3.300 ns|  3.300 ns|    1|    1|  yes(flp)|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cfg_c = alloca i64 1" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 9 'alloca' 'cfg_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 10 [1/1] (1.00ns)   --->   "%cfg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cfg" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 10 'read' 'cfg_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 126 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 11 [1/1] (0.84ns)   --->   "%call_ln258 = call void @entry_proc, i32 %cfg_read, i32 %cfg_c" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 11 'call' 'call_ln258' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%call_ln265 = call void @move<ap_uint<8> >, i8 %finnox, i8 %finnox0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:265]   --->   Operation 12 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [3/3] (0.00ns)   --->   "%call_ln268 = call void @instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >, i32 %cfg_c, i32 %status, i32 %latency, i32 %interval, i32 %checksum, i392 %finnix0, i32 %cnt_clk_V, i1 %timestamp_ovf, i5 %icnt_V, i400 %lfsr_V, i8 %finnox0, i1 %timestamp_unf, i32 %last_latency_V, i32 %ts1_V, i32 %last_interval_V, i8 %pkts_V, i32 %last_checksum_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:268]   --->   Operation 13 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [2/3] (0.00ns)   --->   "%call_ln268 = call void @instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >, i32 %cfg_c, i32 %status, i32 %latency, i32 %interval, i32 %checksum, i392 %finnix0, i32 %cnt_clk_V, i1 %timestamp_ovf, i5 %icnt_V, i400 %lfsr_V, i8 %finnox0, i1 %timestamp_unf, i32 %last_latency_V, i32 %ts1_V, i32 %last_interval_V, i8 %pkts_V, i32 %last_checksum_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:268]   --->   Operation 14 'call' 'call_ln268' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.33>
ST_5 : Operation 15 [1/3] (0.33ns)   --->   "%call_ln268 = call void @instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >, i32 %cfg_c, i32 %status, i32 %latency, i32 %interval, i32 %checksum, i392 %finnix0, i32 %cnt_clk_V, i1 %timestamp_ovf, i5 %icnt_V, i400 %lfsr_V, i8 %finnox0, i1 %timestamp_unf, i32 %last_latency_V, i32 %ts1_V, i32 %last_interval_V, i8 %pkts_V, i32 %last_checksum_V" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:268]   --->   Operation 15 'call' 'call_ln268' <Predicate = true> <Delay = 0.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln271 = call void @move<ap_uint<392> >, i392 %finnix, i392 %finnix0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:271]   --->   Operation 16 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln271 = call void @move<ap_uint<392> >, i392 %finnix, i392 %finnix0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:271]   --->   Operation 17 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @cfg_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %cfg_c, i32 %cfg_c" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 18 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln258 = specinterface void @_ssdm_op_SpecInterface, i32 %cfg_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 19 'specinterface' 'specinterface_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln258 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_11" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:258]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @finnix0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i392 %finnix0, i392 %finnix0"   --->   Operation 21 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @finnox0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %finnox0, i8 %finnox0"   --->   Operation 22 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln240 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:240]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln240 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:240]   --->   Operation 24 'specinterface' 'specinterface_ln240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix, void @empty_4, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i392 %finnix"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox, void @empty_4, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %finnox"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cfg"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cfg, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cfg, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %latency"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %latency, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %latency, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %interval"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %interval, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %interval, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %checksum"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %checksum, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %checksum, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [/scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/output_tfc_w1a1_VMK180/instrumentation_wrapper/top_instrumentation_wrapper.cpp:273]   --->   Operation 46 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ finnix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ finnox]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cfg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ latency]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ interval]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ checksum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finnox0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ finnix0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ cnt_clk_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ timestamp_ovf]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ icnt_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ lfsr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ timestamp_unf]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_latency_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ts1_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_interval_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pkts_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_checksum_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cfg_c                      (alloca              ) [ 001111111]
cfg_read                   (read                ) [ 000000000]
call_ln258                 (call                ) [ 000000000]
call_ln265                 (call                ) [ 000000000]
call_ln268                 (call                ) [ 000000000]
call_ln271                 (call                ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specinterface_ln258        (specinterface       ) [ 000000000]
specdataflowpipeline_ln258 (specdataflowpipeline) [ 000000000]
empty_32                   (specchannel         ) [ 000000000]
empty_33                   (specchannel         ) [ 000000000]
spectopmodule_ln240        (spectopmodule       ) [ 000000000]
specinterface_ln240        (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
ret_ln273                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="finnix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnix"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="finnox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnox"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cfg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="latency">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latency"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="interval">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interval"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="checksum">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checksum"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finnox0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnox0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="finnix0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnix0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cnt_clk_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt_clk_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="timestamp_ovf">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp_ovf"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="icnt_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icnt_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lfsr_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="timestamp_unf">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp_unf"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="last_latency_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_latency_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ts1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ts1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="last_interval_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_interval_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pkts_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkts_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="last_checksum_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_checksum_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="move<ap_uint<8> >"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="move<ap_uint<392> >"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnix0_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="finnox0_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="cfg_c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cfg_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cfg_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cfg_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="call_ln258_entry_proc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln258/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="call_ln265_move_ap_uint_8_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln265/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="32" slack="0"/>
<pin id="140" dir="0" index="4" bw="32" slack="0"/>
<pin id="141" dir="0" index="5" bw="32" slack="0"/>
<pin id="142" dir="0" index="6" bw="392" slack="0"/>
<pin id="143" dir="0" index="7" bw="32" slack="0"/>
<pin id="144" dir="0" index="8" bw="1" slack="0"/>
<pin id="145" dir="0" index="9" bw="5" slack="0"/>
<pin id="146" dir="0" index="10" bw="400" slack="0"/>
<pin id="147" dir="0" index="11" bw="8" slack="0"/>
<pin id="148" dir="0" index="12" bw="1" slack="0"/>
<pin id="149" dir="0" index="13" bw="32" slack="0"/>
<pin id="150" dir="0" index="14" bw="32" slack="0"/>
<pin id="151" dir="0" index="15" bw="32" slack="0"/>
<pin id="152" dir="0" index="16" bw="8" slack="0"/>
<pin id="153" dir="0" index="17" bw="32" slack="0"/>
<pin id="154" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln268/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_move_ap_uint_392_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="392" slack="0"/>
<pin id="175" dir="0" index="2" bw="392" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/6 "/>
</bind>
</comp>

<comp id="180" class="1005" name="cfg_c_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cfg_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="135" pin=5"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="135" pin=6"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="135" pin=7"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="135" pin=8"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="135" pin=9"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="135" pin=10"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="135" pin=11"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="135" pin=12"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="135" pin=13"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="135" pin=14"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="135" pin=15"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="135" pin=16"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="135" pin=17"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="110" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: finnix | {7 }
	Port: status | {5 }
	Port: latency | {5 }
	Port: interval | {5 }
	Port: checksum | {5 }
	Port: finnox0 | {2 }
	Port: finnix0 | {3 }
	Port: cnt_clk_V | {3 }
	Port: timestamp_ovf | {3 }
	Port: icnt_V | {3 }
	Port: lfsr_V | {3 }
	Port: timestamp_unf | {4 }
	Port: last_latency_V | {4 }
	Port: ts1_V | {4 }
	Port: last_interval_V | {4 }
	Port: pkts_V | {4 }
	Port: last_checksum_V | {4 }
 - Input state : 
	Port: instrumentation_wrapper : finnox | {2 }
	Port: instrumentation_wrapper : cfg | {2 }
	Port: instrumentation_wrapper : status | {5 }
	Port: instrumentation_wrapper : finnox0 | {3 }
	Port: instrumentation_wrapper : finnix0 | {6 }
	Port: instrumentation_wrapper : cnt_clk_V | {3 }
	Port: instrumentation_wrapper : timestamp_ovf | {3 }
	Port: instrumentation_wrapper : icnt_V | {3 }
	Port: instrumentation_wrapper : lfsr_V | {3 }
	Port: instrumentation_wrapper : timestamp_unf | {5 }
	Port: instrumentation_wrapper : last_latency_V | {5 }
	Port: instrumentation_wrapper : ts1_V | {4 }
	Port: instrumentation_wrapper : last_interval_V | {5 }
	Port: instrumentation_wrapper : pkts_V | {4 }
	Port: instrumentation_wrapper : last_checksum_V | {5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                 call_ln258_entry_proc_fu_120                |    0    |    0    |    0    |
|   call   |              call_ln265_move_ap_uint_8_s_fu_127             |    0    |    0    |    0    |
|          | grp_instrument_34u_16u_1u_1u_ap_uint_392_ap_uint_8_s_fu_135 |  0.535  |    80   |   1226  |
|          |                grp_move_ap_uint_392_s_fu_172                |  0.535  |   392   |   121   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |                     cfg_read_read_fu_114                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |   1.07  |   472   |   1347  |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|cfg_c_reg_180|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   472  |  1347  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   504  |  1347  |
+-----------+--------+--------+--------+
