<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: (RV64 Only) SIMD 32-bit Shift Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">(RV64 Only) SIMD 32-bit Shift Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic.html">Intrinsic Functions for SIMD Instructions</a> &raquo; <a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__ONLY.html">RV64 Only Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>(RV64 Only) SIMD 32-bit Shift Instructions  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga954ba7d807ee2cca248d646d245e8d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga954ba7d807ee2cca248d646d245e8d3f">__RV_KSLLI32</a>(a,  b)</td></tr>
<tr class="memdesc:ga954ba7d807ee2cca248d646d245e8d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">KSLLI32 (SIMD 32-bit Saturating Shift Left Logical Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga954ba7d807ee2cca248d646d245e8d3f">More...</a><br /></td></tr>
<tr class="separator:ga954ba7d807ee2cca248d646d245e8d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae042d9ebdce478c6322707a6cc5741b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gae042d9ebdce478c6322707a6cc5741b9">__RV_SLLI32</a>(a,  b)</td></tr>
<tr class="memdesc:gae042d9ebdce478c6322707a6cc5741b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLLI32 (SIMD 32-bit Shift Left Logical Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gae042d9ebdce478c6322707a6cc5741b9">More...</a><br /></td></tr>
<tr class="separator:gae042d9ebdce478c6322707a6cc5741b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640a151459512e8d4605ae2dcf3c2c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga640a151459512e8d4605ae2dcf3c2c92">__RV_SRAI32</a>(a,  b)</td></tr>
<tr class="memdesc:ga640a151459512e8d4605ae2dcf3c2c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAI32 (SIMD 32-bit Shift Right Arithmetic Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga640a151459512e8d4605ae2dcf3c2c92">More...</a><br /></td></tr>
<tr class="separator:ga640a151459512e8d4605ae2dcf3c2c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167736f727f1f4ef2e1206f959c92d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga167736f727f1f4ef2e1206f959c92d55">__RV_SRAI32_U</a>(a,  b)</td></tr>
<tr class="memdesc:ga167736f727f1f4ef2e1206f959c92d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAI32.u (SIMD 32-bit Rounding Shift Right Arithmetic Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga167736f727f1f4ef2e1206f959c92d55">More...</a><br /></td></tr>
<tr class="separator:ga167736f727f1f4ef2e1206f959c92d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b85cfd24c591c8b432b2991119570e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaa5b85cfd24c591c8b432b2991119570e">__RV_SRLI32</a>(a,  b)</td></tr>
<tr class="memdesc:gaa5b85cfd24c591c8b432b2991119570e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRLI32 (SIMD 32-bit Shift Right Logical Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaa5b85cfd24c591c8b432b2991119570e">More...</a><br /></td></tr>
<tr class="separator:gaa5b85cfd24c591c8b432b2991119570e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0b040771fc9cd6426ce8465f49dee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gacd0b040771fc9cd6426ce8465f49dee3">__RV_SRLI32_U</a>(a,  b)</td></tr>
<tr class="memdesc:gacd0b040771fc9cd6426ce8465f49dee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRLI32.u (SIMD 32-bit Rounding Shift Right Logical Immediate)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gacd0b040771fc9cd6426ce8465f49dee3">More...</a><br /></td></tr>
<tr class="separator:gacd0b040771fc9cd6426ce8465f49dee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4f3e9c4c72aaa40f0fb4b143933178ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga4f3e9c4c72aaa40f0fb4b143933178ce">__RV_KSLL32</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:ga4f3e9c4c72aaa40f0fb4b143933178ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">KSLL32 (SIMD 32-bit Saturating Shift Left Logical)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga4f3e9c4c72aaa40f0fb4b143933178ce">More...</a><br /></td></tr>
<tr class="separator:ga4f3e9c4c72aaa40f0fb4b143933178ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9d8fddae94b97c09f59f93f01b81c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaac9d8fddae94b97c09f59f93f01b81c9">__RV_KSLRA32</a> (unsigned long a, int b)</td></tr>
<tr class="memdesc:gaac9d8fddae94b97c09f59f93f01b81c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">KSLRA32 (SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaac9d8fddae94b97c09f59f93f01b81c9">More...</a><br /></td></tr>
<tr class="separator:gaac9d8fddae94b97c09f59f93f01b81c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf432cd440b93dcd519459b4107691173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaf432cd440b93dcd519459b4107691173">__RV_KSLRA32_U</a> (unsigned long a, int b)</td></tr>
<tr class="memdesc:gaf432cd440b93dcd519459b4107691173"><td class="mdescLeft">&#160;</td><td class="mdescRight">KSLRA32.u (SIMD 32-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaf432cd440b93dcd519459b4107691173">More...</a><br /></td></tr>
<tr class="separator:gaf432cd440b93dcd519459b4107691173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1903a81ca0df7a3c28c169a85a1dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gada1903a81ca0df7a3c28c169a85a1dab">__RV_SLL32</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:gada1903a81ca0df7a3c28c169a85a1dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLL32 (SIMD 32-bit Shift Left Logical)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gada1903a81ca0df7a3c28c169a85a1dab">More...</a><br /></td></tr>
<tr class="separator:gada1903a81ca0df7a3c28c169a85a1dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de6fada321c089b1d6eb655a5b5085d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga0de6fada321c089b1d6eb655a5b5085d">__RV_SRA32</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:ga0de6fada321c089b1d6eb655a5b5085d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRA32 (SIMD 32-bit Shift Right Arithmetic)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga0de6fada321c089b1d6eb655a5b5085d">More...</a><br /></td></tr>
<tr class="separator:ga0de6fada321c089b1d6eb655a5b5085d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf16a534575de0f435869923c6b536a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaedf16a534575de0f435869923c6b536a">__RV_SRA32_U</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:gaedf16a534575de0f435869923c6b536a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRA32.u (SIMD 32-bit Rounding Shift Right Arithmetic)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaedf16a534575de0f435869923c6b536a">More...</a><br /></td></tr>
<tr class="separator:gaedf16a534575de0f435869923c6b536a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa527b5f65f359f77a0d667fb5e99cf73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaa527b5f65f359f77a0d667fb5e99cf73">__RV_SRL32</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:gaa527b5f65f359f77a0d667fb5e99cf73"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRL32 (SIMD 32-bit Shift Right Logical)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#gaa527b5f65f359f77a0d667fb5e99cf73">More...</a><br /></td></tr>
<tr class="separator:gaa527b5f65f359f77a0d667fb5e99cf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6513e3a91fab5673495cdb5cdd0a1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga1f6513e3a91fab5673495cdb5cdd0a1b">__RV_SRL32_U</a> (unsigned long a, unsigned int b)</td></tr>
<tr class="memdesc:ga1f6513e3a91fab5673495cdb5cdd0a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRL32.u (SIMD 32-bit Rounding Shift Right Logical)  <a href="group__NMSIS__Core__DSP__Intrinsic__RV64__SIMD__32B__SHIFT.html#ga1f6513e3a91fab5673495cdb5cdd0a1b">More...</a><br /></td></tr>
<tr class="separator:ga1f6513e3a91fab5673495cdb5cdd0a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>(RV64 Only) SIMD 32-bit Shift Instructions </p>
<p>there are 14 (RV64 Only) SIMD 32-bit Shift Instructions </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga954ba7d807ee2cca248d646d245e8d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga954ba7d807ee2cca248d646d245e8d3f">&#9670;&nbsp;</a></span>__RV_KSLLI32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_KSLLI32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KSLLI32 (SIMD 32-bit Saturating Shift Left Logical Immediate) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">KSLLI32 Rd, Rs1, imm5u</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is an immediate value.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u constant. Any shifted value greater than 2^31-1 is saturated to 2^31-1. Any shifted value smaller than -2^31 is saturated to -2^31. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa != 0) {</div>
<div class="line">  res[(31+sa):0] = Rs1.W[x] &lt;&lt; sa;</div>
<div class="line">  if (res &gt; (2^31)-1) {</div>
<div class="line">    res = 0x7fffffff; OV = 1;</div>
<div class="line">  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res &lt; -2^31) {</div>
<div class="line">    res = 0x80000000; OV = 1;</div>
<div class="line">  }</div>
<div class="line">  Rd.W[x] = res[31:0];</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l15418">15418</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="gae042d9ebdce478c6322707a6cc5741b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae042d9ebdce478c6322707a6cc5741b9">&#9670;&nbsp;</a></span>__RV_SLLI32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SLLI32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLLI32 (SIMD 32-bit Shift Left Logical Immediate) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SLLI32 Rd, Rs1, imm5u[4:0]</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit element logical left shift operations simultaneously. The shift amount is an immediate value.</p>
<p><b>Description</b>:<br  />
The 32-bit elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the imm5u[4:0] constant. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line">Rd.W[x] = Rs1.W[x] &lt;&lt; sa;</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16251">16251</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="ga640a151459512e8d4605ae2dcf3c2c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640a151459512e8d4605ae2dcf3c2c92">&#9670;&nbsp;</a></span>__RV_SRAI32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SRAI32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRAI32 (SIMD 32-bit Shift Right Arithmetic Immediate) </p>
<p><b>Type</b>: DSP (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRAI32 Rd, Rs1, imm5u</div>
<div class="line">SRAI32.u Rd, Rs1, imm5u</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the imm5u constant. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line">  <span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRAI32.u</span></div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRAI32</span></div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16793">16793</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="ga167736f727f1f4ef2e1206f959c92d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167736f727f1f4ef2e1206f959c92d55">&#9670;&nbsp;</a></span>__RV_SRAI32_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SRAI32_U</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRAI32.u (SIMD 32-bit Rounding Shift Right Arithmetic Immediate) </p>
<p><b>Type</b>: DSP (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRAI32 Rd, Rs1, imm5u</div>
<div class="line">SRAI32.u Rd, Rs1, imm5u</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements arithmetic right shift operations simultaneously. The shift amount is an immediate value. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the 32-bit data elements. The shift amount is specified by the imm5u constant. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line">  <span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRAI32.u</span></div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRAI32</span></div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16847">16847</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="gaa5b85cfd24c591c8b432b2991119570e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5b85cfd24c591c8b432b2991119570e">&#9670;&nbsp;</a></span>__RV_SRLI32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SRLI32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRLI32 (SIMD 32-bit Shift Right Logical Immediate) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRLI32 Rd, Rs1, imm5u</div>
<div class="line">SRLI32.u Rd, Rs1, imm5u</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRLI32.u</span></div>
<div class="line">    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRLI32</span></div>
<div class="line">    Rd.W[x] = ZE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l17051">17051</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="gacd0b040771fc9cd6426ce8465f49dee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0b040771fc9cd6426ce8465f49dee3">&#9670;&nbsp;</a></span>__RV_SRLI32_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SRLI32_U</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRLI32.u (SIMD 32-bit Rounding Shift Right Logical Immediate) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRLI32 Rd, Rs1, imm5u</div>
<div class="line">SRLI32.u Rd, Rs1, imm5u</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical right shift operations simultaneously. The shift amount is an immediate value. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the imm5u constant. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = imm5u[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRLI32.u</span></div>
<div class="line">    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRLI32</span></div>
<div class="line">    Rd.W[x] = ZE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l17103">17103</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4f3e9c4c72aaa40f0fb4b143933178ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3e9c4c72aaa40f0fb4b143933178ce">&#9670;&nbsp;</a></span>__RV_KSLL32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_KSLL32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KSLL32 (SIMD 32-bit Saturating Shift Left Logical) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">KSLL32 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical left shift operations with saturation simultaneously. The shift amount is a variable from a GPR.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are left-shifted logically. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register. Any shifted value greater than 2^31-1 is saturated to 2^31-1. Any shifted value smaller than -2^31 is saturated to -2^31. And the saturated results are written to Rd. If any saturation is performed, set OV bit to 1.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa != 0) {</div>
<div class="line">  res[(31+sa):0] = Rs1.W[x] &lt;&lt; sa;</div>
<div class="line">  if (res &gt; (2^31)-1) {</div>
<div class="line">    res = 0x7fffffff; OV = 1;</div>
<div class="line">  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res &lt; -2^31) {</div>
<div class="line">    res = 0x80000000; OV = 1;</div>
<div class="line">  }</div>
<div class="line">  Rd.W[x] = res[31:0];</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l15367">15367</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l15368"></a><span class="lineno">15368</span>&#160;{</div>
<div class="line"><a name="l15369"></a><span class="lineno">15369</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l15370"></a><span class="lineno">15370</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ksll32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l15371"></a><span class="lineno">15371</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l15372"></a><span class="lineno">15372</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler.</div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00055">nmsis_gcc.h:55</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaac9d8fddae94b97c09f59f93f01b81c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9d8fddae94b97c09f59f93f01b81c9">&#9670;&nbsp;</a></span>__RV_KSLRA32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_KSLRA32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KSLRA32 (SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">KSLRA32 Rd, Rs1, Rs2</div>
<div class="line">KSLRA32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The <code>.u</code> form performs additional rounding up operations for the right shift.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of <code>Rs2[5:0]==-25 (0x20)</code> is defined to be equivalent to the behavior of <code>Rs2[5:0]==-(25-1) (0x21)</code>. The left-shifted results are saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. For the <code>.u</code> form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect this instruction.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line"><span class="keywordflow">if</span> (Rs2[5:0] &lt; 0) {</div>
<div class="line">  sa = -Rs2[5:0];</div>
<div class="line">  sa = (sa == 32)? 31 : sa;</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) {</div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  } <span class="keywordflow">else</span> {</div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  sa = Rs2[4:0];</div>
<div class="line">  res[(31+sa):0] = Rs1.W[x] &lt;&lt;(logic) sa;</div>
<div class="line">  <span class="keywordflow">if</span> (res &gt; (2^31)-1) {</div>
<div class="line">    res[31:0] = 0x7fffffff; OV = 1;</div>
<div class="line">  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res &lt; -2^31) {</div>
<div class="line">    res[31:0] = 0x80000000; OV = 1;</div>
<div class="line">  }</div>
<div class="line">  Rd.W[x] = res[31:0];</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l15485">15485</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l15486"></a><span class="lineno">15486</span>&#160;{</div>
<div class="line"><a name="l15487"></a><span class="lineno">15487</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l15488"></a><span class="lineno">15488</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;kslra32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l15489"></a><span class="lineno">15489</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l15490"></a><span class="lineno">15490</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaf432cd440b93dcd519459b4107691173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf432cd440b93dcd519459b4107691173">&#9670;&nbsp;</a></span>__RV_KSLRA32_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_KSLRA32_U </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KSLRA32.u (SIMD 32-bit Shift Left Logical with Saturation or Rounding Shift Right Arithmetic) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">KSLRA32 Rd, Rs1, Rs2</div>
<div class="line">KSLRA32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift. The <code>.u</code> form performs additional rounding up operations for the right shift.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-25, 25-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[5:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of <code>Rs2[5:0]==-25 (0x20)</code> is defined to be equivalent to the behavior of <code>Rs2[5:0]==-(25-1) (0x21)</code>. The left-shifted results are saturated to the 32-bit signed integer range of [-2^31, 2^31-1]. For the <code>.u</code> form of the instruction, the right-shifted results are added a 1 to the most significant discarded bit position for rounding effect. After the shift, saturation, or rounding, the final results are written to Rd. If any saturation happens, this instruction sets the OV flag. The value of Rs2[31:6] will not affect this instruction.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line"><span class="keywordflow">if</span> (Rs2[5:0] &lt; 0) {</div>
<div class="line">  sa = -Rs2[5:0];</div>
<div class="line">  sa = (sa == 32)? 31 : sa;</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) {</div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  } <span class="keywordflow">else</span> {</div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa]);</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  sa = Rs2[4:0];</div>
<div class="line">  res[(31+sa):0] = Rs1.W[x] &lt;&lt;(logic) sa;</div>
<div class="line">  <span class="keywordflow">if</span> (res &gt; (2^31)-1) {</div>
<div class="line">    res[31:0] = 0x7fffffff; OV = 1;</div>
<div class="line">  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res &lt; -2^31) {</div>
<div class="line">    res[31:0] = 0x80000000; OV = 1;</div>
<div class="line">  }</div>
<div class="line">  Rd.W[x] = res[31:0];</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l15551">15551</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l15552"></a><span class="lineno">15552</span>&#160;{</div>
<div class="line"><a name="l15553"></a><span class="lineno">15553</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l15554"></a><span class="lineno">15554</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;kslra32.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l15555"></a><span class="lineno">15555</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l15556"></a><span class="lineno">15556</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gada1903a81ca0df7a3c28c169a85a1dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1903a81ca0df7a3c28c169a85a1dab">&#9670;&nbsp;</a></span>__RV_SLL32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SLL32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLL32 (SIMD 32-bit Shift Left Logical) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SLL32 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit elements logical left shift operations simultaneously. The shift amount is a variable from a GPR.</p>
<p><b>Description</b>:<br  />
The 32-bit elements in Rs1 are left-shifted logically. And the results are written to Rd. The shifted out bits are filled with zero and the shift amount is specified by the low-order 5-bits of the value in the Rs2 register.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line">Rd.W[x] = Rs1.W[x] &lt;&lt; sa;</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16212">16212</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l16213"></a><span class="lineno">16213</span>&#160;{</div>
<div class="line"><a name="l16214"></a><span class="lineno">16214</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l16215"></a><span class="lineno">16215</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;sll32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l16216"></a><span class="lineno">16216</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l16217"></a><span class="lineno">16217</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga0de6fada321c089b1d6eb655a5b5085d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de6fada321c089b1d6eb655a5b5085d">&#9670;&nbsp;</a></span>__RV_SRA32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SRA32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRA32 (SIMD 32-bit Shift Right Arithmetic) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRA32 Rd, Rs1, Rs2</div>
<div class="line">SRA32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRA32.u</span></div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRA32</span></div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa])</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16687">16687</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l16688"></a><span class="lineno">16688</span>&#160;{</div>
<div class="line"><a name="l16689"></a><span class="lineno">16689</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l16690"></a><span class="lineno">16690</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;sra32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l16691"></a><span class="lineno">16691</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l16692"></a><span class="lineno">16692</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaedf16a534575de0f435869923c6b536a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf16a534575de0f435869923c6b536a">&#9670;&nbsp;</a></span>__RV_SRA32_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SRA32_U </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRA32.u (SIMD 32-bit Rounding Shift Right Arithmetic) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRA32 Rd, Rs1, Rs2</div>
<div class="line">SRA32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit element arithmetic right shift operations simultaneously. The shift amount is a variable from a GPR. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted arithmetically, that is, the shifted out bits are filled with the sign-bit of the data elements. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRA32.u</span></div>
<div class="line">    res[31:-1] = SE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRA32</span></div>
<div class="line">    Rd.W[x] = SE32(Rs1.W[x][31:sa])</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16740">16740</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l16741"></a><span class="lineno">16741</span>&#160;{</div>
<div class="line"><a name="l16742"></a><span class="lineno">16742</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l16743"></a><span class="lineno">16743</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;sra32.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l16744"></a><span class="lineno">16744</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l16745"></a><span class="lineno">16745</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaa527b5f65f359f77a0d667fb5e99cf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa527b5f65f359f77a0d667fb5e99cf73">&#9670;&nbsp;</a></span>__RV_SRL32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SRL32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRL32 (SIMD 32-bit Shift Right Logical) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRL32 Rd, Rs1, Rs2</div>
<div class="line">SRL32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRA32.u</span></div>
<div class="line">    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRA32</span></div>
<div class="line">    Rd.W[x] = ZE32(Rs1.W[x][31:sa])</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l16947">16947</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l16948"></a><span class="lineno">16948</span>&#160;{</div>
<div class="line"><a name="l16949"></a><span class="lineno">16949</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l16950"></a><span class="lineno">16950</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;srl32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l16951"></a><span class="lineno">16951</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l16952"></a><span class="lineno">16952</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga1f6513e3a91fab5673495cdb5cdd0a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6513e3a91fab5673495cdb5cdd0a1b">&#9670;&nbsp;</a></span>__RV_SRL32_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SRL32_U </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRL32.u (SIMD 32-bit Rounding Shift Right Logical) </p>
<p><b>Type</b>: SIMD (RV64 Only)</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">SRL32 Rd, Rs1, Rs2</div>
<div class="line">SRL32.u Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit element logical right shift operations simultaneously. The shift amount is a variable from a GPR. The <code>.u</code> form performs additional rounding up operations on the shifted results.</p>
<p><b>Description</b>:<br  />
The 32-bit data elements in Rs1 are right-shifted logically, that is, the shifted out bits are filled with zero. The shift amount is specified by the low-order 5-bits of the value in the Rs2 register. For the rounding operation of the <code>.u</code> form, a value of 1 is added to the most significant discarded bit of each 32-bit data element to calculate the final results. And the results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">sa = Rs2[4:0];</div>
<div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div>
<div class="line">  <span class="keywordflow">if</span> (`.u` form) { <span class="comment">// SRA32.u</span></div>
<div class="line">    res[31:-1] = ZE33(Rs1.W[x][31:sa-1]) + 1;</div>
<div class="line">    Rd.W[x] = res[31:0];</div>
<div class="line">  <span class="keywordflow">else</span> { <span class="comment">// SRA32</span></div>
<div class="line">    Rd.W[x] = ZE32(Rs1.W[x][31:sa])</div>
<div class="line">  }</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  Rd = Rs1;</div>
<div class="line">}</div>
<div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l17000">17000</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l17001"></a><span class="lineno">17001</span>&#160;{</div>
<div class="line"><a name="l17002"></a><span class="lineno">17002</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l17003"></a><span class="lineno">17003</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;srl32.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l17004"></a><span class="lineno">17004</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l17005"></a><span class="lineno">17005</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed May 14 2025 05:46:54 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
