
SympleCentral.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002aa8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002c30  08002c30  00012c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000024  08002ccc  08002ccc  00012ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000e0  08002cf0  08002cf0  00012cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08002dd0  08002dd0  00012dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000070  20000000  08002dd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  9 .bss          00000124  20000070  20000070  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000194  20000194  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019341  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f46  00000000  00000000  000393e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000c81e  00000000  00000000  0003c327  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000009e8  00000000  00000000  00048b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000015c0  00000000  00000000  00049530  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007274  00000000  00000000  0004aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00004061  00000000  00000000  00051d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  00055dc5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000020d4  00000000  00000000  00055e44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002c18 	.word	0x08002c18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08002c18 	.word	0x08002c18

080001c8 <selfrel_offset31>:
 80001c8:	6803      	ldr	r3, [r0, #0]
 80001ca:	005a      	lsls	r2, r3, #1
 80001cc:	bf4c      	ite	mi
 80001ce:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80001d2:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80001d6:	4418      	add	r0, r3
 80001d8:	4770      	bx	lr
 80001da:	bf00      	nop

080001dc <search_EIT_table>:
 80001dc:	b361      	cbz	r1, 8000238 <search_EIT_table+0x5c>
 80001de:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001e2:	f101 3aff 	add.w	sl, r1, #4294967295
 80001e6:	4690      	mov	r8, r2
 80001e8:	4606      	mov	r6, r0
 80001ea:	46d1      	mov	r9, sl
 80001ec:	2700      	movs	r7, #0
 80001ee:	eb07 0409 	add.w	r4, r7, r9
 80001f2:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80001f6:	1064      	asrs	r4, r4, #1
 80001f8:	00e5      	lsls	r5, r4, #3
 80001fa:	1971      	adds	r1, r6, r5
 80001fc:	4608      	mov	r0, r1
 80001fe:	f7ff ffe3 	bl	80001c8 <selfrel_offset31>
 8000202:	45a2      	cmp	sl, r4
 8000204:	4683      	mov	fp, r0
 8000206:	f105 0008 	add.w	r0, r5, #8
 800020a:	4430      	add	r0, r6
 800020c:	d009      	beq.n	8000222 <search_EIT_table+0x46>
 800020e:	f7ff ffdb 	bl	80001c8 <selfrel_offset31>
 8000212:	45c3      	cmp	fp, r8
 8000214:	f100 30ff 	add.w	r0, r0, #4294967295
 8000218:	d805      	bhi.n	8000226 <search_EIT_table+0x4a>
 800021a:	4540      	cmp	r0, r8
 800021c:	d209      	bcs.n	8000232 <search_EIT_table+0x56>
 800021e:	1c67      	adds	r7, r4, #1
 8000220:	e7e5      	b.n	80001ee <search_EIT_table+0x12>
 8000222:	45c3      	cmp	fp, r8
 8000224:	d905      	bls.n	8000232 <search_EIT_table+0x56>
 8000226:	42a7      	cmp	r7, r4
 8000228:	d002      	beq.n	8000230 <search_EIT_table+0x54>
 800022a:	f104 39ff 	add.w	r9, r4, #4294967295
 800022e:	e7de      	b.n	80001ee <search_EIT_table+0x12>
 8000230:	2100      	movs	r1, #0
 8000232:	4608      	mov	r0, r1
 8000234:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000238:	4608      	mov	r0, r1
 800023a:	4770      	bx	lr

0800023c <__gnu_unwind_get_pr_addr>:
 800023c:	2801      	cmp	r0, #1
 800023e:	d007      	beq.n	8000250 <__gnu_unwind_get_pr_addr+0x14>
 8000240:	2802      	cmp	r0, #2
 8000242:	d007      	beq.n	8000254 <__gnu_unwind_get_pr_addr+0x18>
 8000244:	4b04      	ldr	r3, [pc, #16]	; (8000258 <__gnu_unwind_get_pr_addr+0x1c>)
 8000246:	2800      	cmp	r0, #0
 8000248:	bf0c      	ite	eq
 800024a:	4618      	moveq	r0, r3
 800024c:	2000      	movne	r0, #0
 800024e:	4770      	bx	lr
 8000250:	4802      	ldr	r0, [pc, #8]	; (800025c <__gnu_unwind_get_pr_addr+0x20>)
 8000252:	4770      	bx	lr
 8000254:	4802      	ldr	r0, [pc, #8]	; (8000260 <__gnu_unwind_get_pr_addr+0x24>)
 8000256:	4770      	bx	lr
 8000258:	08000941 	.word	0x08000941
 800025c:	08000945 	.word	0x08000945
 8000260:	08000949 	.word	0x08000949

08000264 <get_eit_entry>:
 8000264:	b530      	push	{r4, r5, lr}
 8000266:	4b24      	ldr	r3, [pc, #144]	; (80002f8 <get_eit_entry+0x94>)
 8000268:	b083      	sub	sp, #12
 800026a:	4604      	mov	r4, r0
 800026c:	1e8d      	subs	r5, r1, #2
 800026e:	b37b      	cbz	r3, 80002d0 <get_eit_entry+0x6c>
 8000270:	a901      	add	r1, sp, #4
 8000272:	4628      	mov	r0, r5
 8000274:	f3af 8000 	nop.w
 8000278:	b320      	cbz	r0, 80002c4 <get_eit_entry+0x60>
 800027a:	9901      	ldr	r1, [sp, #4]
 800027c:	462a      	mov	r2, r5
 800027e:	f7ff ffad 	bl	80001dc <search_EIT_table>
 8000282:	4601      	mov	r1, r0
 8000284:	b1f0      	cbz	r0, 80002c4 <get_eit_entry+0x60>
 8000286:	f7ff ff9f 	bl	80001c8 <selfrel_offset31>
 800028a:	684b      	ldr	r3, [r1, #4]
 800028c:	64a0      	str	r0, [r4, #72]	; 0x48
 800028e:	2b01      	cmp	r3, #1
 8000290:	d012      	beq.n	80002b8 <get_eit_entry+0x54>
 8000292:	2b00      	cmp	r3, #0
 8000294:	f101 0004 	add.w	r0, r1, #4
 8000298:	db20      	blt.n	80002dc <get_eit_entry+0x78>
 800029a:	f7ff ff95 	bl	80001c8 <selfrel_offset31>
 800029e:	2300      	movs	r3, #0
 80002a0:	64e0      	str	r0, [r4, #76]	; 0x4c
 80002a2:	6523      	str	r3, [r4, #80]	; 0x50
 80002a4:	6803      	ldr	r3, [r0, #0]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	db1c      	blt.n	80002e4 <get_eit_entry+0x80>
 80002aa:	f7ff ff8d 	bl	80001c8 <selfrel_offset31>
 80002ae:	2300      	movs	r3, #0
 80002b0:	6120      	str	r0, [r4, #16]
 80002b2:	4618      	mov	r0, r3
 80002b4:	b003      	add	sp, #12
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	2300      	movs	r3, #0
 80002ba:	6123      	str	r3, [r4, #16]
 80002bc:	2305      	movs	r3, #5
 80002be:	4618      	mov	r0, r3
 80002c0:	b003      	add	sp, #12
 80002c2:	bd30      	pop	{r4, r5, pc}
 80002c4:	2300      	movs	r3, #0
 80002c6:	6123      	str	r3, [r4, #16]
 80002c8:	2309      	movs	r3, #9
 80002ca:	4618      	mov	r0, r3
 80002cc:	b003      	add	sp, #12
 80002ce:	bd30      	pop	{r4, r5, pc}
 80002d0:	490a      	ldr	r1, [pc, #40]	; (80002fc <get_eit_entry+0x98>)
 80002d2:	480b      	ldr	r0, [pc, #44]	; (8000300 <get_eit_entry+0x9c>)
 80002d4:	1a09      	subs	r1, r1, r0
 80002d6:	10c9      	asrs	r1, r1, #3
 80002d8:	9101      	str	r1, [sp, #4]
 80002da:	e7cf      	b.n	800027c <get_eit_entry+0x18>
 80002dc:	2301      	movs	r3, #1
 80002de:	64e0      	str	r0, [r4, #76]	; 0x4c
 80002e0:	6523      	str	r3, [r4, #80]	; 0x50
 80002e2:	e7df      	b.n	80002a4 <get_eit_entry+0x40>
 80002e4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80002e8:	f7ff ffa8 	bl	800023c <__gnu_unwind_get_pr_addr>
 80002ec:	2800      	cmp	r0, #0
 80002ee:	6120      	str	r0, [r4, #16]
 80002f0:	bf14      	ite	ne
 80002f2:	2300      	movne	r3, #0
 80002f4:	2309      	moveq	r3, #9
 80002f6:	e7dc      	b.n	80002b2 <get_eit_entry+0x4e>
 80002f8:	00000000 	.word	0x00000000
 80002fc:	08002dd0 	.word	0x08002dd0
 8000300:	08002cf0 	.word	0x08002cf0

08000304 <restore_non_core_regs>:
 8000304:	6803      	ldr	r3, [r0, #0]
 8000306:	07da      	lsls	r2, r3, #31
 8000308:	b510      	push	{r4, lr}
 800030a:	4604      	mov	r4, r0
 800030c:	d406      	bmi.n	800031c <restore_non_core_regs+0x18>
 800030e:	079b      	lsls	r3, r3, #30
 8000310:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000314:	d509      	bpl.n	800032a <restore_non_core_regs+0x26>
 8000316:	f000 fc51 	bl	8000bbc <__gnu_Unwind_Restore_VFP_D>
 800031a:	6823      	ldr	r3, [r4, #0]
 800031c:	0759      	lsls	r1, r3, #29
 800031e:	d509      	bpl.n	8000334 <restore_non_core_regs+0x30>
 8000320:	071a      	lsls	r2, r3, #28
 8000322:	d50e      	bpl.n	8000342 <restore_non_core_regs+0x3e>
 8000324:	06db      	lsls	r3, r3, #27
 8000326:	d513      	bpl.n	8000350 <restore_non_core_regs+0x4c>
 8000328:	bd10      	pop	{r4, pc}
 800032a:	f000 fc3f 	bl	8000bac <__gnu_Unwind_Restore_VFP>
 800032e:	6823      	ldr	r3, [r4, #0]
 8000330:	0759      	lsls	r1, r3, #29
 8000332:	d4f5      	bmi.n	8000320 <restore_non_core_regs+0x1c>
 8000334:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000338:	f000 fc48 	bl	8000bcc <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800033c:	6823      	ldr	r3, [r4, #0]
 800033e:	071a      	lsls	r2, r3, #28
 8000340:	d4f0      	bmi.n	8000324 <restore_non_core_regs+0x20>
 8000342:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000346:	f000 fc49 	bl	8000bdc <__gnu_Unwind_Restore_WMMXD>
 800034a:	6823      	ldr	r3, [r4, #0]
 800034c:	06db      	lsls	r3, r3, #27
 800034e:	d4eb      	bmi.n	8000328 <restore_non_core_regs+0x24>
 8000350:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000358:	f000 bc84 	b.w	8000c64 <__gnu_Unwind_Restore_WMMXC>

0800035c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800035c:	6803      	ldr	r3, [r0, #0]
 800035e:	b103      	cbz	r3, 8000362 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8000360:	4403      	add	r3, r0
 8000362:	4618      	mov	r0, r3
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop

08000368 <__gnu_unwind_24bit.isra.1>:
 8000368:	2009      	movs	r0, #9
 800036a:	4770      	bx	lr

0800036c <_Unwind_DebugHook>:
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <unwind_phase2>:
 8000370:	b570      	push	{r4, r5, r6, lr}
 8000372:	4604      	mov	r4, r0
 8000374:	460d      	mov	r5, r1
 8000376:	e008      	b.n	800038a <unwind_phase2+0x1a>
 8000378:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800037a:	6163      	str	r3, [r4, #20]
 800037c:	462a      	mov	r2, r5
 800037e:	6923      	ldr	r3, [r4, #16]
 8000380:	4621      	mov	r1, r4
 8000382:	2001      	movs	r0, #1
 8000384:	4798      	blx	r3
 8000386:	2808      	cmp	r0, #8
 8000388:	d108      	bne.n	800039c <unwind_phase2+0x2c>
 800038a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800038c:	4620      	mov	r0, r4
 800038e:	f7ff ff69 	bl	8000264 <get_eit_entry>
 8000392:	4606      	mov	r6, r0
 8000394:	2800      	cmp	r0, #0
 8000396:	d0ef      	beq.n	8000378 <unwind_phase2+0x8>
 8000398:	f002 fbf3 	bl	8002b82 <abort>
 800039c:	2807      	cmp	r0, #7
 800039e:	d1fb      	bne.n	8000398 <unwind_phase2+0x28>
 80003a0:	4630      	mov	r0, r6
 80003a2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80003a4:	f7ff ffe2 	bl	800036c <_Unwind_DebugHook>
 80003a8:	1d28      	adds	r0, r5, #4
 80003aa:	f000 fbf3 	bl	8000b94 <__restore_core_regs>
 80003ae:	bf00      	nop

080003b0 <unwind_phase2_forced>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	1d0c      	adds	r4, r1, #4
 80003b6:	4605      	mov	r5, r0
 80003b8:	4692      	mov	sl, r2
 80003ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003bc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80003c0:	ae03      	add	r6, sp, #12
 80003c2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80003c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80003c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80003cc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80003d0:	ac02      	add	r4, sp, #8
 80003d2:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80003d6:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80003da:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80003de:	2300      	movs	r3, #0
 80003e0:	4628      	mov	r0, r5
 80003e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80003e4:	6023      	str	r3, [r4, #0]
 80003e6:	f7ff ff3d 	bl	8000264 <get_eit_entry>
 80003ea:	f1ba 0f00 	cmp.w	sl, #0
 80003ee:	4607      	mov	r7, r0
 80003f0:	bf14      	ite	ne
 80003f2:	260a      	movne	r6, #10
 80003f4:	2609      	moveq	r6, #9
 80003f6:	b17f      	cbz	r7, 8000418 <unwind_phase2_forced+0x68>
 80003f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80003fa:	f046 0110 	orr.w	r1, r6, #16
 80003fe:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000402:	462a      	mov	r2, r5
 8000404:	6463      	str	r3, [r4, #68]	; 0x44
 8000406:	2001      	movs	r0, #1
 8000408:	462b      	mov	r3, r5
 800040a:	47c0      	blx	r8
 800040c:	bb78      	cbnz	r0, 800046e <unwind_phase2_forced+0xbe>
 800040e:	4638      	mov	r0, r7
 8000410:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800041a:	616b      	str	r3, [r5, #20]
 800041c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000420:	4621      	mov	r1, r4
 8000422:	a87a      	add	r0, sp, #488	; 0x1e8
 8000424:	f002 fba2 	bl	8002b6c <memcpy>
 8000428:	692b      	ldr	r3, [r5, #16]
 800042a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800042c:	4629      	mov	r1, r5
 800042e:	4630      	mov	r0, r6
 8000430:	4798      	blx	r3
 8000432:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8000434:	4682      	mov	sl, r0
 8000436:	e88d 0210 	stmia.w	sp, {r4, r9}
 800043a:	4631      	mov	r1, r6
 800043c:	6463      	str	r3, [r4, #68]	; 0x44
 800043e:	462a      	mov	r2, r5
 8000440:	462b      	mov	r3, r5
 8000442:	2001      	movs	r0, #1
 8000444:	47c0      	blx	r8
 8000446:	b990      	cbnz	r0, 800046e <unwind_phase2_forced+0xbe>
 8000448:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800044c:	a97a      	add	r1, sp, #488	; 0x1e8
 800044e:	4620      	mov	r0, r4
 8000450:	f002 fb8c 	bl	8002b6c <memcpy>
 8000454:	f1ba 0f08 	cmp.w	sl, #8
 8000458:	d106      	bne.n	8000468 <unwind_phase2_forced+0xb8>
 800045a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800045c:	4628      	mov	r0, r5
 800045e:	f7ff ff01 	bl	8000264 <get_eit_entry>
 8000462:	2609      	movs	r6, #9
 8000464:	4607      	mov	r7, r0
 8000466:	e7c6      	b.n	80003f6 <unwind_phase2_forced+0x46>
 8000468:	f1ba 0f07 	cmp.w	sl, #7
 800046c:	d005      	beq.n	800047a <unwind_phase2_forced+0xca>
 800046e:	2709      	movs	r7, #9
 8000470:	4638      	mov	r0, r7
 8000472:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	4638      	mov	r0, r7
 800047c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800047e:	f7ff ff75 	bl	800036c <_Unwind_DebugHook>
 8000482:	a803      	add	r0, sp, #12
 8000484:	f000 fb86 	bl	8000b94 <__restore_core_regs>

08000488 <_Unwind_GetCFA>:
 8000488:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800048a:	4770      	bx	lr

0800048c <__gnu_Unwind_RaiseException>:
 800048c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800048e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000490:	640b      	str	r3, [r1, #64]	; 0x40
 8000492:	1d0e      	adds	r6, r1, #4
 8000494:	460f      	mov	r7, r1
 8000496:	4604      	mov	r4, r0
 8000498:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800049a:	b0f9      	sub	sp, #484	; 0x1e4
 800049c:	ad01      	add	r5, sp, #4
 800049e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80004a0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80004a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80004a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80004a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80004a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80004ac:	f04f 36ff 	mov.w	r6, #4294967295
 80004b0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80004b4:	9600      	str	r6, [sp, #0]
 80004b6:	e006      	b.n	80004c6 <__gnu_Unwind_RaiseException+0x3a>
 80004b8:	6923      	ldr	r3, [r4, #16]
 80004ba:	466a      	mov	r2, sp
 80004bc:	4621      	mov	r1, r4
 80004be:	4798      	blx	r3
 80004c0:	2808      	cmp	r0, #8
 80004c2:	4605      	mov	r5, r0
 80004c4:	d108      	bne.n	80004d8 <__gnu_Unwind_RaiseException+0x4c>
 80004c6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80004c8:	4620      	mov	r0, r4
 80004ca:	f7ff fecb 	bl	8000264 <get_eit_entry>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d0f2      	beq.n	80004b8 <__gnu_Unwind_RaiseException+0x2c>
 80004d2:	2009      	movs	r0, #9
 80004d4:	b079      	add	sp, #484	; 0x1e4
 80004d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d8:	4668      	mov	r0, sp
 80004da:	f7ff ff13 	bl	8000304 <restore_non_core_regs>
 80004de:	2d06      	cmp	r5, #6
 80004e0:	d1f7      	bne.n	80004d2 <__gnu_Unwind_RaiseException+0x46>
 80004e2:	4639      	mov	r1, r7
 80004e4:	4620      	mov	r0, r4
 80004e6:	f7ff ff43 	bl	8000370 <unwind_phase2>
 80004ea:	bf00      	nop

080004ec <__gnu_Unwind_ForcedUnwind>:
 80004ec:	b430      	push	{r4, r5}
 80004ee:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80004f0:	60c1      	str	r1, [r0, #12]
 80004f2:	6182      	str	r2, [r0, #24]
 80004f4:	4619      	mov	r1, r3
 80004f6:	641d      	str	r5, [r3, #64]	; 0x40
 80004f8:	2200      	movs	r2, #0
 80004fa:	bc30      	pop	{r4, r5}
 80004fc:	e758      	b.n	80003b0 <unwind_phase2_forced>
 80004fe:	bf00      	nop

08000500 <__gnu_Unwind_Resume>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	68c6      	ldr	r6, [r0, #12]
 8000504:	6943      	ldr	r3, [r0, #20]
 8000506:	640b      	str	r3, [r1, #64]	; 0x40
 8000508:	b126      	cbz	r6, 8000514 <__gnu_Unwind_Resume+0x14>
 800050a:	2201      	movs	r2, #1
 800050c:	f7ff ff50 	bl	80003b0 <unwind_phase2_forced>
 8000510:	f002 fb37 	bl	8002b82 <abort>
 8000514:	6903      	ldr	r3, [r0, #16]
 8000516:	460a      	mov	r2, r1
 8000518:	4604      	mov	r4, r0
 800051a:	460d      	mov	r5, r1
 800051c:	4601      	mov	r1, r0
 800051e:	2002      	movs	r0, #2
 8000520:	4798      	blx	r3
 8000522:	2807      	cmp	r0, #7
 8000524:	d007      	beq.n	8000536 <__gnu_Unwind_Resume+0x36>
 8000526:	2808      	cmp	r0, #8
 8000528:	d103      	bne.n	8000532 <__gnu_Unwind_Resume+0x32>
 800052a:	4629      	mov	r1, r5
 800052c:	4620      	mov	r0, r4
 800052e:	f7ff ff1f 	bl	8000370 <unwind_phase2>
 8000532:	f002 fb26 	bl	8002b82 <abort>
 8000536:	4630      	mov	r0, r6
 8000538:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800053a:	f7ff ff17 	bl	800036c <_Unwind_DebugHook>
 800053e:	1d28      	adds	r0, r5, #4
 8000540:	f000 fb28 	bl	8000b94 <__restore_core_regs>

08000544 <__gnu_Unwind_Resume_or_Rethrow>:
 8000544:	68c2      	ldr	r2, [r0, #12]
 8000546:	b11a      	cbz	r2, 8000550 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000548:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800054a:	640a      	str	r2, [r1, #64]	; 0x40
 800054c:	2200      	movs	r2, #0
 800054e:	e72f      	b.n	80003b0 <unwind_phase2_forced>
 8000550:	e79c      	b.n	800048c <__gnu_Unwind_RaiseException>
 8000552:	bf00      	nop

08000554 <_Unwind_Complete>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <_Unwind_DeleteException>:
 8000558:	6883      	ldr	r3, [r0, #8]
 800055a:	b113      	cbz	r3, 8000562 <_Unwind_DeleteException+0xa>
 800055c:	4601      	mov	r1, r0
 800055e:	2001      	movs	r0, #1
 8000560:	4718      	bx	r3
 8000562:	4770      	bx	lr

08000564 <_Unwind_VRS_Get>:
 8000564:	b500      	push	{lr}
 8000566:	2904      	cmp	r1, #4
 8000568:	d807      	bhi.n	800057a <_Unwind_VRS_Get+0x16>
 800056a:	e8df f001 	tbb	[pc, r1]
 800056e:	0903      	.short	0x0903
 8000570:	0906      	.short	0x0906
 8000572:	09          	.byte	0x09
 8000573:	00          	.byte	0x00
 8000574:	b90b      	cbnz	r3, 800057a <_Unwind_VRS_Get+0x16>
 8000576:	2a0f      	cmp	r2, #15
 8000578:	d905      	bls.n	8000586 <_Unwind_VRS_Get+0x22>
 800057a:	2002      	movs	r0, #2
 800057c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000580:	2001      	movs	r0, #1
 8000582:	f85d fb04 	ldr.w	pc, [sp], #4
 8000586:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800058a:	4618      	mov	r0, r3
 800058c:	6853      	ldr	r3, [r2, #4]
 800058e:	9a01      	ldr	r2, [sp, #4]
 8000590:	6013      	str	r3, [r2, #0]
 8000592:	f85d fb04 	ldr.w	pc, [sp], #4
 8000596:	bf00      	nop

08000598 <_Unwind_GetGR>:
 8000598:	b510      	push	{r4, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	2300      	movs	r3, #0
 800059e:	ac03      	add	r4, sp, #12
 80005a0:	460a      	mov	r2, r1
 80005a2:	9400      	str	r4, [sp, #0]
 80005a4:	4619      	mov	r1, r3
 80005a6:	f7ff ffdd 	bl	8000564 <_Unwind_VRS_Get>
 80005aa:	9803      	ldr	r0, [sp, #12]
 80005ac:	b004      	add	sp, #16
 80005ae:	bd10      	pop	{r4, pc}

080005b0 <_Unwind_VRS_Set>:
 80005b0:	b500      	push	{lr}
 80005b2:	2904      	cmp	r1, #4
 80005b4:	d807      	bhi.n	80005c6 <_Unwind_VRS_Set+0x16>
 80005b6:	e8df f001 	tbb	[pc, r1]
 80005ba:	0903      	.short	0x0903
 80005bc:	0906      	.short	0x0906
 80005be:	09          	.byte	0x09
 80005bf:	00          	.byte	0x00
 80005c0:	b90b      	cbnz	r3, 80005c6 <_Unwind_VRS_Set+0x16>
 80005c2:	2a0f      	cmp	r2, #15
 80005c4:	d905      	bls.n	80005d2 <_Unwind_VRS_Set+0x22>
 80005c6:	2002      	movs	r0, #2
 80005c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80005cc:	2001      	movs	r0, #1
 80005ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80005d2:	9901      	ldr	r1, [sp, #4]
 80005d4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80005d8:	6809      	ldr	r1, [r1, #0]
 80005da:	6051      	str	r1, [r2, #4]
 80005dc:	4618      	mov	r0, r3
 80005de:	f85d fb04 	ldr.w	pc, [sp], #4
 80005e2:	bf00      	nop

080005e4 <_Unwind_SetGR>:
 80005e4:	b510      	push	{r4, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	ac04      	add	r4, sp, #16
 80005ea:	2300      	movs	r3, #0
 80005ec:	f844 2d04 	str.w	r2, [r4, #-4]!
 80005f0:	460a      	mov	r2, r1
 80005f2:	9400      	str	r4, [sp, #0]
 80005f4:	4619      	mov	r1, r3
 80005f6:	f7ff ffdb 	bl	80005b0 <_Unwind_VRS_Set>
 80005fa:	b004      	add	sp, #16
 80005fc:	bd10      	pop	{r4, pc}
 80005fe:	bf00      	nop

08000600 <__gnu_Unwind_Backtrace>:
 8000600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000602:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000604:	6413      	str	r3, [r2, #64]	; 0x40
 8000606:	1d15      	adds	r5, r2, #4
 8000608:	4607      	mov	r7, r0
 800060a:	460e      	mov	r6, r1
 800060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060e:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8000612:	ac17      	add	r4, sp, #92	; 0x5c
 8000614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000622:	f04f 35ff 	mov.w	r5, #4294967295
 8000626:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800062a:	9516      	str	r5, [sp, #88]	; 0x58
 800062c:	e010      	b.n	8000650 <__gnu_Unwind_Backtrace+0x50>
 800062e:	a816      	add	r0, sp, #88	; 0x58
 8000630:	f7ff ffd8 	bl	80005e4 <_Unwind_SetGR>
 8000634:	4631      	mov	r1, r6
 8000636:	a816      	add	r0, sp, #88	; 0x58
 8000638:	47b8      	blx	r7
 800063a:	aa16      	add	r2, sp, #88	; 0x58
 800063c:	4669      	mov	r1, sp
 800063e:	b978      	cbnz	r0, 8000660 <__gnu_Unwind_Backtrace+0x60>
 8000640:	9b04      	ldr	r3, [sp, #16]
 8000642:	2008      	movs	r0, #8
 8000644:	4798      	blx	r3
 8000646:	2805      	cmp	r0, #5
 8000648:	4604      	mov	r4, r0
 800064a:	d00a      	beq.n	8000662 <__gnu_Unwind_Backtrace+0x62>
 800064c:	2809      	cmp	r0, #9
 800064e:	d007      	beq.n	8000660 <__gnu_Unwind_Backtrace+0x60>
 8000650:	9926      	ldr	r1, [sp, #152]	; 0x98
 8000652:	4668      	mov	r0, sp
 8000654:	f7ff fe06 	bl	8000264 <get_eit_entry>
 8000658:	466a      	mov	r2, sp
 800065a:	210c      	movs	r1, #12
 800065c:	2800      	cmp	r0, #0
 800065e:	d0e6      	beq.n	800062e <__gnu_Unwind_Backtrace+0x2e>
 8000660:	2409      	movs	r4, #9
 8000662:	a816      	add	r0, sp, #88	; 0x58
 8000664:	f7ff fe4e 	bl	8000304 <restore_non_core_regs>
 8000668:	4620      	mov	r0, r4
 800066a:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 800066e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000670 <__gnu_unwind_pr_common>:
 8000670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000674:	460d      	mov	r5, r1
 8000676:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8000678:	b08b      	sub	sp, #44	; 0x2c
 800067a:	1d0c      	adds	r4, r1, #4
 800067c:	6809      	ldr	r1, [r1, #0]
 800067e:	9107      	str	r1, [sp, #28]
 8000680:	4691      	mov	r9, r2
 8000682:	9408      	str	r4, [sp, #32]
 8000684:	f000 0b03 	and.w	fp, r0, #3
 8000688:	461e      	mov	r6, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	d160      	bne.n	8000750 <__gnu_unwind_pr_common+0xe0>
 800068e:	0209      	lsls	r1, r1, #8
 8000690:	2303      	movs	r3, #3
 8000692:	9107      	str	r1, [sp, #28]
 8000694:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8000698:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800069c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800069e:	f1bb 0f02 	cmp.w	fp, #2
 80006a2:	bf08      	it	eq
 80006a4:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80006a6:	f013 0301 	ands.w	r3, r3, #1
 80006aa:	d140      	bne.n	800072e <__gnu_unwind_pr_common+0xbe>
 80006ac:	9301      	str	r3, [sp, #4]
 80006ae:	f000 0308 	and.w	r3, r0, #8
 80006b2:	9303      	str	r3, [sp, #12]
 80006b4:	f8d4 8000 	ldr.w	r8, [r4]
 80006b8:	f1b8 0f00 	cmp.w	r8, #0
 80006bc:	d039      	beq.n	8000732 <__gnu_unwind_pr_common+0xc2>
 80006be:	2e02      	cmp	r6, #2
 80006c0:	d043      	beq.n	800074a <__gnu_unwind_pr_common+0xda>
 80006c2:	f8b4 8000 	ldrh.w	r8, [r4]
 80006c6:	8867      	ldrh	r7, [r4, #2]
 80006c8:	3404      	adds	r4, #4
 80006ca:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80006cc:	f027 0a01 	bic.w	sl, r7, #1
 80006d0:	210f      	movs	r1, #15
 80006d2:	4648      	mov	r0, r9
 80006d4:	449a      	add	sl, r3
 80006d6:	f7ff ff5f 	bl	8000598 <_Unwind_GetGR>
 80006da:	4582      	cmp	sl, r0
 80006dc:	d833      	bhi.n	8000746 <__gnu_unwind_pr_common+0xd6>
 80006de:	f028 0301 	bic.w	r3, r8, #1
 80006e2:	449a      	add	sl, r3
 80006e4:	4550      	cmp	r0, sl
 80006e6:	bf2c      	ite	cs
 80006e8:	2000      	movcs	r0, #0
 80006ea:	2001      	movcc	r0, #1
 80006ec:	007f      	lsls	r7, r7, #1
 80006ee:	f007 0702 	and.w	r7, r7, #2
 80006f2:	f008 0801 	and.w	r8, r8, #1
 80006f6:	ea47 0708 	orr.w	r7, r7, r8
 80006fa:	2f01      	cmp	r7, #1
 80006fc:	d03e      	beq.n	800077c <__gnu_unwind_pr_common+0x10c>
 80006fe:	d335      	bcc.n	800076c <__gnu_unwind_pr_common+0xfc>
 8000700:	2f02      	cmp	r7, #2
 8000702:	d11c      	bne.n	800073e <__gnu_unwind_pr_common+0xce>
 8000704:	6823      	ldr	r3, [r4, #0]
 8000706:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800070a:	9202      	str	r2, [sp, #8]
 800070c:	f1bb 0f00 	cmp.w	fp, #0
 8000710:	d176      	bne.n	8000800 <__gnu_unwind_pr_common+0x190>
 8000712:	b128      	cbz	r0, 8000720 <__gnu_unwind_pr_common+0xb0>
 8000714:	9903      	ldr	r1, [sp, #12]
 8000716:	2900      	cmp	r1, #0
 8000718:	d07e      	beq.n	8000818 <__gnu_unwind_pr_common+0x1a8>
 800071a:	2a00      	cmp	r2, #0
 800071c:	f000 80a6 	beq.w	800086c <__gnu_unwind_pr_common+0x1fc>
 8000720:	2b00      	cmp	r3, #0
 8000722:	db77      	blt.n	8000814 <__gnu_unwind_pr_common+0x1a4>
 8000724:	9b02      	ldr	r3, [sp, #8]
 8000726:	3301      	adds	r3, #1
 8000728:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800072c:	e7c2      	b.n	80006b4 <__gnu_unwind_pr_common+0x44>
 800072e:	2300      	movs	r3, #0
 8000730:	9301      	str	r3, [sp, #4]
 8000732:	2e02      	cmp	r6, #2
 8000734:	dd3e      	ble.n	80007b4 <__gnu_unwind_pr_common+0x144>
 8000736:	f7ff fe17 	bl	8000368 <__gnu_unwind_24bit.isra.1>
 800073a:	2800      	cmp	r0, #0
 800073c:	d040      	beq.n	80007c0 <__gnu_unwind_pr_common+0x150>
 800073e:	2009      	movs	r0, #9
 8000740:	b00b      	add	sp, #44	; 0x2c
 8000742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000746:	2000      	movs	r0, #0
 8000748:	e7d0      	b.n	80006ec <__gnu_unwind_pr_common+0x7c>
 800074a:	6867      	ldr	r7, [r4, #4]
 800074c:	3408      	adds	r4, #8
 800074e:	e7bc      	b.n	80006ca <__gnu_unwind_pr_common+0x5a>
 8000750:	2b02      	cmp	r3, #2
 8000752:	dca3      	bgt.n	800069c <__gnu_unwind_pr_common+0x2c>
 8000754:	0c0b      	lsrs	r3, r1, #16
 8000756:	b2da      	uxtb	r2, r3
 8000758:	0409      	lsls	r1, r1, #16
 800075a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 800075e:	2302      	movs	r3, #2
 8000760:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8000764:	9107      	str	r1, [sp, #28]
 8000766:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800076a:	e797      	b.n	800069c <__gnu_unwind_pr_common+0x2c>
 800076c:	f1bb 0f00 	cmp.w	fp, #0
 8000770:	d002      	beq.n	8000778 <__gnu_unwind_pr_common+0x108>
 8000772:	2800      	cmp	r0, #0
 8000774:	f040 80bd 	bne.w	80008f2 <__gnu_unwind_pr_common+0x282>
 8000778:	3404      	adds	r4, #4
 800077a:	e79b      	b.n	80006b4 <__gnu_unwind_pr_common+0x44>
 800077c:	f1bb 0f00 	cmp.w	fp, #0
 8000780:	d125      	bne.n	80007ce <__gnu_unwind_pr_common+0x15e>
 8000782:	b1a8      	cbz	r0, 80007b0 <__gnu_unwind_pr_common+0x140>
 8000784:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000788:	1c99      	adds	r1, r3, #2
 800078a:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 800078e:	d0d6      	beq.n	800073e <__gnu_unwind_pr_common+0xce>
 8000790:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8000794:	3301      	adds	r3, #1
 8000796:	9106      	str	r1, [sp, #24]
 8000798:	f000 80a3 	beq.w	80008e2 <__gnu_unwind_pr_common+0x272>
 800079c:	1d20      	adds	r0, r4, #4
 800079e:	f7ff fddd 	bl	800035c <_Unwind_decode_typeinfo_ptr.isra.0>
 80007a2:	ab06      	add	r3, sp, #24
 80007a4:	4601      	mov	r1, r0
 80007a6:	4628      	mov	r0, r5
 80007a8:	f3af 8000 	nop.w
 80007ac:	2800      	cmp	r0, #0
 80007ae:	d177      	bne.n	80008a0 <__gnu_unwind_pr_common+0x230>
 80007b0:	3408      	adds	r4, #8
 80007b2:	e77f      	b.n	80006b4 <__gnu_unwind_pr_common+0x44>
 80007b4:	a907      	add	r1, sp, #28
 80007b6:	4648      	mov	r0, r9
 80007b8:	f000 faee 	bl	8000d98 <__gnu_unwind_execute>
 80007bc:	2800      	cmp	r0, #0
 80007be:	d1be      	bne.n	800073e <__gnu_unwind_pr_common+0xce>
 80007c0:	9b01      	ldr	r3, [sp, #4]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d15c      	bne.n	8000880 <__gnu_unwind_pr_common+0x210>
 80007c6:	2008      	movs	r0, #8
 80007c8:	b00b      	add	sp, #44	; 0x2c
 80007ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80007ce:	210d      	movs	r1, #13
 80007d0:	4648      	mov	r0, r9
 80007d2:	6a2f      	ldr	r7, [r5, #32]
 80007d4:	f7ff fee0 	bl	8000598 <_Unwind_GetGR>
 80007d8:	4287      	cmp	r7, r0
 80007da:	d1e9      	bne.n	80007b0 <__gnu_unwind_pr_common+0x140>
 80007dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80007de:	429c      	cmp	r4, r3
 80007e0:	d1e6      	bne.n	80007b0 <__gnu_unwind_pr_common+0x140>
 80007e2:	4620      	mov	r0, r4
 80007e4:	f7ff fcf0 	bl	80001c8 <selfrel_offset31>
 80007e8:	210f      	movs	r1, #15
 80007ea:	4602      	mov	r2, r0
 80007ec:	4648      	mov	r0, r9
 80007ee:	f7ff fef9 	bl	80005e4 <_Unwind_SetGR>
 80007f2:	4648      	mov	r0, r9
 80007f4:	462a      	mov	r2, r5
 80007f6:	2100      	movs	r1, #0
 80007f8:	f7ff fef4 	bl	80005e4 <_Unwind_SetGR>
 80007fc:	2007      	movs	r0, #7
 80007fe:	e79f      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 8000800:	210d      	movs	r1, #13
 8000802:	4648      	mov	r0, r9
 8000804:	6a2f      	ldr	r7, [r5, #32]
 8000806:	f7ff fec7 	bl	8000598 <_Unwind_GetGR>
 800080a:	4287      	cmp	r7, r0
 800080c:	d058      	beq.n	80008c0 <__gnu_unwind_pr_common+0x250>
 800080e:	6823      	ldr	r3, [r4, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	da87      	bge.n	8000724 <__gnu_unwind_pr_common+0xb4>
 8000814:	3404      	adds	r4, #4
 8000816:	e785      	b.n	8000724 <__gnu_unwind_pr_common+0xb4>
 8000818:	9b02      	ldr	r3, [sp, #8]
 800081a:	b33b      	cbz	r3, 800086c <__gnu_unwind_pr_common+0x1fc>
 800081c:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000820:	1d27      	adds	r7, r4, #4
 8000822:	f8cd b010 	str.w	fp, [sp, #16]
 8000826:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800082a:	f8dd a008 	ldr.w	sl, [sp, #8]
 800082e:	9605      	str	r6, [sp, #20]
 8000830:	46a3      	mov	fp, r4
 8000832:	461c      	mov	r4, r3
 8000834:	e002      	b.n	800083c <__gnu_unwind_pr_common+0x1cc>
 8000836:	45b2      	cmp	sl, r6
 8000838:	46b0      	mov	r8, r6
 800083a:	d016      	beq.n	800086a <__gnu_unwind_pr_common+0x1fa>
 800083c:	4638      	mov	r0, r7
 800083e:	9406      	str	r4, [sp, #24]
 8000840:	f7ff fd8c 	bl	800035c <_Unwind_decode_typeinfo_ptr.isra.0>
 8000844:	ab06      	add	r3, sp, #24
 8000846:	4601      	mov	r1, r0
 8000848:	2200      	movs	r2, #0
 800084a:	4628      	mov	r0, r5
 800084c:	f3af 8000 	nop.w
 8000850:	f108 0601 	add.w	r6, r8, #1
 8000854:	3704      	adds	r7, #4
 8000856:	2800      	cmp	r0, #0
 8000858:	d0ed      	beq.n	8000836 <__gnu_unwind_pr_common+0x1c6>
 800085a:	9b02      	ldr	r3, [sp, #8]
 800085c:	9e05      	ldr	r6, [sp, #20]
 800085e:	4543      	cmp	r3, r8
 8000860:	465c      	mov	r4, fp
 8000862:	f8dd b010 	ldr.w	fp, [sp, #16]
 8000866:	d1d2      	bne.n	800080e <__gnu_unwind_pr_common+0x19e>
 8000868:	e000      	b.n	800086c <__gnu_unwind_pr_common+0x1fc>
 800086a:	465c      	mov	r4, fp
 800086c:	4648      	mov	r0, r9
 800086e:	210d      	movs	r1, #13
 8000870:	f7ff fe92 	bl	8000598 <_Unwind_GetGR>
 8000874:	9b06      	ldr	r3, [sp, #24]
 8000876:	6228      	str	r0, [r5, #32]
 8000878:	62ac      	str	r4, [r5, #40]	; 0x28
 800087a:	626b      	str	r3, [r5, #36]	; 0x24
 800087c:	2006      	movs	r0, #6
 800087e:	e75f      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 8000880:	210f      	movs	r1, #15
 8000882:	4648      	mov	r0, r9
 8000884:	f7ff fe88 	bl	8000598 <_Unwind_GetGR>
 8000888:	210e      	movs	r1, #14
 800088a:	4602      	mov	r2, r0
 800088c:	4648      	mov	r0, r9
 800088e:	f7ff fea9 	bl	80005e4 <_Unwind_SetGR>
 8000892:	4648      	mov	r0, r9
 8000894:	4a29      	ldr	r2, [pc, #164]	; (800093c <__gnu_unwind_pr_common+0x2cc>)
 8000896:	210f      	movs	r1, #15
 8000898:	f7ff fea4 	bl	80005e4 <_Unwind_SetGR>
 800089c:	2007      	movs	r0, #7
 800089e:	e74f      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 80008a0:	4607      	mov	r7, r0
 80008a2:	210d      	movs	r1, #13
 80008a4:	4648      	mov	r0, r9
 80008a6:	f7ff fe77 	bl	8000598 <_Unwind_GetGR>
 80008aa:	2f02      	cmp	r7, #2
 80008ac:	6228      	str	r0, [r5, #32]
 80008ae:	d11d      	bne.n	80008ec <__gnu_unwind_pr_common+0x27c>
 80008b0:	462b      	mov	r3, r5
 80008b2:	9a06      	ldr	r2, [sp, #24]
 80008b4:	f843 2f2c 	str.w	r2, [r3, #44]!
 80008b8:	626b      	str	r3, [r5, #36]	; 0x24
 80008ba:	62ac      	str	r4, [r5, #40]	; 0x28
 80008bc:	2006      	movs	r0, #6
 80008be:	e73f      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 80008c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80008c2:	429c      	cmp	r4, r3
 80008c4:	d1a3      	bne.n	800080e <__gnu_unwind_pr_common+0x19e>
 80008c6:	2204      	movs	r2, #4
 80008c8:	2700      	movs	r7, #0
 80008ca:	18a3      	adds	r3, r4, r2
 80008cc:	9902      	ldr	r1, [sp, #8]
 80008ce:	62a9      	str	r1, [r5, #40]	; 0x28
 80008d0:	62ef      	str	r7, [r5, #44]	; 0x2c
 80008d2:	632a      	str	r2, [r5, #48]	; 0x30
 80008d4:	636b      	str	r3, [r5, #52]	; 0x34
 80008d6:	6823      	ldr	r3, [r4, #0]
 80008d8:	42bb      	cmp	r3, r7
 80008da:	db1d      	blt.n	8000918 <__gnu_unwind_pr_common+0x2a8>
 80008dc:	2301      	movs	r3, #1
 80008de:	9301      	str	r3, [sp, #4]
 80008e0:	e720      	b.n	8000724 <__gnu_unwind_pr_common+0xb4>
 80008e2:	4648      	mov	r0, r9
 80008e4:	210d      	movs	r1, #13
 80008e6:	f7ff fe57 	bl	8000598 <_Unwind_GetGR>
 80008ea:	6228      	str	r0, [r5, #32]
 80008ec:	9b06      	ldr	r3, [sp, #24]
 80008ee:	626b      	str	r3, [r5, #36]	; 0x24
 80008f0:	e7e3      	b.n	80008ba <__gnu_unwind_pr_common+0x24a>
 80008f2:	4620      	mov	r0, r4
 80008f4:	f7ff fc68 	bl	80001c8 <selfrel_offset31>
 80008f8:	3404      	adds	r4, #4
 80008fa:	4606      	mov	r6, r0
 80008fc:	63ac      	str	r4, [r5, #56]	; 0x38
 80008fe:	4628      	mov	r0, r5
 8000900:	f3af 8000 	nop.w
 8000904:	2800      	cmp	r0, #0
 8000906:	f43f af1a 	beq.w	800073e <__gnu_unwind_pr_common+0xce>
 800090a:	4648      	mov	r0, r9
 800090c:	4632      	mov	r2, r6
 800090e:	210f      	movs	r1, #15
 8000910:	f7ff fe68 	bl	80005e4 <_Unwind_SetGR>
 8000914:	2007      	movs	r0, #7
 8000916:	e713      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 8000918:	4608      	mov	r0, r1
 800091a:	3001      	adds	r0, #1
 800091c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000920:	f7ff fc52 	bl	80001c8 <selfrel_offset31>
 8000924:	210f      	movs	r1, #15
 8000926:	4602      	mov	r2, r0
 8000928:	4648      	mov	r0, r9
 800092a:	f7ff fe5b 	bl	80005e4 <_Unwind_SetGR>
 800092e:	4648      	mov	r0, r9
 8000930:	462a      	mov	r2, r5
 8000932:	4639      	mov	r1, r7
 8000934:	f7ff fe56 	bl	80005e4 <_Unwind_SetGR>
 8000938:	2007      	movs	r0, #7
 800093a:	e701      	b.n	8000740 <__gnu_unwind_pr_common+0xd0>
 800093c:	00000000 	.word	0x00000000

08000940 <__aeabi_unwind_cpp_pr0>:
 8000940:	2300      	movs	r3, #0
 8000942:	e695      	b.n	8000670 <__gnu_unwind_pr_common>

08000944 <__aeabi_unwind_cpp_pr1>:
 8000944:	2301      	movs	r3, #1
 8000946:	e693      	b.n	8000670 <__gnu_unwind_pr_common>

08000948 <__aeabi_unwind_cpp_pr2>:
 8000948:	2302      	movs	r3, #2
 800094a:	e691      	b.n	8000670 <__gnu_unwind_pr_common>

0800094c <_Unwind_VRS_Pop>:
 800094c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094e:	4604      	mov	r4, r0
 8000950:	b0c5      	sub	sp, #276	; 0x114
 8000952:	2904      	cmp	r1, #4
 8000954:	d80d      	bhi.n	8000972 <_Unwind_VRS_Pop+0x26>
 8000956:	e8df f001 	tbb	[pc, r1]
 800095a:	0353      	.short	0x0353
 800095c:	310c      	.short	0x310c
 800095e:	0f          	.byte	0x0f
 800095f:	00          	.byte	0x00
 8000960:	2b01      	cmp	r3, #1
 8000962:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000966:	b295      	uxth	r5, r2
 8000968:	d162      	bne.n	8000a30 <_Unwind_VRS_Pop+0xe4>
 800096a:	1972      	adds	r2, r6, r5
 800096c:	2a10      	cmp	r2, #16
 800096e:	f240 809b 	bls.w	8000aa8 <_Unwind_VRS_Pop+0x15c>
 8000972:	2002      	movs	r0, #2
 8000974:	b045      	add	sp, #276	; 0x114
 8000976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000978:	2b00      	cmp	r3, #0
 800097a:	d1fa      	bne.n	8000972 <_Unwind_VRS_Pop+0x26>
 800097c:	2a10      	cmp	r2, #16
 800097e:	d8f8      	bhi.n	8000972 <_Unwind_VRS_Pop+0x26>
 8000980:	6823      	ldr	r3, [r4, #0]
 8000982:	06d8      	lsls	r0, r3, #27
 8000984:	f100 80c6 	bmi.w	8000b14 <_Unwind_VRS_Pop+0x1c8>
 8000988:	ae22      	add	r6, sp, #136	; 0x88
 800098a:	4630      	mov	r0, r6
 800098c:	9201      	str	r2, [sp, #4]
 800098e:	f000 f973 	bl	8000c78 <__gnu_Unwind_Save_WMMXC>
 8000992:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000994:	9a01      	ldr	r2, [sp, #4]
 8000996:	2300      	movs	r3, #0
 8000998:	2501      	movs	r5, #1
 800099a:	fa05 f103 	lsl.w	r1, r5, r3
 800099e:	4211      	tst	r1, r2
 80009a0:	d003      	beq.n	80009aa <_Unwind_VRS_Pop+0x5e>
 80009a2:	6801      	ldr	r1, [r0, #0]
 80009a4:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80009a8:	3004      	adds	r0, #4
 80009aa:	3301      	adds	r3, #1
 80009ac:	2b04      	cmp	r3, #4
 80009ae:	d1f4      	bne.n	800099a <_Unwind_VRS_Pop+0x4e>
 80009b0:	63a0      	str	r0, [r4, #56]	; 0x38
 80009b2:	4630      	mov	r0, r6
 80009b4:	f000 f956 	bl	8000c64 <__gnu_Unwind_Restore_WMMXC>
 80009b8:	2000      	movs	r0, #0
 80009ba:	e7db      	b.n	8000974 <_Unwind_VRS_Pop+0x28>
 80009bc:	2b03      	cmp	r3, #3
 80009be:	d1d8      	bne.n	8000972 <_Unwind_VRS_Pop+0x26>
 80009c0:	0c15      	lsrs	r5, r2, #16
 80009c2:	b297      	uxth	r7, r2
 80009c4:	19eb      	adds	r3, r5, r7
 80009c6:	2b10      	cmp	r3, #16
 80009c8:	d8d3      	bhi.n	8000972 <_Unwind_VRS_Pop+0x26>
 80009ca:	6823      	ldr	r3, [r4, #0]
 80009cc:	071e      	lsls	r6, r3, #28
 80009ce:	f100 80b5 	bmi.w	8000b3c <_Unwind_VRS_Pop+0x1f0>
 80009d2:	ae22      	add	r6, sp, #136	; 0x88
 80009d4:	4630      	mov	r0, r6
 80009d6:	f000 f923 	bl	8000c20 <__gnu_Unwind_Save_WMMXD>
 80009da:	00ed      	lsls	r5, r5, #3
 80009dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80009de:	b14f      	cbz	r7, 80009f4 <_Unwind_VRS_Pop+0xa8>
 80009e0:	3d04      	subs	r5, #4
 80009e2:	1971      	adds	r1, r6, r5
 80009e4:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80009e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80009ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80009f0:	4283      	cmp	r3, r0
 80009f2:	d1f9      	bne.n	80009e8 <_Unwind_VRS_Pop+0x9c>
 80009f4:	4630      	mov	r0, r6
 80009f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80009f8:	f000 f8f0 	bl	8000bdc <__gnu_Unwind_Restore_WMMXD>
 80009fc:	2000      	movs	r0, #0
 80009fe:	e7b9      	b.n	8000974 <_Unwind_VRS_Pop+0x28>
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d1b6      	bne.n	8000972 <_Unwind_VRS_Pop+0x26>
 8000a04:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000a06:	b297      	uxth	r7, r2
 8000a08:	1d20      	adds	r0, r4, #4
 8000a0a:	2601      	movs	r6, #1
 8000a0c:	fa06 f103 	lsl.w	r1, r6, r3
 8000a10:	4239      	tst	r1, r7
 8000a12:	f103 0301 	add.w	r3, r3, #1
 8000a16:	d002      	beq.n	8000a1e <_Unwind_VRS_Pop+0xd2>
 8000a18:	6829      	ldr	r1, [r5, #0]
 8000a1a:	6001      	str	r1, [r0, #0]
 8000a1c:	3504      	adds	r5, #4
 8000a1e:	2b10      	cmp	r3, #16
 8000a20:	f100 0004 	add.w	r0, r0, #4
 8000a24:	d1f2      	bne.n	8000a0c <_Unwind_VRS_Pop+0xc0>
 8000a26:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000a2a:	d13b      	bne.n	8000aa4 <_Unwind_VRS_Pop+0x158>
 8000a2c:	63a5      	str	r5, [r4, #56]	; 0x38
 8000a2e:	e7a1      	b.n	8000974 <_Unwind_VRS_Pop+0x28>
 8000a30:	2b05      	cmp	r3, #5
 8000a32:	d19e      	bne.n	8000972 <_Unwind_VRS_Pop+0x26>
 8000a34:	1977      	adds	r7, r6, r5
 8000a36:	2f20      	cmp	r7, #32
 8000a38:	d89b      	bhi.n	8000972 <_Unwind_VRS_Pop+0x26>
 8000a3a:	2e0f      	cmp	r6, #15
 8000a3c:	d966      	bls.n	8000b0c <_Unwind_VRS_Pop+0x1c0>
 8000a3e:	462f      	mov	r7, r5
 8000a40:	2d00      	cmp	r5, #0
 8000a42:	d13a      	bne.n	8000aba <_Unwind_VRS_Pop+0x16e>
 8000a44:	462a      	mov	r2, r5
 8000a46:	2700      	movs	r7, #0
 8000a48:	2a00      	cmp	r2, #0
 8000a4a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000a4c:	dd72      	ble.n	8000b34 <_Unwind_VRS_Pop+0x1e8>
 8000a4e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000a52:	4601      	mov	r1, r0
 8000a54:	a844      	add	r0, sp, #272	; 0x110
 8000a56:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000a5a:	388c      	subs	r0, #140	; 0x8c
 8000a5c:	f851 5b04 	ldr.w	r5, [r1], #4
 8000a60:	f840 5f04 	str.w	r5, [r0, #4]!
 8000a64:	4291      	cmp	r1, r2
 8000a66:	d1f9      	bne.n	8000a5c <_Unwind_VRS_Pop+0x110>
 8000a68:	4608      	mov	r0, r1
 8000a6a:	b197      	cbz	r7, 8000a92 <_Unwind_VRS_Pop+0x146>
 8000a6c:	2e10      	cmp	r6, #16
 8000a6e:	4632      	mov	r2, r6
 8000a70:	a944      	add	r1, sp, #272	; 0x110
 8000a72:	bf38      	it	cc
 8000a74:	2210      	movcc	r2, #16
 8000a76:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000a7a:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000a7e:	0079      	lsls	r1, r7, #1
 8000a80:	3a04      	subs	r2, #4
 8000a82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000a86:	f850 5b04 	ldr.w	r5, [r0], #4
 8000a8a:	f842 5f04 	str.w	r5, [r2, #4]!
 8000a8e:	4288      	cmp	r0, r1
 8000a90:	d1f9      	bne.n	8000a86 <_Unwind_VRS_Pop+0x13a>
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d048      	beq.n	8000b28 <_Unwind_VRS_Pop+0x1dc>
 8000a96:	2e0f      	cmp	r6, #15
 8000a98:	63a1      	str	r1, [r4, #56]	; 0x38
 8000a9a:	d933      	bls.n	8000b04 <_Unwind_VRS_Pop+0x1b8>
 8000a9c:	b117      	cbz	r7, 8000aa4 <_Unwind_VRS_Pop+0x158>
 8000a9e:	a802      	add	r0, sp, #8
 8000aa0:	f000 f894 	bl	8000bcc <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	e765      	b.n	8000974 <_Unwind_VRS_Pop+0x28>
 8000aa8:	2e0f      	cmp	r6, #15
 8000aaa:	f63f af62 	bhi.w	8000972 <_Unwind_VRS_Pop+0x26>
 8000aae:	2700      	movs	r7, #0
 8000ab0:	6822      	ldr	r2, [r4, #0]
 8000ab2:	07d1      	lsls	r1, r2, #31
 8000ab4:	d417      	bmi.n	8000ae6 <_Unwind_VRS_Pop+0x19a>
 8000ab6:	2f00      	cmp	r7, #0
 8000ab8:	d060      	beq.n	8000b7c <_Unwind_VRS_Pop+0x230>
 8000aba:	6822      	ldr	r2, [r4, #0]
 8000abc:	0751      	lsls	r1, r2, #29
 8000abe:	d445      	bmi.n	8000b4c <_Unwind_VRS_Pop+0x200>
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d04d      	beq.n	8000b60 <_Unwind_VRS_Pop+0x214>
 8000ac4:	2e0f      	cmp	r6, #15
 8000ac6:	d806      	bhi.n	8000ad6 <_Unwind_VRS_Pop+0x18a>
 8000ac8:	a822      	add	r0, sp, #136	; 0x88
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	f000 f87a 	bl	8000bc4 <__gnu_Unwind_Save_VFP_D>
 8000ad0:	9b01      	ldr	r3, [sp, #4]
 8000ad2:	2f00      	cmp	r7, #0
 8000ad4:	d0b6      	beq.n	8000a44 <_Unwind_VRS_Pop+0xf8>
 8000ad6:	a802      	add	r0, sp, #8
 8000ad8:	9301      	str	r3, [sp, #4]
 8000ada:	f000 f87b 	bl	8000bd4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000ade:	9b01      	ldr	r3, [sp, #4]
 8000ae0:	f1c6 0210 	rsb	r2, r6, #16
 8000ae4:	e7b0      	b.n	8000a48 <_Unwind_VRS_Pop+0xfc>
 8000ae6:	f022 0101 	bic.w	r1, r2, #1
 8000aea:	2b05      	cmp	r3, #5
 8000aec:	6021      	str	r1, [r4, #0]
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	4620      	mov	r0, r4
 8000af2:	d03b      	beq.n	8000b6c <_Unwind_VRS_Pop+0x220>
 8000af4:	f022 0203 	bic.w	r2, r2, #3
 8000af8:	f840 2b48 	str.w	r2, [r0], #72
 8000afc:	f000 f85a 	bl	8000bb4 <__gnu_Unwind_Save_VFP>
 8000b00:	9b01      	ldr	r3, [sp, #4]
 8000b02:	e7d8      	b.n	8000ab6 <_Unwind_VRS_Pop+0x16a>
 8000b04:	a822      	add	r0, sp, #136	; 0x88
 8000b06:	f000 f859 	bl	8000bbc <__gnu_Unwind_Restore_VFP_D>
 8000b0a:	e7c7      	b.n	8000a9c <_Unwind_VRS_Pop+0x150>
 8000b0c:	2f10      	cmp	r7, #16
 8000b0e:	d9ce      	bls.n	8000aae <_Unwind_VRS_Pop+0x162>
 8000b10:	3f10      	subs	r7, #16
 8000b12:	e7cd      	b.n	8000ab0 <_Unwind_VRS_Pop+0x164>
 8000b14:	f023 0310 	bic.w	r3, r3, #16
 8000b18:	6023      	str	r3, [r4, #0]
 8000b1a:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000b1e:	9201      	str	r2, [sp, #4]
 8000b20:	f000 f8aa 	bl	8000c78 <__gnu_Unwind_Save_WMMXC>
 8000b24:	9a01      	ldr	r2, [sp, #4]
 8000b26:	e72f      	b.n	8000988 <_Unwind_VRS_Pop+0x3c>
 8000b28:	3104      	adds	r1, #4
 8000b2a:	63a1      	str	r1, [r4, #56]	; 0x38
 8000b2c:	a822      	add	r0, sp, #136	; 0x88
 8000b2e:	f000 f83d 	bl	8000bac <__gnu_Unwind_Restore_VFP>
 8000b32:	e7b7      	b.n	8000aa4 <_Unwind_VRS_Pop+0x158>
 8000b34:	2f00      	cmp	r7, #0
 8000b36:	d199      	bne.n	8000a6c <_Unwind_VRS_Pop+0x120>
 8000b38:	4601      	mov	r1, r0
 8000b3a:	e7aa      	b.n	8000a92 <_Unwind_VRS_Pop+0x146>
 8000b3c:	f023 0308 	bic.w	r3, r3, #8
 8000b40:	6023      	str	r3, [r4, #0]
 8000b42:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000b46:	f000 f86b 	bl	8000c20 <__gnu_Unwind_Save_WMMXD>
 8000b4a:	e742      	b.n	80009d2 <_Unwind_VRS_Pop+0x86>
 8000b4c:	4620      	mov	r0, r4
 8000b4e:	f022 0204 	bic.w	r2, r2, #4
 8000b52:	f840 2bd0 	str.w	r2, [r0], #208
 8000b56:	9301      	str	r3, [sp, #4]
 8000b58:	f000 f83c 	bl	8000bd4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000b5c:	9b01      	ldr	r3, [sp, #4]
 8000b5e:	e7af      	b.n	8000ac0 <_Unwind_VRS_Pop+0x174>
 8000b60:	a822      	add	r0, sp, #136	; 0x88
 8000b62:	9301      	str	r3, [sp, #4]
 8000b64:	f000 f826 	bl	8000bb4 <__gnu_Unwind_Save_VFP>
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	e7b9      	b.n	8000ae0 <_Unwind_VRS_Pop+0x194>
 8000b6c:	f041 0102 	orr.w	r1, r1, #2
 8000b70:	f840 1b48 	str.w	r1, [r0], #72
 8000b74:	f000 f826 	bl	8000bc4 <__gnu_Unwind_Save_VFP_D>
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	e79c      	b.n	8000ab6 <_Unwind_VRS_Pop+0x16a>
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d003      	beq.n	8000b88 <_Unwind_VRS_Pop+0x23c>
 8000b80:	2e0f      	cmp	r6, #15
 8000b82:	f63f af5f 	bhi.w	8000a44 <_Unwind_VRS_Pop+0xf8>
 8000b86:	e79f      	b.n	8000ac8 <_Unwind_VRS_Pop+0x17c>
 8000b88:	a822      	add	r0, sp, #136	; 0x88
 8000b8a:	9301      	str	r3, [sp, #4]
 8000b8c:	f000 f812 	bl	8000bb4 <__gnu_Unwind_Save_VFP>
 8000b90:	9b01      	ldr	r3, [sp, #4]
 8000b92:	e757      	b.n	8000a44 <_Unwind_VRS_Pop+0xf8>

08000b94 <__restore_core_regs>:
 8000b94:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000b98:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000b9c:	469c      	mov	ip, r3
 8000b9e:	46a6      	mov	lr, r4
 8000ba0:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000ba4:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000ba8:	46e5      	mov	sp, ip
 8000baa:	bd00      	pop	{pc}

08000bac <__gnu_Unwind_Restore_VFP>:
 8000bac:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__gnu_Unwind_Save_VFP>:
 8000bb4:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__gnu_Unwind_Restore_VFP_D>:
 8000bbc:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <__gnu_Unwind_Save_VFP_D>:
 8000bc4:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000bcc:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop

08000bd4 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000bd4:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__gnu_Unwind_Restore_WMMXD>:
 8000bdc:	ecf0 0102 	ldfe	f0, [r0], #8
 8000be0:	ecf0 1102 	ldfe	f1, [r0], #8
 8000be4:	ecf0 2102 	ldfe	f2, [r0], #8
 8000be8:	ecf0 3102 	ldfe	f3, [r0], #8
 8000bec:	ecf0 4102 	ldfe	f4, [r0], #8
 8000bf0:	ecf0 5102 	ldfe	f5, [r0], #8
 8000bf4:	ecf0 6102 	ldfe	f6, [r0], #8
 8000bf8:	ecf0 7102 	ldfe	f7, [r0], #8
 8000bfc:	ecf0 8102 	ldfp	f0, [r0], #8
 8000c00:	ecf0 9102 	ldfp	f1, [r0], #8
 8000c04:	ecf0 a102 	ldfp	f2, [r0], #8
 8000c08:	ecf0 b102 	ldfp	f3, [r0], #8
 8000c0c:	ecf0 c102 	ldfp	f4, [r0], #8
 8000c10:	ecf0 d102 	ldfp	f5, [r0], #8
 8000c14:	ecf0 e102 	ldfp	f6, [r0], #8
 8000c18:	ecf0 f102 	ldfp	f7, [r0], #8
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__gnu_Unwind_Save_WMMXD>:
 8000c20:	ece0 0102 	stfe	f0, [r0], #8
 8000c24:	ece0 1102 	stfe	f1, [r0], #8
 8000c28:	ece0 2102 	stfe	f2, [r0], #8
 8000c2c:	ece0 3102 	stfe	f3, [r0], #8
 8000c30:	ece0 4102 	stfe	f4, [r0], #8
 8000c34:	ece0 5102 	stfe	f5, [r0], #8
 8000c38:	ece0 6102 	stfe	f6, [r0], #8
 8000c3c:	ece0 7102 	stfe	f7, [r0], #8
 8000c40:	ece0 8102 	stfp	f0, [r0], #8
 8000c44:	ece0 9102 	stfp	f1, [r0], #8
 8000c48:	ece0 a102 	stfp	f2, [r0], #8
 8000c4c:	ece0 b102 	stfp	f3, [r0], #8
 8000c50:	ece0 c102 	stfp	f4, [r0], #8
 8000c54:	ece0 d102 	stfp	f5, [r0], #8
 8000c58:	ece0 e102 	stfp	f6, [r0], #8
 8000c5c:	ece0 f102 	stfp	f7, [r0], #8
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__gnu_Unwind_Restore_WMMXC>:
 8000c64:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000c68:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000c6c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000c70:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__gnu_Unwind_Save_WMMXC>:
 8000c78:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000c7c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000c80:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000c84:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <_Unwind_RaiseException>:
 8000c8c:	46ec      	mov	ip, sp
 8000c8e:	b500      	push	{lr}
 8000c90:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000c94:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ca0:	a901      	add	r1, sp, #4
 8000ca2:	f7ff fbf3 	bl	800048c <__gnu_Unwind_RaiseException>
 8000ca6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000caa:	b012      	add	sp, #72	; 0x48
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <_Unwind_Resume>:
 8000cb0:	46ec      	mov	ip, sp
 8000cb2:	b500      	push	{lr}
 8000cb4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cb8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000cc4:	a901      	add	r1, sp, #4
 8000cc6:	f7ff fc1b 	bl	8000500 <__gnu_Unwind_Resume>
 8000cca:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cce:	b012      	add	sp, #72	; 0x48
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <_Unwind_Resume_or_Rethrow>:
 8000cd4:	46ec      	mov	ip, sp
 8000cd6:	b500      	push	{lr}
 8000cd8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000cdc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000ce8:	a901      	add	r1, sp, #4
 8000cea:	f7ff fc2b 	bl	8000544 <__gnu_Unwind_Resume_or_Rethrow>
 8000cee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000cf2:	b012      	add	sp, #72	; 0x48
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <_Unwind_ForcedUnwind>:
 8000cf8:	46ec      	mov	ip, sp
 8000cfa:	b500      	push	{lr}
 8000cfc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d00:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d0c:	ab01      	add	r3, sp, #4
 8000d0e:	f7ff fbed 	bl	80004ec <__gnu_Unwind_ForcedUnwind>
 8000d12:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d16:	b012      	add	sp, #72	; 0x48
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <_Unwind_Backtrace>:
 8000d1c:	46ec      	mov	ip, sp
 8000d1e:	b500      	push	{lr}
 8000d20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000d24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000d30:	aa01      	add	r2, sp, #4
 8000d32:	f7ff fc65 	bl	8000600 <__gnu_Unwind_Backtrace>
 8000d36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d3a:	b012      	add	sp, #72	; 0x48
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <next_unwind_byte>:
 8000d40:	7a02      	ldrb	r2, [r0, #8]
 8000d42:	b91a      	cbnz	r2, 8000d4c <next_unwind_byte+0xc>
 8000d44:	7a43      	ldrb	r3, [r0, #9]
 8000d46:	b943      	cbnz	r3, 8000d5a <next_unwind_byte+0x1a>
 8000d48:	20b0      	movs	r0, #176	; 0xb0
 8000d4a:	4770      	bx	lr
 8000d4c:	6803      	ldr	r3, [r0, #0]
 8000d4e:	3a01      	subs	r2, #1
 8000d50:	7202      	strb	r2, [r0, #8]
 8000d52:	021a      	lsls	r2, r3, #8
 8000d54:	6002      	str	r2, [r0, #0]
 8000d56:	0e18      	lsrs	r0, r3, #24
 8000d58:	4770      	bx	lr
 8000d5a:	6842      	ldr	r2, [r0, #4]
 8000d5c:	3b01      	subs	r3, #1
 8000d5e:	b410      	push	{r4}
 8000d60:	7243      	strb	r3, [r0, #9]
 8000d62:	6813      	ldr	r3, [r2, #0]
 8000d64:	2103      	movs	r1, #3
 8000d66:	1d14      	adds	r4, r2, #4
 8000d68:	7201      	strb	r1, [r0, #8]
 8000d6a:	021a      	lsls	r2, r3, #8
 8000d6c:	6044      	str	r4, [r0, #4]
 8000d6e:	6002      	str	r2, [r0, #0]
 8000d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000d74:	0e18      	lsrs	r0, r3, #24
 8000d76:	4770      	bx	lr

08000d78 <_Unwind_GetGR.constprop.0>:
 8000d78:	b500      	push	{lr}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	aa03      	add	r2, sp, #12
 8000d7e:	2300      	movs	r3, #0
 8000d80:	9200      	str	r2, [sp, #0]
 8000d82:	4619      	mov	r1, r3
 8000d84:	220c      	movs	r2, #12
 8000d86:	f7ff fbed 	bl	8000564 <_Unwind_VRS_Get>
 8000d8a:	9803      	ldr	r0, [sp, #12]
 8000d8c:	b005      	add	sp, #20
 8000d8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d92:	bf00      	nop

08000d94 <unwind_UCB_from_context>:
 8000d94:	e7f0      	b.n	8000d78 <_Unwind_GetGR.constprop.0>
 8000d96:	bf00      	nop

08000d98 <__gnu_unwind_execute>:
 8000d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000d9c:	4606      	mov	r6, r0
 8000d9e:	b085      	sub	sp, #20
 8000da0:	460f      	mov	r7, r1
 8000da2:	f04f 0800 	mov.w	r8, #0
 8000da6:	4638      	mov	r0, r7
 8000da8:	f7ff ffca 	bl	8000d40 <next_unwind_byte>
 8000dac:	28b0      	cmp	r0, #176	; 0xb0
 8000dae:	4604      	mov	r4, r0
 8000db0:	d023      	beq.n	8000dfa <__gnu_unwind_execute+0x62>
 8000db2:	0605      	lsls	r5, r0, #24
 8000db4:	d427      	bmi.n	8000e06 <__gnu_unwind_execute+0x6e>
 8000db6:	2300      	movs	r3, #0
 8000db8:	f10d 090c 	add.w	r9, sp, #12
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	0085      	lsls	r5, r0, #2
 8000dc0:	220d      	movs	r2, #13
 8000dc2:	f8cd 9000 	str.w	r9, [sp]
 8000dc6:	4630      	mov	r0, r6
 8000dc8:	f7ff fbcc 	bl	8000564 <_Unwind_VRS_Get>
 8000dcc:	b2ed      	uxtb	r5, r5
 8000dce:	9b03      	ldr	r3, [sp, #12]
 8000dd0:	f8cd 9000 	str.w	r9, [sp]
 8000dd4:	0660      	lsls	r0, r4, #25
 8000dd6:	f105 0504 	add.w	r5, r5, #4
 8000dda:	bf4c      	ite	mi
 8000ddc:	1b5d      	submi	r5, r3, r5
 8000dde:	18ed      	addpl	r5, r5, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	4619      	mov	r1, r3
 8000de4:	220d      	movs	r2, #13
 8000de6:	4630      	mov	r0, r6
 8000de8:	9503      	str	r5, [sp, #12]
 8000dea:	f7ff fbe1 	bl	80005b0 <_Unwind_VRS_Set>
 8000dee:	4638      	mov	r0, r7
 8000df0:	f7ff ffa6 	bl	8000d40 <next_unwind_byte>
 8000df4:	28b0      	cmp	r0, #176	; 0xb0
 8000df6:	4604      	mov	r4, r0
 8000df8:	d1db      	bne.n	8000db2 <__gnu_unwind_execute+0x1a>
 8000dfa:	f1b8 0f00 	cmp.w	r8, #0
 8000dfe:	f000 8095 	beq.w	8000f2c <__gnu_unwind_execute+0x194>
 8000e02:	2000      	movs	r0, #0
 8000e04:	e01c      	b.n	8000e40 <__gnu_unwind_execute+0xa8>
 8000e06:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8000e0a:	2b80      	cmp	r3, #128	; 0x80
 8000e0c:	d05d      	beq.n	8000eca <__gnu_unwind_execute+0x132>
 8000e0e:	2b90      	cmp	r3, #144	; 0x90
 8000e10:	d019      	beq.n	8000e46 <__gnu_unwind_execute+0xae>
 8000e12:	2ba0      	cmp	r3, #160	; 0xa0
 8000e14:	d02c      	beq.n	8000e70 <__gnu_unwind_execute+0xd8>
 8000e16:	2bb0      	cmp	r3, #176	; 0xb0
 8000e18:	d03f      	beq.n	8000e9a <__gnu_unwind_execute+0x102>
 8000e1a:	2bc0      	cmp	r3, #192	; 0xc0
 8000e1c:	d06c      	beq.n	8000ef8 <__gnu_unwind_execute+0x160>
 8000e1e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000e22:	2bd0      	cmp	r3, #208	; 0xd0
 8000e24:	d10b      	bne.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000e26:	f000 0207 	and.w	r2, r0, #7
 8000e2a:	3201      	adds	r2, #1
 8000e2c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000e30:	2305      	movs	r3, #5
 8000e32:	2101      	movs	r1, #1
 8000e34:	4630      	mov	r0, r6
 8000e36:	f7ff fd89 	bl	800094c <_Unwind_VRS_Pop>
 8000e3a:	2800      	cmp	r0, #0
 8000e3c:	d0b3      	beq.n	8000da6 <__gnu_unwind_execute+0xe>
 8000e3e:	2009      	movs	r0, #9
 8000e40:	b005      	add	sp, #20
 8000e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000e46:	f000 030d 	and.w	r3, r0, #13
 8000e4a:	2b0d      	cmp	r3, #13
 8000e4c:	d0f7      	beq.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000e4e:	ad03      	add	r5, sp, #12
 8000e50:	2300      	movs	r3, #0
 8000e52:	f000 020f 	and.w	r2, r0, #15
 8000e56:	4619      	mov	r1, r3
 8000e58:	9500      	str	r5, [sp, #0]
 8000e5a:	4630      	mov	r0, r6
 8000e5c:	f7ff fb82 	bl	8000564 <_Unwind_VRS_Get>
 8000e60:	2300      	movs	r3, #0
 8000e62:	9500      	str	r5, [sp, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	220d      	movs	r2, #13
 8000e68:	4630      	mov	r0, r6
 8000e6a:	f7ff fba1 	bl	80005b0 <_Unwind_VRS_Set>
 8000e6e:	e79a      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000e70:	43c2      	mvns	r2, r0
 8000e72:	f002 0307 	and.w	r3, r2, #7
 8000e76:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8000e7a:	411a      	asrs	r2, r3
 8000e7c:	0701      	lsls	r1, r0, #28
 8000e7e:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8000e82:	f04f 0300 	mov.w	r3, #0
 8000e86:	bf48      	it	mi
 8000e88:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4630      	mov	r0, r6
 8000e90:	f7ff fd5c 	bl	800094c <_Unwind_VRS_Pop>
 8000e94:	2800      	cmp	r0, #0
 8000e96:	d1d2      	bne.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000e98:	e785      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000e9a:	28b1      	cmp	r0, #177	; 0xb1
 8000e9c:	d057      	beq.n	8000f4e <__gnu_unwind_execute+0x1b6>
 8000e9e:	28b2      	cmp	r0, #178	; 0xb2
 8000ea0:	d068      	beq.n	8000f74 <__gnu_unwind_execute+0x1dc>
 8000ea2:	28b3      	cmp	r0, #179	; 0xb3
 8000ea4:	f000 8095 	beq.w	8000fd2 <__gnu_unwind_execute+0x23a>
 8000ea8:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8000eac:	2bb4      	cmp	r3, #180	; 0xb4
 8000eae:	d0c6      	beq.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000eb0:	f000 0207 	and.w	r2, r0, #7
 8000eb4:	3201      	adds	r2, #1
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	f7ff fd44 	bl	800094c <_Unwind_VRS_Pop>
 8000ec4:	2800      	cmp	r0, #0
 8000ec6:	d1ba      	bne.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000ec8:	e76d      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000eca:	4638      	mov	r0, r7
 8000ecc:	f7ff ff38 	bl	8000d40 <next_unwind_byte>
 8000ed0:	0224      	lsls	r4, r4, #8
 8000ed2:	4304      	orrs	r4, r0
 8000ed4:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8000ed8:	d0b1      	beq.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000eda:	0124      	lsls	r4, r4, #4
 8000edc:	2300      	movs	r3, #0
 8000ede:	b2a2      	uxth	r2, r4
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	f7ff fd32 	bl	800094c <_Unwind_VRS_Pop>
 8000ee8:	2800      	cmp	r0, #0
 8000eea:	d1a8      	bne.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000eec:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8000ef0:	bf18      	it	ne
 8000ef2:	f04f 0801 	movne.w	r8, #1
 8000ef6:	e756      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000ef8:	28c6      	cmp	r0, #198	; 0xc6
 8000efa:	d07d      	beq.n	8000ff8 <__gnu_unwind_execute+0x260>
 8000efc:	28c7      	cmp	r0, #199	; 0xc7
 8000efe:	f000 8086 	beq.w	800100e <__gnu_unwind_execute+0x276>
 8000f02:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8000f06:	2bc0      	cmp	r3, #192	; 0xc0
 8000f08:	f000 8094 	beq.w	8001034 <__gnu_unwind_execute+0x29c>
 8000f0c:	28c8      	cmp	r0, #200	; 0xc8
 8000f0e:	f000 809f 	beq.w	8001050 <__gnu_unwind_execute+0x2b8>
 8000f12:	28c9      	cmp	r0, #201	; 0xc9
 8000f14:	d193      	bne.n	8000e3e <__gnu_unwind_execute+0xa6>
 8000f16:	4638      	mov	r0, r7
 8000f18:	f7ff ff12 	bl	8000d40 <next_unwind_byte>
 8000f1c:	0302      	lsls	r2, r0, #12
 8000f1e:	f000 000f 	and.w	r0, r0, #15
 8000f22:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8000f26:	3001      	adds	r0, #1
 8000f28:	4302      	orrs	r2, r0
 8000f2a:	e781      	b.n	8000e30 <__gnu_unwind_execute+0x98>
 8000f2c:	ac03      	add	r4, sp, #12
 8000f2e:	4643      	mov	r3, r8
 8000f30:	220e      	movs	r2, #14
 8000f32:	4641      	mov	r1, r8
 8000f34:	9400      	str	r4, [sp, #0]
 8000f36:	4630      	mov	r0, r6
 8000f38:	f7ff fb14 	bl	8000564 <_Unwind_VRS_Get>
 8000f3c:	9400      	str	r4, [sp, #0]
 8000f3e:	4630      	mov	r0, r6
 8000f40:	4643      	mov	r3, r8
 8000f42:	220f      	movs	r2, #15
 8000f44:	4641      	mov	r1, r8
 8000f46:	f7ff fb33 	bl	80005b0 <_Unwind_VRS_Set>
 8000f4a:	4640      	mov	r0, r8
 8000f4c:	e778      	b.n	8000e40 <__gnu_unwind_execute+0xa8>
 8000f4e:	4638      	mov	r0, r7
 8000f50:	f7ff fef6 	bl	8000d40 <next_unwind_byte>
 8000f54:	2800      	cmp	r0, #0
 8000f56:	f43f af72 	beq.w	8000e3e <__gnu_unwind_execute+0xa6>
 8000f5a:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8000f5e:	f47f af6e 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 8000f62:	4602      	mov	r2, r0
 8000f64:	4619      	mov	r1, r3
 8000f66:	4630      	mov	r0, r6
 8000f68:	f7ff fcf0 	bl	800094c <_Unwind_VRS_Pop>
 8000f6c:	2800      	cmp	r0, #0
 8000f6e:	f47f af66 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 8000f72:	e718      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000f74:	2300      	movs	r3, #0
 8000f76:	f10d 090c 	add.w	r9, sp, #12
 8000f7a:	220d      	movs	r2, #13
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f8cd 9000 	str.w	r9, [sp]
 8000f82:	4630      	mov	r0, r6
 8000f84:	f7ff faee 	bl	8000564 <_Unwind_VRS_Get>
 8000f88:	4638      	mov	r0, r7
 8000f8a:	f7ff fed9 	bl	8000d40 <next_unwind_byte>
 8000f8e:	0602      	lsls	r2, r0, #24
 8000f90:	f04f 0402 	mov.w	r4, #2
 8000f94:	d50c      	bpl.n	8000fb0 <__gnu_unwind_execute+0x218>
 8000f96:	9b03      	ldr	r3, [sp, #12]
 8000f98:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000f9c:	40a0      	lsls	r0, r4
 8000f9e:	4403      	add	r3, r0
 8000fa0:	4638      	mov	r0, r7
 8000fa2:	9303      	str	r3, [sp, #12]
 8000fa4:	f7ff fecc 	bl	8000d40 <next_unwind_byte>
 8000fa8:	0603      	lsls	r3, r0, #24
 8000faa:	f104 0407 	add.w	r4, r4, #7
 8000fae:	d4f2      	bmi.n	8000f96 <__gnu_unwind_execute+0x1fe>
 8000fb0:	9b03      	ldr	r3, [sp, #12]
 8000fb2:	f8cd 9000 	str.w	r9, [sp]
 8000fb6:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8000fba:	40a2      	lsls	r2, r4
 8000fbc:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	4414      	add	r4, r2
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	220d      	movs	r2, #13
 8000fc8:	4630      	mov	r0, r6
 8000fca:	9403      	str	r4, [sp, #12]
 8000fcc:	f7ff faf0 	bl	80005b0 <_Unwind_VRS_Set>
 8000fd0:	e6e9      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000fd2:	4638      	mov	r0, r7
 8000fd4:	f7ff feb4 	bl	8000d40 <next_unwind_byte>
 8000fd8:	0301      	lsls	r1, r0, #12
 8000fda:	f000 000f 	and.w	r0, r0, #15
 8000fde:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8000fe2:	1c42      	adds	r2, r0, #1
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	4630      	mov	r0, r6
 8000fea:	4619      	mov	r1, r3
 8000fec:	f7ff fcae 	bl	800094c <_Unwind_VRS_Pop>
 8000ff0:	2800      	cmp	r0, #0
 8000ff2:	f47f af24 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 8000ff6:	e6d6      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	f7ff fea1 	bl	8000d40 <next_unwind_byte>
 8000ffe:	0301      	lsls	r1, r0, #12
 8001000:	f000 000f 	and.w	r0, r0, #15
 8001004:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001008:	1c42      	adds	r2, r0, #1
 800100a:	2303      	movs	r3, #3
 800100c:	e7eb      	b.n	8000fe6 <__gnu_unwind_execute+0x24e>
 800100e:	4638      	mov	r0, r7
 8001010:	f7ff fe96 	bl	8000d40 <next_unwind_byte>
 8001014:	2800      	cmp	r0, #0
 8001016:	f43f af12 	beq.w	8000e3e <__gnu_unwind_execute+0xa6>
 800101a:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800101e:	f47f af0e 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 8001022:	4602      	mov	r2, r0
 8001024:	2104      	movs	r1, #4
 8001026:	4630      	mov	r0, r6
 8001028:	f7ff fc90 	bl	800094c <_Unwind_VRS_Pop>
 800102c:	2800      	cmp	r0, #0
 800102e:	f47f af06 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 8001032:	e6b8      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8001034:	f000 020f 	and.w	r2, r0, #15
 8001038:	3201      	adds	r2, #1
 800103a:	2303      	movs	r3, #3
 800103c:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001040:	4619      	mov	r1, r3
 8001042:	4630      	mov	r0, r6
 8001044:	f7ff fc82 	bl	800094c <_Unwind_VRS_Pop>
 8001048:	2800      	cmp	r0, #0
 800104a:	f47f aef8 	bne.w	8000e3e <__gnu_unwind_execute+0xa6>
 800104e:	e6aa      	b.n	8000da6 <__gnu_unwind_execute+0xe>
 8001050:	4638      	mov	r0, r7
 8001052:	f7ff fe75 	bl	8000d40 <next_unwind_byte>
 8001056:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 800105a:	f000 030f 	and.w	r3, r0, #15
 800105e:	3210      	adds	r2, #16
 8001060:	3301      	adds	r3, #1
 8001062:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001066:	e6e3      	b.n	8000e30 <__gnu_unwind_execute+0x98>

08001068 <__gnu_unwind_frame>:
 8001068:	b510      	push	{r4, lr}
 800106a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800106c:	b084      	sub	sp, #16
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	2003      	movs	r0, #3
 8001072:	f88d 000c 	strb.w	r0, [sp, #12]
 8001076:	79dc      	ldrb	r4, [r3, #7]
 8001078:	f88d 400d 	strb.w	r4, [sp, #13]
 800107c:	0212      	lsls	r2, r2, #8
 800107e:	3308      	adds	r3, #8
 8001080:	4608      	mov	r0, r1
 8001082:	a901      	add	r1, sp, #4
 8001084:	9201      	str	r2, [sp, #4]
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	f7ff fe86 	bl	8000d98 <__gnu_unwind_execute>
 800108c:	b004      	add	sp, #16
 800108e:	bd10      	pop	{r4, pc}

08001090 <_Unwind_GetRegionStart>:
 8001090:	b508      	push	{r3, lr}
 8001092:	f7ff fe7f 	bl	8000d94 <unwind_UCB_from_context>
 8001096:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001098:	bd08      	pop	{r3, pc}
 800109a:	bf00      	nop

0800109c <_Unwind_GetLanguageSpecificData>:
 800109c:	b508      	push	{r3, lr}
 800109e:	f7ff fe79 	bl	8000d94 <unwind_UCB_from_context>
 80010a2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80010a4:	79c3      	ldrb	r3, [r0, #7]
 80010a6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80010aa:	3008      	adds	r0, #8
 80010ac:	bd08      	pop	{r3, pc}
 80010ae:	bf00      	nop

080010b0 <_Unwind_GetTextRelBase>:
 80010b0:	b508      	push	{r3, lr}
 80010b2:	f001 fd66 	bl	8002b82 <abort>
 80010b6:	bf00      	nop

080010b8 <_Unwind_GetDataRelBase>:
 80010b8:	b508      	push	{r3, lr}
 80010ba:	f7ff fff9 	bl	80010b0 <_Unwind_GetTextRelBase>
 80010be:	bf00      	nop

080010c0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <HAL_InitTick+0x3c>)
 80010c4:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <HAL_InitTick+0x40>)
 80010c6:	7812      	ldrb	r2, [r2, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
{
 80010ca:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010d0:	fbb0 f0f2 	udiv	r0, r0, r2
 80010d4:	fbb3 f0f0 	udiv	r0, r3, r0
 80010d8:	f000 fad4 	bl	8001684 <HAL_SYSTICK_Config>
 80010dc:	b908      	cbnz	r0, 80010e2 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010de:	2d0f      	cmp	r5, #15
 80010e0:	d901      	bls.n	80010e6 <HAL_InitTick+0x26>
    return HAL_ERROR;
 80010e2:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80010e4:	bd38      	pop	{r3, r4, r5, pc}
 80010e6:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010e8:	4602      	mov	r2, r0
 80010ea:	4629      	mov	r1, r5
 80010ec:	f04f 30ff 	mov.w	r0, #4294967295
 80010f0:	f000 fa86 	bl	8001600 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010f4:	4b03      	ldr	r3, [pc, #12]	; (8001104 <HAL_InitTick+0x44>)
 80010f6:	4620      	mov	r0, r4
 80010f8:	601d      	str	r5, [r3, #0]
 80010fa:	bd38      	pop	{r3, r4, r5, pc}
 80010fc:	20000000 	.word	0x20000000
 8001100:	20000008 	.word	0x20000008
 8001104:	20000004 	.word	0x20000004

08001108 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001108:	4a07      	ldr	r2, [pc, #28]	; (8001128 <HAL_Init+0x20>)
{
 800110a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800110c:	6813      	ldr	r3, [r2, #0]
 800110e:	f043 0310 	orr.w	r3, r3, #16
 8001112:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001114:	2003      	movs	r0, #3
 8001116:	f000 fa61 	bl	80015dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800111a:	2000      	movs	r0, #0
 800111c:	f7ff ffd0 	bl	80010c0 <HAL_InitTick>
  HAL_MspInit();
 8001120:	f001 fbaa 	bl	8002878 <HAL_MspInit>
}
 8001124:	2000      	movs	r0, #0
 8001126:	bd08      	pop	{r3, pc}
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800112c:	4a03      	ldr	r2, [pc, #12]	; (800113c <HAL_IncTick+0x10>)
 800112e:	4b04      	ldr	r3, [pc, #16]	; (8001140 <HAL_IncTick+0x14>)
 8001130:	6811      	ldr	r1, [r2, #0]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	440b      	add	r3, r1
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200000b4 	.word	0x200000b4
 8001140:	20000000 	.word	0x20000000

08001144 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001144:	4b01      	ldr	r3, [pc, #4]	; (800114c <HAL_GetTick+0x8>)
 8001146:	6818      	ldr	r0, [r3, #0]
}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	200000b4 	.word	0x200000b4

08001150 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001150:	2800      	cmp	r0, #0
 8001152:	d07c      	beq.n	800124e <HAL_CAN_Init+0xfe>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001154:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001158:	b570      	push	{r4, r5, r6, lr}
 800115a:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 800115c:	2b00      	cmp	r3, #0
 800115e:	d073      	beq.n	8001248 <HAL_CAN_Init+0xf8>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001160:	6822      	ldr	r2, [r4, #0]
 8001162:	6813      	ldr	r3, [r2, #0]
 8001164:	f023 0302 	bic.w	r3, r3, #2
 8001168:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800116a:	f7ff ffeb 	bl	8001144 <HAL_GetTick>
 800116e:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001170:	e004      	b.n	800117c <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001172:	f7ff ffe7 	bl	8001144 <HAL_GetTick>
 8001176:	1b40      	subs	r0, r0, r5
 8001178:	280a      	cmp	r0, #10
 800117a:	d85c      	bhi.n	8001236 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800117c:	6823      	ldr	r3, [r4, #0]
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	0791      	lsls	r1, r2, #30
 8001182:	d4f6      	bmi.n	8001172 <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	f042 0201 	orr.w	r2, r2, #1
 800118a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800118c:	f7ff ffda 	bl	8001144 <HAL_GetTick>
 8001190:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001192:	e004      	b.n	800119e <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001194:	f7ff ffd6 	bl	8001144 <HAL_GetTick>
 8001198:	1b40      	subs	r0, r0, r5
 800119a:	280a      	cmp	r0, #10
 800119c:	d84b      	bhi.n	8001236 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800119e:	6823      	ldr	r3, [r4, #0]
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	07d2      	lsls	r2, r2, #31
 80011a4:	d5f6      	bpl.n	8001194 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80011a6:	7e22      	ldrb	r2, [r4, #24]
 80011a8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	bf0c      	ite	eq
 80011ae:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011b2:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80011b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80011b8:	7e62      	ldrb	r2, [r4, #25]
 80011ba:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	bf0c      	ite	eq
 80011c0:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011c4:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80011c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80011ca:	7ea2      	ldrb	r2, [r4, #26]
 80011cc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	bf0c      	ite	eq
 80011d2:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011d6:	f022 0220 	bicne.w	r2, r2, #32
 80011da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80011dc:	7ee2      	ldrb	r2, [r4, #27]
 80011de:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	bf0c      	ite	eq
 80011e4:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80011e8:	f042 0210 	orrne.w	r2, r2, #16
 80011ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80011ee:	7f22      	ldrb	r2, [r4, #28]
 80011f0:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	bf0c      	ite	eq
 80011f6:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011fa:	f022 0208 	bicne.w	r2, r2, #8
 80011fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001200:	7f62      	ldrb	r2, [r4, #29]
 8001202:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	bf0c      	ite	eq
 8001208:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800120c:	f022 0204 	bicne.w	r2, r2, #4
 8001210:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001212:	68a2      	ldr	r2, [r4, #8]
 8001214:	68e6      	ldr	r6, [r4, #12]
 8001216:	6925      	ldr	r5, [r4, #16]
 8001218:	6960      	ldr	r0, [r4, #20]
 800121a:	6861      	ldr	r1, [r4, #4]
 800121c:	4332      	orrs	r2, r6
 800121e:	432a      	orrs	r2, r5
 8001220:	4302      	orrs	r2, r0
 8001222:	3901      	subs	r1, #1
 8001224:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001226:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001228:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800122a:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 800122c:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800122e:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001230:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 8001234:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001236:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001238:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800123a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800123e:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 8001240:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 8001242:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 8001246:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 8001248:	f001 fa56 	bl	80026f8 <HAL_CAN_MspInit>
 800124c:	e788      	b.n	8001160 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 800124e:	2001      	movs	r0, #1
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop

08001254 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8001258:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800125c:	3c01      	subs	r4, #1
 800125e:	2c01      	cmp	r4, #1
 8001260:	d906      	bls.n	8001270 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001262:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001268:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800126a:	2001      	movs	r0, #1
  }
}
 800126c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001270:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001272:	2900      	cmp	r1, #0
 8001274:	d05a      	beq.n	800132c <HAL_CAN_GetRxMessage+0xd8>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001276:	692c      	ldr	r4, [r5, #16]
 8001278:	07a4      	lsls	r4, r4, #30
 800127a:	d05a      	beq.n	8001332 <HAL_CAN_GetRxMessage+0xde>
 800127c:	010c      	lsls	r4, r1, #4
 800127e:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001280:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001284:	f007 0704 	and.w	r7, r7, #4
 8001288:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800128a:	2f00      	cmp	r7, #0
 800128c:	d15f      	bne.n	800134e <HAL_CAN_GetRxMessage+0xfa>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800128e:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001292:	0d7f      	lsrs	r7, r7, #21
 8001294:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001296:	f8d6 c1b0 	ldr.w	ip, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800129a:	f8d6 e1b4 	ldr.w	lr, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800129e:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012a2:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012a6:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012a8:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012ac:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80012b0:	f8c2 c00c 	str.w	ip, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012b4:	f00e 050f 	and.w	r5, lr, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012b8:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012bc:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012be:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012c0:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012c2:	6156      	str	r6, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012c4:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012c8:	6802      	ldr	r2, [r0, #0]
 80012ca:	4422      	add	r2, r4
 80012cc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80012d0:	0a12      	lsrs	r2, r2, #8
 80012d2:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012d4:	6802      	ldr	r2, [r0, #0]
 80012d6:	4422      	add	r2, r4
 80012d8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80012dc:	0c12      	lsrs	r2, r2, #16
 80012de:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80012e0:	6802      	ldr	r2, [r0, #0]
 80012e2:	4422      	add	r2, r4
 80012e4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80012e8:	0e12      	lsrs	r2, r2, #24
 80012ea:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80012ec:	6802      	ldr	r2, [r0, #0]
 80012ee:	4422      	add	r2, r4
 80012f0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80012f4:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80012f6:	6802      	ldr	r2, [r0, #0]
 80012f8:	4422      	add	r2, r4
 80012fa:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80012fe:	0a12      	lsrs	r2, r2, #8
 8001300:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001302:	6802      	ldr	r2, [r0, #0]
 8001304:	4422      	add	r2, r4
 8001306:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800130a:	0c12      	lsrs	r2, r2, #16
 800130c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800130e:	6802      	ldr	r2, [r0, #0]
 8001310:	4414      	add	r4, r2
 8001312:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001316:	0e12      	lsrs	r2, r2, #24
 8001318:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800131a:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800131c:	b981      	cbnz	r1, 8001340 <HAL_CAN_GetRxMessage+0xec>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800131e:	68d3      	ldr	r3, [r2, #12]
 8001320:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8001324:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001326:	60d3      	str	r3, [r2, #12]
 8001328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800132c:	68ec      	ldr	r4, [r5, #12]
 800132e:	07a6      	lsls	r6, r4, #30
 8001330:	d1a4      	bne.n	800127c <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001332:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001334:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001338:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800133a:	2001      	movs	r0, #1
 800133c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001340:	6913      	ldr	r3, [r2, #16]
 8001342:	f043 0320 	orr.w	r3, r3, #32
 8001346:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001348:	2000      	movs	r0, #0
 800134a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800134e:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001352:	08ff      	lsrs	r7, r7, #3
 8001354:	6057      	str	r7, [r2, #4]
 8001356:	e79e      	b.n	8001296 <HAL_CAN_GetRxMessage+0x42>

08001358 <HAL_CAN_TxMailbox0CompleteCallback>:
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <HAL_CAN_TxMailbox1CompleteCallback>:
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop

08001360 <HAL_CAN_TxMailbox2CompleteCallback>:
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop

08001364 <HAL_CAN_TxMailbox0AbortCallback>:
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop

08001368 <HAL_CAN_TxMailbox1AbortCallback>:
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop

0800136c <HAL_CAN_TxMailbox2AbortCallback>:
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop

08001370 <HAL_CAN_RxFifo0FullCallback>:
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop

08001374 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop

08001378 <HAL_CAN_RxFifo1FullCallback>:
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop

0800137c <HAL_CAN_SleepCallback>:
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop

08001384 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop

08001388 <HAL_CAN_IRQHandler>:
{
 8001388:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800138c:	6803      	ldr	r3, [r0, #0]
 800138e:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001390:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001394:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001396:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800139a:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800139e:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80013a2:	f014 0501 	ands.w	r5, r4, #1
{
 80013a6:	4606      	mov	r6, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80013a8:	d025      	beq.n	80013f6 <HAL_CAN_IRQHandler+0x6e>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80013aa:	f017 0501 	ands.w	r5, r7, #1
 80013ae:	f040 809f 	bne.w	80014f0 <HAL_CAN_IRQHandler+0x168>
 80013b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80013ba:	05f8      	lsls	r0, r7, #23
 80013bc:	d50d      	bpl.n	80013da <HAL_CAN_IRQHandler+0x52>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80013be:	6833      	ldr	r3, [r6, #0]
 80013c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80013c4:	6098      	str	r0, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80013c6:	05bb      	lsls	r3, r7, #22
 80013c8:	f100 80ca 	bmi.w	8001560 <HAL_CAN_IRQHandler+0x1d8>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80013cc:	0578      	lsls	r0, r7, #21
 80013ce:	f100 80da 	bmi.w	8001586 <HAL_CAN_IRQHandler+0x1fe>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80013d2:	053b      	lsls	r3, r7, #20
 80013d4:	f140 80eb 	bpl.w	80015ae <HAL_CAN_IRQHandler+0x226>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80013d8:	460d      	mov	r5, r1
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80013da:	03f8      	lsls	r0, r7, #15
 80013dc:	d50b      	bpl.n	80013f6 <HAL_CAN_IRQHandler+0x6e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013de:	6833      	ldr	r3, [r6, #0]
 80013e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013e4:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013e6:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013e8:	f100 80b6 	bmi.w	8001558 <HAL_CAN_IRQHandler+0x1d0>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80013ec:	037a      	lsls	r2, r7, #13
 80013ee:	f140 80cc 	bpl.w	800158a <HAL_CAN_IRQHandler+0x202>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80013f2:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80013f6:	0727      	lsls	r7, r4, #28
 80013f8:	d502      	bpl.n	8001400 <HAL_CAN_IRQHandler+0x78>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80013fa:	f01b 0f10 	tst.w	fp, #16
 80013fe:	d171      	bne.n	80014e4 <HAL_CAN_IRQHandler+0x15c>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001400:	0760      	lsls	r0, r4, #29
 8001402:	d503      	bpl.n	800140c <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001404:	f01b 0f08 	tst.w	fp, #8
 8001408:	f040 8082 	bne.w	8001510 <HAL_CAN_IRQHandler+0x188>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800140c:	07a1      	lsls	r1, r4, #30
 800140e:	d504      	bpl.n	800141a <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001410:	6833      	ldr	r3, [r6, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	079a      	lsls	r2, r3, #30
 8001416:	f040 8090 	bne.w	800153a <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800141a:	0663      	lsls	r3, r4, #25
 800141c:	d502      	bpl.n	8001424 <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800141e:	f019 0f10 	tst.w	r9, #16
 8001422:	d159      	bne.n	80014d8 <HAL_CAN_IRQHandler+0x150>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001424:	06a7      	lsls	r7, r4, #26
 8001426:	d503      	bpl.n	8001430 <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001428:	f019 0f08 	tst.w	r9, #8
 800142c:	f040 8089 	bne.w	8001542 <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001430:	06e0      	lsls	r0, r4, #27
 8001432:	d504      	bpl.n	800143e <HAL_CAN_IRQHandler+0xb6>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001434:	6833      	ldr	r3, [r6, #0]
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	0799      	lsls	r1, r3, #30
 800143a:	f040 8089 	bne.w	8001550 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800143e:	03a2      	lsls	r2, r4, #14
 8001440:	d502      	bpl.n	8001448 <HAL_CAN_IRQHandler+0xc0>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001442:	f018 0f10 	tst.w	r8, #16
 8001446:	d16a      	bne.n	800151e <HAL_CAN_IRQHandler+0x196>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001448:	03e3      	lsls	r3, r4, #15
 800144a:	d502      	bpl.n	8001452 <HAL_CAN_IRQHandler+0xca>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800144c:	f018 0f08 	tst.w	r8, #8
 8001450:	d16c      	bne.n	800152c <HAL_CAN_IRQHandler+0x1a4>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001452:	0427      	lsls	r7, r4, #16
 8001454:	d505      	bpl.n	8001462 <HAL_CAN_IRQHandler+0xda>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001456:	f018 0f04 	tst.w	r8, #4
 800145a:	d10b      	bne.n	8001474 <HAL_CAN_IRQHandler+0xec>
 800145c:	6833      	ldr	r3, [r6, #0]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800145e:	2204      	movs	r2, #4
 8001460:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001462:	b12d      	cbz	r5, 8001470 <HAL_CAN_IRQHandler+0xe8>
    hcan->ErrorCode |= errorcode;
 8001464:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001466:	431d      	orrs	r5, r3
 8001468:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800146a:	4630      	mov	r0, r6
 800146c:	f7ff ff8a 	bl	8001384 <HAL_CAN_ErrorCallback>
 8001470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001474:	05e0      	lsls	r0, r4, #23
 8001476:	d504      	bpl.n	8001482 <HAL_CAN_IRQHandler+0xfa>
 8001478:	f01a 0f01 	tst.w	sl, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 800147c:	bf18      	it	ne
 800147e:	f045 0501 	orrne.w	r5, r5, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001482:	05a1      	lsls	r1, r4, #22
 8001484:	d504      	bpl.n	8001490 <HAL_CAN_IRQHandler+0x108>
 8001486:	f01a 0f02 	tst.w	sl, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 800148a:	bf18      	it	ne
 800148c:	f045 0502 	orrne.w	r5, r5, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001490:	0562      	lsls	r2, r4, #21
 8001492:	d504      	bpl.n	800149e <HAL_CAN_IRQHandler+0x116>
 8001494:	f01a 0f04 	tst.w	sl, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8001498:	bf18      	it	ne
 800149a:	f045 0504 	orrne.w	r5, r5, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800149e:	0523      	lsls	r3, r4, #20
 80014a0:	d5dc      	bpl.n	800145c <HAL_CAN_IRQHandler+0xd4>
 80014a2:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 80014a6:	d0d9      	beq.n	800145c <HAL_CAN_IRQHandler+0xd4>
        switch (esrflags & CAN_ESR_LEC)
 80014a8:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 80014ac:	f000 808d 	beq.w	80015ca <HAL_CAN_IRQHandler+0x242>
 80014b0:	d970      	bls.n	8001594 <HAL_CAN_IRQHandler+0x20c>
 80014b2:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 80014b6:	f000 8085 	beq.w	80015c4 <HAL_CAN_IRQHandler+0x23c>
 80014ba:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 80014be:	f000 8087 	beq.w	80015d0 <HAL_CAN_IRQHandler+0x248>
 80014c2:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80014c6:	d101      	bne.n	80014cc <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_BR;
 80014c8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80014cc:	6833      	ldr	r3, [r6, #0]
 80014ce:	699a      	ldr	r2, [r3, #24]
 80014d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80014d4:	619a      	str	r2, [r3, #24]
 80014d6:	e7c2      	b.n	800145e <HAL_CAN_IRQHandler+0xd6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014d8:	6833      	ldr	r3, [r6, #0]
 80014da:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80014dc:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014e0:	611a      	str	r2, [r3, #16]
 80014e2:	e79f      	b.n	8001424 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80014e4:	6833      	ldr	r3, [r6, #0]
 80014e6:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80014e8:	f445 7500 	orr.w	r5, r5, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	e787      	b.n	8001400 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80014f0:	2201      	movs	r2, #1
 80014f2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80014f4:	07bb      	lsls	r3, r7, #30
 80014f6:	d437      	bmi.n	8001568 <HAL_CAN_IRQHandler+0x1e0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80014f8:	077d      	lsls	r5, r7, #29
 80014fa:	d43d      	bmi.n	8001578 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80014fc:	f017 0508 	ands.w	r5, r7, #8
 8001500:	d059      	beq.n	80015b6 <HAL_CAN_IRQHandler+0x22e>
 8001502:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8001506:	f44f 5240 	mov.w	r2, #12288	; 0x3000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800150a:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800150e:	e754      	b.n	80013ba <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001510:	6833      	ldr	r3, [r6, #0]
 8001512:	2208      	movs	r2, #8
 8001514:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001516:	4630      	mov	r0, r6
 8001518:	f7ff ff2a 	bl	8001370 <HAL_CAN_RxFifo0FullCallback>
 800151c:	e776      	b.n	800140c <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800151e:	6833      	ldr	r3, [r6, #0]
 8001520:	2210      	movs	r2, #16
 8001522:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001524:	4630      	mov	r0, r6
 8001526:	f7ff ff29 	bl	800137c <HAL_CAN_SleepCallback>
 800152a:	e78d      	b.n	8001448 <HAL_CAN_IRQHandler+0xc0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800152c:	6833      	ldr	r3, [r6, #0]
 800152e:	2208      	movs	r2, #8
 8001530:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001532:	4630      	mov	r0, r6
 8001534:	f7ff ff24 	bl	8001380 <HAL_CAN_WakeUpFromRxMsgCallback>
 8001538:	e78b      	b.n	8001452 <HAL_CAN_IRQHandler+0xca>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800153a:	4630      	mov	r0, r6
 800153c:	f001 f8a4 	bl	8002688 <HAL_CAN_RxFifo0MsgPendingCallback>
 8001540:	e76b      	b.n	800141a <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001542:	6833      	ldr	r3, [r6, #0]
 8001544:	2208      	movs	r2, #8
 8001546:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001548:	4630      	mov	r0, r6
 800154a:	f7ff ff15 	bl	8001378 <HAL_CAN_RxFifo1FullCallback>
 800154e:	e76f      	b.n	8001430 <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001550:	4630      	mov	r0, r6
 8001552:	f7ff ff0f 	bl	8001374 <HAL_CAN_RxFifo1MsgPendingCallback>
 8001556:	e772      	b.n	800143e <HAL_CAN_IRQHandler+0xb6>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001558:	4630      	mov	r0, r6
 800155a:	f7ff ff01 	bl	8001360 <HAL_CAN_TxMailbox2CompleteCallback>
 800155e:	e74a      	b.n	80013f6 <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001560:	4630      	mov	r0, r6
 8001562:	f7ff fefb 	bl	800135c <HAL_CAN_TxMailbox1CompleteCallback>
 8001566:	e738      	b.n	80013da <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001568:	f7ff fef6 	bl	8001358 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800156c:	2500      	movs	r5, #0
 800156e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001572:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001576:	e720      	b.n	80013ba <HAL_CAN_IRQHandler+0x32>
 8001578:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800157c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001580:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8001584:	e719      	b.n	80013ba <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001586:	4615      	mov	r5, r2
 8001588:	e727      	b.n	80013da <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800158a:	033b      	lsls	r3, r7, #12
 800158c:	d50b      	bpl.n	80015a6 <HAL_CAN_IRQHandler+0x21e>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800158e:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 8001592:	e730      	b.n	80013f6 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8001594:	f1ba 0f10 	cmp.w	sl, #16
 8001598:	d01d      	beq.n	80015d6 <HAL_CAN_IRQHandler+0x24e>
 800159a:	f1ba 0f20 	cmp.w	sl, #32
 800159e:	d195      	bne.n	80014cc <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015a0:	f045 0510 	orr.w	r5, r5, #16
            break;
 80015a4:	e792      	b.n	80014cc <HAL_CAN_IRQHandler+0x144>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80015a6:	4630      	mov	r0, r6
 80015a8:	f7ff fee0 	bl	800136c <HAL_CAN_TxMailbox2AbortCallback>
 80015ac:	e723      	b.n	80013f6 <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80015ae:	4630      	mov	r0, r6
 80015b0:	f7ff feda 	bl	8001368 <HAL_CAN_TxMailbox1AbortCallback>
 80015b4:	e711      	b.n	80013da <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80015b6:	f7ff fed5 	bl	8001364 <HAL_CAN_TxMailbox0AbortCallback>
 80015ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015c2:	e6fa      	b.n	80013ba <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 80015c4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
            break;
 80015c8:	e780      	b.n	80014cc <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015ca:	f045 0520 	orr.w	r5, r5, #32
            break;
 80015ce:	e77d      	b.n	80014cc <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015d0:	f445 7580 	orr.w	r5, r5, #256	; 0x100
            break;
 80015d4:	e77a      	b.n	80014cc <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_STF;
 80015d6:	f045 0508 	orr.w	r5, r5, #8
            break;
 80015da:	e777      	b.n	80014cc <HAL_CAN_IRQHandler+0x144>

080015dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015dc:	4a07      	ldr	r2, [pc, #28]	; (80015fc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80015de:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015e0:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80015e4:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015e6:	0200      	lsls	r0, r0, #8
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015ec:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80015f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80015f4:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80015f6:	60d3      	str	r3, [r2, #12]
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001602:	b470      	push	{r4, r5, r6}
 8001604:	68dc      	ldr	r4, [r3, #12]
 8001606:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800160a:	f1c4 0607 	rsb	r6, r4, #7
 800160e:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001610:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001614:	bf28      	it	cs
 8001616:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001618:	2b06      	cmp	r3, #6
 800161a:	d917      	bls.n	800164c <HAL_NVIC_SetPriority+0x4c>
 800161c:	3c03      	subs	r4, #3
 800161e:	2501      	movs	r5, #1
 8001620:	40a5      	lsls	r5, r4
 8001622:	3d01      	subs	r5, #1
 8001624:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001626:	2301      	movs	r3, #1
 8001628:	40b3      	lsls	r3, r6
 800162a:	3b01      	subs	r3, #1
 800162c:	4019      	ands	r1, r3
 800162e:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8001630:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001632:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8001636:	db0c      	blt.n	8001652 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800163c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001640:	0109      	lsls	r1, r1, #4
 8001642:	b2c9      	uxtb	r1, r1
 8001644:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001648:	bc70      	pop	{r4, r5, r6}
 800164a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164c:	2200      	movs	r2, #0
 800164e:	4614      	mov	r4, r2
 8001650:	e7e9      	b.n	8001626 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_NVIC_SetPriority+0x68>)
 8001654:	f000 000f 	and.w	r0, r0, #15
 8001658:	0109      	lsls	r1, r1, #4
 800165a:	4403      	add	r3, r0
 800165c:	b2c9      	uxtb	r1, r1
 800165e:	7619      	strb	r1, [r3, #24]
 8001660:	bc70      	pop	{r4, r5, r6}
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00
 8001668:	e000ecfc 	.word	0xe000ecfc

0800166c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800166c:	f000 011f 	and.w	r1, r0, #31
 8001670:	2301      	movs	r3, #1
 8001672:	0940      	lsrs	r0, r0, #5
 8001674:	4a02      	ldr	r2, [pc, #8]	; (8001680 <HAL_NVIC_EnableIRQ+0x14>)
 8001676:	408b      	lsls	r3, r1
 8001678:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000e100 	.word	0xe000e100

08001684 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001684:	3801      	subs	r0, #1
 8001686:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800168a:	d20e      	bcs.n	80016aa <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168c:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800168e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001690:	4c08      	ldr	r4, [pc, #32]	; (80016b4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001692:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001694:	20f0      	movs	r0, #240	; 0xf0
 8001696:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800169e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80016a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80016aa:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b8:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80016ba:	6809      	ldr	r1, [r1, #0]
 80016bc:	2900      	cmp	r1, #0
 80016be:	f000 80d9 	beq.w	8001874 <HAL_GPIO_Init+0x1bc>
{
 80016c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016c6:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8001888 <HAL_GPIO_Init+0x1d0>
{
 80016ca:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 80016cc:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80016ce:	f04f 0801 	mov.w	r8, #1
 80016d2:	e079      	b.n	80017c8 <HAL_GPIO_Init+0x110>
 80016d4:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016d8:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 80016da:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016de:	fa03 f309 	lsl.w	r3, r3, r9
 80016e2:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016e4:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016e8:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016ec:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016f0:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016f4:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016f8:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80016fc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016fe:	f240 8098 	bls.w	8001832 <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 8001702:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001704:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001708:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800170a:	fa02 f209 	lsl.w	r2, r2, r9
 800170e:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001710:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 8001712:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001714:	d554      	bpl.n	80017c0 <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001716:	4b58      	ldr	r3, [pc, #352]	; (8001878 <HAL_GPIO_Init+0x1c0>)
 8001718:	4a57      	ldr	r2, [pc, #348]	; (8001878 <HAL_GPIO_Init+0x1c0>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6193      	str	r3, [r2, #24]
 8001722:	6993      	ldr	r3, [r2, #24]
 8001724:	f025 0603 	bic.w	r6, r5, #3
 8001728:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001734:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001736:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800173c:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	f04f 090f 	mov.w	r9, #15
 8001744:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001748:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800174c:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001750:	f000 8086 	beq.w	8001860 <HAL_GPIO_Init+0x1a8>
 8001754:	4a49      	ldr	r2, [pc, #292]	; (800187c <HAL_GPIO_Init+0x1c4>)
 8001756:	4290      	cmp	r0, r2
 8001758:	f000 8084 	beq.w	8001864 <HAL_GPIO_Init+0x1ac>
 800175c:	4a48      	ldr	r2, [pc, #288]	; (8001880 <HAL_GPIO_Init+0x1c8>)
 800175e:	4290      	cmp	r0, r2
 8001760:	f000 8083 	beq.w	800186a <HAL_GPIO_Init+0x1b2>
 8001764:	4a47      	ldr	r2, [pc, #284]	; (8001884 <HAL_GPIO_Init+0x1cc>)
 8001766:	4290      	cmp	r0, r2
 8001768:	bf0b      	itete	eq
 800176a:	f04f 0903 	moveq.w	r9, #3
 800176e:	2205      	movne	r2, #5
 8001770:	fa09 f303 	lsleq.w	r3, r9, r3
 8001774:	fa02 f303 	lslne.w	r3, r2, r3
 8001778:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 800177c:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 800177e:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001782:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001784:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8001786:	bf54      	ite	pl
 8001788:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800178a:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 800178c:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001790:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001794:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8001796:	bf54      	ite	pl
 8001798:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800179a:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 800179c:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017a0:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017a4:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 80017a6:	bf54      	ite	pl
 80017a8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80017aa:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 80017ac:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80017b0:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017b4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80017b6:	bf54      	ite	pl
 80017b8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80017ba:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 80017bc:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 80017c0:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80017c2:	fa31 f305 	lsrs.w	r3, r1, r5
 80017c6:	d048      	beq.n	800185a <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017c8:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 80017cc:	ea12 0701 	ands.w	r7, r2, r1
 80017d0:	d0f6      	beq.n	80017c0 <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017d2:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80017d6:	f024 0a10 	bic.w	sl, r4, #16
 80017da:	f1ba 0f02 	cmp.w	sl, #2
 80017de:	f47f af79 	bne.w	80016d4 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 80017e2:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 80017e6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017ea:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 80017ee:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	f04f 0a0f 	mov.w	sl, #15
 80017f8:	fa0a fb03 	lsl.w	fp, sl, r3
 80017fc:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001800:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8001804:	fa06 f303 	lsl.w	r3, r6, r3
 8001808:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 800180c:	f8c9 3020 	str.w	r3, [r9, #32]
 8001810:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001814:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8001816:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800181a:	fa03 f309 	lsl.w	r3, r3, r9
 800181e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001820:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001824:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001828:	fa06 f609 	lsl.w	r6, r6, r9
 800182c:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 8001830:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8001832:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001834:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001838:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800183c:	fa06 f609 	lsl.w	r6, r6, r9
 8001840:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8001844:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001846:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800184a:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800184e:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001852:	40ae      	lsls	r6, r5
 8001854:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8001856:	6046      	str	r6, [r0, #4]
 8001858:	e753      	b.n	8001702 <HAL_GPIO_Init+0x4a>
  }
}
 800185a:	b003      	add	sp, #12
 800185c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001860:	2300      	movs	r3, #0
 8001862:	e789      	b.n	8001778 <HAL_GPIO_Init+0xc0>
 8001864:	fa08 f303 	lsl.w	r3, r8, r3
 8001868:	e786      	b.n	8001778 <HAL_GPIO_Init+0xc0>
 800186a:	f04f 0902 	mov.w	r9, #2
 800186e:	fa09 f303 	lsl.w	r3, r9, r3
 8001872:	e781      	b.n	8001778 <HAL_GPIO_Init+0xc0>
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000
 800187c:	48000400 	.word	0x48000400
 8001880:	48000800 	.word	0x48000800
 8001884:	48000c00 	.word	0x48000c00
 8001888:	40010400 	.word	0x40010400

0800188c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800188c:	b90a      	cbnz	r2, 8001892 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800188e:	6281      	str	r1, [r0, #40]	; 0x28
 8001890:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001892:	6181      	str	r1, [r0, #24]
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001898:	6943      	ldr	r3, [r0, #20]
 800189a:	4059      	eors	r1, r3
 800189c:	6141      	str	r1, [r0, #20]
 800189e:	4770      	bx	lr

080018a0 <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018a0:	2800      	cmp	r0, #0
 80018a2:	f000 82cb 	beq.w	8001e3c <HAL_RCC_OscConfig+0x59c>
{
 80018a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018aa:	6803      	ldr	r3, [r0, #0]
 80018ac:	07d9      	lsls	r1, r3, #31
{
 80018ae:	b083      	sub	sp, #12
 80018b0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b2:	d543      	bpl.n	800193c <HAL_RCC_OscConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80018b4:	49b7      	ldr	r1, [pc, #732]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 80018b6:	684a      	ldr	r2, [r1, #4]
 80018b8:	f002 020c 	and.w	r2, r2, #12
 80018bc:	2a04      	cmp	r2, #4
 80018be:	f000 81b0 	beq.w	8001c22 <HAL_RCC_OscConfig+0x382>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018c2:	684a      	ldr	r2, [r1, #4]
 80018c4:	f002 020c 	and.w	r2, r2, #12
 80018c8:	2a08      	cmp	r2, #8
 80018ca:	f000 81a6 	beq.w	8001c1a <HAL_RCC_OscConfig+0x37a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ce:	6863      	ldr	r3, [r4, #4]
 80018d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018d4:	f000 8218 	beq.w	8001d08 <HAL_RCC_OscConfig+0x468>
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8161 	beq.w	8001ba0 <HAL_RCC_OscConfig+0x300>
 80018de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018e2:	f000 829e 	beq.w	8001e22 <HAL_RCC_OscConfig+0x582>
 80018e6:	4bab      	ldr	r3, [pc, #684]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018f6:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018f8:	4da6      	ldr	r5, [pc, #664]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 80018fa:	68a2      	ldr	r2, [r4, #8]
 80018fc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80018fe:	f023 030f 	bic.w	r3, r3, #15
 8001902:	4313      	orrs	r3, r2
 8001904:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001906:	f7ff fc1d 	bl	8001144 <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190a:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800190e:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001910:	2601      	movs	r6, #1
 8001912:	e005      	b.n	8001920 <HAL_RCC_OscConfig+0x80>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001914:	f7ff fc16 	bl	8001144 <HAL_GetTick>
 8001918:	1bc0      	subs	r0, r0, r7
 800191a:	2864      	cmp	r0, #100	; 0x64
 800191c:	f200 8179 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001920:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001924:	682a      	ldr	r2, [r5, #0]
 8001926:	fa98 f3a8 	rbit	r3, r8
 800192a:	fab3 f383 	clz	r3, r3
 800192e:	f003 031f 	and.w	r3, r3, #31
 8001932:	fa06 f303 	lsl.w	r3, r6, r3
 8001936:	4213      	tst	r3, r2
 8001938:	d0ec      	beq.n	8001914 <HAL_RCC_OscConfig+0x74>
 800193a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800193c:	079f      	lsls	r7, r3, #30
 800193e:	d542      	bpl.n	80019c6 <HAL_RCC_OscConfig+0x126>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001940:	4a94      	ldr	r2, [pc, #592]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 8001942:	6851      	ldr	r1, [r2, #4]
 8001944:	f011 0f0c 	tst.w	r1, #12
 8001948:	f000 80c9 	beq.w	8001ade <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800194c:	6851      	ldr	r1, [r2, #4]
 800194e:	f001 010c 	and.w	r1, r1, #12
 8001952:	2908      	cmp	r1, #8
 8001954:	f000 80bf 	beq.w	8001ad6 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001958:	6922      	ldr	r2, [r4, #16]
 800195a:	2a00      	cmp	r2, #0
 800195c:	f000 81ae 	beq.w	8001cbc <HAL_RCC_OscConfig+0x41c>
 8001960:	2201      	movs	r2, #1
 8001962:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001966:	fab3 f383 	clz	r3, r3
 800196a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800196e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001972:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001974:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8001976:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001978:	f7ff fbe4 	bl	8001144 <HAL_GetTick>
 800197c:	f04f 0802 	mov.w	r8, #2
 8001980:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001982:	4d84      	ldr	r5, [pc, #528]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 8001984:	e005      	b.n	8001992 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001986:	f7ff fbdd 	bl	8001144 <HAL_GetTick>
 800198a:	1bc0      	subs	r0, r0, r7
 800198c:	2802      	cmp	r0, #2
 800198e:	f200 8140 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001992:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001996:	682a      	ldr	r2, [r5, #0]
 8001998:	fa98 f3a8 	rbit	r3, r8
 800199c:	fab3 f383 	clz	r3, r3
 80019a0:	f003 031f 	and.w	r3, r3, #31
 80019a4:	fa06 f303 	lsl.w	r3, r6, r3
 80019a8:	4213      	tst	r3, r2
 80019aa:	d0ec      	beq.n	8001986 <HAL_RCC_OscConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	6829      	ldr	r1, [r5, #0]
 80019ae:	22f8      	movs	r2, #248	; 0xf8
 80019b0:	fa92 f2a2 	rbit	r2, r2
 80019b4:	6963      	ldr	r3, [r4, #20]
 80019b6:	fab2 f282 	clz	r2, r2
 80019ba:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 80019be:	4093      	lsls	r3, r2
 80019c0:	430b      	orrs	r3, r1
 80019c2:	602b      	str	r3, [r5, #0]
 80019c4:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c6:	071d      	lsls	r5, r3, #28
 80019c8:	d421      	bmi.n	8001a0e <HAL_RCC_OscConfig+0x16e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ca:	0758      	lsls	r0, r3, #29
 80019cc:	d54d      	bpl.n	8001a6a <HAL_RCC_OscConfig+0x1ca>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ce:	4b71      	ldr	r3, [pc, #452]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 80019d0:	69da      	ldr	r2, [r3, #28]
 80019d2:	00d1      	lsls	r1, r2, #3
 80019d4:	f140 80c1 	bpl.w	8001b5a <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 80019d8:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019dc:	4d6e      	ldr	r5, [pc, #440]	; (8001b98 <HAL_RCC_OscConfig+0x2f8>)
 80019de:	682b      	ldr	r3, [r5, #0]
 80019e0:	05da      	lsls	r2, r3, #23
 80019e2:	f140 8106 	bpl.w	8001bf2 <HAL_RCC_OscConfig+0x352>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e6:	68e3      	ldr	r3, [r4, #12]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	f000 8193 	beq.w	8001d14 <HAL_RCC_OscConfig+0x474>
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 812e 	beq.w	8001c50 <HAL_RCC_OscConfig+0x3b0>
 80019f4:	2b05      	cmp	r3, #5
 80019f6:	4b67      	ldr	r3, [pc, #412]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 80019f8:	6a1a      	ldr	r2, [r3, #32]
 80019fa:	f000 81b5 	beq.w	8001d68 <HAL_RCC_OscConfig+0x4c8>
 80019fe:	f022 0201 	bic.w	r2, r2, #1
 8001a02:	621a      	str	r2, [r3, #32]
 8001a04:	6a1a      	ldr	r2, [r3, #32]
 8001a06:	f022 0204 	bic.w	r2, r2, #4
 8001a0a:	621a      	str	r2, [r3, #32]
 8001a0c:	e187      	b.n	8001d1e <HAL_RCC_OscConfig+0x47e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a0e:	69a2      	ldr	r2, [r4, #24]
 8001a10:	2a00      	cmp	r2, #0
 8001a12:	d07b      	beq.n	8001b0c <HAL_RCC_OscConfig+0x26c>
 8001a14:	2201      	movs	r2, #1
 8001a16:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8001a1a:	4b60      	ldr	r3, [pc, #384]	; (8001b9c <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1c:	4e5d      	ldr	r6, [pc, #372]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_ENABLE();
 8001a1e:	fab1 f181 	clz	r1, r1
 8001a22:	440b      	add	r3, r1
 8001a24:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a26:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8001a28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001a2a:	f7ff fb8b 	bl	8001144 <HAL_GetTick>
 8001a2e:	f04f 0802 	mov.w	r8, #2
 8001a32:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a34:	e005      	b.n	8001a42 <HAL_RCC_OscConfig+0x1a2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a36:	f7ff fb85 	bl	8001144 <HAL_GetTick>
 8001a3a:	1bc0      	subs	r0, r0, r7
 8001a3c:	2802      	cmp	r0, #2
 8001a3e:	f200 80e8 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001a42:	fa98 f3a8 	rbit	r3, r8
 8001a46:	fa98 f3a8 	rbit	r3, r8
 8001a4a:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001a50:	fa98 f3a8 	rbit	r3, r8
 8001a54:	fab3 f383 	clz	r3, r3
 8001a58:	f003 031f 	and.w	r3, r3, #31
 8001a5c:	fa05 f303 	lsl.w	r3, r5, r3
 8001a60:	4213      	tst	r3, r2
 8001a62:	d0e8      	beq.n	8001a36 <HAL_RCC_OscConfig+0x196>
 8001a64:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a66:	0758      	lsls	r0, r3, #29
 8001a68:	d4b1      	bmi.n	80019ce <HAL_RCC_OscConfig+0x12e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a6a:	69e3      	ldr	r3, [r4, #28]
 8001a6c:	b37b      	cbz	r3, 8001ace <HAL_RCC_OscConfig+0x22e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a6e:	4d49      	ldr	r5, [pc, #292]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 8001a70:	686a      	ldr	r2, [r5, #4]
 8001a72:	f002 020c 	and.w	r2, r2, #12
 8001a76:	2a08      	cmp	r2, #8
 8001a78:	d044      	beq.n	8001b04 <HAL_RCC_OscConfig+0x264>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a80:	f000 817a 	beq.w	8001d78 <HAL_RCC_OscConfig+0x4d8>
 8001a84:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a88:	fab3 f383 	clz	r3, r3
 8001a8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9a:	f7ff fb53 	bl	8001144 <HAL_GetTick>
 8001a9e:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001aa2:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aa4:	2601      	movs	r6, #1
 8001aa6:	e005      	b.n	8001ab4 <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa8:	f7ff fb4c 	bl	8001144 <HAL_GetTick>
 8001aac:	1bc0      	subs	r0, r0, r7
 8001aae:	2802      	cmp	r0, #2
 8001ab0:	f200 80af 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001ab4:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab8:	682a      	ldr	r2, [r5, #0]
 8001aba:	fa94 f3a4 	rbit	r3, r4
 8001abe:	fab3 f383 	clz	r3, r3
 8001ac2:	f003 031f 	and.w	r3, r3, #31
 8001ac6:	fa06 f303 	lsl.w	r3, r6, r3
 8001aca:	4213      	tst	r3, r2
 8001acc:	d1ec      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x208>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001ace:	2000      	movs	r0, #0
}
 8001ad0:	b003      	add	sp, #12
 8001ad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001ad6:	6852      	ldr	r2, [r2, #4]
 8001ad8:	03d6      	lsls	r6, r2, #15
 8001ada:	f53f af3d 	bmi.w	8001958 <HAL_RCC_OscConfig+0xb8>
 8001ade:	2202      	movs	r2, #2
 8001ae0:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae4:	492b      	ldr	r1, [pc, #172]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 8001ae6:	6808      	ldr	r0, [r1, #0]
 8001ae8:	fa92 f2a2 	rbit	r2, r2
 8001aec:	fab2 f282 	clz	r2, r2
 8001af0:	f002 021f 	and.w	r2, r2, #31
 8001af4:	2101      	movs	r1, #1
 8001af6:	fa01 f202 	lsl.w	r2, r1, r2
 8001afa:	4202      	tst	r2, r0
 8001afc:	d039      	beq.n	8001b72 <HAL_RCC_OscConfig+0x2d2>
 8001afe:	6922      	ldr	r2, [r4, #16]
 8001b00:	428a      	cmp	r2, r1
 8001b02:	d036      	beq.n	8001b72 <HAL_RCC_OscConfig+0x2d2>
    return HAL_ERROR;
 8001b04:	2001      	movs	r0, #1
}
 8001b06:	b003      	add	sp, #12
 8001b08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b0c:	2501      	movs	r5, #1
 8001b0e:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8001b12:	4b22      	ldr	r3, [pc, #136]	; (8001b9c <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b14:	4e1f      	ldr	r6, [pc, #124]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_DISABLE();
 8001b16:	fab1 f181 	clz	r1, r1
 8001b1a:	440b      	add	r3, r1
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	f04f 0802 	mov.w	r8, #2
 8001b22:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001b24:	f7ff fb0e 	bl	8001144 <HAL_GetTick>
 8001b28:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2a:	e004      	b.n	8001b36 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fb0a 	bl	8001144 <HAL_GetTick>
 8001b30:	1bc0      	subs	r0, r0, r7
 8001b32:	2802      	cmp	r0, #2
 8001b34:	d86d      	bhi.n	8001c12 <HAL_RCC_OscConfig+0x372>
 8001b36:	fa98 f3a8 	rbit	r3, r8
 8001b3a:	fa98 f3a8 	rbit	r3, r8
 8001b3e:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b42:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001b44:	fa98 f3a8 	rbit	r3, r8
 8001b48:	fab3 f383 	clz	r3, r3
 8001b4c:	f003 031f 	and.w	r3, r3, #31
 8001b50:	fa05 f303 	lsl.w	r3, r5, r3
 8001b54:	4213      	tst	r3, r2
 8001b56:	d1e9      	bne.n	8001b2c <HAL_RCC_OscConfig+0x28c>
 8001b58:	e784      	b.n	8001a64 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	69da      	ldr	r2, [r3, #28]
 8001b5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b60:	61da      	str	r2, [r3, #28]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001b6c:	f04f 0801 	mov.w	r8, #1
 8001b70:	e734      	b.n	80019dc <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b72:	4d08      	ldr	r5, [pc, #32]	; (8001b94 <HAL_RCC_OscConfig+0x2f4>)
 8001b74:	21f8      	movs	r1, #248	; 0xf8
 8001b76:	6828      	ldr	r0, [r5, #0]
 8001b78:	fa91 f1a1 	rbit	r1, r1
 8001b7c:	6962      	ldr	r2, [r4, #20]
 8001b7e:	fab1 f181 	clz	r1, r1
 8001b82:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8001b86:	408a      	lsls	r2, r1
 8001b88:	4302      	orrs	r2, r0
 8001b8a:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b8c:	071d      	lsls	r5, r3, #28
 8001b8e:	f57f af1c 	bpl.w	80019ca <HAL_RCC_OscConfig+0x12a>
 8001b92:	e73c      	b.n	8001a0e <HAL_RCC_OscConfig+0x16e>
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40007000 	.word	0x40007000
 8001b9c:	10908120 	.word	0x10908120
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba0:	4da7      	ldr	r5, [pc, #668]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001ba2:	682b      	ldr	r3, [r5, #0]
 8001ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ba8:	602b      	str	r3, [r5, #0]
 8001baa:	682b      	ldr	r3, [r5, #0]
 8001bac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bb0:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bb2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001bb4:	68a2      	ldr	r2, [r4, #8]
 8001bb6:	f023 030f 	bic.w	r3, r3, #15
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 8001bbe:	f7ff fac1 	bl	8001144 <HAL_GetTick>
 8001bc2:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8001bc6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bc8:	2601      	movs	r6, #1
 8001bca:	e004      	b.n	8001bd6 <HAL_RCC_OscConfig+0x336>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bcc:	f7ff faba 	bl	8001144 <HAL_GetTick>
 8001bd0:	1bc0      	subs	r0, r0, r7
 8001bd2:	2864      	cmp	r0, #100	; 0x64
 8001bd4:	d81d      	bhi.n	8001c12 <HAL_RCC_OscConfig+0x372>
 8001bd6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bda:	682a      	ldr	r2, [r5, #0]
 8001bdc:	fa98 f3a8 	rbit	r3, r8
 8001be0:	fab3 f383 	clz	r3, r3
 8001be4:	f003 031f 	and.w	r3, r3, #31
 8001be8:	fa06 f303 	lsl.w	r3, r6, r3
 8001bec:	4213      	tst	r3, r2
 8001bee:	d1ed      	bne.n	8001bcc <HAL_RCC_OscConfig+0x32c>
 8001bf0:	e6a3      	b.n	800193a <HAL_RCC_OscConfig+0x9a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bf2:	682b      	ldr	r3, [r5, #0]
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001bfa:	f7ff faa3 	bl	8001144 <HAL_GetTick>
 8001bfe:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c00:	682b      	ldr	r3, [r5, #0]
 8001c02:	05db      	lsls	r3, r3, #23
 8001c04:	f53f aeef 	bmi.w	80019e6 <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c08:	f7ff fa9c 	bl	8001144 <HAL_GetTick>
 8001c0c:	1b80      	subs	r0, r0, r6
 8001c0e:	2864      	cmp	r0, #100	; 0x64
 8001c10:	d9f6      	bls.n	8001c00 <HAL_RCC_OscConfig+0x360>
            return HAL_TIMEOUT;
 8001c12:	2003      	movs	r0, #3
}
 8001c14:	b003      	add	sp, #12
 8001c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c1a:	684a      	ldr	r2, [r1, #4]
 8001c1c:	03d2      	lsls	r2, r2, #15
 8001c1e:	f57f ae56 	bpl.w	80018ce <HAL_RCC_OscConfig+0x2e>
 8001c22:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c26:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2a:	4985      	ldr	r1, [pc, #532]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001c2c:	6808      	ldr	r0, [r1, #0]
 8001c2e:	fa92 f2a2 	rbit	r2, r2
 8001c32:	fab2 f282 	clz	r2, r2
 8001c36:	f002 021f 	and.w	r2, r2, #31
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c40:	4202      	tst	r2, r0
 8001c42:	f43f ae7b 	beq.w	800193c <HAL_RCC_OscConfig+0x9c>
 8001c46:	6862      	ldr	r2, [r4, #4]
 8001c48:	2a00      	cmp	r2, #0
 8001c4a:	f47f ae77 	bne.w	800193c <HAL_RCC_OscConfig+0x9c>
 8001c4e:	e759      	b.n	8001b04 <HAL_RCC_OscConfig+0x264>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c50:	4d7b      	ldr	r5, [pc, #492]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001c52:	6a2b      	ldr	r3, [r5, #32]
 8001c54:	f023 0301 	bic.w	r3, r3, #1
 8001c58:	622b      	str	r3, [r5, #32]
 8001c5a:	6a2b      	ldr	r3, [r5, #32]
 8001c5c:	f023 0304 	bic.w	r3, r3, #4
 8001c60:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8001c62:	f7ff fa6f 	bl	8001144 <HAL_GetTick>
 8001c66:	f04f 0902 	mov.w	r9, #2
 8001c6a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6c:	2601      	movs	r6, #1
 8001c6e:	e013      	b.n	8001c98 <HAL_RCC_OscConfig+0x3f8>
 8001c70:	fa99 f3a9 	rbit	r3, r9
 8001c74:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001c76:	fa99 f3a9 	rbit	r3, r9
 8001c7a:	fab3 f383 	clz	r3, r3
 8001c7e:	f003 031f 	and.w	r3, r3, #31
 8001c82:	fa06 f303 	lsl.w	r3, r6, r3
 8001c86:	4213      	tst	r3, r2
 8001c88:	d00e      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8a:	f7ff fa5b 	bl	8001144 <HAL_GetTick>
 8001c8e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c92:	1bc0      	subs	r0, r0, r7
 8001c94:	4298      	cmp	r0, r3
 8001c96:	d8bc      	bhi.n	8001c12 <HAL_RCC_OscConfig+0x372>
 8001c98:	fa99 f3a9 	rbit	r3, r9
 8001c9c:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0e5      	beq.n	8001c70 <HAL_RCC_OscConfig+0x3d0>
 8001ca4:	6a2a      	ldr	r2, [r5, #32]
 8001ca6:	e7e6      	b.n	8001c76 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8001ca8:	f1b8 0f00 	cmp.w	r8, #0
 8001cac:	f43f aedd 	beq.w	8001a6a <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb0:	4a63      	ldr	r2, [pc, #396]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001cb2:	69d3      	ldr	r3, [r2, #28]
 8001cb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cb8:	61d3      	str	r3, [r2, #28]
 8001cba:	e6d6      	b.n	8001a6a <HAL_RCC_OscConfig+0x1ca>
 8001cbc:	2501      	movs	r5, #1
 8001cbe:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8001cc2:	fab3 f383 	clz	r3, r3
 8001cc6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	f04f 0802 	mov.w	r8, #2
 8001cd4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001cd6:	f7ff fa35 	bl	8001144 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cda:	4e59      	ldr	r6, [pc, #356]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8001cdc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cde:	e004      	b.n	8001cea <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce0:	f7ff fa30 	bl	8001144 <HAL_GetTick>
 8001ce4:	1bc0      	subs	r0, r0, r7
 8001ce6:	2802      	cmp	r0, #2
 8001ce8:	d893      	bhi.n	8001c12 <HAL_RCC_OscConfig+0x372>
 8001cea:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cee:	6832      	ldr	r2, [r6, #0]
 8001cf0:	fa98 f3a8 	rbit	r3, r8
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	fa05 f303 	lsl.w	r3, r5, r3
 8001d00:	4213      	tst	r3, r2
 8001d02:	d1ed      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x440>
 8001d04:	6823      	ldr	r3, [r4, #0]
 8001d06:	e65e      	b.n	80019c6 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d08:	4a4d      	ldr	r2, [pc, #308]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001d0a:	6813      	ldr	r3, [r2, #0]
 8001d0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	e5f1      	b.n	80018f8 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d14:	4a4a      	ldr	r2, [pc, #296]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001d16:	6a13      	ldr	r3, [r2, #32]
 8001d18:	f043 0301 	orr.w	r3, r3, #1
 8001d1c:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8001d1e:	f7ff fa11 	bl	8001144 <HAL_GetTick>
 8001d22:	f04f 0902 	mov.w	r9, #2
 8001d26:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d28:	4e45      	ldr	r6, [pc, #276]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
 8001d2a:	2501      	movs	r5, #1
 8001d2c:	e014      	b.n	8001d58 <HAL_RCC_OscConfig+0x4b8>
 8001d2e:	fa99 f3a9 	rbit	r3, r9
 8001d32:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001d34:	fa99 f3a9 	rbit	r3, r9
 8001d38:	fab3 f383 	clz	r3, r3
 8001d3c:	f003 031f 	and.w	r3, r3, #31
 8001d40:	fa05 f303 	lsl.w	r3, r5, r3
 8001d44:	4213      	tst	r3, r2
 8001d46:	d1af      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d48:	f7ff f9fc 	bl	8001144 <HAL_GetTick>
 8001d4c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001d50:	1bc0      	subs	r0, r0, r7
 8001d52:	4298      	cmp	r0, r3
 8001d54:	f63f af5d 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001d58:	fa99 f3a9 	rbit	r3, r9
 8001d5c:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d0e4      	beq.n	8001d2e <HAL_RCC_OscConfig+0x48e>
 8001d64:	6a32      	ldr	r2, [r6, #32]
 8001d66:	e7e5      	b.n	8001d34 <HAL_RCC_OscConfig+0x494>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d68:	f042 0204 	orr.w	r2, r2, #4
 8001d6c:	621a      	str	r2, [r3, #32]
 8001d6e:	6a1a      	ldr	r2, [r3, #32]
 8001d70:	f042 0201 	orr.w	r2, r2, #1
 8001d74:	621a      	str	r2, [r3, #32]
 8001d76:	e7d2      	b.n	8001d1e <HAL_RCC_OscConfig+0x47e>
 8001d78:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001d7c:	fab3 f383 	clz	r3, r3
 8001d80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d8e:	f7ff f9d9 	bl	8001144 <HAL_GetTick>
 8001d92:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8001d96:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d98:	2601      	movs	r6, #1
 8001d9a:	e005      	b.n	8001da8 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7ff f9d2 	bl	8001144 <HAL_GetTick>
 8001da0:	1bc0      	subs	r0, r0, r7
 8001da2:	2802      	cmp	r0, #2
 8001da4:	f63f af35 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001da8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dac:	682a      	ldr	r2, [r5, #0]
 8001dae:	fa98 f3a8 	rbit	r3, r8
 8001db2:	fab3 f383 	clz	r3, r3
 8001db6:	f003 031f 	and.w	r3, r3, #31
 8001dba:	fa06 f303 	lsl.w	r3, r6, r3
 8001dbe:	4213      	tst	r3, r2
 8001dc0:	d1ec      	bne.n	8001d9c <HAL_RCC_OscConfig+0x4fc>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dc2:	686a      	ldr	r2, [r5, #4]
 8001dc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001dc6:	6a21      	ldr	r1, [r4, #32]
 8001dc8:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	606b      	str	r3, [r5, #4]
 8001dd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dd6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001dda:	fab3 f383 	clz	r3, r3
 8001dde:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001de2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001dec:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001dee:	f7ff f9a9 	bl	8001144 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df2:	4e13      	ldr	r6, [pc, #76]	; (8001e40 <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8001df4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001df6:	2501      	movs	r5, #1
 8001df8:	e005      	b.n	8001e06 <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7ff f9a3 	bl	8001144 <HAL_GetTick>
 8001dfe:	1bc0      	subs	r0, r0, r7
 8001e00:	2802      	cmp	r0, #2
 8001e02:	f63f af06 	bhi.w	8001c12 <HAL_RCC_OscConfig+0x372>
 8001e06:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e0a:	6832      	ldr	r2, [r6, #0]
 8001e0c:	fa94 f3a4 	rbit	r3, r4
 8001e10:	fab3 f383 	clz	r3, r3
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	fa05 f303 	lsl.w	r3, r5, r3
 8001e1c:	4213      	tst	r3, r2
 8001e1e:	d0ec      	beq.n	8001dfa <HAL_RCC_OscConfig+0x55a>
 8001e20:	e655      	b.n	8001ace <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e22:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e26:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	e55d      	b.n	80018f8 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8001e3c:	2001      	movs	r0, #1
}
 8001e3e:	4770      	bx	lr
 8001e40:	40021000 	.word	0x40021000

08001e44 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e44:	b178      	cbz	r0, 8001e66 <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e46:	4a65      	ldr	r2, [pc, #404]	; (8001fdc <HAL_RCC_ClockConfig+0x198>)
 8001e48:	6813      	ldr	r3, [r2, #0]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	428b      	cmp	r3, r1
 8001e50:	d20b      	bcs.n	8001e6a <HAL_RCC_ClockConfig+0x26>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e52:	6813      	ldr	r3, [r2, #0]
 8001e54:	f023 0307 	bic.w	r3, r3, #7
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	4299      	cmp	r1, r3
 8001e64:	d001      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8001e66:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8001e68:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6a:	6803      	ldr	r3, [r0, #0]
{
 8001e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e70:	079f      	lsls	r7, r3, #30
 8001e72:	d506      	bpl.n	8001e82 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e74:	4c5a      	ldr	r4, [pc, #360]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001e76:	6885      	ldr	r5, [r0, #8]
 8001e78:	6862      	ldr	r2, [r4, #4]
 8001e7a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001e7e:	432a      	orrs	r2, r5
 8001e80:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e82:	07de      	lsls	r6, r3, #31
 8001e84:	4604      	mov	r4, r0
 8001e86:	460d      	mov	r5, r1
 8001e88:	d530      	bpl.n	8001eec <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e8a:	6842      	ldr	r2, [r0, #4]
 8001e8c:	2a01      	cmp	r2, #1
 8001e8e:	f000 8093 	beq.w	8001fb8 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e92:	2a02      	cmp	r2, #2
 8001e94:	bf0c      	ite	eq
 8001e96:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001e9a:	2302      	movne	r3, #2
 8001e9c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea0:	494f      	ldr	r1, [pc, #316]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001ea2:	6808      	ldr	r0, [r1, #0]
 8001ea4:	fa93 f3a3 	rbit	r3, r3
 8001ea8:	fab3 f383 	clz	r3, r3
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	4203      	tst	r3, r0
 8001eb8:	d028      	beq.n	8001f0c <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eba:	4e49      	ldr	r6, [pc, #292]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001ebc:	6873      	ldr	r3, [r6, #4]
 8001ebe:	f023 0303 	bic.w	r3, r3, #3
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001ec6:	f7ff f93d 	bl	8001144 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eca:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ece:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed0:	e005      	b.n	8001ede <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed2:	f7ff f937 	bl	8001144 <HAL_GetTick>
 8001ed6:	eba0 0008 	sub.w	r0, r0, r8
 8001eda:	42b8      	cmp	r0, r7
 8001edc:	d869      	bhi.n	8001fb2 <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ede:	6873      	ldr	r3, [r6, #4]
 8001ee0:	6862      	ldr	r2, [r4, #4]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
 8001ee6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001eea:	d1f2      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eec:	4a3b      	ldr	r2, [pc, #236]	; (8001fdc <HAL_RCC_ClockConfig+0x198>)
 8001eee:	6813      	ldr	r3, [r2, #0]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	429d      	cmp	r5, r3
 8001ef6:	d20c      	bcs.n	8001f12 <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ef8:	6813      	ldr	r3, [r2, #0]
 8001efa:	f023 0307 	bic.w	r3, r3, #7
 8001efe:	432b      	orrs	r3, r5
 8001f00:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f02:	6813      	ldr	r3, [r2, #0]
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	429d      	cmp	r5, r3
 8001f0a:	d002      	beq.n	8001f12 <HAL_RCC_ClockConfig+0xce>
    return HAL_ERROR;
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	0758      	lsls	r0, r3, #29
 8001f16:	d506      	bpl.n	8001f26 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f18:	4931      	ldr	r1, [pc, #196]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001f1a:	68e0      	ldr	r0, [r4, #12]
 8001f1c:	684a      	ldr	r2, [r1, #4]
 8001f1e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f22:	4302      	orrs	r2, r0
 8001f24:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f26:	0719      	lsls	r1, r3, #28
 8001f28:	d507      	bpl.n	8001f3a <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f2a:	4a2d      	ldr	r2, [pc, #180]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001f2c:	6921      	ldr	r1, [r4, #16]
 8001f2e:	6853      	ldr	r3, [r2, #4]
 8001f30:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001f34:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f38:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001f3a:	4b29      	ldr	r3, [pc, #164]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001f3c:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f3e:	f002 010c 	and.w	r1, r2, #12
 8001f42:	2908      	cmp	r1, #8
 8001f44:	d016      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f46:	4927      	ldr	r1, [pc, #156]	; (8001fe4 <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f48:	4b25      	ldr	r3, [pc, #148]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001f4a:	22f0      	movs	r2, #240	; 0xf0
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	fa92 f2a2 	rbit	r2, r2
 8001f52:	fab2 f282 	clz	r2, r2
 8001f56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f5a:	40d3      	lsrs	r3, r2
 8001f5c:	4822      	ldr	r0, [pc, #136]	; (8001fe8 <HAL_RCC_ClockConfig+0x1a4>)
 8001f5e:	4a23      	ldr	r2, [pc, #140]	; (8001fec <HAL_RCC_ClockConfig+0x1a8>)
 8001f60:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f62:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f64:	fa21 f303 	lsr.w	r3, r1, r3
 8001f68:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f6a:	f7ff f8a9 	bl	80010c0 <HAL_InitTick>
  return HAL_OK;
 8001f6e:	2000      	movs	r0, #0
 8001f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f74:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8001f78:	fa91 f1a1 	rbit	r1, r1
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f7c:	fab1 f181 	clz	r1, r1
 8001f80:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 8001f84:	40c8      	lsrs	r0, r1
 8001f86:	4c1a      	ldr	r4, [pc, #104]	; (8001ff0 <HAL_RCC_ClockConfig+0x1ac>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f8a:	5c23      	ldrb	r3, [r4, r0]
 8001f8c:	200f      	movs	r0, #15
 8001f8e:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f92:	fab0 f080 	clz	r0, r0
 8001f96:	f001 010f 	and.w	r1, r1, #15
 8001f9a:	40c1      	lsrs	r1, r0
 8001f9c:	4815      	ldr	r0, [pc, #84]	; (8001ff4 <HAL_RCC_ClockConfig+0x1b0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f9e:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001fa0:	5c40      	ldrb	r0, [r0, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001fa2:	bf4a      	itet	mi
 8001fa4:	490f      	ldrmi	r1, [pc, #60]	; (8001fe4 <HAL_RCC_ClockConfig+0x1a0>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001fa6:	4914      	ldrpl	r1, [pc, #80]	; (8001ff8 <HAL_RCC_ClockConfig+0x1b4>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001fa8:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001fac:	fb01 f103 	mul.w	r1, r1, r3
 8001fb0:	e7ca      	b.n	8001f48 <HAL_RCC_ClockConfig+0x104>
        return HAL_TIMEOUT;
 8001fb2:	2003      	movs	r0, #3
}
 8001fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fbc:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc0:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <HAL_RCC_ClockConfig+0x19c>)
 8001fc2:	6809      	ldr	r1, [r1, #0]
 8001fc4:	fa93 f3a3 	rbit	r3, r3
 8001fc8:	fab3 f383 	clz	r3, r3
 8001fcc:	f003 031f 	and.w	r3, r3, #31
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	420b      	tst	r3, r1
 8001fd6:	f47f af70 	bne.w	8001eba <HAL_RCC_ClockConfig+0x76>
 8001fda:	e797      	b.n	8001f0c <HAL_RCC_ClockConfig+0xc8>
 8001fdc:	40022000 	.word	0x40022000
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	007a1200 	.word	0x007a1200
 8001fe8:	08002c54 	.word	0x08002c54
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	08002c30 	.word	0x08002c30
 8001ff4:	08002c40 	.word	0x08002c40
 8001ff8:	003d0900 	.word	0x003d0900

08001ffc <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8001ffc:	4a14      	ldr	r2, [pc, #80]	; (8002050 <HAL_RCC_GetSysClockFreq+0x54>)
 8001ffe:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002000:	f003 010c 	and.w	r1, r3, #12
 8002004:	2908      	cmp	r1, #8
 8002006:	d121      	bne.n	800204c <HAL_RCC_GetSysClockFreq+0x50>
 8002008:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 800200c:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002010:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8002014:	fab1 f181 	clz	r1, r1
 8002018:	fa20 f101 	lsr.w	r1, r0, r1
 800201c:	480d      	ldr	r0, [pc, #52]	; (8002054 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800201e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002020:	5c40      	ldrb	r0, [r0, r1]
 8002022:	210f      	movs	r1, #15
 8002024:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002028:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800202a:	fab1 f181 	clz	r1, r1
 800202e:	f002 020f 	and.w	r2, r2, #15
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002032:	bf4c      	ite	mi
 8002034:	4b08      	ldrmi	r3, [pc, #32]	; (8002058 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002036:	4b09      	ldrpl	r3, [pc, #36]	; (800205c <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002038:	fa22 f201 	lsr.w	r2, r2, r1
 800203c:	4908      	ldr	r1, [pc, #32]	; (8002060 <HAL_RCC_GetSysClockFreq+0x64>)
 800203e:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002040:	bf48      	it	mi
 8002042:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002046:	fb03 f000 	mul.w	r0, r3, r0
 800204a:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800204c:	4802      	ldr	r0, [pc, #8]	; (8002058 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800204e:	4770      	bx	lr
 8002050:	40021000 	.word	0x40021000
 8002054:	08002c30 	.word	0x08002c30
 8002058:	007a1200 	.word	0x007a1200
 800205c:	003d0900 	.word	0x003d0900
 8002060:	08002c40 	.word	0x08002c40

08002064 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002064:	4b08      	ldr	r3, [pc, #32]	; (8002088 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002066:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	fa92 f2a2 	rbit	r2, r2
 8002070:	fab2 f282 	clz	r2, r2
 8002074:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002078:	40d3      	lsrs	r3, r2
 800207a:	4904      	ldr	r1, [pc, #16]	; (800208c <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 800207c:	4a04      	ldr	r2, [pc, #16]	; (8002090 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800207e:	5ccb      	ldrb	r3, [r1, r3]
 8002080:	6810      	ldr	r0, [r2, #0]
}    
 8002082:	40d8      	lsrs	r0, r3
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
 800208c:	08002c64 	.word	0x08002c64
 8002090:	20000008 	.word	0x20000008

08002094 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002094:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002096:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	fa92 f2a2 	rbit	r2, r2
 80020a0:	fab2 f282 	clz	r2, r2
 80020a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80020a8:	40d3      	lsrs	r3, r2
 80020aa:	4904      	ldr	r1, [pc, #16]	; (80020bc <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80020ac:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80020ae:	5ccb      	ldrb	r3, [r1, r3]
 80020b0:	6810      	ldr	r0, [r2, #0]
} 
 80020b2:	40d8      	lsrs	r0, r3
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	08002c64 	.word	0x08002c64
 80020c0:	20000008 	.word	0x20000008

080020c4 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80020c4:	2800      	cmp	r0, #0
 80020c6:	d066      	beq.n	8002196 <HAL_TIM_Base_Init+0xd2>
{ 
 80020c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80020ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80020ce:	4604      	mov	r4, r0
 80020d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d039      	beq.n	800214c <HAL_TIM_Base_Init+0x88>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80020d8:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020da:	4930      	ldr	r1, [pc, #192]	; (800219c <HAL_TIM_Base_Init+0xd8>)
  htim->State= HAL_TIM_STATE_BUSY;
 80020dc:	2202      	movs	r2, #2
 80020de:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020e2:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80020e4:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020e6:	d04f      	beq.n	8002188 <HAL_TIM_Base_Init+0xc4>
 80020e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ec:	d033      	beq.n	8002156 <HAL_TIM_Base_Init+0x92>
 80020ee:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80020f2:	428b      	cmp	r3, r1
 80020f4:	d02f      	beq.n	8002156 <HAL_TIM_Base_Init+0x92>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020f6:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 80020fa:	428b      	cmp	r3, r1
 80020fc:	d016      	beq.n	800212c <HAL_TIM_Base_Init+0x68>
 80020fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002102:	428b      	cmp	r3, r1
 8002104:	d012      	beq.n	800212c <HAL_TIM_Base_Init+0x68>
 8002106:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800210a:	428b      	cmp	r3, r1
 800210c:	d00e      	beq.n	800212c <HAL_TIM_Base_Init+0x68>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800210e:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002110:	68e0      	ldr	r0, [r4, #12]
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002112:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002114:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002118:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800211a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800211c:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800211e:	6299      	str	r1, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002120:	2201      	movs	r2, #1
 8002122:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8002124:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002126:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 800212a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800212c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002130:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002134:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002136:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800213a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800213c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800213e:	68e2      	ldr	r2, [r4, #12]
 8002140:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002142:	6862      	ldr	r2, [r4, #4]
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002146:	6962      	ldr	r2, [r4, #20]
 8002148:	631a      	str	r2, [r3, #48]	; 0x30
 800214a:	e7e9      	b.n	8002120 <HAL_TIM_Base_Init+0x5c>
    htim->Lock = HAL_UNLOCKED;
 800214c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002150:	f000 fc3c 	bl	80029cc <HAL_TIM_Base_MspInit>
 8002154:	e7c0      	b.n	80020d8 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8002156:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002158:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800215a:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800215c:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800215e:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002160:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002164:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8002166:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800216a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800216c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002170:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002172:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002174:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <HAL_TIM_Base_Init+0xdc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002176:	62df      	str	r7, [r3, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002178:	4293      	cmp	r3, r2
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800217a:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800217c:	d0e3      	beq.n	8002146 <HAL_TIM_Base_Init+0x82>
 800217e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002182:	4293      	cmp	r3, r2
 8002184:	d1cc      	bne.n	8002120 <HAL_TIM_Base_Init+0x5c>
 8002186:	e7de      	b.n	8002146 <HAL_TIM_Base_Init+0x82>
    tmpcr1 |= Structure->CounterMode;
 8002188:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800218a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800218c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800218e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002192:	432a      	orrs	r2, r5
 8002194:	e7cc      	b.n	8002130 <HAL_TIM_Base_Init+0x6c>
    return HAL_ERROR;
 8002196:	2001      	movs	r0, #1
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40012c00 	.word	0x40012c00
 80021a0:	40014400 	.word	0x40014400

080021a4 <HAL_TIM_PeriodElapsedCallback>:
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop

080021a8 <HAL_TIM_OC_DelayElapsedCallback>:
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop

080021ac <HAL_TIM_IC_CaptureCallback>:
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop

080021b0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop

080021b4 <HAL_TIM_TriggerCallback>:
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop

080021b8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021b8:	6803      	ldr	r3, [r0, #0]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	0791      	lsls	r1, r2, #30
{
 80021be:	b510      	push	{r4, lr}
 80021c0:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021c2:	d502      	bpl.n	80021ca <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	0792      	lsls	r2, r2, #30
 80021c8:	d465      	bmi.n	8002296 <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021ca:	691a      	ldr	r2, [r3, #16]
 80021cc:	0752      	lsls	r2, r2, #29
 80021ce:	d502      	bpl.n	80021d6 <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80021d0:	68da      	ldr	r2, [r3, #12]
 80021d2:	0750      	lsls	r0, r2, #29
 80021d4:	d44c      	bmi.n	8002270 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	0711      	lsls	r1, r2, #28
 80021da:	d502      	bpl.n	80021e2 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	0712      	lsls	r2, r2, #28
 80021e0:	d434      	bmi.n	800224c <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	06d0      	lsls	r0, r2, #27
 80021e6:	d502      	bpl.n	80021ee <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	06d1      	lsls	r1, r2, #27
 80021ec:	d41e      	bmi.n	800222c <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	07d2      	lsls	r2, r2, #31
 80021f2:	d502      	bpl.n	80021fa <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	07d0      	lsls	r0, r2, #31
 80021f8:	d46b      	bmi.n	80022d2 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021fa:	691a      	ldr	r2, [r3, #16]
 80021fc:	0611      	lsls	r1, r2, #24
 80021fe:	d502      	bpl.n	8002206 <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002200:	68da      	ldr	r2, [r3, #12]
 8002202:	0612      	lsls	r2, r2, #24
 8002204:	d46d      	bmi.n	80022e2 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002206:	691a      	ldr	r2, [r3, #16]
 8002208:	05d0      	lsls	r0, r2, #23
 800220a:	d502      	bpl.n	8002212 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	0611      	lsls	r1, r2, #24
 8002210:	d46f      	bmi.n	80022f2 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002212:	691a      	ldr	r2, [r3, #16]
 8002214:	0652      	lsls	r2, r2, #25
 8002216:	d502      	bpl.n	800221e <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	0650      	lsls	r0, r2, #25
 800221c:	d451      	bmi.n	80022c2 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	0691      	lsls	r1, r2, #26
 8002222:	d502      	bpl.n	800222a <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	0692      	lsls	r2, r2, #26
 8002228:	d443      	bmi.n	80022b2 <HAL_TIM_IRQHandler+0xfa>
 800222a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800222c:	f06f 0210 	mvn.w	r2, #16
 8002230:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002232:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002234:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002236:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800223a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800223c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800223e:	d06c      	beq.n	800231a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 8002240:	f7ff ffb4 	bl	80021ac <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002244:	2200      	movs	r2, #0
 8002246:	6823      	ldr	r3, [r4, #0]
 8002248:	7722      	strb	r2, [r4, #28]
 800224a:	e7d0      	b.n	80021ee <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800224c:	f06f 0208 	mvn.w	r2, #8
 8002250:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002252:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002254:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002256:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002258:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800225a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800225c:	d15a      	bne.n	8002314 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225e:	f7ff ffa3 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002262:	4620      	mov	r0, r4
 8002264:	f7ff ffa4 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002268:	2200      	movs	r2, #0
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	7722      	strb	r2, [r4, #28]
 800226e:	e7b8      	b.n	80021e2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002270:	f06f 0204 	mvn.w	r2, #4
 8002274:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002276:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002278:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800227a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800227e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002280:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002282:	d144      	bne.n	800230e <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002284:	f7ff ff90 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002288:	4620      	mov	r0, r4
 800228a:	f7ff ff91 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228e:	2200      	movs	r2, #0
 8002290:	6823      	ldr	r3, [r4, #0]
 8002292:	7722      	strb	r2, [r4, #28]
 8002294:	e79f      	b.n	80021d6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002296:	f06f 0202 	mvn.w	r2, #2
 800229a:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800229c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800229e:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a0:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022a2:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a4:	d02d      	beq.n	8002302 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 80022a6:	f7ff ff81 	bl	80021ac <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022aa:	2200      	movs	r2, #0
 80022ac:	6823      	ldr	r3, [r4, #0]
 80022ae:	7722      	strb	r2, [r4, #28]
 80022b0:	e78b      	b.n	80021ca <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022b2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80022b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022b8:	611a      	str	r2, [r3, #16]
}
 80022ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80022be:	f000 b859 	b.w	8002374 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022c8:	4620      	mov	r0, r4
 80022ca:	f7ff ff73 	bl	80021b4 <HAL_TIM_TriggerCallback>
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	e7a5      	b.n	800221e <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022d2:	f06f 0201 	mvn.w	r2, #1
 80022d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80022d8:	4620      	mov	r0, r4
 80022da:	f7ff ff63 	bl	80021a4 <HAL_TIM_PeriodElapsedCallback>
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	e78b      	b.n	80021fa <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022e2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80022e8:	4620      	mov	r0, r4
 80022ea:	f000 f845 	bl	8002378 <HAL_TIMEx_BreakCallback>
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	e789      	b.n	8002206 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80022f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80022f6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80022f8:	4620      	mov	r0, r4
 80022fa:	f000 f83f 	bl	800237c <HAL_TIMEx_Break2Callback>
 80022fe:	6823      	ldr	r3, [r4, #0]
 8002300:	e787      	b.n	8002212 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002302:	f7ff ff51 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002306:	4620      	mov	r0, r4
 8002308:	f7ff ff52 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
 800230c:	e7cd      	b.n	80022aa <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 800230e:	f7ff ff4d 	bl	80021ac <HAL_TIM_IC_CaptureCallback>
 8002312:	e7bc      	b.n	800228e <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 8002314:	f7ff ff4a 	bl	80021ac <HAL_TIM_IC_CaptureCallback>
 8002318:	e7a6      	b.n	8002268 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800231a:	f7ff ff45 	bl	80021a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231e:	4620      	mov	r0, r4
 8002320:	f7ff ff46 	bl	80021b0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002324:	e78e      	b.n	8002244 <HAL_TIM_IRQHandler+0x8c>
 8002326:	bf00      	nop

08002328 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002328:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800232c:	2b01      	cmp	r3, #1
 800232e:	d016      	beq.n	800235e <HAL_TIMEx_MasterConfigSynchronization+0x36>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002330:	6802      	ldr	r2, [r0, #0]
{
 8002332:	b470      	push	{r4, r5, r6}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002334:	4d0e      	ldr	r5, [pc, #56]	; (8002370 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 8002336:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002338:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800233a:	42aa      	cmp	r2, r5
 800233c:	d012      	beq.n	8002364 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800233e:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002340:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002346:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800234a:	4333      	orrs	r3, r6
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 800234c:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800234e:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 8002350:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002352:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002354:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  
  return HAL_OK;
} 
 8002358:	4620      	mov	r0, r4
 800235a:	bc70      	pop	{r4, r5, r6}
 800235c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800235e:	2302      	movs	r3, #2
} 
 8002360:	4618      	mov	r0, r3
 8002362:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002364:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002366:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800236a:	432b      	orrs	r3, r5
 800236c:	e7e7      	b.n	800233e <HAL_TIMEx_MasterConfigSynchronization+0x16>
 800236e:	bf00      	nop
 8002370:	40012c00 	.word	0x40012c00

08002374 <HAL_TIMEx_CommutationCallback>:
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop

08002378 <HAL_TIMEx_BreakCallback>:
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop

0800237c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop

08002380 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002380:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002382:	07da      	lsls	r2, r3, #31
{
 8002384:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002386:	d506      	bpl.n	8002396 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002388:	6801      	ldr	r1, [r0, #0]
 800238a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800238c:	684a      	ldr	r2, [r1, #4]
 800238e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002392:	4322      	orrs	r2, r4
 8002394:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002396:	079c      	lsls	r4, r3, #30
 8002398:	d506      	bpl.n	80023a8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800239a:	6801      	ldr	r1, [r0, #0]
 800239c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800239e:	684a      	ldr	r2, [r1, #4]
 80023a0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023a4:	4322      	orrs	r2, r4
 80023a6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023a8:	0759      	lsls	r1, r3, #29
 80023aa:	d506      	bpl.n	80023ba <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023ac:	6801      	ldr	r1, [r0, #0]
 80023ae:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80023b0:	684a      	ldr	r2, [r1, #4]
 80023b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023b6:	4322      	orrs	r2, r4
 80023b8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023ba:	071a      	lsls	r2, r3, #28
 80023bc:	d506      	bpl.n	80023cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023be:	6801      	ldr	r1, [r0, #0]
 80023c0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80023c2:	684a      	ldr	r2, [r1, #4]
 80023c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023c8:	4322      	orrs	r2, r4
 80023ca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023cc:	06dc      	lsls	r4, r3, #27
 80023ce:	d506      	bpl.n	80023de <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023d0:	6801      	ldr	r1, [r0, #0]
 80023d2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80023d4:	688a      	ldr	r2, [r1, #8]
 80023d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80023da:	4322      	orrs	r2, r4
 80023dc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023de:	0699      	lsls	r1, r3, #26
 80023e0:	d506      	bpl.n	80023f0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023e2:	6801      	ldr	r1, [r0, #0]
 80023e4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80023e6:	688a      	ldr	r2, [r1, #8]
 80023e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ec:	4322      	orrs	r2, r4
 80023ee:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023f0:	065a      	lsls	r2, r3, #25
 80023f2:	d509      	bpl.n	8002408 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023f4:	6801      	ldr	r1, [r0, #0]
 80023f6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80023f8:	684a      	ldr	r2, [r1, #4]
 80023fa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80023fe:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002400:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002404:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002406:	d00b      	beq.n	8002420 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002408:	061b      	lsls	r3, r3, #24
 800240a:	d506      	bpl.n	800241a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800240c:	6802      	ldr	r2, [r0, #0]
 800240e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002410:	6853      	ldr	r3, [r2, #4]
 8002412:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002416:	430b      	orrs	r3, r1
 8002418:	6053      	str	r3, [r2, #4]
  }
}
 800241a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800241e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002420:	684a      	ldr	r2, [r1, #4]
 8002422:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002424:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002428:	4322      	orrs	r2, r4
 800242a:	604a      	str	r2, [r1, #4]
 800242c:	e7ec      	b.n	8002408 <UART_AdvFeatureConfig+0x88>
 800242e:	bf00      	nop

08002430 <HAL_UART_Init>:
  if(huart == NULL)
 8002430:	2800      	cmp	r0, #0
 8002432:	f000 80af 	beq.w	8002594 <HAL_UART_Init+0x164>
{
 8002436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8002438:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800243c:	4604      	mov	r4, r0
 800243e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002442:	2b00      	cmp	r3, #0
 8002444:	d031      	beq.n	80024aa <HAL_UART_Init+0x7a>
  __HAL_UART_DISABLE(huart);
 8002446:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002448:	6927      	ldr	r7, [r4, #16]
 800244a:	6966      	ldr	r6, [r4, #20]
 800244c:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800244e:	4a89      	ldr	r2, [pc, #548]	; (8002674 <HAL_UART_Init+0x244>)
  huart->gState = HAL_UART_STATE_BUSY;
 8002450:	2324      	movs	r3, #36	; 0x24
 8002452:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002456:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002458:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800245a:	f020 0001 	bic.w	r0, r0, #1
 800245e:	6028      	str	r0, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002460:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002462:	433b      	orrs	r3, r7
 8002464:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002466:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002468:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800246a:	4313      	orrs	r3, r2
 800246c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800246e:	686a      	ldr	r2, [r5, #4]
 8002470:	68e6      	ldr	r6, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002472:	69a3      	ldr	r3, [r4, #24]
 8002474:	6a27      	ldr	r7, [r4, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002476:	4880      	ldr	r0, [pc, #512]	; (8002678 <HAL_UART_Init+0x248>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002478:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800247c:	4332      	orrs	r2, r6
 800247e:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002480:	68aa      	ldr	r2, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002482:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002484:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002488:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 800248a:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800248c:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800248e:	d06f      	beq.n	8002570 <HAL_UART_Init+0x140>
 8002490:	4b7a      	ldr	r3, [pc, #488]	; (800267c <HAL_UART_Init+0x24c>)
 8002492:	429d      	cmp	r5, r3
 8002494:	d00e      	beq.n	80024b4 <HAL_UART_Init+0x84>
 8002496:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800249a:	429d      	cmp	r5, r3
 800249c:	d00a      	beq.n	80024b4 <HAL_UART_Init+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800249e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80024a2:	f000 80a2 	beq.w	80025ea <HAL_UART_Init+0x1ba>
    return HAL_ERROR;
 80024a6:	2001      	movs	r0, #1
 80024a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 80024aa:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80024ae:	f000 facb 	bl	8002a48 <HAL_UART_MspInit>
 80024b2:	e7c8      	b.n	8002446 <HAL_UART_Init+0x16>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024b4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80024b8:	f000 8094 	beq.w	80025e4 <HAL_UART_Init+0x1b4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024bc:	f7ff fdd2 	bl	8002064 <HAL_RCC_GetPCLK1Freq>
 80024c0:	6862      	ldr	r2, [r4, #4]
 80024c2:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80024c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d149      	bne.n	8002568 <HAL_UART_Init+0x138>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024d4:	6823      	ldr	r3, [r4, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024e4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80024e6:	681a      	ldr	r2, [r3, #0]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024e8:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 80024ea:	f042 0201 	orr.w	r2, r2, #1
 80024ee:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f0:	66e1      	str	r1, [r4, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80024f2:	f7fe fe27 	bl	8001144 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024f6:	6823      	ldr	r3, [r4, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80024fc:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024fe:	d40b      	bmi.n	8002518 <HAL_UART_Init+0xe8>
      /* Timeout Occured */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	0752      	lsls	r2, r2, #29
 8002504:	d424      	bmi.n	8002550 <HAL_UART_Init+0x120>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002506:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002508:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800250a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800250e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002512:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8002516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002518:	69dd      	ldr	r5, [r3, #28]
 800251a:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800251e:	d1ef      	bne.n	8002500 <HAL_UART_Init+0xd0>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002520:	f7fe fe10 	bl	8001144 <HAL_GetTick>
 8002524:	1b80      	subs	r0, r0, r6
 8002526:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800252a:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800252c:	d3f4      	bcc.n	8002518 <HAL_UART_Init+0xe8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002534:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002536:	689a      	ldr	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002538:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800253a:	f022 0201 	bic.w	r2, r2, #1
 800253e:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8002540:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8002542:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002546:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800254a:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 800254e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002550:	69dd      	ldr	r5, [r3, #28]
 8002552:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8002556:	d1d6      	bne.n	8002506 <HAL_UART_Init+0xd6>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002558:	f7fe fdf4 	bl	8001144 <HAL_GetTick>
 800255c:	1b80      	subs	r0, r0, r6
 800255e:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002562:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002564:	d3f4      	bcc.n	8002550 <HAL_UART_Init+0x120>
 8002566:	e7e2      	b.n	800252e <HAL_UART_Init+0xfe>
    UART_AdvFeatureConfig(huart);
 8002568:	4620      	mov	r0, r4
 800256a:	f7ff ff09 	bl	8002380 <UART_AdvFeatureConfig>
 800256e:	e7b1      	b.n	80024d4 <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002570:	4b43      	ldr	r3, [pc, #268]	; (8002680 <HAL_UART_Init+0x250>)
 8002572:	4a44      	ldr	r2, [pc, #272]	; (8002684 <HAL_UART_Init+0x254>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800257a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800257e:	5cd3      	ldrb	r3, [r2, r3]
 8002580:	d13b      	bne.n	80025fa <HAL_UART_Init+0x1ca>
    switch (clocksource)
 8002582:	2b08      	cmp	r3, #8
 8002584:	d834      	bhi.n	80025f0 <HAL_UART_Init+0x1c0>
 8002586:	e8df f003 	tbb	[pc, r3]
 800258a:	2a2d      	.short	0x2a2d
 800258c:	33153320 	.word	0x33153320
 8002590:	3333      	.short	0x3333
 8002592:	07          	.byte	0x07
 8002593:	00          	.byte	0x00
    return HAL_ERROR;
 8002594:	2001      	movs	r0, #1
}
 8002596:	4770      	bx	lr
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002598:	6862      	ldr	r2, [r4, #4]
 800259a:	0853      	lsrs	r3, r2, #1
 800259c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80025a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80025a4:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 80025a6:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025aa:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 80025ae:	4313      	orrs	r3, r2
 80025b0:	60eb      	str	r3, [r5, #12]
 80025b2:	e78c      	b.n	80024ce <HAL_UART_Init+0x9e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80025b4:	f7ff fd22 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 80025b8:	6862      	ldr	r2, [r4, #4]
 80025ba:	6825      	ldr	r5, [r4, #0]
 80025bc:	0853      	lsrs	r3, r2, #1
 80025be:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80025c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	e7ed      	b.n	80025a6 <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80025ca:	6862      	ldr	r2, [r4, #4]
 80025cc:	0853      	lsrs	r3, r2, #1
 80025ce:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80025d2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80025d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80025da:	b29b      	uxth	r3, r3
 80025dc:	e7e3      	b.n	80025a6 <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025de:	f7ff fd59 	bl	8002094 <HAL_RCC_GetPCLK2Freq>
 80025e2:	e7e9      	b.n	80025b8 <HAL_UART_Init+0x188>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80025e4:	f7ff fd3e 	bl	8002064 <HAL_RCC_GetPCLK1Freq>
 80025e8:	e7e6      	b.n	80025b8 <HAL_UART_Init+0x188>
    huart->Instance->BRR = brrtemp;
 80025ea:	2300      	movs	r3, #0
 80025ec:	60eb      	str	r3, [r5, #12]
 80025ee:	e75a      	b.n	80024a6 <HAL_UART_Init+0x76>
 80025f0:	4b21      	ldr	r3, [pc, #132]	; (8002678 <HAL_UART_Init+0x248>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 80025f6:	2001      	movs	r0, #1
 80025f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	f63f af53 	bhi.w	80024a6 <HAL_UART_Init+0x76>
 8002600:	a201      	add	r2, pc, #4	; (adr r2, 8002608 <HAL_UART_Init+0x1d8>)
 8002602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002606:	bf00      	nop
 8002608:	080024bd 	.word	0x080024bd
 800260c:	0800262d 	.word	0x0800262d
 8002610:	0800265d 	.word	0x0800265d
 8002614:	080024a7 	.word	0x080024a7
 8002618:	08002657 	.word	0x08002657
 800261c:	080024a7 	.word	0x080024a7
 8002620:	080024a7 	.word	0x080024a7
 8002624:	080024a7 	.word	0x080024a7
 8002628:	08002643 	.word	0x08002643
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800262c:	f7ff fd32 	bl	8002094 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002630:	6862      	ldr	r2, [r4, #4]
 8002632:	4911      	ldr	r1, [pc, #68]	; (8002678 <HAL_UART_Init+0x248>)
 8002634:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002638:	fbb3 f3f2 	udiv	r3, r3, r2
 800263c:	b29b      	uxth	r3, r3
 800263e:	60cb      	str	r3, [r1, #12]
 8002640:	e745      	b.n	80024ce <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002642:	6862      	ldr	r2, [r4, #4]
 8002644:	490c      	ldr	r1, [pc, #48]	; (8002678 <HAL_UART_Init+0x248>)
 8002646:	0853      	lsrs	r3, r2, #1
 8002648:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800264c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002650:	b29b      	uxth	r3, r3
 8002652:	60cb      	str	r3, [r1, #12]
 8002654:	e73b      	b.n	80024ce <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002656:	f7ff fcd1 	bl	8001ffc <HAL_RCC_GetSysClockFreq>
 800265a:	e7e9      	b.n	8002630 <HAL_UART_Init+0x200>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800265c:	6862      	ldr	r2, [r4, #4]
 800265e:	4906      	ldr	r1, [pc, #24]	; (8002678 <HAL_UART_Init+0x248>)
 8002660:	0853      	lsrs	r3, r2, #1
 8002662:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002666:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800266a:	fbb3 f3f2 	udiv	r3, r3, r2
 800266e:	b29b      	uxth	r3, r3
 8002670:	60cb      	str	r3, [r1, #12]
 8002672:	e72c      	b.n	80024ce <HAL_UART_Init+0x9e>
 8002674:	efff69f3 	.word	0xefff69f3
 8002678:	40013800 	.word	0x40013800
 800267c:	40004400 	.word	0x40004400
 8002680:	40021000 	.word	0x40021000
 8002684:	08002c50 	.word	0x08002c50

08002688 <HAL_CAN_RxFifo0MsgPendingCallback>:
	HAL_CAN_Start(&hcan);
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8002688:	b510      	push	{r4, lr}
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 800268a:	4c08      	ldr	r4, [pc, #32]	; (80026ac <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 800268c:	2100      	movs	r1, #0
 800268e:	4623      	mov	r3, r4
 8002690:	f104 0208 	add.w	r2, r4, #8
 8002694:	f7fe fdde 	bl	8001254 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8002698:	2301      	movs	r3, #1
 800269a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800269e:	2120      	movs	r1, #32
 80026a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 }
 80026a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80026a8:	f7ff b8f6 	b.w	8001898 <HAL_GPIO_TogglePin>
 80026ac:	2000008c 	.word	0x2000008c

080026b0 <MX_CAN_Init>:

/* CAN init function */
void MX_CAN_Init(void)
{

  hcan.Instance = CAN;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <MX_CAN_Init+0x40>)
 80026b2:	4a10      	ldr	r2, [pc, #64]	; (80026f4 <MX_CAN_Init+0x44>)
{
 80026b4:	b570      	push	{r4, r5, r6, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
  hcan.Init.AutoBusOff = ENABLE;
 80026b6:	2101      	movs	r1, #1
  hcan.Instance = CAN;
 80026b8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80026ba:	2604      	movs	r6, #4
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80026bc:	2200      	movs	r2, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80026be:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80026c2:	f44f 24c0 	mov.w	r4, #393216	; 0x60000
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80026c6:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 4;
 80026c8:	605e      	str	r6, [r3, #4]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80026ca:	60dd      	str	r5, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80026cc:	611c      	str	r4, [r3, #16]
  hcan.Init.AutoBusOff = ENABLE;
 80026ce:	7659      	strb	r1, [r3, #25]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80026d0:	609a      	str	r2, [r3, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80026d2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80026d4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoWakeUp = DISABLE;
 80026d6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80026d8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80026da:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80026dc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80026de:	f7fe fd37 	bl	8001150 <HAL_CAN_Init>
 80026e2:	b900      	cbnz	r0, 80026e6 <MX_CAN_Init+0x36>
 80026e4:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 80026e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 80026ea:	f000 b8c3 	b.w	8002874 <Error_Handler>
 80026ee:	bf00      	nop
 80026f0:	200000b8 	.word	0x200000b8
 80026f4:	40006400 	.word	0x40006400

080026f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80026f8:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 80026fa:	6802      	ldr	r2, [r0, #0]
 80026fc:	4b1f      	ldr	r3, [pc, #124]	; (800277c <HAL_CAN_MspInit+0x84>)
{
 80026fe:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002700:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN)
 8002702:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002704:	9404      	str	r4, [sp, #16]
 8002706:	9403      	str	r4, [sp, #12]
 8002708:	9405      	str	r4, [sp, #20]
 800270a:	9406      	str	r4, [sp, #24]
 800270c:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN)
 800270e:	d001      	beq.n	8002714 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8002710:	b009      	add	sp, #36	; 0x24
 8002712:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002714:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002718:	a903      	add	r1, sp, #12
    __HAL_RCC_CAN1_CLK_ENABLE();
 800271a:	69da      	ldr	r2, [r3, #28]
 800271c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002720:	61da      	str	r2, [r3, #28]
 8002722:	69da      	ldr	r2, [r3, #28]
 8002724:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8002728:	9201      	str	r2, [sp, #4]
 800272a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272c:	695a      	ldr	r2, [r3, #20]
 800272e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002732:	615a      	str	r2, [r3, #20]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800273c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800273e:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002740:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002744:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800274a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800274c:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002750:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002752:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002754:	f7fe ffb0 	bl	80016b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8002758:	4622      	mov	r2, r4
 800275a:	4621      	mov	r1, r4
 800275c:	2014      	movs	r0, #20
 800275e:	f7fe ff4f 	bl	8001600 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8002762:	2014      	movs	r0, #20
 8002764:	f7fe ff82 	bl	800166c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8002768:	4622      	mov	r2, r4
 800276a:	4621      	mov	r1, r4
 800276c:	2015      	movs	r0, #21
 800276e:	f7fe ff47 	bl	8001600 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8002772:	2015      	movs	r0, #21
 8002774:	f7fe ff7a 	bl	800166c <HAL_NVIC_EnableIRQ>
}
 8002778:	b009      	add	sp, #36	; 0x24
 800277a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800277c:	40006400 	.word	0x40006400

08002780 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002780:	b570      	push	{r4, r5, r6, lr}
 8002782:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002786:	4b21      	ldr	r3, [pc, #132]	; (800280c <MX_GPIO_Init+0x8c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	9404      	str	r4, [sp, #16]
 800278a:	9403      	str	r4, [sp, #12]
 800278c:	9405      	str	r4, [sp, #20]
 800278e:	9406      	str	r4, [sp, #24]
 8002790:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002792:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8002794:	4d1e      	ldr	r5, [pc, #120]	; (8002810 <MX_GPIO_Init+0x90>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002796:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800279a:	615a      	str	r2, [r3, #20]
 800279c:	695a      	ldr	r2, [r3, #20]
 800279e:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80027a2:	9200      	str	r2, [sp, #0]
 80027a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a6:	695a      	ldr	r2, [r3, #20]
 80027a8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80027ac:	615a      	str	r2, [r3, #20]
 80027ae:	695a      	ldr	r2, [r3, #20]
 80027b0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80027b4:	9201      	str	r2, [sp, #4]
 80027b6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80027be:	615a      	str	r2, [r3, #20]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027c6:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80027c8:	4622      	mov	r2, r4
 80027ca:	2138      	movs	r1, #56	; 0x38
 80027cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d0:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80027d2:	f7ff f85b 	bl	800188c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80027d6:	4622      	mov	r2, r4
 80027d8:	4628      	mov	r0, r5
 80027da:	2108      	movs	r1, #8
 80027dc:	f7ff f856 	bl	800188c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e0:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80027e4:	2338      	movs	r3, #56	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80027ea:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ee:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f0:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f7fe ff61 	bl	80016b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80027f6:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80027f8:	a903      	add	r1, sp, #12
 80027fa:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fc:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002800:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = LD3_Pin;
 8002802:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002804:	f7fe ff58 	bl	80016b8 <HAL_GPIO_Init>

}
 8002808:	b008      	add	sp, #32
 800280a:	bd70      	pop	{r4, r5, r6, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	48000400 	.word	0x48000400

08002814 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002814:	b510      	push	{r4, lr}
 8002816:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002818:	a806      	add	r0, sp, #24
 800281a:	2228      	movs	r2, #40	; 0x28
 800281c:	2100      	movs	r1, #0
 800281e:	f000 f99d 	bl	8002b5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002822:	2400      	movs	r4, #0

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002824:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002826:	2102      	movs	r1, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002828:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800282a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800282c:	9106      	str	r1, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800282e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002830:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002832:	9402      	str	r4, [sp, #8]
 8002834:	9401      	str	r4, [sp, #4]
 8002836:	9403      	str	r4, [sp, #12]
 8002838:	9404      	str	r4, [sp, #16]
 800283a:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800283c:	f7ff f830 	bl	80018a0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002840:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002842:	a801      	add	r0, sp, #4
 8002844:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002846:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002848:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800284a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800284c:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800284e:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002850:	f7ff faf8 	bl	8001e44 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002854:	b010      	add	sp, #64	; 0x40
 8002856:	bd10      	pop	{r4, pc}

08002858 <main>:
{
 8002858:	b508      	push	{r3, lr}
  HAL_Init();
 800285a:	f7fe fc55 	bl	8001108 <HAL_Init>
  SystemClock_Config();
 800285e:	f7ff ffd9 	bl	8002814 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 8002862:	f7ff ff8d 	bl	8002780 <MX_GPIO_Init>
  MX_CAN_Init();
 8002866:	f7ff ff23 	bl	80026b0 <MX_CAN_Init>
  MX_USART2_UART_Init();
 800286a:	f000 f8cf 	bl	8002a0c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800286e:	f000 f887 	bl	8002980 <MX_TIM6_Init>
 8002872:	e7fe      	b.n	8002872 <main+0x1a>

08002874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop

08002878 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002878:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_MspInit+0x2c>)
 800287a:	699a      	ldr	r2, [r3, #24]
 800287c:	f042 0201 	orr.w	r2, r2, #1
 8002880:	619a      	str	r2, [r3, #24]
 8002882:	699a      	ldr	r2, [r3, #24]
{
 8002884:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002886:	f002 0201 	and.w	r2, r2, #1
 800288a:	9200      	str	r2, [sp, #0]
 800288c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800288e:	69da      	ldr	r2, [r3, #28]
 8002890:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002894:	61da      	str	r2, [r3, #28]
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028a0:	b002      	add	sp, #8
 80028a2:	4770      	bx	lr
 80028a4:	40021000 	.word	0x40021000

080028a8 <NMI_Handler>:
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop

080028ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ac:	e7fe      	b.n	80028ac <HardFault_Handler>
 80028ae:	bf00      	nop

080028b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028b0:	e7fe      	b.n	80028b0 <MemManage_Handler>
 80028b2:	bf00      	nop

080028b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028b4:	e7fe      	b.n	80028b4 <BusFault_Handler>
 80028b6:	bf00      	nop

080028b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028b8:	e7fe      	b.n	80028b8 <UsageFault_Handler>
 80028ba:	bf00      	nop

080028bc <SVC_Handler>:
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop

080028c0 <DebugMon_Handler>:
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop

080028c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop

080028c8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028c8:	f7fe bc30 	b.w	800112c <HAL_IncTick>

080028cc <CAN_RX0_IRQHandler>:
 80028cc:	4801      	ldr	r0, [pc, #4]	; (80028d4 <CAN_RX0_IRQHandler+0x8>)
 80028ce:	f7fe bd5b 	b.w	8001388 <HAL_CAN_IRQHandler>
 80028d2:	bf00      	nop
 80028d4:	200000b8 	.word	0x200000b8

080028d8 <CAN_RX1_IRQHandler>:
void CAN_RX1_IRQHandler(void)
{
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80028d8:	4801      	ldr	r0, [pc, #4]	; (80028e0 <CAN_RX1_IRQHandler+0x8>)
 80028da:	f7fe bd55 	b.w	8001388 <HAL_CAN_IRQHandler>
 80028de:	bf00      	nop
 80028e0:	200000b8 	.word	0x200000b8

080028e4 <TIM6_DAC1_IRQHandler>:
void TIM6_DAC1_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028e4:	4801      	ldr	r0, [pc, #4]	; (80028ec <TIM6_DAC1_IRQHandler+0x8>)
 80028e6:	f7ff bc67 	b.w	80021b8 <HAL_TIM_IRQHandler>
 80028ea:	bf00      	nop
 80028ec:	200000e0 	.word	0x200000e0

080028f0 <_getpid>:
 80028f0:	2001      	movs	r0, #1
 80028f2:	4770      	bx	lr

080028f4 <_kill>:
 80028f4:	b508      	push	{r3, lr}
 80028f6:	f000 f907 	bl	8002b08 <__errno>
 80028fa:	2316      	movs	r3, #22
 80028fc:	6003      	str	r3, [r0, #0]
 80028fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002902:	bd08      	pop	{r3, pc}

08002904 <_exit>:
 8002904:	b508      	push	{r3, lr}
 8002906:	f000 f8ff 	bl	8002b08 <__errno>
 800290a:	2316      	movs	r3, #22
 800290c:	6003      	str	r3, [r0, #0]
 800290e:	e7fe      	b.n	800290e <_exit+0xa>

08002910 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002910:	4917      	ldr	r1, [pc, #92]	; (8002970 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002912:	4b18      	ldr	r3, [pc, #96]	; (8002974 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002914:	4a18      	ldr	r2, [pc, #96]	; (8002978 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002916:	4819      	ldr	r0, [pc, #100]	; (800297c <SystemInit+0x6c>)
{
 8002918:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800291a:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800291e:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 8002922:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 8002926:	681c      	ldr	r4, [r3, #0]
 8002928:	f044 0401 	orr.w	r4, r4, #1
 800292c:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 800292e:	685c      	ldr	r4, [r3, #4]
 8002930:	4022      	ands	r2, r4
 8002932:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800293a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800293e:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002946:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800294e:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002952:	f022 020f 	bic.w	r2, r2, #15
 8002956:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002958:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800295a:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 800295c:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800295e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002962:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 8002964:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002966:	608a      	str	r2, [r1, #8]
#endif
}
 8002968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	e000ed00 	.word	0xe000ed00
 8002974:	40021000 	.word	0x40021000
 8002978:	f87fc00c 	.word	0xf87fc00c
 800297c:	ff00fccc 	.word	0xff00fccc

08002980 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002980:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 8002982:	4a10      	ldr	r2, [pc, #64]	; (80029c4 <MX_TIM6_Init+0x44>)
 8002984:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <MX_TIM6_Init+0x48>)
 8002986:	6013      	str	r3, [r2, #0]
{
 8002988:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298a:	2300      	movs	r3, #0
  htim6.Init.Prescaler = 0;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 0;
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800298c:	4610      	mov	r0, r2
  htim6.Init.Prescaler = 0;
 800298e:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002990:	9301      	str	r3, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002992:	6093      	str	r3, [r2, #8]
  htim6.Init.Period = 0;
 8002994:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002996:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002998:	9302      	str	r3, [sp, #8]
 800299a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800299c:	f7ff fb92 	bl	80020c4 <HAL_TIM_Base_Init>
 80029a0:	b960      	cbnz	r0, 80029bc <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029a4:	a901      	add	r1, sp, #4
 80029a6:	4807      	ldr	r0, [pc, #28]	; (80029c4 <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029aa:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029ac:	f7ff fcbc 	bl	8002328 <HAL_TIMEx_MasterConfigSynchronization>
 80029b0:	b108      	cbz	r0, 80029b6 <MX_TIM6_Init+0x36>
  {
    Error_Handler();
 80029b2:	f7ff ff5f 	bl	8002874 <Error_Handler>
  }

}
 80029b6:	b005      	add	sp, #20
 80029b8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80029bc:	f7ff ff5a 	bl	8002874 <Error_Handler>
 80029c0:	e7ef      	b.n	80029a2 <MX_TIM6_Init+0x22>
 80029c2:	bf00      	nop
 80029c4:	200000e0 	.word	0x200000e0
 80029c8:	40001000 	.word	0x40001000

080029cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 80029cc:	6802      	ldr	r2, [r0, #0]
 80029ce:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <HAL_TIM_Base_MspInit+0x3c>)
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d000      	beq.n	80029d6 <HAL_TIM_Base_MspInit+0xa>
 80029d4:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029d6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 80029da:	b500      	push	{lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029dc:	69da      	ldr	r2, [r3, #28]
 80029de:	f042 0210 	orr.w	r2, r2, #16
 80029e2:	61da      	str	r2, [r3, #28]
 80029e4:	69db      	ldr	r3, [r3, #28]
{
 80029e6:	b083      	sub	sp, #12

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80029e8:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029ea:	f003 0310 	and.w	r3, r3, #16
 80029ee:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80029f0:	4611      	mov	r1, r2
 80029f2:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029f4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80029f6:	f7fe fe03 	bl	8001600 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 80029fa:	2036      	movs	r0, #54	; 0x36
 80029fc:	f7fe fe36 	bl	800166c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002a00:	b003      	add	sp, #12
 8002a02:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a06:	bf00      	nop
 8002a08:	40001000 	.word	0x40001000

08002a0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8002a0c:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <MX_USART2_UART_Init+0x34>)
 8002a0e:	4a0d      	ldr	r2, [pc, #52]	; (8002a44 <MX_USART2_UART_Init+0x38>)
{
 8002a10:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 38400;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a12:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8002a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002a16:	f44f 4416 	mov.w	r4, #38400	; 0x9600
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a1a:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a1c:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 38400;
 8002a1e:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a20:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a26:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a28:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a2a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a2c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a2e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a30:	f7ff fcfe 	bl	8002430 <HAL_UART_Init>
 8002a34:	b900      	cbnz	r0, 8002a38 <MX_USART2_UART_Init+0x2c>
 8002a36:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 8002a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002a3c:	f7ff bf1a 	b.w	8002874 <Error_Handler>
 8002a40:	20000120 	.word	0x20000120
 8002a44:	40004400 	.word	0x40004400

08002a48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a48:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 8002a4a:	6801      	ldr	r1, [r0, #0]
 8002a4c:	4a18      	ldr	r2, [pc, #96]	; (8002ab0 <HAL_UART_MspInit+0x68>)
{
 8002a4e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	2300      	movs	r3, #0
  if(uartHandle->Instance==USART2)
 8002a52:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a54:	9304      	str	r3, [sp, #16]
 8002a56:	9303      	str	r3, [sp, #12]
 8002a58:	9305      	str	r3, [sp, #20]
 8002a5a:	9306      	str	r3, [sp, #24]
 8002a5c:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8002a5e:	d001      	beq.n	8002a64 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a60:	b008      	add	sp, #32
 8002a62:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002a68:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6c:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6e:	69da      	ldr	r2, [r3, #28]
 8002a70:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002a74:	61da      	str	r2, [r3, #28]
 8002a76:	69da      	ldr	r2, [r3, #28]
 8002a78:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002a7c:	9201      	str	r2, [sp, #4]
 8002a7e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002a86:	615a      	str	r2, [r3, #20]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a90:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a92:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002a94:	f248 0504 	movw	r5, #32772	; 0x8004
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a98:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9e:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002aa0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa4:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002aa6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa8:	f7fe fe06 	bl	80016b8 <HAL_GPIO_Init>
}
 8002aac:	b008      	add	sp, #32
 8002aae:	bd70      	pop	{r4, r5, r6, pc}
 8002ab0:	40004400 	.word	0x40004400

08002ab4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ab4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002aec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002ab8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002aba:	e003      	b.n	8002ac4 <LoopCopyDataInit>

08002abc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002abc:	4b0c      	ldr	r3, [pc, #48]	; (8002af0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002abe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ac0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ac2:	3104      	adds	r1, #4

08002ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ac4:	480b      	ldr	r0, [pc, #44]	; (8002af4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002ac6:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ac8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002aca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002acc:	d3f6      	bcc.n	8002abc <CopyDataInit>
	ldr	r2, =_sbss
 8002ace:	4a0b      	ldr	r2, [pc, #44]	; (8002afc <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ad0:	e002      	b.n	8002ad8 <LoopFillZerobss>

08002ad2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002ad2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002ad4:	f842 3b04 	str.w	r3, [r2], #4

08002ad8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ad8:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <LoopForever+0x16>)
	cmp	r2, r3
 8002ada:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002adc:	d3f9      	bcc.n	8002ad2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002ade:	f7ff ff17 	bl	8002910 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ae2:	f000 f817 	bl	8002b14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ae6:	f7ff feb7 	bl	8002858 <main>

08002aea <LoopForever>:

LoopForever:
    b LoopForever
 8002aea:	e7fe      	b.n	8002aea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002aec:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002af0:	08002dd8 	.word	0x08002dd8
	ldr	r0, =_sdata
 8002af4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002af8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8002afc:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8002b00:	20000194 	.word	0x20000194

08002b04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b04:	e7fe      	b.n	8002b04 <ADC1_2_IRQHandler>
	...

08002b08 <__errno>:
 8002b08:	4b01      	ldr	r3, [pc, #4]	; (8002b10 <__errno+0x8>)
 8002b0a:	6818      	ldr	r0, [r3, #0]
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	2000000c 	.word	0x2000000c

08002b14 <__libc_init_array>:
 8002b14:	b570      	push	{r4, r5, r6, lr}
 8002b16:	4e0d      	ldr	r6, [pc, #52]	; (8002b4c <__libc_init_array+0x38>)
 8002b18:	4c0d      	ldr	r4, [pc, #52]	; (8002b50 <__libc_init_array+0x3c>)
 8002b1a:	1ba4      	subs	r4, r4, r6
 8002b1c:	10a4      	asrs	r4, r4, #2
 8002b1e:	2500      	movs	r5, #0
 8002b20:	42a5      	cmp	r5, r4
 8002b22:	d109      	bne.n	8002b38 <__libc_init_array+0x24>
 8002b24:	4e0b      	ldr	r6, [pc, #44]	; (8002b54 <__libc_init_array+0x40>)
 8002b26:	4c0c      	ldr	r4, [pc, #48]	; (8002b58 <__libc_init_array+0x44>)
 8002b28:	f000 f876 	bl	8002c18 <_init>
 8002b2c:	1ba4      	subs	r4, r4, r6
 8002b2e:	10a4      	asrs	r4, r4, #2
 8002b30:	2500      	movs	r5, #0
 8002b32:	42a5      	cmp	r5, r4
 8002b34:	d105      	bne.n	8002b42 <__libc_init_array+0x2e>
 8002b36:	bd70      	pop	{r4, r5, r6, pc}
 8002b38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b3c:	4798      	blx	r3
 8002b3e:	3501      	adds	r5, #1
 8002b40:	e7ee      	b.n	8002b20 <__libc_init_array+0xc>
 8002b42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b46:	4798      	blx	r3
 8002b48:	3501      	adds	r5, #1
 8002b4a:	e7f2      	b.n	8002b32 <__libc_init_array+0x1e>
 8002b4c:	08002dd0 	.word	0x08002dd0
 8002b50:	08002dd0 	.word	0x08002dd0
 8002b54:	08002dd0 	.word	0x08002dd0
 8002b58:	08002dd4 	.word	0x08002dd4

08002b5c <memset>:
 8002b5c:	4402      	add	r2, r0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d100      	bne.n	8002b66 <memset+0xa>
 8002b64:	4770      	bx	lr
 8002b66:	f803 1b01 	strb.w	r1, [r3], #1
 8002b6a:	e7f9      	b.n	8002b60 <memset+0x4>

08002b6c <memcpy>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	1e43      	subs	r3, r0, #1
 8002b70:	440a      	add	r2, r1
 8002b72:	4291      	cmp	r1, r2
 8002b74:	d100      	bne.n	8002b78 <memcpy+0xc>
 8002b76:	bd10      	pop	{r4, pc}
 8002b78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b80:	e7f7      	b.n	8002b72 <memcpy+0x6>

08002b82 <abort>:
 8002b82:	b508      	push	{r3, lr}
 8002b84:	2006      	movs	r0, #6
 8002b86:	f000 f82b 	bl	8002be0 <raise>
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f7ff feba 	bl	8002904 <_exit>

08002b90 <_raise_r>:
 8002b90:	291f      	cmp	r1, #31
 8002b92:	b538      	push	{r3, r4, r5, lr}
 8002b94:	4604      	mov	r4, r0
 8002b96:	460d      	mov	r5, r1
 8002b98:	d904      	bls.n	8002ba4 <_raise_r+0x14>
 8002b9a:	2316      	movs	r3, #22
 8002b9c:	6003      	str	r3, [r0, #0]
 8002b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba2:	bd38      	pop	{r3, r4, r5, pc}
 8002ba4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002ba6:	b112      	cbz	r2, 8002bae <_raise_r+0x1e>
 8002ba8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002bac:	b94b      	cbnz	r3, 8002bc2 <_raise_r+0x32>
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f000 f830 	bl	8002c14 <_getpid_r>
 8002bb4:	462a      	mov	r2, r5
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	4620      	mov	r0, r4
 8002bba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bbe:	f000 b817 	b.w	8002bf0 <_kill_r>
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d00a      	beq.n	8002bdc <_raise_r+0x4c>
 8002bc6:	1c59      	adds	r1, r3, #1
 8002bc8:	d103      	bne.n	8002bd2 <_raise_r+0x42>
 8002bca:	2316      	movs	r3, #22
 8002bcc:	6003      	str	r3, [r0, #0]
 8002bce:	2001      	movs	r0, #1
 8002bd0:	bd38      	pop	{r3, r4, r5, pc}
 8002bd2:	2400      	movs	r4, #0
 8002bd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002bd8:	4628      	mov	r0, r5
 8002bda:	4798      	blx	r3
 8002bdc:	2000      	movs	r0, #0
 8002bde:	bd38      	pop	{r3, r4, r5, pc}

08002be0 <raise>:
 8002be0:	4b02      	ldr	r3, [pc, #8]	; (8002bec <raise+0xc>)
 8002be2:	4601      	mov	r1, r0
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	f7ff bfd3 	b.w	8002b90 <_raise_r>
 8002bea:	bf00      	nop
 8002bec:	2000000c 	.word	0x2000000c

08002bf0 <_kill_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4c07      	ldr	r4, [pc, #28]	; (8002c10 <_kill_r+0x20>)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	4605      	mov	r5, r0
 8002bf8:	4608      	mov	r0, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	6023      	str	r3, [r4, #0]
 8002bfe:	f7ff fe79 	bl	80028f4 <_kill>
 8002c02:	1c43      	adds	r3, r0, #1
 8002c04:	d102      	bne.n	8002c0c <_kill_r+0x1c>
 8002c06:	6823      	ldr	r3, [r4, #0]
 8002c08:	b103      	cbz	r3, 8002c0c <_kill_r+0x1c>
 8002c0a:	602b      	str	r3, [r5, #0]
 8002c0c:	bd38      	pop	{r3, r4, r5, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000190 	.word	0x20000190

08002c14 <_getpid_r>:
 8002c14:	f7ff be6c 	b.w	80028f0 <_getpid>

08002c18 <_init>:
 8002c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1a:	bf00      	nop
 8002c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1e:	bc08      	pop	{r3}
 8002c20:	469e      	mov	lr, r3
 8002c22:	4770      	bx	lr

08002c24 <_fini>:
 8002c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c26:	bf00      	nop
 8002c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c2a:	bc08      	pop	{r3}
 8002c2c:	469e      	mov	lr, r3
 8002c2e:	4770      	bx	lr
