#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x125611320 .scope module, "ren_conv_top_wrapper" "ren_conv_top_wrapper" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x125648890 .param/l "COL_WIDTH" 0 2 17, +C4<00000000000000000000000000001000>;
P_0x1256488d0 .param/l "IMG_ADDR_WIDTH" 0 2 19, +C4<00000000000000000000000000000110>;
P_0x125648910 .param/l "KERN_CNT_WIDTH" 0 2 18, +C4<00000000000000000000000000000011>;
P_0x125648950 .param/l "KERN_COL_WIDTH" 0 2 16, +C4<00000000000000000000000000000011>;
P_0x125648990 .param/l "NO_OF_INSTS" 0 2 15, +C4<00000000000000000000000000000100>;
P_0x1256489d0 .param/l "RSLT_ADDR_WIDTH" 0 2 20, +C4<00000000000000000000000000000110>;
L_0x1256a95a0 .functor OR 1, v0x1256735c0_0, v0x125684b00_0, C4<0>, C4<0>;
L_0x1256a9650 .functor OR 1, L_0x1256a95a0, v0x125695ff0_0, C4<0>, C4<0>;
L_0x1256a9740 .functor OR 1, L_0x1256a9650, v0x1256a75c0_0, C4<0>, C4<0>;
v0x1256a84d0_0 .net *"_ivl_0", 0 0, L_0x1256a95a0;  1 drivers
v0x1256a8570_0 .net *"_ivl_2", 0 0, L_0x1256a9650;  1 drivers
v0x1256a8610_0 .var "addr_r", 1 0;
o0x12801b220 .functor BUFZ 1, C4<z>; HiZ drive
v0x1256a86a0_0 .net "wb_clk_i", 0 0, o0x12801b220;  0 drivers
o0x12801b250 .functor BUFZ 1, C4<z>; HiZ drive
v0x1256a87b0_0 .net "wb_rst_i", 0 0, o0x12801b250;  0 drivers
v0x1256a88c0_0 .net "wbs_ack_o", 0 0, L_0x1256a9740;  1 drivers
v0x1256a8950_0 .net "wbs_ack_out_0", 0 0, v0x1256735c0_0;  1 drivers
v0x1256a89e0_0 .net "wbs_ack_out_1", 0 0, v0x125684b00_0;  1 drivers
v0x1256a8a70_0 .net "wbs_ack_out_2", 0 0, v0x125695ff0_0;  1 drivers
v0x1256a8b80_0 .net "wbs_ack_out_3", 0 0, v0x1256a75c0_0;  1 drivers
o0x12801b2b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1256a8c10_0 .net "wbs_adr_i", 31 0, o0x12801b2b0;  0 drivers
o0x12801b2e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1256a8d20_0 .net "wbs_cyc_i", 0 0, o0x12801b2e0;  0 drivers
o0x128018130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1256a8e30_0 .net "wbs_dat_i", 31 0, o0x128018130;  0 drivers
v0x1256a8ec0_0 .var "wbs_dat_o", 31 0;
v0x1256a8f50_0 .net "wbs_dat_out_0", 31 0, L_0x1256a9e40;  1 drivers
v0x1256a8fe0_0 .net "wbs_dat_out_1", 31 0, L_0x1256ad910;  1 drivers
v0x1256a9070_0 .net "wbs_dat_out_2", 31 0, L_0x1256b14f0;  1 drivers
v0x1256a9200_0 .net "wbs_dat_out_3", 31 0, L_0x1256b4fd0;  1 drivers
o0x12801b340 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1256a9290_0 .net "wbs_sel_i", 3 0, o0x12801b340;  0 drivers
o0x12801b370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1256a9320_0 .net "wbs_stb_i", 0 0, o0x12801b370;  0 drivers
o0x12801b3a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1256a9430_0 .net "wbs_we_i", 0 0, o0x12801b3a0;  0 drivers
E_0x125646560/0 .event anyedge, v0x1256a8610_0, v0x125674140_0, v0x125685660_0, v0x125696cf0_0;
E_0x125646560/1 .event anyedge, v0x1256a8100_0;
E_0x125646560 .event/or E_0x125646560/0, E_0x125646560/1;
E_0x12562bd70 .event posedge, v0x125673da0_0;
S_0x125646c50 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 2 77, 3 16 0, S_0x125611320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1256640e0 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x125664120 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x125664160 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x1256641a0 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x1256641e0 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110000>;
P_0x125664220 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x125664260 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x1256642a0 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x1256a9830 .functor BUFZ 1, o0x12801b220, C4<0>, C4<0>, C4<0>;
L_0x1256a98a0 .functor BUFZ 1, o0x12801b250, C4<0>, C4<0>, C4<0>;
L_0x1256a9c80 .functor AND 1, L_0x1256a9b60, o0x12801b2e0, C4<1>, C4<1>;
L_0x1256a9d50 .functor AND 1, L_0x1256a9c80, o0x12801b370, C4<1>, C4<1>;
L_0x1256a9e40 .functor BUFZ 32, v0x125673510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256aa2f0 .functor AND 1, L_0x1256aa1b0, L_0x1256a9d50, C4<1>, C4<1>;
L_0x1256aa420 .functor AND 1, L_0x1256aa2f0, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256aa880 .functor AND 1, L_0x1256aa710, L_0x1256a9d50, C4<1>, C4<1>;
L_0x1256aa940 .functor AND 1, L_0x1256aa880, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256aad70 .functor AND 1, L_0x1256aac90, L_0x1256a9d50, C4<1>, C4<1>;
L_0x1256aaf00 .functor AND 1, L_0x1256aad70, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256ab010 .functor AND 1, L_0x1256ab200, L_0x1256a9d50, C4<1>, C4<1>;
L_0x1256ab410 .functor AND 1, L_0x1256ab010, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256acb60 .functor OR 1, L_0x1256a98a0, L_0x1256ab880, C4<0>, C4<0>;
L_0x1256ab3a0 .functor NOT 1, v0x1256692e0_0, C4<0>, C4<0>, C4<0>;
L_0x1256ab2e0 .functor AND 1, v0x12566b690_0, L_0x1256ab3a0, C4<1>, C4<1>;
L_0x128050058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x1256714b0_0 .net/2u *"_ivl_10", 32 0, L_0x128050058;  1 drivers
v0x125671550_0 .net *"_ivl_12", 0 0, L_0x1256a9b60;  1 drivers
v0x1256715f0_0 .net *"_ivl_14", 0 0, L_0x1256a9c80;  1 drivers
v0x125671680_0 .net *"_ivl_23", 1 0, L_0x1256a9f60;  1 drivers
v0x125671720_0 .net *"_ivl_24", 31 0, L_0x1256aa020;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125671810_0 .net *"_ivl_27", 29 0, L_0x1280500a0;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256718c0_0 .net/2u *"_ivl_28", 31 0, L_0x1280500e8;  1 drivers
v0x125671970_0 .net *"_ivl_30", 0 0, L_0x1256aa1b0;  1 drivers
v0x125671a10_0 .net *"_ivl_32", 0 0, L_0x1256aa2f0;  1 drivers
v0x125671b20_0 .net *"_ivl_37", 1 0, L_0x1256aa4d0;  1 drivers
v0x125671bd0_0 .net *"_ivl_38", 31 0, L_0x1256aa5b0;  1 drivers
L_0x128050130 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125671c80_0 .net *"_ivl_41", 29 0, L_0x128050130;  1 drivers
L_0x128050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x125671d30_0 .net/2u *"_ivl_42", 31 0, L_0x128050178;  1 drivers
v0x125671de0_0 .net *"_ivl_44", 0 0, L_0x1256aa710;  1 drivers
v0x125671e80_0 .net *"_ivl_46", 0 0, L_0x1256aa880;  1 drivers
v0x125671f30_0 .net *"_ivl_5", 7 0, L_0x1256a9910;  1 drivers
v0x125671fe0_0 .net *"_ivl_51", 1 0, L_0x1256aa9f0;  1 drivers
v0x125672170_0 .net *"_ivl_52", 31 0, L_0x1256aab90;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125672200_0 .net *"_ivl_55", 29 0, L_0x1280501c0;  1 drivers
L_0x128050208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1256722b0_0 .net/2u *"_ivl_56", 31 0, L_0x128050208;  1 drivers
v0x125672360_0 .net *"_ivl_58", 0 0, L_0x1256aac90;  1 drivers
v0x125672400_0 .net *"_ivl_6", 32 0, L_0x1256a99b0;  1 drivers
v0x1256724b0_0 .net *"_ivl_60", 0 0, L_0x1256aad70;  1 drivers
v0x125672560_0 .net *"_ivl_65", 1 0, L_0x1256aaf70;  1 drivers
v0x125672610_0 .net *"_ivl_66", 31 0, L_0x1256ab080;  1 drivers
L_0x128050250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256726c0_0 .net *"_ivl_69", 29 0, L_0x128050250;  1 drivers
L_0x128050298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x125672770_0 .net/2u *"_ivl_70", 31 0, L_0x128050298;  1 drivers
v0x125672820_0 .net *"_ivl_72", 0 0, L_0x1256ab200;  1 drivers
v0x1256728c0_0 .net *"_ivl_74", 0 0, L_0x1256ab010;  1 drivers
L_0x128050010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125672970_0 .net *"_ivl_9", 24 0, L_0x128050010;  1 drivers
v0x125672a20_0 .net *"_ivl_94", 0 0, L_0x1256ab3a0;  1 drivers
v0x125672ad0_0 .net "accum_ovrflow", 0 0, v0x12566e470_0;  1 drivers
v0x125672b60_0 .net "clk", 0 0, L_0x1256a9830;  1 drivers
v0x125672070_0 .net "cols", 7 0, L_0x1256abac0;  1 drivers
v0x125672df0_0 .net "data_out_regs", 31 0, v0x1256646f0_0;  1 drivers
v0x125672e80_0 .net "data_out_result", 7 0, v0x125671210_0;  1 drivers
v0x125672f10_0 .net "done", 0 0, v0x1256692e0_0;  1 drivers
v0x125672fa0_0 .net "en_max_pool", 0 0, L_0x1256ac1b0;  1 drivers
v0x125673030_0 .net "img_addr", 5 0, v0x1256697f0_0;  1 drivers
v0x1256730c0_0 .net "img_data", 23 0, v0x125666500_0;  1 drivers
v0x125673160_0 .net "kern_addr", 5 0, v0x1256699d0_0;  1 drivers
v0x125673200_0 .net "kern_addr_mode", 0 0, L_0x1256ac030;  1 drivers
v0x125673290_0 .net "kern_cols", 2 0, L_0x1256ab9a0;  1 drivers
v0x125673330_0 .net "kern_data", 23 0, v0x125666ef0_0;  1 drivers
v0x1256733d0_0 .net "kerns", 2 0, L_0x1256abc60;  1 drivers
v0x125673470_0 .net "mask", 2 0, L_0x1256ac250;  1 drivers
v0x125673510_0 .var "rdata", 31 0;
v0x1256735c0_0 .var "ready", 0 0;
v0x125673660_0 .net "reset", 0 0, L_0x1256a98a0;  1 drivers
v0x1256736f0_0 .net "result_addr", 5 0, v0x125669d90_0;  1 drivers
v0x125673790_0 .net "result_cols", 7 0, L_0x1256abe20;  1 drivers
v0x125673830_0 .net "result_data", 7 0, v0x12566b120_0;  1 drivers
v0x125673940_0 .net "result_valid", 0 0, v0x12566b690_0;  1 drivers
v0x125673a50_0 .net "shift", 3 0, L_0x1256abf10;  1 drivers
v0x125673b60_0 .net "soft_reset", 0 0, L_0x1256ab880;  1 drivers
v0x125673bf0_0 .net "start", 0 0, L_0x1256ab7e0;  1 drivers
v0x125673c80_0 .net "stride", 7 0, L_0x1256abd80;  1 drivers
v0x125673d10_0 .net "valid", 0 0, L_0x1256a9d50;  1 drivers
v0x125673da0_0 .net "wb_clk_i", 0 0, o0x12801b220;  alias, 0 drivers
v0x125673e30_0 .net "wb_rst_i", 0 0, o0x12801b250;  alias, 0 drivers
v0x125673ec0_0 .net "wbs_ack_o", 0 0, v0x1256735c0_0;  alias, 1 drivers
v0x125673f50_0 .net "wbs_adr_i", 31 0, o0x12801b2b0;  alias, 0 drivers
v0x125673fe0_0 .net "wbs_cyc_i", 0 0, o0x12801b2e0;  alias, 0 drivers
v0x125674070_0 .net "wbs_dat_i", 31 0, o0x128018130;  alias, 0 drivers
v0x125674140_0 .net "wbs_dat_o", 31 0, L_0x1256a9e40;  alias, 1 drivers
v0x125672c10_0 .net "wbs_sel_i", 3 0, o0x12801b340;  alias, 0 drivers
v0x125672cc0_0 .net "wbs_stb_i", 0 0, o0x12801b370;  alias, 0 drivers
v0x125672d60_0 .net "wbs_we_i", 0 0, o0x12801b3a0;  alias, 0 drivers
v0x1256741e0_0 .net "we_img_ram", 0 0, L_0x1256aa940;  1 drivers
v0x125674270_0 .net "we_kern_ram", 0 0, L_0x1256aaf00;  1 drivers
v0x125674320_0 .net "we_regs", 0 0, L_0x1256aa420;  1 drivers
v0x1256743f0_0 .net "we_res_ram", 0 0, L_0x1256ab410;  1 drivers
L_0x1256a9910 .part o0x12801b2b0, 24, 8;
L_0x1256a99b0 .concat [ 8 25 0 0], L_0x1256a9910, L_0x128050010;
L_0x1256a9b60 .cmp/eq 33, L_0x1256a99b0, L_0x128050058;
L_0x1256a9f60 .part o0x12801b2b0, 8, 2;
L_0x1256aa020 .concat [ 2 30 0 0], L_0x1256a9f60, L_0x1280500a0;
L_0x1256aa1b0 .cmp/eq 32, L_0x1256aa020, L_0x1280500e8;
L_0x1256aa4d0 .part o0x12801b2b0, 8, 2;
L_0x1256aa5b0 .concat [ 2 30 0 0], L_0x1256aa4d0, L_0x128050130;
L_0x1256aa710 .cmp/eq 32, L_0x1256aa5b0, L_0x128050178;
L_0x1256aa9f0 .part o0x12801b2b0, 8, 2;
L_0x1256aab90 .concat [ 2 30 0 0], L_0x1256aa9f0, L_0x1280501c0;
L_0x1256aac90 .cmp/eq 32, L_0x1256aab90, L_0x128050208;
L_0x1256aaf70 .part o0x12801b2b0, 8, 2;
L_0x1256ab080 .concat [ 2 30 0 0], L_0x1256aaf70, L_0x128050250;
L_0x1256ab200 .cmp/eq 32, L_0x1256ab080, L_0x128050298;
L_0x1256ac3e0 .part o0x12801b2b0, 2, 2;
L_0x1256acd50 .part L_0x1256abd80, 0, 6;
L_0x1256ace80 .part L_0x1256abe20, 0, 6;
L_0x1256acf20 .part o0x128018130, 0, 24;
L_0x1256ad060 .part o0x12801b2b0, 2, 6;
L_0x1256ad100 .part o0x128018130, 0, 24;
L_0x1256acfc0 .part o0x12801b2b0, 2, 6;
L_0x1256ad2e0 .part o0x12801b2b0, 2, 6;
S_0x12564a310 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x125646c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12561e4b0 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x125664d00_0 .net *"_ivl_6", 29 0, L_0x1256ab5a0;  1 drivers
v0x125664dc0_0 .net "accum_ovrflow", 0 0, v0x12566e470_0;  alias, 1 drivers
v0x125664e60_0 .net "addr", 1 0, L_0x1256ac3e0;  1 drivers
v0x125664ef0_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x125664f80_0 .net "cols", 7 0, L_0x1256abac0;  alias, 1 drivers
v0x125665050_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x1256650e0_0 .net "data_out", 31 0, v0x1256646f0_0;  alias, 1 drivers
v0x125665190_0 .net "done", 0 0, v0x1256692e0_0;  alias, 1 drivers
v0x125665220_0 .net "en_max_pool", 0 0, L_0x1256ac1b0;  alias, 1 drivers
v0x125665340_0 .net "kern_addr_mode", 0 0, L_0x1256ac030;  alias, 1 drivers
v0x1256653e0_0 .net "kern_cols", 2 0, L_0x1256ab9a0;  alias, 1 drivers
v0x125665490_0 .net "kerns", 2 0, L_0x1256abc60;  alias, 1 drivers
v0x125665540_0 .net "mask", 2 0, L_0x1256ac250;  alias, 1 drivers
v0x1256655f0 .array "regs", 4 0;
v0x1256655f0_0 .net v0x1256655f0 0, 31 0, v0x125613bf0_0; 1 drivers
v0x1256655f0_1 .net v0x1256655f0 1, 31 0, v0x1256644b0_0; 1 drivers
v0x1256655f0_2 .net v0x1256655f0 2, 31 0, v0x125664540_0; 1 drivers
v0x1256655f0_3 .net v0x1256655f0 3, 31 0, v0x1256645d0_0; 1 drivers
o0x128018670 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1256655f0_4 .net v0x1256655f0 4, 31 0, o0x128018670; 0 drivers
v0x125665760_0 .net "reset", 0 0, L_0x1256a98a0;  alias, 1 drivers
v0x1256657f0_0 .net "result_cols", 7 0, L_0x1256abe20;  alias, 1 drivers
v0x125665880_0 .net "shift", 3 0, L_0x1256abf10;  alias, 1 drivers
v0x125665a10_0 .net "soft_reset", 0 0, L_0x1256ab880;  alias, 1 drivers
v0x125665aa0_0 .net "start", 0 0, L_0x1256ab7e0;  alias, 1 drivers
v0x125665b40_0 .net "stride", 7 0, L_0x1256abd80;  alias, 1 drivers
v0x125665bf0_0 .net "wr_en", 0 0, L_0x1256aa420;  alias, 1 drivers
L_0x1256ab5a0 .part v0x125613bf0_0, 2, 30;
L_0x1256ab640 .concat [ 1 1 30 0], v0x1256692e0_0, v0x12566e470_0, L_0x1256ab5a0;
L_0x1256ab7e0 .part v0x125613bf0_0, 2, 1;
L_0x1256ab880 .part v0x125613bf0_0, 3, 1;
L_0x1256ab9a0 .part v0x1256644b0_0, 0, 3;
L_0x1256abac0 .part v0x1256644b0_0, 8, 8;
L_0x1256abc60 .part v0x1256644b0_0, 16, 3;
L_0x1256abd80 .part v0x1256644b0_0, 24, 8;
L_0x1256abe20 .part v0x125664540_0, 0, 8;
L_0x1256abf10 .part v0x125664540_0, 8, 4;
L_0x1256ac030 .part v0x125664540_0, 16, 1;
L_0x1256ac1b0 .part v0x125664540_0, 17, 1;
L_0x1256ac250 .part v0x125664540_0, 18, 3;
S_0x125647b00 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x12564a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12565c110 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x125653c40_0 .net "addr", 1 0, L_0x1256ac3e0;  alias, 1 drivers
v0x125613b50_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x125613bf0_0 .var "ctrl0", 31 0;
v0x1256644b0_0 .var "ctrl1", 31 0;
v0x125664540_0 .var "ctrl2", 31 0;
v0x1256645d0_0 .var "ctrl3", 31 0;
v0x125664660_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x1256646f0_0 .var "data_out", 31 0;
v0x125664790_0 .net "reset", 0 0, L_0x1256a98a0;  alias, 1 drivers
v0x1256648a0_0 .net "status0", 31 0, L_0x1256ab640;  1 drivers
v0x125664940_0 .net "status1", 31 0, v0x1256644b0_0;  alias, 1 drivers
v0x125664a00_0 .net "status2", 31 0, v0x125664540_0;  alias, 1 drivers
v0x125664a90_0 .net "status3", 31 0, v0x1256645d0_0;  alias, 1 drivers
v0x125664b20_0 .net "wr_en", 0 0, L_0x1256aa420;  alias, 1 drivers
E_0x12565a0e0/0 .event anyedge, v0x125653c40_0, v0x1256648a0_0, v0x1256644b0_0, v0x125664540_0;
E_0x12565a0e0/1 .event anyedge, v0x1256645d0_0;
E_0x12565a0e0 .event/or E_0x12565a0e0/0, E_0x12565a0e0/1;
E_0x12565a740 .event posedge, v0x125613b50_0;
S_0x125665de0 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x125646c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125662b20 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125662b60 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x1256661c0_0 .net "adr_r", 5 0, v0x1256697f0_0;  alias, 1 drivers
v0x125666270_0 .net "adr_w", 5 0, L_0x1256ad060;  1 drivers
v0x125666310_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x1256663a0_0 .net "dat_i", 23 0, L_0x1256acf20;  1 drivers
v0x125666430_0 .var "dat_o", 23 0;
v0x125666500_0 .var "dat_o2", 23 0;
v0x1256665b0 .array "r", 63 0, 23 0;
v0x125666650_0 .net "we", 0 0, L_0x1256aa940;  alias, 1 drivers
S_0x1256667a0 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x125646c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125666960 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x1256669a0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x125666bd0_0 .net "adr_r", 5 0, v0x1256699d0_0;  alias, 1 drivers
v0x125666c80_0 .net "adr_w", 5 0, L_0x1256acfc0;  1 drivers
v0x125666d20_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x125666db0_0 .net "dat_i", 23 0, L_0x1256ad100;  1 drivers
v0x125666e40_0 .var "dat_o", 23 0;
v0x125666ef0_0 .var "dat_o2", 23 0;
v0x125666fa0 .array "r", 63 0, 23 0;
v0x125667040_0 .net "we", 0 0, L_0x1256aaf00;  alias, 1 drivers
S_0x125667190 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x125646c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x125667350 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x125667390 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x1256673d0 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x125667410 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x125667450 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x125667490 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x1256674d0 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x125667510 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x125667550 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x12566f8c0_0 .net "accum_ovrflow", 0 0, v0x12566e470_0;  alias, 1 drivers
v0x12566f9a0_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566fa30_0 .net "clr_col_cnt", 0 0, v0x125668c70_0;  1 drivers
v0x12566fac0_0 .net "clr_k_col_cnt", 0 0, v0x125668e40_0;  1 drivers
v0x12566fb50_0 .net "cols", 7 0, L_0x1256abac0;  alias, 1 drivers
v0x12566fc20_0 .net "done", 0 0, v0x1256692e0_0;  alias, 1 drivers
v0x12566fcf0_0 .net "en_max_pool", 0 0, L_0x1256ac1b0;  alias, 1 drivers
v0x12566fd80_0 .net "img_addr", 5 0, v0x1256697f0_0;  alias, 1 drivers
v0x12566fe50_0 .net "img_data", 23 0, v0x125666500_0;  alias, 1 drivers
v0x12566ff60_0 .net "kern_addr", 5 0, v0x1256699d0_0;  alias, 1 drivers
v0x125670030_0 .net "kern_addr_mode", 0 0, L_0x1256ac030;  alias, 1 drivers
v0x125670100_0 .net "kern_cols", 2 0, L_0x1256ab9a0;  alias, 1 drivers
v0x1256701d0_0 .net "kern_data", 23 0, v0x125666ef0_0;  alias, 1 drivers
v0x1256702a0_0 .net "kerns", 2 0, L_0x1256abc60;  alias, 1 drivers
v0x125670370_0 .net "mask", 2 0, L_0x1256ac250;  alias, 1 drivers
v0x125670400_0 .net "reset", 0 0, L_0x1256acb60;  1 drivers
v0x125670490_0 .net "result_addr", 5 0, v0x125669d90_0;  alias, 1 drivers
v0x125670620_0 .net "result_cols", 5 0, L_0x1256ace80;  1 drivers
v0x1256706b0_0 .net "result_data", 7 0, v0x12566b120_0;  alias, 1 drivers
v0x125670740_0 .net "result_valid", 0 0, v0x12566b690_0;  alias, 1 drivers
v0x1256707d0_0 .net "shift", 3 0, L_0x1256abf10;  alias, 1 drivers
v0x125670860_0 .net "start", 0 0, L_0x1256ab7e0;  alias, 1 drivers
v0x125670970_0 .net "stride", 5 0, L_0x1256acd50;  1 drivers
S_0x125667bc0 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x125667190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x125667d90 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x125667dd0 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x125667e10 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x125667e50 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x125667e90 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x125668bd0_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x125668c70_0 .var "clr_col_cnt", 0 0;
v0x125668d10_0 .var "clr_img_addr", 0 0;
v0x125668da0_0 .var "clr_img_st", 0 0;
v0x125668e40_0 .var "clr_k_col_cnt", 0 0;
v0x125668f20_0 .var "clr_kerns_cnt", 0 0;
v0x125668fb0_0 .net "clr_kerns_cnt_d", 7 0, v0x1256689b0_0;  1 drivers
v0x125669060_0 .var "clr_result_addr", 0 0;
v0x1256690f0_0 .var "col_cnt", 7 0;
v0x125669220_0 .net "cols", 7 0, L_0x1256abac0;  alias, 1 drivers
v0x1256692e0_0 .var "done", 0 0;
v0x125669370_0 .var "en_col_cnt", 0 0;
v0x125669400_0 .var "en_img_addr", 0 0;
v0x125669490_0 .var "en_img_st", 0 0;
v0x125669520_0 .var "en_k_col_cnt", 0 0;
v0x1256695b0_0 .var "en_kerns_cnt", 0 0;
v0x125669650_0 .net "en_result_addr", 0 0, v0x12566b690_0;  alias, 1 drivers
v0x1256697f0_0 .var "img_addr", 5 0;
v0x1256698b0_0 .var "img_st", 5 0;
v0x125669940_0 .var "k_col_cnt", 2 0;
v0x1256699d0_0 .var "kern_addr", 5 0;
v0x125669a60_0 .net "kern_addr_mode", 0 0, L_0x1256ac030;  alias, 1 drivers
v0x125669af0_0 .net "kern_cols", 2 0, L_0x1256ab9a0;  alias, 1 drivers
v0x125669ba0_0 .net "kerns", 2 0, L_0x1256abc60;  alias, 1 drivers
v0x125669c50_0 .var "kerns_cnt", 2 0;
v0x125669ce0_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x125669d90_0 .var "result_addr", 5 0;
v0x125669e30_0 .net "result_cols", 5 0, L_0x1256ace80;  alias, 1 drivers
v0x125669ee0_0 .net "start", 0 0, L_0x1256ab7e0;  alias, 1 drivers
v0x125669f90_0 .var "start_d", 0 0;
v0x12566a020_0 .var "start_pedge", 0 0;
v0x12566a0c0_0 .net "stride", 5 0, L_0x1256acd50;  alias, 1 drivers
E_0x125668230 .event anyedge, v0x125669d90_0, v0x125669e30_0, v0x125669650_0;
E_0x1256682a0 .event anyedge, v0x125665aa0_0, v0x125669f90_0;
E_0x1256682f0 .event anyedge, v0x125665340_0, v0x125669c50_0, v0x125669940_0;
E_0x125668370 .event anyedge, v0x125665aa0_0;
E_0x1256683b0 .event anyedge, v0x125668e40_0;
E_0x125668430 .event anyedge, v0x125668c70_0;
E_0x125668480 .event anyedge, v0x125669c50_0, v0x125665490_0, v0x1256695b0_0;
E_0x125668500 .event anyedge, v0x1256690f0_0, v0x125664f80_0, v0x125669370_0;
E_0x125668560 .event anyedge, v0x125669940_0, v0x1256653e0_0, v0x125665aa0_0;
S_0x1256685f0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x125667bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1256684c0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x125668910_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x1256689b0_0 .var "par_out", 7 0;
v0x125668a50_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x125668ae0_0 .net "ser_in", 0 0, v0x125668f20_0;  1 drivers
S_0x12566a2f0 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x125667190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12566a4c0 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12566a500 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12566a540 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12566a580 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12566a5c0 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12566a600 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12566a640 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1256ac9e0 .functor OR 1, L_0x1256acb60, L_0x1256ac940, C4<0>, C4<0>;
L_0x1256acaf0 .functor AND 1, v0x12566e8d0_0, L_0x1256aca50, C4<1>, C4<1>;
v0x12566e310_0 .net *"_ivl_13", 0 0, L_0x1256ac940;  1 drivers
v0x12566e3d0_0 .net *"_ivl_17", 0 0, L_0x1256aca50;  1 drivers
v0x12566e470_0 .var "accum_ovrflow", 0 0;
v0x12566e540_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566e5d0_0 .net "clr_col_cnt", 0 0, v0x125668c70_0;  alias, 1 drivers
v0x12566e6e0_0 .net "clr_col_cnt_d", 7 0, v0x12566ce20_0;  1 drivers
v0x12566e770_0 .net "clr_k_col_cnt", 0 0, v0x125668e40_0;  alias, 1 drivers
v0x12566e840_0 .net "clr_k_col_cnt_d", 2 0, v0x12566d4f0_0;  1 drivers
v0x12566e8d0_0 .var "clr_mult_accum", 0 0;
v0x12566e9e0_0 .net "en_max_pool", 0 0, L_0x1256ac1b0;  alias, 1 drivers
v0x12566ea70_0 .net "img_data", 23 0, v0x125666500_0;  alias, 1 drivers
v0x12566eb00_0 .net "kern_data", 23 0, v0x125666ef0_0;  alias, 1 drivers
v0x12566eb90_0 .net "mask", 2 0, L_0x1256ac250;  alias, 1 drivers
v0x12566ec40_0 .var "mult_accum", 19 0;
v0x12566ecf0_0 .var "mult_accum_mux", 20 0;
v0x12566ed80_0 .var "mult_accum_r", 20 0;
v0x12566ee30_0 .net "mult_out0", 15 0, v0x12566bd10_0;  1 drivers
v0x12566eff0_0 .var "mult_out0_r", 15 0;
v0x12566f080_0 .net "mult_out1", 15 0, v0x12566c350_0;  1 drivers
v0x12566f110_0 .var "mult_out1_r", 15 0;
v0x12566f1a0_0 .net "mult_out2", 15 0, v0x12566c980_0;  1 drivers
v0x12566f230_0 .var "mult_out2_r", 15 0;
v0x12566f2d0_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x12566f360_0 .net "result_data", 7 0, v0x12566b120_0;  alias, 1 drivers
v0x12566f420_0 .net "result_valid", 0 0, v0x12566b690_0;  alias, 1 drivers
v0x12566f4f0_0 .net "shift", 3 0, L_0x1256abf10;  alias, 1 drivers
v0x12566f5c0_0 .net "shift_out", 7 0, v0x12566e1d0_0;  1 drivers
v0x12566f690_0 .net "start", 0 0, L_0x1256ab7e0;  alias, 1 drivers
v0x12566f720_0 .net "start_d", 15 0, v0x12566da20_0;  1 drivers
E_0x12566aad0 .event anyedge, v0x12566d4f0_0, v0x12566da20_0;
E_0x12566ab20 .event anyedge, v0x12566ed80_0;
E_0x12566ab70 .event anyedge, v0x12566e8d0_0, v0x12566ed80_0;
L_0x1256ac480 .part v0x125666500_0, 0, 8;
L_0x1256ac5a0 .part v0x125666ef0_0, 0, 8;
L_0x1256ac6c0 .part v0x125666500_0, 8, 8;
L_0x1256ac760 .part v0x125666ef0_0, 8, 8;
L_0x1256ac800 .part v0x125666500_0, 16, 8;
L_0x1256ac8a0 .part v0x125666ef0_0, 16, 8;
L_0x1256ac940 .part v0x12566ce20_0, 3, 1;
L_0x1256aca50 .part v0x12566da20_0, 2, 1;
S_0x12566abd0 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12566ad40 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12566afe0_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566b080_0 .net "data_in", 7 0, v0x12566e1d0_0;  alias, 1 drivers
v0x12566b120_0 .var "data_out", 7 0;
v0x12566b1b0_0 .var "data_r", 7 0;
v0x12566b240_0 .net "en_maxpool", 0 0, L_0x1256ac1b0;  alias, 1 drivers
v0x12566b310_0 .var "max_pool_out", 7 0;
v0x12566b3a0_0 .var "max_pool_valid", 0 0;
v0x12566b430_0 .net "reset", 0 0, L_0x1256ac9e0;  1 drivers
v0x12566b4d0_0 .var "toggle", 0 0;
v0x12566b5f0_0 .net "valid_in", 0 0, L_0x1256acaf0;  1 drivers
v0x12566b690_0 .var "valid_out", 0 0;
E_0x12566af30 .event anyedge, v0x12566b4d0_0, v0x12566b5f0_0;
E_0x12566af90 .event anyedge, v0x12566b1b0_0, v0x12566b080_0;
S_0x12566b7a0 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12566b970 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12566b9b0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12566bbb0_0 .net/s "a", 7 0, L_0x1256ac480;  1 drivers
v0x12566bc70_0 .net/s "b", 7 0, L_0x1256ac5a0;  1 drivers
v0x12566bd10_0 .var/s "out", 15 0;
E_0x12566bb60 .event anyedge, v0x12566bbb0_0, v0x12566bc70_0;
S_0x12566bdb0 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12566bf70 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12566bfb0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12566c1f0_0 .net/s "a", 7 0, L_0x1256ac6c0;  1 drivers
v0x12566c2b0_0 .net/s "b", 7 0, L_0x1256ac760;  1 drivers
v0x12566c350_0 .var/s "out", 15 0;
E_0x12566c1a0 .event anyedge, v0x12566c1f0_0, v0x12566c2b0_0;
S_0x12566c3f0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12566c5b0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12566c5f0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12566c820_0 .net/s "a", 7 0, L_0x1256ac800;  1 drivers
v0x12566c8e0_0 .net/s "b", 7 0, L_0x1256ac8a0;  1 drivers
v0x12566c980_0 .var/s "out", 15 0;
E_0x12566c7c0 .event anyedge, v0x12566c820_0, v0x12566c8e0_0;
S_0x12566ca20 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12566cc20 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12566cd80_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566ce20_0 .var "par_out", 7 0;
v0x12566cec0_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x12566cf50_0 .net "ser_in", 0 0, v0x125668c70_0;  alias, 1 drivers
S_0x12566d010 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12566d1d0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12566d350_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566d4f0_0 .var "par_out", 2 0;
v0x12566d580_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x12566d610_0 .net "ser_in", 0 0, v0x125668e40_0;  alias, 1 drivers
S_0x12566d6a0 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12566d810 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12566d990_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x12566da20_0 .var "par_out", 15 0;
v0x12566dac0_0 .net "reset", 0 0, L_0x1256acb60;  alias, 1 drivers
v0x12566dbd0_0 .net "ser_in", 0 0, L_0x1256ab7e0;  alias, 1 drivers
S_0x12566dc60 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12566a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12566de20 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12566de60 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12566dea0 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12566e110_0 .net "in", 19 0, v0x12566ec40_0;  1 drivers
v0x12566e1d0_0 .var "out", 7 0;
v0x12566e270_0 .net "shift", 3 0, L_0x1256abf10;  alias, 1 drivers
E_0x12566e0b0 .event anyedge, v0x125665880_0, v0x12566e110_0;
S_0x125670b00 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x125646c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125667910 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125667950 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x125670ef0_0 .net "adr_r", 5 0, L_0x1256ad2e0;  1 drivers
v0x125670fa0_0 .net "adr_w", 5 0, v0x125669d90_0;  alias, 1 drivers
v0x125671040_0 .net "clk", 0 0, L_0x1256a9830;  alias, 1 drivers
v0x1256710d0_0 .net "dat_i", 7 0, v0x12566b120_0;  alias, 1 drivers
v0x125671160_0 .var "dat_o", 7 0;
v0x125671210_0 .var "dat_o2", 7 0;
v0x1256712c0 .array "r", 63 0, 7 0;
v0x125671360_0 .net "we", 0 0, L_0x1256ab2e0;  1 drivers
S_0x125674560 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 2 103, 3 16 0, S_0x125611320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1256746d0 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x125674710 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x125674750 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x125674790 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x1256747d0 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110001>;
P_0x125674810 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x125674850 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x125674890 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x1256accd0 .functor BUFZ 1, o0x12801b220, C4<0>, C4<0>, C4<0>;
L_0x1256ad440 .functor BUFZ 1, o0x12801b250, C4<0>, C4<0>, C4<0>;
L_0x1256ad750 .functor AND 1, L_0x1256ad610, o0x12801b2e0, C4<1>, C4<1>;
L_0x1256ad820 .functor AND 1, L_0x1256ad750, o0x12801b370, C4<1>, C4<1>;
L_0x1256ad910 .functor BUFZ 32, v0x125684a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256adda0 .functor AND 1, L_0x1256adc60, L_0x1256ad820, C4<1>, C4<1>;
L_0x1256aded0 .functor AND 1, L_0x1256adda0, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256ae410 .functor AND 1, L_0x1256ae2a0, L_0x1256ad820, C4<1>, C4<1>;
L_0x1256ae4d0 .functor AND 1, L_0x1256ae410, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256ae940 .functor AND 1, L_0x1256ae8a0, L_0x1256ad820, C4<1>, C4<1>;
L_0x1256aea90 .functor AND 1, L_0x1256ae940, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256aeba0 .functor AND 1, L_0x1256aed10, L_0x1256ad820, C4<1>, C4<1>;
L_0x1256aef60 .functor AND 1, L_0x1256aeba0, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b05f0 .functor OR 1, L_0x1256ad440, L_0x1256af310, C4<0>, C4<0>;
L_0x1256aeef0 .functor NOT 1, v0x12567a820_0, C4<0>, C4<0>, C4<0>;
L_0x1256aee30 .functor AND 1, v0x12567cbd0_0, L_0x1256aeef0, C4<1>, C4<1>;
L_0x128050328 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x1256829f0_0 .net/2u *"_ivl_10", 32 0, L_0x128050328;  1 drivers
v0x125682a90_0 .net *"_ivl_12", 0 0, L_0x1256ad610;  1 drivers
v0x125682b30_0 .net *"_ivl_14", 0 0, L_0x1256ad750;  1 drivers
v0x125682bc0_0 .net *"_ivl_23", 1 0, L_0x1256ada60;  1 drivers
v0x125682c60_0 .net *"_ivl_24", 31 0, L_0x1256adb00;  1 drivers
L_0x128050370 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125682d50_0 .net *"_ivl_27", 29 0, L_0x128050370;  1 drivers
L_0x1280503b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125682e00_0 .net/2u *"_ivl_28", 31 0, L_0x1280503b8;  1 drivers
v0x125682eb0_0 .net *"_ivl_30", 0 0, L_0x1256adc60;  1 drivers
v0x125682f50_0 .net *"_ivl_32", 0 0, L_0x1256adda0;  1 drivers
v0x125683060_0 .net *"_ivl_37", 1 0, L_0x1256adf80;  1 drivers
v0x125683110_0 .net *"_ivl_38", 31 0, L_0x1256aaad0;  1 drivers
L_0x128050400 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256831c0_0 .net *"_ivl_41", 29 0, L_0x128050400;  1 drivers
L_0x128050448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x125683270_0 .net/2u *"_ivl_42", 31 0, L_0x128050448;  1 drivers
v0x125683320_0 .net *"_ivl_44", 0 0, L_0x1256ae2a0;  1 drivers
v0x1256833c0_0 .net *"_ivl_46", 0 0, L_0x1256ae410;  1 drivers
v0x125683470_0 .net *"_ivl_5", 7 0, L_0x1256ad4b0;  1 drivers
v0x125683520_0 .net *"_ivl_51", 1 0, L_0x1256ae580;  1 drivers
v0x1256836b0_0 .net *"_ivl_52", 31 0, L_0x1256ae620;  1 drivers
L_0x128050490 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125683740_0 .net *"_ivl_55", 29 0, L_0x128050490;  1 drivers
L_0x1280504d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1256837f0_0 .net/2u *"_ivl_56", 31 0, L_0x1280504d8;  1 drivers
v0x1256838a0_0 .net *"_ivl_58", 0 0, L_0x1256ae8a0;  1 drivers
v0x125683940_0 .net *"_ivl_6", 32 0, L_0x1256ad1a0;  1 drivers
v0x1256839f0_0 .net *"_ivl_60", 0 0, L_0x1256ae940;  1 drivers
v0x125683aa0_0 .net *"_ivl_65", 1 0, L_0x1256aeb00;  1 drivers
v0x125683b50_0 .net *"_ivl_66", 31 0, L_0x1256aec10;  1 drivers
L_0x128050520 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125683c00_0 .net *"_ivl_69", 29 0, L_0x128050520;  1 drivers
L_0x128050568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x125683cb0_0 .net/2u *"_ivl_70", 31 0, L_0x128050568;  1 drivers
v0x125683d60_0 .net *"_ivl_72", 0 0, L_0x1256aed10;  1 drivers
v0x125683e00_0 .net *"_ivl_74", 0 0, L_0x1256aeba0;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125683eb0_0 .net *"_ivl_9", 24 0, L_0x1280502e0;  1 drivers
v0x125683f60_0 .net *"_ivl_94", 0 0, L_0x1256aeef0;  1 drivers
v0x125684010_0 .net "accum_ovrflow", 0 0, v0x12567f9b0_0;  1 drivers
v0x1256840a0_0 .net "clk", 0 0, L_0x1256accd0;  1 drivers
v0x1256835b0_0 .net "cols", 7 0, L_0x1256af550;  1 drivers
v0x125684330_0 .net "data_out_regs", 31 0, v0x125675bf0_0;  1 drivers
v0x1256843c0_0 .net "data_out_result", 7 0, v0x125682750_0;  1 drivers
v0x125684450_0 .net "done", 0 0, v0x12567a820_0;  1 drivers
v0x1256844e0_0 .net "en_max_pool", 0 0, L_0x1256afc40;  1 drivers
v0x125684570_0 .net "img_addr", 5 0, v0x12567ad30_0;  1 drivers
v0x125684600_0 .net "img_data", 23 0, v0x125677a40_0;  1 drivers
v0x1256846a0_0 .net "kern_addr", 5 0, v0x12567af10_0;  1 drivers
v0x125684740_0 .net "kern_addr_mode", 0 0, L_0x1256afac0;  1 drivers
v0x1256847d0_0 .net "kern_cols", 2 0, L_0x1256af430;  1 drivers
v0x125684870_0 .net "kern_data", 23 0, v0x125678430_0;  1 drivers
v0x125684910_0 .net "kerns", 2 0, L_0x1256af6f0;  1 drivers
v0x1256849b0_0 .net "mask", 2 0, L_0x1256afce0;  1 drivers
v0x125684a50_0 .var "rdata", 31 0;
v0x125684b00_0 .var "ready", 0 0;
v0x125684ba0_0 .net "reset", 0 0, L_0x1256ad440;  1 drivers
v0x125684c30_0 .net "result_addr", 5 0, v0x12567b2d0_0;  1 drivers
v0x125684cd0_0 .net "result_cols", 7 0, L_0x1256af8b0;  1 drivers
v0x125684d70_0 .net "result_data", 7 0, v0x12567c660_0;  1 drivers
v0x125684e80_0 .net "result_valid", 0 0, v0x12567cbd0_0;  1 drivers
v0x125684f90_0 .net "shift", 3 0, L_0x1256af9a0;  1 drivers
v0x1256850a0_0 .net "soft_reset", 0 0, L_0x1256af310;  1 drivers
v0x125685130_0 .net "start", 0 0, L_0x1256af270;  1 drivers
v0x1256851c0_0 .net "stride", 7 0, L_0x1256af810;  1 drivers
v0x125685250_0 .net "valid", 0 0, L_0x1256ad820;  1 drivers
v0x1256852e0_0 .net "wb_clk_i", 0 0, o0x12801b220;  alias, 0 drivers
v0x125685370_0 .net "wb_rst_i", 0 0, o0x12801b250;  alias, 0 drivers
v0x125685400_0 .net "wbs_ack_o", 0 0, v0x125684b00_0;  alias, 1 drivers
v0x125685490_0 .net "wbs_adr_i", 31 0, o0x12801b2b0;  alias, 0 drivers
v0x125685520_0 .net "wbs_cyc_i", 0 0, o0x12801b2e0;  alias, 0 drivers
v0x1256855d0_0 .net "wbs_dat_i", 31 0, o0x128018130;  alias, 0 drivers
v0x125685660_0 .net "wbs_dat_o", 31 0, L_0x1256ad910;  alias, 1 drivers
v0x125684130_0 .net "wbs_sel_i", 3 0, o0x12801b340;  alias, 0 drivers
v0x1256841f0_0 .net "wbs_stb_i", 0 0, o0x12801b370;  alias, 0 drivers
v0x1256842a0_0 .net "wbs_we_i", 0 0, o0x12801b3a0;  alias, 0 drivers
v0x125685710_0 .net "we_img_ram", 0 0, L_0x1256ae4d0;  1 drivers
v0x1256857c0_0 .net "we_kern_ram", 0 0, L_0x1256aea90;  1 drivers
v0x125685870_0 .net "we_regs", 0 0, L_0x1256aded0;  1 drivers
v0x125685940_0 .net "we_res_ram", 0 0, L_0x1256aef60;  1 drivers
L_0x1256ad4b0 .part o0x12801b2b0, 24, 8;
L_0x1256ad1a0 .concat [ 8 25 0 0], L_0x1256ad4b0, L_0x1280502e0;
L_0x1256ad610 .cmp/eq 33, L_0x1256ad1a0, L_0x128050328;
L_0x1256ada60 .part o0x12801b2b0, 8, 2;
L_0x1256adb00 .concat [ 2 30 0 0], L_0x1256ada60, L_0x128050370;
L_0x1256adc60 .cmp/eq 32, L_0x1256adb00, L_0x1280503b8;
L_0x1256adf80 .part o0x12801b2b0, 8, 2;
L_0x1256aaad0 .concat [ 2 30 0 0], L_0x1256adf80, L_0x128050400;
L_0x1256ae2a0 .cmp/eq 32, L_0x1256aaad0, L_0x128050448;
L_0x1256ae580 .part o0x12801b2b0, 8, 2;
L_0x1256ae620 .concat [ 2 30 0 0], L_0x1256ae580, L_0x128050490;
L_0x1256ae8a0 .cmp/eq 32, L_0x1256ae620, L_0x1280504d8;
L_0x1256aeb00 .part o0x12801b2b0, 8, 2;
L_0x1256aec10 .concat [ 2 30 0 0], L_0x1256aeb00, L_0x128050520;
L_0x1256aed10 .cmp/eq 32, L_0x1256aec10, L_0x128050568;
L_0x1256afe70 .part o0x12801b2b0, 2, 2;
L_0x1256b07e0 .part L_0x1256af810, 0, 6;
L_0x1256b0910 .part L_0x1256af8b0, 0, 6;
L_0x1256b09b0 .part o0x128018130, 0, 24;
L_0x1256b0af0 .part o0x12801b2b0, 2, 6;
L_0x1256b0b90 .part o0x128018130, 0, 24;
L_0x1256b0a50 .part o0x12801b2b0, 2, 6;
L_0x1256b0ec0 .part o0x12801b2b0, 2, 6;
S_0x125674db0 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x125674560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x125674f70 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x125676210_0 .net *"_ivl_6", 29 0, L_0x1256aeff0;  1 drivers
v0x1256762d0_0 .net "accum_ovrflow", 0 0, v0x12567f9b0_0;  alias, 1 drivers
v0x125676370_0 .net "addr", 1 0, L_0x1256afe70;  1 drivers
v0x125676400_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x125676490_0 .net "cols", 7 0, L_0x1256af550;  alias, 1 drivers
v0x125676560_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x125676670_0 .net "data_out", 31 0, v0x125675bf0_0;  alias, 1 drivers
v0x125676720_0 .net "done", 0 0, v0x12567a820_0;  alias, 1 drivers
v0x1256767b0_0 .net "en_max_pool", 0 0, L_0x1256afc40;  alias, 1 drivers
v0x1256768c0_0 .net "kern_addr_mode", 0 0, L_0x1256afac0;  alias, 1 drivers
v0x125676950_0 .net "kern_cols", 2 0, L_0x1256af430;  alias, 1 drivers
v0x1256769e0_0 .net "kerns", 2 0, L_0x1256af6f0;  alias, 1 drivers
v0x125676a80_0 .net "mask", 2 0, L_0x1256afce0;  alias, 1 drivers
v0x125676b30 .array "regs", 4 0;
v0x125676b30_0 .net v0x125676b30 0, 31 0, v0x1256758c0_0; 1 drivers
v0x125676b30_1 .net v0x125676b30 1, 31 0, v0x125675950_0; 1 drivers
v0x125676b30_2 .net v0x125676b30 2, 31 0, v0x1256759e0_0; 1 drivers
v0x125676b30_3 .net v0x125676b30 3, 31 0, v0x125675ab0_0; 1 drivers
o0x12801bc10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x125676b30_4 .net v0x125676b30 4, 31 0, o0x12801bc10; 0 drivers
v0x125676ca0_0 .net "reset", 0 0, L_0x1256ad440;  alias, 1 drivers
v0x125676d30_0 .net "result_cols", 7 0, L_0x1256af8b0;  alias, 1 drivers
v0x125676dc0_0 .net "shift", 3 0, L_0x1256af9a0;  alias, 1 drivers
v0x125676f50_0 .net "soft_reset", 0 0, L_0x1256af310;  alias, 1 drivers
v0x125676fe0_0 .net "start", 0 0, L_0x1256af270;  alias, 1 drivers
v0x125677080_0 .net "stride", 7 0, L_0x1256af810;  alias, 1 drivers
v0x125677130_0 .net "wr_en", 0 0, L_0x1256aded0;  alias, 1 drivers
L_0x1256aeff0 .part v0x1256758c0_0, 2, 30;
L_0x1256af0d0 .concat [ 1 1 30 0], v0x12567a820_0, v0x12567f9b0_0, L_0x1256aeff0;
L_0x1256af270 .part v0x1256758c0_0, 2, 1;
L_0x1256af310 .part v0x1256758c0_0, 3, 1;
L_0x1256af430 .part v0x125675950_0, 0, 3;
L_0x1256af550 .part v0x125675950_0, 8, 8;
L_0x1256af6f0 .part v0x125675950_0, 16, 3;
L_0x1256af810 .part v0x125675950_0, 24, 8;
L_0x1256af8b0 .part v0x1256759e0_0, 0, 8;
L_0x1256af9a0 .part v0x1256759e0_0, 8, 4;
L_0x1256afac0 .part v0x1256759e0_0, 16, 1;
L_0x1256afc40 .part v0x1256759e0_0, 17, 1;
L_0x1256afce0 .part v0x1256759e0_0, 18, 3;
S_0x125675280 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x125674db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x125675440 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x125675760_0 .net "addr", 1 0, L_0x1256afe70;  alias, 1 drivers
v0x125675820_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x1256758c0_0 .var "ctrl0", 31 0;
v0x125675950_0 .var "ctrl1", 31 0;
v0x1256759e0_0 .var "ctrl2", 31 0;
v0x125675ab0_0 .var "ctrl3", 31 0;
v0x125675b50_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x125675bf0_0 .var "data_out", 31 0;
v0x125675ca0_0 .net "reset", 0 0, L_0x1256ad440;  alias, 1 drivers
v0x125675db0_0 .net "status0", 31 0, L_0x1256af0d0;  1 drivers
v0x125675e50_0 .net "status1", 31 0, v0x125675950_0;  alias, 1 drivers
v0x125675f10_0 .net "status2", 31 0, v0x1256759e0_0;  alias, 1 drivers
v0x125675fa0_0 .net "status3", 31 0, v0x125675ab0_0;  alias, 1 drivers
v0x125676030_0 .net "wr_en", 0 0, L_0x1256aded0;  alias, 1 drivers
E_0x1256756a0/0 .event anyedge, v0x125675760_0, v0x125675db0_0, v0x125675950_0, v0x1256759e0_0;
E_0x1256756a0/1 .event anyedge, v0x125675ab0_0;
E_0x1256756a0 .event/or E_0x1256756a0/0, E_0x1256756a0/1;
E_0x125675710 .event posedge, v0x125675820_0;
S_0x125677320 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x125674560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125675010 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125675050 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x125677700_0 .net "adr_r", 5 0, v0x12567ad30_0;  alias, 1 drivers
v0x1256777b0_0 .net "adr_w", 5 0, L_0x1256b0af0;  1 drivers
v0x125677850_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x1256778e0_0 .net "dat_i", 23 0, L_0x1256b09b0;  1 drivers
v0x125677970_0 .var "dat_o", 23 0;
v0x125677a40_0 .var "dat_o2", 23 0;
v0x125677af0 .array "r", 63 0, 23 0;
v0x125677b90_0 .net "we", 0 0, L_0x1256ae4d0;  alias, 1 drivers
S_0x125677ce0 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x125674560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125677ea0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125677ee0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x125678110_0 .net "adr_r", 5 0, v0x12567af10_0;  alias, 1 drivers
v0x1256781c0_0 .net "adr_w", 5 0, L_0x1256b0a50;  1 drivers
v0x125678260_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x1256782f0_0 .net "dat_i", 23 0, L_0x1256b0b90;  1 drivers
v0x125678380_0 .var "dat_o", 23 0;
v0x125678430_0 .var "dat_o2", 23 0;
v0x1256784e0 .array "r", 63 0, 23 0;
v0x125678580_0 .net "we", 0 0, L_0x1256aea90;  alias, 1 drivers
S_0x1256786d0 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x125674560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x125678890 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x1256788d0 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x125678910 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x125678950 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x125678990 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x1256789d0 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x125678a10 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x125678a50 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x125678a90 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x125680e00_0 .net "accum_ovrflow", 0 0, v0x12567f9b0_0;  alias, 1 drivers
v0x125680ee0_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x125680f70_0 .net "clr_col_cnt", 0 0, v0x12567a1b0_0;  1 drivers
v0x125681000_0 .net "clr_k_col_cnt", 0 0, v0x12567a380_0;  1 drivers
v0x125681090_0 .net "cols", 7 0, L_0x1256af550;  alias, 1 drivers
v0x125681160_0 .net "done", 0 0, v0x12567a820_0;  alias, 1 drivers
v0x125681230_0 .net "en_max_pool", 0 0, L_0x1256afc40;  alias, 1 drivers
v0x1256812c0_0 .net "img_addr", 5 0, v0x12567ad30_0;  alias, 1 drivers
v0x125681390_0 .net "img_data", 23 0, v0x125677a40_0;  alias, 1 drivers
v0x1256814a0_0 .net "kern_addr", 5 0, v0x12567af10_0;  alias, 1 drivers
v0x125681570_0 .net "kern_addr_mode", 0 0, L_0x1256afac0;  alias, 1 drivers
v0x125681640_0 .net "kern_cols", 2 0, L_0x1256af430;  alias, 1 drivers
v0x125681710_0 .net "kern_data", 23 0, v0x125678430_0;  alias, 1 drivers
v0x1256817e0_0 .net "kerns", 2 0, L_0x1256af6f0;  alias, 1 drivers
v0x1256818b0_0 .net "mask", 2 0, L_0x1256afce0;  alias, 1 drivers
v0x125681940_0 .net "reset", 0 0, L_0x1256b05f0;  1 drivers
v0x1256819d0_0 .net "result_addr", 5 0, v0x12567b2d0_0;  alias, 1 drivers
v0x125681b60_0 .net "result_cols", 5 0, L_0x1256b0910;  1 drivers
v0x125681bf0_0 .net "result_data", 7 0, v0x12567c660_0;  alias, 1 drivers
v0x125681c80_0 .net "result_valid", 0 0, v0x12567cbd0_0;  alias, 1 drivers
v0x125681d10_0 .net "shift", 3 0, L_0x1256af9a0;  alias, 1 drivers
v0x125681da0_0 .net "start", 0 0, L_0x1256af270;  alias, 1 drivers
v0x125681eb0_0 .net "stride", 5 0, L_0x1256b07e0;  1 drivers
S_0x125679100 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x1256786d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1256792d0 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x125679310 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x125679350 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x125679390 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x1256793d0 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12567a110_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567a1b0_0 .var "clr_col_cnt", 0 0;
v0x12567a250_0 .var "clr_img_addr", 0 0;
v0x12567a2e0_0 .var "clr_img_st", 0 0;
v0x12567a380_0 .var "clr_k_col_cnt", 0 0;
v0x12567a460_0 .var "clr_kerns_cnt", 0 0;
v0x12567a4f0_0 .net "clr_kerns_cnt_d", 7 0, v0x125679ef0_0;  1 drivers
v0x12567a5a0_0 .var "clr_result_addr", 0 0;
v0x12567a630_0 .var "col_cnt", 7 0;
v0x12567a760_0 .net "cols", 7 0, L_0x1256af550;  alias, 1 drivers
v0x12567a820_0 .var "done", 0 0;
v0x12567a8b0_0 .var "en_col_cnt", 0 0;
v0x12567a940_0 .var "en_img_addr", 0 0;
v0x12567a9d0_0 .var "en_img_st", 0 0;
v0x12567aa60_0 .var "en_k_col_cnt", 0 0;
v0x12567aaf0_0 .var "en_kerns_cnt", 0 0;
v0x12567ab90_0 .net "en_result_addr", 0 0, v0x12567cbd0_0;  alias, 1 drivers
v0x12567ad30_0 .var "img_addr", 5 0;
v0x12567adf0_0 .var "img_st", 5 0;
v0x12567ae80_0 .var "k_col_cnt", 2 0;
v0x12567af10_0 .var "kern_addr", 5 0;
v0x12567afa0_0 .net "kern_addr_mode", 0 0, L_0x1256afac0;  alias, 1 drivers
v0x12567b030_0 .net "kern_cols", 2 0, L_0x1256af430;  alias, 1 drivers
v0x12567b0e0_0 .net "kerns", 2 0, L_0x1256af6f0;  alias, 1 drivers
v0x12567b190_0 .var "kerns_cnt", 2 0;
v0x12567b220_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x12567b2d0_0 .var "result_addr", 5 0;
v0x12567b370_0 .net "result_cols", 5 0, L_0x1256b0910;  alias, 1 drivers
v0x12567b420_0 .net "start", 0 0, L_0x1256af270;  alias, 1 drivers
v0x12567b4d0_0 .var "start_d", 0 0;
v0x12567b560_0 .var "start_pedge", 0 0;
v0x12567b600_0 .net "stride", 5 0, L_0x1256b07e0;  alias, 1 drivers
E_0x125679770 .event anyedge, v0x12567b2d0_0, v0x12567b370_0, v0x12567ab90_0;
E_0x1256797e0 .event anyedge, v0x125676fe0_0, v0x12567b4d0_0;
E_0x125679830 .event anyedge, v0x1256768c0_0, v0x12567b190_0, v0x12567ae80_0;
E_0x1256798b0 .event anyedge, v0x125676fe0_0;
E_0x1256798f0 .event anyedge, v0x12567a380_0;
E_0x125679970 .event anyedge, v0x12567a1b0_0;
E_0x1256799c0 .event anyedge, v0x12567b190_0, v0x1256769e0_0, v0x12567aaf0_0;
E_0x125679a40 .event anyedge, v0x12567a630_0, v0x125676490_0, v0x12567a8b0_0;
E_0x125679aa0 .event anyedge, v0x12567ae80_0, v0x125676950_0, v0x125676fe0_0;
S_0x125679b30 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x125679100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x125679a00 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x125679e50_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x125679ef0_0 .var "par_out", 7 0;
v0x125679f90_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x12567a020_0 .net "ser_in", 0 0, v0x12567a460_0;  1 drivers
S_0x12567b830 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x1256786d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12567ba00 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12567ba40 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12567ba80 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12567bac0 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12567bb00 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12567bb40 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12567bb80 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1256b0470 .functor OR 1, L_0x1256b05f0, L_0x1256b03d0, C4<0>, C4<0>;
L_0x1256b0580 .functor AND 1, v0x12567fe10_0, L_0x1256b04e0, C4<1>, C4<1>;
v0x12567f850_0 .net *"_ivl_13", 0 0, L_0x1256b03d0;  1 drivers
v0x12567f910_0 .net *"_ivl_17", 0 0, L_0x1256b04e0;  1 drivers
v0x12567f9b0_0 .var "accum_ovrflow", 0 0;
v0x12567fa80_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567fb10_0 .net "clr_col_cnt", 0 0, v0x12567a1b0_0;  alias, 1 drivers
v0x12567fc20_0 .net "clr_col_cnt_d", 7 0, v0x12567e360_0;  1 drivers
v0x12567fcb0_0 .net "clr_k_col_cnt", 0 0, v0x12567a380_0;  alias, 1 drivers
v0x12567fd80_0 .net "clr_k_col_cnt_d", 2 0, v0x12567ea30_0;  1 drivers
v0x12567fe10_0 .var "clr_mult_accum", 0 0;
v0x12567ff20_0 .net "en_max_pool", 0 0, L_0x1256afc40;  alias, 1 drivers
v0x12567ffb0_0 .net "img_data", 23 0, v0x125677a40_0;  alias, 1 drivers
v0x125680040_0 .net "kern_data", 23 0, v0x125678430_0;  alias, 1 drivers
v0x1256800d0_0 .net "mask", 2 0, L_0x1256afce0;  alias, 1 drivers
v0x125680180_0 .var "mult_accum", 19 0;
v0x125680230_0 .var "mult_accum_mux", 20 0;
v0x1256802c0_0 .var "mult_accum_r", 20 0;
v0x125680370_0 .net "mult_out0", 15 0, v0x12567d250_0;  1 drivers
v0x125680530_0 .var "mult_out0_r", 15 0;
v0x1256805c0_0 .net "mult_out1", 15 0, v0x12567d890_0;  1 drivers
v0x125680650_0 .var "mult_out1_r", 15 0;
v0x1256806e0_0 .net "mult_out2", 15 0, v0x12567dec0_0;  1 drivers
v0x125680770_0 .var "mult_out2_r", 15 0;
v0x125680810_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x1256808a0_0 .net "result_data", 7 0, v0x12567c660_0;  alias, 1 drivers
v0x125680960_0 .net "result_valid", 0 0, v0x12567cbd0_0;  alias, 1 drivers
v0x125680a30_0 .net "shift", 3 0, L_0x1256af9a0;  alias, 1 drivers
v0x125680b00_0 .net "shift_out", 7 0, v0x12567f710_0;  1 drivers
v0x125680bd0_0 .net "start", 0 0, L_0x1256af270;  alias, 1 drivers
v0x125680c60_0 .net "start_d", 15 0, v0x12567ef60_0;  1 drivers
E_0x12567c010 .event anyedge, v0x12567ea30_0, v0x12567ef60_0;
E_0x12567c060 .event anyedge, v0x1256802c0_0;
E_0x12567c0b0 .event anyedge, v0x12567fe10_0, v0x1256802c0_0;
L_0x1256aff10 .part v0x125677a40_0, 0, 8;
L_0x1256b0030 .part v0x125678430_0, 0, 8;
L_0x1256b0150 .part v0x125677a40_0, 8, 8;
L_0x1256b01f0 .part v0x125678430_0, 8, 8;
L_0x1256b0290 .part v0x125677a40_0, 16, 8;
L_0x1256b0330 .part v0x125678430_0, 16, 8;
L_0x1256b03d0 .part v0x12567e360_0, 3, 1;
L_0x1256b04e0 .part v0x12567ef60_0, 2, 1;
S_0x12567c110 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12567c280 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12567c520_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567c5c0_0 .net "data_in", 7 0, v0x12567f710_0;  alias, 1 drivers
v0x12567c660_0 .var "data_out", 7 0;
v0x12567c6f0_0 .var "data_r", 7 0;
v0x12567c780_0 .net "en_maxpool", 0 0, L_0x1256afc40;  alias, 1 drivers
v0x12567c850_0 .var "max_pool_out", 7 0;
v0x12567c8e0_0 .var "max_pool_valid", 0 0;
v0x12567c970_0 .net "reset", 0 0, L_0x1256b0470;  1 drivers
v0x12567ca10_0 .var "toggle", 0 0;
v0x12567cb30_0 .net "valid_in", 0 0, L_0x1256b0580;  1 drivers
v0x12567cbd0_0 .var "valid_out", 0 0;
E_0x12567c470 .event anyedge, v0x12567ca10_0, v0x12567cb30_0;
E_0x12567c4d0 .event anyedge, v0x12567c6f0_0, v0x12567c5c0_0;
S_0x12567cce0 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12567ceb0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12567cef0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12567d0f0_0 .net/s "a", 7 0, L_0x1256aff10;  1 drivers
v0x12567d1b0_0 .net/s "b", 7 0, L_0x1256b0030;  1 drivers
v0x12567d250_0 .var/s "out", 15 0;
E_0x12567d0a0 .event anyedge, v0x12567d0f0_0, v0x12567d1b0_0;
S_0x12567d2f0 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12567d4b0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12567d4f0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12567d730_0 .net/s "a", 7 0, L_0x1256b0150;  1 drivers
v0x12567d7f0_0 .net/s "b", 7 0, L_0x1256b01f0;  1 drivers
v0x12567d890_0 .var/s "out", 15 0;
E_0x12567d6e0 .event anyedge, v0x12567d730_0, v0x12567d7f0_0;
S_0x12567d930 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12567daf0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12567db30 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12567dd60_0 .net/s "a", 7 0, L_0x1256b0290;  1 drivers
v0x12567de20_0 .net/s "b", 7 0, L_0x1256b0330;  1 drivers
v0x12567dec0_0 .var/s "out", 15 0;
E_0x12567dd00 .event anyedge, v0x12567dd60_0, v0x12567de20_0;
S_0x12567df60 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12567e160 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12567e2c0_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567e360_0 .var "par_out", 7 0;
v0x12567e400_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x12567e490_0 .net "ser_in", 0 0, v0x12567a1b0_0;  alias, 1 drivers
S_0x12567e550 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12567e710 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12567e890_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567ea30_0 .var "par_out", 2 0;
v0x12567eac0_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x12567eb50_0 .net "ser_in", 0 0, v0x12567a380_0;  alias, 1 drivers
S_0x12567ebe0 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12567ed50 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x12567eed0_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x12567ef60_0 .var "par_out", 15 0;
v0x12567f000_0 .net "reset", 0 0, L_0x1256b05f0;  alias, 1 drivers
v0x12567f110_0 .net "ser_in", 0 0, L_0x1256af270;  alias, 1 drivers
S_0x12567f1a0 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12567b830;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x12567f360 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x12567f3a0 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x12567f3e0 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x12567f650_0 .net "in", 19 0, v0x125680180_0;  1 drivers
v0x12567f710_0 .var "out", 7 0;
v0x12567f7b0_0 .net "shift", 3 0, L_0x1256af9a0;  alias, 1 drivers
E_0x12567f5f0 .event anyedge, v0x125676dc0_0, v0x12567f650_0;
S_0x125682040 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x125674560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125678e50 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125678e90 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x125682430_0 .net "adr_r", 5 0, L_0x1256b0ec0;  1 drivers
v0x1256824e0_0 .net "adr_w", 5 0, v0x12567b2d0_0;  alias, 1 drivers
v0x125682580_0 .net "clk", 0 0, L_0x1256accd0;  alias, 1 drivers
v0x125682610_0 .net "dat_i", 7 0, v0x12567c660_0;  alias, 1 drivers
v0x1256826a0_0 .var "dat_o", 7 0;
v0x125682750_0 .var "dat_o2", 7 0;
v0x125682800 .array "r", 63 0, 7 0;
v0x1256828a0_0 .net "we", 0 0, L_0x1256aee30;  1 drivers
S_0x125685a80 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 2 129, 3 16 0, S_0x125611320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x125685bf0 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x125685c30 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x125685c70 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x125685cb0 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x125685cf0 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110010>;
P_0x125685d30 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x125685d70 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x125685db0 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x1256b0760 .functor BUFZ 1, o0x12801b220, C4<0>, C4<0>, C4<0>;
L_0x1256b1020 .functor BUFZ 1, o0x12801b250, C4<0>, C4<0>, C4<0>;
L_0x1256b1330 .functor AND 1, L_0x1256b11f0, o0x12801b2e0, C4<1>, C4<1>;
L_0x1256b1400 .functor AND 1, L_0x1256b1330, o0x12801b370, C4<1>, C4<1>;
L_0x1256b14f0 .functor BUFZ 32, v0x125695f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256b1980 .functor AND 1, L_0x1256b1840, L_0x1256b1400, C4<1>, C4<1>;
L_0x1256b1ab0 .functor AND 1, L_0x1256b1980, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b1ed0 .functor AND 1, L_0x1256b1d60, L_0x1256b1400, C4<1>, C4<1>;
L_0x1256b1f90 .functor AND 1, L_0x1256b1ed0, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b2380 .functor AND 1, L_0x1256b2260, L_0x1256b1400, C4<1>, C4<1>;
L_0x1256b2510 .functor AND 1, L_0x1256b2380, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b2620 .functor AND 1, L_0x1256b2770, L_0x1256b1400, C4<1>, C4<1>;
L_0x1256b29c0 .functor AND 1, L_0x1256b2620, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b4170 .functor OR 1, L_0x1256b1020, L_0x1256b2e90, C4<0>, C4<0>;
L_0x1256b2950 .functor NOT 1, v0x12568bd10_0, C4<0>, C4<0>, C4<0>;
L_0x1256b2890 .functor AND 1, v0x12568e0c0_0, L_0x1256b2950, C4<1>, C4<1>;
L_0x1280505f8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x125693ee0_0 .net/2u *"_ivl_10", 32 0, L_0x1280505f8;  1 drivers
v0x125693f80_0 .net *"_ivl_12", 0 0, L_0x1256b11f0;  1 drivers
v0x125694020_0 .net *"_ivl_14", 0 0, L_0x1256b1330;  1 drivers
v0x1256940b0_0 .net *"_ivl_23", 1 0, L_0x1256b1640;  1 drivers
v0x125694150_0 .net *"_ivl_24", 31 0, L_0x1256b16e0;  1 drivers
L_0x128050640 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125694240_0 .net *"_ivl_27", 29 0, L_0x128050640;  1 drivers
L_0x128050688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256942f0_0 .net/2u *"_ivl_28", 31 0, L_0x128050688;  1 drivers
v0x1256943a0_0 .net *"_ivl_30", 0 0, L_0x1256b1840;  1 drivers
v0x125694440_0 .net *"_ivl_32", 0 0, L_0x1256b1980;  1 drivers
v0x125694550_0 .net *"_ivl_37", 1 0, L_0x1256b1b60;  1 drivers
v0x125694600_0 .net *"_ivl_38", 31 0, L_0x1256b1c40;  1 drivers
L_0x1280506d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256946b0_0 .net *"_ivl_41", 29 0, L_0x1280506d0;  1 drivers
L_0x128050718 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x125694760_0 .net/2u *"_ivl_42", 31 0, L_0x128050718;  1 drivers
v0x125694810_0 .net *"_ivl_44", 0 0, L_0x1256b1d60;  1 drivers
v0x1256948b0_0 .net *"_ivl_46", 0 0, L_0x1256b1ed0;  1 drivers
v0x125694960_0 .net *"_ivl_5", 7 0, L_0x1256b1090;  1 drivers
v0x125694a10_0 .net *"_ivl_51", 1 0, L_0x1256b2040;  1 drivers
v0x125694ba0_0 .net *"_ivl_52", 31 0, L_0x1256b20e0;  1 drivers
L_0x128050760 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125694c30_0 .net *"_ivl_55", 29 0, L_0x128050760;  1 drivers
L_0x1280507a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x125694ce0_0 .net/2u *"_ivl_56", 31 0, L_0x1280507a8;  1 drivers
v0x125694d90_0 .net *"_ivl_58", 0 0, L_0x1256b2260;  1 drivers
v0x125694e30_0 .net *"_ivl_6", 32 0, L_0x125696bf0;  1 drivers
v0x125694ee0_0 .net *"_ivl_60", 0 0, L_0x1256b2380;  1 drivers
v0x125694f90_0 .net *"_ivl_65", 1 0, L_0x1256b2580;  1 drivers
v0x125695040_0 .net *"_ivl_66", 31 0, L_0x1256b2690;  1 drivers
L_0x1280507f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256950f0_0 .net *"_ivl_69", 29 0, L_0x1280507f0;  1 drivers
L_0x128050838 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1256951a0_0 .net/2u *"_ivl_70", 31 0, L_0x128050838;  1 drivers
v0x125695250_0 .net *"_ivl_72", 0 0, L_0x1256b2770;  1 drivers
v0x1256952f0_0 .net *"_ivl_74", 0 0, L_0x1256b2620;  1 drivers
L_0x1280505b0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256953a0_0 .net *"_ivl_9", 24 0, L_0x1280505b0;  1 drivers
v0x125695450_0 .net *"_ivl_94", 0 0, L_0x1256b2950;  1 drivers
v0x125695500_0 .net "accum_ovrflow", 0 0, v0x125690ea0_0;  1 drivers
v0x125695590_0 .net "clk", 0 0, L_0x1256b0760;  1 drivers
v0x125694aa0_0 .net "cols", 7 0, L_0x1256b30d0;  1 drivers
v0x125695820_0 .net "data_out_regs", 31 0, v0x125687120_0;  1 drivers
v0x1256958b0_0 .net "data_out_result", 7 0, v0x125693c40_0;  1 drivers
v0x125695940_0 .net "done", 0 0, v0x12568bd10_0;  1 drivers
v0x1256959d0_0 .net "en_max_pool", 0 0, L_0x1256b37c0;  1 drivers
v0x125695a60_0 .net "img_addr", 5 0, v0x12568c220_0;  1 drivers
v0x125695af0_0 .net "img_data", 23 0, v0x125688f30_0;  1 drivers
v0x125695b90_0 .net "kern_addr", 5 0, v0x12568c400_0;  1 drivers
v0x125695c30_0 .net "kern_addr_mode", 0 0, L_0x1256b3640;  1 drivers
v0x125695cc0_0 .net "kern_cols", 2 0, L_0x1256b2fb0;  1 drivers
v0x125695d60_0 .net "kern_data", 23 0, v0x125689920_0;  1 drivers
v0x125695e00_0 .net "kerns", 2 0, L_0x1256b3270;  1 drivers
v0x125695ea0_0 .net "mask", 2 0, L_0x1256b3860;  1 drivers
v0x125695f40_0 .var "rdata", 31 0;
v0x125695ff0_0 .var "ready", 0 0;
v0x125696090_0 .net "reset", 0 0, L_0x1256b1020;  1 drivers
v0x125696120_0 .net "result_addr", 5 0, v0x12568c7c0_0;  1 drivers
v0x1256961c0_0 .net "result_cols", 7 0, L_0x1256b3430;  1 drivers
v0x125696260_0 .net "result_data", 7 0, v0x12568db50_0;  1 drivers
v0x125696370_0 .net "result_valid", 0 0, v0x12568e0c0_0;  1 drivers
v0x125696480_0 .net "shift", 3 0, L_0x1256b3520;  1 drivers
v0x125696590_0 .net "soft_reset", 0 0, L_0x1256b2e90;  1 drivers
v0x125696620_0 .net "start", 0 0, L_0x1256b2df0;  1 drivers
v0x1256966b0_0 .net "stride", 7 0, L_0x1256b3390;  1 drivers
v0x125696740_0 .net "valid", 0 0, L_0x1256b1400;  1 drivers
v0x1256967d0_0 .net "wb_clk_i", 0 0, o0x12801b220;  alias, 0 drivers
v0x125696860_0 .net "wb_rst_i", 0 0, o0x12801b250;  alias, 0 drivers
v0x125696930_0 .net "wbs_ack_o", 0 0, v0x125695ff0_0;  alias, 1 drivers
v0x1256969c0_0 .net "wbs_adr_i", 31 0, o0x12801b2b0;  alias, 0 drivers
v0x125696a90_0 .net "wbs_cyc_i", 0 0, o0x12801b2e0;  alias, 0 drivers
v0x125696b60_0 .net "wbs_dat_i", 31 0, o0x128018130;  alias, 0 drivers
v0x125696cf0_0 .net "wbs_dat_o", 31 0, L_0x1256b14f0;  alias, 1 drivers
v0x125695620_0 .net "wbs_sel_i", 3 0, o0x12801b340;  alias, 0 drivers
v0x1256956b0_0 .net "wbs_stb_i", 0 0, o0x12801b370;  alias, 0 drivers
v0x125695740_0 .net "wbs_we_i", 0 0, o0x12801b3a0;  alias, 0 drivers
v0x125696d80_0 .net "we_img_ram", 0 0, L_0x1256b1f90;  1 drivers
v0x125696e10_0 .net "we_kern_ram", 0 0, L_0x1256b2510;  1 drivers
v0x125696ea0_0 .net "we_regs", 0 0, L_0x1256b1ab0;  1 drivers
v0x125696f30_0 .net "we_res_ram", 0 0, L_0x1256b29c0;  1 drivers
L_0x1256b1090 .part o0x12801b2b0, 24, 8;
L_0x125696bf0 .concat [ 8 25 0 0], L_0x1256b1090, L_0x1280505b0;
L_0x1256b11f0 .cmp/eq 33, L_0x125696bf0, L_0x1280505f8;
L_0x1256b1640 .part o0x12801b2b0, 8, 2;
L_0x1256b16e0 .concat [ 2 30 0 0], L_0x1256b1640, L_0x128050640;
L_0x1256b1840 .cmp/eq 32, L_0x1256b16e0, L_0x128050688;
L_0x1256b1b60 .part o0x12801b2b0, 8, 2;
L_0x1256b1c40 .concat [ 2 30 0 0], L_0x1256b1b60, L_0x1280506d0;
L_0x1256b1d60 .cmp/eq 32, L_0x1256b1c40, L_0x128050718;
L_0x1256b2040 .part o0x12801b2b0, 8, 2;
L_0x1256b20e0 .concat [ 2 30 0 0], L_0x1256b2040, L_0x128050760;
L_0x1256b2260 .cmp/eq 32, L_0x1256b20e0, L_0x1280507a8;
L_0x1256b2580 .part o0x12801b2b0, 8, 2;
L_0x1256b2690 .concat [ 2 30 0 0], L_0x1256b2580, L_0x1280507f0;
L_0x1256b2770 .cmp/eq 32, L_0x1256b2690, L_0x128050838;
L_0x1256b39f0 .part o0x12801b2b0, 2, 2;
L_0x1256b4360 .part L_0x1256b3390, 0, 6;
L_0x1256b4490 .part L_0x1256b3430, 0, 6;
L_0x1256b4530 .part o0x128018130, 0, 24;
L_0x1256b4670 .part o0x12801b2b0, 2, 6;
L_0x1256b4710 .part o0x128018130, 0, 24;
L_0x1256b45d0 .part o0x12801b2b0, 2, 6;
L_0x1256b48f0 .part o0x12801b2b0, 2, 6;
S_0x1256862d0 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x125685a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x125686490 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x125687740_0 .net *"_ivl_6", 29 0, L_0x1256ab4a0;  1 drivers
v0x125687800_0 .net "accum_ovrflow", 0 0, v0x125690ea0_0;  alias, 1 drivers
v0x1256878a0_0 .net "addr", 1 0, L_0x1256b39f0;  1 drivers
v0x125687930_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x1256879c0_0 .net "cols", 7 0, L_0x1256b30d0;  alias, 1 drivers
v0x125687a90_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x125687b20_0 .net "data_out", 31 0, v0x125687120_0;  alias, 1 drivers
v0x125687bc0_0 .net "done", 0 0, v0x12568bd10_0;  alias, 1 drivers
v0x125687c50_0 .net "en_max_pool", 0 0, L_0x1256b37c0;  alias, 1 drivers
v0x125687d70_0 .net "kern_addr_mode", 0 0, L_0x1256b3640;  alias, 1 drivers
v0x125687e10_0 .net "kern_cols", 2 0, L_0x1256b2fb0;  alias, 1 drivers
v0x125687ec0_0 .net "kerns", 2 0, L_0x1256b3270;  alias, 1 drivers
v0x125687f70_0 .net "mask", 2 0, L_0x1256b3860;  alias, 1 drivers
v0x125688020 .array "regs", 4 0;
v0x125688020_0 .net v0x125688020 0, 31 0, v0x125686df0_0; 1 drivers
v0x125688020_1 .net v0x125688020 1, 31 0, v0x125686e80_0; 1 drivers
v0x125688020_2 .net v0x125688020 2, 31 0, v0x125686f10_0; 1 drivers
v0x125688020_3 .net v0x125688020 3, 31 0, v0x125686fe0_0; 1 drivers
o0x12801f060 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x125688020_4 .net v0x125688020 4, 31 0, o0x12801f060; 0 drivers
v0x125688190_0 .net "reset", 0 0, L_0x1256b1020;  alias, 1 drivers
v0x125688220_0 .net "result_cols", 7 0, L_0x1256b3430;  alias, 1 drivers
v0x1256882b0_0 .net "shift", 3 0, L_0x1256b3520;  alias, 1 drivers
v0x125688440_0 .net "soft_reset", 0 0, L_0x1256b2e90;  alias, 1 drivers
v0x1256884d0_0 .net "start", 0 0, L_0x1256b2df0;  alias, 1 drivers
v0x125688570_0 .net "stride", 7 0, L_0x1256b3390;  alias, 1 drivers
v0x125688620_0 .net "wr_en", 0 0, L_0x1256b1ab0;  alias, 1 drivers
L_0x1256ab4a0 .part v0x125686df0_0, 2, 30;
L_0x1256b2c50 .concat [ 1 1 30 0], v0x12568bd10_0, v0x125690ea0_0, L_0x1256ab4a0;
L_0x1256b2df0 .part v0x125686df0_0, 2, 1;
L_0x1256b2e90 .part v0x125686df0_0, 3, 1;
L_0x1256b2fb0 .part v0x125686e80_0, 0, 3;
L_0x1256b30d0 .part v0x125686e80_0, 8, 8;
L_0x1256b3270 .part v0x125686e80_0, 16, 3;
L_0x1256b3390 .part v0x125686e80_0, 24, 8;
L_0x1256b3430 .part v0x125686f10_0, 0, 8;
L_0x1256b3520 .part v0x125686f10_0, 8, 4;
L_0x1256b3640 .part v0x125686f10_0, 16, 1;
L_0x1256b37c0 .part v0x125686f10_0, 17, 1;
L_0x1256b3860 .part v0x125686f10_0, 18, 3;
S_0x1256867a0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x1256862d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x125686960 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x125686c90_0 .net "addr", 1 0, L_0x1256b39f0;  alias, 1 drivers
v0x125686d50_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125686df0_0 .var "ctrl0", 31 0;
v0x125686e80_0 .var "ctrl1", 31 0;
v0x125686f10_0 .var "ctrl2", 31 0;
v0x125686fe0_0 .var "ctrl3", 31 0;
v0x125687080_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x125687120_0 .var "data_out", 31 0;
v0x1256871d0_0 .net "reset", 0 0, L_0x1256b1020;  alias, 1 drivers
v0x1256872e0_0 .net "status0", 31 0, L_0x1256b2c50;  1 drivers
v0x125687380_0 .net "status1", 31 0, v0x125686e80_0;  alias, 1 drivers
v0x125687440_0 .net "status2", 31 0, v0x125686f10_0;  alias, 1 drivers
v0x1256874d0_0 .net "status3", 31 0, v0x125686fe0_0;  alias, 1 drivers
v0x125687560_0 .net "wr_en", 0 0, L_0x1256b1ab0;  alias, 1 drivers
E_0x125686bc0/0 .event anyedge, v0x125686c90_0, v0x1256872e0_0, v0x125686e80_0, v0x125686f10_0;
E_0x125686bc0/1 .event anyedge, v0x125686fe0_0;
E_0x125686bc0 .event/or E_0x125686bc0/0, E_0x125686bc0/1;
E_0x125686c40 .event posedge, v0x125686d50_0;
S_0x125688810 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x125685a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125686530 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125686570 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x125688bf0_0 .net "adr_r", 5 0, v0x12568c220_0;  alias, 1 drivers
v0x125688ca0_0 .net "adr_w", 5 0, L_0x1256b4670;  1 drivers
v0x125688d40_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125688dd0_0 .net "dat_i", 23 0, L_0x1256b4530;  1 drivers
v0x125688e60_0 .var "dat_o", 23 0;
v0x125688f30_0 .var "dat_o2", 23 0;
v0x125688fe0 .array "r", 63 0, 23 0;
v0x125689080_0 .net "we", 0 0, L_0x1256b1f90;  alias, 1 drivers
S_0x1256891d0 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x125685a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125689390 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x1256893d0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x125689600_0 .net "adr_r", 5 0, v0x12568c400_0;  alias, 1 drivers
v0x1256896b0_0 .net "adr_w", 5 0, L_0x1256b45d0;  1 drivers
v0x125689750_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x1256897e0_0 .net "dat_i", 23 0, L_0x1256b4710;  1 drivers
v0x125689870_0 .var "dat_o", 23 0;
v0x125689920_0 .var "dat_o2", 23 0;
v0x1256899d0 .array "r", 63 0, 23 0;
v0x125689a70_0 .net "we", 0 0, L_0x1256b2510;  alias, 1 drivers
S_0x125689bc0 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x125685a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x125689d80 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x125689dc0 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x125689e00 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x125689e40 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x125689e80 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x125689ec0 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x125689f00 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x125689f40 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x125689f80 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x1256922f0_0 .net "accum_ovrflow", 0 0, v0x125690ea0_0;  alias, 1 drivers
v0x1256923d0_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125692460_0 .net "clr_col_cnt", 0 0, v0x12568b6a0_0;  1 drivers
v0x1256924f0_0 .net "clr_k_col_cnt", 0 0, v0x12568b870_0;  1 drivers
v0x125692580_0 .net "cols", 7 0, L_0x1256b30d0;  alias, 1 drivers
v0x125692650_0 .net "done", 0 0, v0x12568bd10_0;  alias, 1 drivers
v0x125692720_0 .net "en_max_pool", 0 0, L_0x1256b37c0;  alias, 1 drivers
v0x1256927b0_0 .net "img_addr", 5 0, v0x12568c220_0;  alias, 1 drivers
v0x125692880_0 .net "img_data", 23 0, v0x125688f30_0;  alias, 1 drivers
v0x125692990_0 .net "kern_addr", 5 0, v0x12568c400_0;  alias, 1 drivers
v0x125692a60_0 .net "kern_addr_mode", 0 0, L_0x1256b3640;  alias, 1 drivers
v0x125692b30_0 .net "kern_cols", 2 0, L_0x1256b2fb0;  alias, 1 drivers
v0x125692c00_0 .net "kern_data", 23 0, v0x125689920_0;  alias, 1 drivers
v0x125692cd0_0 .net "kerns", 2 0, L_0x1256b3270;  alias, 1 drivers
v0x125692da0_0 .net "mask", 2 0, L_0x1256b3860;  alias, 1 drivers
v0x125692e30_0 .net "reset", 0 0, L_0x1256b4170;  1 drivers
v0x125692ec0_0 .net "result_addr", 5 0, v0x12568c7c0_0;  alias, 1 drivers
v0x125693050_0 .net "result_cols", 5 0, L_0x1256b4490;  1 drivers
v0x1256930e0_0 .net "result_data", 7 0, v0x12568db50_0;  alias, 1 drivers
v0x125693170_0 .net "result_valid", 0 0, v0x12568e0c0_0;  alias, 1 drivers
v0x125693200_0 .net "shift", 3 0, L_0x1256b3520;  alias, 1 drivers
v0x125693290_0 .net "start", 0 0, L_0x1256b2df0;  alias, 1 drivers
v0x1256933a0_0 .net "stride", 5 0, L_0x1256b4360;  1 drivers
S_0x12568a5f0 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x125689bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12568a7c0 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12568a800 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12568a840 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12568a880 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12568a8c0 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12568b600_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x12568b6a0_0 .var "clr_col_cnt", 0 0;
v0x12568b740_0 .var "clr_img_addr", 0 0;
v0x12568b7d0_0 .var "clr_img_st", 0 0;
v0x12568b870_0 .var "clr_k_col_cnt", 0 0;
v0x12568b950_0 .var "clr_kerns_cnt", 0 0;
v0x12568b9e0_0 .net "clr_kerns_cnt_d", 7 0, v0x12568b3e0_0;  1 drivers
v0x12568ba90_0 .var "clr_result_addr", 0 0;
v0x12568bb20_0 .var "col_cnt", 7 0;
v0x12568bc50_0 .net "cols", 7 0, L_0x1256b30d0;  alias, 1 drivers
v0x12568bd10_0 .var "done", 0 0;
v0x12568bda0_0 .var "en_col_cnt", 0 0;
v0x12568be30_0 .var "en_img_addr", 0 0;
v0x12568bec0_0 .var "en_img_st", 0 0;
v0x12568bf50_0 .var "en_k_col_cnt", 0 0;
v0x12568bfe0_0 .var "en_kerns_cnt", 0 0;
v0x12568c080_0 .net "en_result_addr", 0 0, v0x12568e0c0_0;  alias, 1 drivers
v0x12568c220_0 .var "img_addr", 5 0;
v0x12568c2e0_0 .var "img_st", 5 0;
v0x12568c370_0 .var "k_col_cnt", 2 0;
v0x12568c400_0 .var "kern_addr", 5 0;
v0x12568c490_0 .net "kern_addr_mode", 0 0, L_0x1256b3640;  alias, 1 drivers
v0x12568c520_0 .net "kern_cols", 2 0, L_0x1256b2fb0;  alias, 1 drivers
v0x12568c5d0_0 .net "kerns", 2 0, L_0x1256b3270;  alias, 1 drivers
v0x12568c680_0 .var "kerns_cnt", 2 0;
v0x12568c710_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x12568c7c0_0 .var "result_addr", 5 0;
v0x12568c860_0 .net "result_cols", 5 0, L_0x1256b4490;  alias, 1 drivers
v0x12568c910_0 .net "start", 0 0, L_0x1256b2df0;  alias, 1 drivers
v0x12568c9c0_0 .var "start_d", 0 0;
v0x12568ca50_0 .var "start_pedge", 0 0;
v0x12568caf0_0 .net "stride", 5 0, L_0x1256b4360;  alias, 1 drivers
E_0x12568ac60 .event anyedge, v0x12568c7c0_0, v0x12568c860_0, v0x12568c080_0;
E_0x12568acd0 .event anyedge, v0x1256884d0_0, v0x12568c9c0_0;
E_0x12568ad20 .event anyedge, v0x125687d70_0, v0x12568c680_0, v0x12568c370_0;
E_0x12568ada0 .event anyedge, v0x1256884d0_0;
E_0x12568ade0 .event anyedge, v0x12568b870_0;
E_0x12568ae60 .event anyedge, v0x12568b6a0_0;
E_0x12568aeb0 .event anyedge, v0x12568c680_0, v0x125687ec0_0, v0x12568bfe0_0;
E_0x12568af30 .event anyedge, v0x12568bb20_0, v0x1256879c0_0, v0x12568bda0_0;
E_0x12568af90 .event anyedge, v0x12568c370_0, v0x125687e10_0, v0x1256884d0_0;
S_0x12568b020 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12568a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12568aef0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12568b340_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x12568b3e0_0 .var "par_out", 7 0;
v0x12568b480_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x12568b510_0 .net "ser_in", 0 0, v0x12568b950_0;  1 drivers
S_0x12568cd20 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x125689bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12568cef0 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12568cf30 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12568cf70 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12568cfb0 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12568cff0 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12568d030 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12568d070 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1256b3ff0 .functor OR 1, L_0x1256b4170, L_0x1256b3f50, C4<0>, C4<0>;
L_0x1256b4100 .functor AND 1, v0x125691300_0, L_0x1256b4060, C4<1>, C4<1>;
v0x125690d40_0 .net *"_ivl_13", 0 0, L_0x1256b3f50;  1 drivers
v0x125690e00_0 .net *"_ivl_17", 0 0, L_0x1256b4060;  1 drivers
v0x125690ea0_0 .var "accum_ovrflow", 0 0;
v0x125690f70_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125691000_0 .net "clr_col_cnt", 0 0, v0x12568b6a0_0;  alias, 1 drivers
v0x125691110_0 .net "clr_col_cnt_d", 7 0, v0x12568f850_0;  1 drivers
v0x1256911a0_0 .net "clr_k_col_cnt", 0 0, v0x12568b870_0;  alias, 1 drivers
v0x125691270_0 .net "clr_k_col_cnt_d", 2 0, v0x12568ff20_0;  1 drivers
v0x125691300_0 .var "clr_mult_accum", 0 0;
v0x125691410_0 .net "en_max_pool", 0 0, L_0x1256b37c0;  alias, 1 drivers
v0x1256914a0_0 .net "img_data", 23 0, v0x125688f30_0;  alias, 1 drivers
v0x125691530_0 .net "kern_data", 23 0, v0x125689920_0;  alias, 1 drivers
v0x1256915c0_0 .net "mask", 2 0, L_0x1256b3860;  alias, 1 drivers
v0x125691670_0 .var "mult_accum", 19 0;
v0x125691720_0 .var "mult_accum_mux", 20 0;
v0x1256917b0_0 .var "mult_accum_r", 20 0;
v0x125691860_0 .net "mult_out0", 15 0, v0x12568e740_0;  1 drivers
v0x125691a20_0 .var "mult_out0_r", 15 0;
v0x125691ab0_0 .net "mult_out1", 15 0, v0x12568ed80_0;  1 drivers
v0x125691b40_0 .var "mult_out1_r", 15 0;
v0x125691bd0_0 .net "mult_out2", 15 0, v0x12568f3b0_0;  1 drivers
v0x125691c60_0 .var "mult_out2_r", 15 0;
v0x125691d00_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x125691d90_0 .net "result_data", 7 0, v0x12568db50_0;  alias, 1 drivers
v0x125691e50_0 .net "result_valid", 0 0, v0x12568e0c0_0;  alias, 1 drivers
v0x125691f20_0 .net "shift", 3 0, L_0x1256b3520;  alias, 1 drivers
v0x125691ff0_0 .net "shift_out", 7 0, v0x125690c00_0;  1 drivers
v0x1256920c0_0 .net "start", 0 0, L_0x1256b2df0;  alias, 1 drivers
v0x125692150_0 .net "start_d", 15 0, v0x125690450_0;  1 drivers
E_0x12568d500 .event anyedge, v0x12568ff20_0, v0x125690450_0;
E_0x12568d550 .event anyedge, v0x1256917b0_0;
E_0x12568d5a0 .event anyedge, v0x125691300_0, v0x1256917b0_0;
L_0x1256b3a90 .part v0x125688f30_0, 0, 8;
L_0x1256b3bb0 .part v0x125689920_0, 0, 8;
L_0x1256b3cd0 .part v0x125688f30_0, 8, 8;
L_0x1256b3d70 .part v0x125689920_0, 8, 8;
L_0x1256b3e10 .part v0x125688f30_0, 16, 8;
L_0x1256b3eb0 .part v0x125689920_0, 16, 8;
L_0x1256b3f50 .part v0x12568f850_0, 3, 1;
L_0x1256b4060 .part v0x125690450_0, 2, 1;
S_0x12568d600 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12568d770 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12568da10_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x12568dab0_0 .net "data_in", 7 0, v0x125690c00_0;  alias, 1 drivers
v0x12568db50_0 .var "data_out", 7 0;
v0x12568dbe0_0 .var "data_r", 7 0;
v0x12568dc70_0 .net "en_maxpool", 0 0, L_0x1256b37c0;  alias, 1 drivers
v0x12568dd40_0 .var "max_pool_out", 7 0;
v0x12568ddd0_0 .var "max_pool_valid", 0 0;
v0x12568de60_0 .net "reset", 0 0, L_0x1256b3ff0;  1 drivers
v0x12568df00_0 .var "toggle", 0 0;
v0x12568e020_0 .net "valid_in", 0 0, L_0x1256b4100;  1 drivers
v0x12568e0c0_0 .var "valid_out", 0 0;
E_0x12568d960 .event anyedge, v0x12568df00_0, v0x12568e020_0;
E_0x12568d9c0 .event anyedge, v0x12568dbe0_0, v0x12568dab0_0;
S_0x12568e1d0 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12568e3a0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12568e3e0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12568e5e0_0 .net/s "a", 7 0, L_0x1256b3a90;  1 drivers
v0x12568e6a0_0 .net/s "b", 7 0, L_0x1256b3bb0;  1 drivers
v0x12568e740_0 .var/s "out", 15 0;
E_0x12568e590 .event anyedge, v0x12568e5e0_0, v0x12568e6a0_0;
S_0x12568e7e0 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12568e9a0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12568e9e0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12568ec20_0 .net/s "a", 7 0, L_0x1256b3cd0;  1 drivers
v0x12568ece0_0 .net/s "b", 7 0, L_0x1256b3d70;  1 drivers
v0x12568ed80_0 .var/s "out", 15 0;
E_0x12568ebd0 .event anyedge, v0x12568ec20_0, v0x12568ece0_0;
S_0x12568ee20 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12568efe0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12568f020 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12568f250_0 .net/s "a", 7 0, L_0x1256b3e10;  1 drivers
v0x12568f310_0 .net/s "b", 7 0, L_0x1256b3eb0;  1 drivers
v0x12568f3b0_0 .var/s "out", 15 0;
E_0x12568f1f0 .event anyedge, v0x12568f250_0, v0x12568f310_0;
S_0x12568f450 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12568f650 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12568f7b0_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x12568f850_0 .var "par_out", 7 0;
v0x12568f8f0_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x12568f980_0 .net "ser_in", 0 0, v0x12568b6a0_0;  alias, 1 drivers
S_0x12568fa40 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12568fc00 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x12568fd80_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x12568ff20_0 .var "par_out", 2 0;
v0x12568ffb0_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x125690040_0 .net "ser_in", 0 0, v0x12568b870_0;  alias, 1 drivers
S_0x1256900d0 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x125690240 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x1256903c0_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125690450_0 .var "par_out", 15 0;
v0x1256904f0_0 .net "reset", 0 0, L_0x1256b4170;  alias, 1 drivers
v0x125690600_0 .net "ser_in", 0 0, L_0x1256b2df0;  alias, 1 drivers
S_0x125690690 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12568cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x125690850 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x125690890 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x1256908d0 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x125690b40_0 .net "in", 19 0, v0x125691670_0;  1 drivers
v0x125690c00_0 .var "out", 7 0;
v0x125690ca0_0 .net "shift", 3 0, L_0x1256b3520;  alias, 1 drivers
E_0x125690ae0 .event anyedge, v0x1256882b0_0, v0x125690b40_0;
S_0x125693530 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x125685a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12568a340 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12568a380 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x125693920_0 .net "adr_r", 5 0, L_0x1256b48f0;  1 drivers
v0x1256939d0_0 .net "adr_w", 5 0, v0x12568c7c0_0;  alias, 1 drivers
v0x125693a70_0 .net "clk", 0 0, L_0x1256b0760;  alias, 1 drivers
v0x125693b00_0 .net "dat_i", 7 0, v0x12568db50_0;  alias, 1 drivers
v0x125693b90_0 .var "dat_o", 7 0;
v0x125693c40_0 .var "dat_o2", 7 0;
v0x125693cf0 .array "r", 63 0, 7 0;
v0x125693d90_0 .net "we", 0 0, L_0x1256b2890;  1 drivers
S_0x125697060 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 2 155, 3 16 0, S_0x125611320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1256971d0 .param/l "COL_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x125697210 .param/l "IMG_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000000110>;
P_0x125697250 .param/l "KERN_CNT_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x125697290 .param/l "KERN_COL_WIDTH" 0 3 21, +C4<00000000000000000000000000000011>;
P_0x1256972d0 .param/l "MY_ADDR" 0 3 18, C4<000000000000000000000000000110011>;
P_0x125697310 .param/l "MY_ADDR_LSB" 0 3 20, +C4<00000000000000000000000000011000>;
P_0x125697350 .param/l "MY_ADDR_MSB" 0 3 19, +C4<00000000000000000000000000100000>;
P_0x125697390 .param/l "RSLT_ADDR_WIDTH" 0 3 25, +C4<00000000000000000000000000000110>;
L_0x1256b42e0 .functor BUFZ 1, o0x12801b220, C4<0>, C4<0>, C4<0>;
L_0x1256b47b0 .functor BUFZ 1, o0x12801b250, C4<0>, C4<0>, C4<0>;
L_0x1256ae1a0 .functor AND 1, L_0x1256ae0c0, o0x12801b2e0, C4<1>, C4<1>;
L_0x1256a8db0 .functor AND 1, L_0x1256ae1a0, o0x12801b370, C4<1>, C4<1>;
L_0x1256b4fd0 .functor BUFZ 32, v0x1256a7510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1256b5520 .functor AND 1, L_0x1256ae7a0, L_0x1256a8db0, C4<1>, C4<1>;
L_0x1256b5650 .functor AND 1, L_0x1256b5520, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b5a70 .functor AND 1, L_0x1256b5900, L_0x1256a8db0, C4<1>, C4<1>;
L_0x1256b5b30 .functor AND 1, L_0x1256b5a70, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b5ee0 .functor AND 1, L_0x1256b5e00, L_0x1256a8db0, C4<1>, C4<1>;
L_0x1256b6070 .functor AND 1, L_0x1256b5ee0, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b6180 .functor AND 1, L_0x1256b62f0, L_0x1256a8db0, C4<1>, C4<1>;
L_0x1256b6540 .functor AND 1, L_0x1256b6180, o0x12801b3a0, C4<1>, C4<1>;
L_0x1256b7bd0 .functor OR 1, L_0x1256b47b0, L_0x1256b68f0, C4<0>, C4<0>;
L_0x1256b64d0 .functor NOT 1, v0x12569d2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1256b7e60 .functor AND 1, v0x12569f690_0, L_0x1256b64d0, C4<1>, C4<1>;
L_0x1280508c8 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x1256a54b0_0 .net/2u *"_ivl_10", 32 0, L_0x1280508c8;  1 drivers
v0x1256a5550_0 .net *"_ivl_12", 0 0, L_0x1256ae0c0;  1 drivers
v0x1256a55f0_0 .net *"_ivl_14", 0 0, L_0x1256ae1a0;  1 drivers
v0x1256a5680_0 .net *"_ivl_23", 1 0, L_0x1256b50f0;  1 drivers
v0x1256a5720_0 .net *"_ivl_24", 31 0, L_0x1256b5190;  1 drivers
L_0x128050910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a5810_0 .net *"_ivl_27", 29 0, L_0x128050910;  1 drivers
L_0x128050958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a58c0_0 .net/2u *"_ivl_28", 31 0, L_0x128050958;  1 drivers
v0x1256a5970_0 .net *"_ivl_30", 0 0, L_0x1256ae7a0;  1 drivers
v0x1256a5a10_0 .net *"_ivl_32", 0 0, L_0x1256b5520;  1 drivers
v0x1256a5b20_0 .net *"_ivl_37", 1 0, L_0x1256b5700;  1 drivers
v0x1256a5bd0_0 .net *"_ivl_38", 31 0, L_0x1256b57e0;  1 drivers
L_0x1280509a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a5c80_0 .net *"_ivl_41", 29 0, L_0x1280509a0;  1 drivers
L_0x1280509e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1256a5d30_0 .net/2u *"_ivl_42", 31 0, L_0x1280509e8;  1 drivers
v0x1256a5de0_0 .net *"_ivl_44", 0 0, L_0x1256b5900;  1 drivers
v0x1256a5e80_0 .net *"_ivl_46", 0 0, L_0x1256b5a70;  1 drivers
v0x1256a5f30_0 .net *"_ivl_5", 7 0, L_0x1256b4c50;  1 drivers
v0x1256a5fe0_0 .net *"_ivl_51", 1 0, L_0x1256b5be0;  1 drivers
v0x1256a6170_0 .net *"_ivl_52", 31 0, L_0x1256b5c80;  1 drivers
L_0x128050a30 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a6200_0 .net *"_ivl_55", 29 0, L_0x128050a30;  1 drivers
L_0x128050a78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1256a62b0_0 .net/2u *"_ivl_56", 31 0, L_0x128050a78;  1 drivers
v0x1256a6360_0 .net *"_ivl_58", 0 0, L_0x1256b5e00;  1 drivers
v0x1256a6400_0 .net *"_ivl_6", 32 0, L_0x1256ae020;  1 drivers
v0x1256a64b0_0 .net *"_ivl_60", 0 0, L_0x1256b5ee0;  1 drivers
v0x1256a6560_0 .net *"_ivl_65", 1 0, L_0x1256b60e0;  1 drivers
v0x1256a6610_0 .net *"_ivl_66", 31 0, L_0x1256b61f0;  1 drivers
L_0x128050ac0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a66c0_0 .net *"_ivl_69", 29 0, L_0x128050ac0;  1 drivers
L_0x128050b08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1256a6770_0 .net/2u *"_ivl_70", 31 0, L_0x128050b08;  1 drivers
v0x1256a6820_0 .net *"_ivl_72", 0 0, L_0x1256b62f0;  1 drivers
v0x1256a68c0_0 .net *"_ivl_74", 0 0, L_0x1256b6180;  1 drivers
L_0x128050880 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1256a6970_0 .net *"_ivl_9", 24 0, L_0x128050880;  1 drivers
v0x1256a6a20_0 .net *"_ivl_94", 0 0, L_0x1256b64d0;  1 drivers
v0x1256a6ad0_0 .net "accum_ovrflow", 0 0, v0x1256a2470_0;  1 drivers
v0x1256a6b60_0 .net "clk", 0 0, L_0x1256b42e0;  1 drivers
v0x1256a6070_0 .net "cols", 7 0, L_0x1256b6b30;  1 drivers
v0x1256a6df0_0 .net "data_out_regs", 31 0, v0x1256986f0_0;  1 drivers
v0x1256a6e80_0 .net "data_out_result", 7 0, v0x1256a5210_0;  1 drivers
v0x1256a6f10_0 .net "done", 0 0, v0x12569d2e0_0;  1 drivers
v0x1256a6fa0_0 .net "en_max_pool", 0 0, L_0x1256b7220;  1 drivers
v0x1256a7030_0 .net "img_addr", 5 0, v0x12569d7f0_0;  1 drivers
v0x1256a70c0_0 .net "img_data", 23 0, v0x12569a500_0;  1 drivers
v0x1256a7160_0 .net "kern_addr", 5 0, v0x12569d9d0_0;  1 drivers
v0x1256a7200_0 .net "kern_addr_mode", 0 0, L_0x1256b70a0;  1 drivers
v0x1256a7290_0 .net "kern_cols", 2 0, L_0x1256b6a10;  1 drivers
v0x1256a7330_0 .net "kern_data", 23 0, v0x12569aef0_0;  1 drivers
v0x1256a73d0_0 .net "kerns", 2 0, L_0x1256b6cd0;  1 drivers
v0x1256a7470_0 .net "mask", 2 0, L_0x1256b72c0;  1 drivers
v0x1256a7510_0 .var "rdata", 31 0;
v0x1256a75c0_0 .var "ready", 0 0;
v0x1256a7660_0 .net "reset", 0 0, L_0x1256b47b0;  1 drivers
v0x1256a76f0_0 .net "result_addr", 5 0, v0x12569dd90_0;  1 drivers
v0x1256a7790_0 .net "result_cols", 7 0, L_0x1256b6e90;  1 drivers
v0x1256a7830_0 .net "result_data", 7 0, v0x12569f120_0;  1 drivers
v0x1256a7940_0 .net "result_valid", 0 0, v0x12569f690_0;  1 drivers
v0x1256a7a50_0 .net "shift", 3 0, L_0x1256b6f80;  1 drivers
v0x1256a7b60_0 .net "soft_reset", 0 0, L_0x1256b68f0;  1 drivers
v0x1256a7bf0_0 .net "start", 0 0, L_0x1256b6850;  1 drivers
v0x1256a7c80_0 .net "stride", 7 0, L_0x1256b6df0;  1 drivers
v0x1256a7d10_0 .net "valid", 0 0, L_0x1256a8db0;  1 drivers
v0x1256a7da0_0 .net "wb_clk_i", 0 0, o0x12801b220;  alias, 0 drivers
v0x1256a7e30_0 .net "wb_rst_i", 0 0, o0x12801b250;  alias, 0 drivers
v0x1256a7ec0_0 .net "wbs_ack_o", 0 0, v0x1256a75c0_0;  alias, 1 drivers
v0x1256a7f50_0 .net "wbs_adr_i", 31 0, o0x12801b2b0;  alias, 0 drivers
v0x1256a7fe0_0 .net "wbs_cyc_i", 0 0, o0x12801b2e0;  alias, 0 drivers
v0x1256a8070_0 .net "wbs_dat_i", 31 0, o0x128018130;  alias, 0 drivers
v0x1256a8100_0 .net "wbs_dat_o", 31 0, L_0x1256b4fd0;  alias, 1 drivers
v0x1256a6bf0_0 .net "wbs_sel_i", 3 0, o0x12801b340;  alias, 0 drivers
v0x1256a6c80_0 .net "wbs_stb_i", 0 0, o0x12801b370;  alias, 0 drivers
v0x1256a6d10_0 .net "wbs_we_i", 0 0, o0x12801b3a0;  alias, 0 drivers
v0x1256a8190_0 .net "we_img_ram", 0 0, L_0x1256b5b30;  1 drivers
v0x1256a8220_0 .net "we_kern_ram", 0 0, L_0x1256b6070;  1 drivers
v0x1256a82b0_0 .net "we_regs", 0 0, L_0x1256b5650;  1 drivers
v0x1256a8380_0 .net "we_res_ram", 0 0, L_0x1256b6540;  1 drivers
L_0x1256b4c50 .part o0x12801b2b0, 24, 8;
L_0x1256ae020 .concat [ 8 25 0 0], L_0x1256b4c50, L_0x128050880;
L_0x1256ae0c0 .cmp/eq 33, L_0x1256ae020, L_0x1280508c8;
L_0x1256b50f0 .part o0x12801b2b0, 8, 2;
L_0x1256b5190 .concat [ 2 30 0 0], L_0x1256b50f0, L_0x128050910;
L_0x1256ae7a0 .cmp/eq 32, L_0x1256b5190, L_0x128050958;
L_0x1256b5700 .part o0x12801b2b0, 8, 2;
L_0x1256b57e0 .concat [ 2 30 0 0], L_0x1256b5700, L_0x1280509a0;
L_0x1256b5900 .cmp/eq 32, L_0x1256b57e0, L_0x1280509e8;
L_0x1256b5be0 .part o0x12801b2b0, 8, 2;
L_0x1256b5c80 .concat [ 2 30 0 0], L_0x1256b5be0, L_0x128050a30;
L_0x1256b5e00 .cmp/eq 32, L_0x1256b5c80, L_0x128050a78;
L_0x1256b60e0 .part o0x12801b2b0, 8, 2;
L_0x1256b61f0 .concat [ 2 30 0 0], L_0x1256b60e0, L_0x128050ac0;
L_0x1256b62f0 .cmp/eq 32, L_0x1256b61f0, L_0x128050b08;
L_0x1256b7450 .part o0x12801b2b0, 2, 2;
L_0x1256b7dc0 .part L_0x1256b6df0, 0, 6;
L_0x1256b7ef0 .part L_0x1256b6e90, 0, 6;
L_0x1256b7f90 .part o0x128018130, 0, 24;
L_0x1256b80d0 .part o0x12801b2b0, 2, 6;
L_0x1256b8170 .part o0x128018130, 0, 24;
L_0x1256b8030 .part o0x12801b2b0, 2, 6;
L_0x1256b8350 .part o0x12801b2b0, 2, 6;
S_0x125697890 .scope module, "cfg_regs_inst" "regs" 3 99, 4 14 0, S_0x125697060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x125697a50 .param/l "DWIDTH" 0 4 16, +C4<00000000000000000000000000100000>;
v0x125698d10_0 .net *"_ivl_6", 29 0, L_0x1256b65d0;  1 drivers
v0x125698dd0_0 .net "accum_ovrflow", 0 0, v0x1256a2470_0;  alias, 1 drivers
v0x125698e70_0 .net "addr", 1 0, L_0x1256b7450;  1 drivers
v0x125698f00_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x125698f90_0 .net "cols", 7 0, L_0x1256b6b30;  alias, 1 drivers
v0x125699060_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x1256990f0_0 .net "data_out", 31 0, v0x1256986f0_0;  alias, 1 drivers
v0x125699190_0 .net "done", 0 0, v0x12569d2e0_0;  alias, 1 drivers
v0x125699220_0 .net "en_max_pool", 0 0, L_0x1256b7220;  alias, 1 drivers
v0x125699340_0 .net "kern_addr_mode", 0 0, L_0x1256b70a0;  alias, 1 drivers
v0x1256993e0_0 .net "kern_cols", 2 0, L_0x1256b6a10;  alias, 1 drivers
v0x125699490_0 .net "kerns", 2 0, L_0x1256b6cd0;  alias, 1 drivers
v0x125699540_0 .net "mask", 2 0, L_0x1256b72c0;  alias, 1 drivers
v0x1256995f0 .array "regs", 4 0;
v0x1256995f0_0 .net v0x1256995f0 0, 31 0, v0x1256983c0_0; 1 drivers
v0x1256995f0_1 .net v0x1256995f0 1, 31 0, v0x125698450_0; 1 drivers
v0x1256995f0_2 .net v0x1256995f0 2, 31 0, v0x1256984e0_0; 1 drivers
v0x1256995f0_3 .net v0x1256995f0 3, 31 0, v0x1256985b0_0; 1 drivers
o0x1280224b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1256995f0_4 .net v0x1256995f0 4, 31 0, o0x1280224b0; 0 drivers
v0x125699760_0 .net "reset", 0 0, L_0x1256b47b0;  alias, 1 drivers
v0x1256997f0_0 .net "result_cols", 7 0, L_0x1256b6e90;  alias, 1 drivers
v0x125699880_0 .net "shift", 3 0, L_0x1256b6f80;  alias, 1 drivers
v0x125699a10_0 .net "soft_reset", 0 0, L_0x1256b68f0;  alias, 1 drivers
v0x125699aa0_0 .net "start", 0 0, L_0x1256b6850;  alias, 1 drivers
v0x125699b40_0 .net "stride", 7 0, L_0x1256b6df0;  alias, 1 drivers
v0x125699bf0_0 .net "wr_en", 0 0, L_0x1256b5650;  alias, 1 drivers
L_0x1256b65d0 .part v0x1256983c0_0, 2, 30;
L_0x1256b66b0 .concat [ 1 1 30 0], v0x12569d2e0_0, v0x1256a2470_0, L_0x1256b65d0;
L_0x1256b6850 .part v0x1256983c0_0, 2, 1;
L_0x1256b68f0 .part v0x1256983c0_0, 3, 1;
L_0x1256b6a10 .part v0x125698450_0, 0, 3;
L_0x1256b6b30 .part v0x125698450_0, 8, 8;
L_0x1256b6cd0 .part v0x125698450_0, 16, 3;
L_0x1256b6df0 .part v0x125698450_0, 24, 8;
L_0x1256b6e90 .part v0x1256984e0_0, 0, 8;
L_0x1256b6f80 .part v0x1256984e0_0, 8, 4;
L_0x1256b70a0 .part v0x1256984e0_0, 16, 1;
L_0x1256b7220 .part v0x1256984e0_0, 17, 1;
L_0x1256b72c0 .part v0x1256984e0_0, 18, 3;
S_0x125697d60 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 4 53, 5 15 0, S_0x125697890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x125697f30 .param/l "DWIDTH" 0 5 17, +C4<00000000000000000000000000100000>;
v0x125698260_0 .net "addr", 1 0, L_0x1256b7450;  alias, 1 drivers
v0x125698320_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256983c0_0 .var "ctrl0", 31 0;
v0x125698450_0 .var "ctrl1", 31 0;
v0x1256984e0_0 .var "ctrl2", 31 0;
v0x1256985b0_0 .var "ctrl3", 31 0;
v0x125698650_0 .net "data_in", 31 0, o0x128018130;  alias, 0 drivers
v0x1256986f0_0 .var "data_out", 31 0;
v0x1256987a0_0 .net "reset", 0 0, L_0x1256b47b0;  alias, 1 drivers
v0x1256988b0_0 .net "status0", 31 0, L_0x1256b66b0;  1 drivers
v0x125698950_0 .net "status1", 31 0, v0x125698450_0;  alias, 1 drivers
v0x125698a10_0 .net "status2", 31 0, v0x1256984e0_0;  alias, 1 drivers
v0x125698aa0_0 .net "status3", 31 0, v0x1256985b0_0;  alias, 1 drivers
v0x125698b30_0 .net "wr_en", 0 0, L_0x1256b5650;  alias, 1 drivers
E_0x125698190/0 .event anyedge, v0x125698260_0, v0x1256988b0_0, v0x125698450_0, v0x1256984e0_0;
E_0x125698190/1 .event anyedge, v0x1256985b0_0;
E_0x125698190 .event/or E_0x125698190/0, E_0x125698190/1;
E_0x125698210 .event posedge, v0x125698320_0;
S_0x125699de0 .scope module, "img_dffram" "dffram" 3 161, 6 1 0, S_0x125697060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x125697af0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x125697b30 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12569a1c0_0 .net "adr_r", 5 0, v0x12569d7f0_0;  alias, 1 drivers
v0x12569a270_0 .net "adr_w", 5 0, L_0x1256b80d0;  1 drivers
v0x12569a310_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x12569a3a0_0 .net "dat_i", 23 0, L_0x1256b7f90;  1 drivers
v0x12569a430_0 .var "dat_o", 23 0;
v0x12569a500_0 .var "dat_o2", 23 0;
v0x12569a5b0 .array "r", 63 0, 23 0;
v0x12569a650_0 .net "we", 0 0, L_0x1256b5b30;  alias, 1 drivers
S_0x12569a7a0 .scope module, "kerns_dffram" "dffram" 3 177, 6 1 0, S_0x125697060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12569a960 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12569a9a0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x12569abd0_0 .net "adr_r", 5 0, v0x12569d9d0_0;  alias, 1 drivers
v0x12569ac80_0 .net "adr_w", 5 0, L_0x1256b8030;  1 drivers
v0x12569ad20_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x12569adb0_0 .net "dat_i", 23 0, L_0x1256b8170;  1 drivers
v0x12569ae40_0 .var "dat_o", 23 0;
v0x12569aef0_0 .var "dat_o2", 23 0;
v0x12569afa0 .array "r", 63 0, 23 0;
v0x12569b040_0 .net "we", 0 0, L_0x1256b6070;  alias, 1 drivers
S_0x12569b190 .scope module, "ren_conv_inst" "ren_conv" 3 131, 7 27 0, S_0x125697060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12569b350 .param/l "COL_WIDTH" 0 7 30, +C4<00000000000000000000000000001000>;
P_0x12569b390 .param/l "IMG_ADDR_WIDTH" 0 7 32, +C4<00000000000000000000000000000110>;
P_0x12569b3d0 .param/l "IMG_DWIDTH" 0 7 35, +C4<00000000000000000000000000011000>;
P_0x12569b410 .param/l "KERN_CNT_WIDTH" 0 7 31, +C4<00000000000000000000000000000011>;
P_0x12569b450 .param/l "KERN_COL_WIDTH" 0 7 29, +C4<00000000000000000000000000000011>;
P_0x12569b490 .param/l "KERN_DWIDTH" 0 7 36, +C4<00000000000000000000000000011000>;
P_0x12569b4d0 .param/l "RESULT_DWIDTH" 0 7 37, +C4<00000000000000000000000000001000>;
P_0x12569b510 .param/l "RSLT_ADDR_WIDTH" 0 7 33, +C4<00000000000000000000000000000110>;
P_0x12569b550 .param/l "SHFT_WIDTH" 0 7 34, +C4<00000000000000000000000000000100>;
v0x1256a38c0_0 .net "accum_ovrflow", 0 0, v0x1256a2470_0;  alias, 1 drivers
v0x1256a39a0_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a3a30_0 .net "clr_col_cnt", 0 0, v0x12569cc70_0;  1 drivers
v0x1256a3ac0_0 .net "clr_k_col_cnt", 0 0, v0x12569ce40_0;  1 drivers
v0x1256a3b50_0 .net "cols", 7 0, L_0x1256b6b30;  alias, 1 drivers
v0x1256a3c20_0 .net "done", 0 0, v0x12569d2e0_0;  alias, 1 drivers
v0x1256a3cf0_0 .net "en_max_pool", 0 0, L_0x1256b7220;  alias, 1 drivers
v0x1256a3d80_0 .net "img_addr", 5 0, v0x12569d7f0_0;  alias, 1 drivers
v0x1256a3e50_0 .net "img_data", 23 0, v0x12569a500_0;  alias, 1 drivers
v0x1256a3f60_0 .net "kern_addr", 5 0, v0x12569d9d0_0;  alias, 1 drivers
v0x1256a4030_0 .net "kern_addr_mode", 0 0, L_0x1256b70a0;  alias, 1 drivers
v0x1256a4100_0 .net "kern_cols", 2 0, L_0x1256b6a10;  alias, 1 drivers
v0x1256a41d0_0 .net "kern_data", 23 0, v0x12569aef0_0;  alias, 1 drivers
v0x1256a42a0_0 .net "kerns", 2 0, L_0x1256b6cd0;  alias, 1 drivers
v0x1256a4370_0 .net "mask", 2 0, L_0x1256b72c0;  alias, 1 drivers
v0x1256a4400_0 .net "reset", 0 0, L_0x1256b7bd0;  1 drivers
v0x1256a4490_0 .net "result_addr", 5 0, v0x12569dd90_0;  alias, 1 drivers
v0x1256a4620_0 .net "result_cols", 5 0, L_0x1256b7ef0;  1 drivers
v0x1256a46b0_0 .net "result_data", 7 0, v0x12569f120_0;  alias, 1 drivers
v0x1256a4740_0 .net "result_valid", 0 0, v0x12569f690_0;  alias, 1 drivers
v0x1256a47d0_0 .net "shift", 3 0, L_0x1256b6f80;  alias, 1 drivers
v0x1256a4860_0 .net "start", 0 0, L_0x1256b6850;  alias, 1 drivers
v0x1256a4970_0 .net "stride", 5 0, L_0x1256b7dc0;  1 drivers
S_0x12569bbc0 .scope module, "agu_inst" "agu" 7 83, 8 24 0, S_0x12569b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12569bd90 .param/l "COL_WIDTH" 0 8 27, +C4<00000000000000000000000000001000>;
P_0x12569bdd0 .param/l "IMG_ADDR_WIDTH" 0 8 29, +C4<00000000000000000000000000000110>;
P_0x12569be10 .param/l "KERN_CNT_WIDTH" 0 8 28, +C4<00000000000000000000000000000011>;
P_0x12569be50 .param/l "KERN_COL_WIDTH" 0 8 26, +C4<00000000000000000000000000000011>;
P_0x12569be90 .param/l "RSLT_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
v0x12569cbd0_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x12569cc70_0 .var "clr_col_cnt", 0 0;
v0x12569cd10_0 .var "clr_img_addr", 0 0;
v0x12569cda0_0 .var "clr_img_st", 0 0;
v0x12569ce40_0 .var "clr_k_col_cnt", 0 0;
v0x12569cf20_0 .var "clr_kerns_cnt", 0 0;
v0x12569cfb0_0 .net "clr_kerns_cnt_d", 7 0, v0x12569c9b0_0;  1 drivers
v0x12569d060_0 .var "clr_result_addr", 0 0;
v0x12569d0f0_0 .var "col_cnt", 7 0;
v0x12569d220_0 .net "cols", 7 0, L_0x1256b6b30;  alias, 1 drivers
v0x12569d2e0_0 .var "done", 0 0;
v0x12569d370_0 .var "en_col_cnt", 0 0;
v0x12569d400_0 .var "en_img_addr", 0 0;
v0x12569d490_0 .var "en_img_st", 0 0;
v0x12569d520_0 .var "en_k_col_cnt", 0 0;
v0x12569d5b0_0 .var "en_kerns_cnt", 0 0;
v0x12569d650_0 .net "en_result_addr", 0 0, v0x12569f690_0;  alias, 1 drivers
v0x12569d7f0_0 .var "img_addr", 5 0;
v0x12569d8b0_0 .var "img_st", 5 0;
v0x12569d940_0 .var "k_col_cnt", 2 0;
v0x12569d9d0_0 .var "kern_addr", 5 0;
v0x12569da60_0 .net "kern_addr_mode", 0 0, L_0x1256b70a0;  alias, 1 drivers
v0x12569daf0_0 .net "kern_cols", 2 0, L_0x1256b6a10;  alias, 1 drivers
v0x12569dba0_0 .net "kerns", 2 0, L_0x1256b6cd0;  alias, 1 drivers
v0x12569dc50_0 .var "kerns_cnt", 2 0;
v0x12569dce0_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x12569dd90_0 .var "result_addr", 5 0;
v0x12569de30_0 .net "result_cols", 5 0, L_0x1256b7ef0;  alias, 1 drivers
v0x12569dee0_0 .net "start", 0 0, L_0x1256b6850;  alias, 1 drivers
v0x12569df90_0 .var "start_d", 0 0;
v0x12569e020_0 .var "start_pedge", 0 0;
v0x12569e0c0_0 .net "stride", 5 0, L_0x1256b7dc0;  alias, 1 drivers
E_0x12569c230 .event anyedge, v0x12569dd90_0, v0x12569de30_0, v0x12569d650_0;
E_0x12569c2a0 .event anyedge, v0x125699aa0_0, v0x12569df90_0;
E_0x12569c2f0 .event anyedge, v0x125699340_0, v0x12569dc50_0, v0x12569d940_0;
E_0x12569c370 .event anyedge, v0x125699aa0_0;
E_0x12569c3b0 .event anyedge, v0x12569ce40_0;
E_0x12569c430 .event anyedge, v0x12569cc70_0;
E_0x12569c480 .event anyedge, v0x12569dc50_0, v0x125699490_0, v0x12569d5b0_0;
E_0x12569c500 .event anyedge, v0x12569d0f0_0, v0x125698f90_0, v0x12569d370_0;
E_0x12569c560 .event anyedge, v0x12569d940_0, v0x1256993e0_0, v0x125699aa0_0;
S_0x12569c5f0 .scope module, "ser_shift_done" "serial_shift" 8 147, 9 1 0, S_0x12569bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12569c4c0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x12569c910_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x12569c9b0_0 .var "par_out", 7 0;
v0x12569ca50_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x12569cae0_0 .net "ser_in", 0 0, v0x12569cf20_0;  1 drivers
S_0x12569e2f0 .scope module, "datapath_inst" "datapath" 7 111, 10 6 0, S_0x12569b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12569e4c0 .param/l "CLR_DLY" 1 10 167, +C4<00000000000000000000000000000010>;
P_0x12569e500 .param/l "CLR_DLY_WIDTH" 1 10 168, +C4<00000000000000000000000000000011>;
P_0x12569e540 .param/l "DLY_WIDTH" 1 10 151, +C4<00000000000000000000000000010000>;
P_0x12569e580 .param/l "IMG_DWIDTH" 0 10 8, +C4<00000000000000000000000000011000>;
P_0x12569e5c0 .param/l "KERN_DWIDTH" 0 10 9, +C4<00000000000000000000000000011000>;
P_0x12569e600 .param/l "RESULT_DWIDTH" 0 10 10, +C4<00000000000000000000000000001000>;
P_0x12569e640 .param/l "SHFT_WIDTH" 0 10 11, +C4<00000000000000000000000000000100>;
L_0x1256b7a50 .functor OR 1, L_0x1256b7bd0, L_0x1256b79b0, C4<0>, C4<0>;
L_0x1256b7b60 .functor AND 1, v0x1256a28d0_0, L_0x1256b7ac0, C4<1>, C4<1>;
v0x1256a2310_0 .net *"_ivl_13", 0 0, L_0x1256b79b0;  1 drivers
v0x1256a23d0_0 .net *"_ivl_17", 0 0, L_0x1256b7ac0;  1 drivers
v0x1256a2470_0 .var "accum_ovrflow", 0 0;
v0x1256a2540_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a25d0_0 .net "clr_col_cnt", 0 0, v0x12569cc70_0;  alias, 1 drivers
v0x1256a26e0_0 .net "clr_col_cnt_d", 7 0, v0x1256a0e20_0;  1 drivers
v0x1256a2770_0 .net "clr_k_col_cnt", 0 0, v0x12569ce40_0;  alias, 1 drivers
v0x1256a2840_0 .net "clr_k_col_cnt_d", 2 0, v0x1256a14f0_0;  1 drivers
v0x1256a28d0_0 .var "clr_mult_accum", 0 0;
v0x1256a29e0_0 .net "en_max_pool", 0 0, L_0x1256b7220;  alias, 1 drivers
v0x1256a2a70_0 .net "img_data", 23 0, v0x12569a500_0;  alias, 1 drivers
v0x1256a2b00_0 .net "kern_data", 23 0, v0x12569aef0_0;  alias, 1 drivers
v0x1256a2b90_0 .net "mask", 2 0, L_0x1256b72c0;  alias, 1 drivers
v0x1256a2c40_0 .var "mult_accum", 19 0;
v0x1256a2cf0_0 .var "mult_accum_mux", 20 0;
v0x1256a2d80_0 .var "mult_accum_r", 20 0;
v0x1256a2e30_0 .net "mult_out0", 15 0, v0x12569fd10_0;  1 drivers
v0x1256a2ff0_0 .var "mult_out0_r", 15 0;
v0x1256a3080_0 .net "mult_out1", 15 0, v0x1256a0350_0;  1 drivers
v0x1256a3110_0 .var "mult_out1_r", 15 0;
v0x1256a31a0_0 .net "mult_out2", 15 0, v0x1256a0980_0;  1 drivers
v0x1256a3230_0 .var "mult_out2_r", 15 0;
v0x1256a32d0_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x1256a3360_0 .net "result_data", 7 0, v0x12569f120_0;  alias, 1 drivers
v0x1256a3420_0 .net "result_valid", 0 0, v0x12569f690_0;  alias, 1 drivers
v0x1256a34f0_0 .net "shift", 3 0, L_0x1256b6f80;  alias, 1 drivers
v0x1256a35c0_0 .net "shift_out", 7 0, v0x1256a21d0_0;  1 drivers
v0x1256a3690_0 .net "start", 0 0, L_0x1256b6850;  alias, 1 drivers
v0x1256a3720_0 .net "start_d", 15 0, v0x1256a1a20_0;  1 drivers
E_0x12569ead0 .event anyedge, v0x1256a14f0_0, v0x1256a1a20_0;
E_0x12569eb20 .event anyedge, v0x1256a2d80_0;
E_0x12569eb70 .event anyedge, v0x1256a28d0_0, v0x1256a2d80_0;
L_0x1256b74f0 .part v0x12569a500_0, 0, 8;
L_0x1256b7610 .part v0x12569aef0_0, 0, 8;
L_0x1256b7730 .part v0x12569a500_0, 8, 8;
L_0x1256b77d0 .part v0x12569aef0_0, 8, 8;
L_0x1256b7870 .part v0x12569a500_0, 16, 8;
L_0x1256b7910 .part v0x12569aef0_0, 16, 8;
L_0x1256b79b0 .part v0x1256a0e20_0, 3, 1;
L_0x1256b7ac0 .part v0x1256a1a20_0, 2, 1;
S_0x12569ebd0 .scope module, "max_pool_inst" "max_pool" 10 140, 11 12 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12569ed40 .param/l "DWIDTH" 0 11 14, +C4<00000000000000000000000000001000>;
v0x12569efe0_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x12569f080_0 .net "data_in", 7 0, v0x1256a21d0_0;  alias, 1 drivers
v0x12569f120_0 .var "data_out", 7 0;
v0x12569f1b0_0 .var "data_r", 7 0;
v0x12569f240_0 .net "en_maxpool", 0 0, L_0x1256b7220;  alias, 1 drivers
v0x12569f310_0 .var "max_pool_out", 7 0;
v0x12569f3a0_0 .var "max_pool_valid", 0 0;
v0x12569f430_0 .net "reset", 0 0, L_0x1256b7a50;  1 drivers
v0x12569f4d0_0 .var "toggle", 0 0;
v0x12569f5f0_0 .net "valid_in", 0 0, L_0x1256b7b60;  1 drivers
v0x12569f690_0 .var "valid_out", 0 0;
E_0x12569ef30 .event anyedge, v0x12569f4d0_0, v0x12569f5f0_0;
E_0x12569ef90 .event anyedge, v0x12569f1b0_0, v0x12569f080_0;
S_0x12569f7a0 .scope module, "mult_inst0" "mult" 10 58, 12 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12569f970 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12569f9b0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x12569fbb0_0 .net/s "a", 7 0, L_0x1256b74f0;  1 drivers
v0x12569fc70_0 .net/s "b", 7 0, L_0x1256b7610;  1 drivers
v0x12569fd10_0 .var/s "out", 15 0;
E_0x12569fb60 .event anyedge, v0x12569fbb0_0, v0x12569fc70_0;
S_0x12569fdb0 .scope module, "mult_inst1" "mult" 10 70, 12 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12569ff70 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x12569ffb0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x1256a01f0_0 .net/s "a", 7 0, L_0x1256b7730;  1 drivers
v0x1256a02b0_0 .net/s "b", 7 0, L_0x1256b77d0;  1 drivers
v0x1256a0350_0 .var/s "out", 15 0;
E_0x1256a01a0 .event anyedge, v0x1256a01f0_0, v0x1256a02b0_0;
S_0x1256a03f0 .scope module, "mult_inst2" "mult" 10 82, 12 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1256a05b0 .param/l "WIDTH_A" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x1256a05f0 .param/l "WIDTH_B" 0 12 4, +C4<00000000000000000000000000001000>;
v0x1256a0820_0 .net/s "a", 7 0, L_0x1256b7870;  1 drivers
v0x1256a08e0_0 .net/s "b", 7 0, L_0x1256b7910;  1 drivers
v0x1256a0980_0 .var/s "out", 15 0;
E_0x1256a07c0 .event anyedge, v0x1256a0820_0, v0x1256a08e0_0;
S_0x1256a0a20 .scope module, "ser_shift_clr_col" "serial_shift" 10 191, 9 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x1256a0c20 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
v0x1256a0d80_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a0e20_0 .var "par_out", 7 0;
v0x1256a0ec0_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x1256a0f50_0 .net "ser_in", 0 0, v0x12569cc70_0;  alias, 1 drivers
S_0x1256a1010 .scope module, "ser_shift_clr_k_col" "serial_shift" 10 175, 9 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x1256a11d0 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
v0x1256a1350_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a14f0_0 .var "par_out", 2 0;
v0x1256a1580_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x1256a1610_0 .net "ser_in", 0 0, v0x12569ce40_0;  alias, 1 drivers
S_0x1256a16a0 .scope module, "ser_shift_start" "serial_shift" 10 158, 9 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x1256a1810 .param/l "DLY_WIDTH" 0 9 3, +C4<00000000000000000000000000010000>;
v0x1256a1990_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a1a20_0 .var "par_out", 15 0;
v0x1256a1ac0_0 .net "reset", 0 0, L_0x1256b7bd0;  alias, 1 drivers
v0x1256a1bd0_0 .net "ser_in", 0 0, L_0x1256b6850;  alias, 1 drivers
S_0x1256a1c60 .scope module, "shifter_inst" "shifter" 10 128, 13 1 0, S_0x12569e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0x1256a1e20 .param/l "IN_WIDTH" 0 13 3, +C4<00000000000000000000000000010100>;
P_0x1256a1e60 .param/l "OUT_WIDTH" 0 13 5, +C4<00000000000000000000000000001000>;
P_0x1256a1ea0 .param/l "SHFT_WIDTH" 0 13 4, +C4<00000000000000000000000000000100>;
v0x1256a2110_0 .net "in", 19 0, v0x1256a2c40_0;  1 drivers
v0x1256a21d0_0 .var "out", 7 0;
v0x1256a2270_0 .net "shift", 3 0, L_0x1256b6f80;  alias, 1 drivers
E_0x1256a20b0 .event anyedge, v0x125699880_0, v0x1256a2110_0;
S_0x1256a4b00 .scope module, "results_dffram" "dffram" 3 193, 6 1 0, S_0x125697060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x12569b910 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
P_0x12569b950 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x1256a4ef0_0 .net "adr_r", 5 0, L_0x1256b8350;  1 drivers
v0x1256a4fa0_0 .net "adr_w", 5 0, v0x12569dd90_0;  alias, 1 drivers
v0x1256a5040_0 .net "clk", 0 0, L_0x1256b42e0;  alias, 1 drivers
v0x1256a50d0_0 .net "dat_i", 7 0, v0x12569f120_0;  alias, 1 drivers
v0x1256a5160_0 .var "dat_o", 7 0;
v0x1256a5210_0 .var "dat_o2", 7 0;
v0x1256a52c0 .array "r", 63 0, 7 0;
v0x1256a5360_0 .net "we", 0 0, L_0x1256b7e60;  1 drivers
    .scope S_0x125647b00;
T_0 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125664790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125613bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256644b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125664540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256645d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x125664b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x125653c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x125664660_0;
    %assign/vec4 v0x125613bf0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x125664660_0;
    %assign/vec4 v0x1256644b0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x125664660_0;
    %assign/vec4 v0x125664540_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x125664660_0;
    %assign/vec4 v0x1256645d0_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x125647b00;
T_1 ;
    %wait E_0x12565a0e0;
    %load/vec4 v0x125653c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x1256648a0_0;
    %store/vec4 v0x1256646f0_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x125664940_0;
    %store/vec4 v0x1256646f0_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x125664a00_0;
    %store/vec4 v0x1256646f0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x125664a90_0;
    %store/vec4 v0x1256646f0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1256685f0;
T_2 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125668a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1256689b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1256689b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x125668ae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1256689b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x125667bc0;
T_3 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125668e40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x125669940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x125669520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x125669940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x125669940_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x125667bc0;
T_4 ;
    %wait E_0x125668560;
    %load/vec4 v0x125669940_0;
    %load/vec4 v0x125669af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x125669ee0_0;
    %and;
    %store/vec4 v0x125668e40_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x125667bc0;
T_5 ;
    %wait E_0x125668370;
    %load/vec4 v0x125669ee0_0;
    %store/vec4 v0x125669520_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x125667bc0;
T_6 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125668c70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1256690f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x125669370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1256690f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1256690f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x125667bc0;
T_7 ;
    %wait E_0x125668500;
    %load/vec4 v0x1256690f0_0;
    %load/vec4 v0x125669220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x125669370_0;
    %and;
    %store/vec4 v0x125668c70_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x125667bc0;
T_8 ;
    %wait E_0x1256683b0;
    %load/vec4 v0x125668e40_0;
    %store/vec4 v0x125669370_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x125667bc0;
T_9 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125668f20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x125669c50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1256695b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x125669c50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x125669c50_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x125667bc0;
T_10 ;
    %wait E_0x125668480;
    %load/vec4 v0x125669c50_0;
    %load/vec4 v0x125669ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1256695b0_0;
    %and;
    %store/vec4 v0x125668f20_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x125667bc0;
T_11 ;
    %wait E_0x125668430;
    %load/vec4 v0x125668c70_0;
    %store/vec4 v0x1256695b0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x125667bc0;
T_12 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125668da0_0;
    %or;
    %load/vec4 v0x12566a020_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12566a0c0_0;
    %assign/vec4 v0x1256698b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x125669490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1256698b0_0;
    %load/vec4 v0x12566a0c0_0;
    %add;
    %assign/vec4 v0x1256698b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x125667bc0;
T_13 ;
    %wait E_0x125668430;
    %load/vec4 v0x125668c70_0;
    %store/vec4 v0x125668da0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x125667bc0;
T_14 ;
    %wait E_0x1256683b0;
    %load/vec4 v0x125668e40_0;
    %store/vec4 v0x125669490_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x125667bc0;
T_15 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125668da0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1256697f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x125668d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1256698b0_0;
    %assign/vec4 v0x1256697f0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x125669400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x1256697f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x1256697f0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x125667bc0;
T_16 ;
    %wait E_0x1256683b0;
    %load/vec4 v0x125668e40_0;
    %store/vec4 v0x125668d10_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x125667bc0;
T_17 ;
    %wait E_0x125668370;
    %load/vec4 v0x125669ee0_0;
    %store/vec4 v0x125669400_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x125667bc0;
T_18 ;
    %wait E_0x1256682f0;
    %load/vec4 v0x125669a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x125669c50_0;
    %load/vec4 v0x125669940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x125669c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x125669940_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x1256699d0_0, 0, 6;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x125667bc0;
T_19 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125669f90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x125669ee0_0;
    %assign/vec4 v0x125669f90_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x125667bc0;
T_20 ;
    %wait E_0x1256682a0;
    %load/vec4 v0x125669ee0_0;
    %load/vec4 v0x125669f90_0;
    %inv;
    %and;
    %store/vec4 v0x12566a020_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x125667bc0;
T_21 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %load/vec4 v0x125669060_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x125669d90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x125669650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x125669d90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x125669d90_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x125667bc0;
T_22 ;
    %wait E_0x125668230;
    %load/vec4 v0x125669d90_0;
    %load/vec4 v0x125669e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x125669650_0;
    %and;
    %store/vec4 v0x125669060_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x125667bc0;
T_23 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125669ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1256692e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x125668fb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1256692e0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12566b7a0;
T_24 ;
    %wait E_0x12566bb60;
    %load/vec4 v0x12566bbb0_0;
    %pad/s 16;
    %load/vec4 v0x12566bc70_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12566bd10_0, 0, 16;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12566bdb0;
T_25 ;
    %wait E_0x12566c1a0;
    %load/vec4 v0x12566c1f0_0;
    %pad/s 16;
    %load/vec4 v0x12566c2b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12566c350_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12566c3f0;
T_26 ;
    %wait E_0x12566c7c0;
    %load/vec4 v0x12566c820_0;
    %pad/s 16;
    %load/vec4 v0x12566c8e0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12566c980_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x12566dc60;
T_27 ;
    %wait E_0x12566e0b0;
    %load/vec4 v0x12566e270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %jmp T_27.13;
T_27.0 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.1 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.2 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.3 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.4 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.5 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.6 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.7 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.8 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.9 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.10 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.11 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x12566e110_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12566e1d0_0, 0, 8;
    %jmp T_27.13;
T_27.13 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x12566abd0;
T_28 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12566b1b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12566b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x12566b080_0;
    %assign/vec4 v0x12566b1b0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12566abd0;
T_29 ;
    %wait E_0x12566af90;
    %load/vec4 v0x12566b080_0;
    %load/vec4 v0x12566b1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x12566b1b0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x12566b080_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v0x12566b310_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x12566abd0;
T_30 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566b430_0;
    %load/vec4 v0x12566b240_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12566b4d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x12566b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x12566b4d0_0;
    %inv;
    %assign/vec4 v0x12566b4d0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12566abd0;
T_31 ;
    %wait E_0x12566af30;
    %load/vec4 v0x12566b4d0_0;
    %load/vec4 v0x12566b5f0_0;
    %and;
    %assign/vec4 v0x12566b3a0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12566abd0;
T_32 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566b430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12566b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12566b690_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x12566b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x12566b310_0;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %load/vec4 v0x12566b080_0;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %assign/vec4 v0x12566b120_0, 0;
    %load/vec4 v0x12566b240_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.4, 8;
    %load/vec4 v0x12566b3a0_0;
    %jmp/1 T_32.5, 8;
T_32.4 ; End of true expr.
    %load/vec4 v0x12566b5f0_0;
    %jmp/0 T_32.5, 8;
 ; End of false expr.
    %blend;
T_32.5;
    %assign/vec4 v0x12566b690_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12566d6a0;
T_33 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12566da20_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12566da20_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12566dbd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12566da20_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12566d010;
T_34 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12566d4f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12566d4f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12566d610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12566d4f0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12566ca20;
T_35 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12566ce20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12566ce20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12566cf50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12566ce20_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12566a2f0;
T_36 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12566eff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12566f110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12566f230_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12566eb90_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12566ee30_0;
    %and;
    %assign/vec4 v0x12566eff0_0, 0;
    %load/vec4 v0x12566eb90_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12566f080_0;
    %and;
    %assign/vec4 v0x12566f110_0, 0;
    %load/vec4 v0x12566eb90_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12566f1a0_0;
    %and;
    %assign/vec4 v0x12566f230_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x12566a2f0;
T_37 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12566ed80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12566ecf0_0;
    %load/vec4 v0x12566eff0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12566eff0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12566f110_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12566f110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12566f230_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12566f230_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12566ed80_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12566a2f0;
T_38 ;
    %wait E_0x12566ab70;
    %load/vec4 v0x12566e8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x12566ed80_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x12566ecf0_0, 0, 21;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12566a2f0;
T_39 ;
    %wait E_0x12566ab20;
    %load/vec4 v0x12566ed80_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12566ec40_0, 0, 20;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12566a2f0;
T_40 ;
    %wait E_0x12565a740;
    %load/vec4 v0x12566f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12566e470_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12566ed80_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12566ed80_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12566f720_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12566e470_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12566a2f0;
T_41 ;
    %wait E_0x12566aad0;
    %load/vec4 v0x12566e840_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12566f720_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12566e8d0_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x125665de0;
T_42 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125666650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1256663a0_0;
    %load/vec4 v0x125666270_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1256665b0, 0, 4;
T_42.0 ;
    %load/vec4 v0x125666270_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256665b0, 4;
    %assign/vec4 v0x125666430_0, 0;
    %load/vec4 v0x1256661c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256665b0, 4;
    %assign/vec4 v0x125666500_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1256667a0;
T_43 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125667040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x125666db0_0;
    %load/vec4 v0x125666c80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125666fa0, 0, 4;
T_43.0 ;
    %load/vec4 v0x125666c80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125666fa0, 4;
    %assign/vec4 v0x125666e40_0, 0;
    %load/vec4 v0x125666bd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125666fa0, 4;
    %assign/vec4 v0x125666ef0_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x125670b00;
T_44 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125671360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1256710d0_0;
    %load/vec4 v0x125670fa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1256712c0, 0, 4;
T_44.0 ;
    %load/vec4 v0x125670fa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256712c0, 4;
    %assign/vec4 v0x125671160_0, 0;
    %load/vec4 v0x125670ef0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256712c0, 4;
    %assign/vec4 v0x125671210_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x125646c50;
T_45 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125673660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125673510_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x125673f50_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x125672df0_0;
    %assign/vec4 v0x125673510_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x125673f50_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %load/vec4 v0x125672e80_0;
    %pad/u 32;
    %assign/vec4 v0x125673510_0, 0;
T_45.4 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x125646c50;
T_46 ;
    %wait E_0x12565a740;
    %load/vec4 v0x125673660_0;
    %load/vec4 v0x1256735c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1256735c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x125673d10_0;
    %load/vec4 v0x1256735c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1256735c0_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x125675280;
T_47 ;
    %wait E_0x125675710;
    %load/vec4 v0x125675ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256758c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125675950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256759e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125675ab0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x125676030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x125675760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.4 ;
    %load/vec4 v0x125675b50_0;
    %assign/vec4 v0x1256758c0_0, 0;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v0x125675b50_0;
    %assign/vec4 v0x125675950_0, 0;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v0x125675b50_0;
    %assign/vec4 v0x1256759e0_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v0x125675b50_0;
    %assign/vec4 v0x125675ab0_0, 0;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x125675280;
T_48 ;
    %wait E_0x1256756a0;
    %load/vec4 v0x125675760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0x125675db0_0;
    %store/vec4 v0x125675bf0_0, 0, 32;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0x125675e50_0;
    %store/vec4 v0x125675bf0_0, 0, 32;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0x125675f10_0;
    %store/vec4 v0x125675bf0_0, 0, 32;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x125675fa0_0;
    %store/vec4 v0x125675bf0_0, 0, 32;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x125679b30;
T_49 ;
    %wait E_0x125675710;
    %load/vec4 v0x125679f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x125679ef0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x125679ef0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12567a020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x125679ef0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x125679100;
T_50 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a380_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12567ae80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x12567aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x12567ae80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12567ae80_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x125679100;
T_51 ;
    %wait E_0x125679aa0;
    %load/vec4 v0x12567ae80_0;
    %load/vec4 v0x12567b030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12567b420_0;
    %and;
    %store/vec4 v0x12567a380_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x125679100;
T_52 ;
    %wait E_0x1256798b0;
    %load/vec4 v0x12567b420_0;
    %store/vec4 v0x12567aa60_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x125679100;
T_53 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a1b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12567a630_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x12567a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x12567a630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12567a630_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x125679100;
T_54 ;
    %wait E_0x125679a40;
    %load/vec4 v0x12567a630_0;
    %load/vec4 v0x12567a760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12567a8b0_0;
    %and;
    %store/vec4 v0x12567a1b0_0, 0, 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x125679100;
T_55 ;
    %wait E_0x1256798f0;
    %load/vec4 v0x12567a380_0;
    %store/vec4 v0x12567a8b0_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x125679100;
T_56 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a460_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12567b190_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x12567aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x12567b190_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12567b190_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x125679100;
T_57 ;
    %wait E_0x1256799c0;
    %load/vec4 v0x12567b190_0;
    %load/vec4 v0x12567b0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12567aaf0_0;
    %and;
    %store/vec4 v0x12567a460_0, 0, 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x125679100;
T_58 ;
    %wait E_0x125679970;
    %load/vec4 v0x12567a1b0_0;
    %store/vec4 v0x12567aaf0_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x125679100;
T_59 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a2e0_0;
    %or;
    %load/vec4 v0x12567b560_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x12567b600_0;
    %assign/vec4 v0x12567adf0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x12567a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x12567adf0_0;
    %load/vec4 v0x12567b600_0;
    %add;
    %assign/vec4 v0x12567adf0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x125679100;
T_60 ;
    %wait E_0x125679970;
    %load/vec4 v0x12567a1b0_0;
    %store/vec4 v0x12567a2e0_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x125679100;
T_61 ;
    %wait E_0x1256798f0;
    %load/vec4 v0x12567a380_0;
    %store/vec4 v0x12567a9d0_0, 0, 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x125679100;
T_62 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a2e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12567ad30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x12567a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x12567adf0_0;
    %assign/vec4 v0x12567ad30_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x12567a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %load/vec4 v0x12567ad30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12567ad30_0, 0;
T_62.4 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x125679100;
T_63 ;
    %wait E_0x1256798f0;
    %load/vec4 v0x12567a380_0;
    %store/vec4 v0x12567a250_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x125679100;
T_64 ;
    %wait E_0x1256798b0;
    %load/vec4 v0x12567b420_0;
    %store/vec4 v0x12567a940_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x125679100;
T_65 ;
    %wait E_0x125679830;
    %load/vec4 v0x12567afa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %load/vec4 v0x12567b190_0;
    %load/vec4 v0x12567ae80_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12567b190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12567ae80_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x12567af10_0, 0, 6;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x125679100;
T_66 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12567b4d0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x12567b420_0;
    %assign/vec4 v0x12567b4d0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x125679100;
T_67 ;
    %wait E_0x1256797e0;
    %load/vec4 v0x12567b420_0;
    %load/vec4 v0x12567b4d0_0;
    %inv;
    %and;
    %store/vec4 v0x12567b560_0, 0, 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x125679100;
T_68 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %load/vec4 v0x12567a5a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12567b2d0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x12567ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x12567b2d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12567b2d0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x125679100;
T_69 ;
    %wait E_0x125679770;
    %load/vec4 v0x12567b2d0_0;
    %load/vec4 v0x12567b370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12567ab90_0;
    %and;
    %store/vec4 v0x12567a5a0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x125679100;
T_70 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12567a820_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x12567a4f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12567a820_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x12567cce0;
T_71 ;
    %wait E_0x12567d0a0;
    %load/vec4 v0x12567d0f0_0;
    %pad/s 16;
    %load/vec4 v0x12567d1b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12567d250_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x12567d2f0;
T_72 ;
    %wait E_0x12567d6e0;
    %load/vec4 v0x12567d730_0;
    %pad/s 16;
    %load/vec4 v0x12567d7f0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12567d890_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12567d930;
T_73 ;
    %wait E_0x12567dd00;
    %load/vec4 v0x12567dd60_0;
    %pad/s 16;
    %load/vec4 v0x12567de20_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12567dec0_0, 0, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x12567f1a0;
T_74 ;
    %wait E_0x12567f5f0;
    %load/vec4 v0x12567f7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_74.12, 6;
    %jmp T_74.13;
T_74.0 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.1 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.2 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.3 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.4 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.5 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.6 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.7 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.8 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.9 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.10 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.11 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.12 ;
    %load/vec4 v0x12567f650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x12567f710_0, 0, 8;
    %jmp T_74.13;
T_74.13 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x12567c110;
T_75 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12567c6f0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x12567cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x12567c5c0_0;
    %assign/vec4 v0x12567c6f0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x12567c110;
T_76 ;
    %wait E_0x12567c4d0;
    %load/vec4 v0x12567c5c0_0;
    %load/vec4 v0x12567c6f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x12567c6f0_0;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x12567c5c0_0;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %assign/vec4 v0x12567c850_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x12567c110;
T_77 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567c970_0;
    %load/vec4 v0x12567c780_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12567ca10_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x12567cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x12567ca10_0;
    %inv;
    %assign/vec4 v0x12567ca10_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12567c110;
T_78 ;
    %wait E_0x12567c470;
    %load/vec4 v0x12567ca10_0;
    %load/vec4 v0x12567cb30_0;
    %and;
    %assign/vec4 v0x12567c8e0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x12567c110;
T_79 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12567c660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12567cbd0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x12567c780_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.2, 8;
    %load/vec4 v0x12567c850_0;
    %jmp/1 T_79.3, 8;
T_79.2 ; End of true expr.
    %load/vec4 v0x12567c5c0_0;
    %jmp/0 T_79.3, 8;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x12567c660_0, 0;
    %load/vec4 v0x12567c780_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %load/vec4 v0x12567c8e0_0;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x12567cb30_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %assign/vec4 v0x12567cbd0_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x12567ebe0;
T_80 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12567ef60_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x12567ef60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12567f110_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12567ef60_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x12567e550;
T_81 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12567ea30_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x12567ea30_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12567eb50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12567ea30_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12567df60;
T_82 ;
    %wait E_0x125675710;
    %load/vec4 v0x12567e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12567e360_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x12567e360_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12567e490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12567e360_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x12567b830;
T_83 ;
    %wait E_0x125675710;
    %load/vec4 v0x125680810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125680530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125680650_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125680770_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x1256800d0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x125680370_0;
    %and;
    %assign/vec4 v0x125680530_0, 0;
    %load/vec4 v0x1256800d0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1256805c0_0;
    %and;
    %assign/vec4 v0x125680650_0, 0;
    %load/vec4 v0x1256800d0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1256806e0_0;
    %and;
    %assign/vec4 v0x125680770_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x12567b830;
T_84 ;
    %wait E_0x125675710;
    %load/vec4 v0x125680810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1256802c0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x125680230_0;
    %load/vec4 v0x125680530_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125680530_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x125680650_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125680650_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x125680770_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125680770_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1256802c0_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x12567b830;
T_85 ;
    %wait E_0x12567c0b0;
    %load/vec4 v0x12567fe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x1256802c0_0;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x125680230_0, 0, 21;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x12567b830;
T_86 ;
    %wait E_0x12567c060;
    %load/vec4 v0x1256802c0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x125680180_0, 0, 20;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x12567b830;
T_87 ;
    %wait E_0x125675710;
    %load/vec4 v0x125680810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12567f9b0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x1256802c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1256802c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x125680c60_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12567f9b0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x12567b830;
T_88 ;
    %wait E_0x12567c010;
    %load/vec4 v0x12567fd80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x125680c60_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12567fe10_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x125677320;
T_89 ;
    %wait E_0x125675710;
    %load/vec4 v0x125677b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x1256778e0_0;
    %load/vec4 v0x1256777b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125677af0, 0, 4;
T_89.0 ;
    %load/vec4 v0x1256777b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125677af0, 4;
    %assign/vec4 v0x125677970_0, 0;
    %load/vec4 v0x125677700_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125677af0, 4;
    %assign/vec4 v0x125677a40_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x125677ce0;
T_90 ;
    %wait E_0x125675710;
    %load/vec4 v0x125678580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x1256782f0_0;
    %load/vec4 v0x1256781c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1256784e0, 0, 4;
T_90.0 ;
    %load/vec4 v0x1256781c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256784e0, 4;
    %assign/vec4 v0x125678380_0, 0;
    %load/vec4 v0x125678110_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256784e0, 4;
    %assign/vec4 v0x125678430_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x125682040;
T_91 ;
    %wait E_0x125675710;
    %load/vec4 v0x1256828a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x125682610_0;
    %load/vec4 v0x1256824e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125682800, 0, 4;
T_91.0 ;
    %load/vec4 v0x1256824e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125682800, 4;
    %assign/vec4 v0x1256826a0_0, 0;
    %load/vec4 v0x125682430_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125682800, 4;
    %assign/vec4 v0x125682750_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x125674560;
T_92 ;
    %wait E_0x125675710;
    %load/vec4 v0x125684ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125684a50_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x125685490_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.2, 4;
    %load/vec4 v0x125684330_0;
    %assign/vec4 v0x125684a50_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x125685490_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_92.4, 4;
    %load/vec4 v0x1256843c0_0;
    %pad/u 32;
    %assign/vec4 v0x125684a50_0, 0;
T_92.4 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x125674560;
T_93 ;
    %wait E_0x125675710;
    %load/vec4 v0x125684ba0_0;
    %load/vec4 v0x125684b00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125684b00_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x125685250_0;
    %load/vec4 v0x125684b00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125684b00_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x1256867a0;
T_94 ;
    %wait E_0x125686c40;
    %load/vec4 v0x1256871d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125686df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125686e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125686f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125686fe0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x125687560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x125686c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %jmp T_94.8;
T_94.4 ;
    %load/vec4 v0x125687080_0;
    %assign/vec4 v0x125686df0_0, 0;
    %jmp T_94.8;
T_94.5 ;
    %load/vec4 v0x125687080_0;
    %assign/vec4 v0x125686e80_0, 0;
    %jmp T_94.8;
T_94.6 ;
    %load/vec4 v0x125687080_0;
    %assign/vec4 v0x125686f10_0, 0;
    %jmp T_94.8;
T_94.7 ;
    %load/vec4 v0x125687080_0;
    %assign/vec4 v0x125686fe0_0, 0;
    %jmp T_94.8;
T_94.8 ;
    %pop/vec4 1;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x1256867a0;
T_95 ;
    %wait E_0x125686bc0;
    %load/vec4 v0x125686c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %jmp T_95.4;
T_95.0 ;
    %load/vec4 v0x1256872e0_0;
    %store/vec4 v0x125687120_0, 0, 32;
    %jmp T_95.4;
T_95.1 ;
    %load/vec4 v0x125687380_0;
    %store/vec4 v0x125687120_0, 0, 32;
    %jmp T_95.4;
T_95.2 ;
    %load/vec4 v0x125687440_0;
    %store/vec4 v0x125687120_0, 0, 32;
    %jmp T_95.4;
T_95.3 ;
    %load/vec4 v0x1256874d0_0;
    %store/vec4 v0x125687120_0, 0, 32;
    %jmp T_95.4;
T_95.4 ;
    %pop/vec4 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x12568b020;
T_96 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12568b3e0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x12568b3e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12568b510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12568b3e0_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x12568a5f0;
T_97 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568b870_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12568c370_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x12568bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x12568c370_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12568c370_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x12568a5f0;
T_98 ;
    %wait E_0x12568af90;
    %load/vec4 v0x12568c370_0;
    %load/vec4 v0x12568c520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12568c910_0;
    %and;
    %store/vec4 v0x12568b870_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x12568a5f0;
T_99 ;
    %wait E_0x12568ada0;
    %load/vec4 v0x12568c910_0;
    %store/vec4 v0x12568bf50_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x12568a5f0;
T_100 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568b6a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12568bb20_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x12568bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x12568bb20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12568bb20_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x12568a5f0;
T_101 ;
    %wait E_0x12568af30;
    %load/vec4 v0x12568bb20_0;
    %load/vec4 v0x12568bc50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12568bda0_0;
    %and;
    %store/vec4 v0x12568b6a0_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x12568a5f0;
T_102 ;
    %wait E_0x12568ade0;
    %load/vec4 v0x12568b870_0;
    %store/vec4 v0x12568bda0_0, 0, 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x12568a5f0;
T_103 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568b950_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12568c680_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x12568bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x12568c680_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12568c680_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x12568a5f0;
T_104 ;
    %wait E_0x12568aeb0;
    %load/vec4 v0x12568c680_0;
    %load/vec4 v0x12568c5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12568bfe0_0;
    %and;
    %store/vec4 v0x12568b950_0, 0, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x12568a5f0;
T_105 ;
    %wait E_0x12568ae60;
    %load/vec4 v0x12568b6a0_0;
    %store/vec4 v0x12568bfe0_0, 0, 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x12568a5f0;
T_106 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568b7d0_0;
    %or;
    %load/vec4 v0x12568ca50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x12568caf0_0;
    %assign/vec4 v0x12568c2e0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x12568bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x12568c2e0_0;
    %load/vec4 v0x12568caf0_0;
    %add;
    %assign/vec4 v0x12568c2e0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x12568a5f0;
T_107 ;
    %wait E_0x12568ae60;
    %load/vec4 v0x12568b6a0_0;
    %store/vec4 v0x12568b7d0_0, 0, 1;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x12568a5f0;
T_108 ;
    %wait E_0x12568ade0;
    %load/vec4 v0x12568b870_0;
    %store/vec4 v0x12568bec0_0, 0, 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x12568a5f0;
T_109 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568b7d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12568c220_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x12568b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x12568c2e0_0;
    %assign/vec4 v0x12568c220_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x12568be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x12568c220_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12568c220_0, 0;
T_109.4 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x12568a5f0;
T_110 ;
    %wait E_0x12568ade0;
    %load/vec4 v0x12568b870_0;
    %store/vec4 v0x12568b740_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x12568a5f0;
T_111 ;
    %wait E_0x12568ada0;
    %load/vec4 v0x12568c910_0;
    %store/vec4 v0x12568be30_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x12568a5f0;
T_112 ;
    %wait E_0x12568ad20;
    %load/vec4 v0x12568c490_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %load/vec4 v0x12568c680_0;
    %load/vec4 v0x12568c370_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12568c680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12568c370_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x12568c400_0, 0, 6;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x12568a5f0;
T_113 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12568c9c0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x12568c910_0;
    %assign/vec4 v0x12568c9c0_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x12568a5f0;
T_114 ;
    %wait E_0x12568acd0;
    %load/vec4 v0x12568c910_0;
    %load/vec4 v0x12568c9c0_0;
    %inv;
    %and;
    %store/vec4 v0x12568ca50_0, 0, 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x12568a5f0;
T_115 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %load/vec4 v0x12568ba90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12568c7c0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x12568c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x12568c7c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12568c7c0_0, 0;
T_115.2 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x12568a5f0;
T_116 ;
    %wait E_0x12568ac60;
    %load/vec4 v0x12568c7c0_0;
    %load/vec4 v0x12568c860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12568c080_0;
    %and;
    %store/vec4 v0x12568ba90_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x12568a5f0;
T_117 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12568bd10_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x12568b9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12568bd10_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x12568e1d0;
T_118 ;
    %wait E_0x12568e590;
    %load/vec4 v0x12568e5e0_0;
    %pad/s 16;
    %load/vec4 v0x12568e6a0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12568e740_0, 0, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x12568e7e0;
T_119 ;
    %wait E_0x12568ebd0;
    %load/vec4 v0x12568ec20_0;
    %pad/s 16;
    %load/vec4 v0x12568ece0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12568ed80_0, 0, 16;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x12568ee20;
T_120 ;
    %wait E_0x12568f1f0;
    %load/vec4 v0x12568f250_0;
    %pad/s 16;
    %load/vec4 v0x12568f310_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12568f3b0_0, 0, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x125690690;
T_121 ;
    %wait E_0x125690ae0;
    %load/vec4 v0x125690ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_121.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_121.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_121.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_121.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_121.12, 6;
    %jmp T_121.13;
T_121.0 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.1 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.2 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.3 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.4 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.5 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.6 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.7 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.8 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.9 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.10 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.11 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.12 ;
    %load/vec4 v0x125690b40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x125690c00_0, 0, 8;
    %jmp T_121.13;
T_121.13 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x12568d600;
T_122 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12568dbe0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x12568e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x12568dab0_0;
    %assign/vec4 v0x12568dbe0_0, 0;
T_122.2 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x12568d600;
T_123 ;
    %wait E_0x12568d9c0;
    %load/vec4 v0x12568dab0_0;
    %load/vec4 v0x12568dbe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x12568dbe0_0;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x12568dab0_0;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %assign/vec4 v0x12568dd40_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x12568d600;
T_124 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568de60_0;
    %load/vec4 v0x12568dc70_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12568df00_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x12568e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x12568df00_0;
    %inv;
    %assign/vec4 v0x12568df00_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x12568d600;
T_125 ;
    %wait E_0x12568d960;
    %load/vec4 v0x12568df00_0;
    %load/vec4 v0x12568e020_0;
    %and;
    %assign/vec4 v0x12568ddd0_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x12568d600;
T_126 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12568db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12568e0c0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x12568dc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.2, 8;
    %load/vec4 v0x12568dd40_0;
    %jmp/1 T_126.3, 8;
T_126.2 ; End of true expr.
    %load/vec4 v0x12568dab0_0;
    %jmp/0 T_126.3, 8;
 ; End of false expr.
    %blend;
T_126.3;
    %assign/vec4 v0x12568db50_0, 0;
    %load/vec4 v0x12568dc70_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.4, 8;
    %load/vec4 v0x12568ddd0_0;
    %jmp/1 T_126.5, 8;
T_126.4 ; End of true expr.
    %load/vec4 v0x12568e020_0;
    %jmp/0 T_126.5, 8;
 ; End of false expr.
    %blend;
T_126.5;
    %assign/vec4 v0x12568e0c0_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1256900d0;
T_127 ;
    %wait E_0x125686c40;
    %load/vec4 v0x1256904f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125690450_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x125690450_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x125690600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x125690450_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x12568fa40;
T_128 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12568ff20_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x12568ff20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x125690040_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12568ff20_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x12568f450;
T_129 ;
    %wait E_0x125686c40;
    %load/vec4 v0x12568f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12568f850_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x12568f850_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12568f980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12568f850_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x12568cd20;
T_130 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125691d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125691a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125691b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x125691c60_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x1256915c0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x125691860_0;
    %and;
    %assign/vec4 v0x125691a20_0, 0;
    %load/vec4 v0x1256915c0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x125691ab0_0;
    %and;
    %assign/vec4 v0x125691b40_0, 0;
    %load/vec4 v0x1256915c0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x125691bd0_0;
    %and;
    %assign/vec4 v0x125691c60_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x12568cd20;
T_131 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125691d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1256917b0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x125691720_0;
    %load/vec4 v0x125691a20_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125691a20_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x125691b40_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125691b40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x125691c60_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x125691c60_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1256917b0_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x12568cd20;
T_132 ;
    %wait E_0x12568d5a0;
    %load/vec4 v0x125691300_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x1256917b0_0;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x125691720_0, 0, 21;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x12568cd20;
T_133 ;
    %wait E_0x12568d550;
    %load/vec4 v0x1256917b0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x125691670_0, 0, 20;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x12568cd20;
T_134 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125691d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125690ea0_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x1256917b0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1256917b0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x125692150_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125690ea0_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x12568cd20;
T_135 ;
    %wait E_0x12568d500;
    %load/vec4 v0x125691270_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x125692150_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x125691300_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x125688810;
T_136 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125689080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x125688dd0_0;
    %load/vec4 v0x125688ca0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125688fe0, 0, 4;
T_136.0 ;
    %load/vec4 v0x125688ca0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125688fe0, 4;
    %assign/vec4 v0x125688e60_0, 0;
    %load/vec4 v0x125688bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125688fe0, 4;
    %assign/vec4 v0x125688f30_0, 0;
    %jmp T_136;
    .thread T_136;
    .scope S_0x1256891d0;
T_137 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125689a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x1256897e0_0;
    %load/vec4 v0x1256896b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1256899d0, 0, 4;
T_137.0 ;
    %load/vec4 v0x1256896b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256899d0, 4;
    %assign/vec4 v0x125689870_0, 0;
    %load/vec4 v0x125689600_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256899d0, 4;
    %assign/vec4 v0x125689920_0, 0;
    %jmp T_137;
    .thread T_137;
    .scope S_0x125693530;
T_138 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125693d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v0x125693b00_0;
    %load/vec4 v0x1256939d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125693cf0, 0, 4;
T_138.0 ;
    %load/vec4 v0x1256939d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125693cf0, 4;
    %assign/vec4 v0x125693b90_0, 0;
    %load/vec4 v0x125693920_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x125693cf0, 4;
    %assign/vec4 v0x125693c40_0, 0;
    %jmp T_138;
    .thread T_138;
    .scope S_0x125685a80;
T_139 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125696090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125695f40_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x1256969c0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_139.2, 4;
    %load/vec4 v0x125695820_0;
    %assign/vec4 v0x125695f40_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x1256969c0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_139.4, 4;
    %load/vec4 v0x1256958b0_0;
    %pad/u 32;
    %assign/vec4 v0x125695f40_0, 0;
T_139.4 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x125685a80;
T_140 ;
    %wait E_0x125686c40;
    %load/vec4 v0x125696090_0;
    %load/vec4 v0x125695ff0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125695ff0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x125696740_0;
    %load/vec4 v0x125695ff0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125695ff0_0, 0;
T_140.2 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x125697d60;
T_141 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256987a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256983c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125698450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256984e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256985b0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x125698b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x125698260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %jmp T_141.8;
T_141.4 ;
    %load/vec4 v0x125698650_0;
    %assign/vec4 v0x1256983c0_0, 0;
    %jmp T_141.8;
T_141.5 ;
    %load/vec4 v0x125698650_0;
    %assign/vec4 v0x125698450_0, 0;
    %jmp T_141.8;
T_141.6 ;
    %load/vec4 v0x125698650_0;
    %assign/vec4 v0x1256984e0_0, 0;
    %jmp T_141.8;
T_141.7 ;
    %load/vec4 v0x125698650_0;
    %assign/vec4 v0x1256985b0_0, 0;
    %jmp T_141.8;
T_141.8 ;
    %pop/vec4 1;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x125697d60;
T_142 ;
    %wait E_0x125698190;
    %load/vec4 v0x125698260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %jmp T_142.4;
T_142.0 ;
    %load/vec4 v0x1256988b0_0;
    %store/vec4 v0x1256986f0_0, 0, 32;
    %jmp T_142.4;
T_142.1 ;
    %load/vec4 v0x125698950_0;
    %store/vec4 v0x1256986f0_0, 0, 32;
    %jmp T_142.4;
T_142.2 ;
    %load/vec4 v0x125698a10_0;
    %store/vec4 v0x1256986f0_0, 0, 32;
    %jmp T_142.4;
T_142.3 ;
    %load/vec4 v0x125698aa0_0;
    %store/vec4 v0x1256986f0_0, 0, 32;
    %jmp T_142.4;
T_142.4 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x12569c5f0;
T_143 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12569c9b0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x12569c9b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12569cae0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12569c9b0_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x12569bbc0;
T_144 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569ce40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12569d940_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x12569d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %load/vec4 v0x12569d940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12569d940_0, 0;
T_144.2 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x12569bbc0;
T_145 ;
    %wait E_0x12569c560;
    %load/vec4 v0x12569d940_0;
    %load/vec4 v0x12569daf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12569dee0_0;
    %and;
    %store/vec4 v0x12569ce40_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x12569bbc0;
T_146 ;
    %wait E_0x12569c370;
    %load/vec4 v0x12569dee0_0;
    %store/vec4 v0x12569d520_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x12569bbc0;
T_147 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569cc70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12569d0f0_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x12569d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %load/vec4 v0x12569d0f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12569d0f0_0, 0;
T_147.2 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x12569bbc0;
T_148 ;
    %wait E_0x12569c500;
    %load/vec4 v0x12569d0f0_0;
    %load/vec4 v0x12569d220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12569d370_0;
    %and;
    %store/vec4 v0x12569cc70_0, 0, 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x12569bbc0;
T_149 ;
    %wait E_0x12569c3b0;
    %load/vec4 v0x12569ce40_0;
    %store/vec4 v0x12569d370_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x12569bbc0;
T_150 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569cf20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12569dc50_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x12569d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x12569dc50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12569dc50_0, 0;
T_150.2 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x12569bbc0;
T_151 ;
    %wait E_0x12569c480;
    %load/vec4 v0x12569dc50_0;
    %load/vec4 v0x12569dba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12569d5b0_0;
    %and;
    %store/vec4 v0x12569cf20_0, 0, 1;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x12569bbc0;
T_152 ;
    %wait E_0x12569c430;
    %load/vec4 v0x12569cc70_0;
    %store/vec4 v0x12569d5b0_0, 0, 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x12569bbc0;
T_153 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569cda0_0;
    %or;
    %load/vec4 v0x12569e020_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x12569e0c0_0;
    %assign/vec4 v0x12569d8b0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x12569d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x12569d8b0_0;
    %load/vec4 v0x12569e0c0_0;
    %add;
    %assign/vec4 v0x12569d8b0_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x12569bbc0;
T_154 ;
    %wait E_0x12569c430;
    %load/vec4 v0x12569cc70_0;
    %store/vec4 v0x12569cda0_0, 0, 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x12569bbc0;
T_155 ;
    %wait E_0x12569c3b0;
    %load/vec4 v0x12569ce40_0;
    %store/vec4 v0x12569d490_0, 0, 1;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x12569bbc0;
T_156 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569cda0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12569d7f0_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x12569cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x12569d8b0_0;
    %assign/vec4 v0x12569d7f0_0, 0;
    %jmp T_156.3;
T_156.2 ;
    %load/vec4 v0x12569d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.4, 8;
    %load/vec4 v0x12569d7f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12569d7f0_0, 0;
T_156.4 ;
T_156.3 ;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x12569bbc0;
T_157 ;
    %wait E_0x12569c3b0;
    %load/vec4 v0x12569ce40_0;
    %store/vec4 v0x12569cd10_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x12569bbc0;
T_158 ;
    %wait E_0x12569c370;
    %load/vec4 v0x12569dee0_0;
    %store/vec4 v0x12569d400_0, 0, 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x12569bbc0;
T_159 ;
    %wait E_0x12569c2f0;
    %load/vec4 v0x12569da60_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %load/vec4 v0x12569dc50_0;
    %load/vec4 v0x12569d940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12569dc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12569d940_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x12569d9d0_0, 0, 6;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x12569bbc0;
T_160 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12569df90_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x12569dee0_0;
    %assign/vec4 v0x12569df90_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x12569bbc0;
T_161 ;
    %wait E_0x12569c2a0;
    %load/vec4 v0x12569dee0_0;
    %load/vec4 v0x12569df90_0;
    %inv;
    %and;
    %store/vec4 v0x12569e020_0, 0, 1;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x12569bbc0;
T_162 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %load/vec4 v0x12569d060_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12569dd90_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x12569d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %load/vec4 v0x12569dd90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x12569dd90_0, 0;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x12569bbc0;
T_163 ;
    %wait E_0x12569c230;
    %load/vec4 v0x12569dd90_0;
    %load/vec4 v0x12569de30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12569d650_0;
    %and;
    %store/vec4 v0x12569d060_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x12569bbc0;
T_164 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12569d2e0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x12569cfb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12569d2e0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x12569f7a0;
T_165 ;
    %wait E_0x12569fb60;
    %load/vec4 v0x12569fbb0_0;
    %pad/s 16;
    %load/vec4 v0x12569fc70_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x12569fd10_0, 0, 16;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x12569fdb0;
T_166 ;
    %wait E_0x1256a01a0;
    %load/vec4 v0x1256a01f0_0;
    %pad/s 16;
    %load/vec4 v0x1256a02b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1256a0350_0, 0, 16;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x1256a03f0;
T_167 ;
    %wait E_0x1256a07c0;
    %load/vec4 v0x1256a0820_0;
    %pad/s 16;
    %load/vec4 v0x1256a08e0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0x1256a0980_0, 0, 16;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x1256a1c60;
T_168 ;
    %wait E_0x1256a20b0;
    %load/vec4 v0x1256a2270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_168.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_168.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_168.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_168.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_168.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_168.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_168.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_168.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_168.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_168.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_168.12, 6;
    %jmp T_168.13;
T_168.0 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.1 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.2 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.3 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.4 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.5 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.6 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.7 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.8 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.9 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.10 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.11 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.12 ;
    %load/vec4 v0x1256a2110_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1256a21d0_0, 0, 8;
    %jmp T_168.13;
T_168.13 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x12569ebd0;
T_169 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12569f1b0_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x12569f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x12569f080_0;
    %assign/vec4 v0x12569f1b0_0, 0;
T_169.2 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x12569ebd0;
T_170 ;
    %wait E_0x12569ef90;
    %load/vec4 v0x12569f080_0;
    %load/vec4 v0x12569f1b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x12569f1b0_0;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x12569f080_0;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %assign/vec4 v0x12569f310_0, 0;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x12569ebd0;
T_171 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569f430_0;
    %load/vec4 v0x12569f240_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12569f4d0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x12569f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x12569f4d0_0;
    %inv;
    %assign/vec4 v0x12569f4d0_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x12569ebd0;
T_172 ;
    %wait E_0x12569ef30;
    %load/vec4 v0x12569f4d0_0;
    %load/vec4 v0x12569f5f0_0;
    %and;
    %assign/vec4 v0x12569f3a0_0, 0;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x12569ebd0;
T_173 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12569f120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12569f690_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x12569f240_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.2, 8;
    %load/vec4 v0x12569f310_0;
    %jmp/1 T_173.3, 8;
T_173.2 ; End of true expr.
    %load/vec4 v0x12569f080_0;
    %jmp/0 T_173.3, 8;
 ; End of false expr.
    %blend;
T_173.3;
    %assign/vec4 v0x12569f120_0, 0;
    %load/vec4 v0x12569f240_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.4, 8;
    %load/vec4 v0x12569f3a0_0;
    %jmp/1 T_173.5, 8;
T_173.4 ; End of true expr.
    %load/vec4 v0x12569f5f0_0;
    %jmp/0 T_173.5, 8;
 ; End of false expr.
    %blend;
T_173.5;
    %assign/vec4 v0x12569f690_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x1256a16a0;
T_174 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1256a1a20_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x1256a1a20_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1256a1bd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1256a1a20_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x1256a1010;
T_175 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1256a14f0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x1256a14f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x1256a1610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1256a14f0_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x1256a0a20;
T_176 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a0ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1256a0e20_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x1256a0e20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1256a0f50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1256a0e20_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x12569e2f0;
T_177 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1256a2ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1256a3110_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1256a3230_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x1256a2b90_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1256a2e30_0;
    %and;
    %assign/vec4 v0x1256a2ff0_0, 0;
    %load/vec4 v0x1256a2b90_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x1256a3080_0;
    %and;
    %assign/vec4 v0x1256a3110_0, 0;
    %load/vec4 v0x1256a2b90_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x1256a31a0_0;
    %and;
    %assign/vec4 v0x1256a3230_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x12569e2f0;
T_178 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x1256a2d80_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x1256a2cf0_0;
    %load/vec4 v0x1256a2ff0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1256a2ff0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1256a3110_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1256a3110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1256a3230_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1256a3230_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x1256a2d80_0, 0;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x12569e2f0;
T_179 ;
    %wait E_0x12569eb70;
    %load/vec4 v0x1256a28d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x1256a2d80_0;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x1256a2cf0_0, 0, 21;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x12569e2f0;
T_180 ;
    %wait E_0x12569eb20;
    %load/vec4 v0x1256a2d80_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x1256a2c40_0, 0, 20;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x12569e2f0;
T_181 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1256a2470_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x1256a2d80_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x1256a2d80_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x1256a3720_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1256a2470_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x12569e2f0;
T_182 ;
    %wait E_0x12569ead0;
    %load/vec4 v0x1256a2840_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1256a3720_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x1256a28d0_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x125699de0;
T_183 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %load/vec4 v0x12569a3a0_0;
    %load/vec4 v0x12569a270_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12569a5b0, 0, 4;
T_183.0 ;
    %load/vec4 v0x12569a270_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12569a5b0, 4;
    %assign/vec4 v0x12569a430_0, 0;
    %load/vec4 v0x12569a1c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12569a5b0, 4;
    %assign/vec4 v0x12569a500_0, 0;
    %jmp T_183;
    .thread T_183;
    .scope S_0x12569a7a0;
T_184 ;
    %wait E_0x125698210;
    %load/vec4 v0x12569b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x12569adb0_0;
    %load/vec4 v0x12569ac80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12569afa0, 0, 4;
T_184.0 ;
    %load/vec4 v0x12569ac80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12569afa0, 4;
    %assign/vec4 v0x12569ae40_0, 0;
    %load/vec4 v0x12569abd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x12569afa0, 4;
    %assign/vec4 v0x12569aef0_0, 0;
    %jmp T_184;
    .thread T_184;
    .scope S_0x1256a4b00;
T_185 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %load/vec4 v0x1256a50d0_0;
    %load/vec4 v0x1256a4fa0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1256a52c0, 0, 4;
T_185.0 ;
    %load/vec4 v0x1256a4fa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256a52c0, 4;
    %assign/vec4 v0x1256a5160_0, 0;
    %load/vec4 v0x1256a4ef0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1256a52c0, 4;
    %assign/vec4 v0x1256a5210_0, 0;
    %jmp T_185;
    .thread T_185;
    .scope S_0x125697060;
T_186 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1256a7510_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x1256a7f50_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_186.2, 4;
    %load/vec4 v0x1256a6df0_0;
    %assign/vec4 v0x1256a7510_0, 0;
    %jmp T_186.3;
T_186.2 ;
    %load/vec4 v0x1256a7f50_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_186.4, 4;
    %load/vec4 v0x1256a6e80_0;
    %pad/u 32;
    %assign/vec4 v0x1256a7510_0, 0;
T_186.4 ;
T_186.3 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x125697060;
T_187 ;
    %wait E_0x125698210;
    %load/vec4 v0x1256a7660_0;
    %load/vec4 v0x1256a75c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1256a75c0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x1256a7d10_0;
    %load/vec4 v0x1256a75c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1256a75c0_0, 0;
T_187.2 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x125611320;
T_188 ;
    %wait E_0x12562bd70;
    %load/vec4 v0x1256a8c10_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x1256a8610_0, 0;
    %jmp T_188;
    .thread T_188;
    .scope S_0x125611320;
T_189 ;
    %wait E_0x125646560;
    %load/vec4 v0x1256a8610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_189.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_189.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_189.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_189.3, 6;
    %jmp T_189.4;
T_189.0 ;
    %load/vec4 v0x1256a8f50_0;
    %store/vec4 v0x1256a8ec0_0, 0, 32;
    %jmp T_189.4;
T_189.1 ;
    %load/vec4 v0x1256a8fe0_0;
    %store/vec4 v0x1256a8ec0_0, 0, 32;
    %jmp T_189.4;
T_189.2 ;
    %load/vec4 v0x1256a9070_0;
    %store/vec4 v0x1256a8ec0_0, 0, 32;
    %jmp T_189.4;
T_189.3 ;
    %load/vec4 v0x1256a9200_0;
    %store/vec4 v0x1256a8ec0_0, 0, 32;
    %jmp T_189.4;
T_189.4 ;
    %pop/vec4 1;
    %jmp T_189;
    .thread T_189, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./ren_conv_top_wrapper.v";
    "./ren_conv_top.v";
    "./regs.v";
    "./ctrl_status_regs_4.v";
    "./dffram.v";
    "./ren_conv.v";
    "./agu.v";
    "./serial_shift.v";
    "./datapath.v";
    "./max_pool.v";
    "./mult.v";
    "./shifter.v";
