PPA Report for PartialNOT_axi_lite_pipelined.v (Module: PartialNOT_axi_lite_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 23
FF Count: 81
IO Count: 74
Cell Count: 255

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 711.24 MHz
End-to-End Path Delay: 4.853 ns
Reg-to-Reg Critical Path Delay: 1.287 ns

POWER METRICS:
-------------
Total Power Consumption: 0.465 W
