#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: MICROSO-UNG0F87
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 11:42:39 2024
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: MICROSO-UNG0F87
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 11:42:17 2024
# pvf -action compile

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[14] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[13] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[12] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[11] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[10] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[9] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant ycbcr/rgb_r_m0[15] 0

pvf_reg_constant ycbcr/rgb_b_m0[13] 0

pvf_reg_constant ycbcr/rgb_b_m0[14] 0

pvf_reg_constant ycbcr/rgb_b_m0[15] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant the_instance_name/U_ipml_fifo_async_fifo/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_4/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[11] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[11]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[10] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[10]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[9] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[9]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[8] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[8]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[7] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[7]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[6] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[6]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[5] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[5]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[4] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[4]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[3] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[3]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[2] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[2]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[1] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[1]

pvf_reg_merging  -survived sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wbin[0] -deleted sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wptr[0]

pvf_reg_constant color_bar_scale/rgb_b[7] 0

pvf_reg_constant color_bar_scale/rgb_b[6] 0

pvf_reg_constant color_bar_scale/rgb_b[5] 0

pvf_reg_constant color_bar_scale/rgb_b[4] 0

pvf_reg_constant color_bar_scale/rgb_b[3] 0

pvf_reg_constant color_bar_scale/rgb_b[2] 0

pvf_reg_constant color_bar_scale/rgb_b[1] 0

pvf_reg_constant color_bar_scale/rgb_b[0] 0

pvf_reg_constant color_bar_m0/rgb_b[7] 0

pvf_reg_constant color_bar_m0/rgb_b[6] 0

pvf_reg_constant color_bar_m0/rgb_b[5] 0

pvf_reg_constant color_bar_m0/rgb_b[4] 0

pvf_reg_constant color_bar_m0/rgb_b[3] 0

pvf_reg_constant color_bar_m0/rgb_b[2] 0

pvf_reg_constant color_bar_m0/rgb_b[1] 0

pvf_reg_constant color_bar_m0/rgb_b[0] 0

pvf_reg_constant color_bar_scale/rgb_g[7] 0

pvf_reg_constant color_bar_scale/rgb_g[6] 0

pvf_reg_constant color_bar_scale/rgb_g[5] 0

pvf_reg_constant color_bar_scale/rgb_g[4] 0

pvf_reg_constant color_bar_scale/rgb_g[3] 0

pvf_reg_constant color_bar_scale/rgb_g[2] 0

pvf_reg_constant color_bar_scale/rgb_g[1] 0

pvf_reg_constant color_bar_scale/rgb_g[0] 0

pvf_reg_constant color_bar_m0/rgb_g[7] 0

pvf_reg_constant color_bar_m0/rgb_g[6] 0

pvf_reg_constant color_bar_m0/rgb_g[5] 0

pvf_reg_constant color_bar_m0/rgb_g[4] 0

pvf_reg_constant color_bar_m0/rgb_g[3] 0

pvf_reg_constant color_bar_m0/rgb_g[2] 0

pvf_reg_constant color_bar_m0/rgb_g[1] 0

pvf_reg_constant color_bar_m0/rgb_g[0] 0

pvf_reg_constant color_bar_scale/rgb_r[7] 0

pvf_reg_constant color_bar_scale/rgb_r[6] 0

pvf_reg_constant color_bar_scale/rgb_r[5] 0

pvf_reg_constant color_bar_scale/rgb_r[4] 0

pvf_reg_constant color_bar_scale/rgb_r[3] 0

pvf_reg_constant color_bar_scale/rgb_r[2] 0

pvf_reg_constant color_bar_scale/rgb_r[1] 0

pvf_reg_constant color_bar_scale/rgb_r[0] 0

pvf_reg_constant color_bar_m0/rgb_r[7] 0

pvf_reg_constant color_bar_m0/rgb_r[6] 0

pvf_reg_constant color_bar_m0/rgb_r[5] 0

pvf_reg_constant color_bar_m0/rgb_r[4] 0

pvf_reg_constant color_bar_m0/rgb_r[3] 0

pvf_reg_constant color_bar_m0/rgb_r[2] 0

pvf_reg_constant color_bar_m0/rgb_r[1] 0

pvf_reg_constant color_bar_m0/rgb_r[0] 0

pvf_reg_constant ycbcr/rgb_g_m0[0] 0

# pvf -action synthesize

pvf_reg_constant b_out[0] 0

pvf_reg_constant b_out[1] 0

pvf_reg_constant b_out[2] 0

pvf_reg_constant g_out[0] 0

pvf_reg_constant g_out[1] 0

pvf_reg_constant r_out[0] 0

pvf_reg_constant r_out[1] 0

pvf_reg_constant r_out[2] 0

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[12]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[13]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[14]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[15]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[16]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[17]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[18]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[19]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[20]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[21]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[10] -deleted ad_data_send_inst/hsst_txd[22]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[11] -deleted ad_data_send_inst/hsst_txd[23]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[25]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[26]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[27]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[28]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[29]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[30]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txd[31]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txk[1] -deleted ad_data_send_inst/hsst_txk[2]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txk[1] -deleted ad_data_send_inst/hsst_txk[3]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[1]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[2]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[3]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[5]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[6]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[7]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[8]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[9]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[16] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[18]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[16] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[19]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[22] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/addr[10]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/addr[11]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/addr[14] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/addr[15]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[18] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[17] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[20]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[21] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[22]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[21] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[23]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/addr[9] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/addr[12]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/addr[13] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/addr[14]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/addr[13] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/addr[15]

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[20] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[21]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[16] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[18]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[16] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[19]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[22] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[23]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/addr[8] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/addr[10]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/addr[8] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/addr[11]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/addr[14] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/addr[15]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[18] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[22]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[16] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[18]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[16] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[19]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[22] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[23]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/addr[8] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/addr[10]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/addr[8] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/addr[11]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/addr[14] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/addr[15]

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[18] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[22]

pvf_reg_merging  -survived param_change_u/v_scale_k[2] -deleted param_change_u/v_scale_k[11]

pvf_reg_merging  -survived param_change_u/v_scale_k[12] -deleted param_change_u/v_scale_k[13]

pvf_reg_merging  -survived param_change_u/v_scale_k[12] -deleted param_change_u/v_scale_k[14]

pvf_reg_merging  -survived param_change_u/v_scale_k[12] -deleted param_change_u/v_scale_k[15]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[2]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[3]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[1] -deleted param_change_u/wr_bust_total_len[5]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[19]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[20]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[21]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[22]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[23]

pvf_reg_merging  -survived param_change_u/wr_bust_total_len[0] -deleted param_change_u/wr_bust_total_len[24]

pvf_reg_merging  -survived param_change_u/h_scale_k[2] -deleted param_change_u/h_scale_k[12]

pvf_reg_merging  -survived param_change_u/h_scale_k[2] -deleted param_change_u/h_scale_k[13]

pvf_reg_merging  -survived param_change_u/h_scale_k[2] -deleted param_change_u/h_scale_k[14]

pvf_reg_merging  -survived param_change_u/h_scale_k[2] -deleted param_change_u/h_scale_k[15]

pvf_reg_merging  -survived param_change_u/v_scale_k[11] -deleted param_change_u/v_scale_k[12]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[12]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[13]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[14]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[15]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[16]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[17]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[18]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[19]

pvf_reg_merging  -survived sobel_test_m0/Gxy_square[11] -deleted sobel_test_m0/Gxy_square[20]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[1]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[2]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[3]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[4]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[5]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[6]

pvf_reg_merging  -survived sobel_test_m0/sobel_data_r[0] -deleted sobel_test_m0/sobel_data_r[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[129]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[130]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[131]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[132]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[133]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[134]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[135]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[136]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[137]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[138]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[139]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[140]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[141]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[142]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[143]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[144]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[145]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[146]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[147]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[148]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[149]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[150]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[151]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[152]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[153]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[154]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[155]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[156]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[157]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[158]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[128] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[159]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[161]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[162]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[163]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[164]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[165]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[166]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[167]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[168]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[169]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[170]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[171]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[172]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[173]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[174]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[175]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[176]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[177]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[178]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[179]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[180]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[181]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[182]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[183]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[184]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[185]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[186]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[187]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[188]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[189]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[190]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[160] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[191]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[193]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[194]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[195]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[196]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[197]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[198]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[199]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[200]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[201]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[202]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[203]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[204]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[205]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[206]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[207]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[208]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[209]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[210]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[211]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[212]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[213]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[214]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[215]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[216]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[217]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[218]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[219]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[220]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[221]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[222]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[192] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[223]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[225]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[226]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[227]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[228]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[229]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[230]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[231]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[232]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[233]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[234]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[235]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[236]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[237]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[238]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[239]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[240]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[241]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[242]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[243]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[244]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[245]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[246]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[247]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[248]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[249]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[250]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[251]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[252]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[253]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[254]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[224] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[255]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived u_aq_axi_master/reg_r_len[6] -deleted u_aq_axi_master/reg_r_len[7]

.fromstates ad_data_send_inst/state[3] ad_data_send_inst/state[2] ad_data_send_inst/state[1] ad_data_send_inst/state[0]
.tostates ad_data_send_inst/state_2 ad_data_send_inst/state_1 ad_data_send_inst/state_0
.begin
0000 001
0001 010
0010 100
.end


.fromstates frame_read_write_channel_1/frame_fifo_read_m0/state[3] frame_read_write_channel_1/frame_fifo_read_m0/state[2] frame_read_write_channel_1/frame_fifo_read_m0/state[1] frame_read_write_channel_1/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_1/frame_fifo_read_m0/state_6 frame_read_write_channel_1/frame_fifo_read_m0/state_5 frame_read_write_channel_1/frame_fifo_read_m0/state_4 frame_read_write_channel_1/frame_fifo_read_m0/state_3 frame_read_write_channel_1/frame_fifo_read_m0/state_2 frame_read_write_channel_1/frame_fifo_read_m0/state_1 frame_read_write_channel_1/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_1/frame_fifo_write_m0/state[3] frame_read_write_channel_1/frame_fifo_write_m0/state[2] frame_read_write_channel_1/frame_fifo_write_m0/state[1] frame_read_write_channel_1/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_1/frame_fifo_write_m0/state_5 frame_read_write_channel_1/frame_fifo_write_m0/state_4 frame_read_write_channel_1/frame_fifo_write_m0/state_3 frame_read_write_channel_1/frame_fifo_write_m0/state_2 frame_read_write_channel_1/frame_fifo_write_m0/state_1 frame_read_write_channel_1/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_channel_2/frame_fifo_read_m0/state[3] frame_read_write_channel_2/frame_fifo_read_m0/state[2] frame_read_write_channel_2/frame_fifo_read_m0/state[1] frame_read_write_channel_2/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_2/frame_fifo_read_m0/state_6 frame_read_write_channel_2/frame_fifo_read_m0/state_5 frame_read_write_channel_2/frame_fifo_read_m0/state_4 frame_read_write_channel_2/frame_fifo_read_m0/state_3 frame_read_write_channel_2/frame_fifo_read_m0/state_2 frame_read_write_channel_2/frame_fifo_read_m0/state_1 frame_read_write_channel_2/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_2/frame_fifo_write_m0/state[3] frame_read_write_channel_2/frame_fifo_write_m0/state[2] frame_read_write_channel_2/frame_fifo_write_m0/state[1] frame_read_write_channel_2/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_2/frame_fifo_write_m0/state_5 frame_read_write_channel_2/frame_fifo_write_m0/state_4 frame_read_write_channel_2/frame_fifo_write_m0/state_3 frame_read_write_channel_2/frame_fifo_write_m0/state_2 frame_read_write_channel_2/frame_fifo_write_m0/state_1 frame_read_write_channel_2/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_channel_3/frame_fifo_read_m0/state[3] frame_read_write_channel_3/frame_fifo_read_m0/state[2] frame_read_write_channel_3/frame_fifo_read_m0/state[1] frame_read_write_channel_3/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_3/frame_fifo_read_m0/state_6 frame_read_write_channel_3/frame_fifo_read_m0/state_5 frame_read_write_channel_3/frame_fifo_read_m0/state_4 frame_read_write_channel_3/frame_fifo_read_m0/state_3 frame_read_write_channel_3/frame_fifo_read_m0/state_2 frame_read_write_channel_3/frame_fifo_read_m0/state_1 frame_read_write_channel_3/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_3/frame_fifo_write_m0/state[3] frame_read_write_channel_3/frame_fifo_write_m0/state[2] frame_read_write_channel_3/frame_fifo_write_m0/state[1] frame_read_write_channel_3/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_3/frame_fifo_write_m0/state_5 frame_read_write_channel_3/frame_fifo_write_m0/state_4 frame_read_write_channel_3/frame_fifo_write_m0/state_3 frame_read_write_channel_3/frame_fifo_write_m0/state_2 frame_read_write_channel_3/frame_fifo_write_m0/state_1 frame_read_write_channel_3/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_channel_4/frame_fifo_read_m0/state[3] frame_read_write_channel_4/frame_fifo_read_m0/state[2] frame_read_write_channel_4/frame_fifo_read_m0/state[1] frame_read_write_channel_4/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_4/frame_fifo_read_m0/state_6 frame_read_write_channel_4/frame_fifo_read_m0/state_5 frame_read_write_channel_4/frame_fifo_read_m0/state_4 frame_read_write_channel_4/frame_fifo_read_m0/state_3 frame_read_write_channel_4/frame_fifo_read_m0/state_2 frame_read_write_channel_4/frame_fifo_read_m0/state_1 frame_read_write_channel_4/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_4/frame_fifo_write_m0/state[3] frame_read_write_channel_4/frame_fifo_write_m0/state[2] frame_read_write_channel_4/frame_fifo_write_m0/state[1] frame_read_write_channel_4/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_4/frame_fifo_write_m0/state_5 frame_read_write_channel_4/frame_fifo_write_m0/state_4 frame_read_write_channel_4/frame_fifo_write_m0/state_3 frame_read_write_channel_4/frame_fifo_write_m0/state_2 frame_read_write_channel_4/frame_fifo_write_m0/state_1 frame_read_write_channel_4/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_channel_5/frame_fifo_read_m0/state[3] frame_read_write_channel_5/frame_fifo_read_m0/state[2] frame_read_write_channel_5/frame_fifo_read_m0/state[1] frame_read_write_channel_5/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_5/frame_fifo_read_m0/state_6 frame_read_write_channel_5/frame_fifo_read_m0/state_5 frame_read_write_channel_5/frame_fifo_read_m0/state_4 frame_read_write_channel_5/frame_fifo_read_m0/state_3 frame_read_write_channel_5/frame_fifo_read_m0/state_2 frame_read_write_channel_5/frame_fifo_read_m0/state_1 frame_read_write_channel_5/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_5/frame_fifo_write_m0/state[3] frame_read_write_channel_5/frame_fifo_write_m0/state[2] frame_read_write_channel_5/frame_fifo_write_m0/state[1] frame_read_write_channel_5/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_5/frame_fifo_write_m0/state_5 frame_read_write_channel_5/frame_fifo_write_m0/state_4 frame_read_write_channel_5/frame_fifo_write_m0/state_3 frame_read_write_channel_5/frame_fifo_write_m0/state_2 frame_read_write_channel_5/frame_fifo_write_m0/state_1 frame_read_write_channel_5/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates frame_read_write_channel_6/frame_fifo_read_m0/state[3] frame_read_write_channel_6/frame_fifo_read_m0/state[2] frame_read_write_channel_6/frame_fifo_read_m0/state[1] frame_read_write_channel_6/frame_fifo_read_m0/state[0]
.tostates frame_read_write_channel_6/frame_fifo_read_m0/state_6 frame_read_write_channel_6/frame_fifo_read_m0/state_5 frame_read_write_channel_6/frame_fifo_read_m0/state_4 frame_read_write_channel_6/frame_fifo_read_m0/state_3 frame_read_write_channel_6/frame_fifo_read_m0/state_2 frame_read_write_channel_6/frame_fifo_read_m0/state_1 frame_read_write_channel_6/frame_fifo_read_m0/state_0
.begin
0000 0000001
0001 0000010
0010 0000100
0011 0001000
0100 0010000
0101 0100000
0110 1000000
.end


.fromstates frame_read_write_channel_6/frame_fifo_write_m0/state[3] frame_read_write_channel_6/frame_fifo_write_m0/state[2] frame_read_write_channel_6/frame_fifo_write_m0/state[1] frame_read_write_channel_6/frame_fifo_write_m0/state[0]
.tostates frame_read_write_channel_6/frame_fifo_write_m0/state_5 frame_read_write_channel_6/frame_fifo_write_m0/state_4 frame_read_write_channel_6/frame_fifo_write_m0/state_3 frame_read_write_channel_6/frame_fifo_write_m0/state_2 frame_read_write_channel_6/frame_fifo_write_m0/state_1 frame_read_write_channel_6/frame_fifo_write_m0/state_0
.begin
0000 000001
0001 000010
0010 000100
0011 001000
0100 010000
0101 100000
.end


.fromstates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
.tostates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0
.begin
00 001
01 010
10 100
.end


.fromstates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
.tostates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
.tostates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
.tostates hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1 hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates mem_read_arbi/read_state[5] mem_read_arbi/read_state[4] mem_read_arbi/read_state[3] mem_read_arbi/read_state[2] mem_read_arbi/read_state[1] mem_read_arbi/read_state[0]
.tostates mem_read_arbi/read_state_24 mem_read_arbi/read_state_23 mem_read_arbi/read_state_22 mem_read_arbi/read_state_21 mem_read_arbi/read_state_20 mem_read_arbi/read_state_19 mem_read_arbi/read_state_18 mem_read_arbi/read_state_17 mem_read_arbi/read_state_16 mem_read_arbi/read_state_15 mem_read_arbi/read_state_14 mem_read_arbi/read_state_13 mem_read_arbi/read_state_12 mem_read_arbi/read_state_11 mem_read_arbi/read_state_10 mem_read_arbi/read_state_9 mem_read_arbi/read_state_8 mem_read_arbi/read_state_7 mem_read_arbi/read_state_6 mem_read_arbi/read_state_5 mem_read_arbi/read_state_4 mem_read_arbi/read_state_3 mem_read_arbi/read_state_2 mem_read_arbi/read_state_1 mem_read_arbi/read_state_0
.begin
000000 0000000000000000000000001
000001 0000000000000000000000010
000010 0000000000000000000000100
000011 0000000000000000000001000
000100 0000000000000000000010000
000101 0000000000000000000100000
000110 0000000000000000001000000
000111 0000000000000000010000000
001000 0000000000000000100000000
001001 0000000000000001000000000
001010 0000000000000010000000000
001011 0000000000000100000000000
001100 0000000000001000000000000
001101 0000000000010000000000000
001110 0000000000100000000000000
001111 0000000001000000000000000
010000 0000000010000000000000000
010001 0000000100000000000000000
010010 0000001000000000000000000
010011 0000010000000000000000000
010100 0000100000000000000000000
010101 0001000000000000000000000
010110 0010000000000000000000000
010111 0100000000000000000000000
011000 1000000000000000000000000
.end


.fromstates mem_write_arbi/write_state[5] mem_write_arbi/write_state[4] mem_write_arbi/write_state[3] mem_write_arbi/write_state[2] mem_write_arbi/write_state[1] mem_write_arbi/write_state[0]
.tostates mem_write_arbi/write_state_24 mem_write_arbi/write_state_23 mem_write_arbi/write_state_22 mem_write_arbi/write_state_21 mem_write_arbi/write_state_20 mem_write_arbi/write_state_19 mem_write_arbi/write_state_18 mem_write_arbi/write_state_17 mem_write_arbi/write_state_16 mem_write_arbi/write_state_15 mem_write_arbi/write_state_14 mem_write_arbi/write_state_13 mem_write_arbi/write_state_12 mem_write_arbi/write_state_11 mem_write_arbi/write_state_10 mem_write_arbi/write_state_9 mem_write_arbi/write_state_8 mem_write_arbi/write_state_7 mem_write_arbi/write_state_6 mem_write_arbi/write_state_5 mem_write_arbi/write_state_4 mem_write_arbi/write_state_3 mem_write_arbi/write_state_2 mem_write_arbi/write_state_1 mem_write_arbi/write_state_0
.begin
000000 0000000000000000000000001
000001 0000000000000000000000010
000010 0000000000000000000000100
000011 0000000000000000000001000
000100 0000000000000000000010000
000101 0000000000000000000100000
000110 0000000000000000001000000
000111 0000000000000000010000000
001000 0000000000000000100000000
001001 0000000000000001000000000
001010 0000000000000010000000000
001011 0000000000000100000000000
001100 0000000000001000000000000
001101 0000000000010000000000000
001110 0000000000100000000000000
001111 0000000001000000000000000
010000 0000000010000000000000000
010001 0000000100000000000000000
010010 0000001000000000000000000
010011 0000010000000000000000000
010100 0000100000000000000000000
010101 0001000000000000000000000
010110 0010000000000000000000000
010111 0100000000000000000000000
011000 1000000000000000000000000
.end


.fromstates ms72xx_ctl_inst1/iic_dri/state[2] ms72xx_ctl_inst1/iic_dri/state[1] ms72xx_ctl_inst1/iic_dri/state[0]
.tostates ms72xx_ctl_inst1/iic_dri/state_6 ms72xx_ctl_inst1/iic_dri/state_5 ms72xx_ctl_inst1/iic_dri/state_4 ms72xx_ctl_inst1/iic_dri/state_3 ms72xx_ctl_inst1/iic_dri/state_2 ms72xx_ctl_inst1/iic_dri/state_1 ms72xx_ctl_inst1/iic_dri/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms72xx_ctl_inst1/ms7200_ctl_inst/state[6] ms72xx_ctl_inst1/ms7200_ctl_inst/state[5] ms72xx_ctl_inst1/ms7200_ctl_inst/state[4] ms72xx_ctl_inst1/ms7200_ctl_inst/state[3] ms72xx_ctl_inst1/ms7200_ctl_inst/state[2] ms72xx_ctl_inst1/ms7200_ctl_inst/state[1] ms72xx_ctl_inst1/ms7200_ctl_inst/state[0]
.tostates ms72xx_ctl_inst1/ms7200_ctl_inst/state_4 ms72xx_ctl_inst1/ms7200_ctl_inst/state_3 ms72xx_ctl_inst1/ms7200_ctl_inst/state_2 ms72xx_ctl_inst1/ms7200_ctl_inst/state_1 ms72xx_ctl_inst1/ms7200_ctl_inst/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates ms72xx_ctl_inst1/ms7210_ctl_inst/state[5] ms72xx_ctl_inst1/ms7210_ctl_inst/state[4] ms72xx_ctl_inst1/ms7210_ctl_inst/state[3] ms72xx_ctl_inst1/ms7210_ctl_inst/state[2] ms72xx_ctl_inst1/ms7210_ctl_inst/state[1] ms72xx_ctl_inst1/ms7210_ctl_inst/state[0]
.tostates ms72xx_ctl_inst1/ms7210_ctl_inst/state_5 ms72xx_ctl_inst1/ms7210_ctl_inst/state_4 ms72xx_ctl_inst1/ms7210_ctl_inst/state_3 ms72xx_ctl_inst1/ms7210_ctl_inst/state_2 ms72xx_ctl_inst1/ms7210_ctl_inst/state_1 ms72xx_ctl_inst1/ms7210_ctl_inst/state_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates ms7200_double_crtl_inst/iic_dri/state[2] ms7200_double_crtl_inst/iic_dri/state[1] ms7200_double_crtl_inst/iic_dri/state[0]
.tostates ms7200_double_crtl_inst/iic_dri/state_6 ms7200_double_crtl_inst/iic_dri/state_5 ms7200_double_crtl_inst/iic_dri/state_4 ms7200_double_crtl_inst/iic_dri/state_3 ms7200_double_crtl_inst/iic_dri/state_2 ms7200_double_crtl_inst/iic_dri/state_1 ms7200_double_crtl_inst/iic_dri/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates ms7200_double_crtl_inst/ms7200_ctl_1/state[6] ms7200_double_crtl_inst/ms7200_ctl_1/state[5] ms7200_double_crtl_inst/ms7200_ctl_1/state[4] ms7200_double_crtl_inst/ms7200_ctl_1/state[3] ms7200_double_crtl_inst/ms7200_ctl_1/state[2] ms7200_double_crtl_inst/ms7200_ctl_1/state[1] ms7200_double_crtl_inst/ms7200_ctl_1/state[0]
.tostates ms7200_double_crtl_inst/ms7200_ctl_1/state_4 ms7200_double_crtl_inst/ms7200_ctl_1/state_3 ms7200_double_crtl_inst/ms7200_ctl_1/state_2 ms7200_double_crtl_inst/ms7200_ctl_1/state_1 ms7200_double_crtl_inst/ms7200_ctl_1/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates ms7200_double_crtl_inst/ms7200_ctl_2/state[6] ms7200_double_crtl_inst/ms7200_ctl_2/state[5] ms7200_double_crtl_inst/ms7200_ctl_2/state[4] ms7200_double_crtl_inst/ms7200_ctl_2/state[3] ms7200_double_crtl_inst/ms7200_ctl_2/state[2] ms7200_double_crtl_inst/ms7200_ctl_2/state[1] ms7200_double_crtl_inst/ms7200_ctl_2/state[0]
.tostates ms7200_double_crtl_inst/ms7200_ctl_2/state_4 ms7200_double_crtl_inst/ms7200_ctl_2/state_3 ms7200_double_crtl_inst/ms7200_ctl_2/state_2 ms7200_double_crtl_inst/ms7200_ctl_2/state_1 ms7200_double_crtl_inst/ms7200_ctl_2/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
.begin
00 01
11 10
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
.begin
00 01
11 10
.end


pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_0
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/wr_state[2] u_aq_axi_master/wr_state[1] u_aq_axi_master/wr_state[0]
.tostates u_aq_axi_master/wr_state_6 u_aq_axi_master/wr_state_5 u_aq_axi_master/wr_state_4 u_aq_axi_master/wr_state_3 u_aq_axi_master/wr_state_2 u_aq_axi_master/wr_state_1 u_aq_axi_master/wr_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_aq_axi_master/rd_state[2] u_aq_axi_master/rd_state[1] u_aq_axi_master/rd_state[0]
.tostates u_aq_axi_master/rd_state_5 u_aq_axi_master/rd_state_4 u_aq_axi_master/rd_state_3 u_aq_axi_master/rd_state_2 u_aq_axi_master/rd_state_1 u_aq_axi_master/rd_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates video_packet_rec_inst/state[2] video_packet_rec_inst/state[1] video_packet_rec_inst/state[0]
.tostates video_packet_rec_inst/state_1 video_packet_rec_inst/state_0
.begin
000 01
001 10
.end


.fromstates word_align_inst/shift_cnt[2] word_align_inst/shift_cnt[1] word_align_inst/shift_cnt[0]
.tostates word_align_inst/shift_cnt_4 word_align_inst/shift_cnt_3 word_align_inst/shift_cnt_2 word_align_inst/shift_cnt_1 word_align_inst/shift_cnt_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates word_align_inst1/shift_cnt[2] word_align_inst1/shift_cnt[1] word_align_inst1/shift_cnt[0]
.tostates word_align_inst1/shift_cnt_4 word_align_inst1/shift_cnt_3 word_align_inst1/shift_cnt_2 word_align_inst1/shift_cnt_1 word_align_inst1/shift_cnt_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


pvf_reg_constant ad_data_send_inst/hsst_txd[11] 0

pvf_reg_constant ad_data_send_inst/hsst_txk[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_len[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_len[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced 0

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[0] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[18]

pvf_reg_constant ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7200_ctl_inst/addr[10] -deleted ms72xx_ctl_inst1/ms7200_ctl_inst/addr[14]

pvf_reg_constant ms72xx_ctl_inst1/ms7200_ctl_inst/addr[10] 0

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[0] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[20]

pvf_reg_constant ms72xx_ctl_inst1/ms7210_ctl_inst/cmd_iic[0] 0

pvf_reg_merging  -survived ms72xx_ctl_inst1/ms7210_ctl_inst/addr[12] -deleted ms72xx_ctl_inst1/ms7210_ctl_inst/addr[13]

pvf_reg_constant ms72xx_ctl_inst1/ms7210_ctl_inst/addr[12] 0

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[0] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[18]

pvf_reg_constant ms7200_double_crtl_inst/ms7200_ctl_1/cmd_iic[0] 0

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_1/addr[10] -deleted ms7200_double_crtl_inst/ms7200_ctl_1/addr[14]

pvf_reg_constant ms7200_double_crtl_inst/ms7200_ctl_1/addr[10] 0

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[0] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[18]

pvf_reg_constant ms7200_double_crtl_inst/ms7200_ctl_2/cmd_iic[0] 0

pvf_reg_merging  -survived ms7200_double_crtl_inst/ms7200_ctl_2/addr[10] -deleted ms7200_double_crtl_inst/ms7200_ctl_2/addr[14]

pvf_reg_constant ms7200_double_crtl_inst/ms7200_ctl_2/addr[10] 0

pvf_reg_constant param_change_u/h_scale_k[2] 0

pvf_reg_constant param_change_u/v_scale_k[11] 0

pvf_reg_constant param_change_u/wr_bust_total_len[0] 0

pvf_reg_constant sobel_test_m0/Gxy_square[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant u_aq_axi_master/reg_r_len[6] 0

pvf_reg_constant channel_4_data_input/data_in_b_d1[0] 0

pvf_reg_constant channel_4_data_input/data_in_b_d1[1] 0

pvf_reg_constant channel_4_data_input/data_in_b_d1[2] 0

pvf_reg_constant channel_4_data_input/data_in_g_d1[0] 0

pvf_reg_constant channel_4_data_input/data_in_g_d1[1] 0

pvf_reg_constant channel_4_data_input/data_in_r_d1[0] 0

pvf_reg_constant channel_4_data_input/data_in_r_d1[1] 0

pvf_reg_constant channel_4_data_input/data_in_r_d1[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[2] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[3] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_async_ff 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_1 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/pixel_data_d0[0] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/pixel_data_d0[1] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/pixel_data_d0[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[15] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[15] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/pixel_data_d0[0] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/pixel_data_d0[1] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[15] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_v_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_v_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_v_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_g/u_scaler/k_v_reg[15] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/pixel_data_d0[0] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/pixel_data_d0[1] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/pixel_data_d0[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[2] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[15] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_v_reg[12] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_v_reg[13] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_v_reg[14] 0

pvf_reg_constant scale_top_u/u_vin_scale_down_r/u_scaler/k_v_reg[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[4] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[0] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[1] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[2] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[3] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[4] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d0[15] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d0[15] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d0[15] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[24] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_synced 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_synced 1

pvf_reg_constant scaler_up/r_adta_out[16] 0

pvf_reg_constant scaler_up/r_adta_out[17] 0

pvf_reg_constant scaler_up/r_adta_out[18] 0

pvf_reg_constant scaler_up/r_adta_out[19] 0

pvf_reg_constant scaler_up/r_adta_out[20] 0

pvf_reg_constant scaler_up/r_adta_out[21] 0

pvf_reg_constant scaler_up/r_adta_out[22] 0

pvf_reg_constant scaler_up/r_adta_out[23] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_1/timing_gen_xy_m0/i_data_d1[15] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_5/timing_gen_xy_m0/i_data_d1[15] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_6/timing_gen_xy_m0/i_data_d1[15] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[24] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[6] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[15] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[16] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[4] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[5] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[7] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[8] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[10] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[17] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[18] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[0] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[1] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[12] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d0[15] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d0[15] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[0] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[1] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[2] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[3] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[4] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[5] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[6] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[7] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[8] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[9] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[10] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[11] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[12] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[13] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[14] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d0[15] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[24] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[19] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[20] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[21] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[22] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[23] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_1/pos_data_d1[15] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_5/pos_data_d1[15] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[0] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[1] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[2] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[3] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[4] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[5] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[6] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[7] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[8] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[9] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[10] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[11] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[12] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[13] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[14] 0

pvf_reg_constant video_rect_read_data_channel_6/pos_data_d1[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/de_d0 -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/de_d0

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/vs_d0 -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/vs_d0

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[15:0] -deleted scale_top_u/u_vin_scale_down_g/u_scaler/k_h_reg[15:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[15:0] -deleted scale_top_u/u_vin_scale_down_r/u_scaler/k_h_reg[15:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[15:0] -deleted scale_top_u/u_vin_scale_down_g/u_scaler/k_v_reg[15:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[15:0] -deleted scale_top_u/u_vin_scale_down_r/u_scaler/k_v_reg[15:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/vs_d0 -deleted scale_top_u/u_vin_scale_down_g/vs_d0

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/vs_d0 -deleted scale_top_u/u_vin_scale_down_r/vs_d0

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/de_d0 -deleted scale_top_u/u_vin_scale_down_g/de_d0

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/de_d0 -deleted scale_top_u/u_vin_scale_down_r/de_d0

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_d0[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[24:0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_d0[24:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_d1[24:0]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/de_d1 -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/de_d1

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/vs_d1 -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/vs_d1

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[24:0] -deleted frame_read_write_channel_5/frame_fifo_write_m0/write_len_d1[24:0]

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_de_d0 -deleted video_rect_read_data_channel_6/pos_de_d0

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_vs_d0 -deleted video_rect_read_data_channel_6/pos_vs_d0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/scaler_up -deleted scale_top_u/u_vin_scale_down_g/u_scaler/scaler_up

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/scaler_up -deleted scale_top_u/u_vin_scale_down_r/u_scaler/scaler_up

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_de_d1 -deleted video_rect_read_data_channel_6/pos_de_d1

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_vs_d1 -deleted video_rect_read_data_channel_6/pos_vs_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_de_d2 -deleted video_rect_read_data_channel_6/pos_de_d2

pvf_reg_merging  -survived video_rect_read_data_channel_1/pos_vs_d2 -deleted video_rect_read_data_channel_6/pos_vs_d2

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[10]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[11]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[10]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[11]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_1/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_2/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_3/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[7]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[10]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[4] -deleted frame_read_write_channel_4/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[1] -deleted frame_read_write_channel_5/frame_fifo_read_m0/read_len_d0[5]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[1] -deleted frame_read_write_channel_5/frame_fifo_read_m0/read_len_d1[5]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[1] -deleted frame_read_write_channel_5/frame_fifo_read_m0/read_len_latch[5]

pvf_reg_merging  -survived frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[1] -deleted frame_read_write_channel_5/frame_fifo_write_m0/write_len_latch[5]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[11]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[12]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[13]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[14]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[15]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[16]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[11]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[12]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[13]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[14]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[15]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[16]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[15]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_latch[16]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[9]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[11]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[12]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[13]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[14]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[15]

pvf_reg_merging  -survived frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[6] -deleted frame_read_write_channel_6/frame_fifo_write_m0/write_len_latch[16]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[1]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[2]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[3]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[5]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[6]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[7]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[8]

pvf_reg_merging  -survived mem_read_arbi/rd_burst_len[0] -deleted mem_read_arbi/rd_burst_len[9]

pvf_reg_merging  -survived mem_write_arbi/wr_burst_len[0] -deleted mem_write_arbi/wr_burst_len[1]

pvf_reg_merging  -survived mem_write_arbi/wr_burst_len[0] -deleted mem_write_arbi/wr_burst_len[2]

pvf_reg_merging  -survived mem_write_arbi/wr_burst_len[0] -deleted mem_write_arbi/wr_burst_len[3]

pvf_reg_merging  -survived mem_write_arbi/wr_burst_len[0] -deleted mem_write_arbi/wr_burst_len[5]

pvf_reg_merging  -survived param_change_u/t_width_wr[1] -deleted param_change_u/t_width_wr[2]

pvf_reg_merging  -survived param_change_u/t_width_wr[1] -deleted param_change_u/t_width_wr[4]

pvf_reg_merging  -survived param_change_u/t_width_wr[1] -deleted param_change_u/t_width_wr[5]

pvf_reg_merging  -survived param_change_u/t_height_wr[0] -deleted param_change_u/t_height_wr[1]

pvf_reg_merging  -survived param_change_u/t_height_wr[0] -deleted param_change_u/t_height_wr[11]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[2] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[11]

pvf_reg_merging  -survived scaler_up/r_t_height[0] -deleted scaler_up/r_t_height[1]

pvf_reg_merging  -survived scaler_up/r_t_height[0] -deleted scaler_up/r_t_height[11]

pvf_reg_merging  -survived scaler_up/r_t_width[1] -deleted scaler_up/r_t_width[2]

pvf_reg_merging  -survived scaler_up/r_t_width[1] -deleted scaler_up/r_t_width[4]

pvf_reg_merging  -survived scaler_up/r_t_width[1] -deleted scaler_up/r_t_width[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 0

pvf_reg_constant mem_read_arbi/rd_burst_len[0] 0

pvf_reg_constant mem_write_arbi/wr_burst_len[0] 0

pvf_reg_constant param_change_u/t_width_wr[1] 0

pvf_reg_constant param_change_u/t_height_wr[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 0

pvf_reg_constant scaler_up/r_t_width[1] 0

pvf_reg_constant scaler_up/r_t_height[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/fre_cnt[5] -deleted ms72xx_ctl_inst1/iic_dri/fre_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[5]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[6]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[7]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[8]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[9]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[10]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[11]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[12]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[13]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[14]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[15]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[16]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[17]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[18]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[19]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[20]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[21]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[22]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[23]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[24]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[25]

pvf_reg_merging  -survived ms72xx_ctl_inst1/iic_dri/twr_cnt[4] -deleted ms72xx_ctl_inst1/iic_dri/twr_cnt[26]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[6]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[7]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[8]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[9]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[10]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[11]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[12]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[13]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[14]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[15]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[16]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[17]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[18]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[19]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/fre_cnt[5] -deleted ms7200_double_crtl_inst/iic_dri/fre_cnt[20]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[5]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[6]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[7]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[8]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[9]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[10]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[11]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[12]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[13]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[14]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[15]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[16]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[17]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[18]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[19]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[20]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[21]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[22]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[23]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[24]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[25]

pvf_reg_merging  -survived ms7200_double_crtl_inst/iic_dri/twr_cnt[4] -deleted ms7200_double_crtl_inst/iic_dri/twr_cnt[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_constant rstn_1ms[15] 0

pvf_reg_constant color_bar_m0/v_cnt[11] 0

pvf_reg_constant color_bar_scale/v_cnt[11] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr0[12] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[7] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[14] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[10] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr5[4] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_posedge 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[12] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[7] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[14] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[10] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr5[4] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[13] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr0[13] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr1[7] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[7] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr3[7] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_posedge 0

pvf_reg_constant ms72xx_ctl_inst1/iic_dri/fre_cnt[5] 0

pvf_reg_constant ms72xx_ctl_inst1/iic_dri/twr_cnt[4] 0

pvf_reg_constant ms7200_double_crtl_inst/iic_dri/fre_cnt[5] 0

pvf_reg_constant ms7200_double_crtl_inst/iic_dri/twr_cnt[4] 0

pvf_reg_constant sobel_test_m0/line_shift_ram_8bit11/h_cnt[11] 0

pvf_reg_constant sobel_test_m0/line_shift_ram_8bit11/v_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant ms72xx_ctl_inst1/iic_dri/trans_byte_max[3] 0

pvf_reg_constant ms7200_double_crtl_inst/iic_dri/trans_byte_max[3] 0

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[5] -deleted u_aq_axi_master/reg_rd_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_rd_len[9] -deleted u_aq_axi_master/reg_rd_len[10]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[6]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[7]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[5] -deleted u_aq_axi_master/reg_wr_len[8]

pvf_reg_merging  -survived u_aq_axi_master/reg_wr_len[9] -deleted u_aq_axi_master/reg_wr_len[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived u_aq_axi_master/reg_r_len[0] -deleted u_aq_axi_master/reg_r_len[1]

pvf_reg_merging  -survived u_aq_axi_master/reg_r_len[0] -deleted u_aq_axi_master/reg_r_len[2]

pvf_reg_merging  -survived u_aq_axi_master/reg_r_len[0] -deleted u_aq_axi_master/reg_r_len[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3]

pvf_reg_constant ms72xx_ctl_inst1/iic_dri/trans_byte_max[1] 0

pvf_reg_constant ms7200_double_crtl_inst/iic_dri/trans_byte_max[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 0

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_g/u_scaler/frame_flag_d0 -deleted scale_top_u/u_vin_scale_down_r/u_scaler/frame_flag_d0

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_g/frame_flag -deleted scale_top_u/u_vin_scale_down_r/frame_flag

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_g/vs_d[15:0] -deleted scale_top_u/u_vin_scale_down_r/vs_d[15:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/vs_d[15:0] -deleted scale_top_u/u_vin_scale_down_g/vs_d[15:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/x_cnt[11:0] -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/x_cnt[11:0]

pvf_reg_merging  -survived video_rect_read_data_channel_1/timing_gen_xy_m0/y_cnt[11:0] -deleted video_rect_read_data_channel_6/timing_gen_xy_m0/y_cnt[11:0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/frame_flag -deleted scale_top_u/u_vin_scale_down_g/frame_flag

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/frame_flag_d0 -deleted scale_top_u/u_vin_scale_down_g/u_scaler/frame_flag_d0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_constant channel_4_data_input/data_add_b_temp1[1] 0

pvf_reg_constant channel_4_data_input/data_add_b_temp1[2] 0

pvf_reg_constant channel_4_data_input/data_add_g_temp1[1] 0

pvf_reg_constant channel_4_data_input/data_add_r_temp1[1] 0

pvf_reg_constant channel_4_data_input/data_add_r_temp1[2] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[31]

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_cnt[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_cnt[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_cnt[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/read_cnt[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_cnt[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_cnt[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_cnt[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/write_cnt[3] 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/rate_change_on 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0]

pvf_reg_merging  -survived hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[2:0]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant lighter_and_color/bb_data_out_ce 0

pvf_reg_constant lighter_and_color/bb_data_out_ce_1 0

pvf_reg_constant lighter_and_color/bb_data_out_ce_2 0

pvf_reg_constant lighter_and_color/bb_data_out_ce_3 0

pvf_reg_constant lighter_and_color/bb_data_out_ce_4 0

pvf_reg_constant lighter_and_color/de_out_ce 0

pvf_reg_constant lighter_and_color/gg_data_out_ce 0

pvf_reg_constant lighter_and_color/gg_data_out_ce_1 0

pvf_reg_constant lighter_and_color/gg_data_out_ce_2 0

pvf_reg_constant lighter_and_color/gg_data_out_ce_3 0

pvf_reg_constant lighter_and_color/gg_data_out_ce_4 0

pvf_reg_constant lighter_and_color/gg_data_out_ce_5 0

pvf_reg_constant lighter_and_color/hs_out_ce 0

pvf_reg_constant lighter_and_color/rr_data_out_ce 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_1 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_2 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_3 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_4 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_5 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_6 0

pvf_reg_constant lighter_and_color/rr_data_out_ce_7 0

pvf_reg_constant lighter_and_color/vs_out_ce 0

pvf_reg_constant osd_display/region_active_ce 0

pvf_reg_constant ycbcr/rgb_r_m0_ce 0

pvf_reg_constant ycbcr/img_y0_ce 0

pvf_reg_constant ycbcr/img_y0_ce_1 0

pvf_reg_constant ycbcr/img_y0_ce_2 0

pvf_reg_constant ycbcr/img_y0_ce_3 0

pvf_reg_constant ycbcr/img_y0_ce_4 0

pvf_reg_constant ycbcr/img_y0_ce_5 0

pvf_reg_constant ycbcr/img_y0_ce_6 0

pvf_reg_constant ycbcr/img_y0_ce_7 0

pvf_reg_constant ycbcr/img_y1_ce 0

pvf_reg_constant ycbcr/img_y1_ce_1 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_1 0

pvf_reg_constant ycbcr/img_y1_ce_2 0

pvf_reg_constant ycbcr/img_y1_ce_3 0

pvf_reg_constant ycbcr/img_y1_ce_4 0

pvf_reg_constant ycbcr/img_y1_ce_5 0

pvf_reg_constant ycbcr/img_y1_ce_6 0

pvf_reg_constant ycbcr/img_y1_ce_7 0

pvf_reg_constant ycbcr/pre_frame_de_d_ce 0

pvf_reg_constant ycbcr/pre_frame_de_d0_ce 0

pvf_reg_constant ycbcr/pre_frame_de_d1_ce 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_2 0

pvf_reg_constant ycbcr/pre_frame_de_d2_ce 0

pvf_reg_constant ycbcr/pre_frame_hsync_d_ce 0

pvf_reg_constant ycbcr/pre_frame_hsync_d0_ce 0

pvf_reg_constant ycbcr/pre_frame_hsync_d1_ce 0

pvf_reg_constant ycbcr/pre_frame_hsync_d2_ce 0

pvf_reg_constant ycbcr/pre_frame_vsync_d_ce 0

pvf_reg_constant ycbcr/pre_frame_vsync_d0_ce 0

pvf_reg_constant ycbcr/pre_frame_vsync_d1_ce 0

pvf_reg_constant ycbcr/pre_frame_vsync_d2_ce 0

pvf_reg_constant ycbcr/rgb888_b0_ce 0

pvf_reg_constant ycbcr/rgb888_b0_ce_1 0

pvf_reg_constant ycbcr/rgb888_b0_ce_2 0

pvf_reg_constant ycbcr/rgb888_b0_ce_3 0

pvf_reg_constant ycbcr/rgb888_b0_ce_4 0

pvf_reg_constant ycbcr/rgb888_b0_ce_5 0

pvf_reg_constant ycbcr/rgb888_b0_ce_6 0

pvf_reg_constant ycbcr/rgb888_b1_ce 0

pvf_reg_constant ycbcr/rgb888_b1_ce_1 0

pvf_reg_constant ycbcr/rgb888_b1_ce_2 0

pvf_reg_constant ycbcr/rgb888_b1_ce_3 0

pvf_reg_constant ycbcr/rgb888_b1_ce_4 0

pvf_reg_constant ycbcr/rgb888_b1_ce_5 0

pvf_reg_constant ycbcr/rgb888_b1_ce_6 0

pvf_reg_constant ycbcr/rgb888_b2_ce 0

pvf_reg_constant ycbcr/rgb888_b2_ce_1 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_3 0

pvf_reg_constant ycbcr/rgb888_b2_ce_2 0

pvf_reg_constant ycbcr/rgb888_b2_ce_3 0

pvf_reg_constant ycbcr/rgb888_b2_ce_4 0

pvf_reg_constant ycbcr/rgb888_b2_ce_5 0

pvf_reg_constant ycbcr/rgb888_b2_ce_6 0

pvf_reg_constant ycbcr/rgb888_bb_ce 0

pvf_reg_constant ycbcr/rgb888_bb_ce_1 0

pvf_reg_constant ycbcr/rgb888_bb_ce_2 0

pvf_reg_constant ycbcr/rgb888_bb_ce_3 0

pvf_reg_constant ycbcr/rgb888_bb_ce_4 0

pvf_reg_constant ycbcr/rgb888_bb_ce_5 0

pvf_reg_constant ycbcr/rgb888_bb_ce_6 0

pvf_reg_constant ycbcr/rgb888_g0_ce 0

pvf_reg_constant ycbcr/rgb888_g0_ce_1 0

pvf_reg_constant ycbcr/rgb888_g0_ce_2 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_4 0

pvf_reg_constant ycbcr/rgb888_g0_ce_3 0

pvf_reg_constant ycbcr/rgb888_g0_ce_4 0

pvf_reg_constant ycbcr/rgb888_g0_ce_5 0

pvf_reg_constant ycbcr/rgb888_g0_ce_6 0

pvf_reg_constant ycbcr/rgb888_g1_ce 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_5 0

pvf_reg_constant ycbcr/rgb888_g1_ce_1 0

pvf_reg_constant ycbcr/rgb888_g1_ce_2 0

pvf_reg_constant ycbcr/rgb888_g1_ce_3 0

pvf_reg_constant ycbcr/rgb888_g1_ce_4 0

pvf_reg_constant ycbcr/rgb888_g1_ce_5 0

pvf_reg_constant ycbcr/rgb888_g1_ce_6 0

pvf_reg_constant ycbcr/rgb888_g2_ce 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_6 0

pvf_reg_constant ycbcr/rgb888_g2_ce_1 0

pvf_reg_constant ycbcr/rgb888_g2_ce_2 0

pvf_reg_constant ycbcr/rgb888_g2_ce_3 0

pvf_reg_constant ycbcr/rgb888_g2_ce_4 0

pvf_reg_constant ycbcr/rgb888_g2_ce_5 0

pvf_reg_constant ycbcr/rgb888_g2_ce_6 0

pvf_reg_constant ycbcr/rgb888_gg_ce 0

pvf_reg_constant ycbcr/rgb888_gg_ce_1 0

pvf_reg_constant ycbcr/rgb888_gg_ce_2 0

pvf_reg_constant ycbcr/rgb888_gg_ce_3 0

pvf_reg_constant ycbcr/rgb888_gg_ce_4 0

pvf_reg_constant ycbcr/rgb888_gg_ce_5 0

pvf_reg_constant ycbcr/rgb888_gg_ce_6 0

pvf_reg_constant ycbcr/rgb888_r0_ce 0

pvf_reg_constant ycbcr/rgb888_r0_ce_1 0

pvf_reg_constant ycbcr/rgb888_r0_ce_2 0

pvf_reg_constant ycbcr/rgb888_r0_ce_3 0

pvf_reg_constant ycbcr/rgb888_r0_ce_4 0

pvf_reg_constant ycbcr/rgb888_r0_ce_5 0

pvf_reg_constant ycbcr/rgb888_r0_ce_6 0

pvf_reg_constant ycbcr/rgb888_r0_ce_7 0

pvf_reg_constant ycbcr/rgb888_r1_ce 0

pvf_reg_constant ycbcr/rgb888_r1_ce_1 0

pvf_reg_constant ycbcr/rgb888_r1_ce_2 0

pvf_reg_constant ycbcr/rgb888_r1_ce_3 0

pvf_reg_constant ycbcr/rgb888_r1_ce_4 0

pvf_reg_constant ycbcr/rgb888_r1_ce_5 0

pvf_reg_constant ycbcr/rgb888_r1_ce_6 0

pvf_reg_constant ycbcr/rgb888_r1_ce_7 0

pvf_reg_constant ycbcr/rgb888_r2_ce 0

pvf_reg_constant ycbcr/rgb888_r2_ce_1 0

pvf_reg_constant ycbcr/rgb888_r2_ce_2 0

pvf_reg_constant ycbcr/rgb_g_m0_ce 0

pvf_reg_constant ycbcr/rgb888_r2_ce_3 0

pvf_reg_constant ycbcr/rgb888_r2_ce_4 0

pvf_reg_constant ycbcr/rgb888_r2_ce_5 0

pvf_reg_constant ycbcr/rgb888_r2_ce_6 0

pvf_reg_constant ycbcr/rgb888_r2_ce_7 0

pvf_reg_constant ycbcr/rgb888_rr_ce 0

pvf_reg_constant ycbcr/rgb888_rr_ce_1 0

pvf_reg_constant ycbcr/rgb888_rr_ce_2 0

pvf_reg_constant ycbcr/rgb888_rr_ce_3 0

pvf_reg_constant ycbcr/rgb888_rr_ce_4 0

pvf_reg_constant ycbcr/rgb888_rr_ce_5 0

pvf_reg_constant ycbcr/rgb888_rr_ce_6 0

pvf_reg_constant ycbcr/rgb888_rr_ce_7 0

pvf_reg_constant ycbcr/rgb_b_m0_ce 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_1 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_2 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_3 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_4 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_5 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_6 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_7 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_8 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_9 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_10 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_11 0

pvf_reg_constant ycbcr/rgb_b_m0_ce_12 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_1 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_2 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_3 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_4 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_5 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_6 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_7 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_8 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_9 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_10 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_11 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_7 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_12 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_8 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_13 0

pvf_reg_constant ycbcr/rgb_g_m0_ce_14 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_9 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_10 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_11 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_12 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_13 0

pvf_reg_constant ycbcr/rgb_r_m0_ce_14 0

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[0] 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[1] 1

pvf_reg_constant hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[1]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[0] -deleted channel_4_data_input/wr_addr[0]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[1] -deleted channel_3_data_input/wr_addr[1]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[2] -deleted channel_3_data_input/wr_addr[2]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[3] -deleted channel_3_data_input/wr_addr[3]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[4] -deleted channel_3_data_input/wr_addr[4]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[5] -deleted channel_3_data_input/wr_addr[5]

pvf_reg_merging  -survived channel_3_data_input/rd_addr[0] -deleted channel_3_data_input/wr_addr[0]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[0] -deleted channel_2_data_input/wr_addr[0]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[0] -deleted channel_1_data_input/wr_addr[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[128]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[129]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[130]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[131]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[132]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[133]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[134]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[135]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[136]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[137]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[138]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[139]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[140]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[141]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[142]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[143]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[144]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[145]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[146]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[147]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[148]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[149]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[150]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[151]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[152]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[153]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[154]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[155]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[156]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[157]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[158]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[159]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[96] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[160]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[97] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[161]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[98] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[162]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[99] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[163]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[24] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[16]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[1] -deleted channel_2_data_input/wr_addr[1]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[2] -deleted channel_2_data_input/wr_addr[2]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[3] -deleted channel_2_data_input/wr_addr[3]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[4] -deleted channel_2_data_input/wr_addr[4]

pvf_reg_merging  -survived channel_2_data_input/rd_addr[5] -deleted channel_2_data_input/wr_addr[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8]

pvf_reg_merging  -survived param_change_u/h_scale_k[11] -deleted param_change_u/v_scale_k[2]

pvf_reg_merging  -survived param_change_u/h_scale_k[10] -deleted param_change_u/v_scale_k[10]

pvf_reg_merging  -survived ad_data_send_inst/fifo_wr_en -deleted ad_data_send_inst/hsst_txd[10]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[1] -deleted channel_1_data_input/wr_addr[1]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[2] -deleted channel_1_data_input/wr_addr[2]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[3] -deleted channel_1_data_input/wr_addr[3]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[4] -deleted channel_1_data_input/wr_addr[4]

pvf_reg_merging  -survived channel_1_data_input/rd_addr[5] -deleted channel_1_data_input/wr_addr[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[1] -deleted channel_4_data_input/wr_addr[1]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[2] -deleted channel_4_data_input/wr_addr[2]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[3] -deleted channel_4_data_input/wr_addr[3]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[4] -deleted channel_4_data_input/wr_addr[4]

pvf_reg_merging  -survived channel_4_data_input/rd_addr[5] -deleted channel_4_data_input/wr_addr[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[16]

pvf_reg_merging  -survived ad_data_send_inst/hsst_txd[24] -deleted ad_data_send_inst/hsst_txk[0]

pvf_reg_merging  -survived param_change_u/t_height_wr[2] -deleted param_change_u/t_width_wr[6]

pvf_reg_merging  -survived param_change_u/t_height_wr[4] -deleted param_change_u/t_width_wr[8]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d0[4] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d0[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[100] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[164]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[165]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[102] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[166]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[103] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[167]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[104] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[168]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[105] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[169]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[106] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[170]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[107] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[171]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[108] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[172]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[173]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[110] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[174]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[111] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[175]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[112] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[176]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[113] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[177]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[114] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[178]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[115] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[179]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[116] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[180]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[117] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[181]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[118] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[182]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[119] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[183]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[120] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[184]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[121] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[185]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[122] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[186]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[123] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[187]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[124] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[188]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[125] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[189]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[126] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[190]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[127] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[191]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[128] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[192]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[129] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[193]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[130] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[194]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[131] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[195]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[196]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[133] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[197]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[134] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[198]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[135] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[199]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[136] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[200]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[137] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[201]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[138] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[202]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[139] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[203]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[140] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[204]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[141] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[205]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[142] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[206]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[143] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[207]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[144] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[208]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[145] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[209]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[146] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[210]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[147] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[211]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[148] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[212]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[149] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[213]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[150] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[214]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[151] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[215]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[152] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[216]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[153] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[217]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[154] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[218]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[155] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[219]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[156] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[220]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[157] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[221]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[158] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[222]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[159] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[223]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[160] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[224]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[161] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[225]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[162] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[226]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[163] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[227]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[164] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[228]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[165] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[229]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[166] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[230]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[167] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[231]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[168] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[232]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[169] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[233]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[170] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[234]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[171] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[235]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[172] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[236]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[173] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[237]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[174] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[238]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[175] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[239]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[176] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[240]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[177] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[241]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[178] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[242]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[179] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[243]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[180] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[244]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[181] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[245]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[182] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[246]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[183] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[247]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[184] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[248]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[185] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[249]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[186] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[250]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[187] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[251]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[188] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[252]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[189] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[253]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[190] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[254]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[191] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[255]

pvf_reg_merging  -survived param_change_u/h_scale_k[0] -deleted param_change_u/v_scale_k[4]

pvf_reg_merging  -survived param_change_u/h_scale_k[3] -deleted param_change_u/v_scale_k[3]

pvf_reg_merging  -survived param_change_u/h_scale_k[4] -deleted param_change_u/v_scale_k[0]

pvf_reg_merging  -survived param_change_u/h_scale_k[5] -deleted param_change_u/v_scale_k[5]

pvf_reg_merging  -survived param_change_u/h_scale_k[7] -deleted param_change_u/v_scale_k[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly

pvf_reg_merging  -survived scaler_up/r_t_height[2] -deleted scaler_up/r_t_width[6]

pvf_reg_merging  -survived scaler_up/r_t_height[4] -deleted scaler_up/r_t_width[8]

pvf_reg_merging  -survived frame_read_write_channel_1/frame_fifo_read_m0/read_len_d1[4] -deleted frame_read_write_channel_6/frame_fifo_read_m0/read_len_d1[6]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[0] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[4]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[3] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[3]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[4] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[0]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[5] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[5]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[7] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[10] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[10]

pvf_reg_merging  -survived scale_top_u/u_vin_scale_down_b/u_scaler/k_h_reg[11] -deleted scale_top_u/u_vin_scale_down_b/u_scaler/k_v_reg[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_1/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_2/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_3/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_4/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_5/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_read_m0/rd_burst_addr[3] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_addr[0] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_addr[1] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_addr[2] 0

pvf_reg_constant frame_read_write_channel_6/frame_fifo_write_m0/wr_burst_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant key_ctl_top/working_mode[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant mem_read_arbi/rd_burst_addr[0] 0

pvf_reg_constant mem_read_arbi/rd_burst_addr[1] 0

pvf_reg_constant mem_read_arbi/rd_burst_addr[2] 0

pvf_reg_constant mem_read_arbi/rd_burst_addr[3] 0

pvf_reg_constant mem_write_arbi/wr_burst_addr[0] 0

pvf_reg_constant mem_write_arbi/wr_burst_addr[1] 0

pvf_reg_constant mem_write_arbi/wr_burst_addr[2] 0

pvf_reg_constant mem_write_arbi/wr_burst_addr[3] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_rd_adrs[8] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[5] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[6] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[7] 0

pvf_reg_constant u_aq_axi_master/reg_wr_adrs[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[16] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[16] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_val[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/next_len[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/double_wr 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[38] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[38] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_left_1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update_right_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_double_wr 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_double_wr 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
