module DataPath(
	input wire clock, clear,
	input wire [31:0] A,
	input wire [31:0] RegisterAImmediate,
	input wire R0out, R1out, R2out,
	input wire R0in, R1in, R2in,
	input wire [31:0] BusMuxOut
);

wire [31:0] BusMuxInR0, BusMuxInR1, BusMuxInR2; 

//Devices
register R0(clear, clock, R0in, BusMuxOut, BusMuxInR0);
register R1(clear, clock, R1in, BusMuxOut, BusMuxInR1);
register R2(clear, clock, R1in, BusMuxOut, BusMuxInR2);


//Bus
Bus bus(BusMuxInR0, BusMuxInR1, BusMuxInR2, R0out, R1out, R2out, BusMuxOut);

endmodule
