<?xml version="1.0" encoding="UTF-8"?><dcdt>
    <project type="Single-Loop" name="test1">
        <compensator type="PID">
            <gain type="ki" value="5.000e+02"/>
            <gain type="kp" value="1.000e+00"/>
            <gain type="kd" value="5.000e-04"/>
            <gain type="kdc" value="1.000e+00"/>
            <pwm type="frequency" value="300000.000"/>
            <pwm type="ratio" value="1"/>
            <pwm type="PWM Max Resolution" value="1.060e-09"/>
            <pwm type="computational delay" value="1.100e-06"/>
            <pwm type="gate drive delay" value="1.500e-07"/>
            <clamp type="min" value="0"/>
            <clamp type="max" value="32767"/>
        </compensator>
        <plant type="pole zero" value="Hsys">
            <pole type="1" value="1.000e-03"/>
            <pole type="2" value="0.000e+00"/>
            <pole type="3" value="0.000e+00"/>
            <pole type="4" value="0.000e+00"/>
            <pole type="5" value="0.000e+00"/>
            <zero type="1" value="0.000e+00"/>
            <zero type="2" value="0.000e+00"/>
            <zero type="3" value="0.000e+00"/>
            <zero type="4" value="0.000e+00"/>
            <zero type="5" value="0.000e+00"/>
            <gain type="kdc" value="10.000"/>
        </plant>
        <feedback type="fixed gain" value="Hfb">
            <gain type="feedback" value="1.000e+00"/>
            <frequency type="bandwidth" value="300000"/>
            <adc type="resolution" value="10-bit"/>
            <adc type="latency" value="600"/>
            <adc type="voltage range" value="3.300e+00"/>
            <adc type="output" value="3.300e+00"/>
            <adc type="Kr" value="0.0000"/>
        </feedback>
    </project>
</dcdt>
