# 13.1 Timer_A Introduction

Timer_A is a 16-bit timer/counter with up to seven capture/compare registers. Timer_A can support
multiple captures or compares, PWM outputs, and interval timing. Timer_A also has extensive interrupt
capabilities. Interrupts may be generated from the counter on overflow conditions and from each of
the capture/compare registers.

Timer_A features include:

- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with pulse width modulation (PWM) capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer_A interrupts

Figure 13-1 shows the block diagram of Timer_A.

## Visual Diagrams

The Timer A architecture is illustrated through detailed SVG diagrams:

- **[Timer A Main Block](../../diagrams/timer_a/timer_a_main_block.svg)** - Shows the clock path
  (TASSEL, ID, IDEX dividers) and timer core (TAxR counter, mode control)
- **[CCR Block Detail](../../diagrams/timer_a/timer_a_ccr_block.svg)** - Detailed view of a single
  Capture/Compare Register block showing input selection, capture logic, storage/compare, and
  output logic
- **[Complete Timer A System](../../diagrams/timer_a/timer_a_complete_system.svg)** - System
  overview showing how the main timer block connects to multiple CCR blocks (CCR0-6)

These diagrams use appropriate electrical symbols, orthogonal routing with no crossing connections,
and branched connections with connection dots to clearly show signal relationships.

## Note 1

> [!NOTE] **Use of the word _count_**
> <br>
> _Count_ is used throughout this chapter. It means the counter must be in the process of counting
> for the action to take place. If a particular value is directly written to the counter, an
> associated action does not take place.

## Note 2

> [!NOTE] **Nomenclature**
> <br>
> There may be multiple instantiations of Timer_A on a given device. The prefix TAx is used, where
> x is a greater than equal to zero indicating the Timer_A instantiation. For devices with one
> instantiation, x = 0. The suffix n, where n = 0 to 6, represents the specific capture/compare
> registers associated with the Timer_A instantiation.

<a id="figure-13-1"></a>

```text
Timer Block: block
  Outputs:
    Count: 16-bit @bus

  ClockPath: block
    TASSEL: multiplexor
      Width: 2-bit
      Outputs:
        O

    ID: divider
      Width: 2-bit
      Options:
        1: 00
        2: 01
        4: 10
        8: 11
      Inputs:
        CLK: clock
        CLR: 1-bit
      Outputs:
        CLK / ID -> O

    IDEX: divider
      Width: 3-bit
      Options:
        1: 000
        2: 001
        3: 010
        4: 011
        5: 100
        6: 101
        7: 110
        8: 111
      Inputs:
        CLK: clock
        CLR: 1-bit
      Outputs:
        CLK / IDEX -> O

  TimerCore: block
    TAxR: block
      Width: 16-bit
      Inputs:
        CLK: 1-bit @edge
        CLR: 1-bit
        Mode: 2-bit @bi
      Outputs:
        Mode: 2-bit @bi
        RC: 1-bit
        Count: 16-bit @bus

    MC: block
      Width: 2-bit
      Inputs:
        CMP: 1-bit
        Mode: 2-bit @bi
      Outputs:
        Mode: 2-bit @bi



CCR: block
  Inputs:
    n: 3-bit @ max 6
    Count: 16-bit @ bus

  InputSelection: block
    CCIS: multiplexor
      Width: 2-bit
      Outputs:
        O

  CaptureLogic: block
    SCS: multiplexor
      Width: 1-bit
      Outputs:
        O

    CAP: multiplexor
      Width: 1-bit
      Outputs:
        O

    CM: block
      Width: 2
      Options:
        No capture: 00
        Capture on rising edge: 01
        Capture on falling edge: 10
        Capture on both rising and falling edges: 11
      Inputs:
        CCI: 1-bit
      Outputs:
        O: 1-bit

    Logic: block
      Inputs:
        CCI: 1-bit
      Outputs:
        O: 1-bit

    Sync: block
      Inputs:
        CLK: 1-bit @edge
        CCI: 1-bit
      Outputs:
        O: 1-bit        

  StorageAndCompare: block
    TAxCCRn: block
      Inputs:
        Sync: 1-bit @rising
        Count: 16-bit @bus
      Outputs:
        O: 16-bit @bus

    Comparatorn:
      Inputs:
        CCRCount: 16-bit
        Count: 16-bit
      Outputs:
        Equ: 1-bit

    CCILatch: block
      Inputs:
        A: 1-bit
        EN: 1-bit
      Outputs:
        Y: 1-bit

  OutputLogic: block
    OutputUnit4: block
      Width: 3
      Inputs:
        Equ6: 1-bit
        Out6: 1-bit
        Equ0: 1-bit
        Mode: 3-bit
      Outputs:
        O: 1-bit

    Nor1: NOR
      Inputs:
        A: 1-bit
        B: 1-bit
        C: 1-bit
      Outputs:
        O: 1-bit

    And1: AND
      Inputs:
        A: 1-bit
        B: 1-bit
      Outputs:
        O: 1-bit

    Nand1: NAND
      Inputs:
        A: 1-bit
        B: 1-bit
      Outputs:
        O: 1-bit

    Or1: OR
      Inputs:
        A: 1-bit
        B: 1-bit
      Outputs:
        O: 1-bit

    DataLatch: RS FlipFlop
      Inputs:
        DATA: 1-bit
        RESET: 1-bit
        SET: 1-bit
        CLK: 1-bit @edge
      Outputs:
        Q: 1-bit



CCRn[0..6]: CCR @CCRn[].n = index

# Connection Groups - Logically Organized

# Clock Distribution
Connections:
  ClockPath:
    TAxCLK -> Timer Block.ClockPath.TASSEL.00
    ACLK -> Timer Block.ClockPath.TASSEL.01
    SMCLK -> Timer Block.ClockPath.TASSEL.10
    INCLK -> Timer Block.ClockPath.TASSEL.11
    Timer Block.ClockPath.TASSEL.O -> Timer Block.ClockPath.ID.CLK
    Timer Block.ClockPath.ID.O -> Timer Block.ClockPath.IDEX.CLK
    Timer Block.ClockPath.IDEX.O ->| Timer Clock
    Timer Block.ClockPath.IDEX.O ->| Timer Block.TimerCore.TAxR.CLK

# Timer Core
Connections:
  TimerCore:
    TACLR ->| Timer Block.ClockPath.ID.CLR
    TACLR ->| Timer Block.ClockPath.IDEX.CLR
    TACLR ->| Timer Block.TimerCore.TAxR.CLR
    Timer Block.TimerCore.TAxR.RC -> TAxCTL.TAIFG @set
    Timer Block.TimerCore.TAxR.Mode <-> Timer Block.TimerCore.MC.Mode
    EQU0 -> Timer Block.TimerCore.MC.CMP
    Count -> Timer Block.TimerCore.TAxR.Count @ bus

# CCR Input Selection
Connections:
  CCRInputs:
    CCInA -> CCR.InputSelection.CCIS.00
    CCInB -> CCR.InputSelection.CCIS.01
    GND -> CCR.InputSelection.CCIS.10
    VCC -> CCR.InputSelection.CCIS.11
    CCR.InputSelection.CCIS.O ->| CCI
    CCR.InputSelection.CCIS.O ->| CCR.CaptureLogic.CM.CCI
    CCR.InputSelection.CCIS.O ->| CCR.StorageAndCompare.CCILatch.A

# Capture Logic
Connections:
  CaptureControl:
    CCR.CaptureLogic.CM.O ->| CCR.CaptureLogic.Logic.CCI
    CCR.CaptureLogic.CM.O ->| CCR.CaptureLogic.Sync.CCI
    CCR.CaptureLogic.CM.O ->| CCR.CaptureLogic.SCS.0
    Timer Clock ->| CCR.CaptureLogic.Sync.CLK
    CCR.CaptureLogic.Sync.O -> CCR.CaptureLogic.SCS.1
    CCR.CaptureLogic.Logic.O -> COV
    CCR.CaptureLogic.SCS.O ->| CCR.CaptureLogic.CAP.1
    CCR.CaptureLogic.SCS.O ->| CCR.StorageAndCompare.TAxCCRn.Sync @rising

# Compare Logic
Connections:
  CompareControl:
    Count ->| CCR.StorageAndCompare.TAxCCRn.Count @bus
    CCR.StorageAndCompare.TAxCCRn.O -> CCR.StorageAndCompare.Comparatorn.CCRCount @bus
    Count ->| CCR.StorageAndCompare.Comparatorn.Count @bus
    CCR.StorageAndCompare.Comparatorn.Equ ->| CCR.CaptureLogic.CAP.0
    CCR.StorageAndCompare.Comparatorn.Equ ->| CCR.StorageAndCompare.CCILatch.EN
    CCR.StorageAndCompare.Comparatorn.Equ ->| CCR.OutputLogic.OutputUnit4.Equ6
    CCR.CaptureLogic.CAP.O -> CCR.StorageAndCompare.TAxCCRn.CCIFG @set
    CCR.StorageAndCompare.CCILatch.Y -> SCCI

# Output Generation
Connections:
  OutputControl:
    OUTMOD ->| CCR.OutputLogic.OutputUnit4.Mode
    OUTMOD[0] ->| CCR.OutputLogic.Nor1.A
    OUTMOD[1] ->| CCR.OutputLogic.Nor1.B
    OUTMOD[2] ->| CCR.OutputLogic.Nor1.C
    CCR.OutputLogic.Nor1.O ->| CCR.OutputLogic.Nand1.A
    CCR.OutputLogic.Nor1.O ->| CCR.OutputLogic.And1.B
    OUT ->| CCR.OutputLogic.And1.A
    OUT ->| CCR.OutputLogic.Nand1.B
    CCR.OutputLogic.Nand1.O -> CCR.OutputLogic.Or1.A
    CCR.OutputLogic.And1.O -> CCR.OutputLogic.DataLatch.SET
    CCR.OutputLogic.Or1.O -> CCR.OutputLogic.DataLatch.RESET
    POR -> CCR.OutputLogic.Or1.B
    CCR.OutputLogic.OutputUnit4.O -> CCR.OutputLogic.DataLatch.DATA
    CCR.OutputLogic.DataLatch.Q ->| OUT6
    CCR.OutputLogic.DataLatch.Q ->| CCR.OutputLogic.OutputUnit4.Out6
    Timer Clock ->| CCR.OutputLogic.DataLatch.CLK
    EQU0 ->| CCR.OutputLogic.OutputUnit4.Equ0

# Global Connections
Connections:
  Global:
    Timer Block.Count ->| CCRn[].Count @ bus
```

**Figure 13-1. Timer_A Block Diagram**
