
## Day 17  

### Topic : Design Library cell using Magic layout and Ngspice characterization 

### Topic - IO Placer Version 

<details>
 <summary>IO placer revision</summary> 

 >![image](https://user-images.githubusercontent.com/118953939/214262318-787972dc-0666-42cf-b853-c9918d637dd2.png)
 
 >![image](https://user-images.githubusercontent.com/118953939/214262403-8ecde286-249f-4cf3-afcd-0950231607fc.png)
</details>

<details>
 <summary>Spice Deck Creation for CMOS inverter </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214262585-63367e5f-65b2-4f92-ad69-809b121b6151.png)

</details>

<details>
 <summary>Lab Spice simulation lab for CMOS inverter </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214262852-0cbf5d43-56e5-45d5-ade2-17164d7246d7.png)

 >![image](https://user-images.githubusercontent.com/118953939/214262883-45cb71d9-f042-4916-99aa-6419e4a55c1a.png)

 >![image](https://user-images.githubusercontent.com/118953939/214262984-e437d2d5-7399-4415-93b2-1cded8d80a47.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263016-89f25d82-7b58-45b7-b13e-be756841cd71.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263057-732b6111-2e30-4a65-a027-db4eb2eb8a67.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263083-68595c01-10c6-4b73-bdf3-f659eaa8de44.png)
</details>


<details>
 <summary>Switching Threshold Vm </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214263337-8ffac728-96ac-47f0-9221-18968b25db39.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263375-10a1ea9d-dcef-4239-b162-778bac6ed8be.png)
</details>

<details>
 <summary>Static and Dynamic Simulation of CMOS inverter</summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214263535-0d81365a-fb76-424a-87d4-28b5607a1b38.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263611-4abafd5f-e722-4062-b67b-2e0afbd48f8e.png)

 >![image](https://user-images.githubusercontent.com/118953939/214263649-0785bfc5-feb1-47fa-beb5-964edaf4c707.png)
 
 >![image](https://user-images.githubusercontent.com/118953939/214263701-16dc380b-900c-4397-9c40-f291f574933c.png)
 </details>
 
 
<details>
 <summary>LAB STEPS TO GIT CLONE VSDSTDCELLDESIGN </summary> 

>![image](https://user-images.githubusercontent.com/118953939/214263928-6d3c392b-15b5-4e96-9249-defb5bbdec5b.png)
</details>

### Topic Inception of Layout and CMOS fabrication process

<details>
 <summary>Create Active Regions </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214264150-8ae1a4ca-c611-4a02-b356-3825bb677fd4.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264216-105b3833-aab2-4bf2-a455-ccd21fa55787.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264259-a087576d-975c-4a1f-b82e-7c724bfa27a7.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264295-68753666-5f0a-495a-b681-e2ccfad29c51.png)
</details>

<details>
 <summary>Formation Nwell and P well </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214264498-50b3df6c-06f5-40be-923f-7743eca93e0d.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264543-64ca628c-f6d8-4eec-8fe8-1cad71446200.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264579-4a09c795-c1dd-48cc-8c9f-25d0fcec0730.png)
 </details>
 
 <details>
 <summary>Formation of Gate Terminal </summary> 
 
 >![image](https://user-images.githubusercontent.com/118953939/214264768-972850dc-c6d9-4d71-994b-9c25e9243084.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264789-6305065d-e376-4f3b-84e6-0fd93c0dc22c.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264825-7ef38297-7158-49ce-9873-dd447a7fc516.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264852-ae6eeab8-5790-4218-a250-e5fe38268ca4.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264879-2a7df07d-caa3-44b8-aa49-3e70f1728d79.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264910-239e9a0d-3f91-4ae7-81a3-84f05942665e.png)

 >![image](https://user-images.githubusercontent.com/118953939/214264997-c9653064-acf4-491b-b3f6-73ffd9b3b66d.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265031-3ceef52f-39b9-4fa0-96c6-f607cd1b432b.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265090-15ae1bad-6d7c-4897-bdb6-8a08b5915e9e.png)
</details>

 <details>
 <summary>Source and Drain Formation</summary>

 >![image](https://user-images.githubusercontent.com/118953939/214265329-ef10dd5f-442d-4679-9d20-69ccfc8dc702.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265356-88c45036-a50c-4676-b11e-31d55bb2c9eb.png)
</details>

<details>
 <summary>Local Interconnection Formation</summary>

 >![image](https://user-images.githubusercontent.com/118953939/214265649-6b701c59-1d74-430b-8be9-3e630cef6c81.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265717-1b880c2c-9623-4ea3-a68b-8bcf60c88fe1.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265751-261610da-e92e-455c-a0dc-efefd4b6e357.png)
 </details>
 
 <details>
 <summary>High Level Metal Formation</summary>

 >![image](https://user-images.githubusercontent.com/118953939/214265908-d4634718-3839-4e10-925f-ec495383d6e1.png)

 >![image](https://user-images.githubusercontent.com/118953939/214265954-3b662c08-cce1-438a-89a9-36a8a05fd3d8.png)

 >![image](https://user-images.githubusercontent.com/118953939/214266026-9dfc7a45-e6e6-430c-8584-4fce032ad959.png)

 >![image](https://user-images.githubusercontent.com/118953939/214266076-d800d2b5-2df4-4ffe-a13d-64bf43858564.png)

 >![image](https://user-images.githubusercontent.com/118953939/214266096-bbef8c71-d171-41f6-9068-adc62d9ebcfd.png)
</details>


 <details>
 <summary>Lab introduction to sky130 basic layers layout and LEF using inverter </summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/214266371-366ba8c8-6f1d-4fdb-a825-deee8cdd35b7.png)
 
 >![image](https://user-images.githubusercontent.com/118953939/214266394-8be659a8-050e-4233-90e3-fb957f7ea7c2.png)
 
 >![image](https://user-images.githubusercontent.com/118953939/214266419-e3766e0b-071b-4feb-9993-5e274efaabe7.png)
 
- Different between the layout and the lef.More detail on https://github.com/nickson-jose/vsdstdcelldesign#introduction-to-lef

>![image](https://user-images.githubusercontent.com/118953939/214266464-01233343-873b-4ca9-8e5d-913ce4225a19.png)
</details>

 <details>
 <summary>Lab steps to create std cell layout and extract spice netlist.</summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/214266750-d3adcc42-ac26-4c5e-9da3-1e82401b42de.png)

 >![image](https://user-images.githubusercontent.com/118953939/214266795-983387bb-c873-4d41-ba71-9c427d9dbdba.png)
</details>

### Topic SKY130 Tech File Labs 
<details>
 <summary>Steps to create final SPICE deck using Sky130 tech </summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/214267229-522ec585-83b6-4cd8-a34c-f5456df7190b.png)

 >![image](https://user-images.githubusercontent.com/118953939/214267267-8f575911-1b84-40c8-80bc-1ba44eeceb1c.png)

 >![image](https://user-images.githubusercontent.com/118953939/214267308-7aa19286-eae3-4080-900f-2d4221610d0b.png)

 >![image](https://user-images.githubusercontent.com/118953939/214267344-87fca278-fe36-4085-a484-0e39f6f2e1d3.png)

 >![image](https://user-images.githubusercontent.com/118953939/214267386-ad8e5223-8ad3-4397-bf90-f4bf65e37d5d.png)
</details>

<details>
 <summary>LAB INTRODUCTION TO MAGIC TOOL OPTION AND DRC RULES</summary>
 
 >![image](https://user-images.githubusercontent.com/118953939/214267636-691e02bc-3e18-4f14-ba8b-9cc910904bd1.png)

 - Refference  http://opencircuitdesign.com/magic/
</details>
