-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Wed May 22 17:27:18 2024

COMPONENT CoinCharger
	PORT
	(
		c1		:	 IN STD_LOGIC;
		c2		:	 IN STD_LOGIC;
		c4		:	 IN STD_LOGIC;
		c5		:	 IN STD_LOGIC;
		B23		:	 IN STD_LOGIC;
		a		:	 OUT STD_LOGIC;
		b		:	 OUT STD_LOGIC;
		c		:	 OUT STD_LOGIC;
		d		:	 OUT STD_LOGIC;
		e		:	 OUT STD_LOGIC;
		f		:	 OUT STD_LOGIC;
		g		:	 OUT STD_LOGIC;
		a1		:	 OUT STD_LOGIC;
		b2		:	 OUT STD_LOGIC;
		c3		:	 OUT STD_LOGIC;
		d4		:	 OUT STD_LOGIC;
		e5		:	 OUT STD_LOGIC;
		f6		:	 OUT STD_LOGIC;
		g7		:	 OUT STD_LOGIC;
		a8		:	 OUT STD_LOGIC;
		b9		:	 OUT STD_LOGIC;
		c10		:	 OUT STD_LOGIC;
		d11		:	 OUT STD_LOGIC;
		e12		:	 OUT STD_LOGIC;
		f13		:	 OUT STD_LOGIC;
		g14		:	 OUT STD_LOGIC;
		a15		:	 OUT STD_LOGIC;
		b16		:	 OUT STD_LOGIC;
		c17		:	 OUT STD_LOGIC;
		d18		:	 OUT STD_LOGIC;
		e19		:	 OUT STD_LOGIC;
		f20		:	 OUT STD_LOGIC;
		g21		:	 OUT STD_LOGIC;
		clk_o		:	 OUT STD_LOGIC;
		R4		:	 OUT STD_LOGIC;
		R3		:	 OUT STD_LOGIC;
		R2		:	 OUT STD_LOGIC;
		R1		:	 OUT STD_LOGIC
	);
END COMPONENT;