ALU.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/ALU.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Branch_Comparator.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Branch_Comparator.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Control_Unit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Control_Unit.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Execute_Unit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Execute_Unit.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Forwarding_Unit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Forwarding_Unit.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Hazard_Detection_Unit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Hazard_Detection_Unit.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Imm_Gen.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Imm_Gen.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Reg_PC.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Reg_PC.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
State_IF_fpga.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/State_IF_fpga.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
mux2_4.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/mux2_4.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Reg_EX_MEM.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Reg_EX_MEM.sv,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Reg_ID_EX.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Reg_ID_EX.sv,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Reg_IF_ID.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Reg_IF_ID.sv,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Reg_MEM_WB.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Reg_MEM_WB.sv,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Register_Array.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Register_Array.sv,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
Risc_32_bit_fpga.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c922/sim/Risc_32_bit_fpga.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_Risc_32_bit_fpga_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Risc_32_bit_fpga_0_0/sim/design_1_Risc_32_bit_fpga_0_0.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"incdir="../../../../RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/4903"
glbl.v,Verilog,xil_defaultlib,glbl.v
