{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541425287734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541425287734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 13:41:27 2018 " "Processing started: Mon Nov 05 13:41:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541425287734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425287734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLmaster -c TLmaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLmaster -c TLmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425287734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541425288436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541425288436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/desktop/electricssssssssssssssssss/summutive/div100m/div10/div10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/desktop/electricssssssssssssssssss/summutive/div100m/div10/div10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Found entity 1: div10" {  } { { "../div100M/div10/div10.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/div100M/div10/div10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425300619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/desktop/electricssssssssssssssssss/summutive/div100m/div100m.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/desktop/electricssssssssssssssssss/summutive/div100m/div100m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div100M " "Found entity 1: div100M" {  } { { "../div100M/div100M.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/div100M/div100M.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425300619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/desktop/electricssssssssssssssssss/summutive/tlcontroller/tlcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/desktop/electricssssssssssssssssss/summutive/tlcontroller/tlcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLController " "Found entity 1: TLController" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLController/TLController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425300635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/desktop/electricssssssssssssssssss/summutive/carcounter/carcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/desktop/electricssssssssssssssssss/summutive/carcounter/carcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CarCounter " "Found entity 1: CarCounter" {  } { { "../CarCounter/CarCounter.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/CarCounter/CarCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425300635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlmaster.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tlmaster.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLmaster " "Found entity 1: TLmaster" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425300635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLmaster " "Elaborating entity \"TLmaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541425300697 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/owner/desktop/electricssssssssssssssssss/summutive/7seg/7seg.bdf 1 1 " "Using design file /users/owner/desktop/electricssssssssssssssssss/summutive/7seg/7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "7seg.bdf" "" { Schematic "c:/users/owner/desktop/electricssssssssssssssssss/summutive/7seg/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541425300713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst1 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst1\"" {  } { { "TLmaster.bdf" "inst1" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 480 1008 1104 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLController TLController:inst10 " "Elaborating entity \"TLController\" for hierarchy \"TLController:inst10\"" {  } { { "TLmaster.bdf" "inst10" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 312 520 664 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300728 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLController/TLController.bdf" { { 208 408 456 240 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541425300728 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "../TLController/TLController.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLController/TLController.bdf" { { 256 408 456 288 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541425300728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/owner/desktop/electricssssssssssssssssss/summutive/t4_8/t4_8.bdf 1 1 " "Using design file /users/owner/desktop/electricssssssssssssssssss/summutive/t4_8/t4_8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 T4_8 " "Found entity 1: T4_8" {  } { { "t4_8.bdf" "" { Schematic "c:/users/owner/desktop/electricssssssssssssssssss/summutive/t4_8/t4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541425300760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4_8 T4_8:inst2 " "Elaborating entity \"T4_8\" for hierarchy \"T4_8:inst2\"" {  } { { "TLmaster.bdf" "inst2" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 392 728 840 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div100M div100M:inst5 " "Elaborating entity \"div100M\" for hierarchy \"div100M:inst5\"" {  } { { "TLmaster.bdf" "inst5" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 392 -72 64 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10 div100M:inst5\|div10:inst15 " "Elaborating entity \"div10\" for hierarchy \"div100M:inst5\|div10:inst15\"" {  } { { "../div100M/div100M.bdf" "inst15" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/div100M/div100M.bdf" { { 216 1280 1408 368 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarCounter CarCounter:inst17 " "Elaborating entity \"CarCounter\" for hierarchy \"CarCounter:inst17\"" {  } { { "TLmaster.bdf" "inst17" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 280 264 408 408 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300791 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "../CarCounter/CarCounter.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/CarCounter/CarCounter.bdf" { { 80 168 216 112 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1541425300791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/owner/desktop/electricssssssssssssssssss/summutive/trafficdecoder/trafficdecoder.bdf 1 1 " "Using design file /users/owner/desktop/electricssssssssssssssssss/summutive/trafficdecoder/trafficdecoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficDecoder " "Found entity 1: TrafficDecoder" {  } { { "trafficdecoder.bdf" "" { Schematic "c:/users/owner/desktop/electricssssssssssssssssss/summutive/trafficdecoder/trafficdecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541425300822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541425300822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrafficDecoder TrafficDecoder:bbbbb " "Elaborating entity \"TrafficDecoder\" for hierarchy \"TrafficDecoder:bbbbb\"" {  } { { "TLmaster.bdf" "bbbbb" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 744 992 1112 904 "bbbbb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425300822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a GND " "Pin \"seg_a\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 504 1104 1280 520 "seg_a" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b VCC " "Pin \"seg_b\" is stuck at VCC" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 520 1104 1280 536 "seg_b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c GND " "Pin \"seg_c\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 536 1104 1280 552 "seg_c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d GND " "Pin \"seg_d\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 552 1104 1280 568 "seg_d" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e GND " "Pin \"seg_e\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 568 1104 1280 584 "seg_e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f GND " "Pin \"seg_f\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 584 1104 1280 600 "seg_f" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_f"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g GND " "Pin \"seg_g\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 600 1104 1280 616 "seg_g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_dp GND " "Pin \"seg_dp\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 616 1104 1280 632 "seg_dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|seg_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "MREDN VCC " "Pin \"MREDN\" is stuck at VCC" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 712 1184 1360 728 "MREDN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MREDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MREDS VCC " "Pin \"MREDS\" is stuck at VCC" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 728 1184 1360 744 "MREDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MREDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MYELLOWS GND " "Pin \"MYELLOWS\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 768 1184 1360 784 "MYELLOWS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MYELLOWS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MYELLOWN GND " "Pin \"MYELLOWN\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 752 1184 1360 768 "MYELLOWN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MYELLOWN"} { "Warning" "WMLS_MLS_STUCK_PIN" "MGREENS GND " "Pin \"MGREENS\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 808 1184 1360 824 "MGREENS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MGREENS"} { "Warning" "WMLS_MLS_STUCK_PIN" "MGREENN GND " "Pin \"MGREENN\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 792 1184 1360 808 "MGREENN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|MGREENN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SREDN VCC " "Pin \"SREDN\" is stuck at VCC" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 832 1184 1360 848 "SREDN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SREDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SREDS VCC " "Pin \"SREDS\" is stuck at VCC" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 848 1184 1360 864 "SREDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SREDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYELLOWN GND " "Pin \"SYELLOWN\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 872 1184 1360 888 "SYELLOWN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SYELLOWN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYELLOWS GND " "Pin \"SYELLOWS\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 888 1184 1360 904 "SYELLOWS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SYELLOWS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGREENN GND " "Pin \"SGREENN\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 912 1184 1360 928 "SGREENN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SGREENN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGREENS GND " "Pin \"SGREENS\" is stuck at GND" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 928 1184 1360 944 "SGREENS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541425301541 "|TLmaster|SGREENS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541425301541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541425301682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541425302744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541425302744 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TLmaster.bdf" "" { Schematic "C:/Users/Owner/Desktop/Electricssssssssssssssssss/Summutive/TLmaster/TLmaster.bdf" { { 416 -320 -152 432 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541425303432 "|TLmaster|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541425303432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541425303432 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541425303432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541425303432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541425303432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541425303447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 13:41:43 2018 " "Processing ended: Mon Nov 05 13:41:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541425303447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541425303447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541425303447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541425303447 ""}
