
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402d38 <ferror@plt+0xd38>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <mbrtowc@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41e000 <ferror@plt+0x1c000>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <mbrtowc@plt>:
  401af0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <memcpy@plt>:
  401b00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <exit@plt>:
  401b50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <error@plt>:
  401b60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <strnlen@plt>:
  401b70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <setenv@plt>:
  401b80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <putc@plt>:
  401b90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <pipe@plt>:
  401ba0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <opendir@plt>:
  401bb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <__cxa_atexit@plt>:
  401bc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <iswcntrl@plt>:
  401bd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <fork@plt>:
  401be0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <lseek@plt>:
  401bf0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <__fpending@plt>:
  401c00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <snprintf@plt>:
  401c10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fileno@plt>:
  401c20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <signal@plt>:
  401c30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <fclose@plt>:
  401c40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <getpid@plt>:
  401c50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <nl_langinfo@plt>:
  401c60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <malloc@plt>:
  401c70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <wcwidth@plt>:
  401c80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <open@plt>:
  401c90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <poll@plt>:
  401ca0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <sigemptyset@plt>:
  401cb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <memset@plt>:
  401cf0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <calloc@plt>:
  401d10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <readdir@plt>:
  401d20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <realloc@plt>:
  401d30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <getc@plt>:
  401d40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <closedir@plt>:
  401d50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <sigaction@plt>:
  401d70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <strrchr@plt>:
  401d80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <__gmon_start__@plt>:
  401d90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <fdopendir@plt>:
  401da0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <write@plt>:
  401db0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <abort@plt>:
  401dc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <mbsinit@plt>:
  401dd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <memcmp@plt>:
  401de0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <textdomain@plt>:
  401df0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <getopt_long@plt>:
  401e00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <execvp@plt>:
  401e10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <strcmp@plt>:
  401e20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <__ctype_b_loc@plt>:
  401e30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strtol@plt>:
  401e40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <fseeko@plt>:
  401e50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <free@plt>:
  401e60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <__ctype_get_mb_cur_max@plt>:
  401e70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <strchr@plt>:
  401e80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <fwrite@plt>:
  401e90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <fcntl@plt>:
  401ea0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <dirfd@plt>:
  401ed0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <getrlimit@plt>:
  401ee0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <unsetenv@plt>:
  401ef0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <read@plt>:
  401f00:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <memchr@plt>:
  401f10:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <isatty@plt>:
  401f20:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <sysconf@plt>:
  401f30:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <dcgettext@plt>:
  401f40:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <__freading@plt>:
  401f50:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <dup2@plt>:
  401f60:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <strncpy@plt>:
  401f70:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <iswprint@plt>:
  401f80:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <printf@plt>:
  401f90:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <__assert_fail@plt>:
  401fa0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <__errno_location@plt>:
  401fb0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <getenv@plt>:
  401fc0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <waitpid@plt>:
  401fd0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <fprintf@plt>:
  401fe0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41f000 <ferror@plt+0x1d000>
  402004:	ldr	x17, [x16, #648]
  402008:	add	x16, x16, #0x288
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	sub	sp, sp, #0x150
  402014:	adrp	x2, 40b000 <ferror@plt+0x9000>
  402018:	stp	x29, x30, [sp, #16]
  40201c:	add	x29, sp, #0x10
  402020:	stp	x19, x20, [sp, #32]
  402024:	mov	x20, x1
  402028:	add	x1, x2, #0xbf8
  40202c:	stp	x21, x22, [sp, #48]
  402030:	mov	w21, w0
  402034:	ldr	x0, [x20]
  402038:	stp	x23, x24, [sp, #64]
  40203c:	ldr	w2, [x1]
  402040:	ldrb	w1, [x1, #4]
  402044:	stp	x25, x26, [sp, #80]
  402048:	stp	x27, x28, [sp, #96]
  40204c:	str	w2, [sp, #168]
  402050:	strb	w1, [sp, #172]
  402054:	cbz	x0, 402520 <ferror@plt+0x520>
  402058:	bl	407288 <ferror@plt+0x5288>
  40205c:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  402060:	bl	405348 <ferror@plt+0x3348>
  402064:	add	x19, x19, #0x358
  402068:	bl	401c50 <getpid@plt>
  40206c:	mov	w2, w0
  402070:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402074:	mov	w0, #0x6                   	// #6
  402078:	add	x1, x1, #0xa40
  40207c:	str	w2, [x19, #300]
  402080:	str	wzr, [x19, #308]
  402084:	bl	401ff0 <setlocale@plt>
  402088:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40208c:	add	x1, x1, #0x538
  402090:	adrp	x22, 40b000 <ferror@plt+0x9000>
  402094:	add	x22, x22, #0x550
  402098:	mov	x0, x22
  40209c:	bl	401cd0 <bindtextdomain@plt>
  4020a0:	mov	x0, x22
  4020a4:	bl	401df0 <textdomain@plt>
  4020a8:	adrp	x0, 405000 <ferror@plt+0x3000>
  4020ac:	add	x0, x0, #0x9d8
  4020b0:	bl	40a4f0 <ferror@plt+0x84f0>
  4020b4:	cbnz	w0, 402bc0 <ferror@plt+0xbc0>
  4020b8:	adrp	x0, 404000 <ferror@plt+0x2000>
  4020bc:	add	x0, x0, #0x4d0
  4020c0:	bl	40a4f0 <ferror@plt+0x84f0>
  4020c4:	str	w0, [sp, #144]
  4020c8:	cbnz	w0, 402bc0 <ferror@plt+0xbc0>
  4020cc:	add	x22, x19, #0x98
  4020d0:	mov	x1, #0x800                 	// #2048
  4020d4:	mov	x0, x22
  4020d8:	bl	404d80 <ferror@plt+0x2d80>
  4020dc:	adrp	x1, 402000 <ferror@plt>
  4020e0:	add	x1, x1, #0xe30
  4020e4:	str	x1, [sp, #112]
  4020e8:	str	w0, [sp, #148]
  4020ec:	sub	w0, w0, #0x1
  4020f0:	cmp	w0, #0x1
  4020f4:	b.hi	4024c4 <ferror@plt+0x4c4>  // b.pmore
  4020f8:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4020fc:	adrp	x27, 403000 <ferror@plt+0x1000>
  402100:	add	x0, x0, #0x528
  402104:	adrp	x23, 40b000 <ferror@plt+0x9000>
  402108:	adrp	x24, 40b000 <ferror@plt+0x9000>
  40210c:	adrp	x22, 40b000 <ferror@plt+0x9000>
  402110:	add	x27, x27, #0xe90
  402114:	add	x23, x23, #0xd88
  402118:	add	x24, x24, #0x878
  40211c:	add	x22, x22, #0xcf0
  402120:	mov	w25, #0x0                   	// #0
  402124:	mov	w26, #0x1                   	// #1
  402128:	str	x0, [sp, #120]
  40212c:	str	x0, [sp, #152]
  402130:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402134:	add	x0, x0, #0x2a0
  402138:	str	x0, [sp, #128]
  40213c:	add	x28, x23, #0x30
  402140:	add	x4, sp, #0xa4
  402144:	mov	x3, x28
  402148:	mov	x2, x24
  40214c:	mov	x1, x20
  402150:	mov	w0, w21
  402154:	bl	401e00 <getopt_long@plt>
  402158:	cmn	w0, #0x1
  40215c:	b.eq	40252c <ferror@plt+0x52c>  // b.none
  402160:	cmp	w0, #0x78
  402164:	b.gt	4023d8 <ferror@plt+0x3d8>
  402168:	cmp	w0, #0x2f
  40216c:	b.le	402ac8 <ferror@plt+0xac8>
  402170:	sub	w0, w0, #0x30
  402174:	cmp	w0, #0x48
  402178:	b.hi	402ac8 <ferror@plt+0xac8>  // b.pmore
  40217c:	ldrh	w0, [x22, w0, uxtw #1]
  402180:	adr	x1, 40218c <ferror@plt+0x18c>
  402184:	add	x0, x1, w0, sxth #2
  402188:	br	x0
  40218c:	mov	w26, #0x0                   	// #0
  402190:	b	40213c <ferror@plt+0x13c>
  402194:	mov	w25, #0x1                   	// #1
  402198:	b	40213c <ferror@plt+0x13c>
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	strb	w0, [x19, #128]
  4021a4:	strb	w0, [x19, #129]
  4021a8:	b	40213c <ferror@plt+0x13c>
  4021ac:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4021b0:	ldr	x0, [x0, #800]
  4021b4:	str	x0, [sp, #120]
  4021b8:	b	40213c <ferror@plt+0x13c>
  4021bc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4021c0:	mov	w1, #0x50                  	// #80
  4021c4:	mov	w4, #0x1                   	// #1
  4021c8:	mov	x3, #0x7fffffff            	// #2147483647
  4021cc:	ldr	x0, [x0, #800]
  4021d0:	mov	x2, #0x0                   	// #0
  4021d4:	bl	403500 <ferror@plt+0x1500>
  4021d8:	ldr	x1, [sp, #128]
  4021dc:	str	w0, [x1]
  4021e0:	b	40213c <ferror@plt+0x13c>
  4021e4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4021e8:	mov	w4, #0x1                   	// #1
  4021ec:	mov	x3, #0xffffffffffffffff    	// #-1
  4021f0:	mov	x2, #0x1                   	// #1
  4021f4:	ldr	x0, [x0, #800]
  4021f8:	mov	w1, #0x4c                  	// #76
  4021fc:	bl	403500 <ferror@plt+0x1500>
  402200:	str	xzr, [x19, #200]
  402204:	stp	x0, xzr, [x19, #224]
  402208:	b	40213c <ferror@plt+0x13c>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	strb	w0, [x19, #144]
  402214:	b	40213c <ferror@plt+0x13c>
  402218:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40221c:	mov	w4, #0x1                   	// #1
  402220:	mov	x3, #0xffffffffffffffff    	// #-1
  402224:	mov	x2, #0x1                   	// #1
  402228:	ldr	x0, [x0, #800]
  40222c:	mov	w1, #0x6e                  	// #110
  402230:	bl	403500 <ferror@plt+0x1500>
  402234:	stp	xzr, x0, [x19, #224]
  402238:	cmp	x0, #0x1
  40223c:	b.eq	402470 <ferror@plt+0x470>  // b.none
  402240:	str	xzr, [x19, #200]
  402244:	b	40213c <ferror@plt+0x13c>
  402248:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40224c:	ldr	x0, [x0, #800]
  402250:	cbz	x0, 402464 <ferror@plt+0x464>
  402254:	mov	w4, #0x1                   	// #1
  402258:	mov	x3, #0xffffffffffffffff    	// #-1
  40225c:	mov	x2, #0x1                   	// #1
  402260:	mov	w1, #0x6c                  	// #108
  402264:	bl	403500 <ferror@plt+0x1500>
  402268:	str	x0, [x19, #224]
  40226c:	str	xzr, [x19, #200]
  402270:	str	xzr, [x19, #232]
  402274:	b	40213c <ferror@plt+0x13c>
  402278:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40227c:	ldr	x28, [x0, #800]
  402280:	mov	x0, x28
  402284:	bl	401b30 <strlen@plt>
  402288:	ldrb	w1, [x28]
  40228c:	cmp	x0, #0x1
  402290:	b.eq	4023b0 <ferror@plt+0x3b0>  // b.none
  402294:	cmp	w1, #0x5c
  402298:	b.ne	402cb4 <ferror@plt+0xcb4>  // b.any
  40229c:	ldrb	w1, [x28, #1]
  4022a0:	cmp	w1, #0x6e
  4022a4:	b.eq	402850 <ferror@plt+0x850>  // b.none
  4022a8:	b.hi	4023c0 <ferror@plt+0x3c0>  // b.pmore
  4022ac:	cmp	w1, #0x62
  4022b0:	b.eq	402768 <ferror@plt+0x768>  // b.none
  4022b4:	b.ls	40239c <ferror@plt+0x39c>  // b.plast
  4022b8:	cmp	w1, #0x66
  4022bc:	b.ne	402ad0 <ferror@plt+0xad0>  // b.any
  4022c0:	mov	w1, #0xc                   	// #12
  4022c4:	b	4023b0 <ferror@plt+0x3b0>
  4022c8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4022cc:	adrp	x2, 40b000 <ferror@plt+0x9000>
  4022d0:	add	x2, x2, #0x520
  4022d4:	stp	xzr, xzr, [x19, #224]
  4022d8:	ldr	x1, [x1, #800]
  4022dc:	cmp	x1, #0x0
  4022e0:	csel	x1, x2, x1, eq  // eq = none
  4022e4:	str	x1, [x19, #200]
  4022e8:	b	40213c <ferror@plt+0x13c>
  4022ec:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4022f0:	ldr	x0, [x0, #800]
  4022f4:	cbz	x0, 4024bc <ferror@plt+0x4bc>
  4022f8:	ldrb	w1, [x0]
  4022fc:	cbz	w1, 4024bc <ferror@plt+0x4bc>
  402300:	str	x0, [x19, #288]
  402304:	b	40213c <ferror@plt+0x13c>
  402308:	mov	w0, #0x1                   	// #1
  40230c:	str	w0, [x19, #152]
  402310:	b	40213c <ferror@plt+0x13c>
  402314:	adrp	x0, 40b000 <ferror@plt+0x9000>
  402318:	add	x0, x0, #0x530
  40231c:	bl	4055a8 <ferror@plt+0x35a8>
  402320:	ldr	w0, [sp, #144]
  402324:	ldp	x29, x30, [sp, #16]
  402328:	ldp	x19, x20, [sp, #32]
  40232c:	ldp	x21, x22, [sp, #48]
  402330:	ldp	x23, x24, [sp, #64]
  402334:	ldp	x25, x26, [sp, #80]
  402338:	ldp	x27, x28, [sp, #96]
  40233c:	add	sp, sp, #0x150
  402340:	ret
  402344:	mov	w0, #0x1                   	// #1
  402348:	strb	w0, [x19, #129]
  40234c:	b	40213c <ferror@plt+0x13c>
  402350:	ldr	x0, [sp, #112]
  402354:	blr	x0
  402358:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  40235c:	mov	w1, #0x73                  	// #115
  402360:	ldr	x3, [x19, #160]
  402364:	mov	w4, #0x0                   	// #0
  402368:	ldr	x0, [x0, #800]
  40236c:	mov	x2, #0x1                   	// #1
  402370:	bl	403500 <ferror@plt+0x1500>
  402374:	mov	x3, x0
  402378:	ldr	x1, [x19, #160]
  40237c:	cmp	x1, x0
  402380:	b.cc	402480 <ferror@plt+0x480>  // b.lo, b.ul, b.last
  402384:	str	x3, [x19, #176]
  402388:	b	40213c <ferror@plt+0x13c>
  40238c:	adrp	x27, 403000 <ferror@plt+0x1000>
  402390:	add	x27, x27, #0xd60
  402394:	strb	wzr, [x19, #264]
  402398:	b	40213c <ferror@plt+0x13c>
  40239c:	cmp	w1, #0x5c
  4023a0:	b.eq	4023b0 <ferror@plt+0x3b0>  // b.none
  4023a4:	cmp	w1, #0x61
  4023a8:	b.ne	402ad0 <ferror@plt+0xad0>  // b.any
  4023ac:	mov	w1, #0x7                   	// #7
  4023b0:	adrp	x27, 403000 <ferror@plt+0x1000>
  4023b4:	add	x27, x27, #0xd60
  4023b8:	strb	w1, [x19, #264]
  4023bc:	b	40213c <ferror@plt+0x13c>
  4023c0:	cmp	w1, #0x74
  4023c4:	b.eq	402760 <ferror@plt+0x760>  // b.none
  4023c8:	cmp	w1, #0x76
  4023cc:	b.ne	402454 <ferror@plt+0x454>  // b.any
  4023d0:	mov	w1, #0xb                   	// #11
  4023d4:	b	4023b0 <ferror@plt+0x3b0>
  4023d8:	cmp	w0, #0x100
  4023dc:	b.ne	402ac8 <ferror@plt+0xac8>  // b.any
  4023e0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4023e4:	mov	w1, #0x3d                  	// #61
  4023e8:	ldr	x4, [x0, #800]
  4023ec:	str	x4, [sp, #136]
  4023f0:	mov	x0, x4
  4023f4:	bl	401e80 <strchr@plt>
  4023f8:	ldr	x4, [sp, #136]
  4023fc:	cbnz	x0, 402c84 <ferror@plt+0xc84>
  402400:	mov	x0, x4
  402404:	str	x4, [x19, #136]
  402408:	str	x4, [sp, #136]
  40240c:	bl	401ef0 <unsetenv@plt>
  402410:	ldr	x4, [sp, #136]
  402414:	cbz	w0, 40213c <ferror@plt+0x13c>
  402418:	str	x4, [sp, #112]
  40241c:	bl	401fb0 <__errno_location@plt>
  402420:	mov	x3, x0
  402424:	mov	w2, #0x5                   	// #5
  402428:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40242c:	mov	x0, #0x0                   	// #0
  402430:	add	x1, x1, #0x850
  402434:	ldr	w19, [x3]
  402438:	bl	401f40 <dcgettext@plt>
  40243c:	ldr	x4, [sp, #112]
  402440:	mov	x2, x0
  402444:	mov	w1, w19
  402448:	mov	w0, #0x1                   	// #1
  40244c:	mov	x3, x4
  402450:	bl	401b60 <error@plt>
  402454:	cmp	w1, #0x72
  402458:	b.ne	402b94 <ferror@plt+0xb94>  // b.any
  40245c:	mov	w1, #0xd                   	// #13
  402460:	b	4023b0 <ferror@plt+0x3b0>
  402464:	mov	x0, #0x1                   	// #1
  402468:	str	x0, [x19, #224]
  40246c:	b	40226c <ferror@plt+0x26c>
  402470:	ldr	x0, [x19, #200]
  402474:	cbz	x0, 402240 <ferror@plt+0x240>
  402478:	str	xzr, [x19, #232]
  40247c:	b	40213c <ferror@plt+0x13c>
  402480:	mov	w2, #0x5                   	// #5
  402484:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402488:	mov	x0, #0x0                   	// #0
  40248c:	add	x1, x1, #0x7c8
  402490:	str	x3, [sp, #136]
  402494:	bl	401f40 <dcgettext@plt>
  402498:	ldr	x3, [sp, #136]
  40249c:	mov	x2, x0
  4024a0:	ldr	x4, [x19, #160]
  4024a4:	mov	w1, #0x0                   	// #0
  4024a8:	mov	w0, #0x0                   	// #0
  4024ac:	bl	401b60 <error@plt>
  4024b0:	ldr	x3, [x19, #160]
  4024b4:	str	x3, [x19, #176]
  4024b8:	b	40213c <ferror@plt+0x13c>
  4024bc:	str	xzr, [x19, #288]
  4024c0:	b	40213c <ferror@plt+0x13c>
  4024c4:	mov	w0, #0x0                   	// #0
  4024c8:	bl	401f30 <sysconf@plt>
  4024cc:	cmp	x0, #0x0
  4024d0:	b.le	4024f0 <ferror@plt+0x4f0>
  4024d4:	cmp	x0, #0x800
  4024d8:	b.le	402cc4 <ferror@plt+0xcc4>
  4024dc:	ldr	x1, [x22, #24]
  4024e0:	sub	x0, x0, #0x800
  4024e4:	cmp	x1, x0
  4024e8:	csel	x0, x1, x0, ls  // ls = plast
  4024ec:	str	x0, [x22, #24]
  4024f0:	ldr	x1, [x19, #176]
  4024f4:	add	x0, x19, #0x98
  4024f8:	cmp	x1, #0x7ff
  4024fc:	b.ls	402c44 <ferror@plt+0xc44>  // b.plast
  402500:	adrp	x1, 403000 <ferror@plt+0x1000>
  402504:	add	x1, x1, #0x870
  402508:	str	x1, [x0, #64]
  40250c:	bl	404e70 <ferror@plt+0x2e70>
  402510:	adrp	x0, 402000 <ferror@plt>
  402514:	add	x0, x0, #0xdf8
  402518:	str	x0, [sp, #112]
  40251c:	b	4020f8 <ferror@plt+0xf8>
  402520:	adrp	x0, 40b000 <ferror@plt+0x9000>
  402524:	add	x0, x0, #0x530
  402528:	b	402058 <ferror@plt+0x58>
  40252c:	ldr	x1, [x19, #288]
  402530:	adrp	x0, 403000 <ferror@plt+0x1000>
  402534:	add	x0, x0, #0xd60
  402538:	cmp	x1, #0x0
  40253c:	ccmp	x27, x0, #0x0, ne  // ne = any
  402540:	b.eq	402b58 <ferror@plt+0xb58>  // b.none
  402544:	ldr	x0, [sp, #112]
  402548:	blr	x0
  40254c:	ldr	w0, [sp, #148]
  402550:	cbnz	w0, 402c68 <ferror@plt+0xc68>
  402554:	adrp	x1, 402000 <ferror@plt>
  402558:	add	x1, x1, #0xe00
  40255c:	add	x0, sp, #0xc0
  402560:	str	x1, [sp, #184]
  402564:	bl	401cb0 <sigemptyset@plt>
  402568:	str	wzr, [sp, #320]
  40256c:	add	x1, sp, #0xb8
  402570:	mov	x2, #0x0                   	// #0
  402574:	mov	w0, #0xa                   	// #10
  402578:	bl	401d70 <sigaction@plt>
  40257c:	cbnz	w0, 40281c <ferror@plt+0x81c>
  402580:	adrp	x1, 403000 <ferror@plt+0x1000>
  402584:	add	x1, x1, #0xcf8
  402588:	add	x0, sp, #0xc0
  40258c:	str	x1, [sp, #184]
  402590:	bl	401cb0 <sigemptyset@plt>
  402594:	str	wzr, [sp, #320]
  402598:	add	x1, sp, #0xb8
  40259c:	mov	x2, #0x0                   	// #0
  4025a0:	mov	w0, #0xc                   	// #12
  4025a4:	bl	401d70 <sigaction@plt>
  4025a8:	cbnz	w0, 4027e8 <ferror@plt+0x7e8>
  4025ac:	ldr	x0, [sp, #120]
  4025b0:	ldr	x1, [sp, #152]
  4025b4:	bl	401e20 <strcmp@plt>
  4025b8:	cbnz	w0, 402788 <ferror@plt+0x788>
  4025bc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4025c0:	ldr	x0, [x0, #824]
  4025c4:	str	x0, [x19, #256]
  4025c8:	ldr	x1, [x19, #200]
  4025cc:	cbz	x1, 402ab4 <ferror@plt+0xab4>
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	str	w0, [x19, #152]
  4025d8:	adrp	x28, 41f000 <ferror@plt+0x1d000>
  4025dc:	ldr	w0, [x28, #808]
  4025e0:	cmp	w0, w21
  4025e4:	b.eq	402770 <ferror@plt+0x770>  // b.none
  4025e8:	cbnz	w25, 402940 <ferror@plt+0x940>
  4025ec:	ldr	x0, [x19, #176]
  4025f0:	add	x23, x19, #0x20
  4025f4:	add	x22, x19, #0x98
  4025f8:	add	x0, x0, #0x1
  4025fc:	bl	4093d8 <ferror@plt+0x73d8>
  402600:	str	x0, [x19, #240]
  402604:	ldr	x0, [x22, #24]
  402608:	add	x0, x0, #0x1
  40260c:	bl	4093d8 <ferror@plt+0x73d8>
  402610:	mov	x2, x0
  402614:	mov	x1, #0x0                   	// #0
  402618:	mov	w0, #0x11                  	// #17
  40261c:	str	x2, [x23, #24]
  402620:	bl	401c30 <signal@plt>
  402624:	ldr	x0, [x22, #48]
  402628:	cbz	x0, 402858 <ferror@plt+0x858>
  40262c:	sbfiz	x0, x21, #3, #32
  402630:	bl	4093d8 <ferror@plt+0x73d8>
  402634:	ldr	w22, [x28, #808]
  402638:	mov	x25, x0
  40263c:	cmp	w21, w22
  402640:	sxtw	x22, w22
  402644:	b.le	402660 <ferror@plt+0x660>
  402648:	ldr	x0, [x20, x22, lsl #3]
  40264c:	bl	401b30 <strlen@plt>
  402650:	str	x0, [x25, x22, lsl #3]
  402654:	add	x22, x22, #0x1
  402658:	cmp	w21, w22
  40265c:	b.gt	402648 <ferror@plt+0x648>
  402660:	add	x0, x28, #0x328
  402664:	str	x0, [sp, #112]
  402668:	ldr	x0, [x19, #200]
  40266c:	add	x22, x19, #0x98
  402670:	adrp	x26, 41f000 <ferror@plt+0x1d000>
  402674:	mov	x24, x22
  402678:	add	x23, x19, #0x20
  40267c:	add	x26, x26, #0x2a0
  402680:	bl	401b30 <strlen@plt>
  402684:	str	x0, [x19, #192]
  402688:	blr	x27
  40268c:	cmn	w0, #0x1
  402690:	b.eq	40274c <ferror@plt+0x74c>  // b.none
  402694:	nop
  402698:	sxtw	x22, w0
  40269c:	mov	x1, x23
  4026a0:	mov	x0, x24
  4026a4:	bl	404f18 <ferror@plt+0x2f18>
  4026a8:	ldr	x28, [sp, #112]
  4026ac:	mov	x1, x23
  4026b0:	ldrb	w6, [x26, #4]
  4026b4:	mov	x0, x24
  4026b8:	mov	x5, #0x0                   	// #0
  4026bc:	mov	x4, #0x0                   	// #0
  4026c0:	ldrsw	x3, [x28]
  4026c4:	sub	x22, x22, #0x1
  4026c8:	ldr	x2, [x20, x3, lsl #3]
  4026cc:	str	xzr, [x23, #32]
  4026d0:	ldr	x3, [x25, x3, lsl #3]
  4026d4:	add	x3, x3, #0x1
  4026d8:	bl	4045f0 <ferror@plt+0x25f0>
  4026dc:	ldr	w8, [x28]
  4026e0:	strb	wzr, [x26, #4]
  4026e4:	add	w8, w8, #0x1
  4026e8:	cmp	w21, w8
  4026ec:	b.le	402734 <ferror@plt+0x734>
  4026f0:	sxtw	x28, w8
  4026f4:	mov	w0, #0x0                   	// #0
  4026f8:	b	402700 <ferror@plt+0x700>
  4026fc:	ldrb	w0, [x26, #4]
  402700:	ldr	x3, [x25, x28, lsl #3]
  402704:	mov	x7, x22
  402708:	ldr	x2, [x20, x28, lsl #3]
  40270c:	mov	x1, x23
  402710:	ldr	x6, [x19, #240]
  402714:	str	w0, [sp]
  402718:	add	x28, x28, #0x1
  40271c:	mov	x0, x24
  402720:	mov	x5, #0x0                   	// #0
  402724:	mov	x4, #0x0                   	// #0
  402728:	bl	404890 <ferror@plt+0x2890>
  40272c:	cmp	w21, w28
  402730:	b.gt	4026fc <ferror@plt+0x6fc>
  402734:	mov	x1, x23
  402738:	mov	x0, x24
  40273c:	bl	404a28 <ferror@plt+0x2a28>
  402740:	blr	x27
  402744:	cmn	w0, #0x1
  402748:	b.ne	402698 <ferror@plt+0x698>  // b.any
  40274c:	ldr	w0, [x19, #112]
  402750:	str	w0, [x19, #308]
  402754:	ldr	w0, [x19, #112]
  402758:	str	w0, [sp, #144]
  40275c:	b	402320 <ferror@plt+0x320>
  402760:	mov	w1, #0x9                   	// #9
  402764:	b	4023b0 <ferror@plt+0x3b0>
  402768:	mov	w1, #0x8                   	// #8
  40276c:	b	4023b0 <ferror@plt+0x3b0>
  402770:	add	x0, sp, #0xa8
  402774:	add	x20, sp, #0xb0
  402778:	str	wzr, [x28, #808]
  40277c:	mov	w21, #0x1                   	// #1
  402780:	str	x0, [sp, #176]
  402784:	b	4025e8 <ferror@plt+0x5e8>
  402788:	ldr	x0, [sp, #120]
  40278c:	mov	w22, #0x1                   	// #1
  402790:	str	w22, [x19, #148]
  402794:	bl	403658 <ferror@plt+0x1658>
  402798:	str	x0, [x19, #256]
  40279c:	cbnz	x0, 4025c8 <ferror@plt+0x5c8>
  4027a0:	bl	401fb0 <__errno_location@plt>
  4027a4:	mov	x3, x0
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4027b0:	mov	x0, #0x0                   	// #0
  4027b4:	add	x1, x1, #0x948
  4027b8:	ldr	w20, [x3]
  4027bc:	bl	401f40 <dcgettext@plt>
  4027c0:	ldr	x2, [sp, #120]
  4027c4:	mov	x19, x0
  4027c8:	mov	w1, #0x8                   	// #8
  4027cc:	mov	w0, #0x0                   	// #0
  4027d0:	bl	408ac0 <ferror@plt+0x6ac0>
  4027d4:	mov	x3, x0
  4027d8:	mov	x2, x19
  4027dc:	mov	w1, w20
  4027e0:	mov	w0, w22
  4027e4:	bl	401b60 <error@plt>
  4027e8:	bl	401fb0 <__errno_location@plt>
  4027ec:	mov	x3, x0
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	add	x1, x1, #0x920
  402800:	ldr	w22, [x3]
  402804:	bl	401f40 <dcgettext@plt>
  402808:	mov	x2, x0
  40280c:	mov	w0, #0x0                   	// #0
  402810:	mov	w1, w22
  402814:	bl	401b60 <error@plt>
  402818:	b	4025ac <ferror@plt+0x5ac>
  40281c:	bl	401fb0 <__errno_location@plt>
  402820:	mov	x3, x0
  402824:	mov	w2, #0x5                   	// #5
  402828:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40282c:	mov	x0, #0x0                   	// #0
  402830:	add	x1, x1, #0x8f8
  402834:	ldr	w22, [x3]
  402838:	bl	401f40 <dcgettext@plt>
  40283c:	mov	x2, x0
  402840:	mov	w0, #0x0                   	// #0
  402844:	mov	w1, w22
  402848:	bl	401b60 <error@plt>
  40284c:	b	402580 <ferror@plt+0x580>
  402850:	mov	w1, #0xa                   	// #10
  402854:	b	4023b0 <ferror@plt+0x3b0>
  402858:	ldr	w2, [x28, #808]
  40285c:	adrp	x24, 41f000 <ferror@plt+0x1d000>
  402860:	cmp	w2, w21
  402864:	b.ge	402ba8 <ferror@plt+0xba8>  // b.tcont
  402868:	adrp	x28, 41f000 <ferror@plt+0x1d000>
  40286c:	add	x24, x24, #0x2a0
  402870:	add	x28, x28, #0x328
  402874:	nop
  402878:	ldr	x25, [x20, w2, sxtw #3]
  40287c:	mov	x0, x25
  402880:	bl	401b30 <strlen@plt>
  402884:	ldrb	w6, [x24, #4]
  402888:	mov	x2, x25
  40288c:	add	x3, x0, #0x1
  402890:	mov	x1, x23
  402894:	mov	x0, x22
  402898:	mov	x5, #0x0                   	// #0
  40289c:	mov	x4, #0x0                   	// #0
  4028a0:	bl	4045f0 <ferror@plt+0x25f0>
  4028a4:	ldr	w2, [x28]
  4028a8:	add	w2, w2, #0x1
  4028ac:	str	w2, [x28]
  4028b0:	cmp	w2, w21
  4028b4:	b.lt	402878 <ferror@plt+0x878>  // b.tstop
  4028b8:	add	x1, x19, #0x20
  4028bc:	add	x0, x19, #0x98
  4028c0:	mov	x21, x1
  4028c4:	mov	x20, x0
  4028c8:	ldr	x2, [x19, #32]
  4028cc:	strb	wzr, [x24, #4]
  4028d0:	ldr	x3, [x19, #64]
  4028d4:	str	x3, [x19, #72]
  4028d8:	str	x2, [x19, #208]
  4028dc:	nop
  4028e0:	blr	x27
  4028e4:	cmn	w0, #0x1
  4028e8:	b.eq	402914 <ferror@plt+0x914>  // b.none
  4028ec:	ldr	x0, [x20, #72]
  4028f0:	cbz	x0, 4028e0 <ferror@plt+0x8e0>
  4028f4:	ldr	x1, [x19, #272]
  4028f8:	cmp	x0, x1
  4028fc:	b.hi	4028e0 <ferror@plt+0x8e0>  // b.pmore
  402900:	mov	x1, x21
  402904:	mov	x0, x20
  402908:	bl	404a28 <ferror@plt+0x2a28>
  40290c:	str	xzr, [x19, #272]
  402910:	b	4028e0 <ferror@plt+0x8e0>
  402914:	ldr	x1, [x19, #32]
  402918:	ldr	x0, [x19, #208]
  40291c:	cmp	x1, x0
  402920:	b.ne	402930 <ferror@plt+0x930>  // b.any
  402924:	cbz	w26, 40274c <ferror@plt+0x74c>
  402928:	ldrb	w0, [x19, #116]
  40292c:	cbnz	w0, 40274c <ferror@plt+0x74c>
  402930:	add	x1, x19, #0x20
  402934:	add	x0, x19, #0x98
  402938:	bl	404a28 <ferror@plt+0x2a28>
  40293c:	b	40274c <ferror@plt+0x74c>
  402940:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  402944:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402948:	add	x1, x1, #0x968
  40294c:	mov	w2, #0x5                   	// #5
  402950:	ldr	x25, [x22, #792]
  402954:	mov	x0, #0x0                   	// #0
  402958:	bl	401f40 <dcgettext@plt>
  40295c:	mov	x24, x0
  402960:	bl	404d38 <ferror@plt+0x2d38>
  402964:	mov	x2, x0
  402968:	mov	x1, x24
  40296c:	mov	x0, x25
  402970:	bl	401fe0 <fprintf@plt>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40297c:	ldr	x24, [x22, #792]
  402980:	add	x1, x1, #0x998
  402984:	mov	x0, #0x0                   	// #0
  402988:	bl	401f40 <dcgettext@plt>
  40298c:	ldr	x2, [x19, #160]
  402990:	mov	x1, x0
  402994:	mov	x0, x24
  402998:	bl	401fe0 <fprintf@plt>
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4029a4:	ldr	x24, [x22, #792]
  4029a8:	add	x1, x1, #0x9d8
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	bl	401f40 <dcgettext@plt>
  4029b4:	ldr	x2, [x19, #168]
  4029b8:	mov	x1, x0
  4029bc:	mov	x0, x24
  4029c0:	bl	401fe0 <fprintf@plt>
  4029c4:	mov	w2, #0x5                   	// #5
  4029c8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4029cc:	ldr	x25, [x22, #792]
  4029d0:	add	x1, x1, #0xa28
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	bl	401f40 <dcgettext@plt>
  4029dc:	ldr	x2, [x19, #160]
  4029e0:	mov	x24, x0
  4029e4:	str	x2, [sp, #112]
  4029e8:	bl	404d38 <ferror@plt+0x2d38>
  4029ec:	ldr	x2, [sp, #112]
  4029f0:	mov	x1, x24
  4029f4:	sub	x2, x2, x0
  4029f8:	mov	x0, x25
  4029fc:	bl	401fe0 <fprintf@plt>
  402a00:	mov	w2, #0x5                   	// #5
  402a04:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402a08:	ldr	x24, [x22, #792]
  402a0c:	add	x1, x1, #0xa60
  402a10:	mov	x0, #0x0                   	// #0
  402a14:	bl	401f40 <dcgettext@plt>
  402a18:	ldr	x2, [x19, #176]
  402a1c:	mov	x1, x0
  402a20:	mov	x0, x24
  402a24:	bl	401fe0 <fprintf@plt>
  402a28:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402a2c:	add	x1, x1, #0xa98
  402a30:	ldr	x23, [x22, #792]
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, #0x0                   	// #0
  402a3c:	bl	401f40 <dcgettext@plt>
  402a40:	mov	x1, x0
  402a44:	mov	x2, #0x7fffffff            	// #2147483647
  402a48:	mov	x0, x23
  402a4c:	bl	401fe0 <fprintf@plt>
  402a50:	mov	w0, #0x0                   	// #0
  402a54:	bl	401f20 <isatty@plt>
  402a58:	cbz	w0, 4025ec <ferror@plt+0x5ec>
  402a5c:	ldr	x23, [x22, #792]
  402a60:	mov	w2, #0x5                   	// #5
  402a64:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402a68:	mov	x0, #0x0                   	// #0
  402a6c:	add	x1, x1, #0xad8
  402a70:	bl	401f40 <dcgettext@plt>
  402a74:	mov	x1, x0
  402a78:	mov	x0, x23
  402a7c:	bl	401fe0 <fprintf@plt>
  402a80:	cbz	w26, 4025ec <ferror@plt+0x5ec>
  402a84:	ldr	x22, [x22, #792]
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	add	x1, x1, #0xb88
  402a98:	bl	401f40 <dcgettext@plt>
  402a9c:	ldrsw	x2, [x28, #808]
  402aa0:	mov	x1, x0
  402aa4:	mov	x0, x22
  402aa8:	ldr	x2, [x20, x2, lsl #3]
  402aac:	bl	401fe0 <fprintf@plt>
  402ab0:	b	4025ec <ferror@plt+0x5ec>
  402ab4:	ldr	x0, [x19, #224]
  402ab8:	cbz	x0, 4025d8 <ferror@plt+0x5d8>
  402abc:	b	4025d0 <ferror@plt+0x5d0>
  402ac0:	mov	w0, #0x0                   	// #0
  402ac4:	bl	4031e8 <ferror@plt+0x11e8>
  402ac8:	mov	w0, #0x1                   	// #1
  402acc:	bl	4031e8 <ferror@plt+0x11e8>
  402ad0:	str	w1, [sp, #136]
  402ad4:	bl	401e30 <__ctype_b_loc@plt>
  402ad8:	ldr	w1, [sp, #136]
  402adc:	ldr	x0, [x0]
  402ae0:	ubfiz	x1, x1, #1, #8
  402ae4:	ldrh	w0, [x0, x1]
  402ae8:	tbz	w0, #11, 402c1c <ferror@plt+0xc1c>
  402aec:	add	x1, x28, #0x1
  402af0:	mov	w27, #0x8                   	// #8
  402af4:	str	x1, [sp, #136]
  402af8:	bl	401fb0 <__errno_location@plt>
  402afc:	mov	x4, x0
  402b00:	mov	w2, w27
  402b04:	ldr	x1, [sp, #136]
  402b08:	str	xzr, [sp, #184]
  402b0c:	str	wzr, [x4]
  402b10:	mov	x0, x1
  402b14:	add	x1, sp, #0xb8
  402b18:	bl	401b20 <strtoul@plt>
  402b1c:	cmp	x0, #0xff
  402b20:	b.ls	402b80 <ferror@plt+0xb80>  // b.plast
  402b24:	cmp	w27, #0x10
  402b28:	b.eq	402bb0 <ferror@plt+0xbb0>  // b.none
  402b2c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402b30:	add	x1, x1, #0x670
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, #0x0                   	// #0
  402b3c:	bl	401f40 <dcgettext@plt>
  402b40:	mov	x3, x28
  402b44:	mov	x2, x0
  402b48:	mov	x4, #0xff                  	// #255
  402b4c:	mov	w1, #0x0                   	// #0
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	401b60 <error@plt>
  402b58:	mov	w2, #0x5                   	// #5
  402b5c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402b60:	mov	x0, #0x0                   	// #0
  402b64:	add	x1, x1, #0x8a0
  402b68:	bl	401f40 <dcgettext@plt>
  402b6c:	mov	x2, x0
  402b70:	mov	w1, #0x0                   	// #0
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	bl	401b60 <error@plt>
  402b7c:	b	402544 <ferror@plt+0x544>
  402b80:	ldr	x1, [sp, #184]
  402b84:	ldrb	w1, [x1]
  402b88:	cbnz	w1, 402bf0 <ferror@plt+0xbf0>
  402b8c:	and	w1, w0, #0xff
  402b90:	b	4023b0 <ferror@plt+0x3b0>
  402b94:	cmp	w1, #0x78
  402b98:	b.ne	402ad0 <ferror@plt+0xad0>  // b.any
  402b9c:	add	x1, x28, #0x2
  402ba0:	mov	w27, #0x10                  	// #16
  402ba4:	b	402af4 <ferror@plt+0xaf4>
  402ba8:	add	x24, x24, #0x2a0
  402bac:	b	4028b8 <ferror@plt+0x8b8>
  402bb0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	add	x1, x1, #0x608
  402bbc:	b	402b38 <ferror@plt+0xb38>
  402bc0:	bl	401fb0 <__errno_location@plt>
  402bc4:	mov	x3, x0
  402bc8:	mov	w2, #0x5                   	// #5
  402bcc:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402bd0:	mov	x0, #0x0                   	// #0
  402bd4:	add	x1, x1, #0x560
  402bd8:	ldr	w19, [x3]
  402bdc:	bl	401f40 <dcgettext@plt>
  402be0:	mov	x2, x0
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	mov	w1, w19
  402bec:	bl	401b60 <error@plt>
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	add	x1, x1, #0x6d8
  402c00:	bl	401f40 <dcgettext@plt>
  402c04:	mov	x2, x0
  402c08:	ldr	x4, [sp, #184]
  402c0c:	mov	x3, x28
  402c10:	mov	w1, #0x0                   	// #0
  402c14:	mov	w0, #0x1                   	// #1
  402c18:	bl	401b60 <error@plt>
  402c1c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402c20:	add	x1, x1, #0x5c8
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	mov	x0, #0x0                   	// #0
  402c2c:	bl	401f40 <dcgettext@plt>
  402c30:	mov	x3, x28
  402c34:	mov	x2, x0
  402c38:	mov	w1, #0x0                   	// #0
  402c3c:	mov	w0, #0x1                   	// #1
  402c40:	bl	401b60 <error@plt>
  402c44:	adrp	x3, 40b000 <ferror@plt+0x9000>
  402c48:	add	x3, x3, #0xd88
  402c4c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c50:	adrp	x0, 40b000 <ferror@plt+0x9000>
  402c54:	add	x3, x3, #0x28
  402c58:	add	x1, x1, #0x608
  402c5c:	add	x0, x0, #0x5a8
  402c60:	mov	w2, #0x1f5                 	// #501
  402c64:	bl	401fa0 <__assert_fail@plt>
  402c68:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402c6c:	adrp	x0, 40b000 <ferror@plt+0x9000>
  402c70:	add	x3, x23, #0x28
  402c74:	add	x1, x1, #0x608
  402c78:	add	x0, x0, #0x8e0
  402c7c:	mov	w2, #0x2a5                 	// #677
  402c80:	bl	401fa0 <__assert_fail@plt>
  402c84:	mov	w2, #0x5                   	// #5
  402c88:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402c8c:	mov	x0, #0x0                   	// #0
  402c90:	add	x1, x1, #0x810
  402c94:	bl	401f40 <dcgettext@plt>
  402c98:	mov	x2, x0
  402c9c:	ldrsw	x4, [sp, #164]
  402ca0:	mov	w1, #0x0                   	// #0
  402ca4:	mov	w0, #0x1                   	// #1
  402ca8:	lsl	x4, x4, #5
  402cac:	ldr	x3, [x28, x4]
  402cb0:	bl	401b60 <error@plt>
  402cb4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  402cb8:	mov	w2, #0x5                   	// #5
  402cbc:	add	x1, x1, #0x740
  402cc0:	b	402c28 <ferror@plt+0xc28>
  402cc4:	adrp	x3, 40b000 <ferror@plt+0x9000>
  402cc8:	add	x3, x3, #0xd88
  402ccc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402cd0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  402cd4:	add	x3, x3, #0x28
  402cd8:	add	x1, x1, #0x608
  402cdc:	add	x0, x0, #0x588
  402ce0:	mov	w2, #0x1d9                 	// #473
  402ce4:	bl	401fa0 <__assert_fail@plt>
  402ce8:	mov	x29, #0x0                   	// #0
  402cec:	mov	x30, #0x0                   	// #0
  402cf0:	mov	x5, x0
  402cf4:	ldr	x1, [sp]
  402cf8:	add	x2, sp, #0x8
  402cfc:	mov	x6, sp
  402d00:	movz	x0, #0x0, lsl #48
  402d04:	movk	x0, #0x0, lsl #32
  402d08:	movk	x0, #0x40, lsl #16
  402d0c:	movk	x0, #0x2010
  402d10:	movz	x3, #0x0, lsl #48
  402d14:	movk	x3, #0x0, lsl #32
  402d18:	movk	x3, #0x40, lsl #16
  402d1c:	movk	x3, #0xa468
  402d20:	movz	x4, #0x0, lsl #48
  402d24:	movk	x4, #0x0, lsl #32
  402d28:	movk	x4, #0x40, lsl #16
  402d2c:	movk	x4, #0xa4e8
  402d30:	bl	401ce0 <__libc_start_main@plt>
  402d34:	bl	401dc0 <abort@plt>
  402d38:	adrp	x0, 41e000 <ferror@plt+0x1c000>
  402d3c:	ldr	x0, [x0, #4064]
  402d40:	cbz	x0, 402d48 <ferror@plt+0xd48>
  402d44:	b	401d90 <__gmon_start__@plt>
  402d48:	ret
  402d4c:	nop
  402d50:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402d54:	add	x0, x0, #0x310
  402d58:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402d5c:	add	x1, x1, #0x310
  402d60:	cmp	x1, x0
  402d64:	b.eq	402d7c <ferror@plt+0xd7c>  // b.none
  402d68:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402d6c:	ldr	x1, [x1, #1304]
  402d70:	cbz	x1, 402d7c <ferror@plt+0xd7c>
  402d74:	mov	x16, x1
  402d78:	br	x16
  402d7c:	ret
  402d80:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402d84:	add	x0, x0, #0x310
  402d88:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  402d8c:	add	x1, x1, #0x310
  402d90:	sub	x1, x1, x0
  402d94:	lsr	x2, x1, #63
  402d98:	add	x1, x2, x1, asr #3
  402d9c:	cmp	xzr, x1, asr #1
  402da0:	asr	x1, x1, #1
  402da4:	b.eq	402dbc <ferror@plt+0xdbc>  // b.none
  402da8:	adrp	x2, 40a000 <ferror@plt+0x8000>
  402dac:	ldr	x2, [x2, #1312]
  402db0:	cbz	x2, 402dbc <ferror@plt+0xdbc>
  402db4:	mov	x16, x2
  402db8:	br	x16
  402dbc:	ret
  402dc0:	stp	x29, x30, [sp, #-32]!
  402dc4:	mov	x29, sp
  402dc8:	str	x19, [sp, #16]
  402dcc:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  402dd0:	ldrb	w0, [x19, #848]
  402dd4:	cbnz	w0, 402de4 <ferror@plt+0xde4>
  402dd8:	bl	402d50 <ferror@plt+0xd50>
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	strb	w0, [x19, #848]
  402de4:	ldr	x19, [sp, #16]
  402de8:	ldp	x29, x30, [sp], #32
  402dec:	ret
  402df0:	b	402d80 <ferror@plt+0xd80>
  402df4:	nop
  402df8:	ret
  402dfc:	nop
  402e00:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402e04:	mov	w1, #0x7fffffff            	// #2147483647
  402e08:	ldr	w2, [x0, #672]
  402e0c:	cmp	w2, w1
  402e10:	b.eq	402e20 <ferror@plt+0xe20>  // b.none
  402e14:	ldr	w1, [x0, #672]
  402e18:	add	w1, w1, #0x1
  402e1c:	str	w1, [x0, #672]
  402e20:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  402e24:	mov	w1, #0x1                   	// #1
  402e28:	str	w1, [x0, #856]
  402e2c:	ret
  402e30:	stp	x29, x30, [sp, #-16]!
  402e34:	mov	w2, #0x5                   	// #5
  402e38:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402e3c:	mov	x29, sp
  402e40:	add	x1, x1, #0x528
  402e44:	mov	x0, #0x0                   	// #0
  402e48:	bl	401f40 <dcgettext@plt>
  402e4c:	mov	x2, x0
  402e50:	mov	w1, #0x0                   	// #0
  402e54:	mov	w0, #0x1                   	// #1
  402e58:	bl	401b60 <error@plt>
  402e5c:	nop
  402e60:	stp	x29, x30, [sp, #-112]!
  402e64:	mov	x29, sp
  402e68:	stp	x19, x20, [sp, #16]
  402e6c:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  402e70:	add	x19, x19, #0x358
  402e74:	and	w20, w0, #0xff
  402e78:	ldr	x0, [x19, #8]
  402e7c:	cbz	x0, 402ee8 <ferror@plt+0xee8>
  402e80:	stp	x23, x24, [sp, #48]
  402e84:	mov	w23, w1
  402e88:	eor	w24, w20, #0x1
  402e8c:	stp	x25, x26, [sp, #64]
  402e90:	adrp	x25, 40a000 <ferror@plt+0x8000>
  402e94:	add	x25, x25, #0x5a0
  402e98:	stp	x21, x22, [sp, #32]
  402e9c:	mov	w22, #0x0                   	// #0
  402ea0:	mov	w21, #0x1                   	// #1
  402ea4:	str	x27, [sp, #80]
  402ea8:	cmp	w24, #0x0
  402eac:	str	wzr, [x19]
  402eb0:	ccmp	w23, w22, #0x2, ne  // ne = any
  402eb4:	cset	w26, ls  // ls = plast
  402eb8:	mov	w2, w26
  402ebc:	add	x1, sp, #0x6c
  402ec0:	mov	w0, #0xffffffff            	// #-1
  402ec4:	bl	401fd0 <waitpid@plt>
  402ec8:	cmn	w0, #0x1
  402ecc:	b.eq	402ef4 <ferror@plt+0xef4>  // b.none
  402ed0:	cbnz	w0, 402f18 <ferror@plt+0xf18>
  402ed4:	cbz	w26, 40305c <ferror@plt+0x105c>
  402ed8:	ldp	x21, x22, [sp, #32]
  402edc:	ldp	x23, x24, [sp, #48]
  402ee0:	ldp	x25, x26, [sp, #64]
  402ee4:	ldr	x27, [sp, #80]
  402ee8:	ldp	x19, x20, [sp, #16]
  402eec:	ldp	x29, x30, [sp], #112
  402ef0:	ret
  402ef4:	bl	401fb0 <__errno_location@plt>
  402ef8:	ldr	w27, [x0]
  402efc:	cmp	w27, #0x4
  402f00:	b.ne	4030a0 <ferror@plt+0x10a0>  // b.any
  402f04:	ldr	w0, [x19]
  402f08:	cmp	w0, #0x0
  402f0c:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  402f10:	csel	w26, w26, w21, ne  // ne = any
  402f14:	b	402eb8 <ferror@plt+0xeb8>
  402f18:	ldr	x3, [x19, #16]
  402f1c:	cbz	x3, 402eb8 <ferror@plt+0xeb8>
  402f20:	mov	w1, #0x0                   	// #0
  402f24:	mov	x2, #0x0                   	// #0
  402f28:	ldr	x4, [x19, #24]
  402f2c:	b	402f40 <ferror@plt+0xf40>
  402f30:	add	w2, w1, #0x1
  402f34:	mov	x1, x2
  402f38:	cmp	x3, w2, uxtw
  402f3c:	b.ls	402f50 <ferror@plt+0xf50>  // b.plast
  402f40:	ldr	w2, [x4, x2, lsl #2]
  402f44:	cmp	w2, w0
  402f48:	b.ne	402f30 <ferror@plt+0xf30>  // b.any
  402f4c:	mov	w2, w1
  402f50:	cmp	x3, x2
  402f54:	b.eq	402eb8 <ferror@plt+0xeb8>  // b.none
  402f58:	ldr	x1, [x19, #24]
  402f5c:	add	w22, w22, #0x1
  402f60:	ldr	x0, [x19, #8]
  402f64:	str	wzr, [x1, x2, lsl #2]
  402f68:	sub	x0, x0, #0x1
  402f6c:	str	x0, [x19, #8]
  402f70:	ldr	w1, [sp, #108]
  402f74:	ubfx	x0, x1, #8, #8
  402f78:	cmp	w0, #0xff
  402f7c:	b.eq	40302c <ferror@plt+0x102c>  // b.none
  402f80:	and	w0, w1, #0xff
  402f84:	cmp	w0, #0x7f
  402f88:	b.eq	402ff4 <ferror@plt+0xff4>  // b.none
  402f8c:	and	w0, w1, #0x7f
  402f90:	add	w0, w0, #0x1
  402f94:	sbfx	x0, x0, #1, #7
  402f98:	cmp	w0, #0x0
  402f9c:	b.le	402fd8 <ferror@plt+0xfd8>
  402fa0:	mov	w2, #0x5                   	// #5
  402fa4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402fa8:	mov	x0, #0x0                   	// #0
  402fac:	add	x1, x1, #0x5e8
  402fb0:	bl	401f40 <dcgettext@plt>
  402fb4:	mov	x2, x0
  402fb8:	ldr	x3, [x19, #40]
  402fbc:	mov	w1, #0x0                   	// #0
  402fc0:	ldr	w4, [sp, #108]
  402fc4:	mov	w0, #0x7d                  	// #125
  402fc8:	ldr	x3, [x3]
  402fcc:	and	w4, w4, #0x7f
  402fd0:	bl	401b60 <error@plt>
  402fd4:	ldr	w1, [sp, #108]
  402fd8:	tst	x1, #0xff00
  402fdc:	b.eq	402fe8 <ferror@plt+0xfe8>  // b.none
  402fe0:	mov	w0, #0x7b                  	// #123
  402fe4:	str	w0, [x19, #112]
  402fe8:	ldr	x0, [x19, #8]
  402fec:	cbnz	x0, 402ea8 <ferror@plt+0xea8>
  402ff0:	b	402ed8 <ferror@plt+0xed8>
  402ff4:	mov	w2, #0x5                   	// #5
  402ff8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  402ffc:	mov	x0, #0x0                   	// #0
  403000:	add	x1, x1, #0x5c8
  403004:	bl	401f40 <dcgettext@plt>
  403008:	mov	x2, x0
  40300c:	ldr	x3, [x19, #40]
  403010:	mov	w1, #0x0                   	// #0
  403014:	ldrb	w4, [sp, #109]
  403018:	mov	w0, #0x7d                  	// #125
  40301c:	ldr	x3, [x3]
  403020:	bl	401b60 <error@plt>
  403024:	ldr	w1, [sp, #108]
  403028:	b	402f8c <ferror@plt+0xf8c>
  40302c:	mov	x1, x25
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, #0x0                   	// #0
  403038:	bl	401f40 <dcgettext@plt>
  40303c:	ldr	x3, [x19, #40]
  403040:	mov	x2, x0
  403044:	mov	w1, #0x0                   	// #0
  403048:	mov	w0, #0x7c                  	// #124
  40304c:	ldr	x3, [x3]
  403050:	bl	401b60 <error@plt>
  403054:	ldr	w1, [sp, #108]
  403058:	b	402f80 <ferror@plt+0xf80>
  40305c:	mov	w2, #0x5                   	// #5
  403060:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403064:	mov	x0, #0x0                   	// #0
  403068:	add	x1, x1, #0x570
  40306c:	bl	401f40 <dcgettext@plt>
  403070:	mov	x2, x0
  403074:	ldr	x3, [x19, #8]
  403078:	mov	w1, #0x0                   	// #0
  40307c:	mov	w0, #0x0                   	// #0
  403080:	bl	401b60 <error@plt>
  403084:	ldp	x19, x20, [sp, #16]
  403088:	ldp	x21, x22, [sp, #32]
  40308c:	ldp	x23, x24, [sp, #48]
  403090:	ldp	x25, x26, [sp, #64]
  403094:	ldr	x27, [sp, #80]
  403098:	ldp	x29, x30, [sp], #112
  40309c:	ret
  4030a0:	mov	w2, #0x5                   	// #5
  4030a4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	add	x1, x1, #0x550
  4030b0:	bl	401f40 <dcgettext@plt>
  4030b4:	mov	x2, x0
  4030b8:	mov	w1, w27
  4030bc:	mov	w0, #0x1                   	// #1
  4030c0:	bl	401b60 <error@plt>
  4030c4:	nop
  4030c8:	stp	x29, x30, [sp, #-64]!
  4030cc:	mov	x1, #0x0                   	// #0
  4030d0:	mov	x29, sp
  4030d4:	stp	x21, x22, [sp, #32]
  4030d8:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  4030dc:	add	x22, x22, #0x358
  4030e0:	stp	x19, x20, [sp, #16]
  4030e4:	mov	w20, #0x0                   	// #0
  4030e8:	ldr	x21, [x22, #16]
  4030ec:	str	x23, [sp, #48]
  4030f0:	mov	w23, w0
  4030f4:	ldr	x0, [x22, #24]
  4030f8:	cbnz	x21, 403110 <ferror@plt+0x1110>
  4030fc:	b	4031d0 <ferror@plt+0x11d0>
  403100:	add	w1, w20, #0x1
  403104:	mov	x20, x1
  403108:	cmp	x1, x21
  40310c:	b.cs	40314c <ferror@plt+0x114c>  // b.hs, b.nlast
  403110:	ldr	w2, [x0, x1, lsl #2]
  403114:	add	x1, x0, x1, lsl #2
  403118:	cbnz	w2, 403100 <ferror@plt+0x1100>
  40311c:	ldr	x2, [x22, #8]
  403120:	mov	w0, w20
  403124:	ldp	x19, x20, [sp, #16]
  403128:	str	w23, [x1]
  40312c:	mov	w3, #0x1                   	// #1
  403130:	add	x1, x2, #0x1
  403134:	str	x1, [x22, #8]
  403138:	strb	w3, [x22, #116]
  40313c:	ldp	x21, x22, [sp, #32]
  403140:	ldr	x23, [sp, #48]
  403144:	ldp	x29, x30, [sp], #64
  403148:	ret
  40314c:	lsl	x19, x1, #2
  403150:	b.eq	403180 <ferror@plt+0x1180>  // b.none
  403154:	ldr	w2, [x0, x19]
  403158:	add	x1, x0, x19
  40315c:	cbz	w2, 40311c <ferror@plt+0x111c>
  403160:	adrp	x3, 40b000 <ferror@plt+0x9000>
  403164:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403168:	adrp	x0, 40a000 <ferror@plt+0x8000>
  40316c:	add	x3, x3, #0xd88
  403170:	add	x1, x1, #0x608
  403174:	add	x0, x0, #0x610
  403178:	mov	w2, #0x596                 	// #1430
  40317c:	bl	401fa0 <__assert_fail@plt>
  403180:	mov	x1, x19
  403184:	mov	x2, x21
  403188:	cbz	x0, 403198 <ferror@plt+0x1198>
  40318c:	add	x2, x21, #0x1
  403190:	add	x2, x2, x21, lsr #1
  403194:	lsl	x1, x2, #2
  403198:	str	x2, [x22, #16]
  40319c:	bl	409438 <ferror@plt+0x7438>
  4031a0:	ldr	x2, [x22, #16]
  4031a4:	str	x0, [x22, #24]
  4031a8:	cmp	x21, x2
  4031ac:	b.cs	403154 <ferror@plt+0x1154>  // b.hs, b.nlast
  4031b0:	mov	w1, w20
  4031b4:	nop
  4031b8:	add	w1, w1, #0x1
  4031bc:	str	wzr, [x0, x21, lsl #2]
  4031c0:	mov	w21, w1
  4031c4:	cmp	x2, w1, uxtw
  4031c8:	b.hi	4031b8 <ferror@plt+0x11b8>  // b.pmore
  4031cc:	b	403154 <ferror@plt+0x1154>
  4031d0:	mov	x19, #0x0                   	// #0
  4031d4:	cbnz	x0, 40318c <ferror@plt+0x118c>
  4031d8:	mov	x1, #0x80                  	// #128
  4031dc:	mov	x2, #0x20                  	// #32
  4031e0:	b	403198 <ferror@plt+0x1198>
  4031e4:	nop
  4031e8:	stp	x29, x30, [sp, #-48]!
  4031ec:	mov	x29, sp
  4031f0:	stp	x19, x20, [sp, #16]
  4031f4:	str	x21, [sp, #32]
  4031f8:	cbz	w0, 403234 <ferror@plt+0x1234>
  4031fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403200:	mov	w2, #0x5                   	// #5
  403204:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403208:	add	x1, x1, #0x620
  40320c:	ldr	x19, [x0, #792]
  403210:	mov	x0, #0x0                   	// #0
  403214:	bl	401f40 <dcgettext@plt>
  403218:	mov	x1, x0
  40321c:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  403220:	mov	x0, x19
  403224:	ldr	x2, [x2, #1224]
  403228:	bl	401fe0 <fprintf@plt>
  40322c:	mov	w0, #0x1                   	// #1
  403230:	bl	401b50 <exit@plt>
  403234:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  403238:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  40323c:	mov	w2, #0x5                   	// #5
  403240:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403244:	ldr	x21, [x19, #816]
  403248:	add	x1, x1, #0x648
  40324c:	mov	x0, #0x0                   	// #0
  403250:	bl	401f40 <dcgettext@plt>
  403254:	ldr	x2, [x20, #1224]
  403258:	mov	x1, x0
  40325c:	mov	x0, x21
  403260:	bl	401fe0 <fprintf@plt>
  403264:	mov	w2, #0x5                   	// #5
  403268:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40326c:	mov	x0, #0x0                   	// #0
  403270:	add	x1, x1, #0x680
  403274:	bl	401f40 <dcgettext@plt>
  403278:	ldr	x1, [x19, #816]
  40327c:	bl	401b40 <fputs@plt>
  403280:	mov	w2, #0x5                   	// #5
  403284:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403288:	mov	x0, #0x0                   	// #0
  40328c:	add	x1, x1, #0x6d0
  403290:	bl	401f40 <dcgettext@plt>
  403294:	ldr	x1, [x19, #816]
  403298:	bl	401b40 <fputs@plt>
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4032a4:	mov	x0, #0x0                   	// #0
  4032a8:	add	x1, x1, #0x748
  4032ac:	bl	401f40 <dcgettext@plt>
  4032b0:	ldr	x1, [x19, #816]
  4032b4:	bl	401b40 <fputs@plt>
  4032b8:	mov	w2, #0x5                   	// #5
  4032bc:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4032c0:	mov	x0, #0x0                   	// #0
  4032c4:	add	x1, x1, #0x820
  4032c8:	bl	401f40 <dcgettext@plt>
  4032cc:	ldr	x1, [x19, #816]
  4032d0:	bl	401b40 <fputs@plt>
  4032d4:	mov	w2, #0x5                   	// #5
  4032d8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4032dc:	mov	x0, #0x0                   	// #0
  4032e0:	add	x1, x1, #0x870
  4032e4:	bl	401f40 <dcgettext@plt>
  4032e8:	ldr	x1, [x19, #816]
  4032ec:	bl	401b40 <fputs@plt>
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4032f8:	mov	x0, #0x0                   	// #0
  4032fc:	add	x1, x1, #0x960
  403300:	bl	401f40 <dcgettext@plt>
  403304:	ldr	x1, [x19, #816]
  403308:	bl	401b40 <fputs@plt>
  40330c:	mov	w2, #0x5                   	// #5
  403310:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403314:	mov	x0, #0x0                   	// #0
  403318:	add	x1, x1, #0xa48
  40331c:	bl	401f40 <dcgettext@plt>
  403320:	ldr	x1, [x19, #816]
  403324:	bl	401b40 <fputs@plt>
  403328:	mov	w2, #0x5                   	// #5
  40332c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403330:	mov	x0, #0x0                   	// #0
  403334:	add	x1, x1, #0xae0
  403338:	bl	401f40 <dcgettext@plt>
  40333c:	ldr	x1, [x19, #816]
  403340:	bl	401b40 <fputs@plt>
  403344:	mov	w2, #0x5                   	// #5
  403348:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40334c:	mov	x0, #0x0                   	// #0
  403350:	add	x1, x1, #0xb18
  403354:	bl	401f40 <dcgettext@plt>
  403358:	ldr	x1, [x19, #816]
  40335c:	bl	401b40 <fputs@plt>
  403360:	mov	w2, #0x5                   	// #5
  403364:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403368:	mov	x0, #0x0                   	// #0
  40336c:	add	x1, x1, #0xbd8
  403370:	bl	401f40 <dcgettext@plt>
  403374:	ldr	x1, [x19, #816]
  403378:	bl	401b40 <fputs@plt>
  40337c:	mov	w2, #0x5                   	// #5
  403380:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403384:	mov	x0, #0x0                   	// #0
  403388:	add	x1, x1, #0xc58
  40338c:	bl	401f40 <dcgettext@plt>
  403390:	ldr	x1, [x19, #816]
  403394:	bl	401b40 <fputs@plt>
  403398:	mov	w2, #0x5                   	// #5
  40339c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	add	x1, x1, #0xcf8
  4033a8:	bl	401f40 <dcgettext@plt>
  4033ac:	ldr	x1, [x19, #816]
  4033b0:	bl	401b40 <fputs@plt>
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4033bc:	mov	x0, #0x0                   	// #0
  4033c0:	add	x1, x1, #0xd48
  4033c4:	bl	401f40 <dcgettext@plt>
  4033c8:	ldr	x1, [x19, #816]
  4033cc:	bl	401b40 <fputs@plt>
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	add	x1, x1, #0xe20
  4033e0:	bl	401f40 <dcgettext@plt>
  4033e4:	ldr	x1, [x19, #816]
  4033e8:	bl	401b40 <fputs@plt>
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	adrp	x1, 40a000 <ferror@plt+0x8000>
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	add	x1, x1, #0xe70
  4033fc:	bl	401f40 <dcgettext@plt>
  403400:	ldr	x1, [x19, #816]
  403404:	bl	401b40 <fputs@plt>
  403408:	mov	w2, #0x5                   	// #5
  40340c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403410:	mov	x0, #0x0                   	// #0
  403414:	add	x1, x1, #0xeb0
  403418:	bl	401f40 <dcgettext@plt>
  40341c:	ldr	x1, [x19, #816]
  403420:	bl	401b40 <fputs@plt>
  403424:	mov	w2, #0x5                   	// #5
  403428:	adrp	x1, 40a000 <ferror@plt+0x8000>
  40342c:	mov	x0, #0x0                   	// #0
  403430:	add	x1, x1, #0xf00
  403434:	bl	401f40 <dcgettext@plt>
  403438:	ldr	x1, [x19, #816]
  40343c:	bl	401b40 <fputs@plt>
  403440:	mov	w2, #0x5                   	// #5
  403444:	adrp	x1, 40a000 <ferror@plt+0x8000>
  403448:	mov	x0, #0x0                   	// #0
  40344c:	add	x1, x1, #0xfd8
  403450:	bl	401f40 <dcgettext@plt>
  403454:	ldr	x1, [x19, #816]
  403458:	bl	401b40 <fputs@plt>
  40345c:	mov	w2, #0x5                   	// #5
  403460:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403464:	mov	x0, #0x0                   	// #0
  403468:	add	x1, x1, #0x28
  40346c:	bl	401f40 <dcgettext@plt>
  403470:	ldr	x1, [x19, #816]
  403474:	bl	401b40 <fputs@plt>
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403480:	mov	x0, #0x0                   	// #0
  403484:	add	x1, x1, #0x70
  403488:	bl	401f40 <dcgettext@plt>
  40348c:	ldr	x1, [x19, #816]
  403490:	bl	401b40 <fputs@plt>
  403494:	mov	w2, #0x5                   	// #5
  403498:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40349c:	mov	x0, #0x0                   	// #0
  4034a0:	add	x1, x1, #0xb8
  4034a4:	bl	401f40 <dcgettext@plt>
  4034a8:	ldr	x1, [x19, #816]
  4034ac:	bl	401b40 <fputs@plt>
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4034b8:	mov	x0, #0x0                   	// #0
  4034bc:	add	x1, x1, #0x100
  4034c0:	bl	401f40 <dcgettext@plt>
  4034c4:	ldr	x1, [x19, #816]
  4034c8:	bl	401b40 <fputs@plt>
  4034cc:	mov	w2, #0x5                   	// #5
  4034d0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4034d4:	mov	x0, #0x0                   	// #0
  4034d8:	add	x1, x1, #0x140
  4034dc:	bl	401f40 <dcgettext@plt>
  4034e0:	ldr	x1, [x19, #816]
  4034e4:	bl	401b40 <fputs@plt>
  4034e8:	ldr	x1, [x20, #1224]
  4034ec:	ldr	x0, [x19, #816]
  4034f0:	bl	4057b0 <ferror@plt+0x37b0>
  4034f4:	mov	w0, #0x0                   	// #0
  4034f8:	bl	401b50 <exit@plt>
  4034fc:	nop
  403500:	stp	x29, x30, [sp, #-80]!
  403504:	mov	x29, sp
  403508:	stp	x19, x20, [sp, #16]
  40350c:	mov	x20, x2
  403510:	mov	x19, x3
  403514:	mov	w2, #0xa                   	// #10
  403518:	stp	x21, x22, [sp, #32]
  40351c:	mov	x21, x0
  403520:	mov	w22, w1
  403524:	add	x1, sp, #0x48
  403528:	str	x23, [sp, #48]
  40352c:	mov	w23, w4
  403530:	bl	401e40 <strtol@plt>
  403534:	ldr	x2, [sp, #72]
  403538:	cmp	x2, x21
  40353c:	b.eq	403614 <ferror@plt+0x1614>  // b.none
  403540:	ldrb	w1, [x2]
  403544:	cbnz	w1, 403614 <ferror@plt+0x1614>
  403548:	cmp	x0, x20
  40354c:	b.lt	4035c8 <ferror@plt+0x15c8>  // b.tstop
  403550:	cmp	x19, #0x0
  403554:	ccmp	x0, x19, #0x4, ge  // ge = tcont
  403558:	b.gt	403570 <ferror@plt+0x1570>
  40355c:	ldp	x19, x20, [sp, #16]
  403560:	ldp	x21, x22, [sp, #32]
  403564:	ldr	x23, [sp, #48]
  403568:	ldp	x29, x30, [sp], #80
  40356c:	ret
  403570:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403574:	mov	w2, #0x5                   	// #5
  403578:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40357c:	add	x1, x1, #0x1e0
  403580:	ldr	x20, [x0, #792]
  403584:	mov	x0, #0x0                   	// #0
  403588:	bl	401f40 <dcgettext@plt>
  40358c:	mov	x1, x0
  403590:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  403594:	mov	x0, x20
  403598:	mov	w4, w22
  40359c:	mov	x3, x21
  4035a0:	ldr	x2, [x2, #1224]
  4035a4:	mov	x5, x19
  4035a8:	bl	401fe0 <fprintf@plt>
  4035ac:	cbnz	w23, 40360c <ferror@plt+0x160c>
  4035b0:	mov	x0, x19
  4035b4:	ldp	x19, x20, [sp, #16]
  4035b8:	ldp	x21, x22, [sp, #32]
  4035bc:	ldr	x23, [sp, #48]
  4035c0:	ldp	x29, x30, [sp], #80
  4035c4:	ret
  4035c8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4035d4:	add	x1, x1, #0x1b0
  4035d8:	ldr	x19, [x0, #792]
  4035dc:	mov	x0, #0x0                   	// #0
  4035e0:	bl	401f40 <dcgettext@plt>
  4035e4:	mov	x1, x0
  4035e8:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  4035ec:	mov	x0, x19
  4035f0:	mov	w4, w22
  4035f4:	mov	x3, x21
  4035f8:	ldr	x2, [x2, #1224]
  4035fc:	mov	x5, x20
  403600:	bl	401fe0 <fprintf@plt>
  403604:	mov	x0, x20
  403608:	cbz	w23, 40355c <ferror@plt+0x155c>
  40360c:	mov	w0, #0x1                   	// #1
  403610:	bl	4031e8 <ferror@plt+0x11e8>
  403614:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403618:	mov	w2, #0x5                   	// #5
  40361c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403620:	add	x1, x1, #0x188
  403624:	ldr	x19, [x0, #792]
  403628:	mov	x0, #0x0                   	// #0
  40362c:	bl	401f40 <dcgettext@plt>
  403630:	mov	x1, x0
  403634:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  403638:	mov	w4, w22
  40363c:	mov	x3, x21
  403640:	mov	x0, x19
  403644:	ldr	x2, [x2, #1224]
  403648:	bl	401fe0 <fprintf@plt>
  40364c:	mov	w0, #0x1                   	// #1
  403650:	bl	4031e8 <ferror@plt+0x11e8>
  403654:	nop
  403658:	stp	x29, x30, [sp, #-48]!
  40365c:	mov	w1, #0x0                   	// #0
  403660:	mov	x29, sp
  403664:	stp	x19, x20, [sp, #16]
  403668:	mov	x19, #0x0                   	// #0
  40366c:	bl	4053a0 <ferror@plt+0x33a0>
  403670:	tbnz	w0, #31, 40368c <ferror@plt+0x168c>
  403674:	mov	w20, w0
  403678:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40367c:	add	x1, x1, #0x918
  403680:	bl	401d00 <fdopen@plt>
  403684:	mov	x19, x0
  403688:	cbz	x0, 40369c <ferror@plt+0x169c>
  40368c:	mov	x0, x19
  403690:	ldp	x19, x20, [sp, #16]
  403694:	ldp	x29, x30, [sp], #48
  403698:	ret
  40369c:	str	x21, [sp, #32]
  4036a0:	bl	401fb0 <__errno_location@plt>
  4036a4:	mov	x21, x0
  4036a8:	mov	w0, w20
  4036ac:	ldr	w20, [x21]
  4036b0:	bl	401d60 <close@plt>
  4036b4:	str	w20, [x21]
  4036b8:	ldr	x21, [sp, #32]
  4036bc:	b	40368c <ferror@plt+0x168c>
  4036c0:	stp	x29, x30, [sp, #-64]!
  4036c4:	mov	x29, sp
  4036c8:	stp	x19, x20, [sp, #16]
  4036cc:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  4036d0:	add	x20, x20, #0x358
  4036d4:	stp	x23, x24, [sp, #48]
  4036d8:	and	w24, w0, #0xff
  4036dc:	ldr	x0, [x20, #32]
  4036e0:	cmp	x0, #0x1
  4036e4:	b.eq	403744 <ferror@plt+0x1744>  // b.none
  4036e8:	adrp	x23, 41f000 <ferror@plt+0x1d000>
  4036ec:	add	x23, x23, #0x318
  4036f0:	stp	x21, x22, [sp, #32]
  4036f4:	adrp	x22, 40b000 <ferror@plt+0x9000>
  4036f8:	add	x22, x22, #0x210
  4036fc:	mov	x19, #0x0                   	// #0
  403700:	ldr	x2, [x20, #40]
  403704:	mov	w1, #0x3                   	// #3
  403708:	ldr	x21, [x23]
  40370c:	mov	w0, #0x0                   	// #0
  403710:	ldr	x2, [x2, x19, lsl #3]
  403714:	bl	408ac0 <ferror@plt+0x6ac0>
  403718:	mov	x2, x0
  40371c:	mov	x1, x22
  403720:	mov	x0, x21
  403724:	bl	401fe0 <fprintf@plt>
  403728:	tbnz	w0, #31, 403824 <ferror@plt+0x1824>
  40372c:	ldr	x0, [x20, #32]
  403730:	add	x19, x19, #0x1
  403734:	sub	x0, x0, #0x1
  403738:	cmp	x0, x19
  40373c:	b.hi	403700 <ferror@plt+0x1700>  // b.pmore
  403740:	ldp	x21, x22, [sp, #32]
  403744:	cbz	w24, 4037cc <ferror@plt+0x17cc>
  403748:	ldr	x0, [x20, #120]
  40374c:	cbz	x0, 4037f0 <ferror@plt+0x17f0>
  403750:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  403754:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403758:	mov	x2, #0x4                   	// #4
  40375c:	add	x0, x0, #0x270
  403760:	ldr	x3, [x19, #792]
  403764:	mov	x1, #0x1                   	// #1
  403768:	bl	401e90 <fwrite@plt>
  40376c:	ldr	x0, [x19, #792]
  403770:	bl	409e78 <ferror@plt+0x7e78>
  403774:	cbnz	w0, 403820 <ferror@plt+0x1820>
  403778:	ldr	x0, [x20, #120]
  40377c:	bl	401d40 <getc@plt>
  403780:	cmp	w0, #0xa
  403784:	mov	w19, w0
  403788:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  40378c:	b.eq	4037a4 <ferror@plt+0x17a4>  // b.none
  403790:	ldr	x0, [x20, #120]
  403794:	bl	401d40 <getc@plt>
  403798:	cmp	w0, #0xa
  40379c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4037a0:	b.ne	403790 <ferror@plt+0x1790>  // b.any
  4037a4:	cmn	w0, #0x1
  4037a8:	b.eq	403854 <ferror@plt+0x1854>  // b.none
  4037ac:	and	w19, w19, #0xffffffdf
  4037b0:	cmp	w19, #0x59
  4037b4:	cset	w24, eq  // eq = none
  4037b8:	mov	w0, w24
  4037bc:	ldp	x19, x20, [sp, #16]
  4037c0:	ldp	x23, x24, [sp, #48]
  4037c4:	ldp	x29, x30, [sp], #64
  4037c8:	ret
  4037cc:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4037d0:	mov	w0, #0xa                   	// #10
  4037d4:	ldr	x1, [x1, #792]
  4037d8:	bl	401b90 <putc@plt>
  4037dc:	mov	w0, w24
  4037e0:	ldp	x19, x20, [sp, #16]
  4037e4:	ldp	x23, x24, [sp, #48]
  4037e8:	ldp	x29, x30, [sp], #64
  4037ec:	ret
  4037f0:	adrp	x0, 40b000 <ferror@plt+0x9000>
  4037f4:	add	x0, x0, #0x238
  4037f8:	bl	403658 <ferror@plt+0x1658>
  4037fc:	str	x0, [x20, #120]
  403800:	cbnz	x0, 403750 <ferror@plt+0x1750>
  403804:	stp	x21, x22, [sp, #32]
  403808:	bl	401fb0 <__errno_location@plt>
  40380c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403810:	mov	x3, x0
  403814:	add	x1, x1, #0x248
  403818:	mov	w2, #0x5                   	// #5
  40381c:	b	403838 <ferror@plt+0x1838>
  403820:	stp	x21, x22, [sp, #32]
  403824:	bl	401fb0 <__errno_location@plt>
  403828:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40382c:	mov	x3, x0
  403830:	add	x1, x1, #0x218
  403834:	mov	w2, #0x5                   	// #5
  403838:	ldr	w19, [x3]
  40383c:	mov	x0, #0x0                   	// #0
  403840:	bl	401f40 <dcgettext@plt>
  403844:	mov	x2, x0
  403848:	mov	w1, w19
  40384c:	mov	w0, #0x1                   	// #1
  403850:	bl	401b60 <error@plt>
  403854:	stp	x21, x22, [sp, #32]
  403858:	bl	401fb0 <__errno_location@plt>
  40385c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403860:	mov	x3, x0
  403864:	add	x1, x1, #0x278
  403868:	mov	w2, #0x5                   	// #5
  40386c:	b	403838 <ferror@plt+0x1838>
  403870:	stp	x29, x30, [sp, #-112]!
  403874:	mov	x29, sp
  403878:	stp	x19, x20, [sp, #16]
  40387c:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  403880:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  403884:	ldr	w0, [x19, #672]
  403888:	add	x20, x20, #0x358
  40388c:	stp	x21, x22, [sp, #32]
  403890:	mov	x21, x3
  403894:	cbz	w0, 4038cc <ferror@plt+0x18cc>
  403898:	ldr	w1, [x19, #672]
  40389c:	ldr	x0, [x20, #8]
  4038a0:	cmp	x0, w1, sxtw
  4038a4:	b.cc	4038cc <ferror@plt+0x18cc>  // b.lo, b.ul, b.last
  4038a8:	add	x19, x19, #0x2a0
  4038ac:	nop
  4038b0:	mov	w1, #0x1                   	// #1
  4038b4:	mov	w0, #0x0                   	// #0
  4038b8:	bl	402e60 <ferror@plt+0xe60>
  4038bc:	ldr	w1, [x19]
  4038c0:	ldr	x0, [x20, #8]
  4038c4:	cmp	x0, w1, sxtw
  4038c8:	b.cs	4038b0 <ferror@plt+0x18b0>  // b.hs, b.nlast
  4038cc:	ldrb	w0, [x20, #128]
  4038d0:	cbnz	w0, 403aec <ferror@plt+0x1aec>
  4038d4:	ldrb	w0, [x20, #129]
  4038d8:	cbnz	w0, 403b40 <ferror@plt+0x1b40>
  4038dc:	mov	w1, #0x0                   	// #0
  4038e0:	mov	w0, #0x0                   	// #0
  4038e4:	bl	402e60 <ferror@plt+0xe60>
  4038e8:	add	x0, sp, #0x50
  4038ec:	bl	401ba0 <pipe@plt>
  4038f0:	mov	w22, w0
  4038f4:	cbnz	w0, 403ba0 <ferror@plt+0x1ba0>
  4038f8:	ldr	w0, [sp, #84]
  4038fc:	mov	w2, #0x1                   	// #1
  403900:	mov	w1, #0x2                   	// #2
  403904:	bl	409c20 <ferror@plt+0x7c20>
  403908:	b	403930 <ferror@plt+0x1930>
  40390c:	bl	401fb0 <__errno_location@plt>
  403910:	ldr	w1, [x0]
  403914:	cmp	w1, #0xb
  403918:	b.ne	403a18 <ferror@plt+0x1a18>  // b.any
  40391c:	ldr	x1, [x20, #8]
  403920:	cbz	x1, 403a18 <ferror@plt+0x1a18>
  403924:	mov	w1, #0x1                   	// #1
  403928:	mov	w0, #0x0                   	// #0
  40392c:	bl	402e60 <ferror@plt+0xe60>
  403930:	bl	401be0 <fork@plt>
  403934:	mov	w19, w0
  403938:	cmp	w0, #0x0
  40393c:	b.lt	40390c <ferror@plt+0x190c>  // b.tstop
  403940:	b.ne	403a20 <ferror@plt+0x1a20>  // b.any
  403944:	ldr	w0, [sp, #80]
  403948:	bl	401d60 <close@plt>
  40394c:	str	wzr, [x20, #112]
  403950:	bl	4054d0 <ferror@plt+0x34d0>
  403954:	tst	w0, #0xff
  403958:	b.ne	403bc4 <ferror@plt+0x1bc4>  // b.any
  40395c:	mov	w0, #0x0                   	// #0
  403960:	bl	4030c8 <ferror@plt+0x10c8>
  403964:	adrp	x2, 40b000 <ferror@plt+0x9000>
  403968:	mov	w3, w0
  40396c:	add	x2, x2, #0x2e0
  403970:	mov	x1, #0x13                  	// #19
  403974:	add	x0, sp, #0x58
  403978:	bl	401c10 <snprintf@plt>
  40397c:	bl	401fb0 <__errno_location@plt>
  403980:	mov	x19, x0
  403984:	ldr	x22, [x20, #136]
  403988:	cbz	x22, 4039a0 <ferror@plt+0x19a0>
  40398c:	add	x1, sp, #0x58
  403990:	mov	x0, x22
  403994:	mov	w2, #0x1                   	// #1
  403998:	bl	401b80 <setenv@plt>
  40399c:	tbnz	w0, #31, 403bcc <ferror@plt+0x1bcc>
  4039a0:	ldr	w1, [x20, #148]
  4039a4:	ldrb	w0, [x20, #144]
  4039a8:	cbz	w1, 403c6c <ferror@plt+0x1c6c>
  4039ac:	cbnz	w0, 403c24 <ferror@plt+0x1c24>
  4039b0:	str	x23, [sp, #48]
  4039b4:	mov	x0, x21
  4039b8:	bl	404f38 <ferror@plt+0x2f38>
  4039bc:	tst	w0, #0xff
  4039c0:	b.eq	403c0c <ferror@plt+0x1c0c>  // b.none
  4039c4:	mov	w0, #0x7                   	// #7
  4039c8:	str	w0, [x19]
  4039cc:	ldr	w0, [sp, #84]
  4039d0:	mov	x1, x19
  4039d4:	mov	x2, #0x4                   	// #4
  4039d8:	bl	401db0 <write@plt>
  4039dc:	ldr	w0, [sp, #84]
  4039e0:	bl	401d60 <close@plt>
  4039e4:	ldr	w1, [x19]
  4039e8:	cmp	w1, #0x7
  4039ec:	b.eq	403c04 <ferror@plt+0x1c04>  // b.none
  4039f0:	ldr	x3, [x21]
  4039f4:	mov	w0, #0x0                   	// #0
  4039f8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4039fc:	add	x2, x2, #0x3f0
  403a00:	bl	401b60 <error@plt>
  403a04:	ldr	w0, [x19]
  403a08:	cmp	w0, #0x2
  403a0c:	b.ne	403c04 <ferror@plt+0x1c04>  // b.any
  403a10:	mov	w0, #0x7f                  	// #127
  403a14:	bl	401b10 <_exit@plt>
  403a18:	cmn	w19, #0x1
  403a1c:	b.eq	403b6c <ferror@plt+0x1b6c>  // b.none
  403a20:	ldr	w0, [sp, #84]
  403a24:	bl	401d60 <close@plt>
  403a28:	ldr	w0, [sp, #80]
  403a2c:	add	x1, sp, #0x4c
  403a30:	mov	x2, #0x4                   	// #4
  403a34:	bl	408db8 <ferror@plt+0x6db8>
  403a38:	mov	x20, x0
  403a3c:	cmp	x0, #0x4
  403a40:	b.eq	403b08 <ferror@plt+0x1b08>  // b.none
  403a44:	cmn	x0, #0x1
  403a48:	b.eq	403ab0 <ferror@plt+0x1ab0>  // b.none
  403a4c:	cbz	x0, 403a88 <ferror@plt+0x1a88>
  403a50:	str	x23, [sp, #48]
  403a54:	bl	401fb0 <__errno_location@plt>
  403a58:	mov	x3, x0
  403a5c:	mov	w2, #0x5                   	// #5
  403a60:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403a64:	mov	x0, #0x0                   	// #0
  403a68:	add	x1, x1, #0x3a8
  403a6c:	ldr	w19, [x3]
  403a70:	bl	401f40 <dcgettext@plt>
  403a74:	mov	x3, x20
  403a78:	mov	x2, x0
  403a7c:	mov	w1, w19
  403a80:	mov	w0, #0x1                   	// #1
  403a84:	bl	401b60 <error@plt>
  403a88:	mov	w0, w19
  403a8c:	bl	4030c8 <ferror@plt+0x10c8>
  403a90:	ldr	w0, [sp, #80]
  403a94:	mov	w22, #0x1                   	// #1
  403a98:	bl	401d60 <close@plt>
  403a9c:	mov	w0, w22
  403aa0:	ldp	x19, x20, [sp, #16]
  403aa4:	ldp	x21, x22, [sp, #32]
  403aa8:	ldp	x29, x30, [sp], #112
  403aac:	ret
  403ab0:	ldr	w0, [sp, #80]
  403ab4:	bl	401d60 <close@plt>
  403ab8:	bl	401fb0 <__errno_location@plt>
  403abc:	mov	x3, x0
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403ac8:	mov	x0, #0x0                   	// #0
  403acc:	add	x1, x1, #0x348
  403ad0:	ldr	w19, [x3]
  403ad4:	bl	401f40 <dcgettext@plt>
  403ad8:	mov	x2, x0
  403adc:	mov	w0, #0x0                   	// #0
  403ae0:	mov	w1, w19
  403ae4:	bl	401b60 <error@plt>
  403ae8:	b	403a90 <ferror@plt+0x1a90>
  403aec:	mov	w0, #0x1                   	// #1
  403af0:	bl	4036c0 <ferror@plt+0x16c0>
  403af4:	tst	w0, #0xff
  403af8:	b.eq	403b4c <ferror@plt+0x1b4c>  // b.none
  403afc:	ldrb	w0, [x20, #128]
  403b00:	cbnz	w0, 4038dc <ferror@plt+0x18dc>
  403b04:	b	4038d4 <ferror@plt+0x18d4>
  403b08:	ldr	w0, [sp, #80]
  403b0c:	bl	401d60 <close@plt>
  403b10:	mov	w0, w19
  403b14:	add	x1, sp, #0x58
  403b18:	mov	w2, #0x0                   	// #0
  403b1c:	bl	401fd0 <waitpid@plt>
  403b20:	ldr	w0, [sp, #76]
  403b24:	cmp	w0, #0x7
  403b28:	b.eq	403a9c <ferror@plt+0x1a9c>  // b.none
  403b2c:	str	x23, [sp, #48]
  403b30:	cmp	w0, #0x2
  403b34:	b.eq	403b64 <ferror@plt+0x1b64>  // b.none
  403b38:	mov	w0, #0x7e                  	// #126
  403b3c:	bl	401b50 <exit@plt>
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	bl	4036c0 <ferror@plt+0x16c0>
  403b48:	b	4038dc <ferror@plt+0x18dc>
  403b4c:	mov	w22, #0x1                   	// #1
  403b50:	mov	w0, w22
  403b54:	ldp	x19, x20, [sp, #16]
  403b58:	ldp	x21, x22, [sp, #32]
  403b5c:	ldp	x29, x30, [sp], #112
  403b60:	ret
  403b64:	mov	w0, #0x7f                  	// #127
  403b68:	bl	401b50 <exit@plt>
  403b6c:	str	x23, [sp, #48]
  403b70:	bl	401fb0 <__errno_location@plt>
  403b74:	mov	x3, x0
  403b78:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403b7c:	add	x1, x1, #0x2d0
  403b80:	mov	w2, #0x5                   	// #5
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	ldr	w19, [x3]
  403b8c:	bl	401f40 <dcgettext@plt>
  403b90:	mov	x2, x0
  403b94:	mov	w1, w19
  403b98:	mov	w0, #0x1                   	// #1
  403b9c:	bl	401b60 <error@plt>
  403ba0:	str	x23, [sp, #48]
  403ba4:	bl	401fb0 <__errno_location@plt>
  403ba8:	mov	x3, x0
  403bac:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403bb0:	mov	w2, #0x5                   	// #5
  403bb4:	add	x1, x1, #0x2a8
  403bb8:	mov	x0, #0x0                   	// #0
  403bbc:	ldr	w19, [x3]
  403bc0:	b	403b8c <ferror@plt+0x1b8c>
  403bc4:	bl	4054f8 <ferror@plt+0x34f8>
  403bc8:	b	40395c <ferror@plt+0x195c>
  403bcc:	str	x23, [sp, #48]
  403bd0:	mov	w2, #0x5                   	// #5
  403bd4:	ldr	w23, [x19]
  403bd8:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403bdc:	mov	x0, #0x0                   	// #0
  403be0:	add	x1, x1, #0x2e8
  403be4:	bl	401f40 <dcgettext@plt>
  403be8:	mov	x2, x0
  403bec:	mov	w1, w23
  403bf0:	mov	x3, x22
  403bf4:	mov	w0, #0x0                   	// #0
  403bf8:	bl	401b60 <error@plt>
  403bfc:	ldr	x23, [sp, #48]
  403c00:	b	4039a0 <ferror@plt+0x19a0>
  403c04:	mov	w0, #0x7e                  	// #126
  403c08:	bl	401b10 <_exit@plt>
  403c0c:	ldr	x0, [x21]
  403c10:	mov	x1, x21
  403c14:	bl	401e10 <execvp@plt>
  403c18:	ldr	w0, [x19]
  403c1c:	cbz	w0, 4039dc <ferror@plt+0x19dc>
  403c20:	b	4039cc <ferror@plt+0x19cc>
  403c24:	adrp	x22, 40b000 <ferror@plt+0x9000>
  403c28:	add	x22, x22, #0x238
  403c2c:	mov	w0, #0x0                   	// #0
  403c30:	str	x23, [sp, #48]
  403c34:	bl	401d60 <close@plt>
  403c38:	mov	x0, x22
  403c3c:	mov	w1, #0x0                   	// #0
  403c40:	bl	401c90 <open@plt>
  403c44:	mov	w23, w0
  403c48:	cmp	w0, #0x0
  403c4c:	b.lt	403ca0 <ferror@plt+0x1ca0>  // b.tstop
  403c50:	b.eq	4039b4 <ferror@plt+0x19b4>  // b.none
  403c54:	mov	w1, #0x0                   	// #0
  403c58:	bl	401f60 <dup2@plt>
  403c5c:	cbnz	w0, 403c88 <ferror@plt+0x1c88>
  403c60:	mov	w0, w23
  403c64:	bl	401d60 <close@plt>
  403c68:	b	4039b4 <ferror@plt+0x19b4>
  403c6c:	cmp	w0, #0x0
  403c70:	adrp	x22, 40b000 <ferror@plt+0x9000>
  403c74:	adrp	x0, 40b000 <ferror@plt+0x9000>
  403c78:	add	x22, x22, #0x238
  403c7c:	add	x0, x0, #0x298
  403c80:	csel	x22, x22, x0, ne  // ne = any
  403c84:	b	403c2c <ferror@plt+0x1c2c>
  403c88:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403c8c:	ldr	w19, [x19]
  403c90:	add	x1, x1, #0x310
  403c94:	mov	w2, #0x5                   	// #5
  403c98:	mov	x0, #0x0                   	// #0
  403c9c:	b	403b8c <ferror@plt+0x1b8c>
  403ca0:	ldrb	w0, [x20, #144]
  403ca4:	mov	x2, x22
  403ca8:	ldr	w20, [x19]
  403cac:	mov	w1, #0x8                   	// #8
  403cb0:	cbnz	w0, 403cd8 <ferror@plt+0x1cd8>
  403cb4:	mov	w0, #0x0                   	// #0
  403cb8:	bl	408ac0 <ferror@plt+0x6ac0>
  403cbc:	mov	w1, w20
  403cc0:	mov	x3, x0
  403cc4:	adrp	x2, 40c000 <ferror@plt+0xa000>
  403cc8:	mov	w0, #0x0                   	// #0
  403ccc:	add	x2, x2, #0x3f0
  403cd0:	bl	401b60 <error@plt>
  403cd4:	b	4039b4 <ferror@plt+0x19b4>
  403cd8:	mov	w0, #0x0                   	// #0
  403cdc:	bl	408ac0 <ferror@plt+0x6ac0>
  403ce0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  403ce4:	mov	x3, x0
  403ce8:	mov	w1, w20
  403cec:	add	x2, x2, #0x3f0
  403cf0:	mov	w0, #0x1                   	// #1
  403cf4:	bl	401b60 <error@plt>
  403cf8:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  403cfc:	ldr	w1, [x0, #672]
  403d00:	cmp	w1, #0x1
  403d04:	b.le	403d14 <ferror@plt+0x1d14>
  403d08:	ldr	w1, [x0, #672]
  403d0c:	sub	w1, w1, #0x1
  403d10:	str	w1, [x0, #672]
  403d14:	ret
  403d18:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  403d1c:	add	x2, x2, #0x358
  403d20:	add	x0, x2, #0x98
  403d24:	ldr	x1, [x0, #48]
  403d28:	cbz	x1, 403d30 <ferror@plt+0x1d30>
  403d2c:	ret
  403d30:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  403d34:	ldrb	w1, [x1, #676]
  403d38:	cbnz	w1, 403d2c <ferror@plt+0x1d2c>
  403d3c:	ldr	x4, [x2, #32]
  403d40:	add	x1, x2, #0x20
  403d44:	ldr	x3, [x0, #56]
  403d48:	cmp	x4, x3
  403d4c:	b.eq	403d2c <ferror@plt+0x1d2c>  // b.none
  403d50:	ldr	w2, [x2, #152]
  403d54:	cbnz	w2, 403d2c <ferror@plt+0x1d2c>
  403d58:	b	404a28 <ferror@plt+0x2a28>
  403d5c:	nop
  403d60:	stp	x29, x30, [sp, #-48]!
  403d64:	mov	x29, sp
  403d68:	stp	x19, x20, [sp, #16]
  403d6c:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  403d70:	add	x20, x20, #0x358
  403d74:	str	x21, [sp, #32]
  403d78:	ldr	x21, [x20, #176]
  403d7c:	ldrb	w0, [x20, #248]
  403d80:	ldr	x1, [x20, #72]
  403d84:	sub	x21, x21, #0x1
  403d88:	ldr	x19, [x20, #240]
  403d8c:	sub	x21, x21, x1
  403d90:	add	x21, x19, x21
  403d94:	cbz	w0, 403db4 <ferror@plt+0x1db4>
  403d98:	b	403e5c <ferror@plt+0x1e5c>
  403d9c:	ldrb	w1, [x20, #264]
  403da0:	cmp	w1, w0
  403da4:	b.eq	403e04 <ferror@plt+0x1e04>  // b.none
  403da8:	cmp	x19, x21
  403dac:	b.cs	403e64 <ferror@plt+0x1e64>  // b.hs, b.nlast
  403db0:	strb	w0, [x19], #1
  403db4:	ldr	x0, [x20, #256]
  403db8:	bl	401d40 <getc@plt>
  403dbc:	cmn	w0, #0x1
  403dc0:	b.ne	403d9c <ferror@plt+0x1d9c>  // b.any
  403dc4:	ldr	x2, [x20, #240]
  403dc8:	mov	w0, #0x1                   	// #1
  403dcc:	strb	w0, [x20, #248]
  403dd0:	cmp	x2, x19
  403dd4:	b.eq	403e5c <ferror@plt+0x1e5c>  // b.none
  403dd8:	add	x0, x20, #0x98
  403ddc:	strb	wzr, [x19], #1
  403de0:	sub	x19, x19, x2
  403de4:	ldr	x1, [x0, #48]
  403de8:	mov	w21, w19
  403dec:	cbz	x1, 403e2c <ferror@plt+0x1e2c>
  403df0:	mov	w0, w21
  403df4:	ldp	x19, x20, [sp, #16]
  403df8:	ldr	x21, [sp, #32]
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	add	x0, x20, #0x98
  403e08:	strb	wzr, [x19], #1
  403e0c:	ldr	x1, [x20, #272]
  403e10:	ldr	x3, [x0, #48]
  403e14:	add	x1, x1, #0x1
  403e18:	ldr	x2, [x20, #240]
  403e1c:	str	x1, [x20, #272]
  403e20:	sub	x19, x19, x2
  403e24:	mov	w21, w19
  403e28:	cbnz	x3, 403df0 <ferror@plt+0x1df0>
  403e2c:	adrp	x4, 41f000 <ferror@plt+0x1d000>
  403e30:	sxtw	x3, w19
  403e34:	add	x1, x20, #0x20
  403e38:	mov	x5, #0x0                   	// #0
  403e3c:	ldrb	w6, [x4, #676]
  403e40:	mov	x4, #0x0                   	// #0
  403e44:	bl	4045f0 <ferror@plt+0x25f0>
  403e48:	mov	w0, w21
  403e4c:	ldp	x19, x20, [sp, #16]
  403e50:	ldr	x21, [sp, #32]
  403e54:	ldp	x29, x30, [sp], #48
  403e58:	ret
  403e5c:	mov	w21, #0xffffffff            	// #-1
  403e60:	b	403df0 <ferror@plt+0x1df0>
  403e64:	bl	403d18 <ferror@plt+0x1d18>
  403e68:	mov	w2, #0x5                   	// #5
  403e6c:	adrp	x1, 40b000 <ferror@plt+0x9000>
  403e70:	mov	x0, #0x0                   	// #0
  403e74:	add	x1, x1, #0x3f8
  403e78:	bl	401f40 <dcgettext@plt>
  403e7c:	mov	x2, x0
  403e80:	mov	w1, #0x0                   	// #0
  403e84:	mov	w0, #0x1                   	// #1
  403e88:	bl	401b60 <error@plt>
  403e8c:	nop
  403e90:	stp	x29, x30, [sp, #-96]!
  403e94:	mov	x29, sp
  403e98:	stp	x27, x28, [sp, #80]
  403e9c:	adrp	x27, 41f000 <ferror@plt+0x1d000>
  403ea0:	add	x27, x27, #0x358
  403ea4:	stp	x21, x22, [sp, #32]
  403ea8:	ldr	x21, [x27, #176]
  403eac:	stp	x19, x20, [sp, #16]
  403eb0:	ldrb	w0, [x27, #280]
  403eb4:	ldr	x1, [x27, #72]
  403eb8:	sub	x21, x21, #0x1
  403ebc:	ldr	x19, [x27, #240]
  403ec0:	stp	x25, x26, [sp, #64]
  403ec4:	sub	x21, x21, x1
  403ec8:	add	x21, x19, x21
  403ecc:	cbnz	w0, 4040c8 <ferror@plt+0x20c8>
  403ed0:	adrp	x22, 40b000 <ferror@plt+0x9000>
  403ed4:	add	x22, x22, #0x478
  403ed8:	stp	x23, x24, [sp, #48]
  403edc:	mov	w23, #0x1                   	// #1
  403ee0:	mov	w26, w23
  403ee4:	mov	w25, #0x0                   	// #0
  403ee8:	mov	w24, #0xffffffff            	// #-1
  403eec:	mov	w28, #0x0                   	// #0
  403ef0:	ldr	x0, [x27, #256]
  403ef4:	bl	401d40 <getc@plt>
  403ef8:	mov	w20, w0
  403efc:	cmn	w0, #0x1
  403f00:	b.eq	4043e0 <ferror@plt+0x23e0>  // b.none
  403f04:	cmp	w26, #0x2
  403f08:	b.eq	404070 <ferror@plt+0x2070>  // b.none
  403f0c:	cbz	w26, 403f60 <ferror@plt+0x1f60>
  403f10:	tst	w20, #0xffffff80
  403f14:	b.ne	403f54 <ferror@plt+0x1f54>  // b.any
  403f18:	bl	401e30 <__ctype_b_loc@plt>
  403f1c:	ldr	x0, [x0]
  403f20:	ldrh	w0, [x0, w20, sxtw #1]
  403f24:	tbnz	w0, #0, 403f34 <ferror@plt+0x1f34>
  403f28:	cmp	w20, #0xa
  403f2c:	ccmp	w20, #0xd, #0x4, ne  // ne = any
  403f30:	b.ne	403f54 <ferror@plt+0x1f54>  // b.any
  403f34:	ldr	x0, [x27, #256]
  403f38:	bl	401d40 <getc@plt>
  403f3c:	cmn	w0, #0x1
  403f40:	b.eq	4041f0 <ferror@plt+0x21f0>  // b.none
  403f44:	mov	w24, w20
  403f48:	mov	w20, w0
  403f4c:	tst	w20, #0xffffff80
  403f50:	b.eq	403f18 <ferror@plt+0x1f18>  // b.none
  403f54:	sub	w0, w20, #0xb
  403f58:	cmp	w0, #0x1
  403f5c:	b.ls	403f34 <ferror@plt+0x1f34>  // b.plast
  403f60:	mov	w26, w28
  403f64:	mov	w28, w20
  403f68:	cmp	w28, #0xa
  403f6c:	b.eq	403fd0 <ferror@plt+0x1fd0>  // b.none
  403f70:	ldr	x0, [x27, #200]
  403f74:	cbz	x0, 404268 <ferror@plt+0x2268>
  403f78:	cmp	w28, #0x27
  403f7c:	b.eq	404058 <ferror@plt+0x2058>  // b.none
  403f80:	cmp	w28, #0x5c
  403f84:	b.eq	404188 <ferror@plt+0x2188>  // b.none
  403f88:	cmp	w28, #0x22
  403f8c:	b.eq	404058 <ferror@plt+0x2058>  // b.none
  403f90:	cbnz	w28, 404304 <ferror@plt+0x2304>
  403f94:	ldr	w0, [x27, #296]
  403f98:	cbz	w0, 4043d0 <ferror@plt+0x23d0>
  403f9c:	cmp	x21, x19
  403fa0:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  403fa4:	ldr	x0, [x27, #256]
  403fa8:	strb	wzr, [x19], #1
  403fac:	mov	w24, #0x0                   	// #0
  403fb0:	mov	w25, #0x1                   	// #1
  403fb4:	bl	401d40 <getc@plt>
  403fb8:	cmn	w0, #0x1
  403fbc:	b.eq	4041f0 <ferror@plt+0x21f0>  // b.none
  403fc0:	mov	w28, w0
  403fc4:	cmp	w28, #0xa
  403fc8:	b.ne	403f70 <ferror@plt+0x1f70>  // b.any
  403fcc:	nop
  403fd0:	tst	w24, #0xffffff80
  403fd4:	b.ne	404134 <ferror@plt+0x2134>  // b.any
  403fd8:	bl	401e30 <__ctype_b_loc@plt>
  403fdc:	ldr	x0, [x0]
  403fe0:	ldrh	w0, [x0, w24, sxtw #1]
  403fe4:	tbz	w0, #0, 404134 <ferror@plt+0x2134>
  403fe8:	ldr	x20, [x27, #240]
  403fec:	cmp	x20, x19
  403ff0:	cset	w0, ne  // ne = any
  403ff4:	orr	w25, w25, w0
  403ff8:	cbz	w25, 404154 <ferror@plt+0x2154>
  403ffc:	ldr	x0, [x27, #288]
  404000:	strb	wzr, [x19], #1
  404004:	sub	x19, x19, x20
  404008:	mov	w25, w19
  40400c:	cbz	x0, 4040e8 <ferror@plt+0x20e8>
  404010:	ldrb	w2, [x0]
  404014:	ldrb	w1, [x20]
  404018:	cmp	w2, w1
  40401c:	b.ne	4040e8 <ferror@plt+0x20e8>  // b.any
  404020:	mov	x1, x20
  404024:	bl	401e20 <strcmp@plt>
  404028:	cbnz	w0, 4040e8 <ferror@plt+0x20e8>
  40402c:	mov	w0, #0x1                   	// #1
  404030:	strb	w0, [x27, #280]
  404034:	cbnz	w23, 4040c4 <ferror@plt+0x20c4>
  404038:	ldp	x23, x24, [sp, #48]
  40403c:	mov	w0, w25
  404040:	ldp	x19, x20, [sp, #16]
  404044:	ldp	x21, x22, [sp, #32]
  404048:	ldp	x25, x26, [sp, #64]
  40404c:	ldp	x27, x28, [sp, #80]
  404050:	ldp	x29, x30, [sp], #96
  404054:	ret
  404058:	ldr	x0, [x27, #256]
  40405c:	bl	401d40 <getc@plt>
  404060:	mov	w20, w0
  404064:	cmn	w0, #0x1
  404068:	b.eq	404450 <ferror@plt+0x2450>  // b.none
  40406c:	mov	w25, #0x1                   	// #1
  404070:	mov	w24, w20
  404074:	cmp	w24, #0xa
  404078:	b.eq	404404 <ferror@plt+0x2404>  // b.none
  40407c:	cmp	w28, w24
  404080:	b.eq	404318 <ferror@plt+0x2318>  // b.none
  404084:	cbnz	w24, 404174 <ferror@plt+0x2174>
  404088:	ldr	w0, [x27, #296]
  40408c:	cbz	w0, 40439c <ferror@plt+0x239c>
  404090:	cmp	x21, x19
  404094:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  404098:	ldr	x0, [x27, #256]
  40409c:	strb	wzr, [x19], #1
  4040a0:	bl	401d40 <getc@plt>
  4040a4:	mov	w24, w0
  4040a8:	cmn	w0, #0x1
  4040ac:	b.ne	404074 <ferror@plt+0x2074>  // b.any
  4040b0:	ldr	x0, [x27, #240]
  4040b4:	mov	w1, #0x1                   	// #1
  4040b8:	strb	w1, [x27, #280]
  4040bc:	cmp	x0, x19
  4040c0:	b.ne	404464 <ferror@plt+0x2464>  // b.any
  4040c4:	ldp	x23, x24, [sp, #48]
  4040c8:	mov	w25, #0xffffffff            	// #-1
  4040cc:	mov	w0, w25
  4040d0:	ldp	x19, x20, [sp, #16]
  4040d4:	ldp	x21, x22, [sp, #32]
  4040d8:	ldp	x25, x26, [sp, #64]
  4040dc:	ldp	x27, x28, [sp, #80]
  4040e0:	ldp	x29, x30, [sp], #96
  4040e4:	ret
  4040e8:	ldr	x1, [x27, #200]
  4040ec:	add	x0, x27, #0x98
  4040f0:	cbnz	x1, 404038 <ferror@plt+0x2038>
  4040f4:	adrp	x4, 41f000 <ferror@plt+0x1d000>
  4040f8:	sxtw	x3, w19
  4040fc:	mov	x2, x20
  404100:	add	x1, x27, #0x20
  404104:	ldrb	w6, [x4, #676]
  404108:	mov	x5, #0x0                   	// #0
  40410c:	mov	x4, #0x0                   	// #0
  404110:	bl	4045f0 <ferror@plt+0x25f0>
  404114:	mov	w0, w25
  404118:	ldp	x19, x20, [sp, #16]
  40411c:	ldp	x21, x22, [sp, #32]
  404120:	ldp	x23, x24, [sp, #48]
  404124:	ldp	x25, x26, [sp, #64]
  404128:	ldp	x27, x28, [sp, #80]
  40412c:	ldp	x29, x30, [sp], #96
  404130:	ret
  404134:	ldr	x20, [x27, #240]
  404138:	ldr	x0, [x27, #272]
  40413c:	cmp	x20, x19
  404140:	add	x0, x0, #0x1
  404144:	str	x0, [x27, #272]
  404148:	cset	w0, ne  // ne = any
  40414c:	orr	w25, w25, w0
  404150:	cbnz	w25, 403ffc <ferror@plt+0x1ffc>
  404154:	ldr	x0, [x27, #256]
  404158:	bl	401d40 <getc@plt>
  40415c:	mov	w20, w0
  404160:	cmn	w0, #0x1
  404164:	b.eq	404380 <ferror@plt+0x2380>  // b.none
  404168:	mov	w28, w26
  40416c:	mov	w24, #0xa                   	// #10
  404170:	b	403f10 <ferror@plt+0x1f10>
  404174:	mov	w26, #0x2                   	// #2
  404178:	cmp	x21, x19
  40417c:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  404180:	strb	w24, [x19], #1
  404184:	b	403ef0 <ferror@plt+0x1ef0>
  404188:	ldr	x0, [x27, #256]
  40418c:	bl	401d40 <getc@plt>
  404190:	mov	w24, w0
  404194:	cmn	w0, #0x1
  404198:	b.eq	404380 <ferror@plt+0x2380>  // b.none
  40419c:	cbz	w0, 4041c8 <ferror@plt+0x21c8>
  4041a0:	cmp	x21, x19
  4041a4:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  4041a8:	strb	w0, [x19], #1
  4041ac:	ldr	x0, [x27, #256]
  4041b0:	bl	401d40 <getc@plt>
  4041b4:	mov	w28, w0
  4041b8:	cmn	w0, #0x1
  4041bc:	b.eq	4041f0 <ferror@plt+0x21f0>  // b.none
  4041c0:	mov	w25, #0x1                   	// #1
  4041c4:	b	403f68 <ferror@plt+0x1f68>
  4041c8:	ldr	w0, [x27, #296]
  4041cc:	cbz	w0, 404338 <ferror@plt+0x2338>
  4041d0:	cmp	x21, x19
  4041d4:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  4041d8:	ldr	x0, [x27, #256]
  4041dc:	strb	wzr, [x19], #1
  4041e0:	bl	401d40 <getc@plt>
  4041e4:	mov	w28, w0
  4041e8:	cmn	w0, #0x1
  4041ec:	b.ne	4041c0 <ferror@plt+0x21c0>  // b.any
  4041f0:	ldr	x20, [x27, #240]
  4041f4:	mov	w0, #0x1                   	// #1
  4041f8:	strb	w0, [x27, #280]
  4041fc:	cmp	x20, x19
  404200:	b.eq	4040c4 <ferror@plt+0x20c4>  // b.none
  404204:	strb	wzr, [x19], #1
  404208:	sub	w25, w19, w20
  40420c:	cbz	w23, 404234 <ferror@plt+0x2234>
  404210:	ldr	x0, [x27, #288]
  404214:	cbz	x0, 404234 <ferror@plt+0x2234>
  404218:	ldrb	w2, [x0]
  40421c:	ldrb	w1, [x20]
  404220:	cmp	w2, w1
  404224:	b.ne	404234 <ferror@plt+0x2234>  // b.any
  404228:	mov	x1, x20
  40422c:	bl	401e20 <strcmp@plt>
  404230:	cbz	w0, 4040c4 <ferror@plt+0x20c4>
  404234:	ldr	x1, [x27, #200]
  404238:	add	x0, x27, #0x98
  40423c:	cbnz	x1, 404038 <ferror@plt+0x2038>
  404240:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  404244:	mov	x2, x20
  404248:	add	x1, x27, #0x20
  40424c:	mov	x5, #0x0                   	// #0
  404250:	ldrb	w6, [x3, #676]
  404254:	mov	x4, #0x0                   	// #0
  404258:	sxtw	x3, w25
  40425c:	bl	4045f0 <ferror@plt+0x25f0>
  404260:	ldp	x23, x24, [sp, #48]
  404264:	b	40403c <ferror@plt+0x203c>
  404268:	tst	w28, #0xffffff80
  40426c:	b.ne	403f78 <ferror@plt+0x1f78>  // b.any
  404270:	bl	401e30 <__ctype_b_loc@plt>
  404274:	ldr	x0, [x0]
  404278:	ldrh	w0, [x0, w28, sxtw #1]
  40427c:	tbz	w0, #0, 403f78 <ferror@plt+0x1f78>
  404280:	ldr	x20, [x27, #240]
  404284:	strb	wzr, [x19], #1
  404288:	ldr	x0, [x27, #288]
  40428c:	sub	x19, x19, x20
  404290:	mov	w25, w19
  404294:	cbz	x0, 4042b4 <ferror@plt+0x22b4>
  404298:	ldrb	w2, [x0]
  40429c:	ldrb	w1, [x20]
  4042a0:	cmp	w2, w1
  4042a4:	b.ne	4042b4 <ferror@plt+0x22b4>  // b.any
  4042a8:	mov	x1, x20
  4042ac:	bl	401e20 <strcmp@plt>
  4042b0:	cbz	w0, 40402c <ferror@plt+0x202c>
  4042b4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4042b8:	sxtw	x3, w19
  4042bc:	mov	x2, x20
  4042c0:	add	x1, x27, #0x20
  4042c4:	ldrb	w6, [x0, #676]
  4042c8:	mov	x5, #0x0                   	// #0
  4042cc:	add	x0, x27, #0x98
  4042d0:	mov	x4, #0x0                   	// #0
  4042d4:	mov	w25, #0x1                   	// #1
  4042d8:	bl	4045f0 <ferror@plt+0x25f0>
  4042dc:	ldr	x0, [x27, #256]
  4042e0:	ldr	x19, [x27, #240]
  4042e4:	bl	401d40 <getc@plt>
  4042e8:	mov	w20, w0
  4042ec:	cmn	w0, #0x1
  4042f0:	b.eq	404494 <ferror@plt+0x2494>  // b.none
  4042f4:	mov	w24, w28
  4042f8:	mov	w23, #0x0                   	// #0
  4042fc:	mov	w28, w26
  404300:	b	403f10 <ferror@plt+0x1f10>
  404304:	mov	w24, w28
  404308:	mov	w25, #0x1                   	// #1
  40430c:	mov	w28, w26
  404310:	mov	w26, #0x0                   	// #0
  404314:	b	404178 <ferror@plt+0x2178>
  404318:	ldr	x0, [x27, #256]
  40431c:	mov	w25, #0x1                   	// #1
  404320:	bl	401d40 <getc@plt>
  404324:	cmn	w0, #0x1
  404328:	b.eq	404380 <ferror@plt+0x2380>  // b.none
  40432c:	mov	w26, w28
  404330:	mov	w28, w0
  404334:	b	403f68 <ferror@plt+0x1f68>
  404338:	mov	x1, x22
  40433c:	mov	w2, #0x5                   	// #5
  404340:	mov	x0, #0x0                   	// #0
  404344:	bl	401f40 <dcgettext@plt>
  404348:	mov	w1, #0x0                   	// #0
  40434c:	mov	x2, x0
  404350:	mov	w0, #0x0                   	// #0
  404354:	bl	401b60 <error@plt>
  404358:	mov	w0, #0x1                   	// #1
  40435c:	str	w0, [x27, #296]
  404360:	cmp	x21, x19
  404364:	b.ls	40446c <ferror@plt+0x246c>  // b.plast
  404368:	ldr	x0, [x27, #256]
  40436c:	strb	wzr, [x19], #1
  404370:	bl	401d40 <getc@plt>
  404374:	mov	w28, w0
  404378:	cmn	w0, #0x1
  40437c:	b.ne	4041c0 <ferror@plt+0x21c0>  // b.any
  404380:	ldr	x20, [x27, #240]
  404384:	mov	w0, #0x1                   	// #1
  404388:	strb	w0, [x27, #280]
  40438c:	cmp	x19, x20
  404390:	b.ne	404204 <ferror@plt+0x2204>  // b.any
  404394:	ldp	x23, x24, [sp, #48]
  404398:	b	4040c8 <ferror@plt+0x20c8>
  40439c:	mov	w26, #0x2                   	// #2
  4043a0:	mov	x1, x22
  4043a4:	mov	w2, #0x5                   	// #5
  4043a8:	mov	x0, #0x0                   	// #0
  4043ac:	bl	401f40 <dcgettext@plt>
  4043b0:	mov	w1, #0x0                   	// #0
  4043b4:	mov	x2, x0
  4043b8:	mov	w0, #0x0                   	// #0
  4043bc:	bl	401b60 <error@plt>
  4043c0:	mov	w0, #0x1                   	// #1
  4043c4:	mov	w24, #0x0                   	// #0
  4043c8:	str	w0, [x27, #296]
  4043cc:	b	404178 <ferror@plt+0x2178>
  4043d0:	mov	w28, w26
  4043d4:	mov	w25, #0x1                   	// #1
  4043d8:	mov	w26, #0x0                   	// #0
  4043dc:	b	4043a0 <ferror@plt+0x23a0>
  4043e0:	ldr	x20, [x27, #240]
  4043e4:	mov	w0, #0x1                   	// #1
  4043e8:	strb	w0, [x27, #280]
  4043ec:	cmp	x20, x19
  4043f0:	b.eq	4040c4 <ferror@plt+0x20c4>  // b.none
  4043f4:	strb	wzr, [x19], #1
  4043f8:	cmp	w26, #0x2
  4043fc:	sub	w25, w19, w20
  404400:	b.ne	40420c <ferror@plt+0x220c>  // b.any
  404404:	bl	403d18 <ferror@plt+0x1d18>
  404408:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40440c:	mov	w2, #0x5                   	// #5
  404410:	add	x1, x1, #0x410
  404414:	mov	x0, #0x0                   	// #0
  404418:	bl	401f40 <dcgettext@plt>
  40441c:	mov	x19, x0
  404420:	cmp	w28, #0x22
  404424:	b.eq	4044b4 <ferror@plt+0x24b4>  // b.none
  404428:	adrp	x1, 40b000 <ferror@plt+0x9000>
  40442c:	mov	w2, #0x5                   	// #5
  404430:	add	x1, x1, #0x470
  404434:	mov	x0, #0x0                   	// #0
  404438:	bl	401f40 <dcgettext@plt>
  40443c:	mov	x3, x0
  404440:	mov	x2, x19
  404444:	mov	w1, #0x0                   	// #0
  404448:	mov	w0, #0x1                   	// #1
  40444c:	bl	401b60 <error@plt>
  404450:	ldr	x0, [x27, #240]
  404454:	mov	w1, #0x1                   	// #1
  404458:	strb	w1, [x27, #280]
  40445c:	cmp	x19, x0
  404460:	b.eq	4040c4 <ferror@plt+0x20c4>  // b.none
  404464:	strb	wzr, [x19]
  404468:	b	404404 <ferror@plt+0x2404>
  40446c:	bl	403d18 <ferror@plt+0x1d18>
  404470:	mov	w2, #0x5                   	// #5
  404474:	adrp	x1, 40b000 <ferror@plt+0x9000>
  404478:	mov	x0, #0x0                   	// #0
  40447c:	add	x1, x1, #0x3f8
  404480:	bl	401f40 <dcgettext@plt>
  404484:	mov	x2, x0
  404488:	mov	w1, #0x0                   	// #0
  40448c:	mov	w0, #0x1                   	// #1
  404490:	bl	401b60 <error@plt>
  404494:	ldr	x20, [x27, #240]
  404498:	mov	w0, #0x1                   	// #1
  40449c:	strb	w0, [x27, #280]
  4044a0:	cmp	x19, x20
  4044a4:	b.eq	4040c4 <ferror@plt+0x20c4>  // b.none
  4044a8:	strb	wzr, [x19], #1
  4044ac:	sub	w25, w19, w20
  4044b0:	b	404234 <ferror@plt+0x2234>
  4044b4:	adrp	x1, 40b000 <ferror@plt+0x9000>
  4044b8:	mov	w2, #0x5                   	// #5
  4044bc:	add	x1, x1, #0x468
  4044c0:	mov	x0, #0x0                   	// #0
  4044c4:	bl	401f40 <dcgettext@plt>
  4044c8:	mov	x3, x0
  4044cc:	b	404440 <ferror@plt+0x2440>
  4044d0:	stp	x29, x30, [sp, #-32]!
  4044d4:	mov	x29, sp
  4044d8:	str	x19, [sp, #16]
  4044dc:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4044e0:	add	x19, x19, #0x358
  4044e4:	bl	401c50 <getpid@plt>
  4044e8:	ldr	w1, [x19, #300]
  4044ec:	cmp	w0, w1
  4044f0:	b.ne	404534 <ferror@plt+0x2534>  // b.any
  4044f4:	ldrb	w0, [x19, #304]
  4044f8:	cbz	w0, 404508 <ferror@plt+0x2508>
  4044fc:	ldr	x19, [sp, #16]
  404500:	ldp	x29, x30, [sp], #32
  404504:	ret
  404508:	mov	w0, #0x1                   	// #1
  40450c:	mov	w1, #0x0                   	// #0
  404510:	strb	w0, [x19, #304]
  404514:	bl	402e60 <ferror@plt+0xe60>
  404518:	ldr	w1, [x19, #308]
  40451c:	ldr	w0, [x19, #112]
  404520:	strb	wzr, [x19, #304]
  404524:	cmp	w1, w0
  404528:	b.eq	4044fc <ferror@plt+0x24fc>  // b.none
  40452c:	ldr	w0, [x19, #112]
  404530:	bl	401b10 <_exit@plt>
  404534:	adrp	x3, 40b000 <ferror@plt+0x9000>
  404538:	add	x3, x3, #0xd88
  40453c:	adrp	x1, 40a000 <ferror@plt+0x8000>
  404540:	adrp	x0, 40b000 <ferror@plt+0x9000>
  404544:	add	x3, x3, #0x10
  404548:	add	x1, x1, #0x608
  40454c:	add	x0, x0, #0x508
  404550:	mov	w2, #0x616                 	// #1558
  404554:	bl	401fa0 <__assert_fail@plt>
  404558:	mov	w0, #0x0                   	// #0
  40455c:	ret
  404560:	stp	x29, x30, [sp, #-48]!
  404564:	mov	x29, sp
  404568:	stp	x19, x20, [sp, #16]
  40456c:	mov	x19, x1
  404570:	mov	x20, x0
  404574:	bl	401fc0 <getenv@plt>
  404578:	cbz	x0, 4045ac <ferror@plt+0x25ac>
  40457c:	add	x3, sp, #0x28
  404580:	add	x1, sp, #0x20
  404584:	mov	x4, #0x0                   	// #0
  404588:	mov	w2, #0xa                   	// #10
  40458c:	bl	409680 <ferror@plt+0x7680>
  404590:	cbnz	w0, 4045bc <ferror@plt+0x25bc>
  404594:	ldr	x0, [sp, #40]
  404598:	cmp	x0, x19
  40459c:	cset	w0, cc  // cc = lo, ul, last
  4045a0:	ldp	x19, x20, [sp, #16]
  4045a4:	ldp	x29, x30, [sp], #48
  4045a8:	ret
  4045ac:	mov	w0, #0x0                   	// #0
  4045b0:	ldp	x19, x20, [sp, #16]
  4045b4:	ldp	x29, x30, [sp], #48
  4045b8:	ret
  4045bc:	bl	401fb0 <__errno_location@plt>
  4045c0:	mov	x3, x0
  4045c4:	mov	w2, #0x5                   	// #5
  4045c8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	add	x1, x1, #0x18
  4045d4:	ldr	w19, [x3]
  4045d8:	bl	401f40 <dcgettext@plt>
  4045dc:	mov	x3, x20
  4045e0:	mov	x2, x0
  4045e4:	mov	w1, w19
  4045e8:	mov	w0, #0x1                   	// #1
  4045ec:	bl	401b60 <error@plt>
  4045f0:	stp	x29, x30, [sp, #-80]!
  4045f4:	mov	x29, sp
  4045f8:	stp	x19, x20, [sp, #16]
  4045fc:	stp	x21, x22, [sp, #32]
  404600:	stp	x23, x24, [sp, #48]
  404604:	stp	x25, x26, [sp, #64]
  404608:	cbz	x2, 404838 <ferror@plt+0x2838>
  40460c:	adrp	x26, 40c000 <ferror@plt+0xa000>
  404610:	add	x26, x26, #0x78
  404614:	mov	x20, x0
  404618:	mov	x19, x1
  40461c:	mov	x21, x2
  404620:	mov	x23, x3
  404624:	mov	x25, x4
  404628:	mov	x24, x5
  40462c:	mov	w22, w6
  404630:	cmp	x2, x26
  404634:	b.eq	4046c4 <ferror@plt+0x26c4>  // b.none
  404638:	ldr	x2, [x1, #32]
  40463c:	add	x0, x3, x5
  404640:	ldr	x1, [x20, #24]
  404644:	add	x0, x0, x2
  404648:	cmp	x0, x1
  40464c:	b.ls	4047d4 <ferror@plt+0x27d4>  // b.plast
  404650:	cbnz	w6, 404858 <ferror@plt+0x2858>
  404654:	ldr	x1, [x19]
  404658:	ldr	x0, [x20, #56]
  40465c:	cmp	x1, x0
  404660:	b.eq	404858 <ferror@plt+0x2858>  // b.none
  404664:	ldr	x0, [x20, #48]
  404668:	cbnz	x0, 40487c <ferror@plt+0x287c>
  40466c:	ldr	w0, [x20]
  404670:	cbz	w0, 404684 <ferror@plt+0x2684>
  404674:	ldr	x0, [x20, #72]
  404678:	cbnz	x0, 40487c <ferror@plt+0x287c>
  40467c:	ldr	x0, [x20, #80]
  404680:	cbnz	x0, 40487c <ferror@plt+0x287c>
  404684:	mov	x1, x19
  404688:	mov	x0, x20
  40468c:	bl	404a28 <ferror@plt+0x2a28>
  404690:	ldr	x3, [x19]
  404694:	ldr	x0, [x20, #80]
  404698:	cbz	x0, 4046ac <ferror@plt+0x26ac>
  40469c:	ldr	x1, [x20, #56]
  4046a0:	sub	x1, x3, x1
  4046a4:	cmp	x0, x1
  4046a8:	b.eq	4046b8 <ferror@plt+0x26b8>  // b.none
  4046ac:	ldr	x0, [x20, #32]
  4046b0:	cmp	x0, x3
  4046b4:	b.ne	4046c8 <ferror@plt+0x26c8>  // b.any
  4046b8:	mov	x1, x19
  4046bc:	mov	x0, x20
  4046c0:	bl	404a28 <ferror@plt+0x2a28>
  4046c4:	cbnz	w22, 4046d0 <ferror@plt+0x26d0>
  4046c8:	mov	w0, #0x1                   	// #1
  4046cc:	str	w0, [x19, #56]
  4046d0:	ldp	x2, x0, [x19]
  4046d4:	ldr	x1, [x19, #16]
  4046d8:	cmp	x2, x1
  4046dc:	b.cs	40479c <ferror@plt+0x279c>  // b.hs, b.nlast
  4046e0:	cmp	x21, x26
  4046e4:	add	x1, x2, #0x1
  4046e8:	add	x4, x0, x2, lsl #3
  4046ec:	b.eq	4047c8 <ferror@plt+0x27c8>  // b.none
  4046f0:	ldr	x2, [x19, #32]
  4046f4:	str	x1, [x19]
  4046f8:	ldr	x0, [x19, #24]
  4046fc:	add	x0, x0, x2
  404700:	str	x0, [x4]
  404704:	cbz	x25, 404724 <ferror@plt+0x2724>
  404708:	ldr	x0, [x19, #24]
  40470c:	mov	x1, x25
  404710:	add	x0, x0, x2
  404714:	bl	401ec0 <strcpy@plt>
  404718:	ldr	x2, [x19, #32]
  40471c:	add	x2, x24, x2
  404720:	str	x2, [x19, #32]
  404724:	ldr	x0, [x19, #24]
  404728:	mov	x1, x21
  40472c:	add	x0, x0, x2
  404730:	bl	401ec0 <strcpy@plt>
  404734:	ldr	x3, [x19, #32]
  404738:	ldr	x0, [x19]
  40473c:	add	x23, x23, x3
  404740:	str	x23, [x19, #32]
  404744:	cbnz	w22, 404800 <ferror@plt+0x2800>
  404748:	ldr	x1, [x20, #80]
  40474c:	cbz	x1, 404760 <ferror@plt+0x2760>
  404750:	ldr	x2, [x20, #56]
  404754:	sub	x2, x0, x2
  404758:	cmp	x1, x2
  40475c:	b.eq	40476c <ferror@plt+0x276c>  // b.none
  404760:	ldr	x1, [x20, #32]
  404764:	cmp	x0, x1
  404768:	b.ne	404784 <ferror@plt+0x2784>  // b.any
  40476c:	mov	x0, x20
  404770:	mov	x1, x19
  404774:	bl	404a28 <ferror@plt+0x2a28>
  404778:	cbz	w22, 404784 <ferror@plt+0x2784>
  40477c:	ldr	x23, [x19, #32]
  404780:	str	x23, [x19, #40]
  404784:	ldp	x19, x20, [sp, #16]
  404788:	ldp	x21, x22, [sp, #32]
  40478c:	ldp	x23, x24, [sp, #48]
  404790:	ldp	x25, x26, [sp, #64]
  404794:	ldp	x29, x30, [sp], #80
  404798:	ret
  40479c:	cbz	x0, 40481c <ferror@plt+0x281c>
  4047a0:	lsl	x2, x1, #1
  4047a4:	str	x2, [x19, #16]
  4047a8:	lsl	x1, x1, #4
  4047ac:	bl	409438 <ferror@plt+0x7438>
  4047b0:	str	x0, [x19, #8]
  4047b4:	ldr	x2, [x19]
  4047b8:	cmp	x21, x26
  4047bc:	add	x1, x2, #0x1
  4047c0:	add	x4, x0, x2, lsl #3
  4047c4:	b.ne	4046f0 <ferror@plt+0x26f0>  // b.any
  4047c8:	str	x1, [x19]
  4047cc:	str	xzr, [x0, x2, lsl #3]
  4047d0:	b	404778 <ferror@plt+0x2778>
  4047d4:	ldr	x3, [x19]
  4047d8:	cbz	w6, 404694 <ferror@plt+0x2694>
  4047dc:	ldr	x0, [x20, #32]
  4047e0:	cmp	x3, x0
  4047e4:	b.eq	4046b8 <ferror@plt+0x26b8>  // b.none
  4047e8:	ldp	x0, x1, [x19, #8]
  4047ec:	cmp	x3, x1
  4047f0:	b.cs	40479c <ferror@plt+0x279c>  // b.hs, b.nlast
  4047f4:	add	x4, x0, x3, lsl #3
  4047f8:	add	x1, x3, #0x1
  4047fc:	b	4046f4 <ferror@plt+0x26f4>
  404800:	ldr	x1, [x20, #32]
  404804:	cmp	x0, x1
  404808:	b.ne	404780 <ferror@plt+0x2780>  // b.any
  40480c:	mov	x0, x20
  404810:	mov	x1, x19
  404814:	bl	404a28 <ferror@plt+0x2a28>
  404818:	b	404778 <ferror@plt+0x2778>
  40481c:	mov	x0, #0x40                  	// #64
  404820:	str	x0, [x19, #16]
  404824:	mov	x0, #0x200                 	// #512
  404828:	bl	4093d8 <ferror@plt+0x73d8>
  40482c:	str	x0, [x19, #8]
  404830:	ldr	x2, [x19]
  404834:	b	4046e0 <ferror@plt+0x26e0>
  404838:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40483c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404840:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404844:	add	x3, x3, #0x228
  404848:	add	x1, x1, #0x58
  40484c:	add	x0, x0, #0x68
  404850:	mov	w2, #0x155                 	// #341
  404854:	bl	401fa0 <__assert_fail@plt>
  404858:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40485c:	add	x1, x1, #0x88
  404860:	mov	w2, #0x5                   	// #5
  404864:	mov	x0, #0x0                   	// #0
  404868:	bl	401f40 <dcgettext@plt>
  40486c:	mov	w1, #0x0                   	// #0
  404870:	mov	x2, x0
  404874:	mov	w0, #0x1                   	// #1
  404878:	bl	401b60 <error@plt>
  40487c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404880:	mov	w2, #0x5                   	// #5
  404884:	add	x1, x1, #0xc8
  404888:	b	404864 <ferror@plt+0x2864>
  40488c:	nop
  404890:	stp	x29, x30, [sp, #-144]!
  404894:	mov	x29, sp
  404898:	stp	x21, x22, [sp, #32]
  40489c:	adrp	x22, 41f000 <ferror@plt+0x1d000>
  4048a0:	mov	x21, x0
  4048a4:	ldr	x8, [x22, #1168]
  4048a8:	stp	x8, x1, [sp, #120]
  4048ac:	ldr	w1, [sp, #144]
  4048b0:	ldr	x0, [x0, #24]
  4048b4:	stp	x19, x20, [sp, #16]
  4048b8:	mov	x20, x3
  4048bc:	stp	x23, x24, [sp, #48]
  4048c0:	sub	x19, x0, #0x1
  4048c4:	mov	x23, x4
  4048c8:	stp	x25, x26, [sp, #64]
  4048cc:	mov	x26, x2
  4048d0:	mov	x25, x6
  4048d4:	stp	x27, x28, [sp, #80]
  4048d8:	stp	x7, x5, [sp, #104]
  4048dc:	str	w1, [sp, #140]
  4048e0:	cbz	x8, 404a14 <ferror@plt+0x2a14>
  4048e4:	ldp	x0, x1, [sp, #104]
  4048e8:	ldr	x28, [sp, #120]
  4048ec:	add	x22, x0, x1
  4048f0:	b	404968 <ferror@plt+0x2968>
  4048f4:	sub	x24, x0, x26
  4048f8:	cmp	x19, x24
  4048fc:	b.ls	4049e8 <ferror@plt+0x29e8>  // b.plast
  404900:	mov	x0, x28
  404904:	mov	x1, x26
  404908:	sub	x19, x19, x24
  40490c:	mov	x2, x24
  404910:	bl	401f70 <strncpy@plt>
  404914:	add	x28, x28, x24
  404918:	cmp	x22, x19
  40491c:	b.cs	4049e4 <ferror@plt+0x29e4>  // b.hs, b.nlast
  404920:	sub	x19, x19, x22
  404924:	cbz	x23, 40493c <ferror@plt+0x293c>
  404928:	ldr	x1, [sp, #112]
  40492c:	mov	x0, x28
  404930:	add	x28, x28, x1
  404934:	mov	x1, x23
  404938:	bl	401ec0 <strcpy@plt>
  40493c:	mov	x0, x28
  404940:	mov	x1, x25
  404944:	bl	401ec0 <strcpy@plt>
  404948:	ldr	x8, [x21, #40]
  40494c:	ldr	x0, [sp, #104]
  404950:	add	x26, x27, x8
  404954:	sub	x20, x20, x8
  404958:	add	x28, x28, x0
  40495c:	sub	x20, x20, x24
  404960:	ldrb	w0, [x26]
  404964:	cbz	w0, 4049ac <ferror@plt+0x29ac>
  404968:	ldr	x1, [x21, #48]
  40496c:	mov	x0, x26
  404970:	bl	406648 <ferror@plt+0x4648>
  404974:	mov	x27, x0
  404978:	cbnz	x0, 4048f4 <ferror@plt+0x28f4>
  40497c:	cmp	x20, x19
  404980:	b.cs	4049e8 <ferror@plt+0x29e8>  // b.hs, b.nlast
  404984:	mov	x1, x26
  404988:	add	x26, x26, x20
  40498c:	mov	x0, x28
  404990:	mov	x2, x20
  404994:	bl	401f70 <strncpy@plt>
  404998:	sub	x19, x19, x20
  40499c:	ldrb	w0, [x26]
  4049a0:	add	x28, x28, x20
  4049a4:	mov	x20, #0x0                   	// #0
  4049a8:	cbnz	w0, 404968 <ferror@plt+0x2968>
  4049ac:	ldp	x2, x1, [sp, #120]
  4049b0:	strb	wzr, [x28], #1
  4049b4:	ldr	w6, [sp, #140]
  4049b8:	mov	x0, x21
  4049bc:	ldp	x19, x20, [sp, #16]
  4049c0:	mov	x5, #0x0                   	// #0
  4049c4:	ldp	x21, x22, [sp, #32]
  4049c8:	sub	x3, x28, x2
  4049cc:	ldp	x23, x24, [sp, #48]
  4049d0:	mov	x4, #0x0                   	// #0
  4049d4:	ldp	x25, x26, [sp, #64]
  4049d8:	ldp	x27, x28, [sp, #80]
  4049dc:	ldp	x29, x30, [sp], #144
  4049e0:	b	4045f0 <ferror@plt+0x25f0>
  4049e4:	mov	x26, x27
  4049e8:	ldrb	w0, [x26]
  4049ec:	cbz	w0, 4049ac <ferror@plt+0x29ac>
  4049f0:	mov	w2, #0x5                   	// #5
  4049f4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4049f8:	mov	x0, #0x0                   	// #0
  4049fc:	add	x1, x1, #0xe0
  404a00:	bl	401f40 <dcgettext@plt>
  404a04:	mov	x2, x0
  404a08:	mov	w1, #0x0                   	// #0
  404a0c:	mov	w0, #0x1                   	// #1
  404a10:	bl	401b60 <error@plt>
  404a14:	add	x0, x0, #0x1
  404a18:	bl	4093d8 <ferror@plt+0x73d8>
  404a1c:	str	x0, [x22, #1168]
  404a20:	str	x0, [sp, #120]
  404a24:	b	4048e4 <ferror@plt+0x28e4>
  404a28:	stp	x29, x30, [sp, #-96]!
  404a2c:	adrp	x2, 40c000 <ferror@plt+0xa000>
  404a30:	mov	w6, #0x0                   	// #0
  404a34:	mov	x29, sp
  404a38:	stp	x21, x22, [sp, #32]
  404a3c:	mov	x22, x1
  404a40:	add	x2, x2, #0x78
  404a44:	mov	x5, #0x0                   	// #0
  404a48:	mov	x4, #0x0                   	// #0
  404a4c:	mov	x3, #0x0                   	// #0
  404a50:	stp	x19, x20, [sp, #16]
  404a54:	stp	x23, x24, [sp, #48]
  404a58:	stp	x25, x26, [sp, #64]
  404a5c:	mov	x25, x0
  404a60:	str	x27, [sp, #80]
  404a64:	bl	4045f0 <ferror@plt+0x25f0>
  404a68:	ldr	x0, [x22]
  404a6c:	cbz	x0, 404cec <ferror@plt+0x2cec>
  404a70:	ldr	x1, [x22, #8]
  404a74:	add	x1, x1, x0, lsl #3
  404a78:	ldur	x1, [x1, #-8]
  404a7c:	cbnz	x1, 404cc8 <ferror@plt+0x2cc8>
  404a80:	add	x0, x0, #0x1
  404a84:	mov	x26, #0x0                   	// #0
  404a88:	mov	x24, #0x1                   	// #1
  404a8c:	lsl	x0, x0, #3
  404a90:	bl	4093d8 <ferror@plt+0x73d8>
  404a94:	ldr	x4, [x22]
  404a98:	mov	x27, x0
  404a9c:	ldr	x21, [x25, #56]
  404aa0:	sub	x23, x0, #0x8
  404aa4:	mov	x20, x4
  404aa8:	cbz	x21, 404c74 <ferror@plt+0x2c74>
  404aac:	ldr	x3, [x22, #8]
  404ab0:	lsl	x2, x21, #3
  404ab4:	mov	x1, #0x0                   	// #0
  404ab8:	ldr	x0, [x3, x1]
  404abc:	str	x0, [x27, x1]
  404ac0:	add	x1, x1, #0x8
  404ac4:	cmp	x2, x1
  404ac8:	b.ne	404ab8 <ferror@plt+0x2ab8>  // b.any
  404acc:	add	x6, x26, x21
  404ad0:	mov	x2, x21
  404ad4:	cmp	x20, x2
  404ad8:	mov	x19, x2
  404adc:	ccmp	x6, x4, #0x2, hi  // hi = pmore
  404ae0:	b.cs	404b28 <ferror@plt+0x2b28>  // b.hs, b.nlast
  404ae4:	neg	x1, x2, lsl #3
  404ae8:	mov	x19, x2
  404aec:	ldr	x5, [x22, #8]
  404af0:	add	x1, x1, x6, lsl #3
  404af4:	sub	x1, x1, #0x8
  404af8:	add	x1, x5, x1
  404afc:	nop
  404b00:	add	x19, x19, #0x1
  404b04:	add	x5, x6, x19
  404b08:	sub	x5, x5, x2
  404b0c:	ldr	x0, [x1, x19, lsl #3]
  404b10:	str	x0, [x23, x19, lsl #3]
  404b14:	cmp	x5, x4
  404b18:	ccmp	x20, x19, #0x0, cc  // cc = lo, ul, last
  404b1c:	b.hi	404b00 <ferror@plt+0x2b00>  // b.pmore
  404b20:	cmp	x19, x21
  404b24:	b.cc	404c80 <ferror@plt+0x2c80>  // b.lo, b.ul, b.last
  404b28:	ldr	x1, [x22, #48]
  404b2c:	str	xzr, [x27, x19, lsl #3]
  404b30:	ldr	x4, [x25, #64]
  404b34:	mov	x3, x27
  404b38:	mov	w2, w19
  404b3c:	mov	x0, x25
  404b40:	blr	x4
  404b44:	cbnz	w0, 404c04 <ferror@plt+0x2c04>
  404b48:	ldr	x1, [x25, #56]
  404b4c:	add	x2, x1, #0x1
  404b50:	cmp	x2, x20
  404b54:	b.cs	404ca4 <ferror@plt+0x2ca4>  // b.hs, b.nlast
  404b58:	ldr	x0, [x22, #72]
  404b5c:	mov	x21, x1
  404b60:	cmp	x0, #0x0
  404b64:	ccmp	x20, x0, #0x0, ne  // ne = any
  404b68:	b.cs	404b74 <ferror@plt+0x2b74>  // b.hs, b.nlast
  404b6c:	str	x20, [x22, #72]
  404b70:	ldr	x21, [x25, #56]
  404b74:	ldr	x0, [x22, #64]
  404b78:	cbz	x0, 404bfc <ferror@plt+0x2bfc>
  404b7c:	ldr	x3, [x22, #72]
  404b80:	cmp	x0, x3
  404b84:	b.cs	404bfc <ferror@plt+0x2bfc>  // b.hs, b.nlast
  404b88:	sub	x3, x3, x0
  404b8c:	sub	x0, x20, #0x1
  404b90:	cmp	x3, #0x1
  404b94:	sub	x20, x20, x3, lsr #1
  404b98:	csel	x20, x0, x20, eq  // eq = none
  404b9c:	cbz	x1, 404ba8 <ferror@plt+0x2ba8>
  404ba0:	cmp	x20, x2
  404ba4:	csel	x20, x20, x2, cs  // cs = hs, nlast
  404ba8:	cmp	x20, #0x0
  404bac:	csel	x20, x20, x24, ne  // ne = any
  404bb0:	ldr	x4, [x22]
  404bb4:	add	x1, x26, #0x1
  404bb8:	sub	x0, x4, x21
  404bbc:	cmp	x1, x0
  404bc0:	b.cc	404aa8 <ferror@plt+0x2aa8>  // b.lo, b.ul, b.last
  404bc4:	mov	x0, x27
  404bc8:	bl	401e60 <free@plt>
  404bcc:	ldr	x1, [x22, #40]
  404bd0:	mov	x0, #0xffffffff00000000    	// #-4294967296
  404bd4:	ldp	x19, x20, [sp, #16]
  404bd8:	ldp	x23, x24, [sp, #48]
  404bdc:	ldp	x25, x26, [sp, #64]
  404be0:	ldr	x27, [sp, #80]
  404be4:	str	x21, [x22]
  404be8:	str	x1, [x22, #32]
  404bec:	str	x0, [x22, #56]
  404bf0:	ldp	x21, x22, [sp, #32]
  404bf4:	ldp	x29, x30, [sp], #96
  404bf8:	ret
  404bfc:	lsr	x20, x20, #1
  404c00:	b	404b9c <ferror@plt+0x2b9c>
  404c04:	ldr	x0, [x25, #56]
  404c08:	ldr	x1, [x22, #64]
  404c0c:	mov	x21, x0
  404c10:	cmp	x20, x1
  404c14:	b.ls	404c24 <ferror@plt+0x2c24>  // b.plast
  404c18:	str	x20, [x22, #64]
  404c1c:	mov	x1, x20
  404c20:	ldr	x21, [x25, #56]
  404c24:	cbz	x1, 404c68 <ferror@plt+0x2c68>
  404c28:	ldr	x2, [x22, #72]
  404c2c:	cmp	x2, x1
  404c30:	b.ls	404c68 <ferror@plt+0x2c68>  // b.plast
  404c34:	sub	x1, x2, x1
  404c38:	cmp	x1, #0x1
  404c3c:	add	x1, x20, x1, lsr #1
  404c40:	csinc	x20, x1, x20, ne  // ne = any
  404c44:	cbz	x0, 404c54 <ferror@plt+0x2c54>
  404c48:	add	x0, x0, #0x1
  404c4c:	cmp	x20, x0
  404c50:	csel	x20, x20, x0, cs  // cs = hs, nlast
  404c54:	cmp	x20, #0x0
  404c58:	add	x26, x26, x19
  404c5c:	csel	x20, x20, x24, ne  // ne = any
  404c60:	sub	x26, x26, x21
  404c64:	b	404bb0 <ferror@plt+0x2bb0>
  404c68:	cmn	x20, #0x1
  404c6c:	cinc	x20, x20, ne  // ne = any
  404c70:	b	404c44 <ferror@plt+0x2c44>
  404c74:	mov	x6, x26
  404c78:	mov	x2, #0x0                   	// #0
  404c7c:	b	404ad4 <ferror@plt+0x2ad4>
  404c80:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404c84:	add	x3, x3, #0x228
  404c88:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404c8c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404c90:	add	x3, x3, #0x20
  404c94:	add	x1, x1, #0x58
  404c98:	add	x0, x0, #0x140
  404c9c:	mov	w2, #0xf2                  	// #242
  404ca0:	bl	401fa0 <__assert_fail@plt>
  404ca4:	mov	w2, #0x5                   	// #5
  404ca8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404cac:	mov	x0, #0x0                   	// #0
  404cb0:	add	x1, x1, #0x160
  404cb4:	bl	401f40 <dcgettext@plt>
  404cb8:	mov	x2, x0
  404cbc:	mov	w1, #0x0                   	// #0
  404cc0:	mov	w0, #0x1                   	// #1
  404cc4:	bl	401b60 <error@plt>
  404cc8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404ccc:	add	x3, x3, #0x228
  404cd0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404cd4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404cd8:	add	x3, x3, #0x10
  404cdc:	add	x1, x1, #0x58
  404ce0:	add	x0, x0, #0x110
  404ce4:	mov	w2, #0x106                 	// #262
  404ce8:	bl	401fa0 <__assert_fail@plt>
  404cec:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404cf0:	add	x3, x3, #0x228
  404cf4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404cf8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404cfc:	add	x3, x3, #0x10
  404d00:	add	x1, x1, #0x58
  404d04:	add	x0, x0, #0xf8
  404d08:	mov	w2, #0x105                 	// #261
  404d0c:	bl	401fa0 <__assert_fail@plt>
  404d10:	stp	x29, x30, [sp, #-16]!
  404d14:	mov	w0, #0x0                   	// #0
  404d18:	mov	x29, sp
  404d1c:	bl	401f30 <sysconf@plt>
  404d20:	cmp	x0, #0x0
  404d24:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  404d28:	csel	x0, x0, x1, gt
  404d2c:	ldp	x29, x30, [sp], #16
  404d30:	ret
  404d34:	nop
  404d38:	stp	x29, x30, [sp, #-32]!
  404d3c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  404d40:	mov	x29, sp
  404d44:	stp	x19, x20, [sp, #16]
  404d48:	mov	x20, #0x0                   	// #0
  404d4c:	ldr	x19, [x0, #832]
  404d50:	ldr	x0, [x19]
  404d54:	cbz	x0, 404d70 <ferror@plt+0x2d70>
  404d58:	bl	401b30 <strlen@plt>
  404d5c:	mov	x1, x0
  404d60:	ldr	x0, [x19, #8]!
  404d64:	add	x1, x1, #0x1
  404d68:	add	x20, x20, x1
  404d6c:	cbnz	x0, 404d58 <ferror@plt+0x2d58>
  404d70:	mov	x0, x20
  404d74:	ldp	x19, x20, [sp, #16]
  404d78:	ldp	x29, x30, [sp], #32
  404d7c:	ret
  404d80:	stp	x29, x30, [sp, #-48]!
  404d84:	mov	x29, sp
  404d88:	stp	x19, x20, [sp, #16]
  404d8c:	mov	x19, x0
  404d90:	str	x21, [sp, #32]
  404d94:	mov	x21, x1
  404d98:	bl	404d38 <ferror@plt+0x2d38>
  404d9c:	mov	x20, x0
  404da0:	mov	x1, #0x1000                	// #4096
  404da4:	str	x1, [x19, #16]
  404da8:	mov	w0, #0x0                   	// #0
  404dac:	bl	401f30 <sysconf@plt>
  404db0:	mov	x2, x0
  404db4:	cmp	x2, #0x0
  404db8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404dbc:	csel	x2, x2, x0, gt
  404dc0:	str	wzr, [x19]
  404dc4:	str	x2, [x19, #8]
  404dc8:	cmp	x20, x2
  404dcc:	b.hi	404e20 <ferror@plt+0x2e20>  // b.pmore
  404dd0:	add	x20, x20, x21
  404dd4:	cmp	x20, x2
  404dd8:	b.cs	404e34 <ferror@plt+0x2e34>  // b.hs, b.nlast
  404ddc:	sub	x2, x2, x20
  404de0:	str	x2, [x19, #8]
  404de4:	lsr	x0, x2, #3
  404de8:	sub	x0, x0, #0x2
  404dec:	str	x0, [x19, #32]
  404df0:	cbz	x0, 404e48 <ferror@plt+0x2e48>
  404df4:	adrp	x1, 404000 <ferror@plt+0x2000>
  404df8:	add	x1, x1, #0x558
  404dfc:	str	x2, [x19, #24]
  404e00:	mov	w0, #0x0                   	// #0
  404e04:	stp	xzr, xzr, [x19, #40]
  404e08:	stp	xzr, x1, [x19, #56]
  404e0c:	stp	xzr, xzr, [x19, #72]
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldr	x21, [sp, #32]
  404e18:	ldp	x29, x30, [sp], #48
  404e1c:	ret
  404e20:	mov	w0, #0x1                   	// #1
  404e24:	ldp	x19, x20, [sp, #16]
  404e28:	ldr	x21, [sp, #32]
  404e2c:	ldp	x29, x30, [sp], #48
  404e30:	ret
  404e34:	mov	w0, #0x2                   	// #2
  404e38:	ldp	x19, x20, [sp, #16]
  404e3c:	ldr	x21, [sp, #32]
  404e40:	ldp	x29, x30, [sp], #48
  404e44:	ret
  404e48:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404e4c:	add	x3, x3, #0x228
  404e50:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404e54:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404e58:	add	x3, x3, #0x30
  404e5c:	add	x1, x1, #0x58
  404e60:	add	x0, x0, #0x198
  404e64:	mov	w2, #0x206                 	// #518
  404e68:	bl	401fa0 <__assert_fail@plt>
  404e6c:	nop
  404e70:	ldr	x1, [x0, #8]
  404e74:	mov	x2, #0x1ffff               	// #131071
  404e78:	cmp	x1, x2
  404e7c:	b.ls	404e90 <ferror@plt+0x2e90>  // b.plast
  404e80:	ldr	x1, [x0, #16]
  404e84:	mov	x2, #0x20000               	// #131072
  404e88:	cmp	x1, x2
  404e8c:	csel	x1, x1, x2, hi  // hi = pmore
  404e90:	str	x1, [x0, #24]
  404e94:	ret
  404e98:	stp	x29, x30, [sp, #-32]!
  404e9c:	mov	x29, sp
  404ea0:	stp	x19, x20, [sp, #16]
  404ea4:	mov	x19, x1
  404ea8:	mov	x1, #0x7ffffffffffff800    	// #9223372036854773760
  404eac:	ldr	x0, [x0, #24]
  404eb0:	stp	xzr, xzr, [x19]
  404eb4:	str	xzr, [x19, #16]
  404eb8:	cmp	x0, x1
  404ebc:	str	xzr, [x19, #32]
  404ec0:	stp	xzr, xzr, [x19, #64]
  404ec4:	b.cs	404ef0 <ferror@plt+0x2ef0>  // b.hs, b.nlast
  404ec8:	mov	x20, x2
  404ecc:	add	x0, x0, #0x1
  404ed0:	bl	4093d8 <ferror@plt+0x73d8>
  404ed4:	stp	x0, xzr, [x19, #24]
  404ed8:	mov	x1, #0xffffffff00000000    	// #-4294967296
  404edc:	stp	xzr, x20, [x19, #40]
  404ee0:	str	x1, [x19, #56]
  404ee4:	ldp	x19, x20, [sp, #16]
  404ee8:	ldp	x29, x30, [sp], #32
  404eec:	ret
  404ef0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  404ef4:	add	x3, x3, #0x228
  404ef8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  404efc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404f00:	add	x3, x3, #0x48
  404f04:	add	x1, x1, #0x58
  404f08:	add	x0, x0, #0x1b0
  404f0c:	mov	w2, #0x23c                 	// #572
  404f10:	bl	401fa0 <__assert_fail@plt>
  404f14:	nop
  404f18:	ldr	x0, [x0, #56]
  404f1c:	str	x0, [x1]
  404f20:	ldr	x0, [x1, #40]
  404f24:	mov	x2, #0xffffffff00000000    	// #-4294967296
  404f28:	str	x0, [x1, #32]
  404f2c:	str	x2, [x1, #56]
  404f30:	ret
  404f34:	nop
  404f38:	stp	x29, x30, [sp, #-48]!
  404f3c:	mov	x29, sp
  404f40:	str	x21, [sp, #32]
  404f44:	mov	x21, x0
  404f48:	ldr	x0, [x0]
  404f4c:	stp	x19, x20, [sp, #16]
  404f50:	mov	x19, #0x0                   	// #0
  404f54:	mov	x20, #0x0                   	// #0
  404f58:	cbz	x0, 404f74 <ferror@plt+0x2f74>
  404f5c:	nop
  404f60:	add	x19, x19, #0x1
  404f64:	bl	401b30 <strlen@plt>
  404f68:	add	x20, x20, x0
  404f6c:	ldr	x0, [x21, x19, lsl #3]
  404f70:	cbnz	x0, 404f60 <ferror@plt+0x2f60>
  404f74:	mov	x1, x19
  404f78:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404f7c:	add	x0, x0, #0x1d8
  404f80:	bl	404560 <ferror@plt+0x2560>
  404f84:	mov	w1, #0x1                   	// #1
  404f88:	cbz	w0, 404fa0 <ferror@plt+0x2fa0>
  404f8c:	mov	w0, w1
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldr	x21, [sp, #32]
  404f98:	ldp	x29, x30, [sp], #48
  404f9c:	ret
  404fa0:	mov	x1, x20
  404fa4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  404fa8:	add	x0, x0, #0x200
  404fac:	bl	404560 <ferror@plt+0x2560>
  404fb0:	cmp	w0, #0x0
  404fb4:	cset	w1, ne  // ne = any
  404fb8:	mov	w0, w1
  404fbc:	ldp	x19, x20, [sp, #16]
  404fc0:	ldr	x21, [sp, #32]
  404fc4:	ldp	x29, x30, [sp], #48
  404fc8:	ret
  404fcc:	nop
  404fd0:	stp	x29, x30, [sp, #-64]!
  404fd4:	mov	x29, sp
  404fd8:	str	x23, [sp, #48]
  404fdc:	adrp	x23, 40c000 <ferror@plt+0xa000>
  404fe0:	add	x23, x23, #0x280
  404fe4:	stp	x19, x20, [sp, #16]
  404fe8:	mov	x0, x23
  404fec:	bl	405bd8 <ferror@plt+0x3bd8>
  404ff0:	cbz	x0, 4050f0 <ferror@plt+0x30f0>
  404ff4:	mov	x20, x0
  404ff8:	stp	x21, x22, [sp, #32]
  404ffc:	bl	401fb0 <__errno_location@plt>
  405000:	mov	x21, x0
  405004:	mov	w22, #0x0                   	// #0
  405008:	mov	w19, #0xffffffff            	// #-1
  40500c:	str	wzr, [x21]
  405010:	mov	x0, x20
  405014:	bl	401d20 <readdir@plt>
  405018:	mov	x2, x0
  40501c:	mov	w1, #0x0                   	// #0
  405020:	add	x0, x0, #0x13
  405024:	cbz	x2, 405074 <ferror@plt+0x3074>
  405028:	ldrb	w3, [x2, #19]
  40502c:	cmp	w3, #0x2e
  405030:	b.ne	405048 <ferror@plt+0x3048>  // b.any
  405034:	ldrb	w3, [x2, #20]
  405038:	cbz	w3, 40500c <ferror@plt+0x300c>
  40503c:	ldrh	w2, [x2, #20]
  405040:	cmp	w2, #0x2e
  405044:	b.eq	40500c <ferror@plt+0x300c>  // b.none
  405048:	bl	405658 <ferror@plt+0x3658>
  40504c:	cmp	w19, w0
  405050:	str	wzr, [x21]
  405054:	csel	w19, w19, w0, ge  // ge = tcont
  405058:	mov	x0, x20
  40505c:	mov	w22, #0x1                   	// #1
  405060:	bl	401d20 <readdir@plt>
  405064:	mov	x2, x0
  405068:	mov	w1, #0x0                   	// #0
  40506c:	add	x0, x0, #0x13
  405070:	cbnz	x2, 405028 <ferror@plt+0x3028>
  405074:	ldr	w21, [x21]
  405078:	cbnz	w21, 4050a0 <ferror@plt+0x30a0>
  40507c:	mov	x0, x20
  405080:	bl	401d50 <closedir@plt>
  405084:	cbz	w22, 4050ec <ferror@plt+0x30ec>
  405088:	ldp	x21, x22, [sp, #32]
  40508c:	mov	w0, w19
  405090:	ldp	x19, x20, [sp, #16]
  405094:	ldr	x23, [sp, #48]
  405098:	ldp	x29, x30, [sp], #64
  40509c:	ret
  4050a0:	mov	x2, x23
  4050a4:	mov	w1, #0x8                   	// #8
  4050a8:	mov	w0, #0x0                   	// #0
  4050ac:	bl	408ac0 <ferror@plt+0x6ac0>
  4050b0:	mov	w1, w21
  4050b4:	mov	x3, x0
  4050b8:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4050bc:	add	x2, x2, #0x3f0
  4050c0:	mov	w0, #0x0                   	// #0
  4050c4:	bl	401b60 <error@plt>
  4050c8:	mov	x0, x20
  4050cc:	mov	w19, #0xffffffff            	// #-1
  4050d0:	bl	401d50 <closedir@plt>
  4050d4:	mov	w0, w19
  4050d8:	ldp	x19, x20, [sp, #16]
  4050dc:	ldp	x21, x22, [sp, #32]
  4050e0:	ldr	x23, [sp, #48]
  4050e4:	ldp	x29, x30, [sp], #64
  4050e8:	ret
  4050ec:	ldp	x21, x22, [sp, #32]
  4050f0:	mov	w19, #0xffffffff            	// #-1
  4050f4:	b	40508c <ferror@plt+0x308c>
  4050f8:	stp	x29, x30, [sp, #-48]!
  4050fc:	mov	x29, sp
  405100:	stp	x19, x20, [sp, #16]
  405104:	mov	x19, x1
  405108:	mov	w20, w0
  40510c:	mov	w1, #0x1                   	// #1
  405110:	str	x21, [sp, #32]
  405114:	mov	w21, #0x0                   	// #0
  405118:	bl	409c20 <ferror@plt+0x7c20>
  40511c:	tbz	w0, #0, 405134 <ferror@plt+0x3134>
  405120:	mov	w0, w21
  405124:	ldp	x19, x20, [sp, #16]
  405128:	ldr	x21, [sp, #32]
  40512c:	ldp	x29, x30, [sp], #48
  405130:	ret
  405134:	and	w21, w0, #0x1
  405138:	add	x2, x19, #0x10
  40513c:	ldp	x0, x1, [x19]
  405140:	add	x1, x1, #0x1
  405144:	lsl	x1, x1, #2
  405148:	bl	405810 <ferror@plt+0x3810>
  40514c:	cbz	x0, 405178 <ferror@plt+0x3178>
  405150:	ldr	x1, [x19, #8]
  405154:	str	x0, [x19]
  405158:	add	x2, x1, #0x1
  40515c:	str	w20, [x0, x1, lsl #2]
  405160:	mov	w0, w21
  405164:	str	x2, [x19, #8]
  405168:	ldp	x19, x20, [sp, #16]
  40516c:	ldr	x21, [sp, #32]
  405170:	ldp	x29, x30, [sp], #48
  405174:	ret
  405178:	mov	w21, #0xffffffff            	// #-1
  40517c:	b	405120 <ferror@plt+0x3120>
  405180:	stp	x29, x30, [sp, #-32]!
  405184:	mov	x29, sp
  405188:	stp	x19, x20, [sp, #16]
  40518c:	mov	x19, x1
  405190:	mov	w20, w0
  405194:	mov	w1, #0x1                   	// #1
  405198:	bl	409c20 <ferror@plt+0x7c20>
  40519c:	tbnz	w0, #0, 4051d4 <ferror@plt+0x31d4>
  4051a0:	ldp	x0, x2, [x19, #8]
  4051a4:	cmp	x2, x0
  4051a8:	b.cs	4051e4 <ferror@plt+0x31e4>  // b.hs, b.nlast
  4051ac:	ldr	x3, [x19]
  4051b0:	b	4051c0 <ferror@plt+0x31c0>
  4051b4:	str	x2, [x19, #16]
  4051b8:	cmp	x2, x0
  4051bc:	b.eq	4051e4 <ferror@plt+0x31e4>  // b.none
  4051c0:	ldr	w1, [x3, x2, lsl #2]
  4051c4:	add	x2, x2, #0x1
  4051c8:	cmp	w20, w1
  4051cc:	b.gt	4051b4 <ferror@plt+0x31b4>
  4051d0:	b.ne	4051e4 <ferror@plt+0x31e4>  // b.any
  4051d4:	mov	w0, #0x0                   	// #0
  4051d8:	ldp	x19, x20, [sp, #16]
  4051dc:	ldp	x29, x30, [sp], #32
  4051e0:	ret
  4051e4:	str	w20, [x19, #24]
  4051e8:	mov	w0, #0xffffffff            	// #-1
  4051ec:	ldp	x19, x20, [sp, #16]
  4051f0:	ldp	x29, x30, [sp], #32
  4051f4:	ret
  4051f8:	stp	x29, x30, [sp, #-48]!
  4051fc:	mov	w0, #0x4                   	// #4
  405200:	mov	x29, sp
  405204:	str	x19, [sp, #16]
  405208:	bl	401f30 <sysconf@plt>
  40520c:	cmn	x0, #0x1
  405210:	mov	x2, #0x14                  	// #20
  405214:	mov	x19, x0
  405218:	add	x1, sp, #0x20
  40521c:	csel	x19, x19, x2, ne  // ne = any
  405220:	mov	w0, #0x7                   	// #7
  405224:	bl	401ee0 <getrlimit@plt>
  405228:	mov	w1, w0
  40522c:	mov	w0, w19
  405230:	cbnz	w1, 405240 <ferror@plt+0x3240>
  405234:	ldr	x0, [sp, #32]
  405238:	cmn	x0, #0x1
  40523c:	csel	w0, w0, w19, ne  // ne = any
  405240:	ldr	x19, [sp, #16]
  405244:	ldp	x29, x30, [sp], #48
  405248:	ret
  40524c:	nop
  405250:	cmp	w0, #0x0
  405254:	b.le	405340 <ferror@plt+0x3340>
  405258:	sub	sp, sp, #0x260
  40525c:	mov	w3, #0x0                   	// #0
  405260:	stp	x29, x30, [sp]
  405264:	mov	x29, sp
  405268:	stp	x21, x22, [sp, #32]
  40526c:	mov	w22, w0
  405270:	mov	x21, x1
  405274:	stp	x23, x24, [sp, #48]
  405278:	add	x24, sp, #0x68
  40527c:	mov	w23, #0x40                  	// #64
  405280:	str	x27, [sp, #80]
  405284:	mov	x27, x2
  405288:	stp	x19, x20, [sp, #16]
  40528c:	mov	w20, #0x5                   	// #5
  405290:	stp	x25, x26, [sp, #64]
  405294:	sub	w26, w22, w3
  405298:	cmp	w26, #0x40
  40529c:	add	x19, sp, #0x60
  4052a0:	csel	w26, w26, w23, le
  4052a4:	mov	x4, x19
  4052a8:	add	w25, w3, w26
  4052ac:	nop
  4052b0:	strh	w20, [x4, #4]
  4052b4:	strh	wzr, [x4, #6]
  4052b8:	str	w3, [x4], #8
  4052bc:	add	w3, w3, #0x1
  4052c0:	cmp	w3, w25
  4052c4:	b.ne	4052b0 <ferror@plt+0x32b0>  // b.any
  4052c8:	sxtw	x1, w26
  4052cc:	add	x0, sp, #0x60
  4052d0:	mov	w2, #0x0                   	// #0
  4052d4:	bl	401ca0 <poll@plt>
  4052d8:	cmn	w0, #0x1
  4052dc:	b.eq	405320 <ferror@plt+0x3320>  // b.none
  4052e0:	sub	w26, w26, #0x1
  4052e4:	add	x26, x24, w26, uxtw #3
  4052e8:	ldrsh	w0, [x19, #6]
  4052ec:	mov	x1, x27
  4052f0:	cmp	w0, #0x20
  4052f4:	b.eq	405304 <ferror@plt+0x3304>  // b.none
  4052f8:	ldr	w0, [x19]
  4052fc:	blr	x21
  405300:	cbnz	w0, 405320 <ferror@plt+0x3320>
  405304:	add	x19, x19, #0x8
  405308:	cmp	x26, x19
  40530c:	b.ne	4052e8 <ferror@plt+0x32e8>  // b.any
  405310:	mov	w3, w25
  405314:	cmp	w22, w25
  405318:	b.gt	405294 <ferror@plt+0x3294>
  40531c:	mov	w0, #0x0                   	// #0
  405320:	ldp	x29, x30, [sp]
  405324:	ldp	x19, x20, [sp, #16]
  405328:	ldp	x21, x22, [sp, #32]
  40532c:	ldp	x23, x24, [sp, #48]
  405330:	ldp	x25, x26, [sp, #64]
  405334:	ldr	x27, [sp, #80]
  405338:	add	sp, sp, #0x260
  40533c:	ret
  405340:	mov	w0, #0x0                   	// #0
  405344:	ret
  405348:	stp	x29, x30, [sp, #-48]!
  40534c:	mov	x29, sp
  405350:	bl	404fd0 <ferror@plt+0x2fd0>
  405354:	tbz	w0, #31, 40535c <ferror@plt+0x335c>
  405358:	bl	4051f8 <ferror@plt+0x31f8>
  40535c:	mov	w1, #0x7fffffff            	// #2147483647
  405360:	cmp	w0, w1
  405364:	add	x2, sp, #0x18
  405368:	cinc	w0, w0, ne  // ne = any
  40536c:	adrp	x1, 405000 <ferror@plt+0x3000>
  405370:	add	x1, x1, #0xf8
  405374:	stp	xzr, xzr, [sp, #24]
  405378:	str	xzr, [sp, #40]
  40537c:	bl	405250 <ferror@plt+0x3250>
  405380:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405384:	add	x1, x0, #0x498
  405388:	ldr	x2, [sp, #24]
  40538c:	str	x2, [x0, #1176]
  405390:	ldr	x0, [sp, #32]
  405394:	str	x0, [x1, #8]
  405398:	ldp	x29, x30, [sp], #48
  40539c:	ret
  4053a0:	stp	x29, x30, [sp, #-112]!
  4053a4:	mov	x29, sp
  4053a8:	stp	x19, x20, [sp, #16]
  4053ac:	mov	w20, w1
  4053b0:	stp	x21, x22, [sp, #32]
  4053b4:	mov	x21, x0
  4053b8:	stp	x23, x24, [sp, #48]
  4053bc:	mov	w23, #0x0                   	// #0
  4053c0:	str	x2, [sp, #104]
  4053c4:	tbnz	w20, #6, 405438 <ferror@plt+0x3438>
  4053c8:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4053cc:	add	x19, x19, #0x498
  4053d0:	ldrb	w22, [x19, #16]
  4053d4:	cbz	w22, 405410 <ferror@plt+0x3410>
  4053d8:	orr	w1, w20, #0x80000
  4053dc:	mov	w2, w23
  4053e0:	mov	x0, x21
  4053e4:	bl	405c80 <ferror@plt+0x3c80>
  4053e8:	mov	w20, w0
  4053ec:	tbnz	w0, #31, 4053f8 <ferror@plt+0x33f8>
  4053f0:	ldrb	w1, [x19, #17]
  4053f4:	cbz	w1, 405458 <ferror@plt+0x3458>
  4053f8:	mov	w0, w20
  4053fc:	ldp	x19, x20, [sp, #16]
  405400:	ldp	x21, x22, [sp, #32]
  405404:	ldp	x23, x24, [sp, #48]
  405408:	ldp	x29, x30, [sp], #112
  40540c:	ret
  405410:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405414:	mov	w1, #0x80000               	// #524288
  405418:	add	x0, x0, #0x290
  40541c:	bl	405c80 <ferror@plt+0x3c80>
  405420:	mov	w24, w0
  405424:	tbz	w0, #31, 405478 <ferror@plt+0x3478>
  405428:	mov	w0, #0x1                   	// #1
  40542c:	strb	w0, [x19, #16]
  405430:	strb	w22, [x19, #17]
  405434:	b	4053d8 <ferror@plt+0x33d8>
  405438:	add	x1, sp, #0x60
  40543c:	add	x2, sp, #0x70
  405440:	mov	w0, #0xfffffff8            	// #-8
  405444:	ldr	w23, [sp, #104]
  405448:	stp	x2, x2, [sp, #64]
  40544c:	str	x1, [sp, #80]
  405450:	stp	w0, wzr, [sp, #88]
  405454:	b	4053c8 <ferror@plt+0x33c8>
  405458:	mov	w1, #0x1                   	// #1
  40545c:	bl	405948 <ferror@plt+0x3948>
  405460:	mov	w0, w20
  405464:	ldp	x19, x20, [sp, #16]
  405468:	ldp	x21, x22, [sp, #32]
  40546c:	ldp	x23, x24, [sp, #48]
  405470:	ldp	x29, x30, [sp], #112
  405474:	ret
  405478:	mov	w1, #0x1                   	// #1
  40547c:	bl	409c20 <ferror@plt+0x7c20>
  405480:	mov	w22, w0
  405484:	mov	w0, w24
  405488:	bl	401d60 <close@plt>
  40548c:	and	w22, w22, #0x1
  405490:	mov	w0, #0x1                   	// #1
  405494:	strb	w0, [x19, #16]
  405498:	strb	w22, [x19, #17]
  40549c:	b	4053d8 <ferror@plt+0x33d8>
  4054a0:	stp	x29, x30, [sp, #-32]!
  4054a4:	mov	x29, sp
  4054a8:	stp	x19, x20, [sp, #16]
  4054ac:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  4054b0:	add	x20, x19, #0x498
  4054b4:	ldr	x0, [x19, #1176]
  4054b8:	bl	401e60 <free@plt>
  4054bc:	str	xzr, [x19, #1176]
  4054c0:	str	xzr, [x20, #8]
  4054c4:	ldp	x19, x20, [sp, #16]
  4054c8:	ldp	x29, x30, [sp], #32
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-16]!
  4054d4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4054d8:	add	x0, x0, #0x298
  4054dc:	mov	x29, sp
  4054e0:	bl	401fc0 <getenv@plt>
  4054e4:	cmp	x0, #0x0
  4054e8:	cset	w0, ne  // ne = any
  4054ec:	ldp	x29, x30, [sp], #16
  4054f0:	ret
  4054f4:	nop
  4054f8:	stp	x29, x30, [sp, #-64]!
  4054fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405500:	add	x1, x0, #0x498
  405504:	mov	x29, sp
  405508:	stp	x19, x20, [sp, #16]
  40550c:	ldr	x20, [x0, #1176]
  405510:	ldr	x19, [x1, #8]
  405514:	bl	404fd0 <ferror@plt+0x2fd0>
  405518:	tbz	w0, #31, 405520 <ferror@plt+0x3520>
  40551c:	bl	4051f8 <ferror@plt+0x31f8>
  405520:	mov	w1, #0x7fffffff            	// #2147483647
  405524:	cmp	w0, w1
  405528:	mov	w3, #0xffffffff            	// #-1
  40552c:	cinc	w0, w0, ne  // ne = any
  405530:	add	x2, sp, #0x20
  405534:	adrp	x1, 405000 <ferror@plt+0x3000>
  405538:	add	x1, x1, #0x180
  40553c:	stp	x20, x19, [sp, #32]
  405540:	str	xzr, [sp, #48]
  405544:	str	w3, [sp, #56]
  405548:	bl	405250 <ferror@plt+0x3250>
  40554c:	ldr	w19, [sp, #56]
  405550:	tbz	w19, #31, 405560 <ferror@plt+0x3560>
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x29, x30, [sp], #64
  40555c:	ret
  405560:	mov	w2, #0x5                   	// #5
  405564:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405568:	mov	x0, #0x0                   	// #0
  40556c:	add	x1, x1, #0x2b8
  405570:	bl	401f40 <dcgettext@plt>
  405574:	mov	x2, x0
  405578:	mov	w3, w19
  40557c:	mov	w1, #0x0                   	// #0
  405580:	mov	w0, #0x0                   	// #0
  405584:	bl	401b60 <error@plt>
  405588:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40558c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405590:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405594:	add	x3, x3, #0x370
  405598:	add	x1, x1, #0x350
  40559c:	add	x0, x0, #0x360
  4055a0:	mov	w2, #0x18c                 	// #396
  4055a4:	bl	401fa0 <__assert_fail@plt>
  4055a8:	stp	x29, x30, [sp, #-64]!
  4055ac:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4055b0:	mov	x29, sp
  4055b4:	stp	x19, x20, [sp, #16]
  4055b8:	mov	x19, x0
  4055bc:	ldr	x0, [x1, #792]
  4055c0:	stp	x21, x22, [sp, #32]
  4055c4:	str	x23, [sp, #48]
  4055c8:	bl	409e78 <ferror@plt+0x7e78>
  4055cc:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  4055d0:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  4055d4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4055d8:	add	x1, x1, #0x390
  4055dc:	ldr	x22, [x2, #816]
  4055e0:	mov	w2, #0x5                   	// #5
  4055e4:	ldr	x23, [x0, #680]
  4055e8:	mov	x0, #0x0                   	// #0
  4055ec:	bl	401f40 <dcgettext@plt>
  4055f0:	mov	x20, x0
  4055f4:	mov	w2, #0x5                   	// #5
  4055f8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4055fc:	mov	x0, #0x0                   	// #0
  405600:	add	x1, x1, #0x3a0
  405604:	bl	401f40 <dcgettext@plt>
  405608:	mov	x21, x0
  40560c:	mov	w2, #0x5                   	// #5
  405610:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405614:	mov	x0, #0x0                   	// #0
  405618:	add	x1, x1, #0x3b0
  40561c:	bl	401f40 <dcgettext@plt>
  405620:	mov	x6, x0
  405624:	mov	x5, x21
  405628:	mov	x4, x20
  40562c:	mov	x3, x23
  405630:	mov	x1, x19
  405634:	mov	x0, x22
  405638:	adrp	x2, 40c000 <ferror@plt+0xa000>
  40563c:	ldp	x19, x20, [sp, #16]
  405640:	add	x2, x2, #0x3c0
  405644:	ldp	x21, x22, [sp, #32]
  405648:	mov	x7, #0x0                   	// #0
  40564c:	ldr	x23, [sp, #48]
  405650:	ldp	x29, x30, [sp], #64
  405654:	b	4092a0 <ferror@plt+0x72a0>
  405658:	stp	x29, x30, [sp, #-80]!
  40565c:	mov	x29, sp
  405660:	stp	x19, x20, [sp, #16]
  405664:	mov	x19, x0
  405668:	stp	x21, x22, [sp, #32]
  40566c:	mov	w21, w1
  405670:	bl	401fb0 <__errno_location@plt>
  405674:	mov	x20, x0
  405678:	mov	w2, #0xa                   	// #10
  40567c:	mov	x0, x19
  405680:	add	x1, sp, #0x48
  405684:	str	wzr, [x20]
  405688:	bl	401e40 <strtol@plt>
  40568c:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  405690:	add	x2, x0, x2
  405694:	cmn	x2, #0x3
  405698:	b.ls	4056b8 <ferror@plt+0x36b8>  // b.plast
  40569c:	ldr	w1, [x20]
  4056a0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4056a4:	mov	x3, x19
  4056a8:	add	x2, x2, #0x3f0
  4056ac:	mov	w0, #0x1                   	// #1
  4056b0:	str	x23, [sp, #48]
  4056b4:	bl	401b60 <error@plt>
  4056b8:	mov	x2, #0x80000000            	// #2147483648
  4056bc:	add	x2, x0, x2
  4056c0:	mov	x1, #0xffffffff            	// #4294967295
  4056c4:	cmp	x2, x1
  4056c8:	b.hi	4056f0 <ferror@plt+0x36f0>  // b.pmore
  4056cc:	ldr	x22, [sp, #72]
  4056d0:	ldrb	w1, [x22]
  4056d4:	cbnz	w1, 405710 <ferror@plt+0x3710>
  4056d8:	cmp	x22, x19
  4056dc:	b.eq	40576c <ferror@plt+0x376c>  // b.none
  4056e0:	ldp	x19, x20, [sp, #16]
  4056e4:	ldp	x21, x22, [sp, #32]
  4056e8:	ldp	x29, x30, [sp], #80
  4056ec:	ret
  4056f0:	str	x23, [sp, #48]
  4056f4:	mov	w1, #0x22                  	// #34
  4056f8:	str	w1, [x20]
  4056fc:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405700:	mov	x3, x19
  405704:	add	x2, x2, #0x3f0
  405708:	mov	w0, #0x1                   	// #1
  40570c:	bl	401b60 <error@plt>
  405710:	mov	w2, #0x5                   	// #5
  405714:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405718:	mov	x0, #0x0                   	// #0
  40571c:	add	x1, x1, #0x3d8
  405720:	str	x23, [sp, #48]
  405724:	ldr	w23, [x20]
  405728:	bl	401f40 <dcgettext@plt>
  40572c:	ldr	x2, [sp, #72]
  405730:	mov	w1, w21
  405734:	mov	x20, x0
  405738:	mov	w0, #0x0                   	// #0
  40573c:	bl	408ac0 <ferror@plt+0x6ac0>
  405740:	mov	x22, x0
  405744:	mov	x2, x19
  405748:	mov	w1, w21
  40574c:	mov	w0, #0x1                   	// #1
  405750:	bl	408ac0 <ferror@plt+0x6ac0>
  405754:	mov	x3, x22
  405758:	mov	x4, x0
  40575c:	mov	x2, x20
  405760:	mov	w1, w23
  405764:	mov	w0, #0x1                   	// #1
  405768:	bl	401b60 <error@plt>
  40576c:	ldr	w20, [x20]
  405770:	mov	w2, #0x5                   	// #5
  405774:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405778:	mov	x0, #0x0                   	// #0
  40577c:	add	x1, x1, #0x3f8
  405780:	str	x23, [sp, #48]
  405784:	bl	401f40 <dcgettext@plt>
  405788:	mov	x19, x0
  40578c:	mov	x2, x22
  405790:	mov	w1, w21
  405794:	mov	w0, #0x0                   	// #0
  405798:	bl	408ac0 <ferror@plt+0x6ac0>
  40579c:	mov	x2, x19
  4057a0:	mov	x3, x0
  4057a4:	mov	w1, w20
  4057a8:	mov	w0, #0x1                   	// #1
  4057ac:	bl	401b60 <error@plt>
  4057b0:	stp	x29, x30, [sp, #-32]!
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	mov	x29, sp
  4057bc:	stp	x19, x20, [sp, #16]
  4057c0:	mov	x19, x0
  4057c4:	mov	x20, x1
  4057c8:	mov	x0, #0x0                   	// #0
  4057cc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4057d0:	add	x1, x1, #0x410
  4057d4:	bl	401f40 <dcgettext@plt>
  4057d8:	mov	x3, x20
  4057dc:	mov	x1, x0
  4057e0:	mov	x0, x19
  4057e4:	adrp	x6, 40c000 <ferror@plt+0xa000>
  4057e8:	ldp	x19, x20, [sp, #16]
  4057ec:	add	x6, x6, #0x4e0
  4057f0:	ldp	x29, x30, [sp], #32
  4057f4:	adrp	x5, 40c000 <ferror@plt+0xa000>
  4057f8:	adrp	x4, 40c000 <ferror@plt+0xa000>
  4057fc:	add	x5, x5, #0x4f8
  405800:	add	x4, x4, #0x3c0
  405804:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405808:	add	x2, x2, #0x528
  40580c:	b	401fe0 <fprintf@plt>
  405810:	stp	x29, x30, [sp, #-64]!
  405814:	mov	x29, sp
  405818:	stp	x19, x20, [sp, #16]
  40581c:	mov	x20, x0
  405820:	mov	x19, x1
  405824:	stp	x21, x22, [sp, #32]
  405828:	mov	x21, x2
  40582c:	str	x23, [sp, #48]
  405830:	bl	401fb0 <__errno_location@plt>
  405834:	ldr	w23, [x0]
  405838:	cbz	x19, 4058f4 <ferror@plt+0x38f4>
  40583c:	ldr	x2, [x21]
  405840:	mov	x3, #0x10                  	// #16
  405844:	mov	x22, x0
  405848:	cmp	x2, #0x0
  40584c:	csel	x1, x2, x3, ne  // ne = any
  405850:	b	405860 <ferror@plt+0x3860>
  405854:	cmp	x1, x1, lsl #1
  405858:	lsl	x1, x1, #1
  40585c:	b.hi	4058c8 <ferror@plt+0x38c8>  // b.pmore
  405860:	cmp	x19, x1
  405864:	b.hi	405854 <ferror@plt+0x3854>  // b.pmore
  405868:	cbnz	x2, 405898 <ferror@plt+0x3898>
  40586c:	cbnz	x20, 4058d4 <ferror@plt+0x38d4>
  405870:	str	x1, [x21]
  405874:	mov	x0, x1
  405878:	bl	401c70 <malloc@plt>
  40587c:	cbz	x0, 4058b0 <ferror@plt+0x38b0>
  405880:	str	w23, [x22]
  405884:	ldp	x19, x20, [sp, #16]
  405888:	ldp	x21, x22, [sp, #32]
  40588c:	ldr	x23, [sp, #48]
  405890:	ldp	x29, x30, [sp], #64
  405894:	ret
  405898:	mov	x0, x20
  40589c:	cmp	x2, x1
  4058a0:	b.eq	40587c <ferror@plt+0x387c>  // b.none
  4058a4:	str	x1, [x21]
  4058a8:	bl	401d30 <realloc@plt>
  4058ac:	cbnz	x0, 405880 <ferror@plt+0x3880>
  4058b0:	mov	x0, #0x0                   	// #0
  4058b4:	ldp	x19, x20, [sp, #16]
  4058b8:	ldp	x21, x22, [sp, #32]
  4058bc:	ldr	x23, [sp, #48]
  4058c0:	ldp	x29, x30, [sp], #64
  4058c4:	ret
  4058c8:	mov	x1, x19
  4058cc:	cbnz	x2, 405898 <ferror@plt+0x3898>
  4058d0:	b	40586c <ferror@plt+0x386c>
  4058d4:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4058d8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4058dc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4058e0:	add	x3, x3, #0x588
  4058e4:	add	x1, x1, #0x550
  4058e8:	add	x0, x0, #0x570
  4058ec:	mov	w2, #0x4f                  	// #79
  4058f0:	bl	401fa0 <__assert_fail@plt>
  4058f4:	adrp	x3, 40c000 <ferror@plt+0xa000>
  4058f8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4058fc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405900:	add	x3, x3, #0x588
  405904:	add	x1, x1, #0x550
  405908:	add	x0, x0, #0x560
  40590c:	mov	w2, #0x47                  	// #71
  405910:	bl	401fa0 <__assert_fail@plt>
  405914:	nop
  405918:	stp	x29, x30, [sp, #-32]!
  40591c:	mov	x29, sp
  405920:	str	x19, [sp, #16]
  405924:	mov	x19, x0
  405928:	bl	405810 <ferror@plt+0x3810>
  40592c:	cbz	x0, 40593c <ferror@plt+0x393c>
  405930:	ldr	x19, [sp, #16]
  405934:	ldp	x29, x30, [sp], #32
  405938:	ret
  40593c:	mov	x0, x19
  405940:	bl	401e60 <free@plt>
  405944:	bl	409638 <ferror@plt+0x7638>
  405948:	stp	x29, x30, [sp, #-32]!
  40594c:	mov	w2, #0x0                   	// #0
  405950:	mov	x29, sp
  405954:	stp	x19, x20, [sp, #16]
  405958:	and	w20, w1, #0xff
  40595c:	mov	w19, w0
  405960:	mov	w1, #0x1                   	// #1
  405964:	bl	409c20 <ferror@plt+0x7c20>
  405968:	tbnz	w0, #31, 4059ac <ferror@plt+0x39ac>
  40596c:	cmp	w20, #0x0
  405970:	orr	w3, w0, #0x1
  405974:	and	w2, w0, #0xfffffffe
  405978:	mov	w1, w0
  40597c:	csel	w2, w2, w3, eq  // eq = none
  405980:	mov	w0, #0x0                   	// #0
  405984:	cmp	w2, w1
  405988:	b.eq	4059a0 <ferror@plt+0x39a0>  // b.none
  40598c:	mov	w0, w19
  405990:	mov	w1, #0x2                   	// #2
  405994:	bl	409c20 <ferror@plt+0x7c20>
  405998:	cmn	w0, #0x1
  40599c:	csetm	w0, eq  // eq = none
  4059a0:	ldp	x19, x20, [sp, #16]
  4059a4:	ldp	x29, x30, [sp], #32
  4059a8:	ret
  4059ac:	mov	w0, #0xffffffff            	// #-1
  4059b0:	b	4059a0 <ferror@plt+0x39a0>
  4059b4:	nop
  4059b8:	mov	w2, #0x0                   	// #0
  4059bc:	mov	w1, #0x406                 	// #1030
  4059c0:	b	409c20 <ferror@plt+0x7c20>
  4059c4:	nop
  4059c8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4059cc:	str	x0, [x1, #1200]
  4059d0:	ret
  4059d4:	nop
  4059d8:	stp	x29, x30, [sp, #-48]!
  4059dc:	mov	x29, sp
  4059e0:	stp	x19, x20, [sp, #16]
  4059e4:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  4059e8:	ldr	x19, [x20, #824]
  4059ec:	mov	x0, x19
  4059f0:	bl	409ed0 <ferror@plt+0x7ed0>
  4059f4:	cbnz	x0, 405a8c <ferror@plt+0x3a8c>
  4059f8:	mov	x0, x19
  4059fc:	bl	40a018 <ferror@plt+0x8018>
  405a00:	cbnz	w0, 405a28 <ferror@plt+0x3a28>
  405a04:	ldp	x19, x20, [sp, #16]
  405a08:	ldp	x29, x30, [sp], #48
  405a0c:	b	405af8 <ferror@plt+0x3af8>
  405a10:	ldr	x0, [x20, #824]
  405a14:	bl	409e78 <ferror@plt+0x7e78>
  405a18:	cbz	w0, 405aa0 <ferror@plt+0x3aa0>
  405a1c:	ldr	x0, [x20, #824]
  405a20:	bl	40a018 <ferror@plt+0x8018>
  405a24:	nop
  405a28:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405a2c:	mov	w2, #0x5                   	// #5
  405a30:	add	x1, x1, #0x598
  405a34:	mov	x0, #0x0                   	// #0
  405a38:	str	x21, [sp, #32]
  405a3c:	bl	401f40 <dcgettext@plt>
  405a40:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405a44:	mov	x19, x0
  405a48:	ldr	x20, [x1, #1200]
  405a4c:	bl	401fb0 <__errno_location@plt>
  405a50:	cbz	x20, 405ab8 <ferror@plt+0x3ab8>
  405a54:	ldr	w21, [x0]
  405a58:	mov	x0, x20
  405a5c:	bl	408c08 <ferror@plt+0x6c08>
  405a60:	mov	x3, x0
  405a64:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405a68:	mov	w1, w21
  405a6c:	mov	x4, x19
  405a70:	add	x2, x2, #0x5b0
  405a74:	mov	w0, #0x0                   	// #0
  405a78:	bl	401b60 <error@plt>
  405a7c:	bl	405af8 <ferror@plt+0x3af8>
  405a80:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405a84:	ldr	w0, [x0, #688]
  405a88:	bl	401b10 <_exit@plt>
  405a8c:	mov	x0, x19
  405a90:	mov	w2, #0x1                   	// #1
  405a94:	mov	x1, #0x0                   	// #0
  405a98:	bl	409f10 <ferror@plt+0x7f10>
  405a9c:	cbz	w0, 405a10 <ferror@plt+0x3a10>
  405aa0:	ldr	x0, [x20, #824]
  405aa4:	bl	40a018 <ferror@plt+0x8018>
  405aa8:	cbnz	w0, 405a28 <ferror@plt+0x3a28>
  405aac:	ldp	x19, x20, [sp, #16]
  405ab0:	ldp	x29, x30, [sp], #48
  405ab4:	b	405af8 <ferror@plt+0x3af8>
  405ab8:	ldr	w1, [x0]
  405abc:	mov	x3, x19
  405ac0:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405ac4:	mov	w0, #0x0                   	// #0
  405ac8:	add	x2, x2, #0x3f0
  405acc:	bl	401b60 <error@plt>
  405ad0:	b	405a7c <ferror@plt+0x3a7c>
  405ad4:	nop
  405ad8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405adc:	str	x0, [x1, #1208]
  405ae0:	ret
  405ae4:	nop
  405ae8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  405aec:	strb	w0, [x1, #1216]
  405af0:	ret
  405af4:	nop
  405af8:	stp	x29, x30, [sp, #-48]!
  405afc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405b00:	mov	x29, sp
  405b04:	ldr	x0, [x0, #816]
  405b08:	bl	40a018 <ferror@plt+0x8018>
  405b0c:	cbz	w0, 405b44 <ferror@plt+0x3b44>
  405b10:	stp	x19, x20, [sp, #16]
  405b14:	adrp	x20, 41f000 <ferror@plt+0x1d000>
  405b18:	add	x0, x20, #0x4b8
  405b1c:	str	x21, [sp, #32]
  405b20:	ldrb	w21, [x0, #8]
  405b24:	bl	401fb0 <__errno_location@plt>
  405b28:	mov	x19, x0
  405b2c:	cbz	w21, 405b5c <ferror@plt+0x3b5c>
  405b30:	ldr	w0, [x0]
  405b34:	cmp	w0, #0x20
  405b38:	b.ne	405b5c <ferror@plt+0x3b5c>  // b.any
  405b3c:	ldp	x19, x20, [sp, #16]
  405b40:	ldr	x21, [sp, #32]
  405b44:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405b48:	ldr	x0, [x0, #792]
  405b4c:	bl	40a018 <ferror@plt+0x8018>
  405b50:	cbnz	w0, 405bb0 <ferror@plt+0x3bb0>
  405b54:	ldp	x29, x30, [sp], #48
  405b58:	ret
  405b5c:	mov	w2, #0x5                   	// #5
  405b60:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405b64:	mov	x0, #0x0                   	// #0
  405b68:	add	x1, x1, #0x5b8
  405b6c:	bl	401f40 <dcgettext@plt>
  405b70:	ldr	x2, [x20, #1208]
  405b74:	mov	x20, x0
  405b78:	cbz	x2, 405bbc <ferror@plt+0x3bbc>
  405b7c:	ldr	w19, [x19]
  405b80:	mov	x0, x2
  405b84:	bl	408c08 <ferror@plt+0x6c08>
  405b88:	mov	x3, x0
  405b8c:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405b90:	mov	w1, w19
  405b94:	mov	x4, x20
  405b98:	add	x2, x2, #0x5b0
  405b9c:	mov	w0, #0x0                   	// #0
  405ba0:	bl	401b60 <error@plt>
  405ba4:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  405ba8:	ldr	w0, [x0, #688]
  405bac:	bl	401b10 <_exit@plt>
  405bb0:	stp	x19, x20, [sp, #16]
  405bb4:	str	x21, [sp, #32]
  405bb8:	b	405ba4 <ferror@plt+0x3ba4>
  405bbc:	ldr	w1, [x19]
  405bc0:	mov	x3, x0
  405bc4:	adrp	x2, 40c000 <ferror@plt+0xa000>
  405bc8:	mov	w0, #0x0                   	// #0
  405bcc:	add	x2, x2, #0x3f0
  405bd0:	bl	401b60 <error@plt>
  405bd4:	b	405ba4 <ferror@plt+0x3ba4>
  405bd8:	stp	x29, x30, [sp, #-64]!
  405bdc:	mov	x29, sp
  405be0:	stp	x19, x20, [sp, #16]
  405be4:	bl	401bb0 <opendir@plt>
  405be8:	mov	x19, x0
  405bec:	cbz	x0, 405bfc <ferror@plt+0x3bfc>
  405bf0:	bl	401ed0 <dirfd@plt>
  405bf4:	cmp	w0, #0x2
  405bf8:	b.ls	405c0c <ferror@plt+0x3c0c>  // b.plast
  405bfc:	mov	x0, x19
  405c00:	ldp	x19, x20, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #64
  405c08:	ret
  405c0c:	mov	w2, #0x3                   	// #3
  405c10:	mov	w1, #0x406                 	// #1030
  405c14:	stp	x21, x22, [sp, #32]
  405c18:	str	x23, [sp, #48]
  405c1c:	bl	409c20 <ferror@plt+0x7c20>
  405c20:	mov	w21, w0
  405c24:	bl	401fb0 <__errno_location@plt>
  405c28:	mov	x20, x0
  405c2c:	tbz	w21, #31, 405c60 <ferror@plt+0x3c60>
  405c30:	ldr	w23, [x0]
  405c34:	mov	x22, #0x0                   	// #0
  405c38:	mov	x0, x19
  405c3c:	mov	x19, x22
  405c40:	bl	401d50 <closedir@plt>
  405c44:	ldp	x21, x22, [sp, #32]
  405c48:	str	w23, [x20]
  405c4c:	mov	x0, x19
  405c50:	ldp	x19, x20, [sp, #16]
  405c54:	ldr	x23, [sp, #48]
  405c58:	ldp	x29, x30, [sp], #64
  405c5c:	ret
  405c60:	mov	w0, w21
  405c64:	bl	401da0 <fdopendir@plt>
  405c68:	ldr	w23, [x20]
  405c6c:	mov	x22, x0
  405c70:	cbnz	x0, 405c38 <ferror@plt+0x3c38>
  405c74:	mov	w0, w21
  405c78:	bl	401d60 <close@plt>
  405c7c:	b	405c38 <ferror@plt+0x3c38>
  405c80:	stp	x29, x30, [sp, #-64]!
  405c84:	mov	x29, sp
  405c88:	str	x2, [sp, #56]
  405c8c:	mov	w2, #0x0                   	// #0
  405c90:	tbnz	w1, #6, 405ca4 <ferror@plt+0x3ca4>
  405c94:	bl	401c90 <open@plt>
  405c98:	bl	408e68 <ferror@plt+0x6e68>
  405c9c:	ldp	x29, x30, [sp], #64
  405ca0:	ret
  405ca4:	mov	w2, #0xfffffff8            	// #-8
  405ca8:	stp	w2, wzr, [sp, #40]
  405cac:	ldr	w2, [sp, #56]
  405cb0:	add	x3, sp, #0x30
  405cb4:	add	x4, sp, #0x40
  405cb8:	stp	x4, x4, [sp, #16]
  405cbc:	str	x3, [sp, #32]
  405cc0:	bl	401c90 <open@plt>
  405cc4:	bl	408e68 <ferror@plt+0x6e68>
  405cc8:	ldp	x29, x30, [sp], #64
  405ccc:	ret
  405cd0:	stp	x29, x30, [sp, #-48]!
  405cd4:	cmp	xzr, x2, lsr #61
  405cd8:	mov	x29, sp
  405cdc:	stp	x19, x20, [sp, #16]
  405ce0:	mov	x19, x1
  405ce4:	cset	x1, ne  // ne = any
  405ce8:	stp	x21, x22, [sp, #32]
  405cec:	tbnz	x2, #60, 405df4 <ferror@plt+0x3df4>
  405cf0:	cbnz	x1, 405df4 <ferror@plt+0x3df4>
  405cf4:	mov	x20, x0
  405cf8:	lsl	x0, x2, #3
  405cfc:	mov	x21, x2
  405d00:	mov	x22, x3
  405d04:	cmp	x0, #0xfa0
  405d08:	b.hi	405dec <ferror@plt+0x3dec>  // b.pmore
  405d0c:	add	x0, x0, #0x2e
  405d10:	and	x0, x0, #0xfffffffffffffff0
  405d14:	sub	sp, sp, x0
  405d18:	add	x1, sp, #0x1f
  405d1c:	and	x0, x1, #0xffffffffffffffe0
  405d20:	cbz	x0, 405df4 <ferror@plt+0x3df4>
  405d24:	mov	x1, #0x1                   	// #1
  405d28:	str	x1, [x0, #8]
  405d2c:	cmp	x21, #0x2
  405d30:	b.ls	405d80 <ferror@plt+0x3d80>  // b.plast
  405d34:	sub	x7, x19, #0x1
  405d38:	mov	x4, #0x0                   	// #0
  405d3c:	mov	x6, #0x2                   	// #2
  405d40:	ldrb	w1, [x7, x6]
  405d44:	ldrb	w2, [x19, x4]
  405d48:	cmp	w2, w1
  405d4c:	b.eq	405d68 <ferror@plt+0x3d68>  // b.none
  405d50:	cbz	x4, 405e18 <ferror@plt+0x3e18>
  405d54:	ldr	x5, [x0, x4, lsl #3]
  405d58:	sub	x4, x4, x5
  405d5c:	ldrb	w5, [x19, x4]
  405d60:	cmp	w5, w1
  405d64:	b.ne	405d50 <ferror@plt+0x3d50>  // b.any
  405d68:	add	x4, x4, #0x1
  405d6c:	sub	x1, x6, x4
  405d70:	str	x1, [x0, x6, lsl #3]
  405d74:	add	x6, x6, #0x1
  405d78:	cmp	x21, x6
  405d7c:	b.ne	405d40 <ferror@plt+0x3d40>  // b.any
  405d80:	str	xzr, [x22]
  405d84:	ldrb	w4, [x20]
  405d88:	cbz	w4, 405dd0 <ferror@plt+0x3dd0>
  405d8c:	mov	x5, x20
  405d90:	mov	x1, #0x0                   	// #0
  405d94:	b	405db0 <ferror@plt+0x3db0>
  405d98:	cbz	x1, 405e0c <ferror@plt+0x3e0c>
  405d9c:	ldr	x2, [x0, x1, lsl #3]
  405da0:	add	x20, x20, x2
  405da4:	sub	x1, x1, x2
  405da8:	ldrb	w4, [x5]
  405dac:	cbz	w4, 405dd0 <ferror@plt+0x3dd0>
  405db0:	ldrb	w6, [x19, x1]
  405db4:	cmp	w6, w4
  405db8:	b.ne	405d98 <ferror@plt+0x3d98>  // b.any
  405dbc:	add	x1, x1, #0x1
  405dc0:	add	x5, x5, #0x1
  405dc4:	cmp	x21, x1
  405dc8:	b.ne	405da8 <ferror@plt+0x3da8>  // b.any
  405dcc:	str	x20, [x22]
  405dd0:	bl	40a178 <ferror@plt+0x8178>
  405dd4:	mov	sp, x29
  405dd8:	mov	w0, #0x1                   	// #1
  405ddc:	ldp	x19, x20, [sp, #16]
  405de0:	ldp	x21, x22, [sp, #32]
  405de4:	ldp	x29, x30, [sp], #48
  405de8:	ret
  405dec:	bl	40a130 <ferror@plt+0x8130>
  405df0:	cbnz	x0, 405d24 <ferror@plt+0x3d24>
  405df4:	mov	sp, x29
  405df8:	mov	w0, #0x0                   	// #0
  405dfc:	ldp	x19, x20, [sp, #16]
  405e00:	ldp	x21, x22, [sp, #32]
  405e04:	ldp	x29, x30, [sp], #48
  405e08:	ret
  405e0c:	add	x20, x20, #0x1
  405e10:	add	x5, x5, #0x1
  405e14:	b	405da8 <ferror@plt+0x3da8>
  405e18:	mov	x4, #0x0                   	// #0
  405e1c:	str	x6, [x0, x6, lsl #3]
  405e20:	b	405d74 <ferror@plt+0x3d74>
  405e24:	nop
  405e28:	stp	x29, x30, [sp, #-16]!
  405e2c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  405e30:	adrp	x1, 40c000 <ferror@plt+0xa000>
  405e34:	mov	x29, sp
  405e38:	adrp	x0, 40c000 <ferror@plt+0xa000>
  405e3c:	add	x3, x3, #0x620
  405e40:	add	x1, x1, #0x5c8
  405e44:	add	x0, x0, #0x5d8
  405e48:	mov	w2, #0xb3                  	// #179
  405e4c:	bl	401fa0 <__assert_fail@plt>
  405e50:	stp	x29, x30, [sp, #-304]!
  405e54:	mov	x29, sp
  405e58:	stp	x19, x20, [sp, #16]
  405e5c:	stp	x21, x22, [sp, #32]
  405e60:	stp	x23, x24, [sp, #48]
  405e64:	mov	x24, x0
  405e68:	mov	x0, x1
  405e6c:	stp	x25, x26, [sp, #64]
  405e70:	stp	x27, x28, [sp, #80]
  405e74:	mov	x28, x1
  405e78:	str	x2, [x29, #104]
  405e7c:	bl	40a260 <ferror@plt+0x8260>
  405e80:	mov	x2, #0x38                  	// #56
  405e84:	mov	x22, x0
  405e88:	umulh	x0, x0, x2
  405e8c:	mul	x2, x22, x2
  405e90:	cmp	x0, #0x0
  405e94:	cset	x0, ne  // ne = any
  405e98:	tbnz	x2, #63, 406230 <ferror@plt+0x4230>
  405e9c:	cbnz	x0, 406230 <ferror@plt+0x4230>
  405ea0:	lsl	x0, x22, #3
  405ea4:	sub	x0, x0, x22
  405ea8:	lsl	x0, x0, #3
  405eac:	cmp	x0, #0xfa0
  405eb0:	b.hi	406254 <ferror@plt+0x4254>  // b.pmore
  405eb4:	add	x0, x0, #0x2e
  405eb8:	and	x0, x0, #0xfffffffffffffff0
  405ebc:	sub	sp, sp, x0
  405ec0:	add	x20, sp, #0x1f
  405ec4:	and	x20, x20, #0xffffffffffffffe0
  405ec8:	cbz	x20, 406230 <ferror@plt+0x4230>
  405ecc:	strb	wzr, [x29, #112]
  405ed0:	add	x21, x22, x22, lsl #1
  405ed4:	stur	xzr, [x29, #116]
  405ed8:	adrp	x26, 40c000 <ferror@plt+0xa000>
  405edc:	ldrb	w0, [x29, #112]
  405ee0:	mov	x19, x28
  405ee4:	strb	wzr, [x29, #124]
  405ee8:	add	x27, x29, #0x74
  405eec:	str	x28, [x29, #128]
  405ef0:	add	x21, x20, x21, lsl #4
  405ef4:	mov	x25, x20
  405ef8:	add	x26, x26, #0xe30
  405efc:	cbnz	w0, 405f7c <ferror@plt+0x3f7c>
  405f00:	ldrb	w1, [x19]
  405f04:	ubfx	x0, x1, #5, #3
  405f08:	ldr	w0, [x26, x0, lsl #2]
  405f0c:	lsr	w0, w0, w1
  405f10:	tbz	w0, #0, 406260 <ferror@plt+0x4260>
  405f14:	mov	x0, #0x1                   	// #1
  405f18:	str	x0, [x29, #136]
  405f1c:	ldrb	w1, [x19]
  405f20:	strb	w0, [x29, #124]
  405f24:	strb	w0, [x29, #144]
  405f28:	mov	w19, w1
  405f2c:	str	w1, [x29, #148]
  405f30:	cbz	w19, 405fe0 <ferror@plt+0x3fe0>
  405f34:	mov	w3, #0x1                   	// #1
  405f38:	ldp	x1, x2, [x29, #128]
  405f3c:	add	x0, x29, #0x98
  405f40:	cmp	x1, x0
  405f44:	b.eq	406278 <ferror@plt+0x4278>  // b.none
  405f48:	str	x1, [x25]
  405f4c:	str	x2, [x25, #8]
  405f50:	strb	w3, [x25, #16]
  405f54:	cbz	w3, 405f60 <ferror@plt+0x3f60>
  405f58:	ldr	w0, [x29, #148]
  405f5c:	str	w0, [x25, #20]
  405f60:	ldr	x19, [x29, #128]
  405f64:	strb	wzr, [x29, #124]
  405f68:	ldrb	w0, [x29, #112]
  405f6c:	add	x25, x25, #0x30
  405f70:	add	x19, x19, x2
  405f74:	str	x19, [x29, #128]
  405f78:	cbz	w0, 405f00 <ferror@plt+0x3f00>
  405f7c:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  405f80:	mov	x1, x0
  405f84:	mov	x0, x19
  405f88:	bl	408e30 <ferror@plt+0x6e30>
  405f8c:	mov	x2, x0
  405f90:	add	x0, x29, #0x70
  405f94:	mov	x1, x19
  405f98:	add	x3, x29, #0x74
  405f9c:	add	x0, x0, #0x24
  405fa0:	bl	409f98 <ferror@plt+0x7f98>
  405fa4:	str	x0, [x29, #136]
  405fa8:	cmn	x0, #0x1
  405fac:	b.eq	406294 <ferror@plt+0x4294>  // b.none
  405fb0:	cmn	x0, #0x2
  405fb4:	b.eq	4062ac <ferror@plt+0x42ac>  // b.none
  405fb8:	cbz	x0, 4062cc <ferror@plt+0x42cc>
  405fbc:	ldr	w19, [x29, #148]
  405fc0:	mov	w28, #0x1                   	// #1
  405fc4:	add	x0, x29, #0x74
  405fc8:	strb	w28, [x29, #144]
  405fcc:	bl	401dd0 <mbsinit@plt>
  405fd0:	cbz	w0, 405fd8 <ferror@plt+0x3fd8>
  405fd4:	strb	wzr, [x29, #112]
  405fd8:	strb	w28, [x29, #124]
  405fdc:	cbnz	w19, 405f34 <ferror@plt+0x3f34>
  405fe0:	mov	x0, #0x1                   	// #1
  405fe4:	str	x0, [x21, #8]
  405fe8:	cmp	x22, #0x2
  405fec:	add	x25, x20, #0x30
  405ff0:	mov	x19, #0x0                   	// #0
  405ff4:	mov	x27, #0x2                   	// #2
  405ff8:	b.ls	40607c <ferror@plt+0x407c>  // b.plast
  405ffc:	nop
  406000:	ldrb	w26, [x25, #16]
  406004:	add	x1, x19, x19, lsl #1
  406008:	add	x1, x20, x1, lsl #4
  40600c:	cbz	w26, 406040 <ferror@plt+0x4040>
  406010:	ldrb	w0, [x1, #16]
  406014:	cbz	w0, 406040 <ferror@plt+0x4040>
  406018:	ldr	w0, [x1, #20]
  40601c:	ldr	w1, [x25, #20]
  406020:	cmp	w1, w0
  406024:	b.eq	406060 <ferror@plt+0x4060>  // b.none
  406028:	cbz	x19, 406374 <ferror@plt+0x4374>
  40602c:	ldr	x1, [x21, x19, lsl #3]
  406030:	sub	x19, x19, x1
  406034:	add	x1, x19, x19, lsl #1
  406038:	add	x1, x20, x1, lsl #4
  40603c:	cbnz	w26, 406010 <ferror@plt+0x4010>
  406040:	ldr	x0, [x1, #8]
  406044:	ldr	x2, [x25, #8]
  406048:	cmp	x2, x0
  40604c:	b.ne	406028 <ferror@plt+0x4028>  // b.any
  406050:	ldr	x1, [x1]
  406054:	ldr	x0, [x25]
  406058:	bl	401de0 <memcmp@plt>
  40605c:	cbnz	w0, 406028 <ferror@plt+0x4028>
  406060:	add	x19, x19, #0x1
  406064:	sub	x0, x27, x19
  406068:	str	x0, [x21, x27, lsl #3]
  40606c:	add	x27, x27, #0x1
  406070:	add	x25, x25, #0x30
  406074:	cmp	x22, x27
  406078:	b.ne	406000 <ferror@plt+0x4000>  // b.any
  40607c:	ldr	x1, [x29, #104]
  406080:	strb	wzr, [x29, #176]
  406084:	stur	xzr, [x29, #180]
  406088:	add	x27, x29, #0xf4
  40608c:	strb	wzr, [x29, #188]
  406090:	add	x26, x29, #0xb4
  406094:	str	xzr, [x1]
  406098:	mov	w0, #0x0                   	// #0
  40609c:	str	x24, [x29, #192]
  4060a0:	mov	x23, #0x0                   	// #0
  4060a4:	strb	wzr, [x29, #240]
  4060a8:	mov	w25, #0x1                   	// #1
  4060ac:	stur	xzr, [x29, #244]
  4060b0:	strb	wzr, [x29, #252]
  4060b4:	str	x24, [x29, #256]
  4060b8:	cbz	w0, 406498 <ferror@plt+0x4498>
  4060bc:	ldrb	w0, [x29, #272]
  4060c0:	cbnz	w0, 4065ac <ferror@plt+0x45ac>
  4060c4:	add	x0, x23, x23, lsl #1
  4060c8:	add	x0, x20, x0, lsl #4
  4060cc:	ldr	x1, [x0, #8]
  4060d0:	ldr	x19, [x29, #264]
  4060d4:	cmp	x1, x19
  4060d8:	b.eq	4062ec <ferror@plt+0x42ec>  // b.none
  4060dc:	cbnz	x23, 40637c <ferror@plt+0x437c>
  4060e0:	ldrb	w0, [x29, #188]
  4060e4:	cbnz	w0, 406598 <ferror@plt+0x4598>
  4060e8:	ldrb	w0, [x29, #176]
  4060ec:	ldr	x19, [x29, #192]
  4060f0:	cbnz	w0, 4064fc <ferror@plt+0x44fc>
  4060f4:	ldrb	w1, [x19]
  4060f8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4060fc:	add	x0, x0, #0xe30
  406100:	ubfx	x2, x1, #5, #3
  406104:	ldr	w0, [x0, x2, lsl #2]
  406108:	lsr	w0, w0, w1
  40610c:	tbz	w0, #0, 4064ec <ferror@plt+0x44ec>
  406110:	mov	x0, #0x1                   	// #1
  406114:	str	x0, [x29, #200]
  406118:	ldrb	w1, [x19]
  40611c:	strb	w0, [x29, #188]
  406120:	strb	w0, [x29, #208]
  406124:	mov	w19, w1
  406128:	str	w1, [x29, #212]
  40612c:	cbz	w19, 4063f8 <ferror@plt+0x43f8>
  406130:	ldr	x19, [x29, #192]
  406134:	strb	wzr, [x29, #188]
  406138:	ldr	x0, [x29, #200]
  40613c:	strb	wzr, [x29, #252]
  406140:	ldr	x24, [x29, #256]
  406144:	add	x19, x19, x0
  406148:	ldr	x0, [x29, #264]
  40614c:	str	x19, [x29, #192]
  406150:	add	x24, x24, x0
  406154:	ldrb	w0, [x29, #240]
  406158:	str	x24, [x29, #256]
  40615c:	cbz	w0, 406324 <ferror@plt+0x4324>
  406160:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406164:	mov	x1, x0
  406168:	mov	x0, x24
  40616c:	bl	408e30 <ferror@plt+0x6e30>
  406170:	mov	x2, x0
  406174:	add	x0, x29, #0xf0
  406178:	mov	x1, x24
  40617c:	add	x3, x29, #0xf4
  406180:	add	x0, x0, #0x24
  406184:	bl	409f98 <ferror@plt+0x7f98>
  406188:	str	x0, [x29, #264]
  40618c:	cmn	x0, #0x1
  406190:	b.eq	4064d8 <ferror@plt+0x44d8>  // b.none
  406194:	cmn	x0, #0x2
  406198:	b.eq	406560 <ferror@plt+0x4560>  // b.none
  40619c:	cbz	x0, 406578 <ferror@plt+0x4578>
  4061a0:	ldr	w19, [x29, #276]
  4061a4:	add	x0, x29, #0xf4
  4061a8:	strb	w25, [x29, #272]
  4061ac:	bl	401dd0 <mbsinit@plt>
  4061b0:	cbz	w0, 4061b8 <ferror@plt+0x41b8>
  4061b4:	strb	wzr, [x29, #240]
  4061b8:	strb	w25, [x29, #252]
  4061bc:	cbz	w19, 406204 <ferror@plt+0x4204>
  4061c0:	add	x0, x23, x23, lsl #1
  4061c4:	add	x0, x20, x0, lsl #4
  4061c8:	ldrb	w1, [x0, #16]
  4061cc:	cbz	w1, 4060cc <ferror@plt+0x40cc>
  4061d0:	ldr	w0, [x0, #20]
  4061d4:	cmp	w0, w19
  4061d8:	b.ne	4060dc <ferror@plt+0x40dc>  // b.any
  4061dc:	ldp	x24, x19, [x29, #256]
  4061e0:	strb	wzr, [x29, #252]
  4061e4:	add	x23, x23, #0x1
  4061e8:	cmp	x22, x23
  4061ec:	add	x24, x24, x19
  4061f0:	str	x24, [x29, #256]
  4061f4:	b.ne	40631c <ferror@plt+0x431c>  // b.any
  4061f8:	ldr	x1, [x29, #104]
  4061fc:	ldr	x0, [x29, #192]
  406200:	str	x0, [x1]
  406204:	mov	x0, x20
  406208:	bl	40a178 <ferror@plt+0x8178>
  40620c:	mov	sp, x29
  406210:	mov	w0, #0x1                   	// #1
  406214:	ldp	x19, x20, [sp, #16]
  406218:	ldp	x21, x22, [sp, #32]
  40621c:	ldp	x23, x24, [sp, #48]
  406220:	ldp	x25, x26, [sp, #64]
  406224:	ldp	x27, x28, [sp, #80]
  406228:	ldp	x29, x30, [sp], #304
  40622c:	ret
  406230:	mov	sp, x29
  406234:	mov	w0, #0x0                   	// #0
  406238:	ldp	x19, x20, [sp, #16]
  40623c:	ldp	x21, x22, [sp, #32]
  406240:	ldp	x23, x24, [sp, #48]
  406244:	ldp	x25, x26, [sp, #64]
  406248:	ldp	x27, x28, [sp, #80]
  40624c:	ldp	x29, x30, [sp], #304
  406250:	ret
  406254:	bl	40a130 <ferror@plt+0x8130>
  406258:	mov	x20, x0
  40625c:	b	405ec8 <ferror@plt+0x3ec8>
  406260:	mov	x0, x27
  406264:	bl	401dd0 <mbsinit@plt>
  406268:	cbz	w0, 406608 <ferror@plt+0x4608>
  40626c:	mov	w0, #0x1                   	// #1
  406270:	strb	w0, [x29, #112]
  406274:	b	405f7c <ferror@plt+0x3f7c>
  406278:	add	x4, x25, #0x18
  40627c:	mov	x0, x4
  406280:	bl	401b00 <memcpy@plt>
  406284:	ldrb	w3, [x29, #144]
  406288:	ldr	x2, [x29, #136]
  40628c:	str	x0, [x25]
  406290:	b	405f4c <ferror@plt+0x3f4c>
  406294:	mov	x0, #0x1                   	// #1
  406298:	mov	w3, #0x0                   	// #0
  40629c:	strb	w0, [x29, #124]
  4062a0:	str	x0, [x29, #136]
  4062a4:	strb	wzr, [x29, #144]
  4062a8:	b	405f38 <ferror@plt+0x3f38>
  4062ac:	ldr	x0, [x29, #128]
  4062b0:	bl	401b30 <strlen@plt>
  4062b4:	str	x0, [x29, #136]
  4062b8:	mov	w1, #0x1                   	// #1
  4062bc:	mov	w3, #0x0                   	// #0
  4062c0:	strb	w1, [x29, #124]
  4062c4:	strb	wzr, [x29, #144]
  4062c8:	b	405f38 <ferror@plt+0x3f38>
  4062cc:	ldr	x0, [x29, #128]
  4062d0:	mov	x1, #0x1                   	// #1
  4062d4:	str	x1, [x29, #136]
  4062d8:	ldrb	w0, [x0]
  4062dc:	cbnz	w0, 406628 <ferror@plt+0x4628>
  4062e0:	ldr	w19, [x29, #148]
  4062e4:	cbz	w19, 405fc0 <ferror@plt+0x3fc0>
  4062e8:	bl	405e28 <ferror@plt+0x3e28>
  4062ec:	ldr	x0, [x0]
  4062f0:	mov	x2, x19
  4062f4:	ldr	x24, [x29, #256]
  4062f8:	mov	x1, x24
  4062fc:	bl	401de0 <memcmp@plt>
  406300:	cbnz	w0, 4060dc <ferror@plt+0x40dc>
  406304:	add	x24, x24, x19
  406308:	strb	wzr, [x29, #252]
  40630c:	str	x24, [x29, #256]
  406310:	add	x23, x23, #0x1
  406314:	cmp	x22, x23
  406318:	b.eq	4061f8 <ferror@plt+0x41f8>  // b.none
  40631c:	ldrb	w0, [x29, #240]
  406320:	cbnz	w0, 406160 <ferror@plt+0x4160>
  406324:	ldrb	w2, [x24]
  406328:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40632c:	add	x1, x1, #0xe30
  406330:	ubfx	x0, x2, #5, #3
  406334:	ldr	w0, [x1, x0, lsl #2]
  406338:	lsr	w0, w0, w2
  40633c:	tbz	w0, #0, 406360 <ferror@plt+0x4360>
  406340:	mov	x0, #0x1                   	// #1
  406344:	str	x0, [x29, #264]
  406348:	ldrb	w1, [x24]
  40634c:	strb	w0, [x29, #252]
  406350:	mov	w19, w1
  406354:	strb	w0, [x29, #272]
  406358:	str	w1, [x29, #276]
  40635c:	b	4061bc <ferror@plt+0x41bc>
  406360:	mov	x0, x27
  406364:	bl	401dd0 <mbsinit@plt>
  406368:	cbz	w0, 406608 <ferror@plt+0x4608>
  40636c:	strb	w25, [x29, #240]
  406370:	b	406160 <ferror@plt+0x4160>
  406374:	str	x27, [x21, x27, lsl #3]
  406378:	b	40606c <ferror@plt+0x406c>
  40637c:	ldr	x24, [x21, x23, lsl #3]
  406380:	sub	x28, x23, x24
  406384:	cbz	x24, 406490 <ferror@plt+0x4490>
  406388:	ldrb	w0, [x29, #188]
  40638c:	cbz	w0, 4065b4 <ferror@plt+0x45b4>
  406390:	ldrb	w0, [x29, #208]
  406394:	cbnz	w0, 4063fc <ferror@plt+0x43fc>
  406398:	ldr	x19, [x29, #192]
  40639c:	strb	wzr, [x29, #188]
  4063a0:	ldr	x0, [x29, #200]
  4063a4:	subs	x24, x24, #0x1
  4063a8:	add	x19, x19, x0
  4063ac:	str	x19, [x29, #192]
  4063b0:	b.eq	40648c <ferror@plt+0x448c>  // b.none
  4063b4:	ldrb	w0, [x29, #176]
  4063b8:	cbnz	w0, 406418 <ferror@plt+0x4418>
  4063bc:	ldrb	w2, [x19]
  4063c0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4063c4:	add	x1, x1, #0xe30
  4063c8:	ubfx	x0, x2, #5, #3
  4063cc:	ldr	w0, [x1, x0, lsl #2]
  4063d0:	lsr	w0, w0, w2
  4063d4:	tbz	w0, #0, 406408 <ferror@plt+0x4408>
  4063d8:	mov	x0, #0x1                   	// #1
  4063dc:	str	x0, [x29, #200]
  4063e0:	ldrb	w1, [x19]
  4063e4:	strb	w0, [x29, #188]
  4063e8:	strb	w0, [x29, #208]
  4063ec:	mov	w19, w1
  4063f0:	str	w1, [x29, #212]
  4063f4:	cbnz	w19, 406398 <ferror@plt+0x4398>
  4063f8:	bl	401dc0 <abort@plt>
  4063fc:	ldr	w19, [x29, #212]
  406400:	cbnz	w19, 406398 <ferror@plt+0x4398>
  406404:	b	4063f8 <ferror@plt+0x43f8>
  406408:	mov	x0, x26
  40640c:	bl	401dd0 <mbsinit@plt>
  406410:	cbz	w0, 406608 <ferror@plt+0x4608>
  406414:	strb	w25, [x29, #176]
  406418:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40641c:	mov	x1, x0
  406420:	mov	x0, x19
  406424:	bl	408e30 <ferror@plt+0x6e30>
  406428:	mov	x2, x0
  40642c:	add	x0, x29, #0xb0
  406430:	mov	x1, x19
  406434:	add	x3, x29, #0xb4
  406438:	add	x0, x0, #0x24
  40643c:	bl	409f98 <ferror@plt+0x7f98>
  406440:	str	x0, [x29, #200]
  406444:	cmn	x0, #0x1
  406448:	b.eq	40647c <ferror@plt+0x447c>  // b.none
  40644c:	cmn	x0, #0x2
  406450:	b.eq	4064a0 <ferror@plt+0x44a0>  // b.none
  406454:	cbz	x0, 4064b8 <ferror@plt+0x44b8>
  406458:	ldr	w19, [x29, #212]
  40645c:	add	x0, x29, #0xb4
  406460:	strb	w25, [x29, #208]
  406464:	bl	401dd0 <mbsinit@plt>
  406468:	cbz	w0, 406470 <ferror@plt+0x4470>
  40646c:	strb	wzr, [x29, #176]
  406470:	strb	w25, [x29, #188]
  406474:	cbnz	w19, 406398 <ferror@plt+0x4398>
  406478:	b	4063f8 <ferror@plt+0x43f8>
  40647c:	mov	x0, #0x1                   	// #1
  406480:	str	x0, [x29, #200]
  406484:	strb	wzr, [x29, #208]
  406488:	b	406398 <ferror@plt+0x4398>
  40648c:	mov	x23, x28
  406490:	ldrb	w0, [x29, #252]
  406494:	cbnz	w0, 4060bc <ferror@plt+0x40bc>
  406498:	ldr	x24, [x29, #256]
  40649c:	b	40631c <ferror@plt+0x431c>
  4064a0:	ldr	x19, [x29, #192]
  4064a4:	mov	x0, x19
  4064a8:	bl	401b30 <strlen@plt>
  4064ac:	str	x0, [x29, #200]
  4064b0:	strb	wzr, [x29, #208]
  4064b4:	b	40639c <ferror@plt+0x439c>
  4064b8:	ldr	x19, [x29, #192]
  4064bc:	mov	x0, #0x1                   	// #1
  4064c0:	str	x0, [x29, #200]
  4064c4:	ldrb	w0, [x19]
  4064c8:	cbnz	w0, 406628 <ferror@plt+0x4628>
  4064cc:	ldr	w19, [x29, #212]
  4064d0:	cbz	w19, 40645c <ferror@plt+0x445c>
  4064d4:	bl	405e28 <ferror@plt+0x3e28>
  4064d8:	mov	x0, #0x1                   	// #1
  4064dc:	strb	w0, [x29, #252]
  4064e0:	str	x0, [x29, #264]
  4064e4:	strb	wzr, [x29, #272]
  4064e8:	b	4060c4 <ferror@plt+0x40c4>
  4064ec:	mov	x0, x26
  4064f0:	bl	401dd0 <mbsinit@plt>
  4064f4:	cbz	w0, 406608 <ferror@plt+0x4608>
  4064f8:	strb	w25, [x29, #176]
  4064fc:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406500:	mov	x1, x0
  406504:	mov	x0, x19
  406508:	bl	408e30 <ferror@plt+0x6e30>
  40650c:	mov	x2, x0
  406510:	add	x0, x29, #0xb0
  406514:	mov	x1, x19
  406518:	add	x3, x29, #0xb4
  40651c:	add	x0, x0, #0x24
  406520:	bl	409f98 <ferror@plt+0x7f98>
  406524:	str	x0, [x29, #200]
  406528:	cmn	x0, #0x1
  40652c:	b.eq	4065bc <ferror@plt+0x45bc>  // b.none
  406530:	cmn	x0, #0x2
  406534:	b.eq	4065d0 <ferror@plt+0x45d0>  // b.none
  406538:	cbz	x0, 4065e8 <ferror@plt+0x45e8>
  40653c:	ldr	w19, [x29, #212]
  406540:	add	x0, x29, #0xb4
  406544:	strb	w25, [x29, #208]
  406548:	bl	401dd0 <mbsinit@plt>
  40654c:	cbz	w0, 406554 <ferror@plt+0x4554>
  406550:	strb	wzr, [x29, #176]
  406554:	strb	w25, [x29, #188]
  406558:	cbnz	w19, 406130 <ferror@plt+0x4130>
  40655c:	b	4063f8 <ferror@plt+0x43f8>
  406560:	ldr	x0, [x29, #256]
  406564:	bl	401b30 <strlen@plt>
  406568:	strb	w25, [x29, #252]
  40656c:	str	x0, [x29, #264]
  406570:	strb	wzr, [x29, #272]
  406574:	b	4060c4 <ferror@plt+0x40c4>
  406578:	ldr	x24, [x29, #256]
  40657c:	mov	x0, #0x1                   	// #1
  406580:	str	x0, [x29, #264]
  406584:	ldrb	w0, [x24]
  406588:	cbnz	w0, 406628 <ferror@plt+0x4628>
  40658c:	ldr	w19, [x29, #276]
  406590:	cbz	w19, 4061a4 <ferror@plt+0x41a4>
  406594:	bl	405e28 <ferror@plt+0x3e28>
  406598:	ldrb	w0, [x29, #208]
  40659c:	cbz	w0, 406130 <ferror@plt+0x4130>
  4065a0:	ldr	w19, [x29, #212]
  4065a4:	cbnz	w19, 406130 <ferror@plt+0x4130>
  4065a8:	b	4063f8 <ferror@plt+0x43f8>
  4065ac:	ldr	w19, [x29, #276]
  4065b0:	b	4061bc <ferror@plt+0x41bc>
  4065b4:	ldr	x19, [x29, #192]
  4065b8:	b	4063b4 <ferror@plt+0x43b4>
  4065bc:	mov	x0, #0x1                   	// #1
  4065c0:	str	x0, [x29, #200]
  4065c4:	strb	wzr, [x29, #208]
  4065c8:	ldr	x19, [x29, #192]
  4065cc:	b	406134 <ferror@plt+0x4134>
  4065d0:	ldr	x19, [x29, #192]
  4065d4:	mov	x0, x19
  4065d8:	bl	401b30 <strlen@plt>
  4065dc:	str	x0, [x29, #200]
  4065e0:	strb	wzr, [x29, #208]
  4065e4:	b	406134 <ferror@plt+0x4134>
  4065e8:	ldr	x19, [x29, #192]
  4065ec:	mov	x0, #0x1                   	// #1
  4065f0:	str	x0, [x29, #200]
  4065f4:	ldrb	w0, [x19]
  4065f8:	cbnz	w0, 406628 <ferror@plt+0x4628>
  4065fc:	ldr	w19, [x29, #212]
  406600:	cbz	w19, 406540 <ferror@plt+0x4540>
  406604:	bl	405e28 <ferror@plt+0x3e28>
  406608:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40660c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406610:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406614:	add	x3, x3, #0x620
  406618:	add	x1, x1, #0x5c8
  40661c:	add	x0, x0, #0x5f0
  406620:	mov	w2, #0x96                  	// #150
  406624:	bl	401fa0 <__assert_fail@plt>
  406628:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40662c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  406630:	adrp	x0, 40c000 <ferror@plt+0xa000>
  406634:	add	x3, x3, #0x620
  406638:	add	x1, x1, #0x5c8
  40663c:	add	x0, x0, #0x608
  406640:	mov	w2, #0xb2                  	// #178
  406644:	bl	401fa0 <__assert_fail@plt>
  406648:	stp	x29, x30, [sp, #-448]!
  40664c:	mov	x29, sp
  406650:	stp	x21, x22, [sp, #32]
  406654:	mov	x21, x0
  406658:	stp	x23, x24, [sp, #48]
  40665c:	mov	x24, x1
  406660:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406664:	cmp	x0, #0x1
  406668:	b.hi	406788 <ferror@plt+0x4788>  // b.pmore
  40666c:	stp	x25, x26, [sp, #64]
  406670:	mov	x0, x21
  406674:	ldrb	w25, [x24]
  406678:	cbz	w25, 406a90 <ferror@plt+0x4a90>
  40667c:	stp	x19, x20, [sp, #16]
  406680:	ldrb	w20, [x21]
  406684:	cbz	w20, 40676c <ferror@plt+0x476c>
  406688:	mov	x26, x24
  40668c:	mov	x22, #0x0                   	// #0
  406690:	mov	x2, #0x0                   	// #0
  406694:	mov	w0, #0x1                   	// #1
  406698:	stp	x27, x28, [sp, #80]
  40669c:	mov	x27, #0x0                   	// #0
  4066a0:	b	4066f8 <ferror@plt+0x46f8>
  4066a4:	cbz	x26, 4066c4 <ferror@plt+0x46c4>
  4066a8:	mov	x0, x26
  4066ac:	sub	x1, x19, x27
  4066b0:	bl	401b70 <strnlen@plt>
  4066b4:	add	x26, x26, x0
  4066b8:	ldrb	w0, [x26]
  4066bc:	cbnz	w0, 406a84 <ferror@plt+0x4a84>
  4066c0:	mov	x27, x19
  4066c4:	mov	x0, x24
  4066c8:	bl	401b30 <strlen@plt>
  4066cc:	add	x3, sp, #0x180
  4066d0:	mov	x2, x0
  4066d4:	mov	x1, x24
  4066d8:	mov	x0, x23
  4066dc:	bl	405cd0 <ferror@plt+0x3cd0>
  4066e0:	ands	w0, w0, #0xff
  4066e4:	b.ne	4071b0 <ferror@plt+0x51b0>  // b.any
  4066e8:	ldrb	w20, [x23]
  4066ec:	mov	x26, #0x0                   	// #0
  4066f0:	mov	x21, x23
  4066f4:	mov	x2, x19
  4066f8:	add	x22, x22, #0x1
  4066fc:	cmp	w25, w20
  406700:	add	x19, x2, #0x1
  406704:	add	x23, x21, #0x1
  406708:	b.eq	406738 <ferror@plt+0x4738>  // b.none
  40670c:	ldrb	w20, [x23]
  406710:	cbz	w20, 406768 <ferror@plt+0x4768>
  406714:	cmp	x22, #0x9
  406718:	cset	w1, hi  // hi = pmore
  40671c:	ands	w21, w0, w1
  406720:	b.eq	4066f0 <ferror@plt+0x46f0>  // b.none
  406724:	add	x0, x22, x22, lsl #2
  406728:	cmp	x19, x0
  40672c:	b.cs	4066a4 <ferror@plt+0x46a4>  // b.hs, b.nlast
  406730:	mov	w0, w21
  406734:	b	4066f0 <ferror@plt+0x46f0>
  406738:	ldrb	w1, [x24, #1]
  40673c:	cbz	w1, 406fd0 <ferror@plt+0x4fd0>
  406740:	sub	x4, x21, x2
  406744:	sub	x3, x24, x2
  406748:	b	406760 <ferror@plt+0x4760>
  40674c:	add	x19, x19, #0x1
  406750:	cmp	w2, w1
  406754:	b.ne	40670c <ferror@plt+0x470c>  // b.any
  406758:	ldrb	w1, [x3, x19]
  40675c:	cbz	w1, 406fd0 <ferror@plt+0x4fd0>
  406760:	ldrb	w2, [x4, x19]
  406764:	cbnz	w2, 40674c <ferror@plt+0x474c>
  406768:	ldp	x27, x28, [sp, #80]
  40676c:	mov	x0, #0x0                   	// #0
  406770:	ldp	x19, x20, [sp, #16]
  406774:	ldp	x25, x26, [sp, #64]
  406778:	ldp	x21, x22, [sp, #32]
  40677c:	ldp	x23, x24, [sp, #48]
  406780:	ldp	x29, x30, [sp], #448
  406784:	ret
  406788:	stp	x19, x20, [sp, #16]
  40678c:	adrp	x23, 40c000 <ferror@plt+0xa000>
  406790:	add	x23, x23, #0xe30
  406794:	ldrb	w1, [x24]
  406798:	add	x19, sp, #0x84
  40679c:	strb	wzr, [sp, #128]
  4067a0:	stur	xzr, [sp, #132]
  4067a4:	ubfx	x0, x1, #5, #3
  4067a8:	strb	wzr, [sp, #140]
  4067ac:	str	x24, [sp, #144]
  4067b0:	ldr	w0, [x23, x0, lsl #2]
  4067b4:	lsr	w0, w0, w1
  4067b8:	tbz	w0, #0, 407064 <ferror@plt+0x5064>
  4067bc:	mov	x0, #0x1                   	// #1
  4067c0:	strb	w0, [sp, #140]
  4067c4:	str	x0, [sp, #152]
  4067c8:	mov	w19, w1
  4067cc:	strb	w0, [sp, #160]
  4067d0:	str	w1, [sp, #164]
  4067d4:	cbz	w19, 406aa4 <ferror@plt+0x4aa4>
  4067d8:	stp	x25, x26, [sp, #64]
  4067dc:	stp	x27, x28, [sp, #80]
  4067e0:	mov	w0, #0x1                   	// #1
  4067e4:	str	w0, [sp, #116]
  4067e8:	add	x0, sp, #0x200
  4067ec:	strb	wzr, [sp, #256]
  4067f0:	add	x27, sp, #0x144
  4067f4:	str	xzr, [sp, #120]
  4067f8:	add	x25, sp, #0x184
  4067fc:	stur	xzr, [x0, #-252]
  406800:	mov	x22, x21
  406804:	ldrb	w0, [sp, #256]
  406808:	add	x20, sp, #0x100
  40680c:	strb	wzr, [sp, #192]
  406810:	mov	x26, #0x0                   	// #0
  406814:	stur	xzr, [sp, #196]
  406818:	mov	x19, #0x0                   	// #0
  40681c:	strb	wzr, [sp, #204]
  406820:	str	x24, [sp, #208]
  406824:	strb	wzr, [sp, #268]
  406828:	str	x21, [sp, #272]
  40682c:	cbnz	w0, 406aec <ferror@plt+0x4aec>
  406830:	ldrb	w1, [x22]
  406834:	ubfx	x0, x1, #5, #3
  406838:	ldr	w0, [x23, x0, lsl #2]
  40683c:	lsr	w0, w0, w1
  406840:	tbz	w0, #0, 406d10 <ferror@plt+0x4d10>
  406844:	mov	x0, #0x1                   	// #1
  406848:	str	x0, [sp, #280]
  40684c:	ldrb	w1, [x22]
  406850:	strb	w0, [sp, #268]
  406854:	mov	w22, w1
  406858:	strb	w0, [sp, #288]
  40685c:	str	w1, [sp, #292]
  406860:	cbz	w22, 406bd0 <ferror@plt+0x4bd0>
  406864:	cmp	x26, #0x9
  406868:	ldr	w1, [sp, #116]
  40686c:	cset	w0, hi  // hi = pmore
  406870:	ands	w0, w1, w0
  406874:	b.eq	406d08 <ferror@plt+0x4d08>  // b.none
  406878:	add	x1, x26, x26, lsl #2
  40687c:	cmp	x19, x1
  406880:	b.cs	406d34 <ferror@plt+0x4d34>  // b.hs, b.nlast
  406884:	add	x19, x19, #0x1
  406888:	str	w0, [sp, #116]
  40688c:	ldrb	w0, [sp, #160]
  406890:	cbz	w0, 406c4c <ferror@plt+0x4c4c>
  406894:	ldr	w0, [sp, #164]
  406898:	ldr	w1, [sp, #292]
  40689c:	cmp	w1, w0
  4068a0:	b.ne	406acc <ferror@plt+0x4acc>  // b.any
  4068a4:	ldrb	w6, [x24]
  4068a8:	ldp	x2, x0, [sp, #272]
  4068ac:	str	x0, [sp, #344]
  4068b0:	ldp	x4, x5, [sp, #256]
  4068b4:	ubfx	x0, x6, #5, #3
  4068b8:	ldr	x1, [sp, #344]
  4068bc:	stp	x4, x5, [sp, #320]
  4068c0:	ldr	w0, [x23, x0, lsl #2]
  4068c4:	add	x1, x1, x2
  4068c8:	strb	wzr, [sp, #384]
  4068cc:	strb	wzr, [sp, #396]
  4068d0:	str	x24, [sp, #400]
  4068d4:	lsr	w0, w0, w6
  4068d8:	ldp	x4, x5, [sp, #288]
  4068dc:	str	xzr, [x25]
  4068e0:	ldp	x2, x3, [sp, #304]
  4068e4:	strb	wzr, [sp, #332]
  4068e8:	str	x1, [sp, #336]
  4068ec:	stp	x4, x5, [sp, #352]
  4068f0:	stp	x2, x3, [sp, #368]
  4068f4:	tbz	w0, #0, 406ff0 <ferror@plt+0x4ff0>
  4068f8:	mov	w28, w6
  4068fc:	mov	x0, #0x1                   	// #1
  406900:	strb	w0, [sp, #396]
  406904:	str	x0, [sp, #408]
  406908:	strb	w0, [sp, #416]
  40690c:	str	w6, [sp, #420]
  406910:	cbz	w28, 407284 <ferror@plt+0x5284>
  406914:	ldr	x28, [sp, #400]
  406918:	add	x1, sp, #0x1a4
  40691c:	ldr	x0, [sp, #408]
  406920:	str	x1, [sp, #104]
  406924:	strb	wzr, [sp, #396]
  406928:	add	x19, x19, #0x1
  40692c:	add	x28, x28, x0
  406930:	ldrb	w0, [sp, #384]
  406934:	str	x28, [sp, #400]
  406938:	mov	w22, #0x1                   	// #1
  40693c:	mov	x20, #0x1                   	// #1
  406940:	cbnz	w0, 406a08 <ferror@plt+0x4a08>
  406944:	nop
  406948:	ldrb	w1, [x28]
  40694c:	ubfx	x0, x1, #5, #3
  406950:	ldr	w0, [x23, x0, lsl #2]
  406954:	lsr	w0, w0, w1
  406958:	tbz	w0, #0, 406c00 <ferror@plt+0x4c00>
  40695c:	str	x20, [sp, #408]
  406960:	ldrb	w0, [x28]
  406964:	strb	w20, [sp, #396]
  406968:	strb	w20, [sp, #416]
  40696c:	mov	w28, w0
  406970:	str	w0, [sp, #420]
  406974:	cbz	w28, 406a64 <ferror@plt+0x4a64>
  406978:	ldrb	w0, [sp, #332]
  40697c:	cbnz	w0, 406bf0 <ferror@plt+0x4bf0>
  406980:	ldrb	w0, [sp, #320]
  406984:	ldr	x28, [sp, #336]
  406988:	cbnz	w0, 406b74 <ferror@plt+0x4b74>
  40698c:	ldrb	w1, [x28]
  406990:	ubfx	x0, x1, #5, #3
  406994:	ldr	w0, [x23, x0, lsl #2]
  406998:	lsr	w0, w0, w1
  40699c:	tbz	w0, #0, 406b64 <ferror@plt+0x4b64>
  4069a0:	str	x20, [sp, #344]
  4069a4:	ldrb	w0, [x28]
  4069a8:	strb	w20, [sp, #332]
  4069ac:	mov	w28, w0
  4069b0:	strb	w20, [sp, #352]
  4069b4:	str	w0, [sp, #356]
  4069b8:	cbz	w28, 406bd0 <ferror@plt+0x4bd0>
  4069bc:	ldrb	w0, [sp, #416]
  4069c0:	cbz	w0, 406abc <ferror@plt+0x4abc>
  4069c4:	ldr	w0, [sp, #420]
  4069c8:	cmp	w0, w28
  4069cc:	cset	w0, ne  // ne = any
  4069d0:	add	x1, x19, #0x1
  4069d4:	cbnz	w0, 406acc <ferror@plt+0x4acc>
  4069d8:	mov	x19, x1
  4069dc:	strb	wzr, [sp, #332]
  4069e0:	ldp	x0, x1, [sp, #336]
  4069e4:	strb	wzr, [sp, #396]
  4069e8:	ldr	x28, [sp, #400]
  4069ec:	add	x0, x0, x1
  4069f0:	str	x0, [sp, #336]
  4069f4:	ldr	x1, [sp, #408]
  4069f8:	ldrb	w0, [sp, #384]
  4069fc:	add	x28, x28, x1
  406a00:	str	x28, [sp, #400]
  406a04:	cbz	w0, 406948 <ferror@plt+0x4948>
  406a08:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406a0c:	mov	x1, x0
  406a10:	mov	x0, x28
  406a14:	bl	408e30 <ferror@plt+0x6e30>
  406a18:	mov	x2, x0
  406a1c:	mov	x3, x25
  406a20:	ldr	x0, [sp, #104]
  406a24:	mov	x1, x28
  406a28:	bl	409f98 <ferror@plt+0x7f98>
  406a2c:	str	x0, [sp, #408]
  406a30:	cmn	x0, #0x1
  406a34:	b.eq	406c64 <ferror@plt+0x4c64>  // b.none
  406a38:	cmn	x0, #0x2
  406a3c:	b.eq	406c74 <ferror@plt+0x4c74>  // b.none
  406a40:	cbz	x0, 406cb4 <ferror@plt+0x4cb4>
  406a44:	ldr	w28, [sp, #420]
  406a48:	mov	x0, x25
  406a4c:	strb	w22, [sp, #416]
  406a50:	bl	401dd0 <mbsinit@plt>
  406a54:	cbz	w0, 406a5c <ferror@plt+0x4a5c>
  406a58:	strb	wzr, [sp, #384]
  406a5c:	strb	w22, [sp, #396]
  406a60:	cbnz	w28, 406978 <ferror@plt+0x4978>
  406a64:	ldp	x19, x20, [sp, #16]
  406a68:	ldp	x21, x22, [sp, #32]
  406a6c:	ldp	x23, x24, [sp, #48]
  406a70:	ldp	x25, x26, [sp, #64]
  406a74:	ldp	x27, x28, [sp, #80]
  406a78:	ldr	x0, [sp, #272]
  406a7c:	ldp	x29, x30, [sp], #448
  406a80:	ret
  406a84:	mov	w0, w21
  406a88:	mov	x27, x19
  406a8c:	b	4066f0 <ferror@plt+0x46f0>
  406a90:	ldp	x21, x22, [sp, #32]
  406a94:	ldp	x23, x24, [sp, #48]
  406a98:	ldp	x25, x26, [sp, #64]
  406a9c:	ldp	x29, x30, [sp], #448
  406aa0:	ret
  406aa4:	mov	x0, x21
  406aa8:	ldp	x19, x20, [sp, #16]
  406aac:	b	406778 <ferror@plt+0x4778>
  406ab0:	strb	w20, [sp, #332]
  406ab4:	str	x20, [sp, #344]
  406ab8:	strb	wzr, [sp, #352]
  406abc:	ldr	x2, [sp, #344]
  406ac0:	ldr	x0, [sp, #408]
  406ac4:	cmp	x2, x0
  406ac8:	b.eq	406b4c <ferror@plt+0x4b4c>  // b.none
  406acc:	ldp	x22, x20, [sp, #272]
  406ad0:	add	x22, x22, x20
  406ad4:	ldrb	w0, [sp, #256]
  406ad8:	add	x26, x26, #0x1
  406adc:	strb	wzr, [sp, #268]
  406ae0:	add	x20, sp, #0x100
  406ae4:	str	x22, [sp, #272]
  406ae8:	cbz	w0, 406830 <ferror@plt+0x4830>
  406aec:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406af0:	mov	x1, x0
  406af4:	mov	x0, x22
  406af8:	bl	408e30 <ferror@plt+0x6e30>
  406afc:	mov	x1, x22
  406b00:	mov	x2, x0
  406b04:	add	x3, x20, #0x4
  406b08:	add	x0, x20, #0x24
  406b0c:	bl	409f98 <ferror@plt+0x7f98>
  406b10:	str	x0, [sp, #280]
  406b14:	cmn	x0, #0x1
  406b18:	b.eq	406c14 <ferror@plt+0x4c14>  // b.none
  406b1c:	cmn	x0, #0x2
  406b20:	b.eq	406f94 <ferror@plt+0x4f94>  // b.none
  406b24:	cbz	x0, 406fb0 <ferror@plt+0x4fb0>
  406b28:	ldr	w22, [sp, #292]
  406b2c:	add	x0, x20, #0x4
  406b30:	mov	w20, #0x1                   	// #1
  406b34:	strb	w20, [sp, #288]
  406b38:	bl	401dd0 <mbsinit@plt>
  406b3c:	cbz	w0, 406b44 <ferror@plt+0x4b44>
  406b40:	strb	wzr, [sp, #256]
  406b44:	strb	w20, [sp, #268]
  406b48:	b	406860 <ferror@plt+0x4860>
  406b4c:	ldr	x0, [sp, #336]
  406b50:	ldr	x1, [sp, #400]
  406b54:	bl	401de0 <memcmp@plt>
  406b58:	cmp	w0, #0x0
  406b5c:	cset	w0, ne  // ne = any
  406b60:	b	4069d0 <ferror@plt+0x49d0>
  406b64:	mov	x0, x27
  406b68:	bl	401dd0 <mbsinit@plt>
  406b6c:	cbz	w0, 40723c <ferror@plt+0x523c>
  406b70:	strb	w22, [sp, #320]
  406b74:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406b78:	mov	x1, x0
  406b7c:	mov	x0, x28
  406b80:	bl	408e30 <ferror@plt+0x6e30>
  406b84:	mov	x3, x27
  406b88:	mov	x2, x0
  406b8c:	mov	x1, x28
  406b90:	add	x0, sp, #0x164
  406b94:	bl	409f98 <ferror@plt+0x7f98>
  406b98:	str	x0, [sp, #344]
  406b9c:	cmn	x0, #0x1
  406ba0:	b.eq	406ab0 <ferror@plt+0x4ab0>  // b.none
  406ba4:	cmn	x0, #0x2
  406ba8:	b.eq	406c8c <ferror@plt+0x4c8c>  // b.none
  406bac:	cbz	x0, 406cd0 <ferror@plt+0x4cd0>
  406bb0:	ldr	w28, [sp, #356]
  406bb4:	mov	x0, x27
  406bb8:	strb	w22, [sp, #352]
  406bbc:	bl	401dd0 <mbsinit@plt>
  406bc0:	cbz	w0, 406bc8 <ferror@plt+0x4bc8>
  406bc4:	strb	wzr, [sp, #320]
  406bc8:	strb	w22, [sp, #332]
  406bcc:	cbnz	w28, 4069bc <ferror@plt+0x49bc>
  406bd0:	mov	x0, #0x0                   	// #0
  406bd4:	ldp	x19, x20, [sp, #16]
  406bd8:	ldp	x21, x22, [sp, #32]
  406bdc:	ldp	x23, x24, [sp, #48]
  406be0:	ldp	x25, x26, [sp, #64]
  406be4:	ldp	x27, x28, [sp, #80]
  406be8:	ldp	x29, x30, [sp], #448
  406bec:	ret
  406bf0:	ldrb	w0, [sp, #352]
  406bf4:	cbz	w0, 406abc <ferror@plt+0x4abc>
  406bf8:	ldr	w28, [sp, #356]
  406bfc:	b	4069b8 <ferror@plt+0x49b8>
  406c00:	mov	x0, x25
  406c04:	bl	401dd0 <mbsinit@plt>
  406c08:	cbz	w0, 40723c <ferror@plt+0x523c>
  406c0c:	strb	w22, [sp, #384]
  406c10:	b	406a08 <ferror@plt+0x4a08>
  406c14:	mov	x0, #0x1                   	// #1
  406c18:	strb	w0, [sp, #268]
  406c1c:	str	x0, [sp, #280]
  406c20:	strb	wzr, [sp, #288]
  406c24:	cmp	x26, #0x9
  406c28:	ldr	w1, [sp, #116]
  406c2c:	cset	w0, hi  // hi = pmore
  406c30:	ands	w0, w1, w0
  406c34:	b.eq	406d2c <ferror@plt+0x4d2c>  // b.none
  406c38:	add	x1, x26, x26, lsl #2
  406c3c:	cmp	x19, x1
  406c40:	b.cs	406d34 <ferror@plt+0x4d34>  // b.hs, b.nlast
  406c44:	add	x19, x19, #0x1
  406c48:	str	w0, [sp, #116]
  406c4c:	ldr	x0, [sp, #152]
  406c50:	ldr	x20, [sp, #280]
  406c54:	cmp	x20, x0
  406c58:	b.eq	406cec <ferror@plt+0x4cec>  // b.none
  406c5c:	ldr	x22, [sp, #272]
  406c60:	b	406ad0 <ferror@plt+0x4ad0>
  406c64:	strb	w20, [sp, #396]
  406c68:	str	x20, [sp, #408]
  406c6c:	strb	wzr, [sp, #416]
  406c70:	b	406978 <ferror@plt+0x4978>
  406c74:	ldr	x0, [sp, #400]
  406c78:	bl	401b30 <strlen@plt>
  406c7c:	strb	w22, [sp, #396]
  406c80:	str	x0, [sp, #408]
  406c84:	strb	wzr, [sp, #416]
  406c88:	b	406978 <ferror@plt+0x4978>
  406c8c:	ldr	x0, [sp, #336]
  406c90:	bl	401b30 <strlen@plt>
  406c94:	str	x0, [sp, #344]
  406c98:	ldr	x0, [sp, #408]
  406c9c:	strb	w22, [sp, #332]
  406ca0:	ldr	x2, [sp, #344]
  406ca4:	strb	wzr, [sp, #352]
  406ca8:	cmp	x2, x0
  406cac:	b.ne	406acc <ferror@plt+0x4acc>  // b.any
  406cb0:	b	406b4c <ferror@plt+0x4b4c>
  406cb4:	ldr	x0, [sp, #400]
  406cb8:	str	x20, [sp, #408]
  406cbc:	ldrb	w0, [x0]
  406cc0:	cbnz	w0, 407264 <ferror@plt+0x5264>
  406cc4:	ldr	w28, [sp, #420]
  406cc8:	cbz	w28, 406a48 <ferror@plt+0x4a48>
  406ccc:	bl	405e28 <ferror@plt+0x3e28>
  406cd0:	ldr	x0, [sp, #336]
  406cd4:	str	x20, [sp, #344]
  406cd8:	ldrb	w0, [x0]
  406cdc:	cbnz	w0, 407264 <ferror@plt+0x5264>
  406ce0:	ldr	w28, [sp, #356]
  406ce4:	cbz	w28, 406bb4 <ferror@plt+0x4bb4>
  406ce8:	bl	405e28 <ferror@plt+0x3e28>
  406cec:	ldr	x1, [sp, #144]
  406cf0:	mov	x2, x20
  406cf4:	ldr	x22, [sp, #272]
  406cf8:	mov	x0, x22
  406cfc:	bl	401de0 <memcmp@plt>
  406d00:	cbnz	w0, 406ad0 <ferror@plt+0x4ad0>
  406d04:	b	4068a4 <ferror@plt+0x48a4>
  406d08:	add	x19, x19, #0x1
  406d0c:	b	40688c <ferror@plt+0x488c>
  406d10:	add	x20, sp, #0x100
  406d14:	add	x0, x20, #0x4
  406d18:	bl	401dd0 <mbsinit@plt>
  406d1c:	cbz	w0, 40723c <ferror@plt+0x523c>
  406d20:	mov	w0, #0x1                   	// #1
  406d24:	strb	w0, [sp, #256]
  406d28:	b	406aec <ferror@plt+0x4aec>
  406d2c:	add	x19, x19, #0x1
  406d30:	b	406c4c <ferror@plt+0x4c4c>
  406d34:	ldr	x0, [sp, #120]
  406d38:	subs	x22, x19, x0
  406d3c:	ldrb	w0, [sp, #204]
  406d40:	b.eq	407218 <ferror@plt+0x5218>  // b.none
  406d44:	cbz	w0, 4070f0 <ferror@plt+0x50f0>
  406d48:	ldrb	w0, [sp, #224]
  406d4c:	cbnz	w0, 406ddc <ferror@plt+0x4ddc>
  406d50:	ldr	x20, [sp, #208]
  406d54:	strb	wzr, [sp, #204]
  406d58:	ldr	x0, [sp, #216]
  406d5c:	subs	x22, x22, #0x1
  406d60:	add	x20, x20, x0
  406d64:	str	x20, [sp, #208]
  406d68:	mov	x3, x20
  406d6c:	b.eq	406ea8 <ferror@plt+0x4ea8>  // b.none
  406d70:	ldrb	w0, [sp, #192]
  406d74:	add	x28, sp, #0xc0
  406d78:	cbnz	w0, 406e00 <ferror@plt+0x4e00>
  406d7c:	ldrb	w1, [x20]
  406d80:	ubfx	x0, x1, #5, #3
  406d84:	ldr	w0, [x23, x0, lsl #2]
  406d88:	lsr	w0, w0, w1
  406d8c:	tbz	w0, #0, 406de8 <ferror@plt+0x4de8>
  406d90:	mov	x0, #0x1                   	// #1
  406d94:	str	x0, [sp, #216]
  406d98:	ldrb	w1, [x20]
  406d9c:	strb	w0, [sp, #204]
  406da0:	strb	w0, [sp, #224]
  406da4:	mov	w20, w1
  406da8:	str	w1, [sp, #228]
  406dac:	cbnz	w20, 406d50 <ferror@plt+0x4d50>
  406db0:	ldrb	w0, [sp, #204]
  406db4:	cbz	w0, 40722c <ferror@plt+0x522c>
  406db8:	add	x2, sp, #0x180
  406dbc:	mov	x1, x24
  406dc0:	mov	x0, x21
  406dc4:	bl	405e50 <ferror@plt+0x3e50>
  406dc8:	ands	w0, w0, #0xff
  406dcc:	str	w0, [sp, #116]
  406dd0:	b.ne	4071b0 <ferror@plt+0x51b0>  // b.any
  406dd4:	ldrb	w1, [sp, #288]
  406dd8:	b	406f60 <ferror@plt+0x4f60>
  406ddc:	ldr	w20, [sp, #228]
  406de0:	cbnz	w20, 406d50 <ferror@plt+0x4d50>
  406de4:	b	406db0 <ferror@plt+0x4db0>
  406de8:	add	x28, sp, #0xc0
  406dec:	add	x0, x28, #0x4
  406df0:	bl	401dd0 <mbsinit@plt>
  406df4:	cbz	w0, 40723c <ferror@plt+0x523c>
  406df8:	mov	w0, #0x1                   	// #1
  406dfc:	strb	w0, [sp, #192]
  406e00:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406e04:	mov	x1, x0
  406e08:	mov	x0, x20
  406e0c:	bl	408e30 <ferror@plt+0x6e30>
  406e10:	mov	x1, x20
  406e14:	mov	x2, x0
  406e18:	add	x3, x28, #0x4
  406e1c:	add	x0, x28, #0x24
  406e20:	bl	409f98 <ferror@plt+0x7f98>
  406e24:	str	x0, [sp, #216]
  406e28:	cmn	x0, #0x1
  406e2c:	b.eq	406e64 <ferror@plt+0x4e64>  // b.none
  406e30:	cmn	x0, #0x2
  406e34:	b.eq	406e74 <ferror@plt+0x4e74>  // b.none
  406e38:	cbz	x0, 406f74 <ferror@plt+0x4f74>
  406e3c:	ldr	w20, [sp, #228]
  406e40:	add	x0, x28, #0x4
  406e44:	mov	w28, #0x1                   	// #1
  406e48:	strb	w28, [sp, #224]
  406e4c:	bl	401dd0 <mbsinit@plt>
  406e50:	cbz	w0, 406e58 <ferror@plt+0x4e58>
  406e54:	strb	wzr, [sp, #192]
  406e58:	strb	w28, [sp, #204]
  406e5c:	cbnz	w20, 406d50 <ferror@plt+0x4d50>
  406e60:	b	406db0 <ferror@plt+0x4db0>
  406e64:	mov	x0, #0x1                   	// #1
  406e68:	str	x0, [sp, #216]
  406e6c:	strb	wzr, [sp, #224]
  406e70:	b	406d50 <ferror@plt+0x4d50>
  406e74:	ldr	x20, [sp, #208]
  406e78:	mov	x0, x20
  406e7c:	bl	401b30 <strlen@plt>
  406e80:	str	x0, [sp, #216]
  406e84:	subs	x22, x22, #0x1
  406e88:	strb	wzr, [sp, #204]
  406e8c:	ldr	x0, [sp, #216]
  406e90:	strb	wzr, [sp, #224]
  406e94:	add	x20, x20, x0
  406e98:	str	x20, [sp, #208]
  406e9c:	mov	x3, x20
  406ea0:	b.ne	406d70 <ferror@plt+0x4d70>  // b.any
  406ea4:	nop
  406ea8:	ldrb	w0, [sp, #192]
  406eac:	add	x28, sp, #0xc0
  406eb0:	cbnz	w0, 406ee8 <ferror@plt+0x4ee8>
  406eb4:	ldrb	w1, [x3]
  406eb8:	ubfx	x0, x1, #5, #3
  406ebc:	ldr	w0, [x23, x0, lsl #2]
  406ec0:	lsr	w0, w0, w1
  406ec4:	tbnz	w0, #0, 40714c <ferror@plt+0x514c>
  406ec8:	add	x28, sp, #0xc0
  406ecc:	str	x3, [sp, #104]
  406ed0:	add	x0, x28, #0x4
  406ed4:	bl	401dd0 <mbsinit@plt>
  406ed8:	cbz	w0, 40723c <ferror@plt+0x523c>
  406edc:	ldr	x3, [sp, #104]
  406ee0:	mov	w0, #0x1                   	// #1
  406ee4:	strb	w0, [sp, #192]
  406ee8:	str	x3, [sp, #104]
  406eec:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  406ef0:	ldr	x3, [sp, #104]
  406ef4:	mov	x1, x0
  406ef8:	mov	x0, x3
  406efc:	bl	408e30 <ferror@plt+0x6e30>
  406f00:	mov	x2, x0
  406f04:	ldr	x3, [sp, #104]
  406f08:	add	x0, x28, #0x24
  406f0c:	mov	x1, x3
  406f10:	add	x3, x28, #0x4
  406f14:	bl	409f98 <ferror@plt+0x7f98>
  406f18:	str	x0, [sp, #216]
  406f1c:	cmn	x0, #0x1
  406f20:	b.eq	4071e4 <ferror@plt+0x51e4>  // b.none
  406f24:	cmn	x0, #0x2
  406f28:	b.eq	407194 <ferror@plt+0x5194>  // b.none
  406f2c:	cbz	x0, 4071f8 <ferror@plt+0x51f8>
  406f30:	ldr	w20, [sp, #228]
  406f34:	mov	w22, #0x1                   	// #1
  406f38:	add	x0, x28, #0x4
  406f3c:	strb	w22, [sp, #224]
  406f40:	bl	401dd0 <mbsinit@plt>
  406f44:	cbz	w0, 406f4c <ferror@plt+0x4f4c>
  406f48:	strb	wzr, [sp, #192]
  406f4c:	strb	w22, [sp, #204]
  406f50:	cbz	w20, 406db8 <ferror@plt+0x4db8>
  406f54:	ldrb	w1, [sp, #288]
  406f58:	mov	w0, #0x1                   	// #1
  406f5c:	str	w0, [sp, #116]
  406f60:	str	x19, [sp, #120]
  406f64:	add	x0, x19, #0x1
  406f68:	mov	x19, x0
  406f6c:	cbnz	w1, 40688c <ferror@plt+0x488c>
  406f70:	b	406c4c <ferror@plt+0x4c4c>
  406f74:	ldr	x20, [sp, #208]
  406f78:	mov	x0, #0x1                   	// #1
  406f7c:	str	x0, [sp, #216]
  406f80:	ldrb	w0, [x20]
  406f84:	cbnz	w0, 407264 <ferror@plt+0x5264>
  406f88:	ldr	w20, [sp, #228]
  406f8c:	cbz	w20, 406e40 <ferror@plt+0x4e40>
  406f90:	bl	405e28 <ferror@plt+0x3e28>
  406f94:	ldr	x0, [sp, #272]
  406f98:	bl	401b30 <strlen@plt>
  406f9c:	str	x0, [sp, #280]
  406fa0:	mov	w1, #0x1                   	// #1
  406fa4:	strb	w1, [sp, #268]
  406fa8:	strb	wzr, [sp, #288]
  406fac:	b	406c24 <ferror@plt+0x4c24>
  406fb0:	ldr	x22, [sp, #272]
  406fb4:	mov	x0, #0x1                   	// #1
  406fb8:	str	x0, [sp, #280]
  406fbc:	ldrb	w0, [x22]
  406fc0:	cbnz	w0, 407264 <ferror@plt+0x5264>
  406fc4:	ldr	w22, [sp, #292]
  406fc8:	cbz	w22, 406b2c <ferror@plt+0x4b2c>
  406fcc:	bl	405e28 <ferror@plt+0x3e28>
  406fd0:	mov	x0, x21
  406fd4:	ldp	x19, x20, [sp, #16]
  406fd8:	ldp	x21, x22, [sp, #32]
  406fdc:	ldp	x23, x24, [sp, #48]
  406fe0:	ldp	x25, x26, [sp, #64]
  406fe4:	ldp	x27, x28, [sp, #80]
  406fe8:	ldp	x29, x30, [sp], #448
  406fec:	ret
  406ff0:	mov	x0, x25
  406ff4:	bl	401dd0 <mbsinit@plt>
  406ff8:	cbz	w0, 40723c <ferror@plt+0x523c>
  406ffc:	mov	w0, #0x1                   	// #1
  407000:	strb	w0, [sp, #384]
  407004:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407008:	mov	x1, x0
  40700c:	mov	x0, x24
  407010:	bl	408e30 <ferror@plt+0x6e30>
  407014:	mov	x3, x25
  407018:	mov	x2, x0
  40701c:	mov	x1, x24
  407020:	add	x0, sp, #0x1a4
  407024:	bl	409f98 <ferror@plt+0x7f98>
  407028:	str	x0, [sp, #408]
  40702c:	cmn	x0, #0x1
  407030:	b.eq	4070dc <ferror@plt+0x50dc>  // b.none
  407034:	cmn	x0, #0x2
  407038:	b.eq	407114 <ferror@plt+0x5114>  // b.none
  40703c:	cbz	x0, 40712c <ferror@plt+0x512c>
  407040:	ldr	w28, [sp, #420]
  407044:	mov	w20, #0x1                   	// #1
  407048:	mov	x0, x25
  40704c:	strb	w20, [sp, #416]
  407050:	bl	401dd0 <mbsinit@plt>
  407054:	cbz	w0, 40705c <ferror@plt+0x505c>
  407058:	strb	wzr, [sp, #384]
  40705c:	strb	w20, [sp, #396]
  407060:	b	406910 <ferror@plt+0x4910>
  407064:	mov	x0, x19
  407068:	bl	401dd0 <mbsinit@plt>
  40706c:	cbz	w0, 407234 <ferror@plt+0x5234>
  407070:	mov	w20, #0x1                   	// #1
  407074:	strb	w20, [sp, #128]
  407078:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40707c:	mov	x1, x0
  407080:	mov	x0, x24
  407084:	bl	408e30 <ferror@plt+0x6e30>
  407088:	mov	x3, x19
  40708c:	mov	x2, x0
  407090:	mov	x1, x24
  407094:	add	x0, sp, #0xa4
  407098:	bl	409f98 <ferror@plt+0x7f98>
  40709c:	str	x0, [sp, #152]
  4070a0:	cmn	x0, #0x1
  4070a4:	b.eq	4070f8 <ferror@plt+0x50f8>  // b.none
  4070a8:	cmn	x0, #0x2
  4070ac:	b.eq	4071c4 <ferror@plt+0x51c4>  // b.none
  4070b0:	cbnz	x0, 40716c <ferror@plt+0x516c>
  4070b4:	ldr	x0, [sp, #144]
  4070b8:	mov	x1, #0x1                   	// #1
  4070bc:	str	x1, [sp, #152]
  4070c0:	ldrb	w0, [x0]
  4070c4:	cbnz	w0, 40725c <ferror@plt+0x525c>
  4070c8:	ldr	w19, [sp, #164]
  4070cc:	cbz	w19, 407170 <ferror@plt+0x5170>
  4070d0:	stp	x25, x26, [sp, #64]
  4070d4:	stp	x27, x28, [sp, #80]
  4070d8:	bl	405e28 <ferror@plt+0x3e28>
  4070dc:	mov	x0, #0x1                   	// #1
  4070e0:	str	x0, [sp, #408]
  4070e4:	strb	wzr, [sp, #416]
  4070e8:	ldr	x28, [sp, #400]
  4070ec:	b	406918 <ferror@plt+0x4918>
  4070f0:	ldr	x20, [sp, #208]
  4070f4:	b	406d70 <ferror@plt+0x4d70>
  4070f8:	mov	x0, #0x1                   	// #1
  4070fc:	stp	x25, x26, [sp, #64]
  407100:	stp	x27, x28, [sp, #80]
  407104:	strb	w0, [sp, #140]
  407108:	str	x0, [sp, #152]
  40710c:	strb	wzr, [sp, #160]
  407110:	b	4067e0 <ferror@plt+0x47e0>
  407114:	ldr	x28, [sp, #400]
  407118:	mov	x0, x28
  40711c:	bl	401b30 <strlen@plt>
  407120:	str	x0, [sp, #408]
  407124:	strb	wzr, [sp, #416]
  407128:	b	406918 <ferror@plt+0x4918>
  40712c:	ldr	x28, [sp, #400]
  407130:	mov	x0, #0x1                   	// #1
  407134:	str	x0, [sp, #408]
  407138:	ldrb	w0, [x28]
  40713c:	cbnz	w0, 407264 <ferror@plt+0x5264>
  407140:	ldr	w28, [sp, #420]
  407144:	cbz	w28, 407044 <ferror@plt+0x5044>
  407148:	bl	405e28 <ferror@plt+0x3e28>
  40714c:	mov	x0, #0x1                   	// #1
  407150:	str	x0, [sp, #216]
  407154:	ldrb	w1, [x3]
  407158:	strb	w0, [sp, #204]
  40715c:	mov	w20, w1
  407160:	strb	w0, [sp, #224]
  407164:	str	w1, [sp, #228]
  407168:	b	406f50 <ferror@plt+0x4f50>
  40716c:	ldr	w19, [sp, #164]
  407170:	mov	w20, #0x1                   	// #1
  407174:	add	x0, sp, #0x84
  407178:	strb	w20, [sp, #160]
  40717c:	bl	401dd0 <mbsinit@plt>
  407180:	cbz	w0, 407188 <ferror@plt+0x5188>
  407184:	strb	wzr, [sp, #128]
  407188:	strb	w20, [sp, #140]
  40718c:	cbnz	w19, 4067d8 <ferror@plt+0x47d8>
  407190:	b	406aa4 <ferror@plt+0x4aa4>
  407194:	ldr	x0, [sp, #208]
  407198:	bl	401b30 <strlen@plt>
  40719c:	str	x0, [sp, #216]
  4071a0:	mov	w1, #0x1                   	// #1
  4071a4:	strb	w1, [sp, #204]
  4071a8:	strb	wzr, [sp, #224]
  4071ac:	b	406f54 <ferror@plt+0x4f54>
  4071b0:	ldp	x19, x20, [sp, #16]
  4071b4:	ldp	x25, x26, [sp, #64]
  4071b8:	ldp	x27, x28, [sp, #80]
  4071bc:	ldr	x0, [sp, #384]
  4071c0:	b	406778 <ferror@plt+0x4778>
  4071c4:	ldr	x0, [sp, #144]
  4071c8:	stp	x25, x26, [sp, #64]
  4071cc:	stp	x27, x28, [sp, #80]
  4071d0:	bl	401b30 <strlen@plt>
  4071d4:	strb	w20, [sp, #140]
  4071d8:	str	x0, [sp, #152]
  4071dc:	strb	wzr, [sp, #160]
  4071e0:	b	4067e0 <ferror@plt+0x47e0>
  4071e4:	mov	x0, #0x1                   	// #1
  4071e8:	strb	w0, [sp, #204]
  4071ec:	str	x0, [sp, #216]
  4071f0:	strb	wzr, [sp, #224]
  4071f4:	b	406f54 <ferror@plt+0x4f54>
  4071f8:	ldr	x20, [sp, #208]
  4071fc:	mov	x0, #0x1                   	// #1
  407200:	str	x0, [sp, #216]
  407204:	ldrb	w0, [x20]
  407208:	cbnz	w0, 407264 <ferror@plt+0x5264>
  40720c:	ldr	w20, [sp, #228]
  407210:	cbz	w20, 406f34 <ferror@plt+0x4f34>
  407214:	bl	405e28 <ferror@plt+0x3e28>
  407218:	cbz	w0, 40722c <ferror@plt+0x522c>
  40721c:	ldrb	w0, [sp, #224]
  407220:	ldr	w20, [sp, #228]
  407224:	cbz	w0, 406f54 <ferror@plt+0x4f54>
  407228:	b	406f50 <ferror@plt+0x4f50>
  40722c:	ldr	x3, [sp, #208]
  407230:	b	406ea8 <ferror@plt+0x4ea8>
  407234:	stp	x25, x26, [sp, #64]
  407238:	stp	x27, x28, [sp, #80]
  40723c:	adrp	x3, 40c000 <ferror@plt+0xa000>
  407240:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407244:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407248:	add	x3, x3, #0x620
  40724c:	add	x1, x1, #0x5c8
  407250:	add	x0, x0, #0x5f0
  407254:	mov	w2, #0x96                  	// #150
  407258:	bl	401fa0 <__assert_fail@plt>
  40725c:	stp	x25, x26, [sp, #64]
  407260:	stp	x27, x28, [sp, #80]
  407264:	adrp	x3, 40c000 <ferror@plt+0xa000>
  407268:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40726c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407270:	add	x3, x3, #0x620
  407274:	add	x1, x1, #0x5c8
  407278:	add	x0, x0, #0x608
  40727c:	mov	w2, #0xb2                  	// #178
  407280:	bl	401fa0 <__assert_fail@plt>
  407284:	bl	401dc0 <abort@plt>
  407288:	stp	x29, x30, [sp, #-48]!
  40728c:	mov	x29, sp
  407290:	stp	x19, x20, [sp, #16]
  407294:	cbz	x0, 40736c <ferror@plt+0x536c>
  407298:	mov	x19, x0
  40729c:	mov	w1, #0x2f                  	// #47
  4072a0:	bl	401d80 <strrchr@plt>
  4072a4:	mov	x20, x0
  4072a8:	cbz	x0, 40730c <ferror@plt+0x530c>
  4072ac:	str	x21, [sp, #32]
  4072b0:	add	x21, x0, #0x1
  4072b4:	sub	x0, x21, x19
  4072b8:	cmp	x0, #0x6
  4072bc:	b.le	407328 <ferror@plt+0x5328>
  4072c0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4072c4:	sub	x0, x20, #0x6
  4072c8:	add	x1, x1, #0x670
  4072cc:	mov	x2, #0x7                   	// #7
  4072d0:	bl	401cc0 <strncmp@plt>
  4072d4:	cbnz	w0, 407328 <ferror@plt+0x5328>
  4072d8:	ldrb	w0, [x20, #1]
  4072dc:	cmp	w0, #0x6c
  4072e0:	b.ne	407348 <ferror@plt+0x5348>  // b.any
  4072e4:	ldrb	w0, [x21, #1]
  4072e8:	cmp	w0, #0x74
  4072ec:	b.ne	407348 <ferror@plt+0x5348>  // b.any
  4072f0:	ldrb	w0, [x21, #2]
  4072f4:	cmp	w0, #0x2d
  4072f8:	b.ne	407348 <ferror@plt+0x5348>  // b.any
  4072fc:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407300:	add	x19, x20, #0x4
  407304:	ldr	x21, [sp, #32]
  407308:	str	x19, [x0, #840]
  40730c:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  407310:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407314:	str	x19, [x1, #1224]
  407318:	str	x19, [x0, #784]
  40731c:	ldp	x19, x20, [sp, #16]
  407320:	ldp	x29, x30, [sp], #48
  407324:	ret
  407328:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  40732c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407330:	ldr	x21, [sp, #32]
  407334:	str	x19, [x1, #1224]
  407338:	str	x19, [x0, #784]
  40733c:	ldp	x19, x20, [sp, #16]
  407340:	ldp	x29, x30, [sp], #48
  407344:	ret
  407348:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  40734c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  407350:	mov	x19, x21
  407354:	str	x19, [x1, #1224]
  407358:	str	x19, [x0, #784]
  40735c:	ldp	x19, x20, [sp, #16]
  407360:	ldr	x21, [sp, #32]
  407364:	ldp	x29, x30, [sp], #48
  407368:	ret
  40736c:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  407370:	mov	x2, #0x37                  	// #55
  407374:	mov	x1, #0x1                   	// #1
  407378:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40737c:	ldr	x3, [x3, #792]
  407380:	add	x0, x0, #0x638
  407384:	str	x21, [sp, #32]
  407388:	bl	401e90 <fwrite@plt>
  40738c:	bl	401dc0 <abort@plt>
  407390:	stp	xzr, xzr, [x8]
  407394:	cmp	w0, #0xa
  407398:	stp	xzr, xzr, [x8, #16]
  40739c:	stp	xzr, xzr, [x8, #32]
  4073a0:	str	xzr, [x8, #48]
  4073a4:	b.eq	4073b0 <ferror@plt+0x53b0>  // b.none
  4073a8:	str	w0, [x8]
  4073ac:	ret
  4073b0:	stp	x29, x30, [sp, #-16]!
  4073b4:	mov	x29, sp
  4073b8:	bl	401dc0 <abort@plt>
  4073bc:	nop
  4073c0:	stp	x29, x30, [sp, #-48]!
  4073c4:	mov	w2, #0x5                   	// #5
  4073c8:	mov	x29, sp
  4073cc:	stp	x19, x20, [sp, #16]
  4073d0:	mov	x20, x0
  4073d4:	str	x21, [sp, #32]
  4073d8:	mov	w21, w1
  4073dc:	mov	x1, x0
  4073e0:	mov	x0, #0x0                   	// #0
  4073e4:	bl	401f40 <dcgettext@plt>
  4073e8:	mov	x19, x0
  4073ec:	cmp	x20, x0
  4073f0:	b.eq	407408 <ferror@plt+0x5408>  // b.none
  4073f4:	mov	x0, x19
  4073f8:	ldp	x19, x20, [sp, #16]
  4073fc:	ldr	x21, [sp, #32]
  407400:	ldp	x29, x30, [sp], #48
  407404:	ret
  407408:	bl	40a0f0 <ferror@plt+0x80f0>
  40740c:	ldrb	w1, [x0]
  407410:	and	w1, w1, #0xffffffdf
  407414:	cmp	w1, #0x55
  407418:	b.ne	40747c <ferror@plt+0x547c>  // b.any
  40741c:	ldrb	w1, [x0, #1]
  407420:	and	w1, w1, #0xffffffdf
  407424:	cmp	w1, #0x54
  407428:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  40742c:	ldrb	w1, [x0, #2]
  407430:	and	w1, w1, #0xffffffdf
  407434:	cmp	w1, #0x46
  407438:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  40743c:	ldrb	w1, [x0, #3]
  407440:	cmp	w1, #0x2d
  407444:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  407448:	ldrb	w1, [x0, #4]
  40744c:	cmp	w1, #0x38
  407450:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  407454:	ldrb	w0, [x0, #5]
  407458:	cbnz	w0, 4074f8 <ferror@plt+0x54f8>
  40745c:	ldrb	w1, [x19]
  407460:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407464:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407468:	add	x0, x0, #0x680
  40746c:	cmp	w1, #0x60
  407470:	add	x19, x19, #0x698
  407474:	csel	x19, x19, x0, eq  // eq = none
  407478:	b	4073f4 <ferror@plt+0x53f4>
  40747c:	cmp	w1, #0x47
  407480:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  407484:	ldrb	w1, [x0, #1]
  407488:	and	w1, w1, #0xffffffdf
  40748c:	cmp	w1, #0x42
  407490:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  407494:	ldrb	w1, [x0, #2]
  407498:	cmp	w1, #0x31
  40749c:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  4074a0:	ldrb	w1, [x0, #3]
  4074a4:	cmp	w1, #0x38
  4074a8:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  4074ac:	ldrb	w1, [x0, #4]
  4074b0:	cmp	w1, #0x30
  4074b4:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  4074b8:	ldrb	w1, [x0, #5]
  4074bc:	cmp	w1, #0x33
  4074c0:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  4074c4:	ldrb	w1, [x0, #6]
  4074c8:	cmp	w1, #0x30
  4074cc:	b.ne	4074f8 <ferror@plt+0x54f8>  // b.any
  4074d0:	ldrb	w0, [x0, #7]
  4074d4:	cbnz	w0, 4074f8 <ferror@plt+0x54f8>
  4074d8:	ldrb	w1, [x19]
  4074dc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4074e0:	adrp	x19, 40c000 <ferror@plt+0xa000>
  4074e4:	add	x0, x0, #0x688
  4074e8:	cmp	w1, #0x60
  4074ec:	add	x19, x19, #0x690
  4074f0:	csel	x19, x19, x0, eq  // eq = none
  4074f4:	b	4073f4 <ferror@plt+0x53f4>
  4074f8:	cmp	w21, #0x9
  4074fc:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407500:	adrp	x19, 40c000 <ferror@plt+0xa000>
  407504:	add	x0, x0, #0x6a0
  407508:	add	x19, x19, #0x678
  40750c:	csel	x19, x19, x0, eq  // eq = none
  407510:	mov	x0, x19
  407514:	ldp	x19, x20, [sp, #16]
  407518:	ldr	x21, [sp, #32]
  40751c:	ldp	x29, x30, [sp], #48
  407520:	ret
  407524:	nop
  407528:	sub	sp, sp, #0xf0
  40752c:	stp	x29, x30, [sp, #16]
  407530:	add	x29, sp, #0x10
  407534:	stp	x19, x20, [sp, #32]
  407538:	mov	w19, w5
  40753c:	and	w20, w5, #0x2
  407540:	stp	x21, x22, [sp, #48]
  407544:	stp	x23, x24, [sp, #64]
  407548:	mov	x23, x1
  40754c:	stp	x25, x26, [sp, #80]
  407550:	mov	w26, w4
  407554:	mov	x25, x3
  407558:	stp	x27, x28, [sp, #96]
  40755c:	mov	x28, x0
  407560:	mov	x27, x2
  407564:	str	x6, [sp, #112]
  407568:	str	w5, [sp, #200]
  40756c:	str	x7, [sp, #208]
  407570:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  407574:	mov	x1, x19
  407578:	str	x0, [sp, #192]
  40757c:	cmp	w26, #0x4
  407580:	ubfx	x11, x1, #1, #1
  407584:	ldr	x6, [sp, #112]
  407588:	b.eq	408220 <ferror@plt+0x6220>  // b.none
  40758c:	b.ls	4075f4 <ferror@plt+0x55f4>  // b.plast
  407590:	cmp	w26, #0x7
  407594:	b.eq	4080b0 <ferror@plt+0x60b0>  // b.none
  407598:	b.ls	407d1c <ferror@plt+0x5d1c>  // b.plast
  40759c:	sub	w0, w26, #0x8
  4075a0:	cmp	w0, #0x2
  4075a4:	b.hi	40853c <ferror@plt+0x653c>  // b.pmore
  4075a8:	cmp	w26, #0xa
  4075ac:	b.ne	408124 <ferror@plt+0x6124>  // b.any
  4075b0:	mov	x19, #0x0                   	// #0
  4075b4:	cbz	w20, 40839c <ferror@plt+0x639c>
  4075b8:	ldr	x0, [sp, #240]
  4075bc:	str	w11, [sp, #136]
  4075c0:	str	x6, [sp, #144]
  4075c4:	bl	401b30 <strlen@plt>
  4075c8:	mov	x12, x0
  4075cc:	ldr	x0, [sp, #240]
  4075d0:	mov	w10, #0x1                   	// #1
  4075d4:	ldr	w11, [sp, #136]
  4075d8:	mov	w5, w10
  4075dc:	mov	w7, #0x0                   	// #0
  4075e0:	str	x0, [sp, #112]
  4075e4:	str	wzr, [sp, #120]
  4075e8:	str	xzr, [sp, #128]
  4075ec:	ldr	x6, [sp, #144]
  4075f0:	b	407638 <ferror@plt+0x5638>
  4075f4:	cmp	w26, #0x1
  4075f8:	b.eq	40807c <ferror@plt+0x607c>  // b.none
  4075fc:	b.ls	407cf0 <ferror@plt+0x5cf0>  // b.plast
  407600:	cmp	w26, #0x2
  407604:	b.eq	408244 <ferror@plt+0x6244>  // b.none
  407608:	mov	w10, #0x1                   	// #1
  40760c:	adrp	x26, 40c000 <ferror@plt+0xa000>
  407610:	mov	w11, w10
  407614:	mov	w5, w10
  407618:	add	x0, x26, #0x6a0
  40761c:	mov	w7, #0x0                   	// #0
  407620:	mov	x12, #0x1                   	// #1
  407624:	mov	x19, #0x0                   	// #0
  407628:	mov	w26, #0x2                   	// #2
  40762c:	str	x0, [sp, #112]
  407630:	str	wzr, [sp, #120]
  407634:	str	xzr, [sp, #128]
  407638:	mov	w22, w5
  40763c:	mov	w24, w7
  407640:	mov	x20, #0x0                   	// #0
  407644:	nop
  407648:	cmp	x25, x20
  40764c:	cset	w21, ne  // ne = any
  407650:	cmn	x25, #0x1
  407654:	b.eq	407724 <ferror@plt+0x5724>  // b.none
  407658:	cbz	w21, 407734 <ferror@plt+0x5734>
  40765c:	cmp	w26, #0x2
  407660:	add	x3, x27, x20
  407664:	cset	w5, ne  // ne = any
  407668:	ands	w5, w22, w5
  40766c:	b.eq	407c3c <ferror@plt+0x5c3c>  // b.none
  407670:	cbz	x12, 407930 <ferror@plt+0x5930>
  407674:	cmp	x12, #0x1
  407678:	add	x1, x20, x12
  40767c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  407680:	b.ne	4076b8 <ferror@plt+0x56b8>  // b.any
  407684:	mov	x0, x27
  407688:	str	x1, [sp, #136]
  40768c:	str	w5, [sp, #144]
  407690:	stp	x3, x12, [sp, #152]
  407694:	stp	w11, w10, [sp, #172]
  407698:	str	x6, [sp, #184]
  40769c:	bl	401b30 <strlen@plt>
  4076a0:	ldp	x3, x12, [sp, #152]
  4076a4:	mov	x25, x0
  4076a8:	ldr	w5, [sp, #144]
  4076ac:	ldp	w11, w10, [sp, #172]
  4076b0:	ldr	x1, [sp, #136]
  4076b4:	ldr	x6, [sp, #184]
  4076b8:	cmp	x1, x25
  4076bc:	b.hi	407930 <ferror@plt+0x5930>  // b.pmore
  4076c0:	ldr	x1, [sp, #112]
  4076c4:	mov	x2, x12
  4076c8:	mov	x0, x3
  4076cc:	stp	x3, x12, [sp, #136]
  4076d0:	str	w5, [sp, #152]
  4076d4:	str	w11, [sp, #160]
  4076d8:	str	w10, [sp, #172]
  4076dc:	str	x6, [sp, #176]
  4076e0:	bl	401de0 <memcmp@plt>
  4076e4:	ldr	w5, [sp, #152]
  4076e8:	ldr	w11, [sp, #160]
  4076ec:	ldr	w10, [sp, #172]
  4076f0:	ldp	x3, x12, [sp, #136]
  4076f4:	ldr	x6, [sp, #176]
  4076f8:	cbnz	w0, 407930 <ferror@plt+0x5930>
  4076fc:	cbnz	w11, 407a28 <ferror@plt+0x5a28>
  407700:	ldrb	w4, [x3]
  407704:	cmp	w4, #0x7e
  407708:	b.hi	407940 <ferror@plt+0x5940>  // b.pmore
  40770c:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407710:	add	x0, x0, #0x718
  407714:	ldrh	w0, [x0, w4, uxtw #1]
  407718:	adr	x1, 407724 <ferror@plt+0x5724>
  40771c:	add	x0, x1, w0, sxth #2
  407720:	br	x0
  407724:	ldrb	w0, [x27, x20]
  407728:	cmp	w0, #0x0
  40772c:	cset	w21, ne  // ne = any
  407730:	cbnz	w21, 40765c <ferror@plt+0x565c>
  407734:	cmp	w26, #0x2
  407738:	mov	w5, w22
  40773c:	cset	w0, eq  // eq = none
  407740:	mov	w7, w24
  407744:	cmp	w0, #0x0
  407748:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40774c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  407750:	b.eq	4084e4 <ferror@plt+0x64e4>  // b.none
  407754:	eor	w11, w11, #0x1
  407758:	ands	w0, w0, w11
  40775c:	b.eq	408444 <ferror@plt+0x6444>  // b.none
  407760:	ldr	w1, [sp, #120]
  407764:	cbz	w1, 408448 <ferror@plt+0x6448>
  407768:	cbnz	w10, 4084a0 <ferror@plt+0x64a0>
  40776c:	ldr	x2, [sp, #128]
  407770:	cmp	x23, #0x0
  407774:	cset	w0, eq  // eq = none
  407778:	cmp	x2, #0x0
  40777c:	mov	x1, x2
  407780:	csel	w0, w0, wzr, ne  // ne = any
  407784:	cbz	w0, 4084d0 <ferror@plt+0x64d0>
  407788:	adrp	x26, 40c000 <ferror@plt+0xa000>
  40778c:	mov	x12, #0x1                   	// #1
  407790:	mov	w11, #0x0                   	// #0
  407794:	mov	x19, x12
  407798:	str	w0, [sp, #120]
  40779c:	mov	w0, #0x27                  	// #39
  4077a0:	strb	w0, [x28]
  4077a4:	ldr	x23, [sp, #128]
  4077a8:	str	x1, [sp, #128]
  4077ac:	add	x1, x26, #0x6a0
  4077b0:	mov	w26, #0x2                   	// #2
  4077b4:	str	x1, [sp, #112]
  4077b8:	b	407638 <ferror@plt+0x5638>
  4077bc:	mov	w0, w5
  4077c0:	mov	w21, w5
  4077c4:	mov	w5, w0
  4077c8:	mov	w1, #0x0                   	// #0
  4077cc:	nop
  4077d0:	cbz	x6, 4078e8 <ferror@plt+0x58e8>
  4077d4:	ubfx	x0, x4, #5, #8
  4077d8:	ldr	w0, [x6, x0, lsl #2]
  4077dc:	lsr	w0, w0, w4
  4077e0:	tbz	w0, #0, 4078e8 <ferror@plt+0x58e8>
  4077e4:	cmp	w26, #0x2
  4077e8:	cset	w0, eq  // eq = none
  4077ec:	cbnz	w11, 407b68 <ferror@plt+0x5b68>
  4077f0:	eor	w1, w24, #0x1
  4077f4:	ands	w0, w0, w1
  4077f8:	b.eq	40783c <ferror@plt+0x583c>  // b.none
  4077fc:	cmp	x23, x19
  407800:	b.ls	40780c <ferror@plt+0x580c>  // b.plast
  407804:	mov	w1, #0x27                  	// #39
  407808:	strb	w1, [x28, x19]
  40780c:	add	x1, x19, #0x1
  407810:	cmp	x23, x1
  407814:	b.ls	407820 <ferror@plt+0x5820>  // b.plast
  407818:	mov	w2, #0x24                  	// #36
  40781c:	strb	w2, [x28, x1]
  407820:	add	x1, x19, #0x2
  407824:	cmp	x23, x1
  407828:	b.ls	407834 <ferror@plt+0x5834>  // b.plast
  40782c:	mov	w2, #0x27                  	// #39
  407830:	strb	w2, [x28, x1]
  407834:	add	x19, x19, #0x3
  407838:	mov	w24, w0
  40783c:	cmp	x19, x23
  407840:	b.cs	40784c <ferror@plt+0x584c>  // b.hs, b.nlast
  407844:	mov	w0, #0x5c                  	// #92
  407848:	strb	w0, [x28, x19]
  40784c:	add	x19, x19, #0x1
  407850:	add	x20, x20, #0x1
  407854:	cmp	x19, x23
  407858:	b.cs	407860 <ferror@plt+0x5860>  // b.hs, b.nlast
  40785c:	strb	w4, [x28, x19]
  407860:	cmp	w21, #0x0
  407864:	add	x19, x19, #0x1
  407868:	csel	w10, w10, wzr, ne  // ne = any
  40786c:	b	407648 <ferror@plt+0x5648>
  407870:	cbnz	w11, 40848c <ferror@plt+0x648c>
  407874:	ldr	x1, [sp, #128]
  407878:	cmp	x23, #0x0
  40787c:	mov	x0, #0x0                   	// #0
  407880:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  407884:	b.eq	4078c8 <ferror@plt+0x58c8>  // b.none
  407888:	cmp	x23, x19
  40788c:	b.ls	407898 <ferror@plt+0x5898>  // b.plast
  407890:	mov	w0, #0x27                  	// #39
  407894:	strb	w0, [x28, x19]
  407898:	add	x0, x19, #0x1
  40789c:	cmp	x23, x0
  4078a0:	b.ls	4078ac <ferror@plt+0x58ac>  // b.plast
  4078a4:	mov	w1, #0x5c                  	// #92
  4078a8:	strb	w1, [x28, x0]
  4078ac:	add	x1, x19, #0x2
  4078b0:	mov	x0, x23
  4078b4:	cmp	x23, x1
  4078b8:	b.ls	40851c <ferror@plt+0x651c>  // b.plast
  4078bc:	ldr	x23, [sp, #128]
  4078c0:	mov	w2, #0x27                  	// #39
  4078c4:	strb	w2, [x28, x1]
  4078c8:	add	x19, x19, #0x3
  4078cc:	str	x23, [sp, #128]
  4078d0:	mov	x23, x0
  4078d4:	mov	w1, #0x0                   	// #0
  4078d8:	mov	w24, #0x0                   	// #0
  4078dc:	mov	w4, #0x27                  	// #39
  4078e0:	str	w21, [sp, #120]
  4078e4:	nop
  4078e8:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  4078ec:	eor	w1, w1, #0x1
  4078f0:	add	x20, x20, #0x1
  4078f4:	and	w1, w24, w1
  4078f8:	and	w1, w1, #0xff
  4078fc:	cbz	w1, 407854 <ferror@plt+0x5854>
  407900:	cmp	x23, x19
  407904:	b.ls	407910 <ferror@plt+0x5910>  // b.plast
  407908:	mov	w0, #0x27                  	// #39
  40790c:	strb	w0, [x28, x19]
  407910:	add	x0, x19, #0x1
  407914:	cmp	x23, x0
  407918:	b.ls	407924 <ferror@plt+0x5924>  // b.plast
  40791c:	mov	w1, #0x27                  	// #39
  407920:	strb	w1, [x28, x0]
  407924:	add	x19, x19, #0x2
  407928:	mov	w24, #0x0                   	// #0
  40792c:	b	407854 <ferror@plt+0x5854>
  407930:	ldrb	w4, [x3]
  407934:	cmp	w4, #0x7e
  407938:	b.ls	407cc4 <ferror@plt+0x5cc4>  // b.plast
  40793c:	mov	w5, #0x0                   	// #0
  407940:	ldr	x0, [sp, #192]
  407944:	cmp	x0, #0x1
  407948:	b.ne	407df0 <ferror@plt+0x5df0>  // b.any
  40794c:	str	w4, [sp, #136]
  407950:	str	w5, [sp, #144]
  407954:	str	x12, [sp, #152]
  407958:	str	w11, [sp, #160]
  40795c:	str	w10, [sp, #172]
  407960:	str	x6, [sp, #176]
  407964:	bl	401e30 <__ctype_b_loc@plt>
  407968:	ldr	w4, [sp, #136]
  40796c:	ldr	x0, [x0]
  407970:	ldr	w5, [sp, #144]
  407974:	ldr	w11, [sp, #160]
  407978:	ldrh	w21, [x0, w4, uxtw #1]
  40797c:	ldr	w10, [sp, #172]
  407980:	ands	w0, w21, #0x4000
  407984:	cset	w2, eq  // eq = none
  407988:	ubfx	x21, x21, #14, #1
  40798c:	ldr	x12, [sp, #152]
  407990:	and	w2, w22, w2
  407994:	ldr	x6, [sp, #176]
  407998:	ldr	x8, [sp, #192]
  40799c:	cbnz	w2, 408204 <ferror@plt+0x6204>
  4079a0:	cmp	w26, #0x2
  4079a4:	cset	w1, eq  // eq = none
  4079a8:	eor	w0, w22, #0x1
  4079ac:	orr	w1, w1, w0
  4079b0:	cbz	w1, 4077d0 <ferror@plt+0x57d0>
  4079b4:	mov	w1, #0x0                   	// #0
  4079b8:	cbnz	w11, 4077d0 <ferror@plt+0x57d0>
  4079bc:	nop
  4079c0:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  4079c4:	b	4078ec <ferror@plt+0x58ec>
  4079c8:	mov	w5, #0x0                   	// #0
  4079cc:	cmp	x25, #0x1
  4079d0:	cset	w0, ne  // ne = any
  4079d4:	cmn	x25, #0x1
  4079d8:	b.ne	4079e8 <ferror@plt+0x59e8>  // b.any
  4079dc:	ldrb	w0, [x27, #1]
  4079e0:	cmp	w0, #0x0
  4079e4:	cset	w0, ne  // ne = any
  4079e8:	cmp	w26, #0x2
  4079ec:	cset	w1, eq  // eq = none
  4079f0:	cbz	w0, 407a04 <ferror@plt+0x5a04>
  4079f4:	mov	w21, #0x0                   	// #0
  4079f8:	b	4079a8 <ferror@plt+0x59a8>
  4079fc:	cmp	w26, #0x2
  407a00:	cset	w1, eq  // eq = none
  407a04:	cbnz	x20, 4079f4 <ferror@plt+0x59f4>
  407a08:	cmp	w11, #0x0
  407a0c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407a10:	b.eq	4079a8 <ferror@plt+0x59a8>  // b.none
  407a14:	mov	w5, w22
  407a18:	mov	w26, #0x2                   	// #2
  407a1c:	cmp	w5, #0x0
  407a20:	mov	w0, #0x4                   	// #4
  407a24:	csel	w26, w26, w0, eq  // eq = none
  407a28:	ldr	x7, [sp, #208]
  407a2c:	mov	w4, w26
  407a30:	ldr	x0, [sp, #240]
  407a34:	str	x0, [sp]
  407a38:	ldr	w0, [sp, #200]
  407a3c:	mov	x3, x25
  407a40:	mov	x2, x27
  407a44:	mov	x1, x23
  407a48:	and	w5, w0, #0xfffffffd
  407a4c:	mov	x6, #0x0                   	// #0
  407a50:	mov	x0, x28
  407a54:	bl	407528 <ferror@plt+0x5528>
  407a58:	mov	x19, x0
  407a5c:	mov	x0, x19
  407a60:	ldp	x29, x30, [sp, #16]
  407a64:	ldp	x19, x20, [sp, #32]
  407a68:	ldp	x21, x22, [sp, #48]
  407a6c:	ldp	x23, x24, [sp, #64]
  407a70:	ldp	x25, x26, [sp, #80]
  407a74:	ldp	x27, x28, [sp, #96]
  407a78:	add	sp, sp, #0xf0
  407a7c:	ret
  407a80:	mov	w5, #0x0                   	// #0
  407a84:	cmp	w26, #0x2
  407a88:	b.eq	407dc0 <ferror@plt+0x5dc0>  // b.none
  407a8c:	cmp	w22, #0x0
  407a90:	mov	w4, #0x5c                  	// #92
  407a94:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  407a98:	mov	w0, w4
  407a9c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  407aa0:	b.ne	4080f0 <ferror@plt+0x60f0>  // b.any
  407aa4:	cbnz	w22, 408160 <ferror@plt+0x6160>
  407aa8:	mov	w21, #0x0                   	// #0
  407aac:	mov	w1, #0x0                   	// #0
  407ab0:	cbnz	w11, 4077d0 <ferror@plt+0x57d0>
  407ab4:	b	4079c0 <ferror@plt+0x59c0>
  407ab8:	mov	w5, #0x0                   	// #0
  407abc:	cmp	w26, #0x2
  407ac0:	b.eq	407dd8 <ferror@plt+0x5dd8>  // b.none
  407ac4:	cmp	w26, #0x5
  407ac8:	b.ne	407af0 <ferror@plt+0x5af0>  // b.any
  407acc:	ldr	x0, [sp, #200]
  407ad0:	tbz	w0, #2, 407af0 <ferror@plt+0x5af0>
  407ad4:	add	x7, x20, #0x2
  407ad8:	cmp	x7, x25
  407adc:	b.cs	407af0 <ferror@plt+0x5af0>  // b.hs, b.nlast
  407ae0:	ldrb	w4, [x3, #1]
  407ae4:	cmp	w4, #0x3f
  407ae8:	b.eq	4082cc <ferror@plt+0x62cc>  // b.none
  407aec:	nop
  407af0:	mov	w1, #0x0                   	// #0
  407af4:	mov	w21, #0x0                   	// #0
  407af8:	mov	w4, #0x3f                  	// #63
  407afc:	b	4079a8 <ferror@plt+0x59a8>
  407b00:	mov	w5, #0x0                   	// #0
  407b04:	cmp	w26, #0x2
  407b08:	b.eq	407870 <ferror@plt+0x5870>  // b.none
  407b0c:	mov	w1, #0x0                   	// #0
  407b10:	mov	w4, #0x27                  	// #39
  407b14:	str	w21, [sp, #120]
  407b18:	b	4079a8 <ferror@plt+0x59a8>
  407b1c:	mov	w0, #0x74                  	// #116
  407b20:	cmp	w11, #0x0
  407b24:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  407b28:	b.eq	407a14 <ferror@plt+0x5a14>  // b.none
  407b2c:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  407b30:	b	408160 <ferror@plt+0x6160>
  407b34:	mov	w4, #0x62                  	// #98
  407b38:	cmp	w26, #0x2
  407b3c:	cset	w0, eq  // eq = none
  407b40:	cbnz	w11, 407b68 <ferror@plt+0x5b68>
  407b44:	mov	w21, #0x0                   	// #0
  407b48:	b	40783c <ferror@plt+0x583c>
  407b4c:	mov	w4, #0x66                  	// #102
  407b50:	b	407b38 <ferror@plt+0x5b38>
  407b54:	mov	w4, #0x6e                  	// #110
  407b58:	mov	w21, #0x0                   	// #0
  407b5c:	cmp	w26, #0x2
  407b60:	cset	w0, eq  // eq = none
  407b64:	cbz	w11, 4077f0 <ferror@plt+0x57f0>
  407b68:	and	w5, w22, w0
  407b6c:	b	407a1c <ferror@plt+0x5a1c>
  407b70:	mov	w4, #0x72                  	// #114
  407b74:	mov	w21, #0x0                   	// #0
  407b78:	b	407b5c <ferror@plt+0x5b5c>
  407b7c:	mov	w4, #0x61                  	// #97
  407b80:	b	407b38 <ferror@plt+0x5b38>
  407b84:	cbnz	w11, 408494 <ferror@plt+0x6494>
  407b88:	mov	w5, #0x0                   	// #0
  407b8c:	cmp	w26, #0x2
  407b90:	eor	w1, w24, #0x1
  407b94:	cset	w0, eq  // eq = none
  407b98:	ands	w1, w0, w1
  407b9c:	b.eq	407da0 <ferror@plt+0x5da0>  // b.none
  407ba0:	cmp	x23, x19
  407ba4:	b.ls	407bb0 <ferror@plt+0x5bb0>  // b.plast
  407ba8:	mov	w2, #0x27                  	// #39
  407bac:	strb	w2, [x28, x19]
  407bb0:	add	x2, x19, #0x1
  407bb4:	cmp	x23, x2
  407bb8:	b.ls	407bc4 <ferror@plt+0x5bc4>  // b.plast
  407bbc:	mov	w3, #0x24                  	// #36
  407bc0:	strb	w3, [x28, x2]
  407bc4:	add	x2, x19, #0x2
  407bc8:	cmp	x23, x2
  407bcc:	b.ls	407bd8 <ferror@plt+0x5bd8>  // b.plast
  407bd0:	mov	w3, #0x27                  	// #39
  407bd4:	strb	w3, [x28, x2]
  407bd8:	add	x2, x19, #0x3
  407bdc:	cmp	x23, x2
  407be0:	b.ls	4080d8 <ferror@plt+0x60d8>  // b.plast
  407be4:	mov	w24, w1
  407be8:	mov	w1, #0x5c                  	// #92
  407bec:	strb	w1, [x28, x2]
  407bf0:	cmp	w26, #0x2
  407bf4:	add	x19, x2, #0x1
  407bf8:	b.eq	4082b8 <ferror@plt+0x62b8>  // b.none
  407bfc:	add	x1, x20, #0x1
  407c00:	mov	w4, #0x30                  	// #48
  407c04:	cmp	x1, x25
  407c08:	b.cs	407c20 <ferror@plt+0x5c20>  // b.hs, b.nlast
  407c0c:	ldrb	w1, [x27, x1]
  407c10:	sub	w1, w1, #0x30
  407c14:	and	w1, w1, #0xff
  407c18:	cmp	w1, #0x9
  407c1c:	b.ls	40816c <ferror@plt+0x616c>  // b.plast
  407c20:	eor	w1, w22, #0x1
  407c24:	orr	w0, w0, w1
  407c28:	mov	w1, w21
  407c2c:	mov	w21, #0x0                   	// #0
  407c30:	cbz	w0, 4077d0 <ferror@plt+0x57d0>
  407c34:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  407c38:	b	4078ec <ferror@plt+0x58ec>
  407c3c:	ldrb	w4, [x27, x20]
  407c40:	cmp	w4, #0x7e
  407c44:	b.hi	407940 <ferror@plt+0x5940>  // b.pmore
  407c48:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407c4c:	add	x0, x0, #0x818
  407c50:	ldrh	w0, [x0, w4, uxtw #1]
  407c54:	adr	x1, 407c60 <ferror@plt+0x5c60>
  407c58:	add	x0, x1, w0, sxth #2
  407c5c:	br	x0
  407c60:	cmp	w26, #0x2
  407c64:	mov	w21, #0x0                   	// #0
  407c68:	cset	w1, eq  // eq = none
  407c6c:	cmp	w11, #0x0
  407c70:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407c74:	b.eq	4079a8 <ferror@plt+0x59a8>  // b.none
  407c78:	b	407a14 <ferror@plt+0x5a14>
  407c7c:	cmp	w26, #0x2
  407c80:	cset	w1, eq  // eq = none
  407c84:	cmp	w11, #0x0
  407c88:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407c8c:	b.eq	4079a8 <ferror@plt+0x59a8>  // b.none
  407c90:	b	407a14 <ferror@plt+0x5a14>
  407c94:	cbnz	w22, 407b84 <ferror@plt+0x5b84>
  407c98:	ldr	x0, [sp, #200]
  407c9c:	mov	w5, #0x0                   	// #0
  407ca0:	tbz	w0, #0, 407aa8 <ferror@plt+0x5aa8>
  407ca4:	add	x20, x20, #0x1
  407ca8:	b	407648 <ferror@plt+0x5648>
  407cac:	mov	w0, #0x66                  	// #102
  407cb0:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  407cb4:	b	408160 <ferror@plt+0x6160>
  407cb8:	mov	w0, #0x62                  	// #98
  407cbc:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  407cc0:	b	408160 <ferror@plt+0x6160>
  407cc4:	adrp	x0, 40c000 <ferror@plt+0xa000>
  407cc8:	add	x0, x0, #0x918
  407ccc:	ldrh	w0, [x0, w4, uxtw #1]
  407cd0:	adr	x1, 407cdc <ferror@plt+0x5cdc>
  407cd4:	add	x0, x1, w0, sxth #2
  407cd8:	br	x0
  407cdc:	mov	w0, #0x0                   	// #0
  407ce0:	b	4077c0 <ferror@plt+0x57c0>
  407ce4:	mov	w0, #0x0                   	// #0
  407ce8:	mov	w5, #0x0                   	// #0
  407cec:	b	4077c0 <ferror@plt+0x57c0>
  407cf0:	cbnz	w26, 40853c <ferror@plt+0x653c>
  407cf4:	mov	w10, #0x1                   	// #1
  407cf8:	mov	w7, #0x0                   	// #0
  407cfc:	mov	w11, #0x0                   	// #0
  407d00:	mov	w5, #0x0                   	// #0
  407d04:	mov	x12, #0x0                   	// #0
  407d08:	mov	x19, #0x0                   	// #0
  407d0c:	str	xzr, [sp, #112]
  407d10:	str	wzr, [sp, #120]
  407d14:	str	xzr, [sp, #128]
  407d18:	b	407638 <ferror@plt+0x5638>
  407d1c:	cmp	w26, #0x5
  407d20:	b.ne	407d64 <ferror@plt+0x5d64>  // b.any
  407d24:	cbnz	w20, 40835c <ferror@plt+0x635c>
  407d28:	cbz	x23, 408288 <ferror@plt+0x6288>
  407d2c:	mov	w0, #0x22                  	// #34
  407d30:	mov	w10, #0x1                   	// #1
  407d34:	mov	x12, #0x1                   	// #1
  407d38:	adrp	x1, 40c000 <ferror@plt+0xa000>
  407d3c:	mov	w5, w10
  407d40:	add	x1, x1, #0x678
  407d44:	mov	x19, x12
  407d48:	mov	w7, #0x0                   	// #0
  407d4c:	mov	w11, #0x0                   	// #0
  407d50:	strb	w0, [x28]
  407d54:	str	x1, [sp, #112]
  407d58:	str	wzr, [sp, #120]
  407d5c:	str	xzr, [sp, #128]
  407d60:	b	407638 <ferror@plt+0x5638>
  407d64:	cmp	w26, #0x6
  407d68:	b.ne	40853c <ferror@plt+0x653c>  // b.any
  407d6c:	adrp	x26, 40c000 <ferror@plt+0xa000>
  407d70:	mov	w10, #0x1                   	// #1
  407d74:	add	x0, x26, #0x678
  407d78:	mov	w11, w10
  407d7c:	mov	w5, w10
  407d80:	mov	w7, #0x0                   	// #0
  407d84:	mov	x12, #0x1                   	// #1
  407d88:	mov	x19, #0x0                   	// #0
  407d8c:	mov	w26, #0x5                   	// #5
  407d90:	str	x0, [sp, #112]
  407d94:	str	wzr, [sp, #120]
  407d98:	str	xzr, [sp, #128]
  407d9c:	b	407638 <ferror@plt+0x5638>
  407da0:	mov	x2, x19
  407da4:	cmp	x23, x19
  407da8:	b.ls	407bf0 <ferror@plt+0x5bf0>  // b.plast
  407dac:	mov	w1, w24
  407db0:	mov	w24, w1
  407db4:	mov	w1, #0x5c                  	// #92
  407db8:	strb	w1, [x28, x2]
  407dbc:	b	407bf0 <ferror@plt+0x5bf0>
  407dc0:	cbnz	w11, 40848c <ferror@plt+0x648c>
  407dc4:	add	x20, x20, #0x1
  407dc8:	mov	w1, w24
  407dcc:	mov	w21, #0x0                   	// #0
  407dd0:	mov	w4, #0x5c                  	// #92
  407dd4:	b	4078fc <ferror@plt+0x58fc>
  407dd8:	cbnz	w11, 40848c <ferror@plt+0x648c>
  407ddc:	mov	w21, #0x0                   	// #0
  407de0:	mov	w1, #0x0                   	// #0
  407de4:	mov	w4, #0x3f                  	// #63
  407de8:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  407dec:	b	4078ec <ferror@plt+0x58ec>
  407df0:	str	xzr, [sp, #232]
  407df4:	cmn	x25, #0x1
  407df8:	b.ne	407e38 <ferror@plt+0x5e38>  // b.any
  407dfc:	mov	x0, x27
  407e00:	str	w4, [sp, #136]
  407e04:	str	w5, [sp, #144]
  407e08:	str	x12, [sp, #152]
  407e0c:	str	w11, [sp, #160]
  407e10:	str	w10, [sp, #172]
  407e14:	str	x6, [sp, #176]
  407e18:	bl	401b30 <strlen@plt>
  407e1c:	ldr	w4, [sp, #136]
  407e20:	mov	x25, x0
  407e24:	ldr	w5, [sp, #144]
  407e28:	ldr	w11, [sp, #160]
  407e2c:	ldr	w10, [sp, #172]
  407e30:	ldr	x12, [sp, #152]
  407e34:	ldr	x6, [sp, #176]
  407e38:	mov	x8, #0x0                   	// #0
  407e3c:	str	x19, [sp, #184]
  407e40:	mov	w19, w21
  407e44:	mov	x21, x8
  407e48:	str	w11, [sp, #136]
  407e4c:	str	x12, [sp, #144]
  407e50:	str	w24, [sp, #152]
  407e54:	str	w10, [sp, #160]
  407e58:	stp	w4, w5, [sp, #172]
  407e5c:	str	x6, [sp, #216]
  407e60:	add	x24, x20, x21
  407e64:	add	x3, sp, #0xe8
  407e68:	sub	x2, x25, x24
  407e6c:	add	x1, x27, x24
  407e70:	add	x0, sp, #0xe4
  407e74:	bl	409f98 <ferror@plt+0x7f98>
  407e78:	mov	x13, #0x2b                  	// #43
  407e7c:	mov	x3, x0
  407e80:	movk	x13, #0x2, lsl #32
  407e84:	cbz	x0, 407ecc <ferror@plt+0x5ecc>
  407e88:	cmn	x0, #0x1
  407e8c:	b.eq	4083c4 <ferror@plt+0x63c4>  // b.none
  407e90:	cmn	x0, #0x2
  407e94:	mov	x7, #0x1                   	// #1
  407e98:	b.eq	4083f0 <ferror@plt+0x63f0>  // b.none
  407e9c:	ldr	w0, [sp, #136]
  407ea0:	cmp	w0, #0x0
  407ea4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  407ea8:	b.eq	408030 <ferror@plt+0x6030>  // b.none
  407eac:	ldr	w0, [sp, #228]
  407eb0:	add	x21, x21, x3
  407eb4:	bl	401f80 <iswprint@plt>
  407eb8:	cmp	w0, #0x0
  407ebc:	csel	w19, w19, wzr, ne  // ne = any
  407ec0:	add	x0, sp, #0xe8
  407ec4:	bl	401dd0 <mbsinit@plt>
  407ec8:	cbz	w0, 407e60 <ferror@plt+0x5e60>
  407ecc:	eor	w2, w19, #0x1
  407ed0:	mov	x8, x21
  407ed4:	ldr	w11, [sp, #136]
  407ed8:	mov	w21, w19
  407edc:	ldr	w24, [sp, #152]
  407ee0:	and	w2, w22, w2
  407ee4:	ldr	w10, [sp, #160]
  407ee8:	ldp	w4, w5, [sp, #172]
  407eec:	ldr	x12, [sp, #144]
  407ef0:	ldr	x19, [sp, #184]
  407ef4:	ldr	x6, [sp, #216]
  407ef8:	cmp	x8, #0x1
  407efc:	b.ls	40799c <ferror@plt+0x599c>  // b.plast
  407f00:	add	x8, x20, x8
  407f04:	mov	w14, #0x0                   	// #0
  407f08:	mov	w3, #0x27                  	// #39
  407f0c:	mov	w7, #0x5c                  	// #92
  407f10:	mov	w9, #0x24                  	// #36
  407f14:	cbz	w2, 407fd4 <ferror@plt+0x5fd4>
  407f18:	cmp	w26, #0x2
  407f1c:	cset	w0, eq  // eq = none
  407f20:	cbnz	w11, 408218 <ferror@plt+0x6218>
  407f24:	eor	w1, w24, #0x1
  407f28:	ands	w0, w0, w1
  407f2c:	b.eq	407f64 <ferror@plt+0x5f64>  // b.none
  407f30:	cmp	x23, x19
  407f34:	b.ls	407f3c <ferror@plt+0x5f3c>  // b.plast
  407f38:	strb	w3, [x28, x19]
  407f3c:	add	x1, x19, #0x1
  407f40:	cmp	x23, x1
  407f44:	b.ls	407f4c <ferror@plt+0x5f4c>  // b.plast
  407f48:	strb	w9, [x28, x1]
  407f4c:	add	x1, x19, #0x2
  407f50:	cmp	x23, x1
  407f54:	b.ls	407f5c <ferror@plt+0x5f5c>  // b.plast
  407f58:	strb	w3, [x28, x1]
  407f5c:	add	x19, x19, #0x3
  407f60:	mov	w24, w0
  407f64:	cmp	x23, x19
  407f68:	b.ls	407f70 <ferror@plt+0x5f70>  // b.plast
  407f6c:	strb	w7, [x28, x19]
  407f70:	add	x0, x19, #0x1
  407f74:	cmp	x23, x0
  407f78:	b.ls	407f88 <ferror@plt+0x5f88>  // b.plast
  407f7c:	lsr	w1, w4, #6
  407f80:	add	w1, w1, #0x30
  407f84:	strb	w1, [x28, x0]
  407f88:	add	x0, x19, #0x2
  407f8c:	cmp	x23, x0
  407f90:	b.ls	407fa0 <ferror@plt+0x5fa0>  // b.plast
  407f94:	ubfx	x1, x4, #3, #3
  407f98:	add	w1, w1, #0x30
  407f9c:	strb	w1, [x28, x0]
  407fa0:	and	w4, w4, #0x7
  407fa4:	add	x20, x20, #0x1
  407fa8:	add	w4, w4, #0x30
  407fac:	cmp	x20, x8
  407fb0:	add	x19, x19, #0x3
  407fb4:	b.cs	407854 <ferror@plt+0x5854>  // b.hs, b.nlast
  407fb8:	mov	w14, w2
  407fbc:	cmp	x23, x19
  407fc0:	b.ls	407fc8 <ferror@plt+0x5fc8>  // b.plast
  407fc4:	strb	w4, [x28, x19]
  407fc8:	ldrb	w4, [x27, x20]
  407fcc:	add	x19, x19, #0x1
  407fd0:	cbnz	w2, 407f18 <ferror@plt+0x5f18>
  407fd4:	eor	w0, w14, #0x1
  407fd8:	and	w0, w24, w0
  407fdc:	and	w0, w0, #0xff
  407fe0:	cbz	w5, 407ff4 <ferror@plt+0x5ff4>
  407fe4:	cmp	x23, x19
  407fe8:	b.ls	407ff0 <ferror@plt+0x5ff0>  // b.plast
  407fec:	strb	w7, [x28, x19]
  407ff0:	add	x19, x19, #0x1
  407ff4:	add	x20, x20, #0x1
  407ff8:	cmp	x20, x8
  407ffc:	b.cs	408210 <ferror@plt+0x6210>  // b.hs, b.nlast
  408000:	cbz	w0, 408280 <ferror@plt+0x6280>
  408004:	cmp	x23, x19
  408008:	b.ls	408010 <ferror@plt+0x6010>  // b.plast
  40800c:	strb	w3, [x28, x19]
  408010:	add	x0, x19, #0x1
  408014:	cmp	x23, x0
  408018:	b.ls	408020 <ferror@plt+0x6020>  // b.plast
  40801c:	strb	w3, [x28, x0]
  408020:	add	x19, x19, #0x2
  408024:	mov	w5, #0x0                   	// #0
  408028:	mov	w24, #0x0                   	// #0
  40802c:	b	407fbc <ferror@plt+0x5fbc>
  408030:	cmp	x3, #0x1
  408034:	b.eq	407eac <ferror@plt+0x5eac>  // b.none
  408038:	add	x2, x24, #0x1
  40803c:	add	x0, x27, x3
  408040:	add	x2, x27, x2
  408044:	add	x9, x0, x24
  408048:	b	408058 <ferror@plt+0x6058>
  40804c:	add	x2, x2, #0x1
  408050:	cmp	x9, x2
  408054:	b.eq	407eac <ferror@plt+0x5eac>  // b.none
  408058:	ldrb	w0, [x2]
  40805c:	sub	w0, w0, #0x5b
  408060:	and	w0, w0, #0xff
  408064:	cmp	w0, #0x21
  408068:	b.hi	40804c <ferror@plt+0x604c>  // b.pmore
  40806c:	lsl	x0, x7, x0
  408070:	tst	x0, x13
  408074:	b.eq	40804c <ferror@plt+0x604c>  // b.none
  408078:	b	407a14 <ferror@plt+0x5a14>
  40807c:	mov	w10, w26
  408080:	mov	w11, w26
  408084:	adrp	x26, 40c000 <ferror@plt+0xa000>
  408088:	add	x0, x26, #0x6a0
  40808c:	str	x0, [sp, #112]
  408090:	str	wzr, [sp, #120]
  408094:	mov	w7, #0x0                   	// #0
  408098:	mov	w5, #0x0                   	// #0
  40809c:	mov	x12, #0x1                   	// #1
  4080a0:	mov	x19, #0x0                   	// #0
  4080a4:	mov	w26, #0x2                   	// #2
  4080a8:	str	xzr, [sp, #128]
  4080ac:	b	407638 <ferror@plt+0x5638>
  4080b0:	mov	w10, #0x1                   	// #1
  4080b4:	mov	w7, #0x0                   	// #0
  4080b8:	mov	w5, w10
  4080bc:	mov	w11, #0x0                   	// #0
  4080c0:	mov	x12, #0x0                   	// #0
  4080c4:	mov	x19, #0x0                   	// #0
  4080c8:	str	xzr, [sp, #112]
  4080cc:	str	wzr, [sp, #120]
  4080d0:	str	xzr, [sp, #128]
  4080d4:	b	407638 <ferror@plt+0x5638>
  4080d8:	add	x19, x19, #0x4
  4080dc:	mov	w24, w1
  4080e0:	mov	w21, #0x0                   	// #0
  4080e4:	mov	w4, #0x30                  	// #48
  4080e8:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  4080ec:	b	4078ec <ferror@plt+0x58ec>
  4080f0:	add	x20, x20, #0x1
  4080f4:	mov	w1, w24
  4080f8:	mov	w21, #0x0                   	// #0
  4080fc:	b	4078fc <ferror@plt+0x58fc>
  408100:	mov	w0, w5
  408104:	mov	w5, #0x0                   	// #0
  408108:	b	4077c0 <ferror@plt+0x57c0>
  40810c:	mov	w0, #0x0                   	// #0
  408110:	cbnz	x20, 4081f4 <ferror@plt+0x61f4>
  408114:	mov	w21, w5
  408118:	mov	w1, #0x0                   	// #0
  40811c:	mov	w5, w0
  408120:	b	4079a8 <ferror@plt+0x59a8>
  408124:	mov	w1, w26
  408128:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40812c:	add	x0, x0, #0x6a8
  408130:	str	w11, [sp, #112]
  408134:	str	x6, [sp, #120]
  408138:	bl	4073c0 <ferror@plt+0x53c0>
  40813c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408140:	str	x0, [sp, #208]
  408144:	add	x0, x1, #0x6a0
  408148:	mov	w1, w26
  40814c:	bl	4073c0 <ferror@plt+0x53c0>
  408150:	str	x0, [sp, #240]
  408154:	ldr	w11, [sp, #112]
  408158:	ldr	x6, [sp, #120]
  40815c:	b	4075b0 <ferror@plt+0x55b0>
  408160:	mov	w4, w0
  408164:	mov	w21, #0x0                   	// #0
  408168:	b	407b5c <ferror@plt+0x5b5c>
  40816c:	cmp	x23, x19
  408170:	b.ls	408178 <ferror@plt+0x6178>  // b.plast
  408174:	strb	w4, [x28, x19]
  408178:	add	x1, x2, #0x2
  40817c:	cmp	x23, x1
  408180:	b.ls	40818c <ferror@plt+0x618c>  // b.plast
  408184:	mov	w3, #0x30                  	// #48
  408188:	strb	w3, [x28, x1]
  40818c:	add	x19, x2, #0x3
  408190:	mov	w4, #0x30                  	// #48
  408194:	b	407c20 <ferror@plt+0x5c20>
  408198:	mov	w0, #0x76                  	// #118
  40819c:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  4081a0:	b	408160 <ferror@plt+0x6160>
  4081a4:	mov	w0, #0x72                  	// #114
  4081a8:	b	407b20 <ferror@plt+0x5b20>
  4081ac:	mov	w0, #0x61                  	// #97
  4081b0:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  4081b4:	b	408160 <ferror@plt+0x6160>
  4081b8:	mov	w0, #0x6e                  	// #110
  4081bc:	b	407b20 <ferror@plt+0x5b20>
  4081c0:	mov	w0, #0x0                   	// #0
  4081c4:	mov	w21, w5
  4081c8:	mov	w1, #0x0                   	// #0
  4081cc:	mov	w5, w0
  4081d0:	mov	w4, #0x20                  	// #32
  4081d4:	b	4079a8 <ferror@plt+0x59a8>
  4081d8:	mov	w5, #0x0                   	// #0
  4081dc:	mov	w0, #0x74                  	// #116
  4081e0:	b	407b20 <ferror@plt+0x5b20>
  4081e4:	mov	w5, #0x0                   	// #0
  4081e8:	mov	w0, #0x76                  	// #118
  4081ec:	cbz	w22, 407aa8 <ferror@plt+0x5aa8>
  4081f0:	b	408160 <ferror@plt+0x6160>
  4081f4:	mov	w5, w0
  4081f8:	mov	w21, #0x0                   	// #0
  4081fc:	mov	w1, #0x0                   	// #0
  408200:	b	4077d0 <ferror@plt+0x57d0>
  408204:	mov	w2, w22
  408208:	mov	w21, #0x0                   	// #0
  40820c:	b	407f00 <ferror@plt+0x5f00>
  408210:	mov	w1, w0
  408214:	b	4078fc <ferror@plt+0x58fc>
  408218:	mov	w5, w0
  40821c:	b	407a1c <ferror@plt+0x5a1c>
  408220:	mov	w5, #0x1                   	// #1
  408224:	cbz	w20, 40824c <ferror@plt+0x624c>
  408228:	mov	w10, #0x1                   	// #1
  40822c:	adrp	x26, 40c000 <ferror@plt+0xa000>
  408230:	mov	w11, w10
  408234:	add	x0, x26, #0x6a0
  408238:	str	x0, [sp, #112]
  40823c:	str	wzr, [sp, #120]
  408240:	b	408094 <ferror@plt+0x6094>
  408244:	cbnz	w20, 4084ec <ferror@plt+0x64ec>
  408248:	mov	w5, #0x0                   	// #0
  40824c:	cbnz	x23, 408524 <ferror@plt+0x6524>
  408250:	adrp	x26, 40c000 <ferror@plt+0xa000>
  408254:	mov	x12, #0x1                   	// #1
  408258:	add	x0, x26, #0x6a0
  40825c:	mov	x19, x12
  408260:	mov	w10, #0x1                   	// #1
  408264:	mov	w7, #0x0                   	// #0
  408268:	mov	w11, #0x0                   	// #0
  40826c:	mov	w26, #0x2                   	// #2
  408270:	str	x0, [sp, #112]
  408274:	str	wzr, [sp, #120]
  408278:	str	xzr, [sp, #128]
  40827c:	b	407638 <ferror@plt+0x5638>
  408280:	mov	w5, #0x0                   	// #0
  408284:	b	407fbc <ferror@plt+0x5fbc>
  408288:	mov	w10, #0x1                   	// #1
  40828c:	mov	x12, #0x1                   	// #1
  408290:	adrp	x0, 40c000 <ferror@plt+0xa000>
  408294:	mov	w5, w10
  408298:	add	x0, x0, #0x678
  40829c:	mov	x19, x12
  4082a0:	mov	w7, #0x0                   	// #0
  4082a4:	mov	w11, #0x0                   	// #0
  4082a8:	str	x0, [sp, #112]
  4082ac:	str	wzr, [sp, #120]
  4082b0:	str	xzr, [sp, #128]
  4082b4:	b	407638 <ferror@plt+0x5638>
  4082b8:	mov	w1, w21
  4082bc:	mov	w4, #0x30                  	// #48
  4082c0:	mov	w21, #0x0                   	// #0
  4082c4:	cbnz	w5, 4077e4 <ferror@plt+0x57e4>
  4082c8:	b	4078ec <ferror@plt+0x58ec>
  4082cc:	ldrb	w3, [x27, x7]
  4082d0:	cmp	w3, #0x3e
  4082d4:	b.hi	4084d8 <ferror@plt+0x64d8>  // b.pmore
  4082d8:	mov	x0, #0x1                   	// #1
  4082dc:	mov	x2, #0xa38200000000        	// #179778741075968
  4082e0:	movk	x2, #0x7000, lsl #48
  4082e4:	lsl	x0, x0, x3
  4082e8:	mov	w1, #0x0                   	// #0
  4082ec:	tst	x0, x2
  4082f0:	mov	w21, #0x0                   	// #0
  4082f4:	b.eq	4079a8 <ferror@plt+0x59a8>  // b.none
  4082f8:	cbnz	w11, 407a28 <ferror@plt+0x5a28>
  4082fc:	cmp	x23, x19
  408300:	b.ls	408308 <ferror@plt+0x6308>  // b.plast
  408304:	strb	w4, [x28, x19]
  408308:	add	x0, x19, #0x1
  40830c:	cmp	x23, x0
  408310:	b.ls	40831c <ferror@plt+0x631c>  // b.plast
  408314:	mov	w1, #0x22                  	// #34
  408318:	strb	w1, [x28, x0]
  40831c:	add	x0, x19, #0x2
  408320:	cmp	x23, x0
  408324:	b.ls	408330 <ferror@plt+0x6330>  // b.plast
  408328:	mov	w1, #0x22                  	// #34
  40832c:	strb	w1, [x28, x0]
  408330:	add	x0, x19, #0x3
  408334:	cmp	x23, x0
  408338:	b.ls	408344 <ferror@plt+0x6344>  // b.plast
  40833c:	mov	w1, #0x3f                  	// #63
  408340:	strb	w1, [x28, x0]
  408344:	add	x19, x19, #0x4
  408348:	mov	w4, w3
  40834c:	mov	x20, x7
  408350:	mov	w0, #0x0                   	// #0
  408354:	mov	w21, #0x0                   	// #0
  408358:	b	407c20 <ferror@plt+0x5c20>
  40835c:	mov	w10, #0x1                   	// #1
  408360:	adrp	x0, 40c000 <ferror@plt+0xa000>
  408364:	mov	w11, w10
  408368:	add	x0, x0, #0x678
  40836c:	mov	w5, w10
  408370:	mov	w7, #0x0                   	// #0
  408374:	mov	x12, #0x1                   	// #1
  408378:	mov	x19, #0x0                   	// #0
  40837c:	str	x0, [sp, #112]
  408380:	str	wzr, [sp, #120]
  408384:	str	xzr, [sp, #128]
  408388:	b	407638 <ferror@plt+0x5638>
  40838c:	mov	w0, w5
  408390:	b	408110 <ferror@plt+0x6110>
  408394:	mov	w0, w5
  408398:	b	4081c4 <ferror@plt+0x61c4>
  40839c:	ldr	x1, [sp, #208]
  4083a0:	ldrb	w0, [x1]
  4083a4:	cbz	w0, 4075b8 <ferror@plt+0x55b8>
  4083a8:	cmp	x23, x19
  4083ac:	b.ls	4083b4 <ferror@plt+0x63b4>  // b.plast
  4083b0:	strb	w0, [x28, x19]
  4083b4:	add	x19, x19, #0x1
  4083b8:	ldrb	w0, [x1, x19]
  4083bc:	cbnz	w0, 4083a8 <ferror@plt+0x63a8>
  4083c0:	b	4075b8 <ferror@plt+0x55b8>
  4083c4:	mov	x8, x21
  4083c8:	ldr	w11, [sp, #136]
  4083cc:	ldr	w24, [sp, #152]
  4083d0:	mov	w2, w22
  4083d4:	ldr	w10, [sp, #160]
  4083d8:	mov	w21, #0x0                   	// #0
  4083dc:	ldp	w4, w5, [sp, #172]
  4083e0:	ldr	x12, [sp, #144]
  4083e4:	ldr	x19, [sp, #184]
  4083e8:	ldr	x6, [sp, #216]
  4083ec:	b	407ef8 <ferror@plt+0x5ef8>
  4083f0:	mov	x9, x24
  4083f4:	cmp	x24, x25
  4083f8:	ldr	w11, [sp, #136]
  4083fc:	mov	x8, x21
  408400:	ldr	w24, [sp, #152]
  408404:	ldr	w10, [sp, #160]
  408408:	ldp	w4, w5, [sp, #172]
  40840c:	ldr	x12, [sp, #144]
  408410:	ldr	x19, [sp, #184]
  408414:	ldr	x6, [sp, #216]
  408418:	b.cc	408430 <ferror@plt+0x6430>  // b.lo, b.ul, b.last
  40841c:	b	408438 <ferror@plt+0x6438>
  408420:	add	x8, x8, #0x1
  408424:	add	x9, x20, x8
  408428:	cmp	x25, x9
  40842c:	b.ls	408438 <ferror@plt+0x6438>  // b.plast
  408430:	ldrb	w0, [x27, x9]
  408434:	cbnz	w0, 408420 <ferror@plt+0x6420>
  408438:	mov	w2, w22
  40843c:	mov	w21, #0x0                   	// #0
  408440:	b	407ef8 <ferror@plt+0x5ef8>
  408444:	mov	w0, w11
  408448:	ldr	x1, [sp, #112]
  40844c:	cmp	x1, #0x0
  408450:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408454:	b.eq	40847c <ferror@plt+0x647c>  // b.none
  408458:	ldrb	w0, [x1]
  40845c:	cbz	w0, 40847c <ferror@plt+0x647c>
  408460:	sub	x26, x1, x19
  408464:	cmp	x23, x19
  408468:	b.ls	408470 <ferror@plt+0x6470>  // b.plast
  40846c:	strb	w0, [x28, x19]
  408470:	add	x19, x19, #0x1
  408474:	ldrb	w0, [x26, x19]
  408478:	cbnz	w0, 408464 <ferror@plt+0x6464>
  40847c:	cmp	x23, x19
  408480:	b.ls	407a5c <ferror@plt+0x5a5c>  // b.plast
  408484:	strb	wzr, [x28, x19]
  408488:	b	407a5c <ferror@plt+0x5a5c>
  40848c:	mov	w5, w22
  408490:	b	407a1c <ferror@plt+0x5a1c>
  408494:	cmp	w26, #0x2
  408498:	cset	w5, eq  // eq = none
  40849c:	b	407a1c <ferror@plt+0x5a1c>
  4084a0:	ldr	w5, [sp, #200]
  4084a4:	mov	x3, x25
  4084a8:	ldr	x1, [sp, #128]
  4084ac:	mov	x2, x27
  4084b0:	ldr	x7, [sp, #208]
  4084b4:	mov	w4, #0x5                   	// #5
  4084b8:	ldr	x0, [sp, #240]
  4084bc:	str	x0, [sp]
  4084c0:	mov	x0, x28
  4084c4:	bl	407528 <ferror@plt+0x5528>
  4084c8:	mov	x19, x0
  4084cc:	b	407a5c <ferror@plt+0x5a5c>
  4084d0:	ldr	w0, [sp, #120]
  4084d4:	b	408448 <ferror@plt+0x6448>
  4084d8:	mov	w1, #0x0                   	// #0
  4084dc:	mov	w21, #0x0                   	// #0
  4084e0:	b	4079a8 <ferror@plt+0x59a8>
  4084e4:	mov	w26, #0x2                   	// #2
  4084e8:	b	407a1c <ferror@plt+0x5a1c>
  4084ec:	mov	w10, #0x1                   	// #1
  4084f0:	adrp	x0, 40c000 <ferror@plt+0xa000>
  4084f4:	mov	w11, w10
  4084f8:	add	x0, x0, #0x6a0
  4084fc:	mov	w7, #0x0                   	// #0
  408500:	mov	w5, #0x0                   	// #0
  408504:	mov	x12, #0x1                   	// #1
  408508:	mov	x19, #0x0                   	// #0
  40850c:	str	x0, [sp, #112]
  408510:	str	wzr, [sp, #120]
  408514:	str	xzr, [sp, #128]
  408518:	b	407638 <ferror@plt+0x5638>
  40851c:	ldr	x23, [sp, #128]
  408520:	b	4078c8 <ferror@plt+0x58c8>
  408524:	mov	x1, #0x0                   	// #0
  408528:	mov	w0, #0x0                   	// #0
  40852c:	mov	w7, #0x0                   	// #0
  408530:	mov	w10, #0x1                   	// #1
  408534:	str	x23, [sp, #128]
  408538:	b	407788 <ferror@plt+0x5788>
  40853c:	bl	401dc0 <abort@plt>
  408540:	sub	sp, sp, #0x80
  408544:	stp	x29, x30, [sp, #16]
  408548:	add	x29, sp, #0x10
  40854c:	stp	x19, x20, [sp, #32]
  408550:	mov	w19, w0
  408554:	mov	x20, x3
  408558:	stp	x21, x22, [sp, #48]
  40855c:	stp	x23, x24, [sp, #64]
  408560:	mov	x23, x1
  408564:	mov	x24, x2
  408568:	stp	x25, x26, [sp, #80]
  40856c:	stp	x27, x28, [sp, #96]
  408570:	bl	401fb0 <__errno_location@plt>
  408574:	mov	x22, x0
  408578:	ldr	w0, [x0]
  40857c:	adrp	x27, 41f000 <ferror@plt+0x1d000>
  408580:	str	w0, [sp, #116]
  408584:	ldr	x21, [x27, #696]
  408588:	tbnz	w19, #31, 4086e0 <ferror@plt+0x66e0>
  40858c:	add	x26, x27, #0x2b8
  408590:	ldr	w0, [x26, #8]
  408594:	cmp	w0, w19
  408598:	b.gt	4085e8 <ferror@plt+0x65e8>
  40859c:	mov	w0, #0x7fffffff            	// #2147483647
  4085a0:	cmp	w19, w0
  4085a4:	b.eq	4086dc <ferror@plt+0x66dc>  // b.none
  4085a8:	add	w28, w19, #0x1
  4085ac:	add	x0, x26, #0x10
  4085b0:	cmp	x21, x0
  4085b4:	sbfiz	x1, x28, #4, #32
  4085b8:	b.eq	4086c0 <ferror@plt+0x66c0>  // b.none
  4085bc:	mov	x0, x21
  4085c0:	bl	409438 <ferror@plt+0x7438>
  4085c4:	mov	x21, x0
  4085c8:	str	x0, [x27, #696]
  4085cc:	ldr	w0, [x26, #8]
  4085d0:	mov	w1, #0x0                   	// #0
  4085d4:	sub	w2, w28, w0
  4085d8:	add	x0, x21, w0, sxtw #4
  4085dc:	sbfiz	x2, x2, #4, #32
  4085e0:	bl	401cf0 <memset@plt>
  4085e4:	str	w28, [x26, #8]
  4085e8:	sbfiz	x19, x19, #4, #32
  4085ec:	add	x26, x20, #0x8
  4085f0:	add	x0, x21, x19
  4085f4:	str	x0, [sp, #120]
  4085f8:	ldp	w4, w5, [x20]
  4085fc:	mov	x6, x26
  408600:	ldr	x7, [x20, #40]
  408604:	orr	w25, w5, #0x1
  408608:	ldr	x27, [x21, x19]
  40860c:	mov	x3, x24
  408610:	ldr	x28, [x0, #8]
  408614:	mov	x1, x27
  408618:	ldr	x0, [x20, #48]
  40861c:	str	x0, [sp]
  408620:	mov	x2, x23
  408624:	mov	w5, w25
  408628:	mov	x0, x28
  40862c:	bl	407528 <ferror@plt+0x5528>
  408630:	cmp	x27, x0
  408634:	b.hi	408694 <ferror@plt+0x6694>  // b.pmore
  408638:	add	x27, x0, #0x1
  40863c:	str	x27, [x21, x19]
  408640:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  408644:	add	x0, x0, #0x4d0
  408648:	cmp	x28, x0
  40864c:	b.eq	408658 <ferror@plt+0x6658>  // b.none
  408650:	mov	x0, x28
  408654:	bl	401e60 <free@plt>
  408658:	mov	x0, x27
  40865c:	bl	4093d8 <ferror@plt+0x73d8>
  408660:	ldr	x1, [sp, #120]
  408664:	mov	x28, x0
  408668:	ldr	w4, [x20]
  40866c:	mov	x6, x26
  408670:	ldr	x7, [x20, #40]
  408674:	str	x0, [x1, #8]
  408678:	ldr	x1, [x20, #48]
  40867c:	str	x1, [sp]
  408680:	mov	w5, w25
  408684:	mov	x3, x24
  408688:	mov	x2, x23
  40868c:	mov	x1, x27
  408690:	bl	407528 <ferror@plt+0x5528>
  408694:	ldr	w0, [sp, #116]
  408698:	ldp	x29, x30, [sp, #16]
  40869c:	ldp	x19, x20, [sp, #32]
  4086a0:	ldp	x23, x24, [sp, #64]
  4086a4:	ldp	x25, x26, [sp, #80]
  4086a8:	str	w0, [x22]
  4086ac:	mov	x0, x28
  4086b0:	ldp	x21, x22, [sp, #48]
  4086b4:	ldp	x27, x28, [sp, #96]
  4086b8:	add	sp, sp, #0x80
  4086bc:	ret
  4086c0:	mov	x0, #0x0                   	// #0
  4086c4:	bl	409438 <ferror@plt+0x7438>
  4086c8:	mov	x21, x0
  4086cc:	str	x0, [x27, #696]
  4086d0:	ldp	x0, x1, [x26, #16]
  4086d4:	stp	x0, x1, [x21]
  4086d8:	b	4085cc <ferror@plt+0x65cc>
  4086dc:	bl	409638 <ferror@plt+0x7638>
  4086e0:	bl	401dc0 <abort@plt>
  4086e4:	nop
  4086e8:	stp	x29, x30, [sp, #-48]!
  4086ec:	mov	x29, sp
  4086f0:	stp	x19, x20, [sp, #16]
  4086f4:	mov	x20, x0
  4086f8:	str	x21, [sp, #32]
  4086fc:	bl	401fb0 <__errno_location@plt>
  408700:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  408704:	mov	x19, x0
  408708:	add	x2, x2, #0x4d0
  40870c:	cmp	x20, #0x0
  408710:	add	x2, x2, #0x100
  408714:	mov	x1, #0x38                  	// #56
  408718:	ldr	w21, [x19]
  40871c:	csel	x0, x2, x20, eq  // eq = none
  408720:	bl	4095d0 <ferror@plt+0x75d0>
  408724:	str	w21, [x19]
  408728:	ldp	x19, x20, [sp, #16]
  40872c:	ldr	x21, [sp, #32]
  408730:	ldp	x29, x30, [sp], #48
  408734:	ret
  408738:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  40873c:	add	x1, x1, #0x4d0
  408740:	cmp	x0, #0x0
  408744:	add	x1, x1, #0x100
  408748:	csel	x0, x1, x0, eq  // eq = none
  40874c:	ldr	w0, [x0]
  408750:	ret
  408754:	nop
  408758:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  40875c:	add	x2, x2, #0x4d0
  408760:	cmp	x0, #0x0
  408764:	add	x2, x2, #0x100
  408768:	csel	x0, x2, x0, eq  // eq = none
  40876c:	str	w1, [x0]
  408770:	ret
  408774:	nop
  408778:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  40877c:	add	x3, x3, #0x4d0
  408780:	cmp	x0, #0x0
  408784:	add	x3, x3, #0x100
  408788:	csel	x0, x3, x0, eq  // eq = none
  40878c:	ubfx	x4, x1, #5, #3
  408790:	add	x3, x0, #0x8
  408794:	and	w1, w1, #0x1f
  408798:	ldr	w5, [x3, x4, lsl #2]
  40879c:	lsr	w0, w5, w1
  4087a0:	eor	w2, w0, w2
  4087a4:	and	w2, w2, #0x1
  4087a8:	and	w0, w0, #0x1
  4087ac:	lsl	w2, w2, w1
  4087b0:	eor	w2, w2, w5
  4087b4:	str	w2, [x3, x4, lsl #2]
  4087b8:	ret
  4087bc:	nop
  4087c0:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  4087c4:	add	x3, x3, #0x4d0
  4087c8:	cmp	x0, #0x0
  4087cc:	add	x3, x3, #0x100
  4087d0:	csel	x2, x3, x0, eq  // eq = none
  4087d4:	ldr	w0, [x2, #4]
  4087d8:	str	w1, [x2, #4]
  4087dc:	ret
  4087e0:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  4087e4:	add	x3, x3, #0x4d0
  4087e8:	cmp	x0, #0x0
  4087ec:	add	x3, x3, #0x100
  4087f0:	csel	x0, x3, x0, eq  // eq = none
  4087f4:	mov	w3, #0xa                   	// #10
  4087f8:	cmp	x1, #0x0
  4087fc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408800:	str	w3, [x0]
  408804:	b.eq	408810 <ferror@plt+0x6810>  // b.none
  408808:	stp	x1, x2, [x0, #40]
  40880c:	ret
  408810:	stp	x29, x30, [sp, #-16]!
  408814:	mov	x29, sp
  408818:	bl	401dc0 <abort@plt>
  40881c:	nop
  408820:	sub	sp, sp, #0x50
  408824:	adrp	x5, 41f000 <ferror@plt+0x1d000>
  408828:	stp	x29, x30, [sp, #16]
  40882c:	add	x29, sp, #0x10
  408830:	stp	x19, x20, [sp, #32]
  408834:	mov	x19, x4
  408838:	add	x4, x5, #0x4d0
  40883c:	cmp	x19, #0x0
  408840:	add	x4, x4, #0x100
  408844:	csel	x19, x4, x19, eq  // eq = none
  408848:	mov	x20, x3
  40884c:	stp	x21, x22, [sp, #48]
  408850:	mov	x21, x0
  408854:	mov	x22, x1
  408858:	str	x23, [sp, #64]
  40885c:	mov	x23, x2
  408860:	bl	401fb0 <__errno_location@plt>
  408864:	ldp	x7, x8, [x19, #40]
  408868:	mov	x3, x20
  40886c:	mov	x20, x0
  408870:	mov	x0, x21
  408874:	ldp	w4, w5, [x19]
  408878:	mov	x2, x23
  40887c:	ldr	w21, [x20]
  408880:	mov	x1, x22
  408884:	str	x8, [sp]
  408888:	add	x6, x19, #0x8
  40888c:	bl	407528 <ferror@plt+0x5528>
  408890:	ldp	x29, x30, [sp, #16]
  408894:	ldr	x23, [sp, #64]
  408898:	str	w21, [x20]
  40889c:	ldp	x19, x20, [sp, #32]
  4088a0:	ldp	x21, x22, [sp, #48]
  4088a4:	add	sp, sp, #0x50
  4088a8:	ret
  4088ac:	nop
  4088b0:	sub	sp, sp, #0x70
  4088b4:	adrp	x4, 41f000 <ferror@plt+0x1d000>
  4088b8:	add	x4, x4, #0x4d0
  4088bc:	cmp	x3, #0x0
  4088c0:	add	x4, x4, #0x100
  4088c4:	stp	x29, x30, [sp, #16]
  4088c8:	add	x29, sp, #0x10
  4088cc:	stp	x19, x20, [sp, #32]
  4088d0:	csel	x19, x4, x3, eq  // eq = none
  4088d4:	mov	x20, x2
  4088d8:	stp	x21, x22, [sp, #48]
  4088dc:	mov	x22, x0
  4088e0:	stp	x23, x24, [sp, #64]
  4088e4:	mov	x23, x1
  4088e8:	stp	x25, x26, [sp, #80]
  4088ec:	stp	x27, x28, [sp, #96]
  4088f0:	bl	401fb0 <__errno_location@plt>
  4088f4:	ldr	w28, [x0]
  4088f8:	ldp	w4, w5, [x19]
  4088fc:	mov	x21, x0
  408900:	ldp	x7, x0, [x19, #40]
  408904:	cmp	x20, #0x0
  408908:	cset	w24, eq  // eq = none
  40890c:	add	x27, x19, #0x8
  408910:	orr	w24, w24, w5
  408914:	mov	x6, x27
  408918:	mov	x3, x23
  40891c:	mov	x2, x22
  408920:	mov	w5, w24
  408924:	str	x0, [sp]
  408928:	mov	x1, #0x0                   	// #0
  40892c:	mov	x0, #0x0                   	// #0
  408930:	bl	407528 <ferror@plt+0x5528>
  408934:	add	x26, x0, #0x1
  408938:	mov	x25, x0
  40893c:	mov	x0, x26
  408940:	bl	4093d8 <ferror@plt+0x73d8>
  408944:	ldp	x7, x1, [x19, #40]
  408948:	mov	w5, w24
  40894c:	ldr	w4, [x19]
  408950:	mov	x6, x27
  408954:	str	x1, [sp]
  408958:	mov	x3, x23
  40895c:	mov	x2, x22
  408960:	mov	x19, x0
  408964:	mov	x1, x26
  408968:	bl	407528 <ferror@plt+0x5528>
  40896c:	str	w28, [x21]
  408970:	cbz	x20, 408978 <ferror@plt+0x6978>
  408974:	str	x25, [x20]
  408978:	mov	x0, x19
  40897c:	ldp	x29, x30, [sp, #16]
  408980:	ldp	x19, x20, [sp, #32]
  408984:	ldp	x21, x22, [sp, #48]
  408988:	ldp	x23, x24, [sp, #64]
  40898c:	ldp	x25, x26, [sp, #80]
  408990:	ldp	x27, x28, [sp, #96]
  408994:	add	sp, sp, #0x70
  408998:	ret
  40899c:	nop
  4089a0:	mov	x3, x2
  4089a4:	mov	x2, #0x0                   	// #0
  4089a8:	b	4088b0 <ferror@plt+0x68b0>
  4089ac:	nop
  4089b0:	stp	x29, x30, [sp, #-64]!
  4089b4:	mov	x29, sp
  4089b8:	stp	x21, x22, [sp, #32]
  4089bc:	str	x23, [sp, #48]
  4089c0:	adrp	x23, 41f000 <ferror@plt+0x1d000>
  4089c4:	add	x22, x23, #0x2b8
  4089c8:	stp	x19, x20, [sp, #16]
  4089cc:	ldr	x21, [x23, #696]
  4089d0:	ldr	w20, [x22, #8]
  4089d4:	cmp	w20, #0x1
  4089d8:	b.le	408a00 <ferror@plt+0x6a00>
  4089dc:	sub	w0, w20, #0x2
  4089e0:	add	x20, x21, #0x28
  4089e4:	add	x19, x21, #0x18
  4089e8:	add	x20, x20, w0, uxtw #4
  4089ec:	nop
  4089f0:	ldr	x0, [x19], #16
  4089f4:	bl	401e60 <free@plt>
  4089f8:	cmp	x19, x20
  4089fc:	b.ne	4089f0 <ferror@plt+0x69f0>  // b.any
  408a00:	ldr	x0, [x21, #8]
  408a04:	adrp	x19, 41f000 <ferror@plt+0x1d000>
  408a08:	add	x19, x19, #0x4d0
  408a0c:	cmp	x0, x19
  408a10:	b.eq	408a20 <ferror@plt+0x6a20>  // b.none
  408a14:	bl	401e60 <free@plt>
  408a18:	mov	x0, #0x100                 	// #256
  408a1c:	stp	x0, x19, [x22, #16]
  408a20:	add	x19, x22, #0x10
  408a24:	cmp	x21, x19
  408a28:	b.eq	408a38 <ferror@plt+0x6a38>  // b.none
  408a2c:	mov	x0, x21
  408a30:	bl	401e60 <free@plt>
  408a34:	str	x19, [x23, #696]
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	str	w0, [x22, #8]
  408a40:	ldp	x19, x20, [sp, #16]
  408a44:	ldp	x21, x22, [sp, #32]
  408a48:	ldr	x23, [sp, #48]
  408a4c:	ldp	x29, x30, [sp], #64
  408a50:	ret
  408a54:	nop
  408a58:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408a5c:	add	x3, x3, #0x4d0
  408a60:	add	x3, x3, #0x100
  408a64:	mov	x2, #0xffffffffffffffff    	// #-1
  408a68:	b	408540 <ferror@plt+0x6540>
  408a6c:	nop
  408a70:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408a74:	add	x3, x3, #0x4d0
  408a78:	add	x3, x3, #0x100
  408a7c:	b	408540 <ferror@plt+0x6540>
  408a80:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408a84:	add	x3, x3, #0x4d0
  408a88:	mov	x1, x0
  408a8c:	add	x3, x3, #0x100
  408a90:	mov	x2, #0xffffffffffffffff    	// #-1
  408a94:	mov	w0, #0x0                   	// #0
  408a98:	b	408540 <ferror@plt+0x6540>
  408a9c:	nop
  408aa0:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408aa4:	add	x3, x3, #0x4d0
  408aa8:	mov	x2, x1
  408aac:	add	x3, x3, #0x100
  408ab0:	mov	x1, x0
  408ab4:	mov	w0, #0x0                   	// #0
  408ab8:	b	408540 <ferror@plt+0x6540>
  408abc:	nop
  408ac0:	stp	x29, x30, [sp, #-96]!
  408ac4:	add	x8, sp, #0x28
  408ac8:	mov	x29, sp
  408acc:	stp	x19, x20, [sp, #16]
  408ad0:	mov	x20, x2
  408ad4:	mov	w19, w0
  408ad8:	mov	w0, w1
  408adc:	bl	407390 <ferror@plt+0x5390>
  408ae0:	add	x3, sp, #0x28
  408ae4:	mov	x1, x20
  408ae8:	mov	w0, w19
  408aec:	mov	x2, #0xffffffffffffffff    	// #-1
  408af0:	bl	408540 <ferror@plt+0x6540>
  408af4:	ldp	x19, x20, [sp, #16]
  408af8:	ldp	x29, x30, [sp], #96
  408afc:	ret
  408b00:	stp	x29, x30, [sp, #-112]!
  408b04:	add	x8, sp, #0x38
  408b08:	mov	x29, sp
  408b0c:	stp	x19, x20, [sp, #16]
  408b10:	mov	x20, x2
  408b14:	mov	w19, w0
  408b18:	mov	w0, w1
  408b1c:	str	x21, [sp, #32]
  408b20:	mov	x21, x3
  408b24:	bl	407390 <ferror@plt+0x5390>
  408b28:	add	x3, sp, #0x38
  408b2c:	mov	x2, x21
  408b30:	mov	x1, x20
  408b34:	mov	w0, w19
  408b38:	bl	408540 <ferror@plt+0x6540>
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldr	x21, [sp, #32]
  408b44:	ldp	x29, x30, [sp], #112
  408b48:	ret
  408b4c:	nop
  408b50:	mov	x2, x1
  408b54:	mov	w1, w0
  408b58:	mov	w0, #0x0                   	// #0
  408b5c:	b	408ac0 <ferror@plt+0x6ac0>
  408b60:	mov	x4, x1
  408b64:	mov	x3, x2
  408b68:	mov	w1, w0
  408b6c:	mov	x2, x4
  408b70:	mov	w0, #0x0                   	// #0
  408b74:	b	408b00 <ferror@plt+0x6b00>
  408b78:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408b7c:	add	x3, x3, #0x4d0
  408b80:	stp	x29, x30, [sp, #-80]!
  408b84:	add	x5, x3, #0x100
  408b88:	ubfx	x7, x2, #5, #3
  408b8c:	mov	x29, sp
  408b90:	ldp	x8, x9, [x3, #256]
  408b94:	stp	x8, x9, [sp, #24]
  408b98:	add	x6, sp, #0x20
  408b9c:	and	w8, w2, #0x1f
  408ba0:	add	x4, sp, #0x18
  408ba4:	ldp	x2, x3, [x3, #272]
  408ba8:	stp	x2, x3, [sp, #40]
  408bac:	ldp	x2, x3, [x5, #32]
  408bb0:	stp	x2, x3, [sp, #56]
  408bb4:	mov	x2, x1
  408bb8:	mov	x3, x4
  408bbc:	ldr	x1, [x5, #48]
  408bc0:	str	x1, [sp, #72]
  408bc4:	mov	x1, x0
  408bc8:	mov	w0, #0x0                   	// #0
  408bcc:	ldr	w5, [x6, x7, lsl #2]
  408bd0:	lsr	w4, w5, w8
  408bd4:	mvn	w4, w4
  408bd8:	and	w4, w4, #0x1
  408bdc:	lsl	w4, w4, w8
  408be0:	eor	w4, w4, w5
  408be4:	str	w4, [x6, x7, lsl #2]
  408be8:	bl	408540 <ferror@plt+0x6540>
  408bec:	ldp	x29, x30, [sp], #80
  408bf0:	ret
  408bf4:	nop
  408bf8:	mov	w2, w1
  408bfc:	mov	x1, #0xffffffffffffffff    	// #-1
  408c00:	b	408b78 <ferror@plt+0x6b78>
  408c04:	nop
  408c08:	mov	w2, #0x3a                  	// #58
  408c0c:	mov	x1, #0xffffffffffffffff    	// #-1
  408c10:	b	408b78 <ferror@plt+0x6b78>
  408c14:	nop
  408c18:	mov	w2, #0x3a                  	// #58
  408c1c:	b	408b78 <ferror@plt+0x6b78>
  408c20:	stp	x29, x30, [sp, #-160]!
  408c24:	mov	x29, sp
  408c28:	add	x8, sp, #0x20
  408c2c:	stp	x19, x20, [sp, #16]
  408c30:	mov	x20, x2
  408c34:	mov	w19, w0
  408c38:	mov	w0, w1
  408c3c:	bl	407390 <ferror@plt+0x5390>
  408c40:	ldp	x0, x1, [sp, #32]
  408c44:	stp	x0, x1, [sp, #104]
  408c48:	add	x3, sp, #0x68
  408c4c:	ldr	w2, [sp, #116]
  408c50:	mov	x1, x20
  408c54:	ldp	x6, x7, [sp, #48]
  408c58:	mvn	w4, w2
  408c5c:	ldp	x8, x9, [sp, #64]
  408c60:	and	w4, w4, #0x4000000
  408c64:	ldr	x5, [sp, #80]
  408c68:	eor	w4, w4, w2
  408c6c:	mov	w0, w19
  408c70:	mov	x2, #0xffffffffffffffff    	// #-1
  408c74:	str	w4, [sp, #116]
  408c78:	stp	x6, x7, [sp, #120]
  408c7c:	stp	x8, x9, [sp, #136]
  408c80:	str	x5, [sp, #152]
  408c84:	bl	408540 <ferror@plt+0x6540>
  408c88:	ldp	x19, x20, [sp, #16]
  408c8c:	ldp	x29, x30, [sp], #160
  408c90:	ret
  408c94:	nop
  408c98:	adrp	x5, 41f000 <ferror@plt+0x1d000>
  408c9c:	add	x5, x5, #0x4d0
  408ca0:	stp	x29, x30, [sp, #-80]!
  408ca4:	mov	x6, x1
  408ca8:	mov	w1, #0xa                   	// #10
  408cac:	mov	x29, sp
  408cb0:	ldp	x8, x9, [x5, #256]
  408cb4:	stp	x8, x9, [sp, #24]
  408cb8:	cmp	x6, #0x0
  408cbc:	str	w1, [sp, #24]
  408cc0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  408cc4:	ldp	x10, x11, [x5, #272]
  408cc8:	stp	x10, x11, [sp, #40]
  408ccc:	ldp	x8, x9, [x5, #288]
  408cd0:	stp	x8, x9, [sp, #56]
  408cd4:	ldr	x1, [x5, #304]
  408cd8:	str	x1, [sp, #72]
  408cdc:	b.eq	408d00 <ferror@plt+0x6d00>  // b.none
  408ce0:	mov	x5, x2
  408ce4:	mov	x1, x3
  408ce8:	mov	x2, x4
  408cec:	add	x3, sp, #0x18
  408cf0:	stp	x6, x5, [sp, #64]
  408cf4:	bl	408540 <ferror@plt+0x6540>
  408cf8:	ldp	x29, x30, [sp], #80
  408cfc:	ret
  408d00:	bl	401dc0 <abort@plt>
  408d04:	nop
  408d08:	mov	x4, #0xffffffffffffffff    	// #-1
  408d0c:	b	408c98 <ferror@plt+0x6c98>
  408d10:	mov	x4, x1
  408d14:	mov	x3, x2
  408d18:	mov	x1, x0
  408d1c:	mov	x2, x4
  408d20:	mov	w0, #0x0                   	// #0
  408d24:	mov	x4, #0xffffffffffffffff    	// #-1
  408d28:	b	408c98 <ferror@plt+0x6c98>
  408d2c:	nop
  408d30:	mov	x4, x1
  408d34:	mov	x5, x2
  408d38:	mov	x1, x0
  408d3c:	mov	x2, x4
  408d40:	mov	w0, #0x0                   	// #0
  408d44:	mov	x4, x3
  408d48:	mov	x3, x5
  408d4c:	b	408c98 <ferror@plt+0x6c98>
  408d50:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408d54:	add	x3, x3, #0x2b8
  408d58:	add	x3, x3, #0x20
  408d5c:	b	408540 <ferror@plt+0x6540>
  408d60:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408d64:	add	x3, x3, #0x2b8
  408d68:	mov	x2, x1
  408d6c:	add	x3, x3, #0x20
  408d70:	mov	x1, x0
  408d74:	mov	w0, #0x0                   	// #0
  408d78:	b	408540 <ferror@plt+0x6540>
  408d7c:	nop
  408d80:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408d84:	add	x3, x3, #0x2b8
  408d88:	add	x3, x3, #0x20
  408d8c:	mov	x2, #0xffffffffffffffff    	// #-1
  408d90:	b	408540 <ferror@plt+0x6540>
  408d94:	nop
  408d98:	adrp	x3, 41f000 <ferror@plt+0x1d000>
  408d9c:	add	x3, x3, #0x2b8
  408da0:	mov	x1, x0
  408da4:	add	x3, x3, #0x20
  408da8:	mov	x2, #0xffffffffffffffff    	// #-1
  408dac:	mov	w0, #0x0                   	// #0
  408db0:	b	408540 <ferror@plt+0x6540>
  408db4:	nop
  408db8:	stp	x29, x30, [sp, #-64]!
  408dbc:	mov	x29, sp
  408dc0:	stp	x19, x20, [sp, #16]
  408dc4:	mov	x20, x2
  408dc8:	stp	x21, x22, [sp, #32]
  408dcc:	mov	w22, w0
  408dd0:	mov	x21, x1
  408dd4:	str	x23, [sp, #48]
  408dd8:	mov	x23, #0x7ff00000            	// #2146435072
  408ddc:	nop
  408de0:	mov	x2, x20
  408de4:	mov	x1, x21
  408de8:	mov	w0, w22
  408dec:	bl	401f00 <read@plt>
  408df0:	mov	x19, x0
  408df4:	tbz	x0, #63, 408e18 <ferror@plt+0x6e18>
  408df8:	bl	401fb0 <__errno_location@plt>
  408dfc:	ldr	w2, [x0]
  408e00:	cmp	w2, #0x4
  408e04:	b.eq	408de0 <ferror@plt+0x6de0>  // b.none
  408e08:	cmp	w2, #0x16
  408e0c:	ccmp	x20, x23, #0x0, eq  // eq = none
  408e10:	mov	x20, #0x7ff00000            	// #2146435072
  408e14:	b.hi	408de0 <ferror@plt+0x6de0>  // b.pmore
  408e18:	mov	x0, x19
  408e1c:	ldp	x19, x20, [sp, #16]
  408e20:	ldp	x21, x22, [sp, #32]
  408e24:	ldr	x23, [sp, #48]
  408e28:	ldp	x29, x30, [sp], #64
  408e2c:	ret
  408e30:	stp	x29, x30, [sp, #-32]!
  408e34:	mov	x2, x1
  408e38:	mov	x29, sp
  408e3c:	stp	x19, x20, [sp, #16]
  408e40:	mov	x19, x0
  408e44:	mov	x20, x1
  408e48:	mov	w1, #0x0                   	// #0
  408e4c:	bl	401f10 <memchr@plt>
  408e50:	sub	x19, x0, x19
  408e54:	cmp	x0, #0x0
  408e58:	csinc	x0, x20, x19, eq  // eq = none
  408e5c:	ldp	x19, x20, [sp, #16]
  408e60:	ldp	x29, x30, [sp], #32
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-48]!
  408e6c:	cmp	w0, #0x2
  408e70:	mov	x29, sp
  408e74:	stp	x19, x20, [sp, #16]
  408e78:	mov	w19, w0
  408e7c:	b.ls	408e90 <ferror@plt+0x6e90>  // b.plast
  408e80:	mov	w0, w19
  408e84:	ldp	x19, x20, [sp, #16]
  408e88:	ldp	x29, x30, [sp], #48
  408e8c:	ret
  408e90:	str	x21, [sp, #32]
  408e94:	bl	40a458 <ferror@plt+0x8458>
  408e98:	mov	w21, w0
  408e9c:	bl	401fb0 <__errno_location@plt>
  408ea0:	mov	x20, x0
  408ea4:	mov	w0, w19
  408ea8:	mov	w19, w21
  408eac:	ldr	w21, [x20]
  408eb0:	bl	401d60 <close@plt>
  408eb4:	str	w21, [x20]
  408eb8:	mov	w0, w19
  408ebc:	ldp	x19, x20, [sp, #16]
  408ec0:	ldr	x21, [sp, #32]
  408ec4:	ldp	x29, x30, [sp], #48
  408ec8:	ret
  408ecc:	nop
  408ed0:	sub	sp, sp, #0x50
  408ed4:	stp	x29, x30, [sp, #32]
  408ed8:	add	x29, sp, #0x20
  408edc:	stp	x19, x20, [sp, #48]
  408ee0:	mov	x20, x4
  408ee4:	mov	x19, x5
  408ee8:	str	x21, [sp, #64]
  408eec:	mov	x21, x0
  408ef0:	cbz	x1, 4090b0 <ferror@plt+0x70b0>
  408ef4:	mov	x4, x3
  408ef8:	mov	x3, x2
  408efc:	mov	x2, x1
  408f00:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408f04:	add	x1, x1, #0xa98
  408f08:	bl	401fe0 <fprintf@plt>
  408f0c:	mov	w2, #0x5                   	// #5
  408f10:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408f14:	mov	x0, #0x0                   	// #0
  408f18:	add	x1, x1, #0xab0
  408f1c:	bl	401f40 <dcgettext@plt>
  408f20:	mov	x2, x0
  408f24:	mov	w3, #0x7e3                 	// #2019
  408f28:	mov	x0, x21
  408f2c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408f30:	add	x1, x1, #0xd90
  408f34:	bl	401fe0 <fprintf@plt>
  408f38:	mov	w2, #0x5                   	// #5
  408f3c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408f40:	mov	x0, #0x0                   	// #0
  408f44:	add	x1, x1, #0xab8
  408f48:	bl	401f40 <dcgettext@plt>
  408f4c:	mov	x1, x21
  408f50:	bl	401b40 <fputs@plt>
  408f54:	cmp	x19, #0x5
  408f58:	b.eq	4090c0 <ferror@plt+0x70c0>  // b.none
  408f5c:	b.hi	408fac <ferror@plt+0x6fac>  // b.pmore
  408f60:	cmp	x19, #0x2
  408f64:	b.eq	4090fc <ferror@plt+0x70fc>  // b.none
  408f68:	b.ls	409018 <ferror@plt+0x7018>  // b.plast
  408f6c:	cmp	x19, #0x3
  408f70:	b.eq	40917c <ferror@plt+0x717c>  // b.none
  408f74:	mov	w2, #0x5                   	// #5
  408f78:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408f7c:	mov	x0, #0x0                   	// #0
  408f80:	add	x1, x1, #0xbd0
  408f84:	bl	401f40 <dcgettext@plt>
  408f88:	mov	x1, x0
  408f8c:	ldp	x2, x3, [x20]
  408f90:	mov	x0, x21
  408f94:	ldp	x4, x5, [x20, #16]
  408f98:	ldp	x29, x30, [sp, #32]
  408f9c:	ldp	x19, x20, [sp, #48]
  408fa0:	ldr	x21, [sp, #64]
  408fa4:	add	sp, sp, #0x50
  408fa8:	b	401fe0 <fprintf@plt>
  408fac:	cmp	x19, #0x8
  408fb0:	b.eq	4091b4 <ferror@plt+0x71b4>  // b.none
  408fb4:	b.ls	409058 <ferror@plt+0x7058>  // b.plast
  408fb8:	cmp	x19, #0x9
  408fbc:	b.ne	40916c <ferror@plt+0x716c>  // b.any
  408fc0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  408fc4:	add	x1, x1, #0xca0
  408fc8:	mov	w2, #0x5                   	// #5
  408fcc:	mov	x0, #0x0                   	// #0
  408fd0:	bl	401f40 <dcgettext@plt>
  408fd4:	ldr	x8, [x20, #48]
  408fd8:	mov	x1, x0
  408fdc:	ldp	x2, x3, [x20]
  408fe0:	mov	x0, x21
  408fe4:	ldp	x4, x5, [x20, #16]
  408fe8:	ldp	x6, x7, [x20, #32]
  408fec:	str	x8, [sp]
  408ff0:	ldr	x8, [x20, #56]
  408ff4:	str	x8, [sp, #8]
  408ff8:	ldr	x8, [x20, #64]
  408ffc:	str	x8, [sp, #16]
  409000:	bl	401fe0 <fprintf@plt>
  409004:	ldp	x29, x30, [sp, #32]
  409008:	ldp	x19, x20, [sp, #48]
  40900c:	ldr	x21, [sp, #64]
  409010:	add	sp, sp, #0x50
  409014:	ret
  409018:	cbz	x19, 40909c <ferror@plt+0x709c>
  40901c:	cmp	x19, #0x1
  409020:	b.ne	40916c <ferror@plt+0x716c>  // b.any
  409024:	mov	w2, #0x5                   	// #5
  409028:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40902c:	mov	x0, #0x0                   	// #0
  409030:	add	x1, x1, #0xb88
  409034:	bl	401f40 <dcgettext@plt>
  409038:	mov	x1, x0
  40903c:	ldr	x2, [x20]
  409040:	mov	x0, x21
  409044:	ldp	x29, x30, [sp, #32]
  409048:	ldp	x19, x20, [sp, #48]
  40904c:	ldr	x21, [sp, #64]
  409050:	add	sp, sp, #0x50
  409054:	b	401fe0 <fprintf@plt>
  409058:	cmp	x19, #0x6
  40905c:	b.eq	409130 <ferror@plt+0x7130>  // b.none
  409060:	cmp	x19, #0x7
  409064:	b.ne	40916c <ferror@plt+0x716c>  // b.any
  409068:	mov	w2, #0x5                   	// #5
  40906c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409070:	mov	x0, #0x0                   	// #0
  409074:	add	x1, x1, #0xc40
  409078:	bl	401f40 <dcgettext@plt>
  40907c:	mov	x1, x0
  409080:	ldp	x2, x3, [x20]
  409084:	mov	x0, x21
  409088:	ldp	x4, x5, [x20, #16]
  40908c:	ldp	x6, x7, [x20, #32]
  409090:	ldr	x8, [x20, #48]
  409094:	str	x8, [sp]
  409098:	bl	401fe0 <fprintf@plt>
  40909c:	ldp	x29, x30, [sp, #32]
  4090a0:	ldp	x19, x20, [sp, #48]
  4090a4:	ldr	x21, [sp, #64]
  4090a8:	add	sp, sp, #0x50
  4090ac:	ret
  4090b0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4090b4:	add	x1, x1, #0xaa8
  4090b8:	bl	401fe0 <fprintf@plt>
  4090bc:	b	408f0c <ferror@plt+0x6f0c>
  4090c0:	mov	w2, w19
  4090c4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4090c8:	mov	x0, #0x0                   	// #0
  4090cc:	add	x1, x1, #0xbf0
  4090d0:	bl	401f40 <dcgettext@plt>
  4090d4:	mov	x1, x0
  4090d8:	ldp	x2, x3, [x20]
  4090dc:	mov	x0, x21
  4090e0:	ldp	x4, x5, [x20, #16]
  4090e4:	ldp	x29, x30, [sp, #32]
  4090e8:	ldr	x6, [x20, #32]
  4090ec:	ldp	x19, x20, [sp, #48]
  4090f0:	ldr	x21, [sp, #64]
  4090f4:	add	sp, sp, #0x50
  4090f8:	b	401fe0 <fprintf@plt>
  4090fc:	mov	w2, #0x5                   	// #5
  409100:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409104:	mov	x0, #0x0                   	// #0
  409108:	add	x1, x1, #0xb98
  40910c:	bl	401f40 <dcgettext@plt>
  409110:	mov	x1, x0
  409114:	ldp	x2, x3, [x20]
  409118:	mov	x0, x21
  40911c:	ldp	x29, x30, [sp, #32]
  409120:	ldp	x19, x20, [sp, #48]
  409124:	ldr	x21, [sp, #64]
  409128:	add	sp, sp, #0x50
  40912c:	b	401fe0 <fprintf@plt>
  409130:	mov	w2, #0x5                   	// #5
  409134:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409138:	mov	x0, #0x0                   	// #0
  40913c:	add	x1, x1, #0xc18
  409140:	bl	401f40 <dcgettext@plt>
  409144:	mov	x1, x0
  409148:	ldp	x2, x3, [x20]
  40914c:	mov	x0, x21
  409150:	ldp	x4, x5, [x20, #16]
  409154:	ldp	x29, x30, [sp, #32]
  409158:	ldp	x6, x7, [x20, #32]
  40915c:	ldp	x19, x20, [sp, #48]
  409160:	ldr	x21, [sp, #64]
  409164:	add	sp, sp, #0x50
  409168:	b	401fe0 <fprintf@plt>
  40916c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409170:	mov	w2, #0x5                   	// #5
  409174:	add	x1, x1, #0xcd8
  409178:	b	408fcc <ferror@plt+0x6fcc>
  40917c:	mov	w2, #0x5                   	// #5
  409180:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409184:	mov	x0, #0x0                   	// #0
  409188:	add	x1, x1, #0xbb0
  40918c:	bl	401f40 <dcgettext@plt>
  409190:	mov	x1, x0
  409194:	ldp	x2, x3, [x20]
  409198:	mov	x0, x21
  40919c:	ldr	x4, [x20, #16]
  4091a0:	ldp	x29, x30, [sp, #32]
  4091a4:	ldp	x19, x20, [sp, #48]
  4091a8:	ldr	x21, [sp, #64]
  4091ac:	add	sp, sp, #0x50
  4091b0:	b	401fe0 <fprintf@plt>
  4091b4:	mov	w2, #0x5                   	// #5
  4091b8:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4091bc:	mov	x0, #0x0                   	// #0
  4091c0:	add	x1, x1, #0xc70
  4091c4:	bl	401f40 <dcgettext@plt>
  4091c8:	mov	x1, x0
  4091cc:	ldr	x8, [x20, #48]
  4091d0:	mov	x0, x21
  4091d4:	ldp	x2, x3, [x20]
  4091d8:	ldp	x4, x5, [x20, #16]
  4091dc:	ldp	x6, x7, [x20, #32]
  4091e0:	str	x8, [sp]
  4091e4:	ldr	x8, [x20, #56]
  4091e8:	str	x8, [sp, #8]
  4091ec:	bl	401fe0 <fprintf@plt>
  4091f0:	b	40909c <ferror@plt+0x709c>
  4091f4:	nop
  4091f8:	ldr	x5, [x4]
  4091fc:	cbz	x5, 409218 <ferror@plt+0x7218>
  409200:	mov	x5, #0x0                   	// #0
  409204:	nop
  409208:	add	x5, x5, #0x1
  40920c:	ldr	x6, [x4, x5, lsl #3]
  409210:	cbnz	x6, 409208 <ferror@plt+0x7208>
  409214:	b	408ed0 <ferror@plt+0x6ed0>
  409218:	mov	x5, #0x0                   	// #0
  40921c:	b	408ed0 <ferror@plt+0x6ed0>
  409220:	stp	x29, x30, [sp, #-96]!
  409224:	mov	x5, #0x0                   	// #0
  409228:	mov	x29, sp
  40922c:	add	x8, sp, #0x10
  409230:	ldr	w7, [x4, #24]
  409234:	ldp	x6, x11, [x4]
  409238:	b	409260 <ferror@plt+0x7260>
  40923c:	mov	x4, x6
  409240:	add	x8, x8, #0x8
  409244:	and	x6, x10, #0xfffffffffffffff8
  409248:	ldr	x4, [x4]
  40924c:	stur	x4, [x8, #-8]
  409250:	cbz	x4, 409290 <ferror@plt+0x7290>
  409254:	add	x5, x5, #0x1
  409258:	cmp	x5, #0xa
  40925c:	b.eq	409290 <ferror@plt+0x7290>  // b.none
  409260:	add	x10, x6, #0xf
  409264:	add	w9, w7, #0x8
  409268:	tbz	w7, #31, 40923c <ferror@plt+0x723c>
  40926c:	add	x4, x11, w7, sxtw
  409270:	add	x10, x6, #0xf
  409274:	mov	w7, w9
  409278:	cmp	w9, #0x0
  40927c:	b.gt	40923c <ferror@plt+0x723c>
  409280:	ldr	x4, [x4]
  409284:	str	x4, [x8]
  409288:	add	x8, x8, #0x8
  40928c:	cbnz	x4, 409254 <ferror@plt+0x7254>
  409290:	add	x4, sp, #0x10
  409294:	bl	408ed0 <ferror@plt+0x6ed0>
  409298:	ldp	x29, x30, [sp], #96
  40929c:	ret
  4092a0:	stp	x29, x30, [sp, #-288]!
  4092a4:	mov	w12, #0xffffffe0            	// #-32
  4092a8:	mov	w13, #0xffffff80            	// #-128
  4092ac:	mov	x29, sp
  4092b0:	add	x14, sp, #0x100
  4092b4:	add	x11, sp, #0x120
  4092b8:	add	x9, sp, #0x30
  4092bc:	mov	w8, w12
  4092c0:	mov	x10, #0x0                   	// #0
  4092c4:	stp	x11, x11, [sp, #16]
  4092c8:	str	x14, [sp, #32]
  4092cc:	stp	w12, w13, [sp, #40]
  4092d0:	str	q0, [sp, #128]
  4092d4:	str	q1, [sp, #144]
  4092d8:	str	q2, [sp, #160]
  4092dc:	str	q3, [sp, #176]
  4092e0:	str	q4, [sp, #192]
  4092e4:	str	q5, [sp, #208]
  4092e8:	str	q6, [sp, #224]
  4092ec:	str	q7, [sp, #240]
  4092f0:	stp	x4, x5, [sp, #256]
  4092f4:	stp	x6, x7, [sp, #272]
  4092f8:	b	409320 <ferror@plt+0x7320>
  4092fc:	mov	x4, x11
  409300:	add	x9, x9, #0x8
  409304:	add	x11, x11, #0x8
  409308:	ldr	x4, [x4]
  40930c:	stur	x4, [x9, #-8]
  409310:	cbz	x4, 40934c <ferror@plt+0x734c>
  409314:	add	x10, x10, #0x1
  409318:	cmp	x10, #0xa
  40931c:	b.eq	40934c <ferror@plt+0x734c>  // b.none
  409320:	add	w5, w8, #0x8
  409324:	tbz	w8, #31, 4092fc <ferror@plt+0x72fc>
  409328:	add	x4, sp, #0x120
  40932c:	cmp	w5, #0x0
  409330:	add	x4, x4, w8, sxtw
  409334:	mov	w8, w5
  409338:	b.gt	4092fc <ferror@plt+0x72fc>
  40933c:	ldr	x4, [x4]
  409340:	str	x4, [x9]
  409344:	add	x9, x9, #0x8
  409348:	cbnz	x4, 409314 <ferror@plt+0x7314>
  40934c:	add	x4, sp, #0x30
  409350:	mov	x5, x10
  409354:	bl	408ed0 <ferror@plt+0x6ed0>
  409358:	ldp	x29, x30, [sp], #288
  40935c:	ret
  409360:	stp	x29, x30, [sp, #-16]!
  409364:	mov	w2, #0x5                   	// #5
  409368:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40936c:	mov	x29, sp
  409370:	add	x1, x1, #0xd18
  409374:	mov	x0, #0x0                   	// #0
  409378:	bl	401f40 <dcgettext@plt>
  40937c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409380:	add	x1, x1, #0x4e0
  409384:	bl	401f90 <printf@plt>
  409388:	mov	w2, #0x5                   	// #5
  40938c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409390:	mov	x0, #0x0                   	// #0
  409394:	add	x1, x1, #0xd30
  409398:	bl	401f40 <dcgettext@plt>
  40939c:	adrp	x2, 40c000 <ferror@plt+0xa000>
  4093a0:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4093a4:	add	x2, x2, #0x528
  4093a8:	add	x1, x1, #0x3c0
  4093ac:	bl	401f90 <printf@plt>
  4093b0:	mov	w2, #0x5                   	// #5
  4093b4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  4093b8:	mov	x0, #0x0                   	// #0
  4093bc:	add	x1, x1, #0xd48
  4093c0:	bl	401f40 <dcgettext@plt>
  4093c4:	ldp	x29, x30, [sp], #16
  4093c8:	adrp	x1, 41f000 <ferror@plt+0x1d000>
  4093cc:	ldr	x1, [x1, #816]
  4093d0:	b	401b40 <fputs@plt>
  4093d4:	nop
  4093d8:	stp	x29, x30, [sp, #-32]!
  4093dc:	mov	x29, sp
  4093e0:	str	x19, [sp, #16]
  4093e4:	mov	x19, x0
  4093e8:	bl	401c70 <malloc@plt>
  4093ec:	cmp	x0, #0x0
  4093f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4093f4:	b.ne	409404 <ferror@plt+0x7404>  // b.any
  4093f8:	ldr	x19, [sp, #16]
  4093fc:	ldp	x29, x30, [sp], #32
  409400:	ret
  409404:	bl	409638 <ferror@plt+0x7638>
  409408:	umulh	x2, x0, x1
  40940c:	mul	x0, x0, x1
  409410:	cmp	x2, #0x0
  409414:	cset	x1, ne  // ne = any
  409418:	tbnz	x0, #63, 409424 <ferror@plt+0x7424>
  40941c:	cbnz	x1, 409424 <ferror@plt+0x7424>
  409420:	b	4093d8 <ferror@plt+0x73d8>
  409424:	stp	x29, x30, [sp, #-16]!
  409428:	mov	x29, sp
  40942c:	bl	409638 <ferror@plt+0x7638>
  409430:	b	4093d8 <ferror@plt+0x73d8>
  409434:	nop
  409438:	stp	x29, x30, [sp, #-32]!
  40943c:	cmp	x1, #0x0
  409440:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409444:	mov	x29, sp
  409448:	b.ne	409470 <ferror@plt+0x7470>  // b.any
  40944c:	str	x19, [sp, #16]
  409450:	mov	x19, x1
  409454:	bl	401d30 <realloc@plt>
  409458:	cmp	x0, #0x0
  40945c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409460:	b.ne	409480 <ferror@plt+0x7480>  // b.any
  409464:	ldr	x19, [sp, #16]
  409468:	ldp	x29, x30, [sp], #32
  40946c:	ret
  409470:	bl	401e60 <free@plt>
  409474:	mov	x0, #0x0                   	// #0
  409478:	ldp	x29, x30, [sp], #32
  40947c:	ret
  409480:	bl	409638 <ferror@plt+0x7638>
  409484:	nop
  409488:	umulh	x3, x1, x2
  40948c:	mul	x1, x1, x2
  409490:	cmp	x3, #0x0
  409494:	cset	x2, ne  // ne = any
  409498:	tbnz	x1, #63, 4094a4 <ferror@plt+0x74a4>
  40949c:	cbnz	x2, 4094a4 <ferror@plt+0x74a4>
  4094a0:	b	409438 <ferror@plt+0x7438>
  4094a4:	stp	x29, x30, [sp, #-16]!
  4094a8:	mov	x29, sp
  4094ac:	bl	409638 <ferror@plt+0x7638>
  4094b0:	mov	x4, x1
  4094b4:	ldr	x3, [x1]
  4094b8:	cbz	x0, 4094e4 <ferror@plt+0x74e4>
  4094bc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4094c0:	movk	x1, #0x5554
  4094c4:	udiv	x1, x1, x2
  4094c8:	cmp	x1, x3
  4094cc:	b.ls	409500 <ferror@plt+0x7500>  // b.plast
  4094d0:	add	x1, x3, #0x1
  4094d4:	add	x3, x1, x3, lsr #1
  4094d8:	mul	x1, x3, x2
  4094dc:	str	x3, [x4]
  4094e0:	b	409438 <ferror@plt+0x7438>
  4094e4:	cbz	x3, 40950c <ferror@plt+0x750c>
  4094e8:	umulh	x5, x3, x2
  4094ec:	mul	x1, x3, x2
  4094f0:	cmp	x5, #0x0
  4094f4:	cset	x2, ne  // ne = any
  4094f8:	tbnz	x1, #63, 409500 <ferror@plt+0x7500>
  4094fc:	cbz	x2, 4094dc <ferror@plt+0x74dc>
  409500:	stp	x29, x30, [sp, #-16]!
  409504:	mov	x29, sp
  409508:	bl	409638 <ferror@plt+0x7638>
  40950c:	mov	x3, #0x80                  	// #128
  409510:	cmp	x2, x3
  409514:	udiv	x3, x3, x2
  409518:	cinc	x3, x3, hi  // hi = pmore
  40951c:	b	4094e8 <ferror@plt+0x74e8>
  409520:	mov	x2, x1
  409524:	ldr	x1, [x1]
  409528:	cbz	x0, 40954c <ferror@plt+0x754c>
  40952c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409530:	movk	x3, #0x5553
  409534:	cmp	x1, x3
  409538:	b.hi	409564 <ferror@plt+0x7564>  // b.pmore
  40953c:	add	x3, x1, #0x1
  409540:	add	x1, x3, x1, lsr #1
  409544:	str	x1, [x2]
  409548:	b	409438 <ferror@plt+0x7438>
  40954c:	cmp	x1, #0x0
  409550:	cbnz	x1, 409560 <ferror@plt+0x7560>
  409554:	mov	x1, #0x80                  	// #128
  409558:	str	x1, [x2]
  40955c:	b	409438 <ferror@plt+0x7438>
  409560:	b.ge	409544 <ferror@plt+0x7544>  // b.tcont
  409564:	stp	x29, x30, [sp, #-16]!
  409568:	mov	x29, sp
  40956c:	bl	409638 <ferror@plt+0x7638>
  409570:	stp	x29, x30, [sp, #-32]!
  409574:	mov	x29, sp
  409578:	str	x19, [sp, #16]
  40957c:	mov	x19, x0
  409580:	bl	4093d8 <ferror@plt+0x73d8>
  409584:	mov	x2, x19
  409588:	mov	w1, #0x0                   	// #0
  40958c:	ldr	x19, [sp, #16]
  409590:	ldp	x29, x30, [sp], #32
  409594:	b	401cf0 <memset@plt>
  409598:	umulh	x4, x0, x1
  40959c:	stp	x29, x30, [sp, #-16]!
  4095a0:	mul	x2, x0, x1
  4095a4:	cmp	x4, #0x0
  4095a8:	mov	x29, sp
  4095ac:	cset	x3, ne  // ne = any
  4095b0:	tbnz	x2, #63, 4095c8 <ferror@plt+0x75c8>
  4095b4:	cbnz	x3, 4095c8 <ferror@plt+0x75c8>
  4095b8:	bl	401d10 <calloc@plt>
  4095bc:	cbz	x0, 4095c8 <ferror@plt+0x75c8>
  4095c0:	ldp	x29, x30, [sp], #16
  4095c4:	ret
  4095c8:	bl	409638 <ferror@plt+0x7638>
  4095cc:	nop
  4095d0:	stp	x29, x30, [sp, #-32]!
  4095d4:	mov	x29, sp
  4095d8:	stp	x19, x20, [sp, #16]
  4095dc:	mov	x19, x1
  4095e0:	mov	x20, x0
  4095e4:	mov	x0, x1
  4095e8:	bl	4093d8 <ferror@plt+0x73d8>
  4095ec:	mov	x2, x19
  4095f0:	mov	x1, x20
  4095f4:	ldp	x19, x20, [sp, #16]
  4095f8:	ldp	x29, x30, [sp], #32
  4095fc:	b	401b00 <memcpy@plt>
  409600:	stp	x29, x30, [sp, #-32]!
  409604:	mov	x29, sp
  409608:	stp	x19, x20, [sp, #16]
  40960c:	mov	x20, x0
  409610:	bl	401b30 <strlen@plt>
  409614:	add	x19, x0, #0x1
  409618:	mov	x0, x19
  40961c:	bl	4093d8 <ferror@plt+0x73d8>
  409620:	mov	x2, x19
  409624:	mov	x1, x20
  409628:	ldp	x19, x20, [sp, #16]
  40962c:	ldp	x29, x30, [sp], #32
  409630:	b	401b00 <memcpy@plt>
  409634:	nop
  409638:	stp	x29, x30, [sp, #-32]!
  40963c:	adrp	x0, 41f000 <ferror@plt+0x1d000>
  409640:	mov	w2, #0x5                   	// #5
  409644:	mov	x29, sp
  409648:	str	x19, [sp, #16]
  40964c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409650:	ldr	w19, [x0, #688]
  409654:	add	x1, x1, #0xdc0
  409658:	mov	x0, #0x0                   	// #0
  40965c:	bl	401f40 <dcgettext@plt>
  409660:	adrp	x2, 40c000 <ferror@plt+0xa000>
  409664:	mov	x3, x0
  409668:	add	x2, x2, #0x3f0
  40966c:	mov	w0, w19
  409670:	mov	w1, #0x0                   	// #0
  409674:	bl	401b60 <error@plt>
  409678:	bl	401dc0 <abort@plt>
  40967c:	nop
  409680:	stp	x29, x30, [sp, #-112]!
  409684:	cmp	w2, #0x24
  409688:	mov	x29, sp
  40968c:	stp	x19, x20, [sp, #16]
  409690:	stp	x21, x22, [sp, #32]
  409694:	stp	x23, x24, [sp, #48]
  409698:	stp	x25, x26, [sp, #64]
  40969c:	stp	x27, x28, [sp, #80]
  4096a0:	b.hi	409bc0 <ferror@plt+0x7bc0>  // b.pmore
  4096a4:	cmp	x1, #0x0
  4096a8:	mov	x19, x0
  4096ac:	add	x0, sp, #0x68
  4096b0:	mov	x21, x3
  4096b4:	csel	x25, x0, x1, eq  // eq = none
  4096b8:	mov	w22, w2
  4096bc:	mov	x23, x4
  4096c0:	bl	401fb0 <__errno_location@plt>
  4096c4:	str	wzr, [x0]
  4096c8:	mov	x20, x0
  4096cc:	bl	401e30 <__ctype_b_loc@plt>
  4096d0:	ldrb	w3, [x19]
  4096d4:	mov	x5, x19
  4096d8:	ldr	x1, [x0]
  4096dc:	b	4096e4 <ferror@plt+0x76e4>
  4096e0:	ldrb	w3, [x5, #1]!
  4096e4:	ubfiz	x4, x3, #1, #8
  4096e8:	ldrh	w4, [x1, x4]
  4096ec:	tbnz	w4, #13, 4096e0 <ferror@plt+0x76e0>
  4096f0:	cmp	w3, #0x2d
  4096f4:	b.eq	409770 <ferror@plt+0x7770>  // b.none
  4096f8:	mov	w2, w22
  4096fc:	mov	x1, x25
  409700:	mov	x0, x19
  409704:	bl	401b20 <strtoul@plt>
  409708:	ldr	x28, [x25]
  40970c:	mov	x26, x0
  409710:	cmp	x28, x19
  409714:	b.eq	409764 <ferror@plt+0x7764>  // b.none
  409718:	ldr	w0, [x20]
  40971c:	cbz	w0, 40975c <ferror@plt+0x775c>
  409720:	cmp	w0, #0x22
  409724:	mov	w27, #0x1                   	// #1
  409728:	b.ne	409770 <ferror@plt+0x7770>  // b.any
  40972c:	cbz	x23, 409738 <ferror@plt+0x7738>
  409730:	ldrb	w24, [x28]
  409734:	cbnz	w24, 409840 <ferror@plt+0x7840>
  409738:	str	x26, [x21]
  40973c:	mov	w0, w27
  409740:	ldp	x19, x20, [sp, #16]
  409744:	ldp	x21, x22, [sp, #32]
  409748:	ldp	x23, x24, [sp, #48]
  40974c:	ldp	x25, x26, [sp, #64]
  409750:	ldp	x27, x28, [sp, #80]
  409754:	ldp	x29, x30, [sp], #112
  409758:	ret
  40975c:	mov	w27, #0x0                   	// #0
  409760:	b	40972c <ferror@plt+0x772c>
  409764:	cbz	x23, 409770 <ferror@plt+0x7770>
  409768:	ldrb	w24, [x19]
  40976c:	cbnz	w24, 409794 <ferror@plt+0x7794>
  409770:	mov	w27, #0x4                   	// #4
  409774:	mov	w0, w27
  409778:	ldp	x19, x20, [sp, #16]
  40977c:	ldp	x21, x22, [sp, #32]
  409780:	ldp	x23, x24, [sp, #48]
  409784:	ldp	x25, x26, [sp, #64]
  409788:	ldp	x27, x28, [sp, #80]
  40978c:	ldp	x29, x30, [sp], #112
  409790:	ret
  409794:	mov	w1, w24
  409798:	mov	x0, x23
  40979c:	mov	w27, #0x0                   	// #0
  4097a0:	mov	x26, #0x1                   	// #1
  4097a4:	bl	401e80 <strchr@plt>
  4097a8:	cbz	x0, 409770 <ferror@plt+0x7770>
  4097ac:	sub	w2, w24, #0x45
  4097b0:	and	w2, w2, #0xff
  4097b4:	cmp	w2, #0x2f
  4097b8:	b.hi	409858 <ferror@plt+0x7858>  // b.pmore
  4097bc:	mov	x3, #0x8945                	// #35141
  4097c0:	mov	x19, #0x1                   	// #1
  4097c4:	movk	x3, #0x30, lsl #16
  4097c8:	lsl	x2, x19, x2
  4097cc:	movk	x3, #0x8144, lsl #32
  4097d0:	mov	w22, w19
  4097d4:	tst	x2, x3
  4097d8:	mov	x20, #0x400                 	// #1024
  4097dc:	b.ne	4099c0 <ferror@plt+0x79c0>  // b.any
  4097e0:	cmp	w24, #0x5a
  4097e4:	b.eq	409b74 <ferror@plt+0x7b74>  // b.none
  4097e8:	b.hi	4098f4 <ferror@plt+0x78f4>  // b.pmore
  4097ec:	cmp	w24, #0x4d
  4097f0:	b.eq	40999c <ferror@plt+0x799c>  // b.none
  4097f4:	b.hi	409888 <ferror@plt+0x7888>  // b.pmore
  4097f8:	cmp	w24, #0x45
  4097fc:	b.eq	409b1c <ferror@plt+0x7b1c>  // b.none
  409800:	b.ls	409864 <ferror@plt+0x7864>  // b.plast
  409804:	cmp	w24, #0x47
  409808:	b.eq	409910 <ferror@plt+0x7910>  // b.none
  40980c:	cmp	w24, #0x4b
  409810:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409814:	sxtw	x19, w22
  409818:	umulh	x0, x26, x20
  40981c:	cbnz	x0, 4099b4 <ferror@plt+0x79b4>
  409820:	mul	x26, x26, x20
  409824:	add	x0, x28, x19
  409828:	str	x0, [x25]
  40982c:	orr	w0, w27, #0x2
  409830:	ldrb	w1, [x28, x19]
  409834:	cmp	w1, #0x0
  409838:	csel	w27, w0, w27, ne  // ne = any
  40983c:	b	409738 <ferror@plt+0x7738>
  409840:	mov	w1, w24
  409844:	mov	x0, x23
  409848:	bl	401e80 <strchr@plt>
  40984c:	cbnz	x0, 4097ac <ferror@plt+0x77ac>
  409850:	orr	w27, w27, #0x2
  409854:	b	409738 <ferror@plt+0x7738>
  409858:	mov	w22, #0x1                   	// #1
  40985c:	mov	x20, #0x400                 	// #1024
  409860:	b	4097e0 <ferror@plt+0x77e0>
  409864:	sxtw	x19, w22
  409868:	cmp	w24, #0x42
  40986c:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409870:	lsr	x0, x26, #54
  409874:	lsl	x26, x26, #10
  409878:	cmp	x0, #0x0
  40987c:	csinc	w27, w27, wzr, eq  // eq = none
  409880:	csinv	x26, x26, xzr, eq  // eq = none
  409884:	b	409824 <ferror@plt+0x7824>
  409888:	cmp	w24, #0x54
  40988c:	b.eq	409b4c <ferror@plt+0x7b4c>  // b.none
  409890:	sxtw	x19, w22
  409894:	cmp	w24, #0x59
  409898:	b.ne	4098c4 <ferror@plt+0x78c4>  // b.any
  40989c:	mov	w0, #0x8                   	// #8
  4098a0:	mov	w2, #0x0                   	// #0
  4098a4:	nop
  4098a8:	umulh	x1, x26, x20
  4098ac:	cbnz	x1, 409c10 <ferror@plt+0x7c10>
  4098b0:	mul	x26, x26, x20
  4098b4:	subs	w0, w0, #0x1
  4098b8:	b.ne	4098a8 <ferror@plt+0x78a8>  // b.any
  4098bc:	orr	w27, w27, w2
  4098c0:	b	409824 <ferror@plt+0x7824>
  4098c4:	sxtw	x19, w22
  4098c8:	cmp	w24, #0x50
  4098cc:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  4098d0:	mov	w0, #0x5                   	// #5
  4098d4:	mov	w2, #0x0                   	// #0
  4098d8:	umulh	x1, x26, x20
  4098dc:	cbnz	x1, 409c04 <ferror@plt+0x7c04>
  4098e0:	mul	x26, x26, x20
  4098e4:	subs	w0, w0, #0x1
  4098e8:	b.ne	4098d8 <ferror@plt+0x78d8>  // b.any
  4098ec:	orr	w27, w27, w2
  4098f0:	b	409824 <ferror@plt+0x7824>
  4098f4:	cmp	w24, #0x6b
  4098f8:	b.eq	409814 <ferror@plt+0x7814>  // b.none
  4098fc:	b.hi	409968 <ferror@plt+0x7968>  // b.pmore
  409900:	cmp	w24, #0x63
  409904:	b.eq	409b44 <ferror@plt+0x7b44>  // b.none
  409908:	cmp	w24, #0x67
  40990c:	b.ne	409944 <ferror@plt+0x7944>  // b.any
  409910:	sxtw	x19, w22
  409914:	umulh	x0, x26, x20
  409918:	cbnz	x0, 409bb0 <ferror@plt+0x7bb0>
  40991c:	mul	x26, x26, x20
  409920:	umulh	x0, x26, x20
  409924:	cbnz	x0, 409bb0 <ferror@plt+0x7bb0>
  409928:	mul	x26, x26, x20
  40992c:	umulh	x0, x26, x20
  409930:	cbnz	x0, 409bb0 <ferror@plt+0x7bb0>
  409934:	mov	w0, #0x0                   	// #0
  409938:	mul	x26, x26, x20
  40993c:	orr	w27, w27, w0
  409940:	b	409824 <ferror@plt+0x7824>
  409944:	sxtw	x19, w22
  409948:	cmp	w24, #0x62
  40994c:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409950:	lsr	x0, x26, #55
  409954:	lsl	x26, x26, #9
  409958:	cmp	x0, #0x0
  40995c:	csinc	w27, w27, wzr, eq  // eq = none
  409960:	csinv	x26, x26, xzr, eq  // eq = none
  409964:	b	409824 <ferror@plt+0x7824>
  409968:	cmp	w24, #0x74
  40996c:	b.eq	409b4c <ferror@plt+0x7b4c>  // b.none
  409970:	cmp	w24, #0x77
  409974:	sxtw	x19, w22
  409978:	b.ne	409994 <ferror@plt+0x7994>  // b.any
  40997c:	lsr	x0, x26, #63
  409980:	lsl	x26, x26, #1
  409984:	cmp	x0, #0x0
  409988:	csinc	w27, w27, wzr, eq  // eq = none
  40998c:	csinv	x26, x26, xzr, eq  // eq = none
  409990:	b	409824 <ferror@plt+0x7824>
  409994:	cmp	w24, #0x6d
  409998:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  40999c:	sxtw	x19, w22
  4099a0:	umulh	x0, x26, x20
  4099a4:	cbnz	x0, 4099b4 <ferror@plt+0x79b4>
  4099a8:	mul	x26, x26, x20
  4099ac:	umulh	x0, x26, x20
  4099b0:	cbz	x0, 409820 <ferror@plt+0x7820>
  4099b4:	mov	w27, #0x1                   	// #1
  4099b8:	mov	x26, #0xffffffffffffffff    	// #-1
  4099bc:	b	409824 <ferror@plt+0x7824>
  4099c0:	mov	x0, x23
  4099c4:	mov	w1, #0x30                  	// #48
  4099c8:	bl	401e80 <strchr@plt>
  4099cc:	cbz	x0, 4097e0 <ferror@plt+0x77e0>
  4099d0:	ldrb	w0, [x28, #1]
  4099d4:	cmp	w0, #0x44
  4099d8:	b.eq	409a6c <ferror@plt+0x7a6c>  // b.none
  4099dc:	cmp	w0, #0x69
  4099e0:	b.eq	409a2c <ferror@plt+0x7a2c>  // b.none
  4099e4:	cmp	w0, #0x42
  4099e8:	b.eq	409a6c <ferror@plt+0x7a6c>  // b.none
  4099ec:	cmp	w24, #0x5a
  4099f0:	b.eq	409a40 <ferror@plt+0x7a40>  // b.none
  4099f4:	b.hi	409a94 <ferror@plt+0x7a94>  // b.pmore
  4099f8:	cmp	w24, #0x4d
  4099fc:	b.eq	409a8c <ferror@plt+0x7a8c>  // b.none
  409a00:	b.hi	409ac0 <ferror@plt+0x7ac0>  // b.pmore
  409a04:	cmp	w24, #0x45
  409a08:	b.eq	409b9c <ferror@plt+0x7b9c>  // b.none
  409a0c:	b.ls	409adc <ferror@plt+0x7adc>  // b.plast
  409a10:	cmp	w24, #0x47
  409a14:	b.eq	409b7c <ferror@plt+0x7b7c>  // b.none
  409a18:	cmp	w24, #0x4b
  409a1c:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409a20:	mov	x19, #0x1                   	// #1
  409a24:	mov	x20, #0x400                 	// #1024
  409a28:	b	409818 <ferror@plt+0x7818>
  409a2c:	ldrb	w1, [x28, #2]
  409a30:	mov	w0, #0x3                   	// #3
  409a34:	cmp	w1, #0x42
  409a38:	csel	w22, w19, w0, ne  // ne = any
  409a3c:	b	4097e0 <ferror@plt+0x77e0>
  409a40:	mov	x20, #0x400                 	// #1024
  409a44:	mov	w0, #0x7                   	// #7
  409a48:	mov	w2, #0x0                   	// #0
  409a4c:	nop
  409a50:	umulh	x1, x26, x20
  409a54:	cbnz	x1, 409bec <ferror@plt+0x7bec>
  409a58:	mul	x26, x26, x20
  409a5c:	subs	w0, w0, #0x1
  409a60:	b.ne	409a50 <ferror@plt+0x7a50>  // b.any
  409a64:	orr	w27, w27, w2
  409a68:	b	409824 <ferror@plt+0x7824>
  409a6c:	mov	w22, #0x2                   	// #2
  409a70:	mov	x20, #0x3e8                 	// #1000
  409a74:	b	4097e0 <ferror@plt+0x77e0>
  409a78:	cmp	w24, #0x6b
  409a7c:	b.eq	409a20 <ferror@plt+0x7a20>  // b.none
  409a80:	cmp	w24, #0x6d
  409a84:	mov	x19, #0x1                   	// #1
  409a88:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409a8c:	mov	x20, #0x400                 	// #1024
  409a90:	b	4099a0 <ferror@plt+0x79a0>
  409a94:	cmp	w24, #0x67
  409a98:	b.eq	409ba8 <ferror@plt+0x7ba8>  // b.none
  409a9c:	b.ls	409af0 <ferror@plt+0x7af0>  // b.plast
  409aa0:	cmp	w24, #0x74
  409aa4:	b.eq	409b90 <ferror@plt+0x7b90>  // b.none
  409aa8:	b.ls	409a78 <ferror@plt+0x7a78>  // b.plast
  409aac:	cmp	w24, #0x77
  409ab0:	mov	x19, #0x1                   	// #1
  409ab4:	b.eq	40997c <ferror@plt+0x797c>  // b.none
  409ab8:	orr	w27, w27, #0x2
  409abc:	b	409738 <ferror@plt+0x7738>
  409ac0:	cmp	w24, #0x54
  409ac4:	b.eq	409b90 <ferror@plt+0x7b90>  // b.none
  409ac8:	cmp	w24, #0x59
  409acc:	b.ne	409b08 <ferror@plt+0x7b08>  // b.any
  409ad0:	mov	x19, #0x1                   	// #1
  409ad4:	mov	x20, #0x400                 	// #1024
  409ad8:	b	40989c <ferror@plt+0x789c>
  409adc:	cmp	w24, #0x42
  409ae0:	mov	x19, #0x1                   	// #1
  409ae4:	b.eq	409870 <ferror@plt+0x7870>  // b.none
  409ae8:	orr	w27, w27, #0x2
  409aec:	b	409738 <ferror@plt+0x7738>
  409af0:	cmp	w24, #0x62
  409af4:	b.eq	409b88 <ferror@plt+0x7b88>  // b.none
  409af8:	cmp	w24, #0x63
  409afc:	mov	x19, #0x1                   	// #1
  409b00:	b.eq	409824 <ferror@plt+0x7824>  // b.none
  409b04:	b	409850 <ferror@plt+0x7850>
  409b08:	cmp	w24, #0x50
  409b0c:	b.ne	409850 <ferror@plt+0x7850>  // b.any
  409b10:	mov	x19, #0x1                   	// #1
  409b14:	mov	x20, #0x400                 	// #1024
  409b18:	b	4098d0 <ferror@plt+0x78d0>
  409b1c:	sxtw	x19, w22
  409b20:	mov	w0, #0x6                   	// #6
  409b24:	mov	w2, #0x0                   	// #0
  409b28:	umulh	x1, x26, x20
  409b2c:	cbnz	x1, 409be0 <ferror@plt+0x7be0>
  409b30:	mul	x26, x26, x20
  409b34:	subs	w0, w0, #0x1
  409b38:	b.ne	409b28 <ferror@plt+0x7b28>  // b.any
  409b3c:	orr	w27, w27, w2
  409b40:	b	409824 <ferror@plt+0x7824>
  409b44:	sxtw	x19, w22
  409b48:	b	409824 <ferror@plt+0x7824>
  409b4c:	sxtw	x19, w22
  409b50:	mov	w0, #0x4                   	// #4
  409b54:	mov	w2, #0x0                   	// #0
  409b58:	umulh	x1, x26, x20
  409b5c:	cbnz	x1, 409bf8 <ferror@plt+0x7bf8>
  409b60:	mul	x26, x26, x20
  409b64:	subs	w0, w0, #0x1
  409b68:	b.ne	409b58 <ferror@plt+0x7b58>  // b.any
  409b6c:	orr	w27, w27, w2
  409b70:	b	409824 <ferror@plt+0x7824>
  409b74:	sxtw	x19, w22
  409b78:	b	409a44 <ferror@plt+0x7a44>
  409b7c:	mov	x19, #0x1                   	// #1
  409b80:	mov	x20, #0x400                 	// #1024
  409b84:	b	409914 <ferror@plt+0x7914>
  409b88:	mov	x19, #0x1                   	// #1
  409b8c:	b	409950 <ferror@plt+0x7950>
  409b90:	mov	x19, #0x1                   	// #1
  409b94:	mov	x20, #0x400                 	// #1024
  409b98:	b	409b50 <ferror@plt+0x7b50>
  409b9c:	mov	x19, #0x1                   	// #1
  409ba0:	mov	x20, #0x400                 	// #1024
  409ba4:	b	409b20 <ferror@plt+0x7b20>
  409ba8:	mov	x20, #0x400                 	// #1024
  409bac:	b	409914 <ferror@plt+0x7914>
  409bb0:	mov	w0, #0x1                   	// #1
  409bb4:	mov	x26, #0xffffffffffffffff    	// #-1
  409bb8:	orr	w27, w27, w0
  409bbc:	b	409824 <ferror@plt+0x7824>
  409bc0:	adrp	x3, 40c000 <ferror@plt+0xa000>
  409bc4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  409bc8:	adrp	x0, 40c000 <ferror@plt+0xa000>
  409bcc:	add	x3, x3, #0xe10
  409bd0:	add	x1, x1, #0xdd8
  409bd4:	add	x0, x0, #0xde8
  409bd8:	mov	w2, #0x54                  	// #84
  409bdc:	bl	401fa0 <__assert_fail@plt>
  409be0:	mov	w2, #0x1                   	// #1
  409be4:	mov	x26, #0xffffffffffffffff    	// #-1
  409be8:	b	409b34 <ferror@plt+0x7b34>
  409bec:	mov	w2, #0x1                   	// #1
  409bf0:	mov	x26, #0xffffffffffffffff    	// #-1
  409bf4:	b	409a5c <ferror@plt+0x7a5c>
  409bf8:	mov	w2, #0x1                   	// #1
  409bfc:	mov	x26, #0xffffffffffffffff    	// #-1
  409c00:	b	409b64 <ferror@plt+0x7b64>
  409c04:	mov	w2, #0x1                   	// #1
  409c08:	mov	x26, #0xffffffffffffffff    	// #-1
  409c0c:	b	4098e4 <ferror@plt+0x78e4>
  409c10:	mov	w2, #0x1                   	// #1
  409c14:	mov	x26, #0xffffffffffffffff    	// #-1
  409c18:	b	4098b4 <ferror@plt+0x78b4>
  409c1c:	nop
  409c20:	stp	x29, x30, [sp, #-112]!
  409c24:	mov	w6, #0xffffffe0            	// #-32
  409c28:	mov	x29, sp
  409c2c:	add	x7, sp, #0x50
  409c30:	stp	x19, x20, [sp, #16]
  409c34:	str	x7, [sp, #64]
  409c38:	stp	w6, wzr, [sp, #72]
  409c3c:	stp	x2, x3, [sp, #80]
  409c40:	add	x2, sp, #0x70
  409c44:	stp	x2, x2, [sp, #48]
  409c48:	stp	x4, x5, [sp, #96]
  409c4c:	cbz	w1, 409d0c <ferror@plt+0x7d0c>
  409c50:	mov	w20, w0
  409c54:	mov	w3, w1
  409c58:	cmp	w1, #0x406
  409c5c:	b.eq	409d28 <ferror@plt+0x7d28>  // b.none
  409c60:	cmp	w1, #0xb
  409c64:	b.gt	409cb0 <ferror@plt+0x7cb0>
  409c68:	cmp	w1, #0x0
  409c6c:	b.le	409cdc <ferror@plt+0x7cdc>
  409c70:	mov	x1, #0x1                   	// #1
  409c74:	mov	x2, #0x514                 	// #1300
  409c78:	lsl	x1, x1, x3
  409c7c:	tst	x1, x2
  409c80:	b.ne	409da4 <ferror@plt+0x7da4>  // b.any
  409c84:	mov	x2, #0xa0a                 	// #2570
  409c88:	tst	x1, x2
  409c8c:	b.eq	409cdc <ferror@plt+0x7cdc>  // b.none
  409c90:	mov	w1, w3
  409c94:	mov	w0, w20
  409c98:	bl	401ea0 <fcntl@plt>
  409c9c:	mov	w19, w0
  409ca0:	mov	w0, w19
  409ca4:	ldp	x19, x20, [sp, #16]
  409ca8:	ldp	x29, x30, [sp], #112
  409cac:	ret
  409cb0:	sub	w0, w1, #0x400
  409cb4:	cmp	w0, #0xa
  409cb8:	b.hi	409cdc <ferror@plt+0x7cdc>  // b.pmore
  409cbc:	mov	x1, #0x1                   	// #1
  409cc0:	mov	x2, #0x2c5                 	// #709
  409cc4:	lsl	x1, x1, x0
  409cc8:	tst	x1, x2
  409ccc:	b.ne	409da4 <ferror@plt+0x7da4>  // b.any
  409cd0:	mov	x2, #0x502                 	// #1282
  409cd4:	tst	x1, x2
  409cd8:	b.ne	409c90 <ferror@plt+0x7c90>  // b.any
  409cdc:	ldr	w0, [sp, #72]
  409ce0:	ldr	x1, [sp, #48]
  409ce4:	tbnz	w0, #31, 409e50 <ferror@plt+0x7e50>
  409ce8:	ldr	x2, [x1]
  409cec:	mov	w0, w20
  409cf0:	mov	w1, w3
  409cf4:	bl	401ea0 <fcntl@plt>
  409cf8:	mov	w19, w0
  409cfc:	mov	w0, w19
  409d00:	ldp	x19, x20, [sp, #16]
  409d04:	ldp	x29, x30, [sp], #112
  409d08:	ret
  409d0c:	ldr	w2, [sp, #80]
  409d10:	bl	401ea0 <fcntl@plt>
  409d14:	mov	w19, w0
  409d18:	mov	w0, w19
  409d1c:	ldp	x19, x20, [sp, #16]
  409d20:	ldp	x29, x30, [sp], #112
  409d24:	ret
  409d28:	stp	x21, x22, [sp, #32]
  409d2c:	adrp	x21, 41f000 <ferror@plt+0x1d000>
  409d30:	mov	w2, #0xffffffe8            	// #-24
  409d34:	str	w2, [sp, #72]
  409d38:	ldr	w2, [x21, #1544]
  409d3c:	ldr	w22, [sp, #80]
  409d40:	tbnz	w2, #31, 409d70 <ferror@plt+0x7d70>
  409d44:	mov	w2, w22
  409d48:	bl	401ea0 <fcntl@plt>
  409d4c:	mov	w19, w0
  409d50:	tbnz	w0, #31, 409dd4 <ferror@plt+0x7dd4>
  409d54:	mov	w0, #0x1                   	// #1
  409d58:	str	w0, [x21, #1544]
  409d5c:	mov	w0, w19
  409d60:	ldp	x19, x20, [sp, #16]
  409d64:	ldp	x21, x22, [sp, #32]
  409d68:	ldp	x29, x30, [sp], #112
  409d6c:	ret
  409d70:	mov	w2, w22
  409d74:	mov	w1, #0x0                   	// #0
  409d78:	bl	401ea0 <fcntl@plt>
  409d7c:	mov	w19, w0
  409d80:	tbnz	w0, #31, 409d90 <ferror@plt+0x7d90>
  409d84:	ldr	w0, [x21, #1544]
  409d88:	cmn	w0, #0x1
  409d8c:	b.eq	409e04 <ferror@plt+0x7e04>  // b.none
  409d90:	mov	w0, w19
  409d94:	ldp	x19, x20, [sp, #16]
  409d98:	ldp	x21, x22, [sp, #32]
  409d9c:	ldp	x29, x30, [sp], #112
  409da0:	ret
  409da4:	ldr	w0, [sp, #72]
  409da8:	ldr	x1, [sp, #48]
  409dac:	tbnz	w0, #31, 409e64 <ferror@plt+0x7e64>
  409db0:	ldr	w2, [x1]
  409db4:	mov	w0, w20
  409db8:	mov	w1, w3
  409dbc:	bl	401ea0 <fcntl@plt>
  409dc0:	mov	w19, w0
  409dc4:	mov	w0, w19
  409dc8:	ldp	x19, x20, [sp, #16]
  409dcc:	ldp	x29, x30, [sp], #112
  409dd0:	ret
  409dd4:	bl	401fb0 <__errno_location@plt>
  409dd8:	ldr	w0, [x0]
  409ddc:	cmp	w0, #0x16
  409de0:	b.ne	409d54 <ferror@plt+0x7d54>  // b.any
  409de4:	mov	w2, w22
  409de8:	mov	w0, w20
  409dec:	mov	w1, #0x0                   	// #0
  409df0:	bl	401ea0 <fcntl@plt>
  409df4:	mov	w19, w0
  409df8:	tbnz	w0, #31, 409d90 <ferror@plt+0x7d90>
  409dfc:	mov	w0, #0xffffffff            	// #-1
  409e00:	str	w0, [x21, #1544]
  409e04:	mov	w0, w19
  409e08:	mov	w1, #0x1                   	// #1
  409e0c:	bl	401ea0 <fcntl@plt>
  409e10:	tbnz	w0, #31, 409e2c <ferror@plt+0x7e2c>
  409e14:	orr	w2, w0, #0x1
  409e18:	mov	w1, #0x2                   	// #2
  409e1c:	mov	w0, w19
  409e20:	bl	401ea0 <fcntl@plt>
  409e24:	cmn	w0, #0x1
  409e28:	b.ne	409d90 <ferror@plt+0x7d90>  // b.any
  409e2c:	bl	401fb0 <__errno_location@plt>
  409e30:	mov	x20, x0
  409e34:	mov	w0, w19
  409e38:	mov	w19, #0xffffffff            	// #-1
  409e3c:	ldr	w21, [x20]
  409e40:	bl	401d60 <close@plt>
  409e44:	str	w21, [x20]
  409e48:	ldp	x21, x22, [sp, #32]
  409e4c:	b	409ca0 <ferror@plt+0x7ca0>
  409e50:	cmn	w0, #0x7
  409e54:	b.ge	409ce8 <ferror@plt+0x7ce8>  // b.tcont
  409e58:	ldr	x1, [sp, #56]
  409e5c:	add	x1, x1, w0, sxtw
  409e60:	b	409ce8 <ferror@plt+0x7ce8>
  409e64:	cmn	w0, #0x7
  409e68:	b.ge	409db0 <ferror@plt+0x7db0>  // b.tcont
  409e6c:	ldr	x1, [sp, #56]
  409e70:	add	x1, x1, w0, sxtw
  409e74:	b	409db0 <ferror@plt+0x7db0>
  409e78:	stp	x29, x30, [sp, #-32]!
  409e7c:	mov	x29, sp
  409e80:	str	x19, [sp, #16]
  409e84:	mov	x19, x0
  409e88:	cbz	x0, 409e9c <ferror@plt+0x7e9c>
  409e8c:	bl	401f50 <__freading@plt>
  409e90:	cbz	w0, 409e9c <ferror@plt+0x7e9c>
  409e94:	ldr	w0, [x19]
  409e98:	tbnz	w0, #8, 409eac <ferror@plt+0x7eac>
  409e9c:	mov	x0, x19
  409ea0:	ldr	x19, [sp, #16]
  409ea4:	ldp	x29, x30, [sp], #32
  409ea8:	b	401eb0 <fflush@plt>
  409eac:	mov	x0, x19
  409eb0:	mov	w2, #0x1                   	// #1
  409eb4:	mov	x1, #0x0                   	// #0
  409eb8:	bl	409f10 <ferror@plt+0x7f10>
  409ebc:	mov	x0, x19
  409ec0:	ldr	x19, [sp, #16]
  409ec4:	ldp	x29, x30, [sp], #32
  409ec8:	b	401eb0 <fflush@plt>
  409ecc:	nop
  409ed0:	ldp	x1, x2, [x0, #32]
  409ed4:	cmp	x2, x1
  409ed8:	b.hi	409f04 <ferror@plt+0x7f04>  // b.pmore
  409edc:	ldp	x3, x1, [x0, #8]
  409ee0:	ldr	w2, [x0]
  409ee4:	sub	x1, x1, x3
  409ee8:	tbz	w2, #8, 409efc <ferror@plt+0x7efc>
  409eec:	ldr	x2, [x0, #72]
  409ef0:	ldr	x0, [x0, #88]
  409ef4:	sub	x0, x0, x2
  409ef8:	add	x1, x1, x0
  409efc:	mov	x0, x1
  409f00:	ret
  409f04:	mov	x0, #0x0                   	// #0
  409f08:	ret
  409f0c:	nop
  409f10:	stp	x29, x30, [sp, #-48]!
  409f14:	mov	x29, sp
  409f18:	ldp	x3, x4, [x0, #8]
  409f1c:	str	x19, [sp, #16]
  409f20:	mov	x19, x0
  409f24:	cmp	x4, x3
  409f28:	b.eq	409f3c <ferror@plt+0x7f3c>  // b.none
  409f2c:	mov	x0, x19
  409f30:	ldr	x19, [sp, #16]
  409f34:	ldp	x29, x30, [sp], #48
  409f38:	b	401e50 <fseeko@plt>
  409f3c:	ldp	x3, x4, [x0, #32]
  409f40:	cmp	x4, x3
  409f44:	b.ne	409f2c <ferror@plt+0x7f2c>  // b.any
  409f48:	ldr	x3, [x0, #72]
  409f4c:	cbnz	x3, 409f2c <ferror@plt+0x7f2c>
  409f50:	str	x1, [sp, #32]
  409f54:	str	w2, [sp, #44]
  409f58:	bl	401c20 <fileno@plt>
  409f5c:	ldr	w2, [sp, #44]
  409f60:	ldr	x1, [sp, #32]
  409f64:	bl	401bf0 <lseek@plt>
  409f68:	mov	x1, x0
  409f6c:	cmn	x0, #0x1
  409f70:	b.eq	409f88 <ferror@plt+0x7f88>  // b.none
  409f74:	ldr	w2, [x19]
  409f78:	mov	w0, #0x0                   	// #0
  409f7c:	str	x1, [x19, #144]
  409f80:	and	w1, w2, #0xffffffef
  409f84:	str	w1, [x19]
  409f88:	ldr	x19, [sp, #16]
  409f8c:	ldp	x29, x30, [sp], #48
  409f90:	ret
  409f94:	nop
  409f98:	stp	x29, x30, [sp, #-64]!
  409f9c:	cmp	x0, #0x0
  409fa0:	add	x4, sp, #0x3c
  409fa4:	mov	x29, sp
  409fa8:	stp	x19, x20, [sp, #16]
  409fac:	csel	x19, x4, x0, eq  // eq = none
  409fb0:	mov	x20, x2
  409fb4:	mov	x0, x19
  409fb8:	str	x21, [sp, #32]
  409fbc:	mov	x21, x1
  409fc0:	bl	401af0 <mbrtowc@plt>
  409fc4:	cmp	x20, #0x0
  409fc8:	mov	x20, x0
  409fcc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  409fd0:	b.hi	409fe8 <ferror@plt+0x7fe8>  // b.pmore
  409fd4:	mov	x0, x20
  409fd8:	ldp	x19, x20, [sp, #16]
  409fdc:	ldr	x21, [sp, #32]
  409fe0:	ldp	x29, x30, [sp], #64
  409fe4:	ret
  409fe8:	mov	w0, #0x0                   	// #0
  409fec:	bl	40a090 <ferror@plt+0x8090>
  409ff0:	tst	w0, #0xff
  409ff4:	b.ne	409fd4 <ferror@plt+0x7fd4>  // b.any
  409ff8:	ldrb	w0, [x21]
  409ffc:	mov	x20, #0x1                   	// #1
  40a000:	str	w0, [x19]
  40a004:	mov	x0, x20
  40a008:	ldp	x19, x20, [sp, #16]
  40a00c:	ldr	x21, [sp, #32]
  40a010:	ldp	x29, x30, [sp], #64
  40a014:	ret
  40a018:	stp	x29, x30, [sp, #-32]!
  40a01c:	mov	x29, sp
  40a020:	stp	x19, x20, [sp, #16]
  40a024:	mov	x19, x0
  40a028:	bl	401c00 <__fpending@plt>
  40a02c:	mov	x20, x0
  40a030:	mov	x0, x19
  40a034:	bl	402000 <ferror@plt>
  40a038:	mov	w1, w0
  40a03c:	mov	x0, x19
  40a040:	mov	w19, w1
  40a044:	bl	401c40 <fclose@plt>
  40a048:	cbnz	w19, 40a070 <ferror@plt+0x8070>
  40a04c:	cbz	w0, 40a064 <ferror@plt+0x8064>
  40a050:	cbnz	x20, 40a088 <ferror@plt+0x8088>
  40a054:	bl	401fb0 <__errno_location@plt>
  40a058:	ldr	w0, [x0]
  40a05c:	cmp	w0, #0x9
  40a060:	csetm	w0, ne  // ne = any
  40a064:	ldp	x19, x20, [sp, #16]
  40a068:	ldp	x29, x30, [sp], #32
  40a06c:	ret
  40a070:	cbnz	w0, 40a088 <ferror@plt+0x8088>
  40a074:	bl	401fb0 <__errno_location@plt>
  40a078:	mov	x1, x0
  40a07c:	mov	w0, #0xffffffff            	// #-1
  40a080:	str	wzr, [x1]
  40a084:	b	40a064 <ferror@plt+0x8064>
  40a088:	mov	w0, #0xffffffff            	// #-1
  40a08c:	b	40a064 <ferror@plt+0x8064>
  40a090:	stp	x29, x30, [sp, #-16]!
  40a094:	mov	x1, #0x0                   	// #0
  40a098:	mov	x29, sp
  40a09c:	bl	401ff0 <setlocale@plt>
  40a0a0:	mov	w1, #0x1                   	// #1
  40a0a4:	cbz	x0, 40a0c8 <ferror@plt+0x80c8>
  40a0a8:	ldrb	w1, [x0]
  40a0ac:	cmp	w1, #0x43
  40a0b0:	b.eq	40a0d4 <ferror@plt+0x80d4>  // b.none
  40a0b4:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a0b8:	add	x1, x1, #0xe20
  40a0bc:	bl	401e20 <strcmp@plt>
  40a0c0:	cmp	w0, #0x0
  40a0c4:	cset	w1, ne  // ne = any
  40a0c8:	mov	w0, w1
  40a0cc:	ldp	x29, x30, [sp], #16
  40a0d0:	ret
  40a0d4:	ldrb	w2, [x0, #1]
  40a0d8:	mov	w1, #0x0                   	// #0
  40a0dc:	cbnz	w2, 40a0b4 <ferror@plt+0x80b4>
  40a0e0:	mov	w0, w1
  40a0e4:	ldp	x29, x30, [sp], #16
  40a0e8:	ret
  40a0ec:	nop
  40a0f0:	stp	x29, x30, [sp, #-16]!
  40a0f4:	mov	w0, #0xe                   	// #14
  40a0f8:	mov	x29, sp
  40a0fc:	bl	401c60 <nl_langinfo@plt>
  40a100:	cbz	x0, 40a120 <ferror@plt+0x8120>
  40a104:	ldrb	w2, [x0]
  40a108:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a10c:	add	x1, x1, #0xe28
  40a110:	cmp	w2, #0x0
  40a114:	csel	x0, x1, x0, eq  // eq = none
  40a118:	ldp	x29, x30, [sp], #16
  40a11c:	ret
  40a120:	ldp	x29, x30, [sp], #16
  40a124:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a128:	add	x0, x0, #0xe28
  40a12c:	ret
  40a130:	adds	x0, x0, #0x20
  40a134:	b.cs	40a16c <ferror@plt+0x816c>  // b.hs, b.nlast
  40a138:	stp	x29, x30, [sp, #-16]!
  40a13c:	mov	x29, sp
  40a140:	bl	401c70 <malloc@plt>
  40a144:	mov	x1, x0
  40a148:	mov	x0, #0x0                   	// #0
  40a14c:	cbz	x1, 40a164 <ferror@plt+0x8164>
  40a150:	add	x0, x1, #0x10
  40a154:	and	x0, x0, #0xffffffffffffffe0
  40a158:	add	x0, x0, #0x10
  40a15c:	sub	x1, x0, x1
  40a160:	sturb	w1, [x0, #-1]
  40a164:	ldp	x29, x30, [sp], #16
  40a168:	ret
  40a16c:	mov	x0, #0x0                   	// #0
  40a170:	ret
  40a174:	nop
  40a178:	tst	x0, #0xf
  40a17c:	b.ne	40a194 <ferror@plt+0x8194>  // b.any
  40a180:	tbnz	w0, #4, 40a188 <ferror@plt+0x8188>
  40a184:	ret
  40a188:	ldurb	w1, [x0, #-1]
  40a18c:	sub	x0, x0, x1
  40a190:	b	401e60 <free@plt>
  40a194:	stp	x29, x30, [sp, #-16]!
  40a198:	mov	x29, sp
  40a19c:	bl	401dc0 <abort@plt>
  40a1a0:	stp	x29, x30, [sp, #-32]!
  40a1a4:	mov	x29, sp
  40a1a8:	str	x19, [sp, #16]
  40a1ac:	mov	w19, w0
  40a1b0:	bl	401c80 <wcwidth@plt>
  40a1b4:	tbz	w0, #31, 40a1c8 <ferror@plt+0x81c8>
  40a1b8:	mov	w0, w19
  40a1bc:	bl	401bd0 <iswcntrl@plt>
  40a1c0:	cmp	w0, #0x0
  40a1c4:	cset	w0, eq  // eq = none
  40a1c8:	ldr	x19, [sp, #16]
  40a1cc:	ldp	x29, x30, [sp], #32
  40a1d0:	ret
  40a1d4:	nop
  40a1d8:	stp	x29, x30, [sp, #-32]!
  40a1dc:	mov	x29, sp
  40a1e0:	stp	x19, x20, [sp, #16]
  40a1e4:	mov	x20, x0
  40a1e8:	mov	x0, x1
  40a1ec:	mov	x19, x1
  40a1f0:	ldr	x2, [x1, #8]
  40a1f4:	ldr	x1, [x0], #24
  40a1f8:	cmp	x1, x0
  40a1fc:	b.eq	40a228 <ferror@plt+0x8228>  // b.none
  40a200:	str	x1, [x20]
  40a204:	ldrb	w0, [x19, #16]
  40a208:	str	x2, [x20, #8]
  40a20c:	strb	w0, [x20, #16]
  40a210:	cbz	w0, 40a21c <ferror@plt+0x821c>
  40a214:	ldr	w0, [x19, #20]
  40a218:	str	w0, [x20, #20]
  40a21c:	ldp	x19, x20, [sp, #16]
  40a220:	ldp	x29, x30, [sp], #32
  40a224:	ret
  40a228:	add	x3, x20, #0x18
  40a22c:	mov	x0, x3
  40a230:	bl	401b00 <memcpy@plt>
  40a234:	ldr	x2, [x19, #8]
  40a238:	str	x0, [x20]
  40a23c:	b	40a204 <ferror@plt+0x8204>
  40a240:	ubfx	x2, x0, #5, #3
  40a244:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a248:	add	x1, x1, #0xe30
  40a24c:	ldr	w1, [x1, x2, lsl #2]
  40a250:	lsr	w0, w1, w0
  40a254:	and	w0, w0, #0x1
  40a258:	ret
  40a25c:	nop
  40a260:	stp	x29, x30, [sp, #-128]!
  40a264:	mov	x29, sp
  40a268:	stp	x19, x20, [sp, #16]
  40a26c:	stp	x23, x24, [sp, #48]
  40a270:	mov	x24, x0
  40a274:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40a278:	cmp	x0, #0x1
  40a27c:	b.hi	40a2a0 <ferror@plt+0x82a0>  // b.pmore
  40a280:	mov	x0, x24
  40a284:	bl	401b30 <strlen@plt>
  40a288:	mov	x20, x0
  40a28c:	mov	x0, x20
  40a290:	ldp	x19, x20, [sp, #16]
  40a294:	ldp	x23, x24, [sp, #48]
  40a298:	ldp	x29, x30, [sp], #128
  40a29c:	ret
  40a2a0:	strb	wzr, [sp, #64]
  40a2a4:	mov	x19, x24
  40a2a8:	stp	x21, x22, [sp, #32]
  40a2ac:	add	x23, sp, #0x44
  40a2b0:	ldrb	w0, [sp, #64]
  40a2b4:	stur	xzr, [sp, #68]
  40a2b8:	adrp	x21, 40c000 <ferror@plt+0xa000>
  40a2bc:	strb	wzr, [sp, #76]
  40a2c0:	add	x21, x21, #0xe30
  40a2c4:	str	x24, [sp, #80]
  40a2c8:	mov	x20, #0x0                   	// #0
  40a2cc:	mov	w22, #0x1                   	// #1
  40a2d0:	cbnz	w0, 40a328 <ferror@plt+0x8328>
  40a2d4:	nop
  40a2d8:	ldrb	w1, [x19]
  40a2dc:	ubfx	x0, x1, #5, #3
  40a2e0:	ldr	w0, [x21, x0, lsl #2]
  40a2e4:	lsr	w0, w0, w1
  40a2e8:	tbz	w0, #0, 40a39c <ferror@plt+0x839c>
  40a2ec:	mov	x1, #0x1                   	// #1
  40a2f0:	str	x1, [sp, #88]
  40a2f4:	ldrb	w0, [x19]
  40a2f8:	strb	w1, [sp, #96]
  40a2fc:	mov	w19, w0
  40a300:	str	w0, [sp, #100]
  40a304:	cbz	w19, 40a384 <ferror@plt+0x8384>
  40a308:	ldr	x19, [sp, #80]
  40a30c:	strb	wzr, [sp, #76]
  40a310:	ldr	x0, [sp, #88]
  40a314:	add	x20, x20, #0x1
  40a318:	add	x19, x19, x0
  40a31c:	ldrb	w0, [sp, #64]
  40a320:	str	x19, [sp, #80]
  40a324:	cbz	w0, 40a2d8 <ferror@plt+0x82d8>
  40a328:	bl	401e70 <__ctype_get_mb_cur_max@plt>
  40a32c:	mov	x1, x0
  40a330:	mov	x0, x19
  40a334:	bl	408e30 <ferror@plt+0x6e30>
  40a338:	mov	x2, x0
  40a33c:	add	x0, sp, #0x40
  40a340:	mov	x1, x19
  40a344:	add	x3, sp, #0x44
  40a348:	add	x0, x0, #0x24
  40a34c:	bl	409f98 <ferror@plt+0x7f98>
  40a350:	str	x0, [sp, #88]
  40a354:	cmn	x0, #0x1
  40a358:	b.eq	40a3b0 <ferror@plt+0x83b0>  // b.none
  40a35c:	cmn	x0, #0x2
  40a360:	b.eq	40a3c4 <ferror@plt+0x83c4>  // b.none
  40a364:	cbz	x0, 40a3dc <ferror@plt+0x83dc>
  40a368:	ldr	w19, [sp, #100]
  40a36c:	add	x0, sp, #0x44
  40a370:	strb	w22, [sp, #96]
  40a374:	bl	401dd0 <mbsinit@plt>
  40a378:	cbz	w0, 40a304 <ferror@plt+0x8304>
  40a37c:	strb	wzr, [sp, #64]
  40a380:	cbnz	w19, 40a308 <ferror@plt+0x8308>
  40a384:	mov	x0, x20
  40a388:	ldp	x19, x20, [sp, #16]
  40a38c:	ldp	x21, x22, [sp, #32]
  40a390:	ldp	x23, x24, [sp, #48]
  40a394:	ldp	x29, x30, [sp], #128
  40a398:	ret
  40a39c:	mov	x0, x23
  40a3a0:	bl	401dd0 <mbsinit@plt>
  40a3a4:	cbz	w0, 40a418 <ferror@plt+0x8418>
  40a3a8:	strb	w22, [sp, #64]
  40a3ac:	b	40a328 <ferror@plt+0x8328>
  40a3b0:	mov	x0, #0x1                   	// #1
  40a3b4:	str	x0, [sp, #88]
  40a3b8:	strb	wzr, [sp, #96]
  40a3bc:	ldr	x19, [sp, #80]
  40a3c0:	b	40a30c <ferror@plt+0x830c>
  40a3c4:	ldr	x19, [sp, #80]
  40a3c8:	mov	x0, x19
  40a3cc:	bl	401b30 <strlen@plt>
  40a3d0:	str	x0, [sp, #88]
  40a3d4:	strb	wzr, [sp, #96]
  40a3d8:	b	40a30c <ferror@plt+0x830c>
  40a3dc:	ldr	x19, [sp, #80]
  40a3e0:	mov	x0, #0x1                   	// #1
  40a3e4:	str	x0, [sp, #88]
  40a3e8:	ldrb	w0, [x19]
  40a3ec:	cbnz	w0, 40a438 <ferror@plt+0x8438>
  40a3f0:	ldr	w19, [sp, #100]
  40a3f4:	cbz	w19, 40a36c <ferror@plt+0x836c>
  40a3f8:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40a3fc:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a400:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a404:	add	x3, x3, #0xe50
  40a408:	add	x1, x1, #0x5c8
  40a40c:	add	x0, x0, #0x5d8
  40a410:	mov	w2, #0xb3                  	// #179
  40a414:	bl	401fa0 <__assert_fail@plt>
  40a418:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40a41c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a420:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a424:	add	x3, x3, #0xe50
  40a428:	add	x1, x1, #0x5c8
  40a42c:	add	x0, x0, #0x5f0
  40a430:	mov	w2, #0x96                  	// #150
  40a434:	bl	401fa0 <__assert_fail@plt>
  40a438:	adrp	x3, 40c000 <ferror@plt+0xa000>
  40a43c:	adrp	x1, 40c000 <ferror@plt+0xa000>
  40a440:	adrp	x0, 40c000 <ferror@plt+0xa000>
  40a444:	add	x3, x3, #0xe50
  40a448:	add	x1, x1, #0x5c8
  40a44c:	add	x0, x0, #0x608
  40a450:	mov	w2, #0xb2                  	// #178
  40a454:	bl	401fa0 <__assert_fail@plt>
  40a458:	mov	w2, #0x3                   	// #3
  40a45c:	mov	w1, #0x0                   	// #0
  40a460:	b	409c20 <ferror@plt+0x7c20>
  40a464:	nop
  40a468:	stp	x29, x30, [sp, #-64]!
  40a46c:	mov	x29, sp
  40a470:	stp	x19, x20, [sp, #16]
  40a474:	adrp	x20, 41e000 <ferror@plt+0x1c000>
  40a478:	add	x20, x20, #0xdf0
  40a47c:	stp	x21, x22, [sp, #32]
  40a480:	adrp	x21, 41e000 <ferror@plt+0x1c000>
  40a484:	add	x21, x21, #0xde8
  40a488:	sub	x20, x20, x21
  40a48c:	mov	w22, w0
  40a490:	stp	x23, x24, [sp, #48]
  40a494:	mov	x23, x1
  40a498:	mov	x24, x2
  40a49c:	bl	401ab8 <mbrtowc@plt-0x38>
  40a4a0:	cmp	xzr, x20, asr #3
  40a4a4:	b.eq	40a4d0 <ferror@plt+0x84d0>  // b.none
  40a4a8:	asr	x20, x20, #3
  40a4ac:	mov	x19, #0x0                   	// #0
  40a4b0:	ldr	x3, [x21, x19, lsl #3]
  40a4b4:	mov	x2, x24
  40a4b8:	add	x19, x19, #0x1
  40a4bc:	mov	x1, x23
  40a4c0:	mov	w0, w22
  40a4c4:	blr	x3
  40a4c8:	cmp	x20, x19
  40a4cc:	b.ne	40a4b0 <ferror@plt+0x84b0>  // b.any
  40a4d0:	ldp	x19, x20, [sp, #16]
  40a4d4:	ldp	x21, x22, [sp, #32]
  40a4d8:	ldp	x23, x24, [sp, #48]
  40a4dc:	ldp	x29, x30, [sp], #64
  40a4e0:	ret
  40a4e4:	nop
  40a4e8:	ret
  40a4ec:	nop
  40a4f0:	adrp	x2, 41f000 <ferror@plt+0x1d000>
  40a4f4:	mov	x1, #0x0                   	// #0
  40a4f8:	ldr	x2, [x2, #664]
  40a4fc:	b	401bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a500 <.fini>:
  40a500:	stp	x29, x30, [sp, #-16]!
  40a504:	mov	x29, sp
  40a508:	ldp	x29, x30, [sp], #16
  40a50c:	ret
