# ðŸ”¹ Day 1 â€“ Skill 2: Labs using Icarus Verilog and GTKWave

---

## Lessons

## L1 â€“ Lab1: Introduction to Lab

- File setup and cloning required git repos to begin with.

````bash
mkdir VLSI
cd VLSI
git clone https://github.com/kunalg123/vsdflow.git
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
````

<p align="center">
  <img src="./W1_images/VLSI_dir.png" alt="Snapshot of VLSI Directory" width="600" style="border:2px solid black;"/>
  <br/>
  <em>Figure 1: VLSI directory with cloned repos</em>
</p>

---

## L2 â€“ Lab2: Introduction to Icarus Verilog & GTKWave (Part 1)





---

## L3 â€“ Lab2: Introduction to Icarus Verilog & GTKWave (Part 2)



---
