5 18 1fd81 4 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude3.vcd) 2 -o (exclude3.cdd) 2 -v (exclude3.v) 2 -y (./lib) 2 -e (foo_module.foo_task) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude3.v 1 14 1 
3 0 foo_module "main.bar" 0 ./lib/foo_module.v 1 34 1 
2 1 9 9 9 19001c 1 0 21004 0 0 1 16 0 0
2 2 9 9 9 19001c 1 47 4 1 0 foo_func.a
2 3 9 9 9 f001e 1 3a 5008 0 2 1 18 0 1 0 1 0 0 foo_func
2 4 9 9 9 7000b 0 1 1410 0 0 1 1 foo_a
2 5 9 9 9 7001e 2 35 a 3 4
2 6 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_named_block
1 foo_c 1 3 6 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_a 2 5 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 foo_b 3 6 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 foo_d 4 7 1070005 1 0 0 0 1 17 0 1 0 0 0 0
4 5 f 5 5 5
4 6 1 0 0 6
3 1 foo_module.foo_named_block "main.bar.foo_named_block" 0 ./lib/foo_module.v 15 17 1 
2 7 16 16 16 9000c 1 0 21008 0 0 1 16 1 0
2 8 16 16 16 10005 0 1 1410 0 0 1 1 foo_d
2 9 16 16 16 1000c 1 37 1a 7 8
4 9 11 0 0 9
3 42 foo_module.foo_func "main.bar.foo_func" 0 ./lib/foo_module.v 19 24 1 
2 10 21 21 21 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 u$1
1 foo_func 5 19 1090009 1 0 0 0 1 17 1 1 0 0 0 0
1 a 6 20 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 10 11 0 0 10
3 1 foo_module.foo_func.u$1 "main.bar.foo_func.u$1" 0 ./lib/foo_module.v 21 23 1 
2 11 22 22 22 100010 1 1 1804 0 0 1 1 a
2 12 22 22 22 f0010 1 1b 1808 11 0 1 18 0 1 0 1 0 0
2 13 22 22 22 4000b 0 1 1c10 0 0 1 1 foo_func
2 14 22 22 22 40010 1 37 81a 12 13
4 14 11 0 0 14
3 1 main.u$0 "main.u$0" 0 exclude3.v 5 12 1 
