# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RMSnorm.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd" \
"../../../../MinimumSystem.gen/sources_1/ip/c_shift_ram_3/sim/c_shift_ram_3.vhd" \

# Do not sort compile order
nosort
