
---------- Begin Simulation Statistics ----------
final_tick                                84456773500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 372497                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684084                       # Number of bytes of host memory used
host_op_rate                                   373228                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   268.46                       # Real time elapsed on the host
host_tick_rate                              314598950                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084457                       # Number of seconds simulated
sim_ticks                                 84456773500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616910                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095625                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103684                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728115                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478233                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.689135                       # CPI: cycles per instruction
system.cpu.discardedOps                        190820                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610538                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403345                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001636                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36339656                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592019                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168913547                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132573891                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       134158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        276732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          415                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            422                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        92132                       # Transaction distribution
system.membus.trans_dist::CleanEvict            42012                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93925                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       419319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 419319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30044032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30044032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            142588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  142588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              142588                       # Request fanout histogram
system.membus.respLayer1.occupancy         1336865000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1046764500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       744806                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           97402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419190                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174187392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174295168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134555                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11792896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           843261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 842671     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    583      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             843261                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2014282500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770414995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               565999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   566113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data              565999                       # number of overall hits
system.l2.overall_hits::total                  566113                       # number of overall hits
system.l2.demand_misses::.cpu.inst                426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             142167                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               426                       # number of overall misses
system.l2.overall_misses::.cpu.data            142167                       # number of overall misses
system.l2.overall_misses::total                142593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36561000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13143544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13180105500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36561000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13143544500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13180105500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708166                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708166                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708706                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.788889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.200754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.201202                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.788889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.200754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.201202                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85823.943662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92451.444428                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92431.644611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85823.943662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92451.444428                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92431.644611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               92132                       # number of writebacks
system.l2.writebacks::total                     92132                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        142162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            142588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       142162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           142588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11721585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11753886000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11721585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11753886000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.788889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.200747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.788889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.200747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201195                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75823.943662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82452.307930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82432.504839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75823.943662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82452.307930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82432.504839                       # average overall mshr miss latency
system.l2.replacements                         134555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            195051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                195051                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93925                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8862465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8862465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.325027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.325027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94356.832579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94356.832579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7923225500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7923225500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.325027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.325027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84356.939047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84356.939047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36561000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36561000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.788889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.788889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85823.943662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85823.943662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32301000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32301000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.788889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75823.943662                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75823.943662                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        370948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4281079000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4281079000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.115084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88741.739563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88741.739563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3798359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3798359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78743.692601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78743.692601                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8012.100184                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416476                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    142747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.922983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.179885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.078868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7946.841431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978040                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          778                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22806635                       # Number of tag accesses
system.l2.tags.data_accesses                 22806635                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18251136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11792896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11792896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          142161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        92132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            645632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215454691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             216100323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       645632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           645632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139632329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139632329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139632329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           645632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215454691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            355732652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    184264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    284018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020454456500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             173476                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      142588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    285176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   184264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    306                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5719814750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1424350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11061127250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20078.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38828.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   225999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  141130                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                285176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               184264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  121703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.436657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.030239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.120147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5342      5.24%      5.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        67764     66.46%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7492      7.35%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1865      1.83%     80.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1481      1.45%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1546      1.52%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          967      0.95%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          913      0.90%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14591     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.888758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.655495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.759755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         10849     98.60%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          134      1.22%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.743888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.710500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7205     65.48%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.47%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3412     31.01%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      0.54%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              252      2.29%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18231680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11790912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18251264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11792896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       215.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    216.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84456728500                       # Total gap between requests
system.mem_ctrls.avgGap                     359819.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18177152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11790912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 645632.052235573530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 215224324.192304134369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139608837.886756360531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       284324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       184264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27470500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11033656750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1967589395750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32242.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38806.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10678099.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            363190380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193017495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1013308800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          479488320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6666385440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19807335270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15751539840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44274265545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.223975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40725772500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2819960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40911041000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            364903980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            193924500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1020663000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          482207940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6666385440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19860991080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15706356000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44295431940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.474593                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40607498000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2819960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41029315500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050653                       # number of overall hits
system.cpu.icache.overall_hits::total         8050653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39200500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39200500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39200500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39200500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72593.518519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72593.518519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72593.518519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72593.518519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38660500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38660500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71593.518519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71593.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71593.518519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71593.518519                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39200500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39200500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72593.518519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72593.518519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71593.518519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71593.518519                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.268320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.616667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.268320                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797923                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102926                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51314504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51314504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51315104                       # number of overall hits
system.cpu.dcache.overall_hits::total        51315104                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747727                       # number of overall misses
system.cpu.dcache.overall_misses::total        747727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22997712500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22997712500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22997712500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22997712500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062831                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014362                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31081.854095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31081.854095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30756.830367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30756.830367                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652674                       # number of writebacks
system.cpu.dcache.writebacks::total            652674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19857932000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19857932000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20185455000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20185455000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28198.838132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28198.838132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28503.846556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28503.846556                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707653                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40686482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40686482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9058217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9058217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21678.777421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21678.777421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8510935000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8510935000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20496.670560                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20496.670560                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13939495500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13939495500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43280.949794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43280.949794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33094                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11346997000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11346997000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39266.226261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39266.226261                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    327523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    327523000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82812.389381                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82812.389381                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.367294                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.462180                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.367294                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104833979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104833979                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84456773500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
