#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jan 28 20:13:02 2018
# Process ID: 12170
# Current directory: /nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.runs/design_1_axi_ethernetlite_0_0_synth_1
# Command line: vivado -log design_1_axi_ethernetlite_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ethernetlite_0_0.tcl
# Log file: /nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.runs/design_1_axi_ethernetlite_0_0_synth_1/design_1_axi_ethernetlite_0_0.vds
# Journal file: /nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.runs/design_1_axi_ethernetlite_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_ethernetlite_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.566 ; gain = 77.000 ; free physical = 6175 ; free virtual = 35178
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ethernetlite_0_0' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (3#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (4#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'xemac' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'FDR' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (5#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'axi_ethernetlite_v3_0_11_emac' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'receive' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'rx_statemachine' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'FDS' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (6#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'rx_statemachine' (7#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:4290]
INFO: [Synth 8-638] synthesizing module 'rx_intrfce' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (27#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'rx_intrfce' (28#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5305]
INFO: [Synth 8-638] synthesizing module 'crcgenrx' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'crcgenrx' (29#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6893]
INFO: [Synth 8-256] done synthesizing module 'receive' (30#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8564]
INFO: [Synth 8-638] synthesizing module 'transmit' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'crcgentx' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'crcnibshiftreg' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcnibshiftreg' (31#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'crcgentx' (32#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6547]
INFO: [Synth 8-638] synthesizing module 'tx_intrfce' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (32#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'tx_intrfce' (33#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:3931]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (34#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (35#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:503]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21602]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (36#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21602]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (37#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (38#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'tx_statemachine' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'cntr5bit' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'cntr5bit' (39#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2119]
INFO: [Synth 8-256] done synthesizing module 'tx_statemachine' (40#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'deferral' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'defer_state' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'defer_state' (41#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:1651]
INFO: [Synth 8-256] done synthesizing module 'deferral' (42#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:6249]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (42#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'FDSE' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (43#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (43#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'transmit' (44#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:7691]
INFO: [Synth 8-638] synthesizing module 'MacAddrRAM' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-638] synthesizing module 'ram16x4' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-638] synthesizing module 'RAM16X1S' [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36944]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1S' (45#1) [/cad1/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36944]
INFO: [Synth 8-256] done synthesizing module 'ram16x4' (46#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:5612]
INFO: [Synth 8-256] done synthesizing module 'MacAddrRAM' (47#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:8882]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite_v3_0_11_emac' (48#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10274]
INFO: [Synth 8-638] synthesizing module 'emac_dpram' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram' [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7275]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (49#1) [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram' (50#1) [/cad1/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7275]
INFO: [Synth 8-256] done synthesizing module 'emac_dpram' (51#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9672]
INFO: [Synth 8-638] synthesizing module 'mdio_if' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'mdio_if' (52#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:9101]
INFO: [Synth 8-256] done synthesizing module 'xemac' (53#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'axi_interface' [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_interface' (54#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:12303]
INFO: [Synth 8-256] done synthesizing module 'axi_ethernetlite' (55#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ipshared/f341/hdl/axi_ethernetlite_v3_0_vh_rfs.vhd:13331]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_ethernetlite_0_0' (56#1) [/nfs/ug/homes-2/c/chenyueq/ECE532/project_warmup/project_warmup.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/synth/design_1_axi_ethernetlite_0_0.vhd:98]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.066 ; gain = 223.500 ; free physical = 6613 ; free virtual = 35615
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.066 ; gain = 223.500 ; free physical = 6628 ; free virtual = 35630
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1673.926 ; gain = 1.000 ; free physical = 6698 ; free virtual = 35699
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 6546 ; free virtual = 35547
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 6546 ; free virtual = 35547
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 6551 ; free virtual = 35553
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 6437 ; free virtual = 35442
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 6265 ; free virtual = 35267
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base: | gen_wr_b.gen_word_wide.mem_reg | 4 K x 4(READ_FIRST)    | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-----------------+--------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                                                                                       | Inference      | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
|U0          | XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 6               | RAM32M x 1   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 5865 ; free virtual = 34871
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1673.926 ; gain = 544.359 ; free physical = 5807 ; free virtual = 34809
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5770 ; free virtual = 34772
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5735 ; free virtual = 34737
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5734 ; free virtual = 34737
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5733 ; free virtual = 34736
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5733 ; free virtual = 34735
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5733 ; free virtual = 34735
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5726 ; free virtual = 34728

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     9|
|3     |LUT1     |    42|
|4     |LUT2     |   123|
|5     |LUT3     |    89|
|6     |LUT4     |   155|
|7     |LUT5     |   102|
|8     |LUT6     |   200|
|9     |MULT_AND |    17|
|10    |MUXCY    |    25|
|11    |MUXF7    |     1|
|12    |RAM16X1S |     4|
|13    |RAM32M   |     2|
|14    |RAMB36E1 |     4|
|15    |XORCY    |    20|
|16    |FDCE     |   110|
|17    |FDPE     |    44|
|18    |FDR      |    79|
|19    |FDRE     |   372|
|20    |FDS      |     2|
|21    |FDSE     |    49|
|22    |IBUF     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.488 ; gain = 551.922 ; free physical = 5726 ; free virtual = 34728
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1713.504 ; gain = 596.520 ; free physical = 5761 ; free virtual = 34763
