### **集成电路创新创业大赛**  
**2025 til now**  

Participated in the competition to design a CPU based on RV32I ISA.
The CPU includes 5 stage pipeline, single issue, in order execution.

#### Key Contributions:  
- Responsible for all RTL design
- Have improvements on branch and jump instructions' performance, which is quicker one cycle time than tradition design

