// Seed: 1062579784
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    input tri id_3,
    output tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wand id_9,
    input tri id_10,
    input supply0 id_11
);
  assign id_2 = ~id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd56,
    parameter id_17 = 32'd54,
    parameter id_18 = 32'd35
) (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5,
    input wire id_6,
    output wand id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input uwire _id_14,
    input wire id_15,
    input supply0 id_16,
    input tri0 _id_17,
    input tri0 _id_18,
    input tri0 id_19
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_19,
      id_4,
      id_15,
      id_5,
      id_12,
      id_19,
      id_7,
      id_9,
      id_9
  );
  assign modCall_1.id_11 = 0;
  supply1 [id_17 : -1  ==  id_18] id_21 = -1;
  logic [-1 : id_14] id_22;
  ;
endmodule
