#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x184bbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x184bd40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x18435d0 .functor NOT 1, L_0x187c0c0, C4<0>, C4<0>, C4<0>;
L_0x187be50 .functor XOR 1, L_0x187bd10, L_0x187bdb0, C4<0>, C4<0>;
L_0x187bfb0 .functor XOR 1, L_0x187be50, L_0x187bf10, C4<0>, C4<0>;
v0x1879460_0 .net *"_ivl_10", 0 0, L_0x187bf10;  1 drivers
v0x1879560_0 .net *"_ivl_12", 0 0, L_0x187bfb0;  1 drivers
v0x1879640_0 .net *"_ivl_2", 0 0, L_0x187bc70;  1 drivers
v0x1879700_0 .net *"_ivl_4", 0 0, L_0x187bd10;  1 drivers
v0x18797e0_0 .net *"_ivl_6", 0 0, L_0x187bdb0;  1 drivers
v0x1879910_0 .net *"_ivl_8", 0 0, L_0x187be50;  1 drivers
v0x18799f0_0 .net "a", 0 0, v0x1877a70_0;  1 drivers
v0x1879a90_0 .net "b", 0 0, v0x1877b10_0;  1 drivers
v0x1879b30_0 .net "c", 0 0, v0x1877bb0_0;  1 drivers
v0x1879bd0_0 .var "clk", 0 0;
v0x1879c70_0 .net "d", 0 0, v0x1877d20_0;  1 drivers
v0x1879d10_0 .net "out_dut", 0 0, L_0x187bb10;  1 drivers
v0x1879db0_0 .net "out_ref", 0 0, L_0x187ad80;  1 drivers
v0x1879e50_0 .var/2u "stats1", 159 0;
v0x1879ef0_0 .var/2u "strobe", 0 0;
v0x1879f90_0 .net "tb_match", 0 0, L_0x187c0c0;  1 drivers
v0x187a050_0 .net "tb_mismatch", 0 0, L_0x18435d0;  1 drivers
v0x187a220_0 .net "wavedrom_enable", 0 0, v0x1877e10_0;  1 drivers
v0x187a2c0_0 .net "wavedrom_title", 511 0, v0x1877eb0_0;  1 drivers
L_0x187bc70 .concat [ 1 0 0 0], L_0x187ad80;
L_0x187bd10 .concat [ 1 0 0 0], L_0x187ad80;
L_0x187bdb0 .concat [ 1 0 0 0], L_0x187bb10;
L_0x187bf10 .concat [ 1 0 0 0], L_0x187ad80;
L_0x187c0c0 .cmp/eeq 1, L_0x187bc70, L_0x187bfb0;
S_0x184bed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x184bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x184c650 .functor NOT 1, v0x1877bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1843e90 .functor NOT 1, v0x1877b10_0, C4<0>, C4<0>, C4<0>;
L_0x187a4d0 .functor AND 1, L_0x184c650, L_0x1843e90, C4<1>, C4<1>;
L_0x187a570 .functor NOT 1, v0x1877d20_0, C4<0>, C4<0>, C4<0>;
L_0x187a6a0 .functor NOT 1, v0x1877a70_0, C4<0>, C4<0>, C4<0>;
L_0x187a7a0 .functor AND 1, L_0x187a570, L_0x187a6a0, C4<1>, C4<1>;
L_0x187a880 .functor OR 1, L_0x187a4d0, L_0x187a7a0, C4<0>, C4<0>;
L_0x187a940 .functor AND 1, v0x1877a70_0, v0x1877bb0_0, C4<1>, C4<1>;
L_0x187aa00 .functor AND 1, L_0x187a940, v0x1877d20_0, C4<1>, C4<1>;
L_0x187aac0 .functor OR 1, L_0x187a880, L_0x187aa00, C4<0>, C4<0>;
L_0x187ac30 .functor AND 1, v0x1877b10_0, v0x1877bb0_0, C4<1>, C4<1>;
L_0x187aca0 .functor AND 1, L_0x187ac30, v0x1877d20_0, C4<1>, C4<1>;
L_0x187ad80 .functor OR 1, L_0x187aac0, L_0x187aca0, C4<0>, C4<0>;
v0x1843840_0 .net *"_ivl_0", 0 0, L_0x184c650;  1 drivers
v0x18438e0_0 .net *"_ivl_10", 0 0, L_0x187a7a0;  1 drivers
v0x1876260_0 .net *"_ivl_12", 0 0, L_0x187a880;  1 drivers
v0x1876320_0 .net *"_ivl_14", 0 0, L_0x187a940;  1 drivers
v0x1876400_0 .net *"_ivl_16", 0 0, L_0x187aa00;  1 drivers
v0x1876530_0 .net *"_ivl_18", 0 0, L_0x187aac0;  1 drivers
v0x1876610_0 .net *"_ivl_2", 0 0, L_0x1843e90;  1 drivers
v0x18766f0_0 .net *"_ivl_20", 0 0, L_0x187ac30;  1 drivers
v0x18767d0_0 .net *"_ivl_22", 0 0, L_0x187aca0;  1 drivers
v0x18768b0_0 .net *"_ivl_4", 0 0, L_0x187a4d0;  1 drivers
v0x1876990_0 .net *"_ivl_6", 0 0, L_0x187a570;  1 drivers
v0x1876a70_0 .net *"_ivl_8", 0 0, L_0x187a6a0;  1 drivers
v0x1876b50_0 .net "a", 0 0, v0x1877a70_0;  alias, 1 drivers
v0x1876c10_0 .net "b", 0 0, v0x1877b10_0;  alias, 1 drivers
v0x1876cd0_0 .net "c", 0 0, v0x1877bb0_0;  alias, 1 drivers
v0x1876d90_0 .net "d", 0 0, v0x1877d20_0;  alias, 1 drivers
v0x1876e50_0 .net "out", 0 0, L_0x187ad80;  alias, 1 drivers
S_0x1876fb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x184bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1877a70_0 .var "a", 0 0;
v0x1877b10_0 .var "b", 0 0;
v0x1877bb0_0 .var "c", 0 0;
v0x1877c80_0 .net "clk", 0 0, v0x1879bd0_0;  1 drivers
v0x1877d20_0 .var "d", 0 0;
v0x1877e10_0 .var "wavedrom_enable", 0 0;
v0x1877eb0_0 .var "wavedrom_title", 511 0;
S_0x1877250 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1876fb0;
 .timescale -12 -12;
v0x18774b0_0 .var/2s "count", 31 0;
E_0x1846b00/0 .event negedge, v0x1877c80_0;
E_0x1846b00/1 .event posedge, v0x1877c80_0;
E_0x1846b00 .event/or E_0x1846b00/0, E_0x1846b00/1;
E_0x1846d50 .event negedge, v0x1877c80_0;
E_0x18319f0 .event posedge, v0x1877c80_0;
S_0x18775b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1876fb0;
 .timescale -12 -12;
v0x18777b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1877890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1876fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1878010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x184bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x187b020 .functor AND 1, L_0x187aee0, L_0x187af80, C4<1>, C4<1>;
L_0x187b2a0 .functor AND 1, L_0x187b130, L_0x187b1d0, C4<1>, C4<1>;
L_0x187b3b0 .functor OR 1, L_0x187b020, L_0x187b2a0, C4<0>, C4<0>;
L_0x187b4c0 .functor AND 1, v0x1877a70_0, v0x1877bb0_0, C4<1>, C4<1>;
L_0x187b670 .functor AND 1, L_0x187b4c0, v0x1877d20_0, C4<1>, C4<1>;
L_0x187b840 .functor OR 1, L_0x187b3b0, L_0x187b670, C4<0>, C4<0>;
L_0x187b990 .functor AND 1, v0x1877b10_0, v0x1877bb0_0, C4<1>, C4<1>;
L_0x187ba00 .functor AND 1, L_0x187b990, v0x1877d20_0, C4<1>, C4<1>;
L_0x187bb10 .functor OR 1, L_0x187b840, L_0x187ba00, C4<0>, C4<0>;
v0x1878300_0 .net *"_ivl_1", 0 0, L_0x187aee0;  1 drivers
v0x18783c0_0 .net *"_ivl_11", 0 0, L_0x187b2a0;  1 drivers
v0x1878480_0 .net *"_ivl_13", 0 0, L_0x187b3b0;  1 drivers
v0x1878550_0 .net *"_ivl_15", 0 0, L_0x187b4c0;  1 drivers
v0x1878610_0 .net *"_ivl_17", 0 0, L_0x187b670;  1 drivers
v0x1878720_0 .net *"_ivl_19", 0 0, L_0x187b840;  1 drivers
v0x18787e0_0 .net *"_ivl_21", 0 0, L_0x187b990;  1 drivers
v0x18788a0_0 .net *"_ivl_23", 0 0, L_0x187ba00;  1 drivers
v0x1878960_0 .net *"_ivl_3", 0 0, L_0x187af80;  1 drivers
v0x1878a20_0 .net *"_ivl_5", 0 0, L_0x187b020;  1 drivers
v0x1878ae0_0 .net *"_ivl_7", 0 0, L_0x187b130;  1 drivers
v0x1878ba0_0 .net *"_ivl_9", 0 0, L_0x187b1d0;  1 drivers
v0x1878c60_0 .net "a", 0 0, v0x1877a70_0;  alias, 1 drivers
v0x1878d00_0 .net "b", 0 0, v0x1877b10_0;  alias, 1 drivers
v0x1878df0_0 .net "c", 0 0, v0x1877bb0_0;  alias, 1 drivers
v0x1878ee0_0 .net "d", 0 0, v0x1877d20_0;  alias, 1 drivers
v0x1878fd0_0 .net "out", 0 0, L_0x187bb10;  alias, 1 drivers
L_0x187aee0 .reduce/nor v0x1877bb0_0;
L_0x187af80 .reduce/nor v0x1877b10_0;
L_0x187b130 .reduce/nor v0x1877d20_0;
L_0x187b1d0 .reduce/nor v0x1877a70_0;
S_0x1879240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x184bd40;
 .timescale -12 -12;
E_0x18468a0 .event anyedge, v0x1879ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1879ef0_0;
    %nor/r;
    %assign/vec4 v0x1879ef0_0, 0;
    %wait E_0x18468a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1876fb0;
T_3 ;
    %fork t_1, S_0x1877250;
    %jmp t_0;
    .scope S_0x1877250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18774b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1877d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877b10_0, 0;
    %assign/vec4 v0x1877a70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18319f0;
    %load/vec4 v0x18774b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18774b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1877d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877b10_0, 0;
    %assign/vec4 v0x1877a70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1846d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1877890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1846b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1877a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1877bb0_0, 0;
    %assign/vec4 v0x1877d20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1876fb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x184bd40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1879ef0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x184bd40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1879bd0_0;
    %inv;
    %store/vec4 v0x1879bd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x184bd40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1877c80_0, v0x187a050_0, v0x18799f0_0, v0x1879a90_0, v0x1879b30_0, v0x1879c70_0, v0x1879db0_0, v0x1879d10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x184bd40;
T_7 ;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x184bd40;
T_8 ;
    %wait E_0x1846b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1879e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1879e50_0, 4, 32;
    %load/vec4 v0x1879f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1879e50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1879e50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1879e50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1879db0_0;
    %load/vec4 v0x1879db0_0;
    %load/vec4 v0x1879d10_0;
    %xor;
    %load/vec4 v0x1879db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1879e50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1879e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1879e50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter0/response4/top_module.sv";
