0.6
2018.2
Jun 14 2018
20:41:02
D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v,1713444852,verilog,,,,tb_tt_um_UART,,,,,,,,
D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1713448880,verilog,,D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v,,clk_wiz_0,,,../../../../reciver.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1713448880,verilog,,D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../reciver.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v,1713449487,verilog,,D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v,,ClockDivider;receiver;tt_um_UART,,,../../../../reciver.srcs/sources_1/ip/clk_wiz_0,,,,,
