Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 18 13:47:01 2019
| Host         : DESKTOP-U87UM32 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.306        0.000                      0                   84        0.223        0.000                      0                   84        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.306        0.000                      0                   84        0.223        0.000                      0                   84        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 2.181ns (45.931%)  route 2.567ns (54.069%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.571 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.571    u1/count_reg[16]_i_1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.894 r  u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.894    u1/count_reg[20]_i_1_n_6
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511    14.852    u1/CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.109    15.200    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.097ns (44.957%)  route 2.567ns (55.043%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.571 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.571    u1/count_reg[16]_i_1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.810 r  u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.810    u1/count_reg[20]_i_1_n_5
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511    14.852    u1/CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.109    15.200    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.077ns (44.720%)  route 2.567ns (55.280%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.571 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.571    u1/count_reg[16]_i_1_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.790 r  u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.790    u1/count_reg[20]_i_1_n_7
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.511    14.852    u1/CLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  u1/count_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.109    15.200    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 2.064ns (44.565%)  route 2.567ns (55.435%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.777 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.777    u1/count_reg[16]_i_1_n_6
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.510    14.851    u1/CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    15.199    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 2.056ns (44.469%)  route 2.567ns (55.531%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.769 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.769    u1/count_reg[16]_i_1_n_4
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.510    14.851    u1/CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    15.199    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.980ns (43.541%)  route 2.567ns (56.459%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.693 r  u1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.693    u1/count_reg[16]_i_1_n_5
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.510    14.851    u1/CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[18]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    15.199    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.960ns (43.292%)  route 2.567ns (56.708%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.454 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.454    u1/count_reg[12]_i_1_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.673 r  u1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.673    u1/count_reg[16]_i_1_n_7
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.510    14.851    u1/CLK_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  u1/count_reg[16]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    15.199    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.947ns (43.128%)  route 2.567ns (56.872%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.660 r  u1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.660    u1/count_reg[12]_i_1_n_6
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    u1/CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)        0.109    15.197    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.939ns (43.027%)  route 2.567ns (56.973%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.652 r  u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.652    u1/count_reg[12]_i_1_n_4
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    u1/CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)        0.109    15.197    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.863ns (42.050%)  route 2.567ns (57.950%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.624     5.145    u1/CLK_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.339    u1/count_reg[7]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.463 r  u1/edge_count[7]_i_7/O
                         net (fo=1, routed)           0.402     6.866    u1/edge_count[7]_i_7_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  u1/edge_count[7]_i_5/O
                         net (fo=1, routed)           0.402     7.392    u1/edge_count[7]_i_5_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.516 f  u1/edge_count[7]_i_4/O
                         net (fo=40, routed)          1.087     8.603    u1/edge_count[7]_i_1_n_0
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.727 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.727    u1/count[0]_i_3_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.103 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.103    u1/count_reg[0]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.220 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.220    u1/count_reg[4]_i_1_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.337 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    u1/count_reg[8]_i_1_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.576 r  u1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.576    u1/count_reg[12]_i_1_n_5
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.508    14.849    u1/CLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  u1/count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)        0.109    15.197    u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1/edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/freq_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.038%)  route 0.123ns (48.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    u1/CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  u1/edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u1/edge_count_reg[7]/Q
                         net (fo=2, routed)           0.123     1.719    u1/edge_count[7]
    SLICE_X59Y30         FDRE                                         r  u1/freq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.854     1.981    u1/CLK_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  u1/freq_reg[11]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.013     1.496    u1/freq_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u1/edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/freq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.622%)  route 0.175ns (55.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    u1/CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  u1/edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u1/edge_count_reg[2]/Q
                         net (fo=2, routed)           0.175     1.784    u1/edge_count[2]
    SLICE_X59Y31         FDRE                                         r  u1/freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     1.982    u1/CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  u1/freq_reg[6]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.070     1.554    u1/freq_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u1/edge_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/freq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.934%)  route 0.187ns (57.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.585     1.468    u1/CLK_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  u1/edge_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u1/edge_count_reg[3]/Q
                         net (fo=2, routed)           0.187     1.797    u1/edge_count[3]
    SLICE_X59Y31         FDRE                                         r  u1/freq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.855     1.982    u1/CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  u1/freq_reg[7]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.066     1.550    u1/freq_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.478    u3/CLK_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    u3/refresh_counter_reg_n_0_[11]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u3/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    u3/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     1.993    u3/CLK_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    u3/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.478    u3/CLK_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    u3/refresh_counter_reg_n_0_[15]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  u3/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    u3/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     1.993    u3/CLK_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    u3/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    u3/CLK_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  u3/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u3/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    u3/refresh_counter_reg_n_0_[3]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u3/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    u3/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  u3/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     1.992    u3/CLK_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  u3/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.582    u3/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.477    u3/CLK_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  u3/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u3/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    u3/refresh_counter_reg_n_0_[7]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  u3/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    u3/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  u3/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     1.992    u3/CLK_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  u3/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.582    u3/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.478    u3/CLK_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.724    u3/refresh_counter_reg_n_0_[12]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  u3/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    u3/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     1.993    u3/CLK_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  u3/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    u3/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.478    u3/CLK_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  u3/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.724    u3/refresh_counter_reg_n_0_[16]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  u3/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    u3/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  u3/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     1.993    u3/CLK_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  u3/refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    u3/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u3/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.478    u3/CLK_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u3/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    u3/refresh_counter_reg_n_0_[8]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  u3/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    u3/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     1.993    u3/CLK_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  u3/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.583    u3/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   u1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   u1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   u1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   u1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   u1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   u1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   u1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   u1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   u1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   u1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   u1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   u1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   u1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   u1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   u1/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   u1/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   u1/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   u1/edge_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   u1/edge_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   u1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   u1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   u1/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   u1/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   u1/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   u1/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   u1/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   u3/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   u3/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   u3/refresh_counter_reg[12]/C



