if { [llength $argv] eq 5 } {
	puts "The Synthesis.tcl script requires two arguments."
	puts "For example, vivado_hls -f synthesis.tcl <top name> <source file name>.cpp"
	puts "Please try again."
	set instance_name ""
	set file_name ""
	exit
} else {
	set instance_name [lindex $argv 2]
	set file_name [lindex $argv 3]
}

## -- Create project
open_project $instance_name

## -- Set top level
set_top $instance_name

## -- Add file
add_files ${PROJECT_SOURCE_DIR}/code-gen/src/$file_name -cflags "-std=c++11 -Wno-narrowing -I${PROJECT_SOURCE_DIR}/code-gen/include"

## -- Add Testbench files
add_files -tb ${PROJECT_SOURCE_DIR}/code-gen/src-tb/tb_$file_name -cflags "-std=c++11 -Wno-narrowing -I${PROJECT_SOURCE_DIR}/code-gen/include"
add_files -tb ${PROJECT_SOURCE_DIR}/output/fifo-traces

## -- Create solution
open_solution -reset solution

## -- Define Xilinx FPGA
set_part ${FPGA_NAME}

## -- Configure Interface
config_interface -clock_enable=0 -expose_global=0 -m_axi_addr64 -m_axi_offset off -register_io off -trim_dangling_port=0

## -- Define clock period
create_clock -period ${HLS_CLOCK_PERIOD} -name default

## -- Clock uncertainty
set_clock_uncertainty 12.5%

## -- Config RTL
config_rtl -reset_level low

## -- Config compile
config_compile -name_max_length 512 -no_signed_zeros=0 -pipeline_loops 256 -unsafe_math_optimizations=0

## -- Run synthesis
csynth_design

exit
## EOF