Classic Timing Analyzer report for datapath
Wed May 11 17:20:11 2022
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                                           ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 32.195 ns                        ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[1]              ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 40.11 MHz ( period = 24.932 ns ) ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; fsmctrl:U0|cnt1[15]                                                                                                                            ; fsmctrl:U0|ctick    ; clk        ; clk      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                                                ;                     ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                           ; To                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.932 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.125 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.28 MHz ( period = 24.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.258 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.246 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[0]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.281 ns               ;
; N/A                                     ; 43.11 MHz ( period = 23.196 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 10.810 ns               ;
; N/A                                     ; 43.49 MHz ( period = 22.996 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 11.153 ns               ;
; N/A                                     ; 44.05 MHz ( period = 22.704 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 11.123 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.35 MHz ( period = 22.548 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 44.50 MHz ( period = 22.472 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.006 ns               ;
; N/A                                     ; 44.54 MHz ( period = 22.454 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 44.59 MHz ( period = 22.428 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 10.985 ns               ;
; N/A                                     ; 44.64 MHz ( period = 22.402 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 44.95 MHz ( period = 22.246 ns )                    ; fsmctrl:U0|vmcode[11]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 10.334 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 45.01 MHz ( period = 22.216 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 10.878 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|r5[3]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.657 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.640 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.620 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.022 ns               ;
; N/A                                     ; 46.26 MHz ( period = 21.618 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 10.580 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.36 MHz ( period = 21.570 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.408 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[5]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 46.70 MHz ( period = 21.412 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 46.72 MHz ( period = 21.406 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.473 ns               ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; fsmctrl:U0|vmcode[18]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.808 ns                ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|r5[1]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.285 ns               ;
; N/A                                     ; 47.34 MHz ( period = 21.122 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.332 ns               ;
; N/A                                     ; 47.43 MHz ( period = 21.082 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.311 ns               ;
; N/A                                     ; 47.48 MHz ( period = 21.060 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.301 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.040 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.56 MHz ( period = 21.024 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.283 ns               ;
; N/A                                     ; 47.66 MHz ( period = 20.982 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 47.70 MHz ( period = 20.964 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.253 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.944 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.130 ns               ;
; N/A                                     ; 47.81 MHz ( period = 20.918 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 10.230 ns               ;
; N/A                                     ; 47.91 MHz ( period = 20.872 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.206 ns               ;
; N/A                                     ; 47.93 MHz ( period = 20.864 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.202 ns               ;
; N/A                                     ; 47.94 MHz ( period = 20.858 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 47.99 MHz ( period = 20.838 ns )                    ; fsmctrl:U0|vmcode[11]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 48.04 MHz ( period = 20.816 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.179 ns               ;
; N/A                                     ; 48.11 MHz ( period = 20.784 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.149 ns               ;
; N/A                                     ; 48.25 MHz ( period = 20.724 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.133 ns               ;
; N/A                                     ; 48.34 MHz ( period = 20.688 ns )                    ; fsmctrl:U0|vmcode[18]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.530 ns                ;
; N/A                                     ; 48.39 MHz ( period = 20.664 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.103 ns               ;
; N/A                                     ; 48.48 MHz ( period = 20.628 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.085 ns               ;
; N/A                                     ; 48.50 MHz ( period = 20.618 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.079 ns               ;
; N/A                                     ; 48.53 MHz ( period = 20.604 ns )                    ; exp_r_alu:U3|dr2[6]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 10.072 ns               ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 10.060 ns               ;
; N/A                                     ; 48.64 MHz ( period = 20.558 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 10.050 ns               ;
; N/A                                     ; 48.72 MHz ( period = 20.526 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 10.034 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                ;                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                              ;
+------------------------------------------+---------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; fsmctrl:U0|cnt1[15] ; fsmctrl:U0|ctick ; clk        ; clk      ; None                       ; None                       ; 0.769 ns                 ;
+------------------------------------------+---------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                           ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 32.195 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.979 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.954 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.949 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.856 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.824 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.738 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.708 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.640 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.610 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.583 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.509 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.508 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.485 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.406 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.392 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.303 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.293 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.292 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.278 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.263 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.262 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.258 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.219 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.176 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.165 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.153 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.146 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.138 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.138 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.137 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.069 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.067 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.062 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.037 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.026 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.021 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.017 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.016 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.978 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.964 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.939 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.919 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.912 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.897 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.880 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.853 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.823 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.814 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.799 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.785 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.775 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.754 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.738 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.720 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.719 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.698 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.687 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.677 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.617 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.616 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.603 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.592 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.591 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.572 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.571 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.533 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.532 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.513 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.500 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.497 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.475 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.475 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.467 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.466 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.459 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.455 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.452 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.451 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.416 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.415 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.399 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.350 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.340 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.339 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.335 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.330 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.329 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.280 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.234 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.223 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.218 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.213 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.180 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.177 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.152 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.136 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.132 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.120 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.093 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.068 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.067 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.052 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.051 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.027 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.012 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.951 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.939 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.935 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.900 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.890 ns  ; fsmctrl:U0|vmcode[11]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.841 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 29.789 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.788 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 29.773 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.772 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 29.672 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.656 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.628 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.612 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.494 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.493 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 29.377 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.349 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.333 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.135 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.054 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 28.903 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.876 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 28.814 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.644 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.600 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 28.555 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.458 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.453 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.359 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.349 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.261 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 28.199 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 28.194 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.090 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 28.018 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.914 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.913 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.883 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.797 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.759 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.642 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.544 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.495 ns  ; fsmctrl:U0|vmcode[17]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 27.474 ns  ; fsmctrl:U0|vmcode[19]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 27.254 ns  ; fsmctrl:U0|vmcode[17]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.197 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.196 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 27.156 ns  ; fsmctrl:U0|vmcode[17]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[5] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 11 17:20:11 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[7]~53"
    Warning: Node "exp_r_alu:U3|bus_reg~58"
    Warning: Node "exp_r_alu:U3|bus_reg~59"
    Warning: Node "exp_r_alu:U3|bus_reg~60"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[6]~49"
    Warning: Node "exp_r_alu:U3|bus_reg~49"
    Warning: Node "exp_r_alu:U3|bus_reg~50"
    Warning: Node "exp_r_alu:U3|bus_reg~51"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[5]~45"
    Warning: Node "exp_r_alu:U3|bus_reg~39"
    Warning: Node "exp_r_alu:U3|bus_reg~40"
    Warning: Node "exp_r_alu:U3|bus_reg~41"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[1]~47"
    Warning: Node "exp_r_alu:U3|bus_reg~44"
    Warning: Node "exp_r_alu:U3|bus_reg~45"
    Warning: Node "exp_r_alu:U3|bus_reg~46"
Warning: Found combinational loop of 3 nodes
    Warning: Node "exp_r_alu:U3|d[0]~43"
    Warning: Node "exp_r_alu:U3|bus_reg~35"
    Warning: Node "exp_r_alu:U3|bus_reg~36"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[2]~51"
    Warning: Node "exp_r_alu:U3|bus_reg~54"
    Warning: Node "exp_r_alu:U3|bus_reg~55"
    Warning: Node "exp_r_alu:U3|d[2]~57"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[3]~55"
    Warning: Node "exp_r_alu:U3|bus_reg~63"
    Warning: Node "exp_r_alu:U3|bus_reg~64"
    Warning: Node "exp_r_alu:U3|bus_reg~65"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[4]~41"
    Warning: Node "exp_r_alu:U3|bus_reg~31"
    Warning: Node "exp_r_alu:U3|bus_reg~32"
    Warning: Node "exp_r_alu:U3|d[4]~56"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "fsmctrl:U0|clk_fresh" as buffer
    Info: Detected ripple clock "fsmctrl:U0|clk_state" as buffer
    Info: Detected ripple clock "fsmctrl:U0|ctick" as buffer
Info: Clock "clk" has Internal fmax of 40.11 MHz between source memory "lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg" and destination register "exp_r_alu:U3|dr1[3]" (period= 24.932 ns)
    Info: + Longest memory to register delay is 12.124 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y10; Fanout = 1; MEM Node = 'lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3]'
        Info: 3: + IC(1.429 ns) + CELL(0.206 ns) = 5.396 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'exp_r_alu:U3|d[3]~54'
        Info: 4: + IC(0.000 ns) + CELL(5.153 ns) = 10.549 ns; Loc. = LCCOMB_X25_Y9_N2; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|bus_reg~65'
            Info: Loc. = LCCOMB_X25_Y9_N4; Node "exp_r_alu:U3|d[3]~55"
            Info: Loc. = LCCOMB_X25_Y9_N2; Node "exp_r_alu:U3|bus_reg~65"
            Info: Loc. = LCCOMB_X24_Y8_N6; Node "exp_r_alu:U3|bus_reg~64"
            Info: Loc. = LCCOMB_X24_Y6_N26; Node "exp_r_alu:U3|bus_reg~63"
        Info: 5: + IC(1.115 ns) + CELL(0.460 ns) = 12.124 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 9; REG Node = 'exp_r_alu:U3|dr1[3]'
        Info: Total cell delay = 9.580 ns ( 79.02 % )
        Info: Total interconnect delay = 2.544 ns ( 20.98 % )
    Info: - Smallest clock skew is -0.122 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.906 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.925 ns) + CELL(0.970 ns) = 3.995 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
            Info: 3: + IC(3.417 ns) + CELL(0.000 ns) = 7.412 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'fsmctrl:U0|ctick~clkctrl'
            Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 8.906 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 9; REG Node = 'exp_r_alu:U3|dr1[3]'
            Info: Total cell delay = 2.736 ns ( 30.72 % )
            Info: Total interconnect delay = 6.170 ns ( 69.28 % )
        Info: - Longest clock path from clock "clk" to source memory is 9.028 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.925 ns) + CELL(0.970 ns) = 3.995 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
            Info: 3: + IC(3.417 ns) + CELL(0.000 ns) = 7.412 ns; Loc. = CLKCTRL_G0; Fanout = 70; COMB Node = 'fsmctrl:U0|ctick~clkctrl'
            Info: 4: + IC(0.781 ns) + CELL(0.835 ns) = 9.028 ns; Loc. = M4K_X23_Y10; Fanout = 8; MEM Node = 'lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 2.905 ns ( 32.18 % )
            Info: Total interconnect delay = 6.123 ns ( 67.82 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "fsmctrl:U0|cnt1[15]" and destination pin or register "fsmctrl:U0|ctick" for clock "clk" (Hold time is 186 ps)
    Info: + Largest clock skew is 0.953 ns
        Info: + Longest clock path from clock "clk" to destination register is 3.691 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.925 ns) + CELL(0.666 ns) = 3.691 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
            Info: Total cell delay = 1.766 ns ( 47.85 % )
            Info: Total interconnect delay = 1.925 ns ( 52.15 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.738 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 3; REG Node = 'fsmctrl:U0|cnt1[15]'
            Info: Total cell delay = 1.766 ns ( 64.50 % )
            Info: Total interconnect delay = 0.972 ns ( 35.50 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N19; Fanout = 3; REG Node = 'fsmctrl:U0|cnt1[15]'
        Info: 2: + IC(0.455 ns) + CELL(0.206 ns) = 0.661 ns; Loc. = LCCOMB_X27_Y7_N0; Fanout = 1; COMB Node = 'fsmctrl:U0|ctick~4'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.769 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
        Info: Total cell delay = 0.314 ns ( 40.83 % )
        Info: Total interconnect delay = 0.455 ns ( 59.17 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "clk" to destination pin "seg[1]" through register "fsmctrl:U0|vmcode[8]" is 32.195 ns
    Info: + Longest clock path from clock "clk" to source register is 9.465 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.925 ns) + CELL(0.970 ns) = 3.995 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
        Info: 3: + IC(1.437 ns) + CELL(0.970 ns) = 6.402 ns; Loc. = LCFF_X25_Y6_N15; Fanout = 2; REG Node = 'fsmctrl:U0|clk_state'
        Info: 4: + IC(1.566 ns) + CELL(0.000 ns) = 7.968 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'fsmctrl:U0|clk_state~clkctrl'
        Info: 5: + IC(0.831 ns) + CELL(0.666 ns) = 9.465 ns; Loc. = LCFF_X25_Y6_N21; Fanout = 10; REG Node = 'fsmctrl:U0|vmcode[8]'
        Info: Total cell delay = 3.706 ns ( 39.15 % )
        Info: Total interconnect delay = 5.759 ns ( 60.85 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 22.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N21; Fanout = 10; REG Node = 'fsmctrl:U0|vmcode[8]'
        Info: 2: + IC(2.004 ns) + CELL(0.650 ns) = 2.654 ns; Loc. = LCCOMB_X26_Y7_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~52'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 3.225 ns; Loc. = LCCOMB_X26_Y7_N8; Fanout = 3; COMB Node = 'exp_r_alu:U3|bus_reg~53'
        Info: 4: + IC(0.000 ns) + CELL(6.216 ns) = 9.441 ns; Loc. = LCCOMB_X26_Y10_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|d[2]~51'
            Info: Loc. = LCCOMB_X26_Y10_N30; Node "exp_r_alu:U3|bus_reg~54"
            Info: Loc. = LCCOMB_X26_Y10_N24; Node "exp_r_alu:U3|d[2]~51"
            Info: Loc. = LCCOMB_X26_Y10_N14; Node "exp_r_alu:U3|d[2]~57"
            Info: Loc. = LCCOMB_X24_Y6_N0; Node "exp_r_alu:U3|bus_reg~55"
        Info: 5: + IC(1.501 ns) + CELL(0.624 ns) = 11.566 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'display:U4|Mux16~0'
        Info: 6: + IC(0.705 ns) + CELL(0.651 ns) = 12.922 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'display:U4|Mux16~1'
        Info: 7: + IC(1.499 ns) + CELL(0.651 ns) = 15.072 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 7; COMB Node = 'display:U4|Mux16~2'
        Info: 8: + IC(0.410 ns) + CELL(0.624 ns) = 16.106 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 1; COMB Node = 'display:U4|Mux14~0'
        Info: 9: + IC(3.084 ns) + CELL(3.236 ns) = 22.426 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg[1]'
        Info: Total cell delay = 12.858 ns ( 57.34 % )
        Info: Total interconnect delay = 9.568 ns ( 42.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Wed May 11 17:20:11 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


