-o "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile" -lc "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/library.cfg" -fl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/projlib.cfg" -pli "D:/FPGA/Aldec/Active-HDL/bin/systf.dll" -epr "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile/SPI_testbench.epr" -O2 -sve -msg 5 -sv2k12 -work SPI_TestBench "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/RegMap.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/SPI.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/MainController.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top_tb.v" 