Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 23 02:58:05 2023
| Host         : ACHERON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            5 |
|     10 |            3 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             358 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             582 |           89 |
| Yes          | No                    | No                     |             654 |          131 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             386 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |           Enable Signal           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+
| ~clk6p25m_reg_n_0_BUFG                              |                                   |                                                      |                1 |              2 |
|  clock_IBUF_BUFG                                    | dp_i_1__0_n_0                     |                                                      |                1 |              2 |
|  clock_IBUF_BUFG                                    | JB4_i_1_n_0                       |                                                      |                1 |              4 |
|  naz/naz_seg_display/my_1KHz_clk/an_selector_reg[0] |                                   |                                                      |                2 |              8 |
|  clock_IBUF_BUFG                                    | arty/seg3[3]_i_1_n_0              |                                                      |                2 |              8 |
|  clock_IBUF_BUFG                                    | arty/seg1[3]_i_1_n_0              |                                                      |                2 |              8 |
|  clock_IBUF_BUFG                                    |                                   | oled/oled_data_reg[5]_0                              |                2 |              8 |
|  clock_IBUF_BUFG                                    | arty/seg2[3]_i_1_n_0              |                                                      |                1 |              8 |
|  clock_IBUF_BUFG                                    | menuState                         | menuState[4]_i_1_n_0                                 |                2 |             10 |
|  clock_IBUF_BUFG                                    |                                   | oled/oled_data_reg[11]_14                            |                5 |             10 |
|  clock_IBUF_BUFG                                    |                                   | oled/oled_data_reg[0]_0                              |                3 |             10 |
|  clock_IBUF_BUFG                                    | arty/ballY                        | arty/ballRespawnTimer[26]_i_1_n_0                    |                4 |             12 |
|  clock_IBUF_BUFG                                    | arty_enable                       | arty/seg[6]_i_1__1_n_0                               |                5 |             14 |
|  clock_IBUF_BUFG                                    | arty/ballX[6]_i_1_n_0             |                                                      |                5 |             14 |
|  naz/naz_ld_display/my_20KHz_clk/led_reg[0]         |                                   |                                                      |                3 |             18 |
|  clock_IBUF_BUFG                                    | arty_enable                       | arty/railCounter                                     |                6 |             18 |
|  naz/naz_seg_display/my_20KHz_clk/CLK               | naz/naz_seg_display/an0           |                                                      |                4 |             20 |
|  clock_IBUF_BUFG                                    | arty/spriteOffsetX                |                                                      |                5 |             20 |
|  clock_IBUF_BUFG                                    | p_3_out[9]                        |                                                      |                4 |             20 |
|  clock_IBUF_BUFG                                    | arty_enable                       | arty/charge[9]_i_1_n_0                               |                7 |             20 |
|  clock_IBUF_BUFG                                    | arty/timeBetweenShots[11]_i_2_n_0 | arty/timeBetweenShots[11]_i_1_n_0                    |                3 |             22 |
| ~my_audio_input/CLK                                 |                                   |                                                      |                2 |             24 |
|  my_20KHz_clk/clk20K                                |                                   |                                                      |                2 |             24 |
|  my_clk                                             |                                   | naz/count[11]_i_1_n_0                                |                4 |             24 |
|  clock_IBUF_BUFG                                    |                                   | my_20KHz_clk/clk20K                                  |                3 |             24 |
|  my_clk                                             | naz/peak_intensity0               | naz/peak_intensity[11]_i_1_n_0                       |                3 |             24 |
|  clock_IBUF_BUFG                                    | seg_active[11]_i_1_n_0            |                                                      |                9 |             32 |
|  clock_IBUF_BUFG                                    | arty/ballY                        | arty/railTemporaryCounter                            |                5 |             34 |
|  clock_IBUF_BUFG                                    | p_3_out[15]                       |                                                      |                6 |             34 |
| ~clk6p25m_reg_n_0_BUFG                              |                                   | oled/frame_counter[16]_i_1_n_0                       |                5 |             34 |
|  clock_IBUF_BUFG                                    | arty/railCounter                  | arty/chargeTimer[18]_i_1_n_0                         |                5 |             36 |
|  my_clk                                             |                                   |                                                      |                6 |             38 |
| ~clk6p25m_reg_n_0_BUFG                              | oled/delay[0]_i_1_n_0             |                                                      |                5 |             40 |
|  clock_IBUF_BUFG                                    | arty/moveRightCount               | arty/moveRightCount[21]_i_1_n_0                      |                8 |             44 |
|  clock_IBUF_BUFG                                    | arty/hitTime                      | arty/railCounter                                     |                6 |             44 |
|  clock_IBUF_BUFG                                    | arty/moveLeftCount                |                                                      |                9 |             44 |
|  clock_IBUF_BUFG                                    | arty/railFR                       |                                                      |               10 |             44 |
|  clock_IBUF_BUFG                                    | arty/railR[7]_i_1_n_0             |                                                      |                8 |             48 |
|  clock_IBUF_BUFG                                    | arty_enable                       | arty/ballRespawnTimer[26]_i_1_n_0                    |               12 |             54 |
|  clock_IBUF_BUFG                                    | arty_enable                       | arty/ballSpeedCounter[26]_i_1_n_0                    |               12 |             54 |
|  clock_IBUF_BUFG                                    |                                   | clk6p25m                                             |                8 |             62 |
|  clock_IBUF_BUFG                                    |                                   | naz/naz_ld_display/my_20KHz_clk/count[0]_i_1__3_n_0  |                8 |             64 |
|  clock_IBUF_BUFG                                    |                                   | my_20KHz_clk/clear                                   |                8 |             64 |
|  clock_IBUF_BUFG                                    |                                   | naz/naz_seg_display/my_1KHz_clk/count[0]_i_1__2_n_0  |                8 |             64 |
|  clock_IBUF_BUFG                                    |                                   | naz/my_20KHz_clk/clear                               |                8 |             64 |
|  clock_IBUF_BUFG                                    |                                   | naz/naz_seg_display/my_20KHz_clk/count[0]_i_1__4_n_0 |                8 |             64 |
| ~clk6p25m_reg_n_0_BUFG                              | oled/state                        |                                                      |               10 |             64 |
| ~clk6p25m_reg_n_0_BUFG                              |                                   | oled/spi_word[39]_i_1_n_0                            |               19 |             90 |
|  clock_IBUF_BUFG                                    | arty_enable                       |                                                      |               28 |            116 |
|  clock_IBUF_BUFG                                    | pressedL[31]_i_1_n_0              |                                                      |               21 |            128 |
|  clock_IBUF_BUFG                                    |                                   |                                                      |               75 |            244 |
+-----------------------------------------------------+-----------------------------------+------------------------------------------------------+------------------+----------------+


