{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746606210421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746606210422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 10:23:30 2025 " "Processing started: Wed May  7 10:23:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746606210422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746606210422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_MASTER_ALL -c I2C_MASTER_ALL " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_MASTER_ALL -c I2C_MASTER_ALL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746606210422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746606210704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746606210704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_ALL-RTL " "Found design unit 1: I2C_MASTER_ALL-RTL" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216574 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_ALL " "Found entity 1: I2C_MASTER_ALL" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746606216574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_MASTER_ALL " "Elaborating entity \"I2C_MASTER_ALL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746606216597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER-RTL " "Found design unit 1: I2C_MASTER-RTL" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216614 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER " "Found entity 1: I2C_MASTER" {  } { { "i2c_master.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746606216614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER I2C_MASTER:c_i2c_master " "Elaborating entity \"I2C_MASTER\" for hierarchy \"I2C_MASTER:c_i2c_master\"" {  } { { "I2C_MASTER_ALL.vhd" "c_i2c_master" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746606216615 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stop_internal i2c_master.vhd(39) " "VHDL Signal Declaration warning at i2c_master.vhd(39): used implicit default value for signal \"stop_internal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "i2c_master.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746606216616 "|I2C_MASTER_ALL|I2C_MASTER:c_i2c_master"}
{ "Warning" "WSGN_SEARCH_FILE" "dff_synk.vhd 2 1 " "Using design file dff_synk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_synk-comp " "Found design unit 1: dff_synk-comp" {  } { { "dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/dff_synk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216626 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_synk " "Found entity 1: dff_synk" {  } { { "dff_synk.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/dff_synk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746606216626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_synk I2C_MASTER:c_i2c_master\|dff_synk:c_dff_synk " "Elaborating entity \"dff_synk\" for hierarchy \"I2C_MASTER:c_i2c_master\|dff_synk:c_dff_synk\"" {  } { { "i2c_master.vhd" "c_dff_synk" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746606216626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master_reg.vhd 2 1 " "Using design file i2c_master_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_MASTER_REG-RTL " "Found design unit 1: I2C_MASTER_REG-RTL" {  } { { "i2c_master_reg.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master_reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216636 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_REG " "Found entity 1: I2C_MASTER_REG" {  } { { "i2c_master_reg.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746606216636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1746606216636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_REG I2C_MASTER_REG:c_i2c_master_reg " "Elaborating entity \"I2C_MASTER_REG\" for hierarchy \"I2C_MASTER_REG:c_i2c_master_reg\"" {  } { { "I2C_MASTER_ALL.vhd" "c_i2c_master_reg" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746606216638 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "baud_standard_mode i2c_master_reg.vhd(58) " "VHDL Signal Declaration warning at i2c_master_reg.vhd(58): used explicit default value for signal \"baud_standard_mode\" because signal was never assigned a value" {  } { { "i2c_master_reg.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master_reg.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1746606216655 "|I2C_MASTER_ALL|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "baud_fast_mode i2c_master_reg.vhd(59) " "VHDL Signal Declaration warning at i2c_master_reg.vhd(59): used explicit default value for signal \"baud_fast_mode\" because signal was never assigned a value" {  } { { "i2c_master_reg.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/i2c_master_reg.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1746606216655 "|I2C_MASTER_ALL|I2C_MASTER_REG:c_i2c_master_reg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Pin \"readdata\[18\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Pin \"readdata\[19\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Pin \"readdata\[20\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Pin \"readdata\[21\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Pin \"readdata\[22\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Pin \"readdata\[23\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Pin \"readdata\[24\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Pin \"readdata\[25\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Pin \"readdata\[26\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Pin \"readdata\[27\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Pin \"readdata\[28\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Pin \"readdata\[29\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Pin \"readdata\[30\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Pin \"readdata\[31\]\" is stuck at GND" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746606217862 "|I2C_MASTER_ALL|readdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746606217862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746606217936 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746606219056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746606219215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746606219215 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "No output dependent on input pin \"writedata\[10\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "No output dependent on input pin \"writedata\[11\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "No output dependent on input pin \"writedata\[12\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "No output dependent on input pin \"writedata\[13\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "No output dependent on input pin \"writedata\[14\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "No output dependent on input pin \"writedata\[15\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "No output dependent on input pin \"writedata\[16\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "No output dependent on input pin \"writedata\[17\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "No output dependent on input pin \"writedata\[18\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "No output dependent on input pin \"writedata\[19\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "No output dependent on input pin \"writedata\[20\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "No output dependent on input pin \"writedata\[21\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "No output dependent on input pin \"writedata\[22\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "No output dependent on input pin \"writedata\[23\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "No output dependent on input pin \"writedata\[24\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "No output dependent on input pin \"writedata\[25\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "No output dependent on input pin \"writedata\[26\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "No output dependent on input pin \"writedata\[27\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "No output dependent on input pin \"writedata\[28\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "No output dependent on input pin \"writedata\[29\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "No output dependent on input pin \"writedata\[30\]\"" {  } { { "I2C_MASTER_ALL.vhd" "" { Text "C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MASTER_ALL/I2C_MASTER_ALL.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746606219301 "|I2C_MASTER_ALL|writedata[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746606219301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1075 " "Implemented 1075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746606219302 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746606219302 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1746606219302 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1001 " "Implemented 1001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746606219302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746606219302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746606219324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  7 10:23:39 2025 " "Processing ended: Wed May  7 10:23:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746606219324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746606219324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746606219324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746606219324 ""}
