# TCL File Generated by Component Editor 13.1
# Mon Jun 01 13:45:34 EDT 2015
# DO NOT MODIFY


# 
# cfpu "CFPU" v1.0
#  2015.06.01.13:45:34
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module cfpu
# 
set_module_property DESCRIPTION ""
set_module_property NAME cfpu
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME CFPU
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL cfpu
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file cfpu.v VERILOG PATH ../../src/cfpu.v TOP_LEVEL_FILE
add_fileset_file comp_registers.v VERILOG PATH ../../src/comp_registers.v
add_fileset_file comparator.v VERILOG PATH ../../src/comparator.v
add_fileset_file csr_registers.v VERILOG PATH ../../src/csr_registers.v
add_fileset_file fprint_registers.v VERILOG PATH ../../src/fprint_registers.v
add_fileset_file oflow_registers.v VERILOG PATH ../../src/oflow_registers.v
add_fileset_file fifo.v VERILOG PATH ../../src/fifo.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL cfpu
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file cfpu.v VERILOG PATH ../../src/cfpu.v
add_fileset_file comp_registers.v VERILOG PATH ../../src/comp_registers.v
add_fileset_file comparator.v VERILOG PATH ../../src/comparator.v
add_fileset_file csr_registers.v VERILOG PATH ../../src/csr_registers.v
add_fileset_file fprint_registers.v VERILOG PATH ../../src/fprint_registers.v
add_fileset_file oflow_registers.v VERILOG PATH ../../src/oflow_registers.v
add_fileset_file fifo.v VERILOG PATH ../../src/fifo.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point irq
# 
add_interface irq conduit end
set_interface_property irq associatedClock ""
set_interface_property irq associatedReset ""
set_interface_property irq ENABLED true
set_interface_property irq EXPORT_OF ""
set_interface_property irq PORT_NAME_MAP ""
set_interface_property irq CMSIS_SVD_VARIABLES ""
set_interface_property irq SVD_ADDRESS_GROUP ""

add_interface_port irq irq export Output 1


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock clock
set_interface_property csr associatedReset reset
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_address address Input 10
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_waitrequest waitrequest Output 1
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point fprint
# 
add_interface fprint avalon end
set_interface_property fprint addressUnits WORDS
set_interface_property fprint associatedClock clock
set_interface_property fprint associatedReset reset
set_interface_property fprint bitsPerSymbol 8
set_interface_property fprint burstOnBurstBoundariesOnly false
set_interface_property fprint burstcountUnits WORDS
set_interface_property fprint explicitAddressSpan 0
set_interface_property fprint holdTime 0
set_interface_property fprint linewrapBursts false
set_interface_property fprint maximumPendingReadTransactions 0
set_interface_property fprint readLatency 0
set_interface_property fprint readWaitTime 1
set_interface_property fprint setupTime 0
set_interface_property fprint timingUnits Cycles
set_interface_property fprint writeWaitTime 0
set_interface_property fprint ENABLED true
set_interface_property fprint EXPORT_OF ""
set_interface_property fprint PORT_NAME_MAP ""
set_interface_property fprint CMSIS_SVD_VARIABLES ""
set_interface_property fprint SVD_ADDRESS_GROUP ""

add_interface_port fprint fprint_address address Input 10
add_interface_port fprint fprint_write write Input 1
add_interface_port fprint fprint_writedata writedata Input 32
add_interface_port fprint fprint_waitrequest waitrequest Output 1
set_interface_assignment fprint embeddedsw.configuration.isFlash 0
set_interface_assignment fprint embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment fprint embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment fprint embeddedsw.configuration.isPrintableDevice 0


# 
# connection point oflow
# 
add_interface oflow avalon start
set_interface_property oflow addressUnits SYMBOLS
set_interface_property oflow associatedClock clock
set_interface_property oflow associatedReset reset
set_interface_property oflow bitsPerSymbol 8
set_interface_property oflow burstOnBurstBoundariesOnly false
set_interface_property oflow burstcountUnits WORDS
set_interface_property oflow doStreamReads false
set_interface_property oflow doStreamWrites false
set_interface_property oflow holdTime 0
set_interface_property oflow linewrapBursts false
set_interface_property oflow maximumPendingReadTransactions 0
set_interface_property oflow readLatency 0
set_interface_property oflow readWaitTime 1
set_interface_property oflow setupTime 0
set_interface_property oflow timingUnits Cycles
set_interface_property oflow writeWaitTime 0
set_interface_property oflow ENABLED true
set_interface_property oflow EXPORT_OF ""
set_interface_property oflow PORT_NAME_MAP ""
set_interface_property oflow CMSIS_SVD_VARIABLES ""
set_interface_property oflow SVD_ADDRESS_GROUP ""

add_interface_port oflow oflow_write write Output 1
add_interface_port oflow oflow_writedata writedata Output 32
add_interface_port oflow oflow_address address Output 27
add_interface_port oflow oflow_waitrequest waitrequest Input 1

