##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
		5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (clock:R vs. clock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ADC_SAR_IntClock           | Frequency: 31.33 MHz  | Target: 1.85 MHz   | 
Clock: ADC_SAR_IntClock(routed)   | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 54.80 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: clock                      | Frequency: 43.47 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_IntClock  ADC_SAR_IntClock  541667           509746      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_IntClock  CyBUS_CLK         41666.7          31986       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_SAR_IntClock  41666.7          23426       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         41666.7          23419       N/A              N/A         N/A              N/A         N/A              N/A         
clock             clock             1e+009           999976994   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_IntClock
**********************************************
Clock: ADC_SAR_IntClock
Frequency: 31.33 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 509746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10  10378  28411  509746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.80 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 23419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell1            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout             drqcell1      9000   9000  23419  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2  macrocell74   5738  14738  23419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 43.47 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17916
-------------------------------------   ----- 
End-of-path arrival time (ps)           17916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2926   8206  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  17916  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  17916  999976994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ADC_SAR_IntClock:R vs. ADC_SAR_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 509746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10  10378  28411  509746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1


5.2::Critical Path Report for (ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 31986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_925/q                              macrocell1    1250   1250  31986  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1  macrocell74   4920   6170  31986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1


5.3::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17916
-------------------------------------   ----- 
End-of-path arrival time (ps)           17916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2926   8206  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  17916  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  17916  999976994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_IntClock:R)
******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : Net_925/main_2
Capture Clock  : Net_925/clock_0
Path slack     : 23426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell1            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout  drqcell1      9000   9000  23426  RISE       1
Net_925/main_2              macrocell1    5731  14731  23426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 23419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell1            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout             drqcell1      9000   9000  23419  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2  macrocell74   5738  14738  23419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 23419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell1            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout             drqcell1      9000   9000  23419  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_2  macrocell74   5738  14738  23419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:FinalBuf\/termout
Path End       : Net_925/main_2
Capture Clock  : Net_925/clock_0
Path slack     : 23426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14731
-------------------------------------   ----- 
End-of-path arrival time (ps)           14731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:FinalBuf\/clock                                    drqcell1            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:FinalBuf\/termout  drqcell1      9000   9000  23426  RISE       1
Net_925/main_2              macrocell1    5731  14731  23426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 31986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_925/q                              macrocell1    1250   1250  31986  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_1  macrocell74   4920   6170  31986  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/q
Path End       : Net_925/main_0
Capture Clock  : Net_925/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#13 vs. ADC_SAR_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/q  macrocell74   1250   1250  34120  RISE       1
Net_925/main_0                    macrocell1    2786   4036  34120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/q
Path End       : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/q       macrocell74   1250   1250  34130  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/main_0  macrocell74   2777   4027  34130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:bus_clk_reg\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 509746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell10  10378  28411  509746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 509746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell28  10378  28411  509746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 509746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell32  10378  28411  509746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 509752p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28405
-------------------------------------   ----- 
End-of-path arrival time (ps)           28405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell46  10372  28405  509752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 509752p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28405
-------------------------------------   ----- 
End-of-path arrival time (ps)           28405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell50  10372  28405  509752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 510292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27865
-------------------------------------   ----- 
End-of-path arrival time (ps)           27865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell59   9832  27865  510292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 510292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27865
-------------------------------------   ----- 
End-of-path arrival time (ps)           27865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell68   9832  27865  510292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 510308p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27848
-------------------------------------   ----- 
End-of-path arrival time (ps)           27848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell34   9816  27848  510308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 510413p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell21   9711  27744  510413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 510413p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell43   9711  27744  510413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 510413p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27744
-------------------------------------   ----- 
End-of-path arrival time (ps)           27744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell54   9711  27744  510413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 510630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27527
-------------------------------------   ----- 
End-of-path arrival time (ps)           27527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell24   9494  27527  510630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 510631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27526
-------------------------------------   ----- 
End-of-path arrival time (ps)           27526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell13   9493  27526  510631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 510631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27526
-------------------------------------   ----- 
End-of-path arrival time (ps)           27526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell44   9493  27526  510631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 510631p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27526
-------------------------------------   ----- 
End-of-path arrival time (ps)           27526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell70   9493  27526  510631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 510652p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27505
-------------------------------------   ----- 
End-of-path arrival time (ps)           27505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell69   9472  27505  510652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 510852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27304
-------------------------------------   ----- 
End-of-path arrival time (ps)           27304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell53   9271  27304  510852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 510928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27229
-------------------------------------   ----- 
End-of-path arrival time (ps)           27229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell29   9196  27229  510928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 510933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27224
-------------------------------------   ----- 
End-of-path arrival time (ps)           27224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell11   9191  27224  510933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 510933p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27224
-------------------------------------   ----- 
End-of-path arrival time (ps)           27224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell37   9191  27224  510933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 511414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26743
-------------------------------------   ----- 
End-of-path arrival time (ps)           26743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell18   8710  26743  511414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 511414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26743
-------------------------------------   ----- 
End-of-path arrival time (ps)           26743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell27   8710  26743  511414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 511414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26743
-------------------------------------   ----- 
End-of-path arrival time (ps)           26743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell41   8710  26743  511414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 511414p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26743
-------------------------------------   ----- 
End-of-path arrival time (ps)           26743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell63   8710  26743  511414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 511418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26739
-------------------------------------   ----- 
End-of-path arrival time (ps)           26739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell12   8706  26739  511418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 511418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26739
-------------------------------------   ----- 
End-of-path arrival time (ps)           26739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell40   8706  26739  511418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 511418p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26739
-------------------------------------   ----- 
End-of-path arrival time (ps)           26739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell61   8706  26739  511418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 511689p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26467
-------------------------------------   ----- 
End-of-path arrival time (ps)           26467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell33   8435  26467  511689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 511689p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26467
-------------------------------------   ----- 
End-of-path arrival time (ps)           26467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell58   8435  26467  511689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 512106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26050
-------------------------------------   ----- 
End-of-path arrival time (ps)           26050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell14   8017  26050  512106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 512106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26050
-------------------------------------   ----- 
End-of-path arrival time (ps)           26050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell30   8017  26050  512106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 512106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26050
-------------------------------------   ----- 
End-of-path arrival time (ps)           26050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell51   8017  26050  512106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 512648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25508
-------------------------------------   ----- 
End-of-path arrival time (ps)           25508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell16   7476  25508  512648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 512648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25508
-------------------------------------   ----- 
End-of-path arrival time (ps)           25508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell19   7476  25508  512648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 512648p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25508
-------------------------------------   ----- 
End-of-path arrival time (ps)           25508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell64   7476  25508  512648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 512772p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25385
-------------------------------------   ----- 
End-of-path arrival time (ps)           25385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell22   7352  25385  512772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 512772p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25385
-------------------------------------   ----- 
End-of-path arrival time (ps)           25385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell39   7352  25385  512772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 512772p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25385
-------------------------------------   ----- 
End-of-path arrival time (ps)           25385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell55   7352  25385  512772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 512772p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25385
-------------------------------------   ----- 
End-of-path arrival time (ps)           25385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65   7352  25385  512772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 513342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24814
-------------------------------------   ----- 
End-of-path arrival time (ps)           24814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell35   6782  24814  513342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 513342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24814
-------------------------------------   ----- 
End-of-path arrival time (ps)           24814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell67   6782  24814  513342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 513342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24814
-------------------------------------   ----- 
End-of-path arrival time (ps)           24814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell71   6782  24814  513342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 513342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24814
-------------------------------------   ----- 
End-of-path arrival time (ps)           24814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell73   6782  24814  513342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 513734p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24423
-------------------------------------   ----- 
End-of-path arrival time (ps)           24423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell17   6390  24423  513734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 514164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23993
-------------------------------------   ----- 
End-of-path arrival time (ps)           23993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell45   5960  23993  514164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 514164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23993
-------------------------------------   ----- 
End-of-path arrival time (ps)           23993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell47   5960  23993  514164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 514174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23983
-------------------------------------   ----- 
End-of-path arrival time (ps)           23983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell20   5950  23983  514174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 514174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23983
-------------------------------------   ----- 
End-of-path arrival time (ps)           23983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell31   5950  23983  514174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 514174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23983
-------------------------------------   ----- 
End-of-path arrival time (ps)           23983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell49   5950  23983  514174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 514174p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23983
-------------------------------------   ----- 
End-of-path arrival time (ps)           23983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell66   5950  23983  514174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 514440p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23717
-------------------------------------   ----- 
End-of-path arrival time (ps)           23717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell36   5684  23717  514440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 514440p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23717
-------------------------------------   ----- 
End-of-path arrival time (ps)           23717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell48   5684  23717  514440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 514440p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23717
-------------------------------------   ----- 
End-of-path arrival time (ps)           23717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell57   5684  23717  514440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 514451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23705
-------------------------------------   ----- 
End-of-path arrival time (ps)           23705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell38   5672  23705  514451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 514451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23705
-------------------------------------   ----- 
End-of-path arrival time (ps)           23705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell72   5672  23705  514451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 515268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22888
-------------------------------------   ----- 
End-of-path arrival time (ps)           22888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell52   4855  22888  515268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 515268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22888
-------------------------------------   ----- 
End-of-path arrival time (ps)           22888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell56   4855  22888  515268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 515268p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22888
-------------------------------------   ----- 
End-of-path arrival time (ps)           22888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell62   4855  22888  515268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 516306p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21851
-------------------------------------   ----- 
End-of-path arrival time (ps)           21851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell15   3818  21851  516306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 516306p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21851
-------------------------------------   ----- 
End-of-path arrival time (ps)           21851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell23   3818  21851  516306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 516306p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21851
-------------------------------------   ----- 
End-of-path arrival time (ps)           21851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell42   3818  21851  516306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 516327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21830
-------------------------------------   ----- 
End-of-path arrival time (ps)           21830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell25   3797  21830  516327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 516327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21830
-------------------------------------   ----- 
End-of-path arrival time (ps)           21830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell26   3797  21830  516327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 516327p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21830
-------------------------------------   ----- 
End-of-path arrival time (ps)           21830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q              macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell3    7778   9028  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell3    3350  12378  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2305  14683  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  18033  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell60   3797  21830  516327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 523944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell46  12962  14212  523944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 523944p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell50  12962  14212  523944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 524266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell21  12641  13891  524266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 524266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell43  12641  13891  524266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 524266p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13891
-------------------------------------   ----- 
End-of-path arrival time (ps)           13891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell54  12641  13891  524266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 524491p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10  12415  13665  524491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 524491p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell28  12415  13665  524491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 524491p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell32  12415  13665  524491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 524611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13546
-------------------------------------   ----- 
End-of-path arrival time (ps)           13546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell11  12296  13546  524611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 524611p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13546
-------------------------------------   ----- 
End-of-path arrival time (ps)           13546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell37  12296  13546  524611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 524618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13538
-------------------------------------   ----- 
End-of-path arrival time (ps)           13538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell69  12288  13538  524618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 524632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13524
-------------------------------------   ----- 
End-of-path arrival time (ps)           13524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell13  12274  13524  524632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 524632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13524
-------------------------------------   ----- 
End-of-path arrival time (ps)           13524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell44  12274  13524  524632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 524632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13524
-------------------------------------   ----- 
End-of-path arrival time (ps)           13524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell70  12274  13524  524632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 524795p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13362
-------------------------------------   ----- 
End-of-path arrival time (ps)           13362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell29  12112  13362  524795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 524871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13285
-------------------------------------   ----- 
End-of-path arrival time (ps)           13285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell29  12035  13285  524871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 524902p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13255
-------------------------------------   ----- 
End-of-path arrival time (ps)           13255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell24  12005  13255  524902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 524915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell21  11991  13241  524915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 524915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell43  11991  13241  524915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 524915p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13241
-------------------------------------   ----- 
End-of-path arrival time (ps)           13241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell54  11991  13241  524915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 524995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell59  11911  13161  524995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 524995p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell68  11911  13161  524995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 524996p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13161
-------------------------------------   ----- 
End-of-path arrival time (ps)           13161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell34  11911  13161  524996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 525178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12979
-------------------------------------   ----- 
End-of-path arrival time (ps)           12979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10  11729  12979  525178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 525178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12979
-------------------------------------   ----- 
End-of-path arrival time (ps)           12979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell28  11729  12979  525178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 525178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12979
-------------------------------------   ----- 
End-of-path arrival time (ps)           12979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell32  11729  12979  525178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 525197p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12960
-------------------------------------   ----- 
End-of-path arrival time (ps)           12960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell46  11710  12960  525197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 525197p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12960
-------------------------------------   ----- 
End-of-path arrival time (ps)           12960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell50  11710  12960  525197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 525676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell12  11230  12480  525676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 525676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell40  11230  12480  525676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 525676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell61  11230  12480  525676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 525698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell33  11208  12458  525698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 525698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12458
-------------------------------------   ----- 
End-of-path arrival time (ps)           12458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell58  11208  12458  525698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 525779p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell34  11128  12378  525779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 525784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell59  11123  12373  525784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 525784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell68  11123  12373  525784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 525809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12348
-------------------------------------   ----- 
End-of-path arrival time (ps)           12348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell53  11098  12348  525809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 525812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell33  11095  12345  525812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 525812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell58  11095  12345  525812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 525940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell14  10967  12217  525940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 525940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell30  10967  12217  525940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 525940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell51  10967  12217  525940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell13  10925  12175  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell44  10925  12175  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 525981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell70  10925  12175  525981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 526228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell14  10678  11928  526228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 526228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell30  10678  11928  526228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 526228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11928
-------------------------------------   ----- 
End-of-path arrival time (ps)           11928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell51  10678  11928  526228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 526232p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell53  10674  11924  526232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 526325p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell29  10582  11832  526325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 526354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11803
-------------------------------------   ----- 
End-of-path arrival time (ps)           11803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell46  10553  11803  526354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 526354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11803
-------------------------------------   ----- 
End-of-path arrival time (ps)           11803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell50  10553  11803  526354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 526506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell16  10400  11650  526506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 526506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell19  10400  11650  526506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 526506p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell64  10400  11650  526506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 526524p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell34  10383  11633  526524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 526525p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell59  10382  11632  526525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 526525p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11632
-------------------------------------   ----- 
End-of-path arrival time (ps)           11632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell68  10382  11632  526525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 526531p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11625
-------------------------------------   ----- 
End-of-path arrival time (ps)           11625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell69  10375  11625  526531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 526546p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11611
-------------------------------------   ----- 
End-of-path arrival time (ps)           11611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell53  10361  11611  526546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 526548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11609
-------------------------------------   ----- 
End-of-path arrival time (ps)           11609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell33  10359  11609  526548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 526548p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11609
-------------------------------------   ----- 
End-of-path arrival time (ps)           11609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell58  10359  11609  526548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 526558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell69  10349  11599  526558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 526558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell11  10349  11599  526558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 526558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell37  10349  11599  526558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 526622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell16  10285  11535  526622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 526622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell19  10285  11535  526622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 526622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell64  10285  11535  526622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 526623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell18  10284  11534  526623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 526623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell27  10284  11534  526623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 526623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell41  10284  11534  526623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 526623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell63  10284  11534  526623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 526672p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell24  10234  11484  526672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 526717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell13  10190  11440  526717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 526717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell44  10190  11440  526717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 526717p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell70  10190  11440  526717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 526813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11344
-------------------------------------   ----- 
End-of-path arrival time (ps)           11344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell21  10094  11344  526813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 526813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11344
-------------------------------------   ----- 
End-of-path arrival time (ps)           11344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell43  10094  11344  526813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 526813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11344
-------------------------------------   ----- 
End-of-path arrival time (ps)           11344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell54  10094  11344  526813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 526830p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell29  10077  11327  526830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 526857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10  10049  11299  526857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 526857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell28  10049  11299  526857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 526857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11299
-------------------------------------   ----- 
End-of-path arrival time (ps)           11299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell32  10049  11299  526857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 526892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell21  10014  11264  526892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 526892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell43  10014  11264  526892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 526892p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell54  10014  11264  526892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 526936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell18   9970  11220  526936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 526936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell27   9970  11220  526936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 526936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell41   9970  11220  526936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 526936p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell63   9970  11220  526936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 526952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11204
-------------------------------------   ----- 
End-of-path arrival time (ps)           11204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell24   9954  11204  526952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 526957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell12   9950  11200  526957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 526957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell40   9950  11200  526957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 526957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell61   9950  11200  526957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 526967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell11   9939  11189  526967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 526967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell37   9939  11189  526967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 527099p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell11   9808  11058  527099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 527099p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell37   9808  11058  527099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 527104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell13   9803  11053  527104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 527104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell44   9803  11053  527104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 527104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell70   9803  11053  527104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 527114p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11042
-------------------------------------   ----- 
End-of-path arrival time (ps)           11042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell24   9792  11042  527114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 527162p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3340
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538327

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:CtrlReg\/clock                           controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   2580   2580  527162  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell75    2346   4926  527162  RISE       1
\ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell75    3350   8276  527162  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2889  11165  527162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 527183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell17   9723  10973  527183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527189p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell22   9718  10968  527189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 527189p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell39   9718  10968  527189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 527189p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell55   9718  10968  527189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 527189p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell65   9718  10968  527189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell35   9691  10941  527216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell67   9691  10941  527216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 527216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell71   9691  10941  527216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527216p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell73   9691  10941  527216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 527346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10   9560  10810  527346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 527346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell28   9560  10810  527346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 527346p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell32   9560  10810  527346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 527439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell69   9468  10718  527439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 527463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell20   9443  10693  527463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 527463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell31   9443  10693  527463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 527463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell49   9443  10693  527463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 527463p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell66   9443  10693  527463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 527547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10609
-------------------------------------   ----- 
End-of-path arrival time (ps)           10609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell17   9359  10609  527547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell22   9355  10605  527552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 527552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell39   9355  10605  527552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 527552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell55   9355  10605  527552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 527552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell65   9355  10605  527552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 527778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10379
-------------------------------------   ----- 
End-of-path arrival time (ps)           10379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell38   9129  10379  527778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 527778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10379
-------------------------------------   ----- 
End-of-path arrival time (ps)           10379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell72   9129  10379  527778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 527891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell21   9016  10266  527891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 527891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell43   9016  10266  527891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 527891p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell54   9016  10266  527891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 527925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell17   8981  10231  527925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 527929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell22   8977  10227  527929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 527929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell39   8977  10227  527929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 527929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell55   8977  10227  527929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 527929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10227
-------------------------------------   ----- 
End-of-path arrival time (ps)           10227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell65   8977  10227  527929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell35   8955  10205  527952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell67   8955  10205  527952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 527952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell71   8955  10205  527952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527952p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10205
-------------------------------------   ----- 
End-of-path arrival time (ps)           10205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell73   8955  10205  527952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 527963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell35   8943  10193  527963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 527963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell67   8943  10193  527963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 527963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell71   8943  10193  527963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 527963p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10193
-------------------------------------   ----- 
End-of-path arrival time (ps)           10193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell73   8943  10193  527963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 528027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell38   8880  10130  528027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 528027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell72   8880  10130  528027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 528031p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell12   8876  10126  528031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 528031p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell40   8876  10126  528031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 528031p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell61   8876  10126  528031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 528043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell16   8864  10114  528043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 528043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell19   8864  10114  528043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 528043p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10114
-------------------------------------   ----- 
End-of-path arrival time (ps)           10114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell64   8864  10114  528043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 528084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell13   8823  10073  528084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 528084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell44   8823  10073  528084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 528084p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell70   8823  10073  528084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528086p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell24   8821  10071  528086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell11   8803  10053  528104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 528104p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell37   8803  10053  528104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 528168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell46   8738   9988  528168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 528168p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9988
-------------------------------------   ---- 
End-of-path arrival time (ps)           9988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell50   8738   9988  528168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 528201p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell24   8706   9956  528201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell24         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 528205p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell13   8702   9952  528205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell13         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 528205p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell44   8702   9952  528205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell44         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 528205p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell70   8702   9952  528205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell70         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 528210p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9946
-------------------------------------   ---- 
End-of-path arrival time (ps)           9946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell69   8696   9946  528210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 528220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell11   8687   9937  528220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell11         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 528220p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell37   8687   9937  528220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 528347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell36   8560   9810  528347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 528347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell48   8560   9810  528347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 528347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell57   8560   9810  528347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 528395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell69   8512   9762  528395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell69         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 528420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell36   8487   9737  528420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 528420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell48   8487   9737  528420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 528420p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell57   8487   9737  528420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 528421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell45   8485   9735  528421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 528421p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell47   8485   9735  528421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 528425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell46   8482   9732  528425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 528425p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell50   8482   9732  528425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 528428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell15   8479   9729  528428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell23   8479   9729  528428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 528428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell42   8479   9729  528428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 528452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell25   8455   9705  528452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell26   8455   9705  528452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 528452p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell60   8455   9705  528452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 528584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell52   8323   9573  528584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 528584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell56   8323   9573  528584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 528584p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell62   8323   9573  528584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 528590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9567
-------------------------------------   ---- 
End-of-path arrival time (ps)           9567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell15   8317   9567  528590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 528590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9567
-------------------------------------   ---- 
End-of-path arrival time (ps)           9567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell23   8317   9567  528590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 528590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9567
-------------------------------------   ---- 
End-of-path arrival time (ps)           9567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell42   8317   9567  528590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 528596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell25   8311   9561  528596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell26   8311   9561  528596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 528596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9561
-------------------------------------   ---- 
End-of-path arrival time (ps)           9561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell60   8311   9561  528596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   8241   9491  528666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 528666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell28   8241   9491  528666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 528666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9491
-------------------------------------   ---- 
End-of-path arrival time (ps)           9491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell32   8241   9491  528666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 528676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell46   8231   9481  528676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 528676p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell50   8231   9481  528676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell50         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 528745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell18   8161   9411  528745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 528745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell27   8161   9411  528745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 528745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell41   8161   9411  528745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 528745p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell63   8161   9411  528745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 528786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10   8120   9370  528786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell10         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 528786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell28   8120   9370  528786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell28         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 528786p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell32   8120   9370  528786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell32         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 528788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell29   8119   9369  528788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 528790p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell45   8117   9367  528790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 528790p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell47   8117   9367  528790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 528826p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9331
-------------------------------------   ---- 
End-of-path arrival time (ps)           9331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell20   8081   9331  528826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 528826p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9331
-------------------------------------   ---- 
End-of-path arrival time (ps)           9331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell31   8081   9331  528826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 528826p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9331
-------------------------------------   ---- 
End-of-path arrival time (ps)           9331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell49   8081   9331  528826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 528826p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9331
-------------------------------------   ---- 
End-of-path arrival time (ps)           9331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell66   8081   9331  528826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 528877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell35   8029   9279  528877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 528877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell67   8029   9279  528877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 528877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell71   8029   9279  528877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 528877p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9279
-------------------------------------   ---- 
End-of-path arrival time (ps)           9279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell73   8029   9279  528877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 528928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell25   7979   9229  528928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 528928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell26   7979   9229  528928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 528928p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9229
-------------------------------------   ---- 
End-of-path arrival time (ps)           9229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell60   7979   9229  528928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 529236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell16   7671   8921  529236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 529236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell19   7671   8921  529236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 529236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell64   7671   8921  529236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 529303p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8853
-------------------------------------   ---- 
End-of-path arrival time (ps)           8853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell17   7603   8853  529303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 529319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell36   7588   8838  529319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 529319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell48   7588   8838  529319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 529319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell57   7588   8838  529319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell38   7578   8828  529329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 529329p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8828
-------------------------------------   ---- 
End-of-path arrival time (ps)           8828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell72   7578   8828  529329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 529335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell14   7571   8821  529335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 529335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell30   7571   8821  529335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 529335p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell51   7571   8821  529335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 529349p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell21   7558   8808  529349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell21         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 529349p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell43   7558   8808  529349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 529349p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell54   7558   8808  529349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell54         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 529567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell14   7339   8589  529567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 529567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell30   7339   8589  529567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 529567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8589
-------------------------------------   ---- 
End-of-path arrival time (ps)           8589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell51   7339   8589  529567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 529577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell15   7329   8579  529577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 529577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell23   7329   8579  529577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 529577p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell42   7329   8579  529577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 529661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell52   7246   8496  529661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 529661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell56   7246   8496  529661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 529661p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell62   7246   8496  529661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 529787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell18   7120   8370  529787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 529787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell27   7120   8370  529787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 529787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell41   7120   8370  529787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 529787p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell63   7120   8370  529787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 529803p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell33   7104   8354  529803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 529803p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell58   7104   8354  529803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 529805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell38   7101   8351  529805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 529805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell72   7101   8351  529805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 529852p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell29   7054   8304  529852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell29         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 529859p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell52   7048   8298  529859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 529859p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell56   7048   8298  529859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 529859p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell62   7048   8298  529859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 529993p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell53   6913   8163  529993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 529999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell59   6908   8158  529999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 529999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell68   6908   8158  529999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 530130p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell33   6777   8027  530130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 530130p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell58   6777   8027  530130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 530130p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell12   6776   8026  530130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530130p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell40   6776   8026  530130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 530130p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell61   6776   8026  530130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 530217p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell15   6689   7939  530217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 530217p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell23   6689   7939  530217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 530217p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell42   6689   7939  530217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 530230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell18   6677   7927  530230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 530230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell27   6677   7927  530230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 530230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell41   6677   7927  530230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 530230p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7927
-------------------------------------   ---- 
End-of-path arrival time (ps)           7927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell63   6677   7927  530230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell14   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell30   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell51   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell12   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell40   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 530236p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell61   6670   7920  530236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 530250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell12   6656   7906  530250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell12         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 530250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell40   6656   7906  530250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell40         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 530250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell61   6656   7906  530250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell61         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 530377p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell34   6530   7780  530377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 530517p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell18   6389   7639  530517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell18         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 530517p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell27   6389   7639  530517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell27         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 530517p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell41   6389   7639  530517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell41         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 530517p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell63   6389   7639  530517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell63         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 530519p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell16   6388   7638  530519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 530519p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell19   6388   7638  530519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 530519p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell64   6388   7638  530519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 530686p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell34   6220   7470  530686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 530803p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell59   6104   7354  530803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 530803p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7354
-------------------------------------   ---- 
End-of-path arrival time (ps)           7354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell68   6104   7354  530803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 530833p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7324
-------------------------------------   ---- 
End-of-path arrival time (ps)           7324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell53   6074   7324  530833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 531108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell45   5799   7049  531108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 531108p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell47   5799   7049  531108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 531112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell20   5795   7045  531112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell31   5795   7045  531112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 531112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell49   5795   7045  531112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 531112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell66   5795   7045  531112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 531190p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell25   5717   6967  531190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 531190p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell26   5717   6967  531190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 531190p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell60   5717   6967  531190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 531265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell52   5642   6892  531265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 531265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell56   5642   6892  531265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 531265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6892
-------------------------------------   ---- 
End-of-path arrival time (ps)           6892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell62   5642   6892  531265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 531321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell25   5586   6836  531321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 531321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell26   5586   6836  531321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 531321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell60   5586   6836  531321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 531340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell45   5567   6817  531340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 531340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell47   5567   6817  531340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 531384p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell20   5522   6772  531384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 531384p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell31   5522   6772  531384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 531384p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell49   5522   6772  531384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 531384p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell66   5522   6772  531384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : Net_925/main_1
Capture Clock  : Net_925/clock_0
Path slack     : 531412p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_925/q       macrocell1    1250   1250  531412  RISE       1
Net_925/main_1  macrocell1    5495   6745  531412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 531581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell16   5326   6576  531581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell16         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 531581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell19   5326   6576  531581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell19         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 531581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell64   5326   6576  531581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell64         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 531596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell14   5311   6561  531596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell14         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 531596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell30   5311   6561  531596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell30         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 531596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell51   5311   6561  531596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell51         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 531997p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell38   4909   6159  531997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 531997p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell72   4909   6159  531997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 532000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell20   4907   6157  532000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 532000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell31   4907   6157  532000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 532000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell49   4907   6157  532000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 532000p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell66   4907   6157  532000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 532022p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell45   4884   6134  532022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 532022p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell47   4884   6134  532022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 532319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell20   4588   5838  532319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell20         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 532319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell31   4588   5838  532319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell31         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 532319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell49   4588   5838  532319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell49         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 532319p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell66   4588   5838  532319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell66         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 532320p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell45   4587   5837  532320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell45         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 532320p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell47   4587   5837  532320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell47         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532322p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell36   4585   5835  532322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 532322p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell48   4585   5835  532322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 532322p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell57   4585   5835  532322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 532332p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    2110   2110  513859  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell8    3715   5825  532332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 532337p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell52   4569   5819  532337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 532337p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell56   4569   5819  532337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 532337p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell62   4569   5819  532337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 532480p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    2110   2110  513712  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell6    3567   5677  532480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 532482p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    2110   2110  514017  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell7    3564   5674  532482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 532549p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell17   4357   5607  532549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 532554p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    2110   2110  514031  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    3493   5603  532554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 532555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell22   4351   5601  532555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 532555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell39   4351   5601  532555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 532555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell55   4351   5601  532555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 532555p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell65   4351   5601  532555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 532670p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    2110   2110  514021  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell4    3377   5487  532670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell36   4224   5474  532683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 532683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell48   4224   5474  532683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 532683p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell8          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell8    1250   1250  509746  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell57   4224   5474  532683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 532727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell34   4180   5430  532727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell34         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 532743p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell33   4164   5414  532743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell33         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 532743p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell58   4164   5414  532743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell58         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 532857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell59   4050   5300  532857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell59         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 532857p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell68   4050   5300  532857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell68         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 532876p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell53   4030   5280  532876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell53         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 532898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell15   4008   5258  532898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 532898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell23   4008   5258  532898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 532898p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell42   4008   5258  532898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 532974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell36   3933   5183  532974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell36         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 532974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell48   3933   5183  532974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell48         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 532974p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell6    1250   1250  510096  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell57   3933   5183  532974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell57         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 533197p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell38   3709   4959  533197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell38         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 533197p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell7    1250   1250  509946  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell72   3709   4959  533197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell72         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : \ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 533336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -1570
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   540097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_925/q                           macrocell1    1250   1250  531412  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1   5511   6761  533336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 533417p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    2110   2110  514041  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell5    2629   4739  533417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 533636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell52   3271   4521  533636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell52         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 533636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell56   3271   4521  533636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell56         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 533636p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell62   3271   4521  533636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell62         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 533641p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell15   3266   4516  533641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell15         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 533641p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell23   3266   4516  533641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell23         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 533641p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell42   3266   4516  533641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell42         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 533642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell25   3264   4514  533642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell25         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 533642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell26   3264   4514  533642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell26         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 533642p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell5    1250   1250  514260  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell60   3264   4514  533642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell60         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 533767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell22   3140   4390  533767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 533767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell39   3140   4390  533767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 533767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell55   3140   4390  533767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 533767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell65   3140   4390  533767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell35   3133   4383  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell67   3133   4383  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell71   3133   4383  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 533774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  511391  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell73   3133   4383  533774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 533807p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell17   3100   4350  533807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell17         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 533813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell35   3094   4344  533813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell35         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 533813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell67   3094   4344  533813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell67         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 533813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell71   3094   4344  533813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell71         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 533813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell73   3094   4344  533813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell73         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 533934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell22   2972   4222  533934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell22         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 533934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell39   2972   4222  533934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell39         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 533934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell55   2972   4222  533934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell55         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 533934p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_SAR_IntClock:R#1 vs. ADC_SAR_IntClock:R#2)   541667
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell4    1250   1250  512483  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell65   2972   4222  533934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell65         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999976994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -5090
----------------------------------------   ---------- 
End-of-path required time (ps)              999994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17916
-------------------------------------   ----- 
End-of-path arrival time (ps)           17916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2926   8206  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   9710  17916  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  17916  999976994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999980103p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8377
-------------------------------------   ---- 
End-of-path arrival time (ps)           8377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3097   8377  999980103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999980274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8206
-------------------------------------   ---- 
End-of-path arrival time (ps)           8206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2926   8206  999980274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999981974p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999978694  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3926   6506  999981974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982378p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                   -11520
----------------------------------------   ---------- 
End-of-path required time (ps)              999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  999978694  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3522   6102  999982378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984371p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000000
- Setup time                                    -1570
----------------------------------------   ---------- 
End-of-path required time (ps)              999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14059
-------------------------------------   ----- 
End-of-path arrival time (ps)           14059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1   2320   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0   2320  999976994  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2960   5280  999976994  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell76     3115   8395  999984371  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell76     3350  11745  999984371  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  14059  999984371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

