{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572990993934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572990993943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 22:56:33 2019 " "Processing started: Tue Nov 05 22:56:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572990993943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990993943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_klokke_SF -c LCD_klokke_SF " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_klokke_SF -c LCD_klokke_SF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572990993943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572990994630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572990994631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_klokke_sf.vhd 2 1 " "Using design file lcd_klokke_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_klokke_SF-rtl " "Found design unit 1: LCD_klokke_SF-rtl" {  } { { "lcd_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007706 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_klokke_SF " "Found entity 1: LCD_klokke_SF" {  } { { "lcd_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007706 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572991007706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_klokke_SF " "Elaborating entity \"LCD_klokke_SF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572991007717 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..0\] lcd_klokke_sf.vhd(21) " "Using initial value X (don't care) for net \"LEDR\[16..0\]\" at lcd_klokke_sf.vhd(21)" {  } { { "lcd_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572991007723 "|LCD_klokke_SF"}
{ "Warning" "WSGN_SEARCH_FILE" "enable_gen.vhd 2 1 " "Using design file enable_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enable_gen-rtl " "Found design unit 1: Enable_gen-rtl" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/enable_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enable_gen " "Found entity 1: Enable_gen" {  } { { "enable_gen.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/enable_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572991007760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable_gen Enable_gen:enable_gen_1 " "Elaborating entity \"Enable_gen\" for hierarchy \"Enable_gen:enable_gen_1\"" {  } { { "lcd_klokke_sf.vhd" "enable_gen_1" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572991007762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "l4_klokke_sf.vhd 2 1 " "Using design file l4_klokke_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L4_klokke_SF-RTL " "Found design unit 1: L4_klokke_SF-RTL" {  } { { "l4_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007779 ""} { "Info" "ISGN_ENTITY_NAME" "1 L4_klokke_SF " "Found entity 1: L4_klokke_SF" {  } { { "l4_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572991007779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572991007779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L4_klokke_SF L4_klokke_SF:digital_klokke " "Elaborating entity \"L4_klokke_SF\" for hierarchy \"L4_klokke_SF:digital_klokke\"" {  } { { "lcd_klokke_sf.vhd" "digital_klokke" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572991007781 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 7 l4_klokke_sf.vhd(89) " "VHDL expression error at l4_klokke_sf.vhd(89): expression has 8 elements, but must have 7 elements" {  } { { "l4_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd" 89 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1572991007782 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "bin_in l4_klokke_sf.vhd(87) " "VHDL error at l4_klokke_sf.vhd(87): formal port or parameter \"bin_in\" must have actual or default value" {  } { { "l4_klokke_sf.vhd" "" { Text "C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd" 87 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1572991007782 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "L4_klokke_SF:digital_klokke " "Can't elaborate user hierarchy \"L4_klokke_SF:digital_klokke\"" {  } { { "lcd_klokke_sf.vhd" "digital_klokke" { Text "C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd" 126 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572991007783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572991007966 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 05 22:56:47 2019 " "Processing ended: Tue Nov 05 22:56:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572991007966 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572991007966 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572991007966 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572991007966 ""}
