

================================================================
== Vitis HLS Report for 'EvalCircuit_Pipeline_VITIS_LOOP_100_1'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.040 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     1603|     1603|  8.015 us|  8.015 us|  1602|  1602|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1  |     1601|     1601|         2|          1|          1|  1601|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:100]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %witness, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln100 = store i11 0, i11 %i" [gatebygate.cpp:100]   --->   Operation 11 'store' 'store_ln100' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [gatebygate.cpp:100]   --->   Operation 12 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_21 = load i11 %i" [gatebygate.cpp:100]   --->   Operation 13 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%icmp_ln100 = icmp_eq  i11 %i_21, i11 1601" [gatebygate.cpp:100]   --->   Operation 14 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%add_ln100 = add i11 %i_21, i11 1" [gatebygate.cpp:100]   --->   Operation 15 'add' 'add_ln100' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.split, void %for.body10.preheader.exitStub" [gatebygate.cpp:100]   --->   Operation 16 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_21, i32 1, i32 10" [gatebygate.cpp:100]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i10 %lshr_ln" [gatebygate.cpp:100]   --->   Operation 18 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln100_1" [gatebygate.cpp:103]   --->   Operation 19 'getelementptr' 'u_0_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln100_1" [gatebygate.cpp:103]   --->   Operation 20 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.21ns)   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:103]   --->   Operation 21 'load' 'u_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 22 [2/2] (1.21ns)   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:103]   --->   Operation 22 'load' 'u_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln100 = store i11 %add_ln100, i11 %i" [gatebygate.cpp:100]   --->   Operation 23 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i11 %i_21" [gatebygate.cpp:100]   --->   Operation 24 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i11 %i_21" [gatebygate.cpp:100]   --->   Operation 25 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:101]   --->   Operation 26 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1601, i64 1601, i64 1601" [gatebygate.cpp:100]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gatebygate.cpp:100]   --->   Operation 28 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.07ns)   --->   "%witness_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %witness" [gatebygate.cpp:102]   --->   Operation 29 'read' 'witness_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i8 %witness_read" [gatebygate.cpp:102]   --->   Operation 30 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%extended_witness_addr = getelementptr i1 %extended_witness, i64 0, i64 %zext_ln100" [gatebygate.cpp:102]   --->   Operation 31 'getelementptr' 'extended_witness_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln102 = store i1 %trunc_ln102, i19 %extended_witness_addr" [gatebygate.cpp:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 1> <Depth = 386045> <RAM>
ST_2 : Operation 33 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:103]   --->   Operation 33 'load' 'u_0_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 34 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:103]   --->   Operation 34 'load' 'u_1_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln103 = select i1 %trunc_ln100, i1 %u_1_load, i1 %u_0_load" [gatebygate.cpp:103]   --->   Operation 35 'select' 'select_ln103' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns)   --->   "%d = xor i1 %trunc_ln102, i1 %select_ln103" [gatebygate.cpp:103]   --->   Operation 36 'xor' 'd' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i1 %d" [gatebygate.cpp:104]   --->   Operation 37 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.43ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %d_strm, i8 %zext_ln104" [gatebygate.cpp:104]   --->   Operation 38 'write' 'write_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.58> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %d_strm_cp, i1 %d" [gatebygate.cpp:105]   --->   Operation 39 'write' 'write_ln105' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc" [gatebygate.cpp:100]   --->   Operation 40 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ witness]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ extended_witness]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ u_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
store_ln100             (store            ) [ 000]
br_ln100                (br               ) [ 000]
i_21                    (load             ) [ 011]
icmp_ln100              (icmp             ) [ 010]
add_ln100               (add              ) [ 000]
br_ln100                (br               ) [ 000]
lshr_ln                 (partselect       ) [ 000]
zext_ln100_1            (zext             ) [ 000]
u_0_addr                (getelementptr    ) [ 011]
u_1_addr                (getelementptr    ) [ 011]
store_ln100             (store            ) [ 000]
zext_ln100              (zext             ) [ 000]
trunc_ln100             (trunc            ) [ 000]
specpipeline_ln101      (specpipeline     ) [ 000]
speclooptripcount_ln100 (speclooptripcount) [ 000]
specloopname_ln100      (specloopname     ) [ 000]
witness_read            (read             ) [ 000]
trunc_ln102             (trunc            ) [ 000]
extended_witness_addr   (getelementptr    ) [ 000]
store_ln102             (store            ) [ 000]
u_0_load                (load             ) [ 000]
u_1_load                (load             ) [ 000]
select_ln103            (select           ) [ 000]
d                       (xor              ) [ 000]
zext_ln104              (zext             ) [ 000]
write_ln104             (write            ) [ 000]
write_ln105             (write            ) [ 000]
br_ln100                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="witness">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="witness"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="extended_witness">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extended_witness"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="u_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_strm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_strm_cp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm_cp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="witness_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="witness_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln104_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln105_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="u_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="u_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="0"/>
<pin id="99" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_0_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="extended_witness_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="extended_witness_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln102_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="19" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln100_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_21_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_21/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln100_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln100_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="lshr_ln_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="0" index="3" bw="5" slack="0"/>
<pin id="152" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln100_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln100_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln100_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln100_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln102_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="select_ln103_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln103/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="d_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln104_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_21_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="1"/>
<pin id="209" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="216" class="1005" name="u_0_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="1"/>
<pin id="218" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="u_0_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="u_1_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="1"/>
<pin id="223" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="u_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="58" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="132" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="167"><net_src comp="141" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="178"><net_src comp="68" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="108" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="102" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="175" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="81" pin=2"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="203"><net_src comp="64" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="210"><net_src comp="132" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="219"><net_src comp="88" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="224"><net_src comp="95" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="108" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: extended_witness | {2 }
	Port: d_strm | {2 }
	Port: d_strm_cp | {2 }
 - Input state : 
	Port: EvalCircuit_Pipeline_VITIS_LOOP_100_1 : witness | {2 }
	Port: EvalCircuit_Pipeline_VITIS_LOOP_100_1 : u_0 | {1 2 }
	Port: EvalCircuit_Pipeline_VITIS_LOOP_100_1 : u_1 | {1 2 }
  - Chain level:
	State 1
		store_ln100 : 1
		i_21 : 1
		icmp_ln100 : 2
		add_ln100 : 2
		br_ln100 : 3
		lshr_ln : 2
		zext_ln100_1 : 3
		u_0_addr : 4
		u_1_addr : 4
		u_0_load : 5
		u_1_load : 5
		store_ln100 : 3
	State 2
		extended_witness_addr : 1
		store_ln102 : 1
		select_ln103 : 1
		d : 2
		zext_ln104 : 2
		write_ln104 : 3
		write_ln105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln100_fu_135    |    0    |    18   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln100_fu_141    |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln103_fu_180   |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |         d_fu_188        |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | witness_read_read_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln104_write_fu_74 |    0    |    0    |
|          | write_ln105_write_fu_81 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      lshr_ln_fu_147     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln100_1_fu_157   |    0    |    0    |
|   zext   |    zext_ln100_fu_168    |    0    |    0    |
|          |    zext_ln104_fu_195    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln100_fu_172   |    0    |    0    |
|          |    trunc_ln102_fu_175   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    40   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  i_21_reg_207  |   11   |
|    i_reg_200   |   11   |
|u_0_addr_reg_216|   18   |
|u_1_addr_reg_221|   18   |
+----------------+--------+
|      Total     |   58   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
| grp_access_fu_108 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   72   ||  0.774  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   58   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   58   |   58   |
+-----------+--------+--------+--------+
