(function() {var implementors = {};
implementors["cortex_m"] = [{"text":"impl Copy for CsselrCacheType","synthetic":false,"types":[]},{"text":"impl Copy for Exception","synthetic":false,"types":[]},{"text":"impl Copy for VectActive","synthetic":false,"types":[]},{"text":"impl Copy for SystemHandler","synthetic":false,"types":[]},{"text":"impl Copy for SystClkSource","synthetic":false,"types":[]},{"text":"impl Copy for Control","synthetic":false,"types":[]},{"text":"impl Copy for Npriv","synthetic":false,"types":[]},{"text":"impl Copy for Spsel","synthetic":false,"types":[]},{"text":"impl Copy for Fpca","synthetic":false,"types":[]},{"text":"impl Copy for Faultmask","synthetic":false,"types":[]},{"text":"impl Copy for Primask","synthetic":false,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl Copy for Polarity","synthetic":false,"types":[]},{"text":"impl Copy for Phase","synthetic":false,"types":[]},{"text":"impl Copy for Mode","synthetic":false,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E:&nbsp;Copy&gt; Copy for Error&lt;E&gt;","synthetic":false,"types":[]}];
implementors["rp2040_pac"] = [{"text":"impl Copy for Interrupt","synthetic":false,"types":[]},{"text":"impl Copy for Adc","synthetic":false,"types":[]},{"text":"impl Copy for Cs","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for Fcs","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for Result","synthetic":false,"types":[]},{"text":"impl Copy for Div","synthetic":false,"types":[]},{"text":"impl Copy for Fifo","synthetic":false,"types":[]},{"text":"impl Copy for Busctrl","synthetic":false,"types":[]},{"text":"impl Copy for Perfsel1","synthetic":false,"types":[]},{"text":"impl Copy for Perfsel3","synthetic":false,"types":[]},{"text":"impl Copy for Perfctr3","synthetic":false,"types":[]},{"text":"impl Copy for Perfsel2","synthetic":false,"types":[]},{"text":"impl Copy for Perfctr2","synthetic":false,"types":[]},{"text":"impl Copy for Perfctr0","synthetic":false,"types":[]},{"text":"impl Copy for Perfctr1","synthetic":false,"types":[]},{"text":"impl Copy for Perfsel0","synthetic":false,"types":[]},{"text":"impl Copy for BusPriorityAck","synthetic":false,"types":[]},{"text":"impl Copy for BusPriority","synthetic":false,"types":[]},{"text":"impl Copy for Clocks","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout0Div","synthetic":false,"types":[]},{"text":"impl Copy for ClkRefDiv","synthetic":false,"types":[]},{"text":"impl Copy for ClkAdcCtrl","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysResusStatus","synthetic":false,"types":[]},{"text":"impl Copy for WakeEn0","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout3Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for ClkAdcDiv","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysDiv","synthetic":false,"types":[]},{"text":"impl Copy for Fc0Interval","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysResusCtrl","synthetic":false,"types":[]},{"text":"impl Copy for SleepEn0","synthetic":false,"types":[]},{"text":"impl Copy for ClkPeriCtrl","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysCtrl","synthetic":false,"types":[]},{"text":"impl Copy for ClkRtcCtrl","synthetic":false,"types":[]},{"text":"impl Copy for Enabled1","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout3Div","synthetic":false,"types":[]},{"text":"impl Copy for WakeEn1","synthetic":false,"types":[]},{"text":"impl Copy for ClkRefCtrl","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout1Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Fc0Status","synthetic":false,"types":[]},{"text":"impl Copy for Fc0MinKhz","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout0Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout1Div","synthetic":false,"types":[]},{"text":"impl Copy for Enabled0","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout2Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Fc0Result","synthetic":false,"types":[]},{"text":"impl Copy for Fc0Src","synthetic":false,"types":[]},{"text":"impl Copy for Fc0Delay","synthetic":false,"types":[]},{"text":"impl Copy for ClkRtcDiv","synthetic":false,"types":[]},{"text":"impl Copy for ClkUsbDiv","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for Fc0RefKhz","synthetic":false,"types":[]},{"text":"impl Copy for Fc0MaxKhz","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for SleepEn1","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout2Div","synthetic":false,"types":[]},{"text":"impl Copy for ClkUsbCtrl","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout2CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout0CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout1CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkPeriCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysCtrlSrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkAdcCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkRefCtrlSrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkGpout3CtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkRefCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkSysCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for ClkUsbCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for Fc0SrcFc0Src","synthetic":false,"types":[]},{"text":"impl Copy for ClkRtcCtrlAuxsrc","synthetic":false,"types":[]},{"text":"impl Copy for Dma","synthetic":false,"types":[]},{"text":"impl Copy for Ch8DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch10DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch11CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for NChannels","synthetic":false,"types":[]},{"text":"impl Copy for Ch3DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Intf1","synthetic":false,"types":[]},{"text":"impl Copy for Ch1DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ints0","synthetic":false,"types":[]},{"text":"impl Copy for Ch2DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch1CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for ChanAbort","synthetic":false,"types":[]},{"text":"impl Copy for Ch0CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch4DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch7CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Inte0","synthetic":false,"types":[]},{"text":"impl Copy for Ch9DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for FifoLevels","synthetic":false,"types":[]},{"text":"impl Copy for Ch10CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch6CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch3CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch5CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch9CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch5DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Timer1","synthetic":false,"types":[]},{"text":"impl Copy for Ch11DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch2CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Ch0DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Timer0","synthetic":false,"types":[]},{"text":"impl Copy for Intf0","synthetic":false,"types":[]},{"text":"impl Copy for Ch6DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ch8CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Inte1","synthetic":false,"types":[]},{"text":"impl Copy for Ch7DbgCtdreq","synthetic":false,"types":[]},{"text":"impl Copy for Ints1","synthetic":false,"types":[]},{"text":"impl Copy for SniffCtrl","synthetic":false,"types":[]},{"text":"impl Copy for Ch4CtrlTrig","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for MultiChanTrigger","synthetic":false,"types":[]},{"text":"impl Copy for DataSize","synthetic":false,"types":[]},{"text":"impl Copy for SniffCtrlCalc","synthetic":false,"types":[]},{"text":"impl Copy for TreqSel","synthetic":false,"types":[]},{"text":"impl Copy for RW","synthetic":false,"types":[]},{"text":"impl Copy for R","synthetic":false,"types":[]},{"text":"impl Copy for W","synthetic":false,"types":[]},{"text":"impl&lt;T:&nbsp;Copy, A:&nbsp;Copy + Access&gt; Copy for Reg&lt;T, A&gt;","synthetic":false,"types":[]},{"text":"impl Copy for I2c0","synthetic":false,"types":[]},{"text":"impl Copy for IcAckGeneralCall","synthetic":false,"types":[]},{"text":"impl Copy for IcSdaSetup","synthetic":false,"types":[]},{"text":"impl Copy for IcStatus","synthetic":false,"types":[]},{"text":"impl Copy for IcSar","synthetic":false,"types":[]},{"text":"impl Copy for IcDmaTdlr","synthetic":false,"types":[]},{"text":"impl Copy for IcClrIntr","synthetic":false,"types":[]},{"text":"impl Copy for IcCon","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSource","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableStatus","synthetic":false,"types":[]},{"text":"impl Copy for IcTxflr","synthetic":false,"types":[]},{"text":"impl Copy for IcClrRxDone","synthetic":false,"types":[]},{"text":"impl Copy for IcRxflr","synthetic":false,"types":[]},{"text":"impl Copy for IcClrRxUnder","synthetic":false,"types":[]},{"text":"impl Copy for IcClrTxAbrt","synthetic":false,"types":[]},{"text":"impl Copy for IcDmaCr","synthetic":false,"types":[]},{"text":"impl Copy for IcEnable","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStat","synthetic":false,"types":[]},{"text":"impl Copy for IcDmaRdlr","synthetic":false,"types":[]},{"text":"impl Copy for IcCompType","synthetic":false,"types":[]},{"text":"impl Copy for IcClrStopDet","synthetic":false,"types":[]},{"text":"impl Copy for IcClrStartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcClrRestartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcFsSclHcnt","synthetic":false,"types":[]},{"text":"impl Copy for IcClrRxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcSsSclLcnt","synthetic":false,"types":[]},{"text":"impl Copy for IcFsSpklen","synthetic":false,"types":[]},{"text":"impl Copy for IcDataCmd","synthetic":false,"types":[]},{"text":"impl Copy for IcTxTl","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStat","synthetic":false,"types":[]},{"text":"impl Copy for IcTar","synthetic":false,"types":[]},{"text":"impl Copy for IcSlvDataNackOnly","synthetic":false,"types":[]},{"text":"impl Copy for IcSsSclHcnt","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMask","synthetic":false,"types":[]},{"text":"impl Copy for IcClrRdReq","synthetic":false,"types":[]},{"text":"impl Copy for IcCompVersion","synthetic":false,"types":[]},{"text":"impl Copy for IcFsSclLcnt","synthetic":false,"types":[]},{"text":"impl Copy for IcClrGenCall","synthetic":false,"types":[]},{"text":"impl Copy for IcSdaHold","synthetic":false,"types":[]},{"text":"impl Copy for IcRxTl","synthetic":false,"types":[]},{"text":"impl Copy for IcCompParam1","synthetic":false,"types":[]},{"text":"impl Copy for IcClrActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcClrTxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRStartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcConIc10bitaddrMaster","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRxFull","synthetic":false,"types":[]},{"text":"impl Copy for IcAckGeneralCallAckGenCall","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusRfne","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMGenCall","synthetic":false,"types":[]},{"text":"impl Copy for IcConIcRestartEn","synthetic":false,"types":[]},{"text":"impl Copy for IcDataCmdCmd","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableStatusSlvDisabledWhileBusy","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtSlvArblost","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtSbyteAckdet","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcTarSpecial","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtHsAckdet","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableTxCmdBlock","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRestartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtSlvflushTxfifo","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrt10bRdNorstrt","synthetic":false,"types":[]},{"text":"impl Copy for IcConTxEmptyCtrl","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRGenCall","synthetic":false,"types":[]},{"text":"impl Copy for IcDmaCrTdmae","synthetic":false,"types":[]},{"text":"impl Copy for IcDmaCrRdmae","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatTxEmpty","synthetic":false,"types":[]},{"text":"impl Copy for IcConMasterMode","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrt10addr2Noack","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRTxEmpty","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtMasterDis","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusMstActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRxDone","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtSlvrdIntx","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRxUnder","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableAbort","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRestartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRxDone","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrt7bAddrNoack","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusRff","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMTxAbrt","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRTxAbrt","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRxUnder","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatStopDet","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableStatusSlvRxDataLost","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtGcallRead","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMTxEmpty","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtSbyteNorstrt","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableEnable","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtUserAbrt","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRdReq","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRestartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRdReq","synthetic":false,"types":[]},{"text":"impl Copy for IcTarGcOrStart","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMMasterOnHoldReadOnly","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtHsNorstrt","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtGcallNoack","synthetic":false,"types":[]},{"text":"impl Copy for IcConStopDetIfaddressed","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusTfe","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRTxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusSlvActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatStartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatTxAbrt","synthetic":false,"types":[]},{"text":"impl Copy for IcDataCmdRestart","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceArbLost","synthetic":false,"types":[]},{"text":"impl Copy for IcStatusTfnf","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRMasterOnHold","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRxDone","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatRxUnder","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrtTxdataNoack","synthetic":false,"types":[]},{"text":"impl Copy for IcSlvDataNackOnlyNack","synthetic":false,"types":[]},{"text":"impl Copy for IcConSpeed","synthetic":false,"types":[]},{"text":"impl Copy for IcDataCmdFirstDataByte","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRStopDet","synthetic":false,"types":[]},{"text":"impl Copy for IcEnableStatusIcEn","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRdReq","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRxFull","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMStartDet","synthetic":false,"types":[]},{"text":"impl Copy for IcConRxFifoFullHldCtrl","synthetic":false,"types":[]},{"text":"impl Copy for IcConIc10bitaddrSlave","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMStopDet","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMActivity","synthetic":false,"types":[]},{"text":"impl Copy for IcDataCmdStop","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMTxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrMaskMRxFull","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatGenCall","synthetic":false,"types":[]},{"text":"impl Copy for IcTxAbrtSourceAbrt10addr1Noack","synthetic":false,"types":[]},{"text":"impl Copy for IcConIcSlaveDisable","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatMasterOnHold","synthetic":false,"types":[]},{"text":"impl Copy for IcRawIntrStatTxOver","synthetic":false,"types":[]},{"text":"impl Copy for IcIntrStatRRxOver","synthetic":false,"types":[]},{"text":"impl Copy for Irqover","synthetic":false,"types":[]},{"text":"impl Copy for Outover","synthetic":false,"types":[]},{"text":"impl Copy for Oeover","synthetic":false,"types":[]},{"text":"impl Copy for Inover","synthetic":false,"types":[]},{"text":"impl Copy for IoBank0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio28Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio23Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio15Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Ints3","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeIntf1","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInts3","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Ints2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio2Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio7Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio22Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio21Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio22Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio29Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Inte3","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInte0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio10Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Intf0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio16Status","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInte1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio26Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Ints2","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Inte1","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Inte2","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Inte2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio18Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInte3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio8Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio24Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Intf3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio5Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio0Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio1Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Ints1","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Ints0","synthetic":false,"types":[]},{"text":"impl Copy for Intr1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio12Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Ints1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio3Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio13Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio15Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio14Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio8Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Ints0","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeIntf0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio19Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio24Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio5Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio23Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeIntf2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio9Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Inte0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio29Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio2Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio17Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Intr2","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Intf2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio17Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio10Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Intr3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio20Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Inte3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio18Status","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInts2","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Ints3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio27Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio21Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio4Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Intf0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio28Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInte2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio11Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Inte0","synthetic":false,"types":[]},{"text":"impl Copy for Intr0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio12Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio11Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Intf1","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Intf1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio6Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Intf2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio16Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio20Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio3Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio1Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio25Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio14Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio27Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio6Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio26Status","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Intf3","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInts1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio9Status","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInts0","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Inte1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio7Status","synthetic":false,"types":[]},{"text":"impl Copy for Gpio13Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio19Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeIntf3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio25Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio4Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio0Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Gpio10CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio25CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio9CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio28CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio29CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio17CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio7CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio5CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio13CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio24CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio27CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio11CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio14CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio4CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio16CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio8CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio2CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio22CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio0CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio23CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio12CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio20CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio19CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio6CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio26CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio15CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio18CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio1CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio21CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Gpio3CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for IoQspi","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSclkCtrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSclkStatus","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Ints","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Ints","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSsStatus","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Inte","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd3Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd1Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSsCtrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd3Status","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd2Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd2Status","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd0Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd1Status","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd0Status","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeIntf","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInts","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Intf","synthetic":false,"types":[]},{"text":"impl Copy for Proc0Intf","synthetic":false,"types":[]},{"text":"impl Copy for DormantWakeInte","synthetic":false,"types":[]},{"text":"impl Copy for Proc1Inte","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSclkCtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd2CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd3CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSsCtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd1CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd0CtrlFuncsel","synthetic":false,"types":[]},{"text":"impl Copy for Drive","synthetic":false,"types":[]},{"text":"impl Copy for VoltageSelect","synthetic":false,"types":[]},{"text":"impl Copy for PadsBank0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio28","synthetic":false,"types":[]},{"text":"impl Copy for Gpio27","synthetic":false,"types":[]},{"text":"impl Copy for Gpio16","synthetic":false,"types":[]},{"text":"impl Copy for Gpio20","synthetic":false,"types":[]},{"text":"impl Copy for Gpio19","synthetic":false,"types":[]},{"text":"impl Copy for Gpio22","synthetic":false,"types":[]},{"text":"impl Copy for Gpio29","synthetic":false,"types":[]},{"text":"impl Copy for Gpio11","synthetic":false,"types":[]},{"text":"impl Copy for Gpio25","synthetic":false,"types":[]},{"text":"impl Copy for Gpio10","synthetic":false,"types":[]},{"text":"impl Copy for Gpio6","synthetic":false,"types":[]},{"text":"impl Copy for Gpio18","synthetic":false,"types":[]},{"text":"impl Copy for VoltageSelect","synthetic":false,"types":[]},{"text":"impl Copy for Gpio0","synthetic":false,"types":[]},{"text":"impl Copy for Gpio15","synthetic":false,"types":[]},{"text":"impl Copy for Gpio13","synthetic":false,"types":[]},{"text":"impl Copy for Swd","synthetic":false,"types":[]},{"text":"impl Copy for Gpio12","synthetic":false,"types":[]},{"text":"impl Copy for Gpio5","synthetic":false,"types":[]},{"text":"impl Copy for Swclk","synthetic":false,"types":[]},{"text":"impl Copy for Gpio24","synthetic":false,"types":[]},{"text":"impl Copy for Gpio3","synthetic":false,"types":[]},{"text":"impl Copy for Gpio14","synthetic":false,"types":[]},{"text":"impl Copy for Gpio2","synthetic":false,"types":[]},{"text":"impl Copy for Gpio1","synthetic":false,"types":[]},{"text":"impl Copy for Gpio26","synthetic":false,"types":[]},{"text":"impl Copy for Gpio23","synthetic":false,"types":[]},{"text":"impl Copy for Gpio4","synthetic":false,"types":[]},{"text":"impl Copy for Gpio7","synthetic":false,"types":[]},{"text":"impl Copy for Gpio9","synthetic":false,"types":[]},{"text":"impl Copy for Gpio17","synthetic":false,"types":[]},{"text":"impl Copy for Gpio8","synthetic":false,"types":[]},{"text":"impl Copy for Gpio21","synthetic":false,"types":[]},{"text":"impl Copy for PadsQspi","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd1","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSs","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSclk","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd2","synthetic":false,"types":[]},{"text":"impl Copy for VoltageSelect","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd3","synthetic":false,"types":[]},{"text":"impl Copy for GpioQspiSd0","synthetic":false,"types":[]},{"text":"impl Copy for Pio0","synthetic":false,"types":[]},{"text":"impl Copy for StateMachine","synthetic":false,"types":[]},{"text":"impl Copy for Irq","synthetic":false,"types":[]},{"text":"impl Copy for Flevel","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for DbgCfginfo","synthetic":false,"types":[]},{"text":"impl Copy for Irq","synthetic":false,"types":[]},{"text":"impl Copy for SmPinctrl","synthetic":false,"types":[]},{"text":"impl Copy for Fdebug","synthetic":false,"types":[]},{"text":"impl Copy for SmShiftctrl","synthetic":false,"types":[]},{"text":"impl Copy for IrqForce","synthetic":false,"types":[]},{"text":"impl Copy for SmExecctrl","synthetic":false,"types":[]},{"text":"impl Copy for Fstat","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for SmClkdiv","synthetic":false,"types":[]},{"text":"impl Copy for SmInstr","synthetic":false,"types":[]},{"text":"impl Copy for SmAddr","synthetic":false,"types":[]},{"text":"impl Copy for InstrMem","synthetic":false,"types":[]},{"text":"impl Copy for SmExecctrlStatusSel","synthetic":false,"types":[]},{"text":"impl Copy for PllSys","synthetic":false,"types":[]},{"text":"impl Copy for Cs","synthetic":false,"types":[]},{"text":"impl Copy for Pwr","synthetic":false,"types":[]},{"text":"impl Copy for Prim","synthetic":false,"types":[]},{"text":"impl Copy for FbdivInt","synthetic":false,"types":[]},{"text":"impl Copy for Ppb","synthetic":false,"types":[]},{"text":"impl Copy for NvicIcer","synthetic":false,"types":[]},{"text":"impl Copy for MpuCtrl","synthetic":false,"types":[]},{"text":"impl Copy for Ccr","synthetic":false,"types":[]},{"text":"impl Copy for Cpuid","synthetic":false,"types":[]},{"text":"impl Copy for Icsr","synthetic":false,"types":[]},{"text":"impl Copy for SystCsr","synthetic":false,"types":[]},{"text":"impl Copy for MpuType","synthetic":false,"types":[]},{"text":"impl Copy for SystCvr","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr0","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr4","synthetic":false,"types":[]},{"text":"impl Copy for Aircr","synthetic":false,"types":[]},{"text":"impl Copy for SystCalib","synthetic":false,"types":[]},{"text":"impl Copy for NvicIser","synthetic":false,"types":[]},{"text":"impl Copy for Scr","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr6","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr2","synthetic":false,"types":[]},{"text":"impl Copy for NvicIspr","synthetic":false,"types":[]},{"text":"impl Copy for MpuRbar","synthetic":false,"types":[]},{"text":"impl Copy for NvicIcpr","synthetic":false,"types":[]},{"text":"impl Copy for Shcsr","synthetic":false,"types":[]},{"text":"impl Copy for Shpr3","synthetic":false,"types":[]},{"text":"impl Copy for Vtor","synthetic":false,"types":[]},{"text":"impl Copy for SystRvr","synthetic":false,"types":[]},{"text":"impl Copy for Shpr2","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr7","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr5","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr1","synthetic":false,"types":[]},{"text":"impl Copy for NvicIpr3","synthetic":false,"types":[]},{"text":"impl Copy for MpuRasr","synthetic":false,"types":[]},{"text":"impl Copy for MpuRnr","synthetic":false,"types":[]},{"text":"impl Copy for Psm","synthetic":false,"types":[]},{"text":"impl Copy for FrceOff","synthetic":false,"types":[]},{"text":"impl Copy for Wdsel","synthetic":false,"types":[]},{"text":"impl Copy for FrceOn","synthetic":false,"types":[]},{"text":"impl Copy for Done","synthetic":false,"types":[]},{"text":"impl Copy for Pwm","synthetic":false,"types":[]},{"text":"impl Copy for Ch0Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch2Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch4Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch0Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch4Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch0Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch2Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch3Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch1Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch4Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch3Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch2Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch6Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch5Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch6Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for Ch1Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch2Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch4Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch3Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch6Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch1Div","synthetic":false,"types":[]},{"text":"impl Copy for En","synthetic":false,"types":[]},{"text":"impl Copy for Ch7Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch4Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch5Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch1Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch7Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch5Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch6Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch3Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch6Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch7Cc","synthetic":false,"types":[]},{"text":"impl Copy for Ch3Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch1Csr","synthetic":false,"types":[]},{"text":"impl Copy for Ch7Top","synthetic":false,"types":[]},{"text":"impl Copy for Ch0Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch0Div","synthetic":false,"types":[]},{"text":"impl Copy for Ch2Ctr","synthetic":false,"types":[]},{"text":"impl Copy for Ch5Div","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for Ch7Csr","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for Ch5Top","synthetic":false,"types":[]},{"text":"impl Copy for Divmode","synthetic":false,"types":[]},{"text":"impl Copy for Resets","synthetic":false,"types":[]},{"text":"impl Copy for Peripherals","synthetic":false,"types":[]},{"text":"impl Copy for Wdsel","synthetic":false,"types":[]},{"text":"impl Copy for Rosc","synthetic":false,"types":[]},{"text":"impl Copy for Phase","synthetic":false,"types":[]},{"text":"impl Copy for Randombit","synthetic":false,"types":[]},{"text":"impl Copy for Status","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Freqb","synthetic":false,"types":[]},{"text":"impl Copy for Freqa","synthetic":false,"types":[]},{"text":"impl Copy for Count","synthetic":false,"types":[]},{"text":"impl Copy for Div","synthetic":false,"types":[]},{"text":"impl Copy for CtrlFreqRange","synthetic":false,"types":[]},{"text":"impl Copy for Passwd","synthetic":false,"types":[]},{"text":"impl Copy for CtrlEnable","synthetic":false,"types":[]},{"text":"impl Copy for DivDiv","synthetic":false,"types":[]},{"text":"impl Copy for Rtc","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for Setup1","synthetic":false,"types":[]},{"text":"impl Copy for Setup0","synthetic":false,"types":[]},{"text":"impl Copy for ClkdivM1","synthetic":false,"types":[]},{"text":"impl Copy for Rtc0","synthetic":false,"types":[]},{"text":"impl Copy for IrqSetup0","synthetic":false,"types":[]},{"text":"impl Copy for IrqSetup1","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for Rtc1","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Sio","synthetic":false,"types":[]},{"text":"impl Copy for Interp1CtrlLane0","synthetic":false,"types":[]},{"text":"impl Copy for Interp1Accum0Add","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOut","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOutXor","synthetic":false,"types":[]},{"text":"impl Copy for Interp0CtrlLane0","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOutSet","synthetic":false,"types":[]},{"text":"impl Copy for GpioOe","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOutClr","synthetic":false,"types":[]},{"text":"impl Copy for Interp1Accum1Add","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOe","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiIn","synthetic":false,"types":[]},{"text":"impl Copy for GpioOeSet","synthetic":false,"types":[]},{"text":"impl Copy for GpioOutSet","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOeXor","synthetic":false,"types":[]},{"text":"impl Copy for GpioOutXor","synthetic":false,"types":[]},{"text":"impl Copy for DivCsr","synthetic":false,"types":[]},{"text":"impl Copy for GpioOeClr","synthetic":false,"types":[]},{"text":"impl Copy for FifoSt","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOeSet","synthetic":false,"types":[]},{"text":"impl Copy for Interp0Accum0Add","synthetic":false,"types":[]},{"text":"impl Copy for Interp0Accum1Add","synthetic":false,"types":[]},{"text":"impl Copy for GpioOut","synthetic":false,"types":[]},{"text":"impl Copy for GpioIn","synthetic":false,"types":[]},{"text":"impl Copy for GpioHiOeClr","synthetic":false,"types":[]},{"text":"impl Copy for Interp0CtrlLane1","synthetic":false,"types":[]},{"text":"impl Copy for GpioOeXor","synthetic":false,"types":[]},{"text":"impl Copy for GpioOutClr","synthetic":false,"types":[]},{"text":"impl Copy for Interp1CtrlLane1","synthetic":false,"types":[]},{"text":"impl Copy for Spi0","synthetic":false,"types":[]},{"text":"impl Copy for Sspperiphid0","synthetic":false,"types":[]},{"text":"impl Copy for Sspsr","synthetic":false,"types":[]},{"text":"impl Copy for Sspperiphid1","synthetic":false,"types":[]},{"text":"impl Copy for Sspcpsr","synthetic":false,"types":[]},{"text":"impl Copy for Sspcr0","synthetic":false,"types":[]},{"text":"impl Copy for Sspmis","synthetic":false,"types":[]},{"text":"impl Copy for Ssppcellid1","synthetic":false,"types":[]},{"text":"impl Copy for Ssppcellid0","synthetic":false,"types":[]},{"text":"impl Copy for Sspperiphid3","synthetic":false,"types":[]},{"text":"impl Copy for Sspdr","synthetic":false,"types":[]},{"text":"impl Copy for Ssppcellid2","synthetic":false,"types":[]},{"text":"impl Copy for Sspris","synthetic":false,"types":[]},{"text":"impl Copy for Sspcr1","synthetic":false,"types":[]},{"text":"impl Copy for Ssppcellid3","synthetic":false,"types":[]},{"text":"impl Copy for Sspdmacr","synthetic":false,"types":[]},{"text":"impl Copy for Sspperiphid2","synthetic":false,"types":[]},{"text":"impl Copy for Sspimsc","synthetic":false,"types":[]},{"text":"impl Copy for Sspicr","synthetic":false,"types":[]},{"text":"impl Copy for Syscfg","synthetic":false,"types":[]},{"text":"impl Copy for ProcInSyncBypass","synthetic":false,"types":[]},{"text":"impl Copy for Mempowerdown","synthetic":false,"types":[]},{"text":"impl Copy for ProcConfig","synthetic":false,"types":[]},{"text":"impl Copy for Dbgforce","synthetic":false,"types":[]},{"text":"impl Copy for ProcInSyncBypassHi","synthetic":false,"types":[]},{"text":"impl Copy for Sysinfo","synthetic":false,"types":[]},{"text":"impl Copy for Platform","synthetic":false,"types":[]},{"text":"impl Copy for ChipId","synthetic":false,"types":[]},{"text":"impl Copy for Tbman","synthetic":false,"types":[]},{"text":"impl Copy for Platform","synthetic":false,"types":[]},{"text":"impl Copy for Timer","synthetic":false,"types":[]},{"text":"impl Copy for Dbgpause","synthetic":false,"types":[]},{"text":"impl Copy for Pause","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for Armed","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for Uart0","synthetic":false,"types":[]},{"text":"impl Copy for Uartibrd","synthetic":false,"types":[]},{"text":"impl Copy for Uartperiphid3","synthetic":false,"types":[]},{"text":"impl Copy for Uartpcellid1","synthetic":false,"types":[]},{"text":"impl Copy for Uartdr","synthetic":false,"types":[]},{"text":"impl Copy for Uartmis","synthetic":false,"types":[]},{"text":"impl Copy for Uartperiphid2","synthetic":false,"types":[]},{"text":"impl Copy for Uartperiphid1","synthetic":false,"types":[]},{"text":"impl Copy for Uartris","synthetic":false,"types":[]},{"text":"impl Copy for Uartpcellid2","synthetic":false,"types":[]},{"text":"impl Copy for Uartpcellid3","synthetic":false,"types":[]},{"text":"impl Copy for UartlcrH","synthetic":false,"types":[]},{"text":"impl Copy for Uartperiphid0","synthetic":false,"types":[]},{"text":"impl Copy for Uartfbrd","synthetic":false,"types":[]},{"text":"impl Copy for Uartimsc","synthetic":false,"types":[]},{"text":"impl Copy for Uarticr","synthetic":false,"types":[]},{"text":"impl Copy for Uartfr","synthetic":false,"types":[]},{"text":"impl Copy for Uartifls","synthetic":false,"types":[]},{"text":"impl Copy for Uartilpr","synthetic":false,"types":[]},{"text":"impl Copy for Uartdmacr","synthetic":false,"types":[]},{"text":"impl Copy for Uartcr","synthetic":false,"types":[]},{"text":"impl Copy for Uartpcellid0","synthetic":false,"types":[]},{"text":"impl Copy for Uartrsr","synthetic":false,"types":[]},{"text":"impl Copy for UsbctrlRegs","synthetic":false,"types":[]},{"text":"impl Copy for UsbphyTrim","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp8","synthetic":false,"types":[]},{"text":"impl Copy for SofRd","synthetic":false,"types":[]},{"text":"impl Copy for UsbPwr","synthetic":false,"types":[]},{"text":"impl Copy for EpStatusStallNak","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp10","synthetic":false,"types":[]},{"text":"impl Copy for MainCtrl","synthetic":false,"types":[]},{"text":"impl Copy for SieStatus","synthetic":false,"types":[]},{"text":"impl Copy for NakPoll","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp13","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp7","synthetic":false,"types":[]},{"text":"impl Copy for Inte","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp4","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp14","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp15","synthetic":false,"types":[]},{"text":"impl Copy for Intr","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp11","synthetic":false,"types":[]},{"text":"impl Copy for BuffStatus","synthetic":false,"types":[]},{"text":"impl Copy for SofWr","synthetic":false,"types":[]},{"text":"impl Copy for EpAbortDone","synthetic":false,"types":[]},{"text":"impl Copy for UsbphyDirect","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp6","synthetic":false,"types":[]},{"text":"impl Copy for BuffCpuShouldHandle","synthetic":false,"types":[]},{"text":"impl Copy for Ints","synthetic":false,"types":[]},{"text":"impl Copy for UsbMuxing","synthetic":false,"types":[]},{"text":"impl Copy for IntEpCtrl","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp2","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp5","synthetic":false,"types":[]},{"text":"impl Copy for EpStallArm","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp3","synthetic":false,"types":[]},{"text":"impl Copy for EpAbort","synthetic":false,"types":[]},{"text":"impl Copy for UsbphyDirectOverride","synthetic":false,"types":[]},{"text":"impl Copy for SieCtrl","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp9","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp1","synthetic":false,"types":[]},{"text":"impl Copy for Intf","synthetic":false,"types":[]},{"text":"impl Copy for AddrEndp12","synthetic":false,"types":[]},{"text":"impl Copy for VregAndChipReset","synthetic":false,"types":[]},{"text":"impl Copy for ChipReset","synthetic":false,"types":[]},{"text":"impl Copy for Vreg","synthetic":false,"types":[]},{"text":"impl Copy for Bod","synthetic":false,"types":[]},{"text":"impl Copy for Watchdog","synthetic":false,"types":[]},{"text":"impl Copy for Tick","synthetic":false,"types":[]},{"text":"impl Copy for Reason","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Load","synthetic":false,"types":[]},{"text":"impl Copy for XipCtrl","synthetic":false,"types":[]},{"text":"impl Copy for Flush","synthetic":false,"types":[]},{"text":"impl Copy for StreamAddr","synthetic":false,"types":[]},{"text":"impl Copy for Stat","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for StreamCtr","synthetic":false,"types":[]},{"text":"impl Copy for XipSsi","synthetic":false,"types":[]},{"text":"impl Copy for Msticr","synthetic":false,"types":[]},{"text":"impl Copy for Ctrlr0","synthetic":false,"types":[]},{"text":"impl Copy for SpiCtrlr0","synthetic":false,"types":[]},{"text":"impl Copy for Rxflr","synthetic":false,"types":[]},{"text":"impl Copy for Baudr","synthetic":false,"types":[]},{"text":"impl Copy for Txflr","synthetic":false,"types":[]},{"text":"impl Copy for Imr","synthetic":false,"types":[]},{"text":"impl Copy for Isr","synthetic":false,"types":[]},{"text":"impl Copy for Dmacr","synthetic":false,"types":[]},{"text":"impl Copy for Icr","synthetic":false,"types":[]},{"text":"impl Copy for Idr","synthetic":false,"types":[]},{"text":"impl Copy for SsiVersionId","synthetic":false,"types":[]},{"text":"impl Copy for Txoicr","synthetic":false,"types":[]},{"text":"impl Copy for Dmatdlr","synthetic":false,"types":[]},{"text":"impl Copy for Dmardlr","synthetic":false,"types":[]},{"text":"impl Copy for Ssienr","synthetic":false,"types":[]},{"text":"impl Copy for Risr","synthetic":false,"types":[]},{"text":"impl Copy for TxdDriveEdge","synthetic":false,"types":[]},{"text":"impl Copy for RxSampleDly","synthetic":false,"types":[]},{"text":"impl Copy for Dr0","synthetic":false,"types":[]},{"text":"impl Copy for Rxoicr","synthetic":false,"types":[]},{"text":"impl Copy for Mwcr","synthetic":false,"types":[]},{"text":"impl Copy for Rxuicr","synthetic":false,"types":[]},{"text":"impl Copy for Ctrlr1","synthetic":false,"types":[]},{"text":"impl Copy for Txftlr","synthetic":false,"types":[]},{"text":"impl Copy for Ser","synthetic":false,"types":[]},{"text":"impl Copy for Sr","synthetic":false,"types":[]},{"text":"impl Copy for Rxftlr","synthetic":false,"types":[]},{"text":"impl Copy for SpiCtrlr0TransType","synthetic":false,"types":[]},{"text":"impl Copy for SpiCtrlr0InstL","synthetic":false,"types":[]},{"text":"impl Copy for Ctrlr0Tmod","synthetic":false,"types":[]},{"text":"impl Copy for Ctrlr0SpiFrf","synthetic":false,"types":[]},{"text":"impl Copy for Xosc","synthetic":false,"types":[]},{"text":"impl Copy for Status","synthetic":false,"types":[]},{"text":"impl Copy for Count","synthetic":false,"types":[]},{"text":"impl Copy for Ctrl","synthetic":false,"types":[]},{"text":"impl Copy for Startup","synthetic":false,"types":[]},{"text":"impl Copy for CtrlFreqRange","synthetic":false,"types":[]},{"text":"impl Copy for CtrlEnable","synthetic":false,"types":[]},{"text":"impl Copy for StatusFreqRange","synthetic":false,"types":[]}];
implementors["void"] = [{"text":"impl Copy for Void","synthetic":false,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()