C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/Float8/Float8_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/Float8/Float8_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Float8_tb

Top level modules:
	Float8_tb

} {} {}} C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/Float8/Float8_pack.sv {1 {vlog -work work -sv -stats=none C:/Users/adity/Proj/MACproj/systolic_array/tb/rtl_tb/Float8/Float8_pack.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Float8_pack

Top level modules:
	Float8_pack

} {} {}}
