0.6
2017.3
Oct  4 2017
20:11:37
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sim_1/new/sim.v,1513011155,verilog,,,,sim,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/ADR.v,1513125120,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/ALU32.v,,ADR,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/ALU32.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/ALUoutDR.v,,ALU32,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/ALUoutDR.v,1513125137,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/BDR.v,,ALUoutDR,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/BDR.v,1513125128,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Control_Unit.v,,BDR,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Control_Unit.v,1513303865,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/DBDR.v,,Control_Unit,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/DBDR.v,1513125145,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Data_Mem.v,,DBDR,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Data_Mem.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/IR.v,,Data_Mem,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/IR.v,1513101360,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Ins_Mem.v,,IR,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Ins_Mem.v,1512991607,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Jump_Address.v,,Ins_Mem,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Jump_Address.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcA.v,,Jump_Address,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcA.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcB.v,,MUX32_ALUSrcA,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcB.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_DBDataSrc.v,,MUX32_ALUSrcB,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX32_DBDataSrc.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX4to1_PCSrc.v,,MUX32_DBDataSrc,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX4to1_PCSrc.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX_WriteReg.v,,MUX4to1_PCSrc,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX_WriteReg.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX_Write_Data.v,,MUX_WriteReg,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/MUX_Write_Data.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Multi_Cycle_CPU.v,,MUX_Write_Data,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Multi_Cycle_CPU.v,1513270559,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC.v,,Multi_Cycle_CPU,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC.v,1513330341,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC4_add_imm.v,,PC,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC4_add_imm.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC_add_4.v,,PC4_add_imm,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/PC_add_4.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/RegFile.v,,PC_add_4,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/RegFile.v,1513099457,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Sign_Zero_Extend.v,,RegFile,,,,,,,,
D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sources_1/new/Sign_Zero_Extend.v,1512985465,verilog,,D:/vivado/Multi_Cycle_CPU/Multi_Cycle_CPU.srcs/sim_1/new/sim.v,,Sign_Zero_Extend,,,,,,,,
