INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/lab_4/lab_4.srcs/sources_1/new/sr_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/lab_4/lab_4.srcs/sim_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
