
Stm32f446re-accelerator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075cc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800779c  0800779c  0001779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007854  08007854  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007854  08007854  00017854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800785c  0800785c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800785c  0800785c  0001785c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007860  08007860  00017860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001454  20000088  080078ec  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014dc  080078ec  000214dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001839d  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000320c  00000000  00000000  00038455  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001250  00000000  00000000  0003b668  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010d8  00000000  00000000  0003c8b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024127  00000000  00000000  0003d990  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f558  00000000  00000000  00061ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3430  00000000  00000000  0007100f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014443f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dd8  00000000  00000000  001444bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007784 	.word	0x08007784

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08007784 	.word	0x08007784

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <Rf96_LoRaClearIrq>:
  temp=temp-157;
  return temp;
}
// Очистка всех флагов
void Rf96_LoRaClearIrq(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  SPIWrite(LR_RegIrqFlags,0xFF);
 80005b4:	21ff      	movs	r1, #255	; 0xff
 80005b6:	2012      	movs	r0, #18
 80005b8:	f001 fefc 	bl	80023b4 <SPIWrite>
}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}

080005c0 <Rf96_Standby>:

// Вход в standby мод
void Rf96_Standby(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x09);                              		//Standby//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x01);                              	 //Standby//High Frequency Mode
 80005c4:	2101      	movs	r1, #1
 80005c6:	2001      	movs	r0, #1
 80005c8:	f001 fef4 	bl	80023b4 <SPIWrite>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <Rf96_Sleep>:

// Вход в sleep мод
void Rf96_Sleep(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x08);                              		//Sleep//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x00);                            		 //Sleep//High Frequency Mode
 80005d4:	2100      	movs	r1, #0
 80005d6:	2001      	movs	r0, #1
 80005d8:	f001 feec 	bl	80023b4 <SPIWrite>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <Rf96_EntryLoRa>:

// Вход в Lora мод
void Rf96_EntryLoRa(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  //SPIWrite(LR_RegOpMode,0x88);//Low Frequency Mode
	SPIWrite(LR_RegOpMode,0x80);//High Frequency Mode
 80005e4:	2180      	movs	r1, #128	; 0x80
 80005e6:	2001      	movs	r0, #1
 80005e8:	f001 fee4 	bl	80023b4 <SPIWrite>
}
 80005ec:	bf00      	nop
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <Rf96_FreqChoose>:
// Выбираем несущую частоту 0 - 434 Мгц  1 - 868 Мгц
void Rf96_FreqChoose(uint8_t freq_value)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
	BurstWrite(LR_RegFrMsb,Rf96_FreqTbl[freq_value],3);
 80005fa:	79fa      	ldrb	r2, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	4413      	add	r3, r2
 8000602:	4a05      	ldr	r2, [pc, #20]	; (8000618 <Rf96_FreqChoose+0x28>)
 8000604:	4413      	add	r3, r2
 8000606:	2203      	movs	r2, #3
 8000608:	4619      	mov	r1, r3
 800060a:	2006      	movs	r0, #6
 800060c:	f001 fef6 	bl	80023fc <BurstWrite>

}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	080077c0 	.word	0x080077c0

0800061c <Rf96_OutPower>:
// Выбираем выходную мощность 0 -20 Дб, 1- 17 Дб, 2 - 14 Дб, 3 - 11 Дб
void Rf96_OutPower(uint8_t Power_value)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPaConfig,Rf96_PowerTbl[Power_value]);
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	4a06      	ldr	r2, [pc, #24]	; (8000644 <Rf96_OutPower+0x28>)
 800062a:	5cd3      	ldrb	r3, [r2, r3]
 800062c:	4619      	mov	r1, r3
 800062e:	2009      	movs	r0, #9
 8000630:	f001 fec0 	bl	80023b4 <SPIWrite>
	SPIWrite(0x5A,0x87);  // Для ноги PA устанавливает Pmax до +20 Дб при 0x87  и оставляет по дефолту при 0x84 ???????
 8000634:	2187      	movs	r1, #135	; 0x87
 8000636:	205a      	movs	r0, #90	; 0x5a
 8000638:	f001 febc 	bl	80023b4 <SPIWrite>
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	080077cc 	.word	0x080077cc

08000648 <Rf96_OCP>:
// защита по току( максимальный ток усилителя) ( важно ее правильно настроить, поскольку выходная мощность зависит от тока)
// 0 -Без ограничения по току, 1 - 100 мА , 2 - 120 мА, 3 -200 мА
void Rf96_OCP(uint8_t OCP_value)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]

	SPIWrite(LR_RegOcp,Rf96_OCPTbl[OCP_value]);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <Rf96_OCP+0x20>)
 8000656:	5cd3      	ldrb	r3, [r2, r3]
 8000658:	4619      	mov	r1, r3
 800065a:	200b      	movs	r0, #11
 800065c:	f001 feaa 	bl	80023b4 <SPIWrite>
}
 8000660:	bf00      	nop
 8000662:	3708      	adds	r7, #8
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	080077d0 	.word	0x080077d0

0800066c <Rf96_LNA>:
// Выбираем LNA  0 - LNA выключен, 1 - Максимальное усиление
void Rf96_LNA(uint8_t LNA_value)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegLna,Rf96_LNATbl[LNA_value]);
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <Rf96_LNA+0x20>)
 800067a:	5cd3      	ldrb	r3, [r2, r3]
 800067c:	4619      	mov	r1, r3
 800067e:	200c      	movs	r0, #12
 8000680:	f001 fe98 	bl	80023b4 <SPIWrite>

}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	080077d4 	.word	0x080077d4

08000690 <Rf96_bandwide_CR_HeadreMod>:
// Устанавливает несколько параметров: полосу частоты ( signal bandwidth), Coding rate, Мод заголовка (HeaderMod):
// Полоса частоты: 0 - 7.8KHz,1- 10.4KHz,2- 15.6KHz, 3- 20.8KHz,4- 31.2KHz,5- 41.7KHz,6- 62.5KHz,7- 125KHz,8- 250KHz,9- 500KHz
// Coding rate: 1 - 4/5, 2 - 4/6, 3 - 4/7, 4 - 4/8
// Мод заголовка : 0 -  явный, 1 - неявный
void Rf96_bandwide_CR_HeadreMod(uint8_t bandwide_value, uint8_t CR_Value, uint8_t HeaderMod_value)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	460b      	mov	r3, r1
 800069c:	71bb      	strb	r3, [r7, #6]
 800069e:	4613      	mov	r3, r2
 80006a0:	717b      	strb	r3, [r7, #5]

	//SPIWrite(LR_RegModemConfig1,(0x00<<4+(CR_Value<<1)+HeaderMod_value));
	//SPIWrite(LR_RegModemConfig1,0x8C);
	SPIWrite(LR_RegModemConfig1,0x8E);
 80006a2:	218e      	movs	r1, #142	; 0x8e
 80006a4:	201d      	movs	r0, #29
 80006a6:	f001 fe85 	bl	80023b4 <SPIWrite>
	//SPIWrite(LR_RegDetectOptimize,0xC5);
	//SPIWrite(LR_RegDetecionThreshold,0x0C);
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <Rf96_SF_LoadCRC_SymbTimeout>:
// Устанавливает несколько параметров:
// Spreading factor :  0-6,1-7,2-8,3-9,4-10,5-11,6-12
// payLoadCrcc: Выкл - 0, Вкл - 1
// Таймаут по RX:  Максимальноее значение 3FF, минимальное 0. Можно поставить любое в диапозон 0-3FF
void Rf96_SF_LoadCRC_SymbTimeout(uint8_t SF_value, uint8_t PayloadCrc_value, uint16_t SymbTimeout_value)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b082      	sub	sp, #8
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	4603      	mov	r3, r0
 80006ba:	71fb      	strb	r3, [r7, #7]
 80006bc:	460b      	mov	r3, r1
 80006be:	71bb      	strb	r3, [r7, #6]
 80006c0:	4613      	mov	r3, r2
 80006c2:	80bb      	strh	r3, [r7, #4]
	//SPIWrite(LR_RegModemConfig2,((Rf96_SpreadFactorTbl[SF_value]<<4)+(PayloadCrc_value<<2)+(SymbTimeout_value>>8)));
	SPIWrite(LR_RegModemConfig2,0x77);
 80006c4:	2177      	movs	r1, #119	; 0x77
 80006c6:	201e      	movs	r0, #30
 80006c8:	f001 fe74 	bl	80023b4 <SPIWrite>
	SPIWrite(LR_RegSymbTimeoutLsb,(uint8_t)SymbTimeout_value);
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	201f      	movs	r0, #31
 80006d4:	f001 fe6e 	bl	80023b4 <SPIWrite>
}
 80006d8:	bf00      	nop
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <Rf96_Preamble>:
//Устанавливаем длину преамбулы в байтах: 4+PreambLen_value
void Rf96_Preamble(uint16_t PreambLen_value)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	80fb      	strh	r3, [r7, #6]
	SPIWrite(LR_RegPreambleMsb,PreambLen_value>>8);
 80006ea:	88fb      	ldrh	r3, [r7, #6]
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	2020      	movs	r0, #32
 80006f6:	f001 fe5d 	bl	80023b4 <SPIWrite>
	SPIWrite(LR_RegPreambleLsb,(uint8_t)PreambLen_value);
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4619      	mov	r1, r3
 8000700:	2021      	movs	r0, #33	; 0x21
 8000702:	f001 fe57 	bl	80023b4 <SPIWrite>
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <Rf96_PinOut_Di0_Di1>:
// Настройка вывода Di0 0 - прерывание по приему, 1 - прерывание по передаче, Di1 0- прерывание по таймауту
void Rf96_PinOut_Di0_Di1(uint8_t Di0_value, uint8_t Di1_value)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
 8000714:	4603      	mov	r3, r0
 8000716:	460a      	mov	r2, r1
 8000718:	71fb      	strb	r3, [r7, #7]
 800071a:	4613      	mov	r3, r2
 800071c:	71bb      	strb	r3, [r7, #6]
	SPIWrite(REG_LR_DIOMAPPING1,(Di0_value<<6)+(Di1_value<<4));
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	b2da      	uxtb	r2, r3
 8000724:	79bb      	ldrb	r3, [r7, #6]
 8000726:	011b      	lsls	r3, r3, #4
 8000728:	b2db      	uxtb	r3, r3
 800072a:	4413      	add	r3, r2
 800072c:	b2db      	uxtb	r3, r3
 800072e:	4619      	mov	r1, r3
 8000730:	2040      	movs	r0, #64	; 0x40
 8000732:	f001 fe3f 	bl	80023b4 <SPIWrite>
}
 8000736:	bf00      	nop
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}

0800073e <Rf96_irqMaskTX>:
//Снятие маски с прерывания по TX
void Rf96_irqMaskTX(void)
{
 800073e:	b580      	push	{r7, lr}
 8000740:	af00      	add	r7, sp, #0
	SPIWrite(LR_RegIrqFlagsMask,0xF7);
 8000742:	21f7      	movs	r1, #247	; 0xf7
 8000744:	2011      	movs	r0, #17
 8000746:	f001 fe35 	bl	80023b4 <SPIWrite>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}

0800074e <Rf96_PayloadLength>:
{
	SPIWrite(LR_RegIrqFlagsMask,0x3F);
}
//Установка числа передаваемых данных (в байтах)
void Rf96_PayloadLength(uint8_t LengthBytes_value)
{
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
 8000754:	4603      	mov	r3, r0
 8000756:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegPayloadLength,LengthBytes_value);
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	4619      	mov	r1, r3
 800075c:	2022      	movs	r0, #34	; 0x22
 800075e:	f001 fe29 	bl	80023b4 <SPIWrite>
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <Rf96_TX_FifoAdr>:
//Установка Адресса  TX в буфере
void Rf96_TX_FifoAdr(uint8_t TX_adr_value)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	4603      	mov	r3, r0
 8000772:	71fb      	strb	r3, [r7, #7]
	SPIWrite(LR_RegFifoTxBaseAddr,TX_adr_value);
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4619      	mov	r1, r3
 8000778:	200e      	movs	r0, #14
 800077a:	f001 fe1b 	bl	80023b4 <SPIWrite>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <Rf96_FIFO_point>:
{
	SPIWrite(LR_RegFifoRxBaseAddr,RX_adr_value);
}
// Устанавливает указатель в FIFO
void Rf96_FIFO_point(uint8_t adrPoint_value)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	4603      	mov	r3, r0
 800078e:	71fb      	strb	r3, [r7, #7]
	 SPIWrite(LR_RegFifoAddrPtr,adrPoint_value);
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	4619      	mov	r1, r3
 8000794:	200d      	movs	r0, #13
 8000796:	f001 fe0d 	bl	80023b4 <SPIWrite>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <Rf96_TX_mode>:
	//SPIWrite(LR_RegOpMode,0x8D);
	SPIWrite(LR_RegOpMode,0x85);                            		//High Frequency Mode
}
// Вход в режим передачи
void Rf96_TX_mode(void)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	af00      	add	r7, sp, #0
	//SPIWrite(LR_RegOpMode,0x8B);
	SPIWrite(LR_RegOpMode,0x83);                            		 //High Frequency Mode
 80007a6:	2183      	movs	r1, #131	; 0x83
 80007a8:	2001      	movs	r0, #1
 80007aa:	f001 fe03 	bl	80023b4 <SPIWrite>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <Rf96_DataTX_to_FiFO>:

// Запись данных в FiFO
void Rf96_DataTX_to_FiFO(char* str, uint8_t LenghtStr)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
 80007ba:	460b      	mov	r3, r1
 80007bc:	70fb      	strb	r3, [r7, #3]
	BurstWrite(LR_RegFifo, (uint8_t *)str, LenghtStr);
 80007be:	78fb      	ldrb	r3, [r7, #3]
 80007c0:	461a      	mov	r2, r3
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	2000      	movs	r0, #0
 80007c6:	f001 fe19 	bl	80023fc <BurstWrite>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <Rf96_Lora_init>:
	packet_size = SPIRead(LR_RegRxNbBytes);
	SPIBurstRead(LR_RegFifo, str, packet_size);
}
// Настройка Rf96
void Rf96_Lora_init(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0
	// Входим в Sleep mode
	Rf96_Sleep();
 80007d6:	f7ff fefb 	bl	80005d0 <Rf96_Sleep>
	// Входим в Lora мод
	Rf96_EntryLoRa();
 80007da:	f7ff ff01 	bl	80005e0 <Rf96_EntryLoRa>
	// выбираем несущую частоту
	Rf96_FreqChoose(1);
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff ff06 	bl	80005f0 <Rf96_FreqChoose>
	// Выбираем выходную мощность
	Rf96_OutPower(0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f7ff ff19 	bl	800061c <Rf96_OutPower>
	// Выбираем ограничение по току
	Rf96_OCP(0);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ff2c 	bl	8000648 <Rf96_OCP>
	// Выбираем LNA
	Rf96_LNA(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f7ff ff3b 	bl	800066c <Rf96_LNA>
	// Выбираем полосу частот, Coding rate, и мод заголовка
	Rf96_bandwide_CR_HeadreMod(7,4,0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2104      	movs	r1, #4
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ff48 	bl	8000690 <Rf96_bandwide_CR_HeadreMod>
	// Выбираем Spreading factor, включение-выключение loadCRC,Таймаут по RX
	Rf96_SF_LoadCRC_SymbTimeout(6,1,0x3FF);
 8000800:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000804:	2101      	movs	r1, #1
 8000806:	2006      	movs	r0, #6
 8000808:	f7ff ff53 	bl	80006b2 <Rf96_SF_LoadCRC_SymbTimeout>
	// Устанавливаем длину преамбулы
	Rf96_Preamble(8);
 800080c:	2008      	movs	r0, #8
 800080e:	f7ff ff67 	bl	80006e0 <Rf96_Preamble>
	// Заходим в StandBy
	Rf96_Standby();
 8000812:	f7ff fed5 	bl	80005c0 <Rf96_Standby>
}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}

0800081a <Rf96_Lora_TX_mode>:



// Инициализация TX
void Rf96_Lora_TX_mode(void)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	af00      	add	r7, sp, #0
	//RAK811antTx();
	  // Настройка вывода Di0 на прерывание по отправке
	Rf96_PinOut_Di0_Di1(1,0);
 800081e:	2100      	movs	r1, #0
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff74 	bl	800070e <Rf96_PinOut_Di0_Di1>
      // Сброс всех флагов
	  Rf96_LoRaClearIrq();
 8000826:	f7ff fec3 	bl	80005b0 <Rf96_LoRaClearIrq>
	  // Снимаем маску с прерывания по TX
	  Rf96_irqMaskTX();
 800082a:	f7ff ff88 	bl	800073e <Rf96_irqMaskTX>
	  // Устанавливаем длину передаваемых данных (в байтах)
	  Rf96_PayloadLength(27);
 800082e:	201b      	movs	r0, #27
 8000830:	f7ff ff8d 	bl	800074e <Rf96_PayloadLength>
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 8000834:	2080      	movs	r0, #128	; 0x80
 8000836:	f7ff ff98 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 800083a:	2080      	movs	r0, #128	; 0x80
 800083c:	f7ff ffa3 	bl	8000786 <Rf96_FIFO_point>

}
 8000840:	bf00      	nop
 8000842:	bd80      	pop	{r7, pc}

08000844 <Rf96_LoRaTxPacket>:

}

// Отправка пакета данных
void Rf96_LoRaTxPacket(char* Str, uint8_t LenStr)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
    // Записываем данные в буфер
    Rf96_DataTX_to_FiFO(Str,LenStr);
 8000850:	78fb      	ldrb	r3, [r7, #3]
 8000852:	4619      	mov	r1, r3
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ffac 	bl	80007b2 <Rf96_DataTX_to_FiFO>
	// Вход в режим передачи
	Rf96_TX_mode();
 800085a:	f7ff ffa2 	bl	80007a2 <Rf96_TX_mode>
			break;
		}
	}
*/

}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <PacketToRadio>:
uint8_t accelSelect[3][5] = {{0x68, 0x04, 0x32, 0x04, 0x3a},{0x68, 0x04, 0x64, 0x04, 0x6c},{0x68, 0x04, 0x96, 0x04, 0x9e}};



void PacketToRadio(void)
{
 8000868:	b590      	push	{r4, r7, lr}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0

	for(uint8_t j=0;j<3;j++)
 800086e:	2300      	movs	r3, #0
 8000870:	71fb      	strb	r3, [r7, #7]
 8000872:	e01c      	b.n	80008ae <PacketToRadio+0x46>
	{
		for(uint8_t i=0;i<9;i++)
 8000874:	2300      	movs	r3, #0
 8000876:	71bb      	strb	r3, [r7, #6]
 8000878:	e013      	b.n	80008a2 <PacketToRadio+0x3a>
		   RadioBuff[i+j*9]=packageCut[j][i];
 800087a:	79fa      	ldrb	r2, [r7, #7]
 800087c:	79b8      	ldrb	r0, [r7, #6]
 800087e:	79bc      	ldrb	r4, [r7, #6]
 8000880:	79f9      	ldrb	r1, [r7, #7]
 8000882:	460b      	mov	r3, r1
 8000884:	00db      	lsls	r3, r3, #3
 8000886:	440b      	add	r3, r1
 8000888:	18e1      	adds	r1, r4, r3
 800088a:	4c12      	ldr	r4, [pc, #72]	; (80008d4 <PacketToRadio+0x6c>)
 800088c:	4613      	mov	r3, r2
 800088e:	00db      	lsls	r3, r3, #3
 8000890:	4413      	add	r3, r2
 8000892:	4423      	add	r3, r4
 8000894:	4403      	add	r3, r0
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4b0f      	ldr	r3, [pc, #60]	; (80008d8 <PacketToRadio+0x70>)
 800089a:	545a      	strb	r2, [r3, r1]
		for(uint8_t i=0;i<9;i++)
 800089c:	79bb      	ldrb	r3, [r7, #6]
 800089e:	3301      	adds	r3, #1
 80008a0:	71bb      	strb	r3, [r7, #6]
 80008a2:	79bb      	ldrb	r3, [r7, #6]
 80008a4:	2b08      	cmp	r3, #8
 80008a6:	d9e8      	bls.n	800087a <PacketToRadio+0x12>
	for(uint8_t j=0;j<3;j++)
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	3301      	adds	r3, #1
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d9df      	bls.n	8000874 <PacketToRadio+0xc>
	}
	//RadioBuff[27]=Crc8(RadioBuff,27);
	  // Установка адреса TX в буфере FIFO
	  Rf96_TX_FifoAdr(0x80);
 80008b4:	2080      	movs	r0, #128	; 0x80
 80008b6:	f7ff ff58 	bl	800076a <Rf96_TX_FifoAdr>
	  // Устанавливает указатель на адрес начала массива TX в FIFO
	  Rf96_FIFO_point(0x80);
 80008ba:	2080      	movs	r0, #128	; 0x80
 80008bc:	f7ff ff63 	bl	8000786 <Rf96_FIFO_point>

	  Rf96_LoRaClearIrq();
 80008c0:	f7ff fe76 	bl	80005b0 <Rf96_LoRaClearIrq>

	  Rf96_LoRaTxPacket((char*)RadioBuff,27);
 80008c4:	211b      	movs	r1, #27
 80008c6:	4804      	ldr	r0, [pc, #16]	; (80008d8 <PacketToRadio+0x70>)
 80008c8:	f7ff ffbc 	bl	8000844 <Rf96_LoRaTxPacket>

}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	200000d0 	.word	0x200000d0
 80008d8:	200009b0 	.word	0x200009b0

080008dc <transmit>:

void transmit(uint8_t* str, uint8_t* str2)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08c      	sub	sp, #48	; 0x30
 80008e0:	af08      	add	r7, sp, #32
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]

	for(uint8_t i=0;i<NumofPacket;i++)
 80008e6:	2300      	movs	r3, #0
 80008e8:	73fb      	strb	r3, [r7, #15]
 80008ea:	f000 bc50 	b.w	800118e <transmit+0x8b2>
	{


		        // первый акселерометр
			    // Ось Х
				xIntSumFirst = (str[1+8+i*36] & 0x0F) * 10 + (str[1+9+i*36] >> 4); // целочисленная сумма X
 80008ee:	7bfa      	ldrb	r2, [r7, #15]
 80008f0:	4613      	mov	r3, r2
 80008f2:	00db      	lsls	r3, r3, #3
 80008f4:	4413      	add	r3, r2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	3309      	adds	r3, #9
 80008fa:	461a      	mov	r2, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	4413      	add	r3, r2
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	f003 020f 	and.w	r2, r3, #15
 8000906:	4613      	mov	r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	4619      	mov	r1, r3
 8000910:	7bfa      	ldrb	r2, [r7, #15]
 8000912:	4613      	mov	r3, r2
 8000914:	00db      	lsls	r3, r3, #3
 8000916:	4413      	add	r3, r2
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	330a      	adds	r3, #10
 800091c:	461a      	mov	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4413      	add	r3, r2
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	091b      	lsrs	r3, r3, #4
 8000926:	b2db      	uxtb	r3, r3
 8000928:	440b      	add	r3, r1
 800092a:	4ab6      	ldr	r2, [pc, #728]	; (8000c04 <transmit+0x328>)
 800092c:	6013      	str	r3, [r2, #0]
				x5First = str[1+9+i*36] & 0x0F; //перевод правого бита 5го байта
 800092e:	7bfa      	ldrb	r2, [r7, #15]
 8000930:	4613      	mov	r3, r2
 8000932:	00db      	lsls	r3, r3, #3
 8000934:	4413      	add	r3, r2
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	330a      	adds	r3, #10
 800093a:	461a      	mov	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4413      	add	r3, r2
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	f003 030f 	and.w	r3, r3, #15
 8000946:	4ab0      	ldr	r2, [pc, #704]	; (8000c08 <transmit+0x32c>)
 8000948:	6013      	str	r3, [r2, #0]
				x60First = str[1+10+i*36] >> 4; //перевод левого бита 6го байта
 800094a:	7bfa      	ldrb	r2, [r7, #15]
 800094c:	4613      	mov	r3, r2
 800094e:	00db      	lsls	r3, r3, #3
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	330b      	adds	r3, #11
 8000956:	461a      	mov	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4413      	add	r3, r2
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	091b      	lsrs	r3, r3, #4
 8000960:	b2db      	uxtb	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	4ba9      	ldr	r3, [pc, #676]	; (8000c0c <transmit+0x330>)
 8000966:	601a      	str	r2, [r3, #0]
				x65First = str[1+10+i*36] & 0x0F; //перевод правого бита 6го байта
 8000968:	7bfa      	ldrb	r2, [r7, #15]
 800096a:	4613      	mov	r3, r2
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	4413      	add	r3, r2
 8000970:	009b      	lsls	r3, r3, #2
 8000972:	330b      	adds	r3, #11
 8000974:	461a      	mov	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	f003 030f 	and.w	r3, r3, #15
 8000980:	4aa3      	ldr	r2, [pc, #652]	; (8000c10 <transmit+0x334>)
 8000982:	6013      	str	r3, [r2, #0]
				sprintf(xvalFirst, "+%02d.%d%d;",xIntSumFirst, x5First, x60First);
 8000984:	4b9f      	ldr	r3, [pc, #636]	; (8000c04 <transmit+0x328>)
 8000986:	681a      	ldr	r2, [r3, #0]
 8000988:	4b9f      	ldr	r3, [pc, #636]	; (8000c08 <transmit+0x32c>)
 800098a:	6819      	ldr	r1, [r3, #0]
 800098c:	4b9f      	ldr	r3, [pc, #636]	; (8000c0c <transmit+0x330>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	9300      	str	r3, [sp, #0]
 8000992:	460b      	mov	r3, r1
 8000994:	499f      	ldr	r1, [pc, #636]	; (8000c14 <transmit+0x338>)
 8000996:	48a0      	ldr	r0, [pc, #640]	; (8000c18 <transmit+0x33c>)
 8000998:	f006 faee 	bl	8006f78 <siprintf>
				if((str[1+8+i*36] >> 4) == 0x01)
 800099c:	7bfa      	ldrb	r2, [r7, #15]
 800099e:	4613      	mov	r3, r2
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	4413      	add	r3, r2
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	3309      	adds	r3, #9
 80009a8:	461a      	mov	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4413      	add	r3, r2
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	091b      	lsrs	r3, r3, #4
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d102      	bne.n	80009be <transmit+0xe2>
					xvalFirst[0] = '-';
 80009b8:	4b97      	ldr	r3, [pc, #604]	; (8000c18 <transmit+0x33c>)
 80009ba:	222d      	movs	r2, #45	; 0x2d
 80009bc:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumFirst = (str[1+11+i*36] & 0x0F) * 10 + (str[1+12+i*36] >> 4);	// целочисленная сумма Y
 80009be:	7bfa      	ldrb	r2, [r7, #15]
 80009c0:	4613      	mov	r3, r2
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	4413      	add	r3, r2
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	330c      	adds	r3, #12
 80009ca:	461a      	mov	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4413      	add	r3, r2
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	f003 020f 	and.w	r2, r3, #15
 80009d6:	4613      	mov	r3, r2
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	4413      	add	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4619      	mov	r1, r3
 80009e0:	7bfa      	ldrb	r2, [r7, #15]
 80009e2:	4613      	mov	r3, r2
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	4413      	add	r3, r2
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	330d      	adds	r3, #13
 80009ec:	461a      	mov	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4413      	add	r3, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	091b      	lsrs	r3, r3, #4
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	440b      	add	r3, r1
 80009fa:	4a88      	ldr	r2, [pc, #544]	; (8000c1c <transmit+0x340>)
 80009fc:	6013      	str	r3, [r2, #0]
				y8First = str[1+12+i*36] & 0x0F; //перевод правого бита 8го байта
 80009fe:	7bfa      	ldrb	r2, [r7, #15]
 8000a00:	4613      	mov	r3, r2
 8000a02:	00db      	lsls	r3, r3, #3
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	330d      	adds	r3, #13
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4413      	add	r3, r2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	f003 030f 	and.w	r3, r3, #15
 8000a16:	4a82      	ldr	r2, [pc, #520]	; (8000c20 <transmit+0x344>)
 8000a18:	6013      	str	r3, [r2, #0]
				y90First = str[1+13+i*36] >> 4; //перевод левого бита 9го байта
 8000a1a:	7bfa      	ldrb	r2, [r7, #15]
 8000a1c:	4613      	mov	r3, r2
 8000a1e:	00db      	lsls	r3, r3, #3
 8000a20:	4413      	add	r3, r2
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	330e      	adds	r3, #14
 8000a26:	461a      	mov	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	091b      	lsrs	r3, r3, #4
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	461a      	mov	r2, r3
 8000a34:	4b7b      	ldr	r3, [pc, #492]	; (8000c24 <transmit+0x348>)
 8000a36:	601a      	str	r2, [r3, #0]
				y95First = str[1+13+i*36] & 0x0F; //перевод правого бита 9го байта
 8000a38:	7bfa      	ldrb	r2, [r7, #15]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	4413      	add	r3, r2
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	330e      	adds	r3, #14
 8000a44:	461a      	mov	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4413      	add	r3, r2
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	f003 030f 	and.w	r3, r3, #15
 8000a50:	4a75      	ldr	r2, [pc, #468]	; (8000c28 <transmit+0x34c>)
 8000a52:	6013      	str	r3, [r2, #0]
				sprintf(yvalFirst, "+%02d.%d%d;", yIntSumFirst, y8First, y90First);
 8000a54:	4b71      	ldr	r3, [pc, #452]	; (8000c1c <transmit+0x340>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b71      	ldr	r3, [pc, #452]	; (8000c20 <transmit+0x344>)
 8000a5a:	6819      	ldr	r1, [r3, #0]
 8000a5c:	4b71      	ldr	r3, [pc, #452]	; (8000c24 <transmit+0x348>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	9300      	str	r3, [sp, #0]
 8000a62:	460b      	mov	r3, r1
 8000a64:	496b      	ldr	r1, [pc, #428]	; (8000c14 <transmit+0x338>)
 8000a66:	4871      	ldr	r0, [pc, #452]	; (8000c2c <transmit+0x350>)
 8000a68:	f006 fa86 	bl	8006f78 <siprintf>
				if((str[1+11+i*36] >> 4) == 0x01)
 8000a6c:	7bfa      	ldrb	r2, [r7, #15]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	330c      	adds	r3, #12
 8000a78:	461a      	mov	r2, r3
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	091b      	lsrs	r3, r3, #4
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d102      	bne.n	8000a8e <transmit+0x1b2>
					yvalFirst[0] = '-';
 8000a88:	4b68      	ldr	r3, [pc, #416]	; (8000c2c <transmit+0x350>)
 8000a8a:	222d      	movs	r2, #45	; 0x2d
 8000a8c:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumFirst = (str[1+14+i*36] & 0x0F) * 10 + (str[1+15+i*36] >> 4); //целочисленная сумма Z
 8000a8e:	7bfa      	ldrb	r2, [r7, #15]
 8000a90:	4613      	mov	r3, r2
 8000a92:	00db      	lsls	r3, r3, #3
 8000a94:	4413      	add	r3, r2
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	330f      	adds	r3, #15
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	f003 020f 	and.w	r2, r3, #15
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	4413      	add	r3, r2
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	4619      	mov	r1, r3
 8000ab0:	7bfa      	ldrb	r2, [r7, #15]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	4413      	add	r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	3310      	adds	r3, #16
 8000abc:	461a      	mov	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	091b      	lsrs	r3, r3, #4
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	440b      	add	r3, r1
 8000aca:	4a59      	ldr	r2, [pc, #356]	; (8000c30 <transmit+0x354>)
 8000acc:	6013      	str	r3, [r2, #0]
				z11First = str[1+15+i*36] & 0x0F; //перевод правого бита 11го байта
 8000ace:	7bfa      	ldrb	r2, [r7, #15]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	00db      	lsls	r3, r3, #3
 8000ad4:	4413      	add	r3, r2
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	3310      	adds	r3, #16
 8000ada:	461a      	mov	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4413      	add	r3, r2
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	f003 030f 	and.w	r3, r3, #15
 8000ae6:	4a53      	ldr	r2, [pc, #332]	; (8000c34 <transmit+0x358>)
 8000ae8:	6013      	str	r3, [r2, #0]
				z120First = str[1+16+i*36] >> 4; //перевод левого бита 12го байта
 8000aea:	7bfa      	ldrb	r2, [r7, #15]
 8000aec:	4613      	mov	r3, r2
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	4413      	add	r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	3311      	adds	r3, #17
 8000af6:	461a      	mov	r2, r3
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	4413      	add	r3, r2
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	091b      	lsrs	r3, r3, #4
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	461a      	mov	r2, r3
 8000b04:	4b4c      	ldr	r3, [pc, #304]	; (8000c38 <transmit+0x35c>)
 8000b06:	601a      	str	r2, [r3, #0]
				z125First = str[1+16+i*36] & 0x0F; //перевод правого бита 12го байта
 8000b08:	7bfa      	ldrb	r2, [r7, #15]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	4413      	add	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	3311      	adds	r3, #17
 8000b14:	461a      	mov	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	f003 030f 	and.w	r3, r3, #15
 8000b20:	4a46      	ldr	r2, [pc, #280]	; (8000c3c <transmit+0x360>)
 8000b22:	6013      	str	r3, [r2, #0]
				sprintf(zvalFirst, "+%02d.%d%d;", zIntSumFirst, z11First, z120First);
 8000b24:	4b42      	ldr	r3, [pc, #264]	; (8000c30 <transmit+0x354>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b42      	ldr	r3, [pc, #264]	; (8000c34 <transmit+0x358>)
 8000b2a:	6819      	ldr	r1, [r3, #0]
 8000b2c:	4b42      	ldr	r3, [pc, #264]	; (8000c38 <transmit+0x35c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	460b      	mov	r3, r1
 8000b34:	4937      	ldr	r1, [pc, #220]	; (8000c14 <transmit+0x338>)
 8000b36:	4842      	ldr	r0, [pc, #264]	; (8000c40 <transmit+0x364>)
 8000b38:	f006 fa1e 	bl	8006f78 <siprintf>
				if((str[1+14+i*36] >> 4) == 0x01)
 8000b3c:	7bfa      	ldrb	r2, [r7, #15]
 8000b3e:	4613      	mov	r3, r2
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	4413      	add	r3, r2
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	330f      	adds	r3, #15
 8000b48:	461a      	mov	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4413      	add	r3, r2
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	091b      	lsrs	r3, r3, #4
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d102      	bne.n	8000b5e <transmit+0x282>
					zvalFirst[0] = '-';
 8000b58:	4b39      	ldr	r3, [pc, #228]	; (8000c40 <transmit+0x364>)
 8000b5a:	222d      	movs	r2, #45	; 0x2d
 8000b5c:	701a      	strb	r2, [r3, #0]

				// второй акселерометр
				// Ось Х
				xIntSumSecond = (str[1+17+i*36] & 0x0F) * 10 + (str[1+18+i*36] >> 4); // целочисленная сумма X
 8000b5e:	7bfa      	ldrb	r2, [r7, #15]
 8000b60:	4613      	mov	r3, r2
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	4413      	add	r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	3312      	adds	r3, #18
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4413      	add	r3, r2
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	f003 020f 	and.w	r2, r3, #15
 8000b76:	4613      	mov	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	4619      	mov	r1, r3
 8000b80:	7bfa      	ldrb	r2, [r7, #15]
 8000b82:	4613      	mov	r3, r2
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	4413      	add	r3, r2
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	3313      	adds	r3, #19
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	091b      	lsrs	r3, r3, #4
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	440b      	add	r3, r1
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <transmit+0x368>)
 8000b9c:	6013      	str	r3, [r2, #0]
				x5Second = str[1+18+i*36] & 0x0F; //перевод правого бита 5го байта
 8000b9e:	7bfa      	ldrb	r2, [r7, #15]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	4413      	add	r3, r2
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	3313      	adds	r3, #19
 8000baa:	461a      	mov	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4413      	add	r3, r2
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	4a24      	ldr	r2, [pc, #144]	; (8000c48 <transmit+0x36c>)
 8000bb8:	6013      	str	r3, [r2, #0]
				x60Second = str[1+19+i*36] >> 4; //перевод левого бита 6го байта
 8000bba:	7bfa      	ldrb	r2, [r7, #15]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	4413      	add	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	3314      	adds	r3, #20
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <transmit+0x370>)
 8000bd6:	601a      	str	r2, [r3, #0]
				x65Second = str[1+19+i*36] & 0x0F; //перевод правого бита 6го байта
 8000bd8:	7bfa      	ldrb	r2, [r7, #15]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	00db      	lsls	r3, r3, #3
 8000bde:	4413      	add	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	3314      	adds	r3, #20
 8000be4:	461a      	mov	r2, r3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	f003 030f 	and.w	r3, r3, #15
 8000bf0:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <transmit+0x374>)
 8000bf2:	6013      	str	r3, [r2, #0]
				sprintf(xvalSecond, "+%02d.%d%d;",xIntSumSecond, x5Second, x60Second);
 8000bf4:	4b13      	ldr	r3, [pc, #76]	; (8000c44 <transmit+0x368>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <transmit+0x36c>)
 8000bfa:	6819      	ldr	r1, [r3, #0]
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <transmit+0x370>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	e028      	b.n	8000c54 <transmit+0x378>
 8000c02:	bf00      	nop
 8000c04:	20000de8 	.word	0x20000de8
 8000c08:	2000094c 	.word	0x2000094c
 8000c0c:	20000bd8 	.word	0x20000bd8
 8000c10:	20000958 	.word	0x20000958
 8000c14:	0800779c 	.word	0x0800779c
 8000c18:	2000019c 	.word	0x2000019c
 8000c1c:	20000930 	.word	0x20000930
 8000c20:	20000934 	.word	0x20000934
 8000c24:	2000055c 	.word	0x2000055c
 8000c28:	20000820 	.word	0x20000820
 8000c2c:	20000560 	.word	0x20000560
 8000c30:	200009a0 	.word	0x200009a0
 8000c34:	20000770 	.word	0x20000770
 8000c38:	2000076c 	.word	0x2000076c
 8000c3c:	20000954 	.word	0x20000954
 8000c40:	200009a8 	.word	0x200009a8
 8000c44:	2000092c 	.word	0x2000092c
 8000c48:	20000bdc 	.word	0x20000bdc
 8000c4c:	20000568 	.word	0x20000568
 8000c50:	20000928 	.word	0x20000928
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	460b      	mov	r3, r1
 8000c58:	49b9      	ldr	r1, [pc, #740]	; (8000f40 <transmit+0x664>)
 8000c5a:	48ba      	ldr	r0, [pc, #744]	; (8000f44 <transmit+0x668>)
 8000c5c:	f006 f98c 	bl	8006f78 <siprintf>
				if((str[1+17+i*36] >> 4) == 0x01)
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	4613      	mov	r3, r2
 8000c64:	00db      	lsls	r3, r3, #3
 8000c66:	4413      	add	r3, r2
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	3312      	adds	r3, #18
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	091b      	lsrs	r3, r3, #4
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d102      	bne.n	8000c82 <transmit+0x3a6>
					xvalSecond[0] = '-';
 8000c7c:	4bb1      	ldr	r3, [pc, #708]	; (8000f44 <transmit+0x668>)
 8000c7e:	222d      	movs	r2, #45	; 0x2d
 8000c80:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumSecond = (str[1+20+i*36] & 0x0F) * 10 + (str[1+21+i*36] >> 4);	// целочисленная сумма Y
 8000c82:	7bfa      	ldrb	r2, [r7, #15]
 8000c84:	4613      	mov	r3, r2
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	4413      	add	r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	3315      	adds	r3, #21
 8000c8e:	461a      	mov	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4413      	add	r3, r2
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	f003 020f 	and.w	r2, r3, #15
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	7bfa      	ldrb	r2, [r7, #15]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	00db      	lsls	r3, r3, #3
 8000caa:	4413      	add	r3, r2
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	3316      	adds	r3, #22
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	091b      	lsrs	r3, r3, #4
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	440b      	add	r3, r1
 8000cbe:	4aa2      	ldr	r2, [pc, #648]	; (8000f48 <transmit+0x66c>)
 8000cc0:	6013      	str	r3, [r2, #0]
				y8Second = str[1+21+i*36] & 0x0F; //перевод правого бита 8го байта
 8000cc2:	7bfa      	ldrb	r2, [r7, #15]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	00db      	lsls	r3, r3, #3
 8000cc8:	4413      	add	r3, r2
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	3316      	adds	r3, #22
 8000cce:	461a      	mov	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	4a9c      	ldr	r2, [pc, #624]	; (8000f4c <transmit+0x670>)
 8000cdc:	6013      	str	r3, [r2, #0]
				y90Second = str[1+22+i*36] >> 4; //перевод левого бита 9го байта
 8000cde:	7bfa      	ldrb	r2, [r7, #15]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	00db      	lsls	r3, r3, #3
 8000ce4:	4413      	add	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	3317      	adds	r3, #23
 8000cea:	461a      	mov	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4413      	add	r3, r2
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	091b      	lsrs	r3, r3, #4
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b95      	ldr	r3, [pc, #596]	; (8000f50 <transmit+0x674>)
 8000cfa:	601a      	str	r2, [r3, #0]
				y95Second = str[1+22+i*36] & 0x0F; //перевод правого бита 9го байта
 8000cfc:	7bfa      	ldrb	r2, [r7, #15]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	3317      	adds	r3, #23
 8000d08:	461a      	mov	r2, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	f003 030f 	and.w	r3, r3, #15
 8000d14:	4a8f      	ldr	r2, [pc, #572]	; (8000f54 <transmit+0x678>)
 8000d16:	6013      	str	r3, [r2, #0]
				sprintf(yvalSecond, "+%02d.%d%d;", yIntSumSecond, y8Second, y90Second);
 8000d18:	4b8b      	ldr	r3, [pc, #556]	; (8000f48 <transmit+0x66c>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b8b      	ldr	r3, [pc, #556]	; (8000f4c <transmit+0x670>)
 8000d1e:	6819      	ldr	r1, [r3, #0]
 8000d20:	4b8b      	ldr	r3, [pc, #556]	; (8000f50 <transmit+0x674>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	9300      	str	r3, [sp, #0]
 8000d26:	460b      	mov	r3, r1
 8000d28:	4985      	ldr	r1, [pc, #532]	; (8000f40 <transmit+0x664>)
 8000d2a:	488b      	ldr	r0, [pc, #556]	; (8000f58 <transmit+0x67c>)
 8000d2c:	f006 f924 	bl	8006f78 <siprintf>
				if((str[1+20+i*36] >> 4) == 0x01)
 8000d30:	7bfa      	ldrb	r2, [r7, #15]
 8000d32:	4613      	mov	r3, r2
 8000d34:	00db      	lsls	r3, r3, #3
 8000d36:	4413      	add	r3, r2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	3315      	adds	r3, #21
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	091b      	lsrs	r3, r3, #4
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d102      	bne.n	8000d52 <transmit+0x476>
					yvalSecond[0] = '-';
 8000d4c:	4b82      	ldr	r3, [pc, #520]	; (8000f58 <transmit+0x67c>)
 8000d4e:	222d      	movs	r2, #45	; 0x2d
 8000d50:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumSecond = (str[1+23+i*36] & 0x0F) * 10 + (str[1+24+i*36] >> 4); //целочисленная сумма Z
 8000d52:	7bfa      	ldrb	r2, [r7, #15]
 8000d54:	4613      	mov	r3, r2
 8000d56:	00db      	lsls	r3, r3, #3
 8000d58:	4413      	add	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	3318      	adds	r3, #24
 8000d5e:	461a      	mov	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	f003 020f 	and.w	r2, r3, #15
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	4619      	mov	r1, r3
 8000d74:	7bfa      	ldrb	r2, [r7, #15]
 8000d76:	4613      	mov	r3, r2
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	4413      	add	r3, r2
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	3319      	adds	r3, #25
 8000d80:	461a      	mov	r2, r3
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	091b      	lsrs	r3, r3, #4
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	440b      	add	r3, r1
 8000d8e:	4a73      	ldr	r2, [pc, #460]	; (8000f5c <transmit+0x680>)
 8000d90:	6013      	str	r3, [r2, #0]
				z11Second = str[1+24+i*36] & 0x0F; //перевод правого бита 11го байта
 8000d92:	7bfa      	ldrb	r2, [r7, #15]
 8000d94:	4613      	mov	r3, r2
 8000d96:	00db      	lsls	r3, r3, #3
 8000d98:	4413      	add	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	3319      	adds	r3, #25
 8000d9e:	461a      	mov	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4413      	add	r3, r2
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	4a6d      	ldr	r2, [pc, #436]	; (8000f60 <transmit+0x684>)
 8000dac:	6013      	str	r3, [r2, #0]
				z120Second = str[1+25+i*36] >> 4; //перевод левого бита 12го байта
 8000dae:	7bfa      	ldrb	r2, [r7, #15]
 8000db0:	4613      	mov	r3, r2
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	4413      	add	r3, r2
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	331a      	adds	r3, #26
 8000dba:	461a      	mov	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	091b      	lsrs	r3, r3, #4
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <transmit+0x688>)
 8000dca:	601a      	str	r2, [r3, #0]
				z125Second = str[1+25+i*36] & 0x0F; //перевод правого бита 12го байта
 8000dcc:	7bfa      	ldrb	r2, [r7, #15]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	4413      	add	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	331a      	adds	r3, #26
 8000dd8:	461a      	mov	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	f003 030f 	and.w	r3, r3, #15
 8000de4:	4a60      	ldr	r2, [pc, #384]	; (8000f68 <transmit+0x68c>)
 8000de6:	6013      	str	r3, [r2, #0]
				sprintf(zvalSecond, "+%02d.%d%d;", zIntSumSecond, z11Second, z120Second);
 8000de8:	4b5c      	ldr	r3, [pc, #368]	; (8000f5c <transmit+0x680>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b5c      	ldr	r3, [pc, #368]	; (8000f60 <transmit+0x684>)
 8000dee:	6819      	ldr	r1, [r3, #0]
 8000df0:	4b5c      	ldr	r3, [pc, #368]	; (8000f64 <transmit+0x688>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	460b      	mov	r3, r1
 8000df8:	4951      	ldr	r1, [pc, #324]	; (8000f40 <transmit+0x664>)
 8000dfa:	485c      	ldr	r0, [pc, #368]	; (8000f6c <transmit+0x690>)
 8000dfc:	f006 f8bc 	bl	8006f78 <siprintf>
				if((str[1+23+i*36] >> 4) == 0x01)
 8000e00:	7bfa      	ldrb	r2, [r7, #15]
 8000e02:	4613      	mov	r3, r2
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	4413      	add	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	3318      	adds	r3, #24
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	091b      	lsrs	r3, r3, #4
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d102      	bne.n	8000e22 <transmit+0x546>
					zvalSecond[0] = '-';
 8000e1c:	4b53      	ldr	r3, [pc, #332]	; (8000f6c <transmit+0x690>)
 8000e1e:	222d      	movs	r2, #45	; 0x2d
 8000e20:	701a      	strb	r2, [r3, #0]

				// третий акселерометр
				// Ось Х
				xIntSumThird = (str[1+26+i*36] & 0x0F) * 10 + (str[1+27+i*36] >> 4); // целочисленная сумма X
 8000e22:	7bfa      	ldrb	r2, [r7, #15]
 8000e24:	4613      	mov	r3, r2
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	4413      	add	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	331b      	adds	r3, #27
 8000e2e:	461a      	mov	r2, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	4413      	add	r3, r2
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	f003 020f 	and.w	r2, r3, #15
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	009b      	lsls	r3, r3, #2
 8000e3e:	4413      	add	r3, r2
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	7bfa      	ldrb	r2, [r7, #15]
 8000e46:	4613      	mov	r3, r2
 8000e48:	00db      	lsls	r3, r3, #3
 8000e4a:	4413      	add	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	331c      	adds	r3, #28
 8000e50:	461a      	mov	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	091b      	lsrs	r3, r3, #4
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	440b      	add	r3, r1
 8000e5e:	4a44      	ldr	r2, [pc, #272]	; (8000f70 <transmit+0x694>)
 8000e60:	6013      	str	r3, [r2, #0]
				x5Third = str[1+27+i*36] & 0x0F; //перевод правого бита 5го байта
 8000e62:	7bfa      	ldrb	r2, [r7, #15]
 8000e64:	4613      	mov	r3, r2
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	4413      	add	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	331c      	adds	r3, #28
 8000e6e:	461a      	mov	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4413      	add	r3, r2
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	4a3e      	ldr	r2, [pc, #248]	; (8000f74 <transmit+0x698>)
 8000e7c:	6013      	str	r3, [r2, #0]
				x60Third = str[1+28+i*36] >> 4; //перевод левого бита 6го байта
 8000e7e:	7bfa      	ldrb	r2, [r7, #15]
 8000e80:	4613      	mov	r3, r2
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	4413      	add	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	331d      	adds	r3, #29
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4413      	add	r3, r2
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	091b      	lsrs	r3, r3, #4
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	461a      	mov	r2, r3
 8000e98:	4b37      	ldr	r3, [pc, #220]	; (8000f78 <transmit+0x69c>)
 8000e9a:	601a      	str	r2, [r3, #0]
				x65Third = str[1+28+i*36] & 0x0F; //перевод правого бита 6го байта
 8000e9c:	7bfa      	ldrb	r2, [r7, #15]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	00db      	lsls	r3, r3, #3
 8000ea2:	4413      	add	r3, r2
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	331d      	adds	r3, #29
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	f003 030f 	and.w	r3, r3, #15
 8000eb4:	4a31      	ldr	r2, [pc, #196]	; (8000f7c <transmit+0x6a0>)
 8000eb6:	6013      	str	r3, [r2, #0]
				sprintf(xvalThird, "+%02d.%d%d;",xIntSumThird, x5Third, x60Third);
 8000eb8:	4b2d      	ldr	r3, [pc, #180]	; (8000f70 <transmit+0x694>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <transmit+0x698>)
 8000ebe:	6819      	ldr	r1, [r3, #0]
 8000ec0:	4b2d      	ldr	r3, [pc, #180]	; (8000f78 <transmit+0x69c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	491d      	ldr	r1, [pc, #116]	; (8000f40 <transmit+0x664>)
 8000eca:	482d      	ldr	r0, [pc, #180]	; (8000f80 <transmit+0x6a4>)
 8000ecc:	f006 f854 	bl	8006f78 <siprintf>
				if((str[1+26+i*36] >> 4) == 0x01)
 8000ed0:	7bfa      	ldrb	r2, [r7, #15]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	4413      	add	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	331b      	adds	r3, #27
 8000edc:	461a      	mov	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	091b      	lsrs	r3, r3, #4
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d102      	bne.n	8000ef2 <transmit+0x616>
					xvalThird[0] = '-';
 8000eec:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <transmit+0x6a4>)
 8000eee:	222d      	movs	r2, #45	; 0x2d
 8000ef0:	701a      	strb	r2, [r3, #0]

				// Ось Y
				yIntSumThird = (str[1+29+i*36] & 0x0F) * 10 + (str[1+30+i*36] >> 4);	// целочисленная сумма Y
 8000ef2:	7bfa      	ldrb	r2, [r7, #15]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	00db      	lsls	r3, r3, #3
 8000ef8:	4413      	add	r3, r2
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	331e      	adds	r3, #30
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	f003 020f 	and.w	r2, r3, #15
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	4619      	mov	r1, r3
 8000f14:	7bfa      	ldrb	r2, [r7, #15]
 8000f16:	4613      	mov	r3, r2
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	4413      	add	r3, r2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	331f      	adds	r3, #31
 8000f20:	461a      	mov	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	091b      	lsrs	r3, r3, #4
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	440b      	add	r3, r1
 8000f2e:	4a15      	ldr	r2, [pc, #84]	; (8000f84 <transmit+0x6a8>)
 8000f30:	6013      	str	r3, [r2, #0]
				y8Third = str[1+30+i*36] & 0x0F; //перевод правого бита 8го байта
 8000f32:	7bfa      	ldrb	r2, [r7, #15]
 8000f34:	4613      	mov	r3, r2
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4413      	add	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	e024      	b.n	8000f88 <transmit+0x6ac>
 8000f3e:	bf00      	nop
 8000f40:	0800779c 	.word	0x0800779c
 8000f44:	20000120 	.word	0x20000120
 8000f48:	200007dc 	.word	0x200007dc
 8000f4c:	20000950 	.word	0x20000950
 8000f50:	20000b2c 	.word	0x20000b2c
 8000f54:	20000118 	.word	0x20000118
 8000f58:	20000938 	.word	0x20000938
 8000f5c:	20000114 	.word	0x20000114
 8000f60:	20001060 	.word	0x20001060
 8000f64:	20000774 	.word	0x20000774
 8000f68:	20000128 	.word	0x20000128
 8000f6c:	20000778 	.word	0x20000778
 8000f70:	2000105c 	.word	0x2000105c
 8000f74:	200008e4 	.word	0x200008e4
 8000f78:	20000554 	.word	0x20000554
 8000f7c:	20000940 	.word	0x20000940
 8000f80:	20000b30 	.word	0x20000b30
 8000f84:	2000099c 	.word	0x2000099c
 8000f88:	331f      	adds	r3, #31
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4413      	add	r3, r2
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	4a82      	ldr	r2, [pc, #520]	; (80011a0 <transmit+0x8c4>)
 8000f98:	6013      	str	r3, [r2, #0]
				y90Third = str[1+31+i*36] >> 4; //перевод левого бита 9го байта
 8000f9a:	7bfa      	ldrb	r2, [r7, #15]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	3320      	adds	r3, #32
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	091b      	lsrs	r3, r3, #4
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b7b      	ldr	r3, [pc, #492]	; (80011a4 <transmit+0x8c8>)
 8000fb6:	601a      	str	r2, [r3, #0]
				y95Third = str[1+31+i*36] & 0x0F; //перевод правого бита 9го байта
 8000fb8:	7bfa      	ldrb	r2, [r7, #15]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	4413      	add	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	3320      	adds	r3, #32
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f003 030f 	and.w	r3, r3, #15
 8000fd0:	4a75      	ldr	r2, [pc, #468]	; (80011a8 <transmit+0x8cc>)
 8000fd2:	6013      	str	r3, [r2, #0]
				sprintf(yvalThird, "+%02d.%d%d;", yIntSumThird, y8Third, y90Third);
 8000fd4:	4b75      	ldr	r3, [pc, #468]	; (80011ac <transmit+0x8d0>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b71      	ldr	r3, [pc, #452]	; (80011a0 <transmit+0x8c4>)
 8000fda:	6819      	ldr	r1, [r3, #0]
 8000fdc:	4b71      	ldr	r3, [pc, #452]	; (80011a4 <transmit+0x8c8>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	4972      	ldr	r1, [pc, #456]	; (80011b0 <transmit+0x8d4>)
 8000fe6:	4873      	ldr	r0, [pc, #460]	; (80011b4 <transmit+0x8d8>)
 8000fe8:	f005 ffc6 	bl	8006f78 <siprintf>
				if((str[1+29+i*36] >> 4) == 0x01)
 8000fec:	7bfa      	ldrb	r2, [r7, #15]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	4413      	add	r3, r2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	331e      	adds	r3, #30
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	b2db      	uxtb	r3, r3
 8001004:	2b01      	cmp	r3, #1
 8001006:	d102      	bne.n	800100e <transmit+0x732>
					yvalThird[0] = '-';
 8001008:	4b6a      	ldr	r3, [pc, #424]	; (80011b4 <transmit+0x8d8>)
 800100a:	222d      	movs	r2, #45	; 0x2d
 800100c:	701a      	strb	r2, [r3, #0]

				// Ось Z
				zIntSumThird = (str[1+32+i*36] & 0x0F) * 10 + (str[1+33+i*36] >> 4); //целочисленная сумма Z
 800100e:	7bfa      	ldrb	r2, [r7, #15]
 8001010:	4613      	mov	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	3321      	adds	r3, #33	; 0x21
 800101a:	461a      	mov	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4413      	add	r3, r2
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	f003 020f 	and.w	r2, r3, #15
 8001026:	4613      	mov	r3, r2
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	4413      	add	r3, r2
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	4619      	mov	r1, r3
 8001030:	7bfa      	ldrb	r2, [r7, #15]
 8001032:	4613      	mov	r3, r2
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4413      	add	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3322      	adds	r3, #34	; 0x22
 800103c:	461a      	mov	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	091b      	lsrs	r3, r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	440b      	add	r3, r1
 800104a:	4a5b      	ldr	r2, [pc, #364]	; (80011b8 <transmit+0x8dc>)
 800104c:	6013      	str	r3, [r2, #0]
				z11Third = str[1+33+i*36] & 0x0F; //перевод правого бита 11го байта
 800104e:	7bfa      	ldrb	r2, [r7, #15]
 8001050:	4613      	mov	r3, r2
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	3322      	adds	r3, #34	; 0x22
 800105a:	461a      	mov	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4413      	add	r3, r2
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	f003 030f 	and.w	r3, r3, #15
 8001066:	4a55      	ldr	r2, [pc, #340]	; (80011bc <transmit+0x8e0>)
 8001068:	6013      	str	r3, [r2, #0]
				z120Third = str[1+34+i*36] >> 4; //перевод левого бита 12го байта
 800106a:	7bfa      	ldrb	r2, [r7, #15]
 800106c:	4613      	mov	r3, r2
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	4413      	add	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	3323      	adds	r3, #35	; 0x23
 8001076:	461a      	mov	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	091b      	lsrs	r3, r3, #4
 8001080:	b2db      	uxtb	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	4b4e      	ldr	r3, [pc, #312]	; (80011c0 <transmit+0x8e4>)
 8001086:	601a      	str	r2, [r3, #0]
				z125Third = str[1+34+i*36] & 0x0F; //перевод правого бита 12го байта
 8001088:	7bfa      	ldrb	r2, [r7, #15]
 800108a:	4613      	mov	r3, r2
 800108c:	00db      	lsls	r3, r3, #3
 800108e:	4413      	add	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	3323      	adds	r3, #35	; 0x23
 8001094:	461a      	mov	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	f003 030f 	and.w	r3, r3, #15
 80010a0:	4a48      	ldr	r2, [pc, #288]	; (80011c4 <transmit+0x8e8>)
 80010a2:	6013      	str	r3, [r2, #0]
				sprintf(zvalThird, "+%02d.%d%d;", zIntSumThird, z11Third, z120Third);
 80010a4:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <transmit+0x8dc>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b44      	ldr	r3, [pc, #272]	; (80011bc <transmit+0x8e0>)
 80010aa:	6819      	ldr	r1, [r3, #0]
 80010ac:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <transmit+0x8e4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	460b      	mov	r3, r1
 80010b4:	493e      	ldr	r1, [pc, #248]	; (80011b0 <transmit+0x8d4>)
 80010b6:	4844      	ldr	r0, [pc, #272]	; (80011c8 <transmit+0x8ec>)
 80010b8:	f005 ff5e 	bl	8006f78 <siprintf>
				if((str[1+32+i*36] >> 4) == 0x01)
 80010bc:	7bfa      	ldrb	r2, [r7, #15]
 80010be:	4613      	mov	r3, r2
 80010c0:	00db      	lsls	r3, r3, #3
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	3321      	adds	r3, #33	; 0x21
 80010c8:	461a      	mov	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	091b      	lsrs	r3, r3, #4
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d102      	bne.n	80010de <transmit+0x802>
					zvalThird[0] = '-';
 80010d8:	4b3b      	ldr	r3, [pc, #236]	; (80011c8 <transmit+0x8ec>)
 80010da:	222d      	movs	r2, #45	; 0x2d
 80010dc:	701a      	strb	r2, [r3, #0]


				for(uint8_t j=0;j<8;j++)
 80010de:	2300      	movs	r3, #0
 80010e0:	73bb      	strb	r3, [r7, #14]
 80010e2:	e019      	b.n	8001118 <transmit+0x83c>
				{

					str2[j+i*73]=str[j+i*36];
 80010e4:	7bb9      	ldrb	r1, [r7, #14]
 80010e6:	7bfa      	ldrb	r2, [r7, #15]
 80010e8:	4613      	mov	r3, r2
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	4413      	add	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	440b      	add	r3, r1
 80010f2:	461a      	mov	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1899      	adds	r1, r3, r2
 80010f8:	7bb8      	ldrb	r0, [r7, #14]
 80010fa:	7bfa      	ldrb	r2, [r7, #15]
 80010fc:	4613      	mov	r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4413      	add	r3, r2
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	4413      	add	r3, r2
 8001106:	4403      	add	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	4413      	add	r3, r2
 800110e:	780a      	ldrb	r2, [r1, #0]
 8001110:	701a      	strb	r2, [r3, #0]
				for(uint8_t j=0;j<8;j++)
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	3301      	adds	r3, #1
 8001116:	73bb      	strb	r3, [r7, #14]
 8001118:	7bbb      	ldrb	r3, [r7, #14]
 800111a:	2b07      	cmp	r3, #7
 800111c:	d9e2      	bls.n	80010e4 <transmit+0x808>
				}
				for(uint8_t j=0;j<8;j++)
 800111e:	2300      	movs	r3, #0
 8001120:	737b      	strb	r3, [r7, #13]
 8001122:	e011      	b.n	8001148 <transmit+0x86c>
				{

					str2[j+8+i*73]=';';
 8001124:	7b7b      	ldrb	r3, [r7, #13]
 8001126:	f103 0108 	add.w	r1, r3, #8
 800112a:	7bfa      	ldrb	r2, [r7, #15]
 800112c:	4613      	mov	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4413      	add	r3, r2
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	4413      	add	r3, r2
 8001136:	440b      	add	r3, r1
 8001138:	461a      	mov	r2, r3
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	4413      	add	r3, r2
 800113e:	223b      	movs	r2, #59	; 0x3b
 8001140:	701a      	strb	r2, [r3, #0]
				for(uint8_t j=0;j<8;j++)
 8001142:	7b7b      	ldrb	r3, [r7, #13]
 8001144:	3301      	adds	r3, #1
 8001146:	737b      	strb	r3, [r7, #13]
 8001148:	7b7b      	ldrb	r3, [r7, #13]
 800114a:	2b07      	cmp	r3, #7
 800114c:	d9ea      	bls.n	8001124 <transmit+0x848>
				}


				sprintf(&str2[1+8+i*73], "%s%s%s%s%s%s%s%s%s\n", xvalFirst, yvalFirst, zvalFirst, xvalSecond, yvalSecond, zvalSecond, xvalThird, yvalThird, zvalThird);
 800114e:	7bfa      	ldrb	r2, [r7, #15]
 8001150:	4613      	mov	r3, r2
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	4413      	add	r3, r2
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	4413      	add	r3, r2
 800115a:	3309      	adds	r3, #9
 800115c:	461a      	mov	r2, r3
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	1898      	adds	r0, r3, r2
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <transmit+0x8ec>)
 8001164:	9306      	str	r3, [sp, #24]
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <transmit+0x8d8>)
 8001168:	9305      	str	r3, [sp, #20]
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <transmit+0x8f0>)
 800116c:	9304      	str	r3, [sp, #16]
 800116e:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <transmit+0x8f4>)
 8001170:	9303      	str	r3, [sp, #12]
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <transmit+0x8f8>)
 8001174:	9302      	str	r3, [sp, #8]
 8001176:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <transmit+0x8fc>)
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	4b18      	ldr	r3, [pc, #96]	; (80011dc <transmit+0x900>)
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <transmit+0x904>)
 8001180:	4a18      	ldr	r2, [pc, #96]	; (80011e4 <transmit+0x908>)
 8001182:	4919      	ldr	r1, [pc, #100]	; (80011e8 <transmit+0x90c>)
 8001184:	f005 fef8 	bl	8006f78 <siprintf>
	for(uint8_t i=0;i<NumofPacket;i++)
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	3301      	adds	r3, #1
 800118c:	73fb      	strb	r3, [r7, #15]
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	2b06      	cmp	r3, #6
 8001192:	f67f abac 	bls.w	80008ee <transmit+0x12>

	}

}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200007d8 	.word	0x200007d8
 80011a4:	20000134 	.word	0x20000134
 80011a8:	20000550 	.word	0x20000550
 80011ac:	2000099c 	.word	0x2000099c
 80011b0:	0800779c 	.word	0x0800779c
 80011b4:	2000012c 	.word	0x2000012c
 80011b8:	20000be0 	.word	0x20000be0
 80011bc:	20000138 	.word	0x20000138
 80011c0:	200009d0 	.word	0x200009d0
 80011c4:	20000558 	.word	0x20000558
 80011c8:	20000944 	.word	0x20000944
 80011cc:	20000b30 	.word	0x20000b30
 80011d0:	20000778 	.word	0x20000778
 80011d4:	20000938 	.word	0x20000938
 80011d8:	20000120 	.word	0x20000120
 80011dc:	200009a8 	.word	0x200009a8
 80011e0:	20000560 	.word	0x20000560
 80011e4:	2000019c 	.word	0x2000019c
 80011e8:	080077a8 	.word	0x080077a8

080011ec <uint32_TO_charmass>:
mass - массив, в которй число будет переведено
startMass - начальный элемент массива
len - длина переводимого числа
*/
void uint32_TO_charmass(uint32_t Number, uint8_t *mass, uint16_t startMass, uint16_t len)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	4611      	mov	r1, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	460b      	mov	r3, r1
 80011fc:	80fb      	strh	r3, [r7, #6]
 80011fe:	4613      	mov	r3, r2
 8001200:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < len; i++)
 8001202:	2300      	movs	r3, #0
 8001204:	82fb      	strh	r3, [r7, #22]
 8001206:	e01f      	b.n	8001248 <uint32_TO_charmass+0x5c>
	{
		mass[len - 1 - i + startMass] = Number % 10 + 48;
 8001208:	68f9      	ldr	r1, [r7, #12]
 800120a:	4b14      	ldr	r3, [pc, #80]	; (800125c <uint32_TO_charmass+0x70>)
 800120c:	fba3 2301 	umull	r2, r3, r3, r1
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	1aca      	subs	r2, r1, r3
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	88bb      	ldrh	r3, [r7, #4]
 8001220:	1e59      	subs	r1, r3, #1
 8001222:	8afb      	ldrh	r3, [r7, #22]
 8001224:	1ac9      	subs	r1, r1, r3
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	440b      	add	r3, r1
 800122a:	4619      	mov	r1, r3
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	440b      	add	r3, r1
 8001230:	3230      	adds	r2, #48	; 0x30
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	701a      	strb	r2, [r3, #0]
		Number = Number / 10;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4a08      	ldr	r2, [pc, #32]	; (800125c <uint32_TO_charmass+0x70>)
 800123a:	fba2 2303 	umull	r2, r3, r2, r3
 800123e:	08db      	lsrs	r3, r3, #3
 8001240:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < len; i++)
 8001242:	8afb      	ldrh	r3, [r7, #22]
 8001244:	3301      	adds	r3, #1
 8001246:	82fb      	strh	r3, [r7, #22]
 8001248:	8afa      	ldrh	r2, [r7, #22]
 800124a:	88bb      	ldrh	r3, [r7, #4]
 800124c:	429a      	cmp	r2, r3
 800124e:	d3db      	bcc.n	8001208 <uint32_TO_charmass+0x1c>

	}
}
 8001250:	bf00      	nop
 8001252:	371c      	adds	r7, #28
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	cccccccd 	.word	0xcccccccd

08001260 <SyncAccel>:


// Функция синхронизации

void SyncAccel(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	  // Синхронизация
	  if(readFlag==1)
 8001264:	4b20      	ldr	r3, [pc, #128]	; (80012e8 <SyncAccel+0x88>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b01      	cmp	r3, #1
 800126a:	d110      	bne.n	800128e <SyncAccel+0x2e>
	  {
		UsartCount=0;
 800126c:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <SyncAccel+0x8c>)
 800126e:	2200      	movs	r2, #0
 8001270:	701a      	strb	r2, [r3, #0]
	  	readFlag=0;
 8001272:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <SyncAccel+0x88>)
 8001274:	2200      	movs	r2, #0
 8001276:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 8001278:	2001      	movs	r0, #1
 800127a:	f002 fabb 	bl	80037f4 <HAL_Delay>
	  	HAL_UART_Abort(&huart3);
 800127e:	481c      	ldr	r0, [pc, #112]	; (80012f0 <SyncAccel+0x90>)
 8001280:	f004 feae 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001284:	220e      	movs	r2, #14
 8001286:	491b      	ldr	r1, [pc, #108]	; (80012f4 <SyncAccel+0x94>)
 8001288:	4819      	ldr	r0, [pc, #100]	; (80012f0 <SyncAccel+0x90>)
 800128a:	f004 fe29 	bl	8005ee0 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag2==1)
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <SyncAccel+0x98>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d110      	bne.n	80012b8 <SyncAccel+0x58>
	  {
		UsartCount=0;
 8001296:	4b15      	ldr	r3, [pc, #84]	; (80012ec <SyncAccel+0x8c>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
	  	readFlag2=0;
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <SyncAccel+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f002 faa6 	bl	80037f4 <HAL_Delay>
	  	HAL_UART_Abort(&huart1);
 80012a8:	4814      	ldr	r0, [pc, #80]	; (80012fc <SyncAccel+0x9c>)
 80012aa:	f004 fe99 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 80012ae:	220e      	movs	r2, #14
 80012b0:	4913      	ldr	r1, [pc, #76]	; (8001300 <SyncAccel+0xa0>)
 80012b2:	4812      	ldr	r0, [pc, #72]	; (80012fc <SyncAccel+0x9c>)
 80012b4:	f004 fe14 	bl	8005ee0 <HAL_UART_Receive_DMA>
	  }
	  if(readFlag3==1)
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <SyncAccel+0xa4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d110      	bne.n	80012e2 <SyncAccel+0x82>
	  {
		UsartCount=0;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <SyncAccel+0x8c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
	  	readFlag3=0;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <SyncAccel+0xa4>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
	  	HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f002 fa91 	bl	80037f4 <HAL_Delay>
	  	HAL_UART_Abort(&huart5);
 80012d2:	480d      	ldr	r0, [pc, #52]	; (8001308 <SyncAccel+0xa8>)
 80012d4:	f004 fe84 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 80012d8:	220e      	movs	r2, #14
 80012da:	490c      	ldr	r1, [pc, #48]	; (800130c <SyncAccel+0xac>)
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <SyncAccel+0xa8>)
 80012de:	f004 fdff 	bl	8005ee0 <HAL_UART_Receive_DMA>
	  }


}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200009cc 	.word	0x200009cc
 80012ec:	200000f0 	.word	0x200000f0
 80012f0:	200001a4 	.word	0x200001a4
 80012f4:	200000a4 	.word	0x200000a4
 80012f8:	200009a4 	.word	0x200009a4
 80012fc:	200008e8 	.word	0x200008e8
 8001300:	200000c0 	.word	0x200000c0
 8001304:	2000011c 	.word	0x2000011c
 8001308:	200007e0 	.word	0x200007e0
 800130c:	200000b2 	.word	0x200000b2

08001310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f002 f9fb 	bl	8003710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 f8bb 	bl	8001494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131e:	f000 fb15 	bl	800194c <MX_GPIO_Init>
  MX_DMA_Init();
 8001322:	f000 facd 	bl	80018c0 <MX_DMA_Init>
  MX_SPI1_Init();
 8001326:	f000 f927 	bl	8001578 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800132a:	f000 fa75 	bl	8001818 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800132e:	f000 fa9d 	bl	800186c <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001332:	f000 fa47 	bl	80017c4 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8001336:	f005 fd29 	bl	8006d8c <MX_FATFS_Init>
  MX_SPI3_Init();
 800133a:	f000 f953 	bl	80015e4 <MX_SPI3_Init>
  MX_UART5_Init();
 800133e:	f000 fa17 	bl	8001770 <MX_UART5_Init>
  MX_TIM6_Init();
 8001342:	f000 f985 	bl	8001650 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001346:	f000 f9b9 	bl	80016bc <MX_TIM7_Init>
  MX_TIM10_Init();
 800134a:	f000 f9ed 	bl	8001728 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

	// Сд карта инициализация
	SDCARD_Init();
 800134e:	f000 febb 	bl	80020c8 <SDCARD_Init>
    // Инициализация радиоканала (sx1272)
	Rf96_Lora_init();
 8001352:	f7ff fa3e 	bl	80007d2 <Rf96_Lora_init>
	Rf96_Lora_TX_mode();
 8001356:	f7ff fa60 	bl	800081a <Rf96_Lora_TX_mode>

	// Сд карта инициализация
	SDCARD_Init();
 800135a:	f000 feb5 	bl	80020c8 <SDCARD_Init>

    // Запуск приема в дма с аксселерометров
    HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 800135e:	220e      	movs	r2, #14
 8001360:	493c      	ldr	r1, [pc, #240]	; (8001454 <main+0x144>)
 8001362:	483d      	ldr	r0, [pc, #244]	; (8001458 <main+0x148>)
 8001364:	f004 fdbc 	bl	8005ee0 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 8001368:	220e      	movs	r2, #14
 800136a:	493c      	ldr	r1, [pc, #240]	; (800145c <main+0x14c>)
 800136c:	483c      	ldr	r0, [pc, #240]	; (8001460 <main+0x150>)
 800136e:	f004 fdb7 	bl	8005ee0 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 8001372:	220e      	movs	r2, #14
 8001374:	493b      	ldr	r1, [pc, #236]	; (8001464 <main+0x154>)
 8001376:	483c      	ldr	r0, [pc, #240]	; (8001468 <main+0x158>)
 8001378:	f004 fdb2 	bl	8005ee0 <HAL_UART_Receive_DMA>

    // Отправка первого нулевого пакета
	PacketToRadio();
 800137c:	f7ff fa74 	bl	8000868 <PacketToRadio>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2101      	movs	r1, #1
 8001384:	4839      	ldr	r0, [pc, #228]	; (800146c <main+0x15c>)
 8001386:	f003 f91f 	bl	80045c8 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  // Синхронизация
	    SyncAccel();
 800138a:	f7ff ff69 	bl	8001260 <SyncAccel>

	  // отправка по радиоканалу
		if(Get_NIRQ_Di0())
 800138e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001392:	4837      	ldr	r0, [pc, #220]	; (8001470 <main+0x160>)
 8001394:	f003 f900 	bl	8004598 <HAL_GPIO_ReadPin>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <main+0x92>
		{
			PacketToRadio();
 800139e:	f7ff fa63 	bl	8000868 <PacketToRadio>
		}

		// Запись на SD карту
		if(metka==1)
 80013a2:	4b34      	ldr	r3, [pc, #208]	; (8001474 <main+0x164>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d1ef      	bne.n	800138a <main+0x7a>
		{
			//HAL_UART_Transmit_IT(&huart2, "\n", 1);

			metka=0;
 80013aa:	4b32      	ldr	r3, [pc, #200]	; (8001474 <main+0x164>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
			if(pr==1)
 80013b0:	4b31      	ldr	r3, [pc, #196]	; (8001478 <main+0x168>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d136      	bne.n	8001426 <main+0x116>
			{

				if(z==0)
 80013b8:	4b30      	ldr	r3, [pc, #192]	; (800147c <main+0x16c>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d11c      	bne.n	80013fa <main+0xea>
				{
					z=1;
 80013c0:	4b2e      	ldr	r3, [pc, #184]	; (800147c <main+0x16c>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]

					memset(Buff_Mid,0,sizeof(Buff_Mid));
 80013c6:	22fc      	movs	r2, #252	; 0xfc
 80013c8:	2100      	movs	r1, #0
 80013ca:	482d      	ldr	r0, [pc, #180]	; (8001480 <main+0x170>)
 80013cc:	f005 fdcc 	bl	8006f68 <memset>
					for(uint8_t i=0;i<NumofPacket;i++)
 80013d0:	2300      	movs	r3, #0
 80013d2:	71fb      	strb	r3, [r7, #7]
 80013d4:	e00e      	b.n	80013f4 <main+0xe4>
					{
						uint32_TO_charmass(0, Buff_Mid, i*36, 8);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	461a      	mov	r2, r3
 80013dc:	00d2      	lsls	r2, r2, #3
 80013de:	4413      	add	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	2308      	movs	r3, #8
 80013e6:	4926      	ldr	r1, [pc, #152]	; (8001480 <main+0x170>)
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff feff 	bl	80011ec <uint32_TO_charmass>
					for(uint8_t i=0;i<NumofPacket;i++)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	3301      	adds	r3, #1
 80013f2:	71fb      	strb	r3, [r7, #7]
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	2b06      	cmp	r3, #6
 80013f8:	d9ed      	bls.n	80013d6 <main+0xc6>

					}

				}
				transmit(Buff_Mid,Buff_str1);
 80013fa:	4922      	ldr	r1, [pc, #136]	; (8001484 <main+0x174>)
 80013fc:	4820      	ldr	r0, [pc, #128]	; (8001480 <main+0x170>)
 80013fe:	f7ff fa6d 	bl	80008dc <transmit>


				Buff_str1[510]=';';
 8001402:	4b20      	ldr	r3, [pc, #128]	; (8001484 <main+0x174>)
 8001404:	223b      	movs	r2, #59	; 0x3b
 8001406:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
				Buff_str1[511]='\n';
 800140a:	4b1e      	ldr	r3, [pc, #120]	; (8001484 <main+0x174>)
 800140c:	220a      	movs	r2, #10
 800140e:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
				// Запись на SD
				SDCARD_WriteSingleBlock(blockAddr++, Buff_str1);
 8001412:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <main+0x178>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	1c5a      	adds	r2, r3, #1
 8001418:	491b      	ldr	r1, [pc, #108]	; (8001488 <main+0x178>)
 800141a:	600a      	str	r2, [r1, #0]
 800141c:	4919      	ldr	r1, [pc, #100]	; (8001484 <main+0x174>)
 800141e:	4618      	mov	r0, r3
 8001420:	f000 ff3e 	bl	80022a0 <SDCARD_WriteSingleBlock>
 8001424:	e7b1      	b.n	800138a <main+0x7a>

			}
			else
			{

				transmit(Buff_Top,Buff_str2);
 8001426:	4919      	ldr	r1, [pc, #100]	; (800148c <main+0x17c>)
 8001428:	4819      	ldr	r0, [pc, #100]	; (8001490 <main+0x180>)
 800142a:	f7ff fa57 	bl	80008dc <transmit>

				Buff_str2[510]=';';
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <main+0x17c>)
 8001430:	223b      	movs	r2, #59	; 0x3b
 8001432:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
				Buff_str2[511]='\n';
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <main+0x17c>)
 8001438:	220a      	movs	r2, #10
 800143a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff

				// Запись на SD
				SDCARD_WriteSingleBlock(blockAddr++, Buff_str2);
 800143e:	4b12      	ldr	r3, [pc, #72]	; (8001488 <main+0x178>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	4910      	ldr	r1, [pc, #64]	; (8001488 <main+0x178>)
 8001446:	600a      	str	r2, [r1, #0]
 8001448:	4910      	ldr	r1, [pc, #64]	; (800148c <main+0x17c>)
 800144a:	4618      	mov	r0, r3
 800144c:	f000 ff28 	bl	80022a0 <SDCARD_WriteSingleBlock>
	    SyncAccel();
 8001450:	e79b      	b.n	800138a <main+0x7a>
 8001452:	bf00      	nop
 8001454:	200000a4 	.word	0x200000a4
 8001458:	200001a4 	.word	0x200001a4
 800145c:	200000b2 	.word	0x200000b2
 8001460:	200007e0 	.word	0x200007e0
 8001464:	200000c0 	.word	0x200000c0
 8001468:	200008e8 	.word	0x200008e8
 800146c:	40020800 	.word	0x40020800
 8001470:	40020000 	.word	0x40020000
 8001474:	200000f3 	.word	0x200000f3
 8001478:	200000f2 	.word	0x200000f2
 800147c:	200000f4 	.word	0x200000f4
 8001480:	20000454 	.word	0x20000454
 8001484:	20000be8 	.word	0x20000be8
 8001488:	200000ec 	.word	0x200000ec
 800148c:	2000056c 	.word	0x2000056c
 8001490:	200009d4 	.word	0x200009d4

08001494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	; 0x50
 8001498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149a:	f107 031c 	add.w	r3, r7, #28
 800149e:	2234      	movs	r2, #52	; 0x34
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f005 fd60 	bl	8006f68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b8:	2300      	movs	r3, #0
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <SystemClock_Config+0xdc>)
 80014be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c0:	4a2b      	ldr	r2, [pc, #172]	; (8001570 <SystemClock_Config+0xdc>)
 80014c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c6:	6413      	str	r3, [r2, #64]	; 0x40
 80014c8:	4b29      	ldr	r3, [pc, #164]	; (8001570 <SystemClock_Config+0xdc>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d0:	607b      	str	r3, [r7, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d4:	2300      	movs	r3, #0
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	4b26      	ldr	r3, [pc, #152]	; (8001574 <SystemClock_Config+0xe0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a25      	ldr	r2, [pc, #148]	; (8001574 <SystemClock_Config+0xe0>)
 80014de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b23      	ldr	r3, [pc, #140]	; (8001574 <SystemClock_Config+0xe0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014ec:	603b      	str	r3, [r7, #0]
 80014ee:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f0:	2301      	movs	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fa:	2302      	movs	r3, #2
 80014fc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001502:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001504:	2304      	movs	r3, #4
 8001506:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001508:	23b4      	movs	r3, #180	; 0xb4
 800150a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800150c:	2302      	movs	r3, #2
 800150e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001510:	2302      	movs	r3, #2
 8001512:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001514:	2302      	movs	r3, #2
 8001516:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001518:	f107 031c 	add.w	r3, r7, #28
 800151c:	4618      	mov	r0, r3
 800151e:	f003 fb77 	bl	8004c10 <HAL_RCC_OscConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001528:	f000 fd5a 	bl	8001fe0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800152c:	f003 f866 	bl	80045fc <HAL_PWREx_EnableOverDrive>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001536:	f000 fd53 	bl	8001fe0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153a:	230f      	movs	r3, #15
 800153c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800153e:	2302      	movs	r3, #2
 8001540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001546:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800154a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800154c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001550:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001552:	f107 0308 	add.w	r3, r7, #8
 8001556:	2105      	movs	r1, #5
 8001558:	4618      	mov	r0, r3
 800155a:	f003 f89f 	bl	800469c <HAL_RCC_ClockConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001564:	f000 fd3c 	bl	8001fe0 <Error_Handler>
  }
}
 8001568:	bf00      	nop
 800156a:	3750      	adds	r7, #80	; 0x50
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40023800 	.word	0x40023800
 8001574:	40007000 	.word	0x40007000

08001578 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800157c:	4b17      	ldr	r3, [pc, #92]	; (80015dc <MX_SPI1_Init+0x64>)
 800157e:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <MX_SPI1_Init+0x68>)
 8001580:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <MX_SPI1_Init+0x64>)
 8001584:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001588:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800158a:	4b14      	ldr	r3, [pc, #80]	; (80015dc <MX_SPI1_Init+0x64>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_SPI1_Init+0x64>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_SPI1_Init+0x64>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_SPI1_Init+0x64>)
 800159e:	2200      	movs	r2, #0
 80015a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <MX_SPI1_Init+0x64>)
 80015a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_SPI1_Init+0x64>)
 80015ac:	2210      	movs	r2, #16
 80015ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_SPI1_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_SPI1_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_SPI1_Init+0x64>)
 80015c4:	220a      	movs	r2, #10
 80015c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_SPI1_Init+0x64>)
 80015ca:	f003 fd7b 	bl	80050c4 <HAL_SPI_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015d4:	f000 fd04 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000ad4 	.word	0x20000ad4
 80015e0:	40013000 	.word	0x40013000

080015e4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80015e8:	4b17      	ldr	r3, [pc, #92]	; (8001648 <MX_SPI3_Init+0x64>)
 80015ea:	4a18      	ldr	r2, [pc, #96]	; (800164c <MX_SPI3_Init+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <MX_SPI3_Init+0x64>)
 80015f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80015f6:	4b14      	ldr	r3, [pc, #80]	; (8001648 <MX_SPI3_Init+0x64>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <MX_SPI3_Init+0x64>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001602:	4b11      	ldr	r3, [pc, #68]	; (8001648 <MX_SPI3_Init+0x64>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001608:	4b0f      	ldr	r3, [pc, #60]	; (8001648 <MX_SPI3_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <MX_SPI3_Init+0x64>)
 8001610:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001614:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001616:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MX_SPI3_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800161c:	4b0a      	ldr	r3, [pc, #40]	; (8001648 <MX_SPI3_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001622:	4b09      	ldr	r3, [pc, #36]	; (8001648 <MX_SPI3_Init+0x64>)
 8001624:	2200      	movs	r2, #0
 8001626:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <MX_SPI3_Init+0x64>)
 800162a:	2200      	movs	r2, #0
 800162c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800162e:	4b06      	ldr	r3, [pc, #24]	; (8001648 <MX_SPI3_Init+0x64>)
 8001630:	220a      	movs	r2, #10
 8001632:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <MX_SPI3_Init+0x64>)
 8001636:	f003 fd45 	bl	80050c4 <HAL_SPI_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001640:	f000 fcce 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000780 	.word	0x20000780
 800164c:	40003c00 	.word	0x40003c00

08001650 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001656:	463b      	mov	r3, r7
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800165e:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <MX_TIM6_Init+0x64>)
 8001660:	4a15      	ldr	r2, [pc, #84]	; (80016b8 <MX_TIM6_Init+0x68>)
 8001662:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9000-1;
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <MX_TIM6_Init+0x64>)
 8001666:	f242 3227 	movw	r2, #8999	; 0x2327
 800166a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_TIM6_Init+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <MX_TIM6_Init+0x64>)
 8001674:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001678:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_TIM6_Init+0x64>)
 800167c:	2280      	movs	r2, #128	; 0x80
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <MX_TIM6_Init+0x64>)
 8001682:	f004 f905 	bl	8005890 <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800168c:	f000 fca8 	bl	8001fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001690:	2300      	movs	r3, #0
 8001692:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001698:	463b      	mov	r3, r7
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_TIM6_Init+0x64>)
 800169e:	f004 fb41 	bl	8005d24 <HAL_TIMEx_MasterConfigSynchronization>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f000 fc9a 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	2000095c 	.word	0x2000095c
 80016b8:	40001000 	.word	0x40001000

080016bc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c2:	463b      	mov	r3, r7
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <MX_TIM7_Init+0x64>)
 80016cc:	4a15      	ldr	r2, [pc, #84]	; (8001724 <MX_TIM7_Init+0x68>)
 80016ce:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000-1;
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <MX_TIM7_Init+0x64>)
 80016d2:	f242 3227 	movw	r2, #8999	; 0x2327
 80016d6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_TIM7_Init+0x64>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <MX_TIM7_Init+0x64>)
 80016e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016e4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_TIM7_Init+0x64>)
 80016e8:	2280      	movs	r2, #128	; 0x80
 80016ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016ec:	480c      	ldr	r0, [pc, #48]	; (8001720 <MX_TIM7_Init+0x64>)
 80016ee:	f004 f8cf 	bl	8005890 <HAL_TIM_Base_Init>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016f8:	f000 fc72 	bl	8001fe0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001700:	2300      	movs	r3, #0
 8001702:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001704:	463b      	mov	r3, r7
 8001706:	4619      	mov	r1, r3
 8001708:	4805      	ldr	r0, [pc, #20]	; (8001720 <MX_TIM7_Init+0x64>)
 800170a:	f004 fb0b 	bl	8005d24 <HAL_TIMEx_MasterConfigSynchronization>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001714:	f000 fc64 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	2000101c 	.word	0x2000101c
 8001724:	40001400 	.word	0x40001400

08001728 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800172c:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <MX_TIM10_Init+0x40>)
 800172e:	4a0f      	ldr	r2, [pc, #60]	; (800176c <MX_TIM10_Init+0x44>)
 8001730:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9000-1;
 8001732:	4b0d      	ldr	r3, [pc, #52]	; (8001768 <MX_TIM10_Init+0x40>)
 8001734:	f242 3227 	movw	r2, #8999	; 0x2327
 8001738:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173a:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <MX_TIM10_Init+0x40>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <MX_TIM10_Init+0x40>)
 8001742:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001746:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <MX_TIM10_Init+0x40>)
 800174a:	2200      	movs	r2, #0
 800174c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800174e:	4b06      	ldr	r3, [pc, #24]	; (8001768 <MX_TIM10_Init+0x40>)
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001754:	4804      	ldr	r0, [pc, #16]	; (8001768 <MX_TIM10_Init+0x40>)
 8001756:	f004 f89b 	bl	8005890 <HAL_TIM_Base_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001760:	f000 fc3e 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000414 	.word	0x20000414
 800176c:	40014400 	.word	0x40014400

08001770 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_UART5_Init+0x4c>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <MX_UART5_Init+0x50>)
 8001778:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 230400;
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <MX_UART5_Init+0x4c>)
 800177c:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001780:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_UART5_Init+0x4c>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_UART5_Init+0x4c>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <MX_UART5_Init+0x4c>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_UART5_Init+0x4c>)
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_UART5_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_UART5_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_UART5_Init+0x4c>)
 80017a8:	f004 fb4c 	bl	8005e44 <HAL_UART_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80017b2:	f000 fc15 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	200007e0 	.word	0x200007e0
 80017c0:	40005000 	.word	0x40005000

080017c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017c8:	4b11      	ldr	r3, [pc, #68]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	; (8001814 <MX_USART1_UART_Init+0x50>)
 80017cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017d0:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80017d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e8:	4b09      	ldr	r3, [pc, #36]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017ea:	220c      	movs	r2, #12
 80017ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <MX_USART1_UART_Init+0x4c>)
 80017fc:	f004 fb22 	bl	8005e44 <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001806:	f000 fbeb 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200008e8 	.word	0x200008e8
 8001814:	40011000 	.word	0x40011000

08001818 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <MX_USART2_UART_Init+0x50>)
 8001820:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 8001824:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001828:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b09      	ldr	r3, [pc, #36]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_USART2_UART_Init+0x4c>)
 8001850:	f004 faf8 	bl	8005e44 <HAL_UART_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800185a:	f000 fbc1 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000b38 	.word	0x20000b38
 8001868:	40004400 	.word	0x40004400

0800186c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001870:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001872:	4a12      	ldr	r2, [pc, #72]	; (80018bc <MX_USART3_UART_Init+0x50>)
 8001874:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001878:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800187c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001886:	2200      	movs	r2, #0
 8001888:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001892:	220c      	movs	r2, #12
 8001894:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001896:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800189c:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018a2:	4805      	ldr	r0, [pc, #20]	; (80018b8 <MX_USART3_UART_Init+0x4c>)
 80018a4:	f004 face 	bl	8005e44 <HAL_UART_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018ae:	f000 fb97 	bl	8001fe0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200001a4 	.word	0x200001a4
 80018bc:	40004800 	.word	0x40004800

080018c0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <MX_DMA_Init+0x88>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a1e      	ldr	r2, [pc, #120]	; (8001948 <MX_DMA_Init+0x88>)
 80018d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b1c      	ldr	r3, [pc, #112]	; (8001948 <MX_DMA_Init+0x88>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <MX_DMA_Init+0x88>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <MX_DMA_Init+0x88>)
 80018ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b15      	ldr	r3, [pc, #84]	; (8001948 <MX_DMA_Init+0x88>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	200b      	movs	r0, #11
 8001904:	f002 f873 	bl	80039ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001908:	200b      	movs	r0, #11
 800190a:	f002 f88c 	bl	8003a26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	200c      	movs	r0, #12
 8001914:	f002 f86b 	bl	80039ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001918:	200c      	movs	r0, #12
 800191a:	f002 f884 	bl	8003a26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	2011      	movs	r0, #17
 8001924:	f002 f863 	bl	80039ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001928:	2011      	movs	r0, #17
 800192a:	f002 f87c 	bl	8003a26 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	203a      	movs	r0, #58	; 0x3a
 8001934:	f002 f85b 	bl	80039ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001938:	203a      	movs	r0, #58	; 0x3a
 800193a:	f002 f874 	bl	8003a26 <HAL_NVIC_EnableIRQ>

}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b65      	ldr	r3, [pc, #404]	; (8001afc <MX_GPIO_Init+0x1b0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a64      	ldr	r2, [pc, #400]	; (8001afc <MX_GPIO_Init+0x1b0>)
 800196c:	f043 0304 	orr.w	r3, r3, #4
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b62      	ldr	r3, [pc, #392]	; (8001afc <MX_GPIO_Init+0x1b0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b5e      	ldr	r3, [pc, #376]	; (8001afc <MX_GPIO_Init+0x1b0>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a5d      	ldr	r2, [pc, #372]	; (8001afc <MX_GPIO_Init+0x1b0>)
 8001988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b5b      	ldr	r3, [pc, #364]	; (8001afc <MX_GPIO_Init+0x1b0>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b57      	ldr	r3, [pc, #348]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a56      	ldr	r2, [pc, #344]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b54      	ldr	r3, [pc, #336]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b50      	ldr	r3, [pc, #320]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a4f      	ldr	r2, [pc, #316]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019c0:	f043 0302 	orr.w	r3, r3, #2
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b4d      	ldr	r3, [pc, #308]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	4b49      	ldr	r3, [pc, #292]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	4a48      	ldr	r2, [pc, #288]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019dc:	f043 0308 	orr.w	r3, r3, #8
 80019e0:	6313      	str	r3, [r2, #48]	; 0x30
 80019e2:	4b46      	ldr	r3, [pc, #280]	; (8001afc <MX_GPIO_Init+0x1b0>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	f003 0308 	and.w	r3, r3, #8
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 80019ee:	2200      	movs	r2, #0
 80019f0:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80019f4:	4842      	ldr	r0, [pc, #264]	; (8001b00 <MX_GPIO_Init+0x1b4>)
 80019f6:	f002 fde7 	bl	80045c8 <HAL_GPIO_WritePin>
                          |acel1_Pin|acel1_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, acel3_Pin|acel3_3_Pin|SPI3_nss_Pin, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	f248 0112 	movw	r1, #32786	; 0x8012
 8001a00:	4840      	ldr	r0, [pc, #256]	; (8001b04 <MX_GPIO_Init+0x1b8>)
 8001a02:	f002 fde1 	bl	80045c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|acel2_Pin|acel2_2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001a06:	2200      	movs	r2, #0
 8001a08:	f246 0142 	movw	r1, #24642	; 0x6042
 8001a0c:	483e      	ldr	r0, [pc, #248]	; (8001b08 <MX_GPIO_Init+0x1bc>)
 8001a0e:	f002 fddb 	bl	80045c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a18:	4b3c      	ldr	r3, [pc, #240]	; (8001b0c <MX_GPIO_Init+0x1c0>)
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	4836      	ldr	r0, [pc, #216]	; (8001b00 <MX_GPIO_Init+0x1b4>)
 8001a28:	f002 fc24 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 PC4 
                           acel1_Pin acel1_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8001a2c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8001a30:	617b      	str	r3, [r7, #20]
                          |acel1_Pin|acel1_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	482e      	ldr	r0, [pc, #184]	; (8001b00 <MX_GPIO_Init+0x1b4>)
 8001a46:	f002 fc15 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8001a4a:	f240 4301 	movw	r3, #1025	; 0x401
 8001a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4829      	ldr	r0, [pc, #164]	; (8001b04 <MX_GPIO_Init+0x1b8>)
 8001a60:	f002 fc08 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pins : acel3_Pin acel3_3_Pin SPI3_nss_Pin */
  GPIO_InitStruct.Pin = acel3_Pin|acel3_3_Pin|SPI3_nss_Pin;
 8001a64:	f248 0312 	movw	r3, #32786	; 0x8012
 8001a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4821      	ldr	r0, [pc, #132]	; (8001b04 <MX_GPIO_Init+0x1b8>)
 8001a7e:	f002 fbf9 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a82:	2302      	movs	r3, #2
 8001a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	481b      	ldr	r0, [pc, #108]	; (8001b08 <MX_GPIO_Init+0x1bc>)
 8001a9a:	f002 fbeb 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pin : acel2_Pin */
  GPIO_InitStruct.Pin = acel2_Pin;
 8001a9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(acel2_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4814      	ldr	r0, [pc, #80]	; (8001b08 <MX_GPIO_Init+0x1bc>)
 8001ab8:	f002 fbdc 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pins : acel2_2_Pin PB6 */
  GPIO_InitStruct.Pin = acel2_2_Pin|GPIO_PIN_6;
 8001abc:	f244 0340 	movw	r3, #16448	; 0x4040
 8001ac0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <MX_GPIO_Init+0x1bc>)
 8001ad6:	f002 fbcd 	bl	8004274 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ada:	2338      	movs	r3, #56	; 0x38
 8001adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	4619      	mov	r1, r3
 8001aec:	4806      	ldr	r0, [pc, #24]	; (8001b08 <MX_GPIO_Init+0x1bc>)
 8001aee:	f002 fbc1 	bl	8004274 <HAL_GPIO_Init>

}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	; 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020800 	.word	0x40020800
 8001b04:	40020000 	.word	0x40020000
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	10210000 	.word	0x10210000

08001b10 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

if(huart==&huart3)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4aa2      	ldr	r2, [pc, #648]	; (8001da4 <HAL_UART_RxCpltCallback+0x294>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d12e      	bne.n	8001b7e <HAL_UART_RxCpltCallback+0x6e>
{
	HAL_TIM_Base_Stop_IT(&htim6);
 8001b20:	48a1      	ldr	r0, [pc, #644]	; (8001da8 <HAL_UART_RxCpltCallback+0x298>)
 8001b22:	f003 ff04 	bl	800592e <HAL_TIM_Base_Stop_IT>
	TIM6->CNT=0;
 8001b26:	4ba1      	ldr	r3, [pc, #644]	; (8001dac <HAL_UART_RxCpltCallback+0x29c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2102      	movs	r1, #2
 8001b30:	489f      	ldr	r0, [pc, #636]	; (8001db0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001b32:	f002 fd49 	bl	80045c8 <HAL_GPIO_WritePin>
if(package[0][0]!=0x68)
 8001b36:	4b9f      	ldr	r3, [pc, #636]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b68      	cmp	r3, #104	; 0x68
 8001b3c:	d006      	beq.n	8001b4c <HAL_UART_RxCpltCallback+0x3c>
{
	readFlag=1;
 8001b3e:	4b9e      	ldr	r3, [pc, #632]	; (8001db8 <HAL_UART_RxCpltCallback+0x2a8>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	701a      	strb	r2, [r3, #0]
	UsartCount=0;
 8001b44:	4b9d      	ldr	r3, [pc, #628]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
 8001b4a:	e015      	b.n	8001b78 <HAL_UART_RxCpltCallback+0x68>

}else
{
	for(uint8_t i=0;i<9;i++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	75fb      	strb	r3, [r7, #23]
 8001b50:	e009      	b.n	8001b66 <HAL_UART_RxCpltCallback+0x56>
	{
		packageCut[0][i]=package[0][i+4];
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
 8001b54:	1d1a      	adds	r2, r3, #4
 8001b56:	7dfb      	ldrb	r3, [r7, #23]
 8001b58:	4996      	ldr	r1, [pc, #600]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001b5a:	5c89      	ldrb	r1, [r1, r2]
 8001b5c:	4a98      	ldr	r2, [pc, #608]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001b5e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001b60:	7dfb      	ldrb	r3, [r7, #23]
 8001b62:	3301      	adds	r3, #1
 8001b64:	75fb      	strb	r3, [r7, #23]
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d9f2      	bls.n	8001b52 <HAL_UART_RxCpltCallback+0x42>
	}
	UsartCount++;
 8001b6c:	4b93      	ldr	r3, [pc, #588]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	3301      	adds	r3, #1
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	4b91      	ldr	r3, [pc, #580]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001b76:	701a      	strb	r2, [r3, #0]

}
HAL_TIM_Base_Start_IT(&htim6);
 8001b78:	488b      	ldr	r0, [pc, #556]	; (8001da8 <HAL_UART_RxCpltCallback+0x298>)
 8001b7a:	f003 feb4 	bl	80058e6 <HAL_TIM_Base_Start_IT>
}
if(huart==&huart1)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a90      	ldr	r2, [pc, #576]	; (8001dc4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d131      	bne.n	8001bea <HAL_UART_RxCpltCallback+0xda>
{

	HAL_TIM_Base_Stop_IT(&htim7);
 8001b86:	4890      	ldr	r0, [pc, #576]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b88:	f003 fed1 	bl	800592e <HAL_TIM_Base_Stop_IT>
	TIM7->CNT=0;
 8001b8c:	4b8f      	ldr	r3, [pc, #572]	; (8001dcc <HAL_UART_RxCpltCallback+0x2bc>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2104      	movs	r1, #4
 8001b96:	4886      	ldr	r0, [pc, #536]	; (8001db0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001b98:	f002 fd16 	bl	80045c8 <HAL_GPIO_WritePin>
	if(package[2][0]!=0x68)
 8001b9c:	4b85      	ldr	r3, [pc, #532]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001b9e:	7f1b      	ldrb	r3, [r3, #28]
 8001ba0:	2b68      	cmp	r3, #104	; 0x68
 8001ba2:	d006      	beq.n	8001bb2 <HAL_UART_RxCpltCallback+0xa2>
	{
		readFlag2=1;
 8001ba4:	4b8a      	ldr	r3, [pc, #552]	; (8001dd0 <HAL_UART_RxCpltCallback+0x2c0>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001baa:	4b84      	ldr	r3, [pc, #528]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
 8001bb0:	e018      	b.n	8001be4 <HAL_UART_RxCpltCallback+0xd4>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	75bb      	strb	r3, [r7, #22]
 8001bb6:	e00c      	b.n	8001bd2 <HAL_UART_RxCpltCallback+0xc2>
		{
			packageCut[2][i]=package[2][i+4];
 8001bb8:	7dbb      	ldrb	r3, [r7, #22]
 8001bba:	1d1a      	adds	r2, r3, #4
 8001bbc:	7dbb      	ldrb	r3, [r7, #22]
 8001bbe:	497d      	ldr	r1, [pc, #500]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001bc0:	440a      	add	r2, r1
 8001bc2:	7f11      	ldrb	r1, [r2, #28]
 8001bc4:	4a7e      	ldr	r2, [pc, #504]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001bc6:	4413      	add	r3, r2
 8001bc8:	460a      	mov	r2, r1
 8001bca:	749a      	strb	r2, [r3, #18]
		for(uint8_t i=0;i<9;i++)
 8001bcc:	7dbb      	ldrb	r3, [r7, #22]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	75bb      	strb	r3, [r7, #22]
 8001bd2:	7dbb      	ldrb	r3, [r7, #22]
 8001bd4:	2b08      	cmp	r3, #8
 8001bd6:	d9ef      	bls.n	8001bb8 <HAL_UART_RxCpltCallback+0xa8>
		}
		UsartCount++;
 8001bd8:	4b78      	ldr	r3, [pc, #480]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	4b76      	ldr	r3, [pc, #472]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001be2:	701a      	strb	r2, [r3, #0]
	}
	HAL_TIM_Base_Start_IT(&htim7);
 8001be4:	4878      	ldr	r0, [pc, #480]	; (8001dc8 <HAL_UART_RxCpltCallback+0x2b8>)
 8001be6:	f003 fe7e 	bl	80058e6 <HAL_TIM_Base_Start_IT>
}

if(huart==&huart5)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a79      	ldr	r2, [pc, #484]	; (8001dd4 <HAL_UART_RxCpltCallback+0x2c4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d131      	bne.n	8001c56 <HAL_UART_RxCpltCallback+0x146>
{
	HAL_TIM_Base_Stop_IT(&htim10);
 8001bf2:	4879      	ldr	r0, [pc, #484]	; (8001dd8 <HAL_UART_RxCpltCallback+0x2c8>)
 8001bf4:	f003 fe9b 	bl	800592e <HAL_TIM_Base_Stop_IT>
	TIM10->CNT=0;
 8001bf8:	4b78      	ldr	r3, [pc, #480]	; (8001ddc <HAL_UART_RxCpltCallback+0x2cc>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2108      	movs	r1, #8
 8001c02:	486b      	ldr	r0, [pc, #428]	; (8001db0 <HAL_UART_RxCpltCallback+0x2a0>)
 8001c04:	f002 fce0 	bl	80045c8 <HAL_GPIO_WritePin>
	if(package[1][0]!=0x68)
 8001c08:	4b6a      	ldr	r3, [pc, #424]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001c0a:	7b9b      	ldrb	r3, [r3, #14]
 8001c0c:	2b68      	cmp	r3, #104	; 0x68
 8001c0e:	d006      	beq.n	8001c1e <HAL_UART_RxCpltCallback+0x10e>
	{
		readFlag3=1;
 8001c10:	4b73      	ldr	r3, [pc, #460]	; (8001de0 <HAL_UART_RxCpltCallback+0x2d0>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	701a      	strb	r2, [r3, #0]
		UsartCount=0;
 8001c16:	4b69      	ldr	r3, [pc, #420]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	701a      	strb	r2, [r3, #0]
 8001c1c:	e018      	b.n	8001c50 <HAL_UART_RxCpltCallback+0x140>

	}else
	{
		for(uint8_t i=0;i<9;i++)
 8001c1e:	2300      	movs	r3, #0
 8001c20:	757b      	strb	r3, [r7, #21]
 8001c22:	e00c      	b.n	8001c3e <HAL_UART_RxCpltCallback+0x12e>
		{
			packageCut[1][i]=package[1][i+4];
 8001c24:	7d7b      	ldrb	r3, [r7, #21]
 8001c26:	1d1a      	adds	r2, r3, #4
 8001c28:	7d7b      	ldrb	r3, [r7, #21]
 8001c2a:	4962      	ldr	r1, [pc, #392]	; (8001db4 <HAL_UART_RxCpltCallback+0x2a4>)
 8001c2c:	440a      	add	r2, r1
 8001c2e:	7b91      	ldrb	r1, [r2, #14]
 8001c30:	4a63      	ldr	r2, [pc, #396]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001c32:	4413      	add	r3, r2
 8001c34:	460a      	mov	r2, r1
 8001c36:	725a      	strb	r2, [r3, #9]
		for(uint8_t i=0;i<9;i++)
 8001c38:	7d7b      	ldrb	r3, [r7, #21]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	757b      	strb	r3, [r7, #21]
 8001c3e:	7d7b      	ldrb	r3, [r7, #21]
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d9ef      	bls.n	8001c24 <HAL_UART_RxCpltCallback+0x114>
		}
		UsartCount++;
 8001c44:	4b5d      	ldr	r3, [pc, #372]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	4b5b      	ldr	r3, [pc, #364]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001c4e:	701a      	strb	r2, [r3, #0]

	}
	HAL_TIM_Base_Start_IT(&htim10);
 8001c50:	4861      	ldr	r0, [pc, #388]	; (8001dd8 <HAL_UART_RxCpltCallback+0x2c8>)
 8001c52:	f003 fe48 	bl	80058e6 <HAL_TIM_Base_Start_IT>
}
if(UsartCount==3 && readFlag==0 && readFlag2==0 && readFlag3==0)  // Получено 1 измерение с каждого датчика
 8001c56:	4b59      	ldr	r3, [pc, #356]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	f040 812b 	bne.w	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
 8001c60:	4b55      	ldr	r3, [pc, #340]	; (8001db8 <HAL_UART_RxCpltCallback+0x2a8>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f040 8126 	bne.w	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
 8001c6a:	4b59      	ldr	r3, [pc, #356]	; (8001dd0 <HAL_UART_RxCpltCallback+0x2c0>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f040 8121 	bne.w	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
 8001c74:	4b5a      	ldr	r3, [pc, #360]	; (8001de0 <HAL_UART_RxCpltCallback+0x2d0>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f040 811c 	bne.w	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
{
	UsartCount=0;
 8001c7e:	4b4f      	ldr	r3, [pc, #316]	; (8001dbc <HAL_UART_RxCpltCallback+0x2ac>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]


if(pr==0)
 8001c84:	4b57      	ldr	r3, [pc, #348]	; (8001de4 <HAL_UART_RxCpltCallback+0x2d4>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d174      	bne.n	8001d76 <HAL_UART_RxCpltCallback+0x266>
{



	reciveTime = HAL_GetTick();
 8001c8c:	f001 fda6 	bl	80037dc <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	4b55      	ldr	r3, [pc, #340]	; (8001de8 <HAL_UART_RxCpltCallback+0x2d8>)
 8001c94:	601a      	str	r2, [r3, #0]

	uint32_TO_charmass(reciveTime, Buff_Mid, CountOfAccel*36, 8);
 8001c96:	4b54      	ldr	r3, [pc, #336]	; (8001de8 <HAL_UART_RxCpltCallback+0x2d8>)
 8001c98:	6818      	ldr	r0, [r3, #0]
 8001c9a:	4b54      	ldr	r3, [pc, #336]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	00d2      	lsls	r2, r2, #3
 8001ca4:	4413      	add	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	2308      	movs	r3, #8
 8001cac:	4950      	ldr	r1, [pc, #320]	; (8001df0 <HAL_UART_RxCpltCallback+0x2e0>)
 8001cae:	f7ff fa9d 	bl	80011ec <uint32_TO_charmass>
	for(uint8_t i=0;i<9;i++)
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	753b      	strb	r3, [r7, #20]
 8001cb6:	e012      	b.n	8001cde <HAL_UART_RxCpltCallback+0x1ce>
	{
		Buff_Mid[i+9+36*CountOfAccel]=packageCut[0][i];
 8001cb8:	7d3a      	ldrb	r2, [r7, #20]
 8001cba:	7d3b      	ldrb	r3, [r7, #20]
 8001cbc:	f103 0109 	add.w	r1, r3, #9
 8001cc0:	4b4a      	ldr	r3, [pc, #296]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	4403      	add	r3, r0
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	440b      	add	r3, r1
 8001cd0:	493b      	ldr	r1, [pc, #236]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001cd2:	5c89      	ldrb	r1, [r1, r2]
 8001cd4:	4a46      	ldr	r2, [pc, #280]	; (8001df0 <HAL_UART_RxCpltCallback+0x2e0>)
 8001cd6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001cd8:	7d3b      	ldrb	r3, [r7, #20]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	753b      	strb	r3, [r7, #20]
 8001cde:	7d3b      	ldrb	r3, [r7, #20]
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d9e9      	bls.n	8001cb8 <HAL_UART_RxCpltCallback+0x1a8>

	}
	for(uint8_t i=0;i<9;i++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	74fb      	strb	r3, [r7, #19]
 8001ce8:	e013      	b.n	8001d12 <HAL_UART_RxCpltCallback+0x202>
	{
		Buff_Mid[i+18+36*CountOfAccel]=packageCut[1][i];
 8001cea:	7cfa      	ldrb	r2, [r7, #19]
 8001cec:	7cfb      	ldrb	r3, [r7, #19]
 8001cee:	f103 0112 	add.w	r1, r3, #18
 8001cf2:	4b3e      	ldr	r3, [pc, #248]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	4403      	add	r3, r0
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	492f      	ldr	r1, [pc, #188]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001d04:	440a      	add	r2, r1
 8001d06:	7a51      	ldrb	r1, [r2, #9]
 8001d08:	4a39      	ldr	r2, [pc, #228]	; (8001df0 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d0a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001d0c:	7cfb      	ldrb	r3, [r7, #19]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	74fb      	strb	r3, [r7, #19]
 8001d12:	7cfb      	ldrb	r3, [r7, #19]
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d9e8      	bls.n	8001cea <HAL_UART_RxCpltCallback+0x1da>

	}
	for(uint8_t i=0;i<9;i++)
 8001d18:	2300      	movs	r3, #0
 8001d1a:	74bb      	strb	r3, [r7, #18]
 8001d1c:	e013      	b.n	8001d46 <HAL_UART_RxCpltCallback+0x236>
	{
		Buff_Mid[i+27+36*CountOfAccel]=packageCut[2][i];
 8001d1e:	7cba      	ldrb	r2, [r7, #18]
 8001d20:	7cbb      	ldrb	r3, [r7, #18]
 8001d22:	f103 011b 	add.w	r1, r3, #27
 8001d26:	4b31      	ldr	r3, [pc, #196]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4403      	add	r3, r0
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	4922      	ldr	r1, [pc, #136]	; (8001dc0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001d38:	440a      	add	r2, r1
 8001d3a:	7c91      	ldrb	r1, [r2, #18]
 8001d3c:	4a2c      	ldr	r2, [pc, #176]	; (8001df0 <HAL_UART_RxCpltCallback+0x2e0>)
 8001d3e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001d40:	7cbb      	ldrb	r3, [r7, #18]
 8001d42:	3301      	adds	r3, #1
 8001d44:	74bb      	strb	r3, [r7, #18]
 8001d46:	7cbb      	ldrb	r3, [r7, #18]
 8001d48:	2b08      	cmp	r3, #8
 8001d4a:	d9e8      	bls.n	8001d1e <HAL_UART_RxCpltCallback+0x20e>

	}



	CountOfAccel++;
 8001d4c:	4b27      	ldr	r3, [pc, #156]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	3301      	adds	r3, #1
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	4b25      	ldr	r3, [pc, #148]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d56:	701a      	strb	r2, [r3, #0]


	if(CountOfAccel==NumofPacket)  // Считано 7 измерений с каждого датчика
 8001d58:	4b24      	ldr	r3, [pc, #144]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b07      	cmp	r3, #7
 8001d5e:	f040 80aa 	bne.w	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
	{
		CountOfAccel=0;
 8001d62:	4b22      	ldr	r3, [pc, #136]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
		metka=1;
 8001d68:	4b22      	ldr	r3, [pc, #136]	; (8001df4 <HAL_UART_RxCpltCallback+0x2e4>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
		pr=1;
 8001d6e:	4b1d      	ldr	r3, [pc, #116]	; (8001de4 <HAL_UART_RxCpltCallback+0x2d4>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	701a      	strb	r2, [r3, #0]
}


}

}
 8001d74:	e09f      	b.n	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
	reciveTime = HAL_GetTick();
 8001d76:	f001 fd31 	bl	80037dc <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <HAL_UART_RxCpltCallback+0x2d8>)
 8001d7e:	601a      	str	r2, [r3, #0]
	uint32_TO_charmass(reciveTime, Buff_Top, CountOfAccel*36, 8);
 8001d80:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <HAL_UART_RxCpltCallback+0x2d8>)
 8001d82:	6818      	ldr	r0, [r3, #0]
 8001d84:	4b19      	ldr	r3, [pc, #100]	; (8001dec <HAL_UART_RxCpltCallback+0x2dc>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	00d2      	lsls	r2, r2, #3
 8001d8e:	4413      	add	r3, r2
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2308      	movs	r3, #8
 8001d96:	4918      	ldr	r1, [pc, #96]	; (8001df8 <HAL_UART_RxCpltCallback+0x2e8>)
 8001d98:	f7ff fa28 	bl	80011ec <uint32_TO_charmass>
	for(uint8_t i=0;i<9;i++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	747b      	strb	r3, [r7, #17]
 8001da0:	e03f      	b.n	8001e22 <HAL_UART_RxCpltCallback+0x312>
 8001da2:	bf00      	nop
 8001da4:	200001a4 	.word	0x200001a4
 8001da8:	2000095c 	.word	0x2000095c
 8001dac:	40001000 	.word	0x40001000
 8001db0:	40020800 	.word	0x40020800
 8001db4:	200000a4 	.word	0x200000a4
 8001db8:	200009cc 	.word	0x200009cc
 8001dbc:	200000f0 	.word	0x200000f0
 8001dc0:	200000d0 	.word	0x200000d0
 8001dc4:	200008e8 	.word	0x200008e8
 8001dc8:	2000101c 	.word	0x2000101c
 8001dcc:	40001400 	.word	0x40001400
 8001dd0:	200009a4 	.word	0x200009a4
 8001dd4:	200007e0 	.word	0x200007e0
 8001dd8:	20000414 	.word	0x20000414
 8001ddc:	40014400 	.word	0x40014400
 8001de0:	2000011c 	.word	0x2000011c
 8001de4:	200000f2 	.word	0x200000f2
 8001de8:	20000ad0 	.word	0x20000ad0
 8001dec:	200000f1 	.word	0x200000f1
 8001df0:	20000454 	.word	0x20000454
 8001df4:	200000f3 	.word	0x200000f3
 8001df8:	200009d4 	.word	0x200009d4
		Buff_Top[i+9+36*CountOfAccel]=packageCut[0][i];
 8001dfc:	7c7a      	ldrb	r2, [r7, #17]
 8001dfe:	7c7b      	ldrb	r3, [r7, #17]
 8001e00:	f103 0109 	add.w	r1, r3, #9
 8001e04:	4b2e      	ldr	r3, [pc, #184]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	4403      	add	r3, r0
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	440b      	add	r3, r1
 8001e14:	492b      	ldr	r1, [pc, #172]	; (8001ec4 <HAL_UART_RxCpltCallback+0x3b4>)
 8001e16:	5c89      	ldrb	r1, [r1, r2]
 8001e18:	4a2b      	ldr	r2, [pc, #172]	; (8001ec8 <HAL_UART_RxCpltCallback+0x3b8>)
 8001e1a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001e1c:	7c7b      	ldrb	r3, [r7, #17]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	747b      	strb	r3, [r7, #17]
 8001e22:	7c7b      	ldrb	r3, [r7, #17]
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	d9e9      	bls.n	8001dfc <HAL_UART_RxCpltCallback+0x2ec>
	for(uint8_t i=0;i<9;i++)
 8001e28:	2300      	movs	r3, #0
 8001e2a:	743b      	strb	r3, [r7, #16]
 8001e2c:	e013      	b.n	8001e56 <HAL_UART_RxCpltCallback+0x346>
		Buff_Top[i+18+36*CountOfAccel]=packageCut[1][i];
 8001e2e:	7c3a      	ldrb	r2, [r7, #16]
 8001e30:	7c3b      	ldrb	r3, [r7, #16]
 8001e32:	f103 0112 	add.w	r1, r3, #18
 8001e36:	4b22      	ldr	r3, [pc, #136]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	4403      	add	r3, r0
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	491f      	ldr	r1, [pc, #124]	; (8001ec4 <HAL_UART_RxCpltCallback+0x3b4>)
 8001e48:	440a      	add	r2, r1
 8001e4a:	7a51      	ldrb	r1, [r2, #9]
 8001e4c:	4a1e      	ldr	r2, [pc, #120]	; (8001ec8 <HAL_UART_RxCpltCallback+0x3b8>)
 8001e4e:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001e50:	7c3b      	ldrb	r3, [r7, #16]
 8001e52:	3301      	adds	r3, #1
 8001e54:	743b      	strb	r3, [r7, #16]
 8001e56:	7c3b      	ldrb	r3, [r7, #16]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d9e8      	bls.n	8001e2e <HAL_UART_RxCpltCallback+0x31e>
	for(uint8_t i=0;i<9;i++)
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	73fb      	strb	r3, [r7, #15]
 8001e60:	e013      	b.n	8001e8a <HAL_UART_RxCpltCallback+0x37a>
		Buff_Top[i+27+36*CountOfAccel]=packageCut[2][i];
 8001e62:	7bfa      	ldrb	r2, [r7, #15]
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	f103 011b 	add.w	r1, r3, #27
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	4403      	add	r3, r0
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	4912      	ldr	r1, [pc, #72]	; (8001ec4 <HAL_UART_RxCpltCallback+0x3b4>)
 8001e7c:	440a      	add	r2, r1
 8001e7e:	7c91      	ldrb	r1, [r2, #18]
 8001e80:	4a11      	ldr	r2, [pc, #68]	; (8001ec8 <HAL_UART_RxCpltCallback+0x3b8>)
 8001e82:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<9;i++)
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
 8001e86:	3301      	adds	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d9e8      	bls.n	8001e62 <HAL_UART_RxCpltCallback+0x352>
	CountOfAccel++;
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	3301      	adds	r3, #1
 8001e96:	b2da      	uxtb	r2, r3
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e9a:	701a      	strb	r2, [r3, #0]
	if(CountOfAccel==NumofPacket)  // Считано 7 измерений с каждого датчика
 8001e9c:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b07      	cmp	r3, #7
 8001ea2:	d108      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x3a6>
		CountOfAccel=0;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_UART_RxCpltCallback+0x3b0>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	701a      	strb	r2, [r3, #0]
		metka=1;
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <HAL_UART_RxCpltCallback+0x3bc>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
		pr=0;
 8001eb0:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <HAL_UART_RxCpltCallback+0x3c0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
}
 8001eb6:	bf00      	nop
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200000f1 	.word	0x200000f1
 8001ec4:	200000d0 	.word	0x200000d0
 8001ec8:	200009d4 	.word	0x200009d4
 8001ecc:	200000f3 	.word	0x200000f3
 8001ed0:	200000f2 	.word	0x200000f2

08001ed4 <HAL_UART_TxCpltCallback>:




void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]


}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

	if(htim==&htim6)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4a2b      	ldr	r2, [pc, #172]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d117      	bne.n	8001f28 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		TIM6->CNT=0;
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[0],0,9);
 8001efe:	2209      	movs	r2, #9
 8001f00:	2100      	movs	r1, #0
 8001f02:	4829      	ldr	r0, [pc, #164]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001f04:	f005 f830 	bl	8006f68 <memset>
		HAL_TIM_Base_Start_IT(&htim6);
 8001f08:	4825      	ldr	r0, [pc, #148]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001f0a:	f003 fcec 	bl	80058e6 <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001f0e:	2201      	movs	r2, #1
 8001f10:	2102      	movs	r1, #2
 8001f12:	4826      	ldr	r0, [pc, #152]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001f14:	f002 fb58 	bl	80045c8 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart3);
 8001f18:	4825      	ldr	r0, [pc, #148]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001f1a:	f004 f861 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart3, &package[0][0], 14);
 8001f1e:	220e      	movs	r2, #14
 8001f20:	4924      	ldr	r1, [pc, #144]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001f22:	4823      	ldr	r0, [pc, #140]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001f24:	f003 ffdc 	bl	8005ee0 <HAL_UART_Receive_DMA>
	}
	if(htim==&htim7)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a23      	ldr	r2, [pc, #140]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d117      	bne.n	8001f60 <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		TIM7->CNT=0;
 8001f30:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[2],0,9);
 8001f36:	2209      	movs	r2, #9
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4821      	ldr	r0, [pc, #132]	; (8001fc0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001f3c:	f005 f814 	bl	8006f68 <memset>
		HAL_TIM_Base_Start_IT(&htim7);
 8001f40:	481d      	ldr	r0, [pc, #116]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f42:	f003 fcd0 	bl	80058e6 <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	2104      	movs	r1, #4
 8001f4a:	4818      	ldr	r0, [pc, #96]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001f4c:	f002 fb3c 	bl	80045c8 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart1);
 8001f50:	481c      	ldr	r0, [pc, #112]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f52:	f004 f845 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart1, &package[2][0], 14);
 8001f56:	220e      	movs	r2, #14
 8001f58:	491b      	ldr	r1, [pc, #108]	; (8001fc8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001f5a:	481a      	ldr	r0, [pc, #104]	; (8001fc4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f5c:	f003 ffc0 	bl	8005ee0 <HAL_UART_Receive_DMA>
	}
	if(htim==&htim10)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a1a      	ldr	r2, [pc, #104]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d117      	bne.n	8001f98 <HAL_TIM_PeriodElapsedCallback+0xb0>
	{
		TIM10->CNT=0;
 8001f68:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	625a      	str	r2, [r3, #36]	; 0x24
		memset(packageCut[1],0,9);
 8001f6e:	2209      	movs	r2, #9
 8001f70:	2100      	movs	r1, #0
 8001f72:	4818      	ldr	r0, [pc, #96]	; (8001fd4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001f74:	f004 fff8 	bl	8006f68 <memset>
		HAL_TIM_Base_Start_IT(&htim10);
 8001f78:	4814      	ldr	r0, [pc, #80]	; (8001fcc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001f7a:	f003 fcb4 	bl	80058e6 <HAL_TIM_Base_Start_IT>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	2108      	movs	r1, #8
 8001f82:	480a      	ldr	r0, [pc, #40]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001f84:	f002 fb20 	bl	80045c8 <HAL_GPIO_WritePin>
	  	HAL_UART_Abort(&huart5);
 8001f88:	4813      	ldr	r0, [pc, #76]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001f8a:	f004 f829 	bl	8005fe0 <HAL_UART_Abort>
	  	HAL_UART_Receive_DMA(&huart5, &package[1][0], 14);
 8001f8e:	220e      	movs	r2, #14
 8001f90:	4912      	ldr	r1, [pc, #72]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001f92:	4811      	ldr	r0, [pc, #68]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001f94:	f003 ffa4 	bl	8005ee0 <HAL_UART_Receive_DMA>
	}



}
 8001f98:	bf00      	nop
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	2000095c 	.word	0x2000095c
 8001fa4:	40001000 	.word	0x40001000
 8001fa8:	200000d0 	.word	0x200000d0
 8001fac:	40020800 	.word	0x40020800
 8001fb0:	200001a4 	.word	0x200001a4
 8001fb4:	200000a4 	.word	0x200000a4
 8001fb8:	2000101c 	.word	0x2000101c
 8001fbc:	40001400 	.word	0x40001400
 8001fc0:	200000e2 	.word	0x200000e2
 8001fc4:	200008e8 	.word	0x200008e8
 8001fc8:	200000c0 	.word	0x200000c0
 8001fcc:	20000414 	.word	0x20000414
 8001fd0:	40014400 	.word	0x40014400
 8001fd4:	200000d9 	.word	0x200000d9
 8001fd8:	200007e0 	.word	0x200007e0
 8001fdc:	200000b2 	.word	0x200000b2

08001fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
	...

08001ff0 <SDCARD_Select>:
/* vim: set ai et ts=4 sw=4: */

#include "sdcard.h"

static void SDCARD_Select() {
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDCARD_CS_GPIO_Port, SDCARD_CS_Pin, GPIO_PIN_RESET);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ffa:	4802      	ldr	r0, [pc, #8]	; (8002004 <SDCARD_Select+0x14>)
 8001ffc:	f002 fae4 	bl	80045c8 <HAL_GPIO_WritePin>
}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40020000 	.word	0x40020000

08002008 <SDCARD_Unselect>:

void SDCARD_Unselect() {
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDCARD_CS_GPIO_Port, SDCARD_CS_Pin, GPIO_PIN_SET);
 800200c:	2201      	movs	r2, #1
 800200e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002012:	4802      	ldr	r0, [pc, #8]	; (800201c <SDCARD_Unselect+0x14>)
 8002014:	f002 fad8 	bl	80045c8 <HAL_GPIO_WritePin>
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40020000 	.word	0x40020000

08002020 <SDCARD_ReadR1>:
     ||`----- 5th bit (c): error in the sequence of erase commands
     |`------ 6th bit (b): misaligned addres used in command
     `------- 7th bit (a): command argument outside allowed range
             (8th bit is always zero)
*/
static uint8_t SDCARD_ReadR1() {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af02      	add	r7, sp, #8
    uint8_t r1;
    // make sure FF is transmitted during receive
    uint8_t tx = 0xFF;
 8002026:	23ff      	movs	r3, #255	; 0xff
 8002028:	71bb      	strb	r3, [r7, #6]
    for(;;) {
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, &r1, sizeof(r1), HAL_MAX_DELAY);
 800202a:	1dfa      	adds	r2, r7, #7
 800202c:	1db9      	adds	r1, r7, #6
 800202e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2301      	movs	r3, #1
 8002036:	4807      	ldr	r0, [pc, #28]	; (8002054 <SDCARD_ReadR1+0x34>)
 8002038:	f003 f9dc 	bl	80053f4 <HAL_SPI_TransmitReceive>
        if((r1 & 0x80) == 0) // 8th bit alwyas zero, r1 recevied
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	b25b      	sxtb	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	da00      	bge.n	8002046 <SDCARD_ReadR1+0x26>
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, &r1, sizeof(r1), HAL_MAX_DELAY);
 8002044:	e7f1      	b.n	800202a <SDCARD_ReadR1+0xa>
            break;
 8002046:	bf00      	nop
    }
    return r1;
 8002048:	79fb      	ldrb	r3, [r7, #7]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000780 	.word	0x20000780

08002058 <SDCARD_ReadBytes>:
            return -1;
    }
    return 0;
}

static int SDCARD_ReadBytes(uint8_t* buff, size_t buff_size) {
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af02      	add	r7, sp, #8
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
    // make sure FF is transmitted during receive
    uint8_t tx = 0xFF;
 8002062:	23ff      	movs	r3, #255	; 0xff
 8002064:	73fb      	strb	r3, [r7, #15]
    while(buff_size > 0) {
 8002066:	e00f      	b.n	8002088 <SDCARD_ReadBytes+0x30>
        HAL_SPI_TransmitReceive(&SDCARD_SPI_PORT, &tx, buff, 1, HAL_MAX_DELAY);
 8002068:	f107 010f 	add.w	r1, r7, #15
 800206c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	2301      	movs	r3, #1
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	4808      	ldr	r0, [pc, #32]	; (8002098 <SDCARD_ReadBytes+0x40>)
 8002078:	f003 f9bc 	bl	80053f4 <HAL_SPI_TransmitReceive>
        buff++;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3301      	adds	r3, #1
 8002080:	607b      	str	r3, [r7, #4]
        buff_size--;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	3b01      	subs	r3, #1
 8002086:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1ec      	bne.n	8002068 <SDCARD_ReadBytes+0x10>
    }

    return 0;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000780 	.word	0x20000780

0800209c <SDCARD_WaitNotBusy>:

static int SDCARD_WaitNotBusy() {
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
    uint8_t busy;
    do {
        if(SDCARD_ReadBytes(&busy, sizeof(busy)) < 0) {
 80020a2:	1dfb      	adds	r3, r7, #7
 80020a4:	2101      	movs	r1, #1
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff ffd6 	bl	8002058 <SDCARD_ReadBytes>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	da02      	bge.n	80020b8 <SDCARD_WaitNotBusy+0x1c>
            return -1;
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020b6:	e003      	b.n	80020c0 <SDCARD_WaitNotBusy+0x24>
        }
    } while(busy != 0xFF);
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	2bff      	cmp	r3, #255	; 0xff
 80020bc:	d1f1      	bne.n	80020a2 <SDCARD_WaitNotBusy+0x6>

    return 0;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <SDCARD_Init>:
 
int SDCARD_Init() {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0

    Set DI and CS high and apply 74 or more clock pulses to SCLK. Without this
    step under certain circumstances SD-card will not work. For instance, when
    multiple SPI devices are sharing the same bus (i.e. MISO, MOSI, CS).
    */
    SDCARD_Unselect();
 80020ce:	f7ff ff9b 	bl	8002008 <SDCARD_Unselect>

    uint8_t high = 0xFF;
 80020d2:	23ff      	movs	r3, #255	; 0xff
 80020d4:	72bb      	strb	r3, [r7, #10]
    for(int i = 0; i < 10; i++) { // 80 clock pulses
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	e00a      	b.n	80020f2 <SDCARD_Init+0x2a>
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, &high, sizeof(high), HAL_MAX_DELAY);
 80020dc:	f107 010a 	add.w	r1, r7, #10
 80020e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020e4:	2201      	movs	r2, #1
 80020e6:	4868      	ldr	r0, [pc, #416]	; (8002288 <SDCARD_Init+0x1c0>)
 80020e8:	f003 f850 	bl	800518c <HAL_SPI_Transmit>
    for(int i = 0; i < 10; i++) { // 80 clock pulses
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	3301      	adds	r3, #1
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2b09      	cmp	r3, #9
 80020f6:	ddf1      	ble.n	80020dc <SDCARD_Init+0x14>
    }

    SDCARD_Select();
 80020f8:	f7ff ff7a 	bl	8001ff0 <SDCARD_Select>
    /*
    Step 2.
    
    Send CMD0 (GO_IDLE_STATE): Reset the SD card.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 80020fc:	f7ff ffce 	bl	800209c <SDCARD_WaitNotBusy>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	da04      	bge.n	8002110 <SDCARD_Init+0x48>
        SDCARD_Unselect();
 8002106:	f7ff ff7f 	bl	8002008 <SDCARD_Unselect>
        return -1;
 800210a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800210e:	e0b6      	b.n	800227e <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x00 /* CMD0 */, 0x00, 0x00, 0x00, 0x00 /* ARG = 0 */, (0x4A << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002110:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002114:	2206      	movs	r2, #6
 8002116:	495d      	ldr	r1, [pc, #372]	; (800228c <SDCARD_Init+0x1c4>)
 8002118:	485b      	ldr	r0, [pc, #364]	; (8002288 <SDCARD_Init+0x1c0>)
 800211a:	f003 f837 	bl	800518c <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x01) {
 800211e:	f7ff ff7f 	bl	8002020 <SDCARD_ReadR1>
 8002122:	4603      	mov	r3, r0
 8002124:	2b01      	cmp	r3, #1
 8002126:	d004      	beq.n	8002132 <SDCARD_Init+0x6a>
        SDCARD_Unselect();
 8002128:	f7ff ff6e 	bl	8002008 <SDCARD_Unselect>
        return -1;
 800212c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002130:	e0a5      	b.n	800227e <SDCARD_Init+0x1b6>
    MMC version 3. If accepted, R7 response (R1(0x01) + 32-bit return value)
    will be returned. The lower 12 bits in the return value 0x1AA means that
    the card is SDC version 2 and it can work at voltage range of 2.7 to 3.6
    volts. If not the case, the card should be rejected.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8002132:	f7ff ffb3 	bl	800209c <SDCARD_WaitNotBusy>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	da04      	bge.n	8002146 <SDCARD_Init+0x7e>
        SDCARD_Unselect();
 800213c:	f7ff ff64 	bl	8002008 <SDCARD_Unselect>
        return -1;
 8002140:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002144:	e09b      	b.n	800227e <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x08 /* CMD8 */, 0x00, 0x00, 0x01, 0xAA /* ARG */, (0x43 << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800214a:	2206      	movs	r2, #6
 800214c:	4950      	ldr	r1, [pc, #320]	; (8002290 <SDCARD_Init+0x1c8>)
 800214e:	484e      	ldr	r0, [pc, #312]	; (8002288 <SDCARD_Init+0x1c0>)
 8002150:	f003 f81c 	bl	800518c <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x01) {
 8002154:	f7ff ff64 	bl	8002020 <SDCARD_ReadR1>
 8002158:	4603      	mov	r3, r0
 800215a:	2b01      	cmp	r3, #1
 800215c:	d004      	beq.n	8002168 <SDCARD_Init+0xa0>
        SDCARD_Unselect();
 800215e:	f7ff ff53 	bl	8002008 <SDCARD_Unselect>
        return -2; // not an SDHC/SDXC card (i.e. SDSC, not supported)
 8002162:	f06f 0301 	mvn.w	r3, #1
 8002166:	e08a      	b.n	800227e <SDCARD_Init+0x1b6>
    }

    {
        uint8_t resp[4];
        if(SDCARD_ReadBytes(resp, sizeof(resp)) < 0) {
 8002168:	1d3b      	adds	r3, r7, #4
 800216a:	2104      	movs	r1, #4
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff73 	bl	8002058 <SDCARD_ReadBytes>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	da04      	bge.n	8002182 <SDCARD_Init+0xba>
            SDCARD_Unselect();
 8002178:	f7ff ff46 	bl	8002008 <SDCARD_Unselect>
            return -3;
 800217c:	f06f 0302 	mvn.w	r3, #2
 8002180:	e07d      	b.n	800227e <SDCARD_Init+0x1b6>
        }

        if(((resp[2] & 0x01) != 1) || (resp[3] != 0xAA)) {
 8002182:	79bb      	ldrb	r3, [r7, #6]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <SDCARD_Init+0xca>
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	2baa      	cmp	r3, #170	; 0xaa
 8002190:	d004      	beq.n	800219c <SDCARD_Init+0xd4>
            SDCARD_Unselect();
 8002192:	f7ff ff39 	bl	8002008 <SDCARD_Unselect>
            return -4;
 8002196:	f06f 0303 	mvn.w	r3, #3
 800219a:	e070      	b.n	800227e <SDCARD_Init+0x1b6>
    Step 4.

    And then initiate initialization with ACMD41 with HCS flag (bit 30).
    */
    for(;;) {
        if(SDCARD_WaitNotBusy() < 0) { // keep this!
 800219c:	f7ff ff7e 	bl	800209c <SDCARD_WaitNotBusy>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	da04      	bge.n	80021b0 <SDCARD_Init+0xe8>
            SDCARD_Unselect();
 80021a6:	f7ff ff2f 	bl	8002008 <SDCARD_Unselect>
            return -1;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021ae:	e066      	b.n	800227e <SDCARD_Init+0x1b6>
        }

        {
            static const uint8_t cmd[] =
                { 0x40 | 0x37 /* CMD55 */, 0x00, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
            HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 80021b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021b4:	2206      	movs	r2, #6
 80021b6:	4937      	ldr	r1, [pc, #220]	; (8002294 <SDCARD_Init+0x1cc>)
 80021b8:	4833      	ldr	r0, [pc, #204]	; (8002288 <SDCARD_Init+0x1c0>)
 80021ba:	f002 ffe7 	bl	800518c <HAL_SPI_Transmit>
        }

        if(SDCARD_ReadR1() != 0x01) {
 80021be:	f7ff ff2f 	bl	8002020 <SDCARD_ReadR1>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d004      	beq.n	80021d2 <SDCARD_Init+0x10a>
            SDCARD_Unselect();
 80021c8:	f7ff ff1e 	bl	8002008 <SDCARD_Unselect>
            return -5;
 80021cc:	f06f 0304 	mvn.w	r3, #4
 80021d0:	e055      	b.n	800227e <SDCARD_Init+0x1b6>
        }

        if(SDCARD_WaitNotBusy() < 0) { // keep this!
 80021d2:	f7ff ff63 	bl	800209c <SDCARD_WaitNotBusy>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	da04      	bge.n	80021e6 <SDCARD_Init+0x11e>
            SDCARD_Unselect();
 80021dc:	f7ff ff14 	bl	8002008 <SDCARD_Unselect>
            return -1;
 80021e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021e4:	e04b      	b.n	800227e <SDCARD_Init+0x1b6>
        }

        {
            static const uint8_t cmd[] =
                { 0x40 | 0x29 /* ACMD41 */, 0x40, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
            HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021ea:	2206      	movs	r2, #6
 80021ec:	492a      	ldr	r1, [pc, #168]	; (8002298 <SDCARD_Init+0x1d0>)
 80021ee:	4826      	ldr	r0, [pc, #152]	; (8002288 <SDCARD_Init+0x1c0>)
 80021f0:	f002 ffcc 	bl	800518c <HAL_SPI_Transmit>
        }

        uint8_t r1 = SDCARD_ReadR1();
 80021f4:	f7ff ff14 	bl	8002020 <SDCARD_ReadR1>
 80021f8:	4603      	mov	r3, r0
 80021fa:	72fb      	strb	r3, [r7, #11]
        if(r1 == 0x00) {
 80021fc:	7afb      	ldrb	r3, [r7, #11]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d007      	beq.n	8002212 <SDCARD_Init+0x14a>
            break;
        }

        if(r1 != 0x01) {
 8002202:	7afb      	ldrb	r3, [r7, #11]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d0c9      	beq.n	800219c <SDCARD_Init+0xd4>
            SDCARD_Unselect();
 8002208:	f7ff fefe 	bl	8002008 <SDCARD_Unselect>
            return -6;
 800220c:	f06f 0305 	mvn.w	r3, #5
 8002210:	e035      	b.n	800227e <SDCARD_Init+0x1b6>
            break;
 8002212:	bf00      	nop

    After the initialization completed, read OCR register with CMD58 and check
    CCS flag (bit 30). When it is set, the card is a high-capacity card known
    as SDHC/SDXC.
    */
    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 8002214:	f7ff ff42 	bl	800209c <SDCARD_WaitNotBusy>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	da04      	bge.n	8002228 <SDCARD_Init+0x160>
        SDCARD_Unselect();
 800221e:	f7ff fef3 	bl	8002008 <SDCARD_Unselect>
        return -1;
 8002222:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002226:	e02a      	b.n	800227e <SDCARD_Init+0x1b6>
    }

    {
        static const uint8_t cmd[] =
            { 0x40 | 0x3A /* CMD58 */, 0x00, 0x00, 0x00, 0x00 /* ARG */, (0x7F << 1) | 1 /* CRC7 + end bit */ };
        HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002228:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800222c:	2206      	movs	r2, #6
 800222e:	491b      	ldr	r1, [pc, #108]	; (800229c <SDCARD_Init+0x1d4>)
 8002230:	4815      	ldr	r0, [pc, #84]	; (8002288 <SDCARD_Init+0x1c0>)
 8002232:	f002 ffab 	bl	800518c <HAL_SPI_Transmit>
    }

    if(SDCARD_ReadR1() != 0x00) {
 8002236:	f7ff fef3 	bl	8002020 <SDCARD_ReadR1>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d004      	beq.n	800224a <SDCARD_Init+0x182>
        SDCARD_Unselect();
 8002240:	f7ff fee2 	bl	8002008 <SDCARD_Unselect>
        return -7;
 8002244:	f06f 0306 	mvn.w	r3, #6
 8002248:	e019      	b.n	800227e <SDCARD_Init+0x1b6>
    }

    {
        uint8_t resp[4];
        if(SDCARD_ReadBytes(resp, sizeof(resp)) < 0) {
 800224a:	463b      	mov	r3, r7
 800224c:	2104      	movs	r1, #4
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff ff02 	bl	8002058 <SDCARD_ReadBytes>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	da04      	bge.n	8002264 <SDCARD_Init+0x19c>
            SDCARD_Unselect();
 800225a:	f7ff fed5 	bl	8002008 <SDCARD_Unselect>
            return -8;
 800225e:	f06f 0307 	mvn.w	r3, #7
 8002262:	e00c      	b.n	800227e <SDCARD_Init+0x1b6>
        }

        if((resp[0] & 0xC0) != 0xC0) {
 8002264:	783b      	ldrb	r3, [r7, #0]
 8002266:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800226a:	2bc0      	cmp	r3, #192	; 0xc0
 800226c:	d004      	beq.n	8002278 <SDCARD_Init+0x1b0>
            SDCARD_Unselect();
 800226e:	f7ff fecb 	bl	8002008 <SDCARD_Unselect>
            return -9;
 8002272:	f06f 0308 	mvn.w	r3, #8
 8002276:	e002      	b.n	800227e <SDCARD_Init+0x1b6>
        }
    }

    SDCARD_Unselect();
 8002278:	f7ff fec6 	bl	8002008 <SDCARD_Unselect>
    return 0;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000780 	.word	0x20000780
 800228c:	080077d8 	.word	0x080077d8
 8002290:	080077e0 	.word	0x080077e0
 8002294:	080077e8 	.word	0x080077e8
 8002298:	080077f0 	.word	0x080077f0
 800229c:	080077f8 	.word	0x080077f8

080022a0 <SDCARD_WriteSingleBlock>:
    SDCARD_Unselect();
    return 0;
}


int SDCARD_WriteSingleBlock(uint32_t blockNum, const uint8_t* buff) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
    SDCARD_Select();
 80022aa:	f7ff fea1 	bl	8001ff0 <SDCARD_Select>

    if(SDCARD_WaitNotBusy() < 0) { // keep this!
 80022ae:	f7ff fef5 	bl	800209c <SDCARD_WaitNotBusy>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	da04      	bge.n	80022c2 <SDCARD_WriteSingleBlock+0x22>
        SDCARD_Unselect();
 80022b8:	f7ff fea6 	bl	8002008 <SDCARD_Unselect>
        return -1;
 80022bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022c0:	e05e      	b.n	8002380 <SDCARD_WriteSingleBlock+0xe0>
    }

    /* CMD24 (WRITE_BLOCK) command */
    uint8_t cmd[] = {
 80022c2:	2358      	movs	r3, #88	; 0x58
 80022c4:	743b      	strb	r3, [r7, #16]
        0x40 | 0x18 /* CMD24 */,
        (blockNum >> 24) & 0xFF, /* ARG */
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	0e1b      	lsrs	r3, r3, #24
    uint8_t cmd[] = {
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	747b      	strb	r3, [r7, #17]
        (blockNum >> 16) & 0xFF,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0c1b      	lsrs	r3, r3, #16
    uint8_t cmd[] = {
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	74bb      	strb	r3, [r7, #18]
        (blockNum >> 8) & 0xFF,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	0a1b      	lsrs	r3, r3, #8
    uint8_t cmd[] = {
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	74fb      	strb	r3, [r7, #19]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	753b      	strb	r3, [r7, #20]
 80022e4:	23ff      	movs	r3, #255	; 0xff
 80022e6:	757b      	strb	r3, [r7, #21]
        blockNum & 0xFF,
        (0x7F << 1) | 1 /* CRC7 + end bit */
    };
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)cmd, sizeof(cmd), HAL_MAX_DELAY);
 80022e8:	f107 0110 	add.w	r1, r7, #16
 80022ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022f0:	2206      	movs	r2, #6
 80022f2:	4825      	ldr	r0, [pc, #148]	; (8002388 <SDCARD_WriteSingleBlock+0xe8>)
 80022f4:	f002 ff4a 	bl	800518c <HAL_SPI_Transmit>

    if(SDCARD_ReadR1() != 0x00) {
 80022f8:	f7ff fe92 	bl	8002020 <SDCARD_ReadR1>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d004      	beq.n	800230c <SDCARD_WriteSingleBlock+0x6c>
        SDCARD_Unselect();
 8002302:	f7ff fe81 	bl	8002008 <SDCARD_Unselect>
        return -2;
 8002306:	f06f 0301 	mvn.w	r3, #1
 800230a:	e039      	b.n	8002380 <SDCARD_WriteSingleBlock+0xe0>
    }

    uint8_t dataToken = DATA_TOKEN_CMD24;
 800230c:	23fe      	movs	r3, #254	; 0xfe
 800230e:	73fb      	strb	r3, [r7, #15]
    uint8_t crc[2] = { 0xFF, 0xFF };
 8002310:	4b1e      	ldr	r3, [pc, #120]	; (800238c <SDCARD_WriteSingleBlock+0xec>)
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	81bb      	strh	r3, [r7, #12]
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, &dataToken, sizeof(dataToken), HAL_MAX_DELAY);
 8002316:	f107 010f 	add.w	r1, r7, #15
 800231a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800231e:	2201      	movs	r2, #1
 8002320:	4819      	ldr	r0, [pc, #100]	; (8002388 <SDCARD_WriteSingleBlock+0xe8>)
 8002322:	f002 ff33 	bl	800518c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, (uint8_t*)buff, 512, HAL_MAX_DELAY);
 8002326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800232a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800232e:	6839      	ldr	r1, [r7, #0]
 8002330:	4815      	ldr	r0, [pc, #84]	; (8002388 <SDCARD_WriteSingleBlock+0xe8>)
 8002332:	f002 ff2b 	bl	800518c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&SDCARD_SPI_PORT, crc, sizeof(crc), HAL_MAX_DELAY);
 8002336:	f107 010c 	add.w	r1, r7, #12
 800233a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800233e:	2202      	movs	r2, #2
 8002340:	4811      	ldr	r0, [pc, #68]	; (8002388 <SDCARD_WriteSingleBlock+0xe8>)
 8002342:	f002 ff23 	bl	800518c <HAL_SPI_Transmit>
            010 - Data accepted
            101 - Data rejected due to CRC error
            110 - Data rejected due to write error
    */
    uint8_t dataResp;
    SDCARD_ReadBytes(&dataResp, sizeof(dataResp));
 8002346:	f107 030b 	add.w	r3, r7, #11
 800234a:	2101      	movs	r1, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fe83 	bl	8002058 <SDCARD_ReadBytes>
    if((dataResp & 0x1F) != 0x05) { // data rejected
 8002352:	7afb      	ldrb	r3, [r7, #11]
 8002354:	f003 031f 	and.w	r3, r3, #31
 8002358:	2b05      	cmp	r3, #5
 800235a:	d004      	beq.n	8002366 <SDCARD_WriteSingleBlock+0xc6>
        SDCARD_Unselect();
 800235c:	f7ff fe54 	bl	8002008 <SDCARD_Unselect>
        return -3;
 8002360:	f06f 0302 	mvn.w	r3, #2
 8002364:	e00c      	b.n	8002380 <SDCARD_WriteSingleBlock+0xe0>
    }

    if(SDCARD_WaitNotBusy() < 0) {
 8002366:	f7ff fe99 	bl	800209c <SDCARD_WaitNotBusy>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	da04      	bge.n	800237a <SDCARD_WriteSingleBlock+0xda>
        SDCARD_Unselect();
 8002370:	f7ff fe4a 	bl	8002008 <SDCARD_Unselect>
        return -4;
 8002374:	f06f 0303 	mvn.w	r3, #3
 8002378:	e002      	b.n	8002380 <SDCARD_WriteSingleBlock+0xe0>
    }

    SDCARD_Unselect();
 800237a:	f7ff fe45 	bl	8002008 <SDCARD_Unselect>
    return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000780 	.word	0x20000780
 800238c:	080077bc 	.word	0x080077bc

08002390 <SPICmd8bit>:
**Input:    WrPara
**Output:   none
**note:     use for burst mode
**********************************************************/
void SPICmd8bit(uint8_t WrPara)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	4603      	mov	r3, r0
 8002398:	71fb      	strb	r3, [r7, #7]
	//NSS_L();
  HAL_SPI_Transmit(&hspi1,&WrPara,sizeof(WrPara),10);
 800239a:	1df9      	adds	r1, r7, #7
 800239c:	230a      	movs	r3, #10
 800239e:	2201      	movs	r2, #1
 80023a0:	4803      	ldr	r0, [pc, #12]	; (80023b0 <SPICmd8bit+0x20>)
 80023a2:	f002 fef3 	bl	800518c <HAL_SPI_Transmit>
}
 80023a6:	bf00      	nop
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000ad4 	.word	0x20000ad4

080023b4 <SPIWrite>:
**Function: SPI Write CMD
**Input:    uint8_t address & uint8_t data
**Output:   None
**********************************************************/
void SPIWrite(uint8_t adr, uint8_t WrPara)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	460a      	mov	r2, r1
 80023be:	71fb      	strb	r3, [r7, #7]
 80023c0:	4613      	mov	r3, r2
 80023c2:	71bb      	strb	r3, [r7, #6]
	NSS_L();
 80023c4:	2200      	movs	r2, #0
 80023c6:	2140      	movs	r1, #64	; 0x40
 80023c8:	480b      	ldr	r0, [pc, #44]	; (80023f8 <SPIWrite+0x44>)
 80023ca:	f002 f8fd 	bl	80045c8 <HAL_GPIO_WritePin>
	SPICmd8bit(adr|0x80);
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff ffda 	bl	8002390 <SPICmd8bit>
	SPICmd8bit(WrPara);
 80023dc:	79bb      	ldrb	r3, [r7, #6]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ffd6 	bl	8002390 <SPICmd8bit>
	NSS_H();
 80023e4:	2201      	movs	r2, #1
 80023e6:	2140      	movs	r1, #64	; 0x40
 80023e8:	4803      	ldr	r0, [pc, #12]	; (80023f8 <SPIWrite+0x44>)
 80023ea:	f002 f8ed 	bl	80045c8 <HAL_GPIO_WritePin>
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40020400 	.word	0x40020400

080023fc <BurstWrite>:
**          ptr-----data buffer point for write
**          length--how many bytes for write
**Output:   none
**********************************************************/
void BurstWrite(uint8_t adr, const uint8_t *ptr, uint8_t length)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	6039      	str	r1, [r7, #0]
 8002406:	71fb      	strb	r3, [r7, #7]
 8002408:	4613      	mov	r3, r2
 800240a:	71bb      	strb	r3, [r7, #6]
  uint8_t i;

  if(length<=1)
 800240c:	79bb      	ldrb	r3, [r7, #6]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d922      	bls.n	8002458 <BurstWrite+0x5c>
    return;
  else
  {
	  NSS_L();
 8002412:	2200      	movs	r2, #0
 8002414:	2140      	movs	r1, #64	; 0x40
 8002416:	4812      	ldr	r0, [pc, #72]	; (8002460 <BurstWrite+0x64>)
 8002418:	f002 f8d6 	bl	80045c8 <HAL_GPIO_WritePin>
    SPICmd8bit(adr|0x80);
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002422:	b2db      	uxtb	r3, r3
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff ffb3 	bl	8002390 <SPICmd8bit>
    for(i=0;i<length;i++)
 800242a:	2300      	movs	r3, #0
 800242c:	73fb      	strb	r3, [r7, #15]
 800242e:	e009      	b.n	8002444 <BurstWrite+0x48>
		SPICmd8bit(ptr[i]);
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	4413      	add	r3, r2
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ffa9 	bl	8002390 <SPICmd8bit>
    for(i=0;i<length;i++)
 800243e:	7bfb      	ldrb	r3, [r7, #15]
 8002440:	3301      	adds	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
 8002444:	7bfa      	ldrb	r2, [r7, #15]
 8002446:	79bb      	ldrb	r3, [r7, #6]
 8002448:	429a      	cmp	r2, r3
 800244a:	d3f1      	bcc.n	8002430 <BurstWrite+0x34>
    NSS_H();
 800244c:	2201      	movs	r2, #1
 800244e:	2140      	movs	r1, #64	; 0x40
 8002450:	4803      	ldr	r0, [pc, #12]	; (8002460 <BurstWrite+0x64>)
 8002452:	f002 f8b9 	bl	80045c8 <HAL_GPIO_WritePin>
 8002456:	e000      	b.n	800245a <BurstWrite+0x5e>
    return;
 8002458:	bf00      	nop
  }
}
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40020400 	.word	0x40020400

08002464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <HAL_MspInit+0x4c>)
 8002470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002472:	4a0f      	ldr	r2, [pc, #60]	; (80024b0 <HAL_MspInit+0x4c>)
 8002474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002478:	6453      	str	r3, [r2, #68]	; 0x44
 800247a:	4b0d      	ldr	r3, [pc, #52]	; (80024b0 <HAL_MspInit+0x4c>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002486:	2300      	movs	r3, #0
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <HAL_MspInit+0x4c>)
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	4a08      	ldr	r2, [pc, #32]	; (80024b0 <HAL_MspInit+0x4c>)
 8002490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002494:	6413      	str	r3, [r2, #64]	; 0x40
 8002496:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_MspInit+0x4c>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	603b      	str	r3, [r7, #0]
 80024a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800

080024b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b08c      	sub	sp, #48	; 0x30
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 031c 	add.w	r3, r7, #28
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a4a      	ldr	r2, [pc, #296]	; (80025fc <HAL_SPI_MspInit+0x148>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d12c      	bne.n	8002530 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	61bb      	str	r3, [r7, #24]
 80024da:	4b49      	ldr	r3, [pc, #292]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	4a48      	ldr	r2, [pc, #288]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 80024e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024e4:	6453      	str	r3, [r2, #68]	; 0x44
 80024e6:	4b46      	ldr	r3, [pc, #280]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 80024e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ee:	61bb      	str	r3, [r7, #24]
 80024f0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
 80024f6:	4b42      	ldr	r3, [pc, #264]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	4a41      	ldr	r2, [pc, #260]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
 8002502:	4b3f      	ldr	r3, [pc, #252]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800250e:	23e0      	movs	r3, #224	; 0xe0
 8002510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002512:	2302      	movs	r3, #2
 8002514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002516:	2300      	movs	r3, #0
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800251a:	2303      	movs	r3, #3
 800251c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800251e:	2305      	movs	r3, #5
 8002520:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002522:	f107 031c 	add.w	r3, r7, #28
 8002526:	4619      	mov	r1, r3
 8002528:	4836      	ldr	r0, [pc, #216]	; (8002604 <HAL_SPI_MspInit+0x150>)
 800252a:	f001 fea3 	bl	8004274 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800252e:	e060      	b.n	80025f2 <HAL_SPI_MspInit+0x13e>
  else if(hspi->Instance==SPI3)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a34      	ldr	r2, [pc, #208]	; (8002608 <HAL_SPI_MspInit+0x154>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d15b      	bne.n	80025f2 <HAL_SPI_MspInit+0x13e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002542:	4a2f      	ldr	r2, [pc, #188]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002544:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002548:	6413      	str	r3, [r2, #64]	; 0x40
 800254a:	4b2d      	ldr	r3, [pc, #180]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002552:	613b      	str	r3, [r7, #16]
 8002554:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
 800255a:	4b29      	ldr	r3, [pc, #164]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	4a28      	ldr	r2, [pc, #160]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002560:	f043 0302 	orr.w	r3, r3, #2
 8002564:	6313      	str	r3, [r2, #48]	; 0x30
 8002566:	4b26      	ldr	r3, [pc, #152]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	4b22      	ldr	r3, [pc, #136]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	4a21      	ldr	r2, [pc, #132]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 800257c:	f043 0304 	orr.w	r3, r3, #4
 8002580:	6313      	str	r3, [r2, #48]	; 0x30
 8002582:	4b1f      	ldr	r3, [pc, #124]	; (8002600 <HAL_SPI_MspInit+0x14c>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800258e:	2301      	movs	r3, #1
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	2302      	movs	r3, #2
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002596:	2301      	movs	r3, #1
 8002598:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259a:	2303      	movs	r3, #3
 800259c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800259e:	2307      	movs	r3, #7
 80025a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a2:	f107 031c 	add.w	r3, r7, #28
 80025a6:	4619      	mov	r1, r3
 80025a8:	4818      	ldr	r0, [pc, #96]	; (800260c <HAL_SPI_MspInit+0x158>)
 80025aa:	f001 fe63 	bl	8004274 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80025ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b4:	2302      	movs	r3, #2
 80025b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025bc:	2303      	movs	r3, #3
 80025be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80025c0:	2306      	movs	r3, #6
 80025c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c4:	f107 031c 	add.w	r3, r7, #28
 80025c8:	4619      	mov	r1, r3
 80025ca:	4811      	ldr	r0, [pc, #68]	; (8002610 <HAL_SPI_MspInit+0x15c>)
 80025cc:	f001 fe52 	bl	8004274 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80025d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d6:	2302      	movs	r3, #2
 80025d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025da:	2301      	movs	r3, #1
 80025dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025de:	2303      	movs	r3, #3
 80025e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80025e2:	2306      	movs	r3, #6
 80025e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e6:	f107 031c 	add.w	r3, r7, #28
 80025ea:	4619      	mov	r1, r3
 80025ec:	4808      	ldr	r0, [pc, #32]	; (8002610 <HAL_SPI_MspInit+0x15c>)
 80025ee:	f001 fe41 	bl	8004274 <HAL_GPIO_Init>
}
 80025f2:	bf00      	nop
 80025f4:	3730      	adds	r7, #48	; 0x30
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40013000 	.word	0x40013000
 8002600:	40023800 	.word	0x40023800
 8002604:	40020000 	.word	0x40020000
 8002608:	40003c00 	.word	0x40003c00
 800260c:	40020400 	.word	0x40020400
 8002610:	40020800 	.word	0x40020800

08002614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a2a      	ldr	r2, [pc, #168]	; (80026cc <HAL_TIM_Base_MspInit+0xb8>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d116      	bne.n	8002654 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	4b29      	ldr	r3, [pc, #164]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	4a28      	ldr	r2, [pc, #160]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	6413      	str	r3, [r2, #64]	; 0x40
 8002636:	4b26      	ldr	r3, [pc, #152]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2100      	movs	r1, #0
 8002646:	2036      	movs	r0, #54	; 0x36
 8002648:	f001 f9d1 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800264c:	2036      	movs	r0, #54	; 0x36
 800264e:	f001 f9ea 	bl	8003a26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002652:	e036      	b.n	80026c2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a1e      	ldr	r2, [pc, #120]	; (80026d4 <HAL_TIM_Base_MspInit+0xc0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d116      	bne.n	800268c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	4a1a      	ldr	r2, [pc, #104]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 8002668:	f043 0320 	orr.w	r3, r3, #32
 800266c:	6413      	str	r3, [r2, #64]	; 0x40
 800266e:	4b18      	ldr	r3, [pc, #96]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2037      	movs	r0, #55	; 0x37
 8002680:	f001 f9b5 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002684:	2037      	movs	r0, #55	; 0x37
 8002686:	f001 f9ce 	bl	8003a26 <HAL_NVIC_EnableIRQ>
}
 800268a:	e01a      	b.n	80026c2 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a11      	ldr	r2, [pc, #68]	; (80026d8 <HAL_TIM_Base_MspInit+0xc4>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d115      	bne.n	80026c2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	4b0d      	ldr	r3, [pc, #52]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	4a0c      	ldr	r2, [pc, #48]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 80026a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026a4:	6453      	str	r3, [r2, #68]	; 0x44
 80026a6:	4b0a      	ldr	r3, [pc, #40]	; (80026d0 <HAL_TIM_Base_MspInit+0xbc>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	2019      	movs	r0, #25
 80026b8:	f001 f999 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80026bc:	2019      	movs	r0, #25
 80026be:	f001 f9b2 	bl	8003a26 <HAL_NVIC_EnableIRQ>
}
 80026c2:	bf00      	nop
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40001000 	.word	0x40001000
 80026d0:	40023800 	.word	0x40023800
 80026d4:	40001400 	.word	0x40001400
 80026d8:	40014400 	.word	0x40014400

080026dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b092      	sub	sp, #72	; 0x48
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]
 80026f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a87      	ldr	r2, [pc, #540]	; (8002918 <HAL_UART_MspInit+0x23c>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	f040 8083 	bne.w	8002806 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002700:	2300      	movs	r3, #0
 8002702:	633b      	str	r3, [r7, #48]	; 0x30
 8002704:	4b85      	ldr	r3, [pc, #532]	; (800291c <HAL_UART_MspInit+0x240>)
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	4a84      	ldr	r2, [pc, #528]	; (800291c <HAL_UART_MspInit+0x240>)
 800270a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800270e:	6413      	str	r3, [r2, #64]	; 0x40
 8002710:	4b82      	ldr	r3, [pc, #520]	; (800291c <HAL_UART_MspInit+0x240>)
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
 800271a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800271c:	2300      	movs	r3, #0
 800271e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002720:	4b7e      	ldr	r3, [pc, #504]	; (800291c <HAL_UART_MspInit+0x240>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	4a7d      	ldr	r2, [pc, #500]	; (800291c <HAL_UART_MspInit+0x240>)
 8002726:	f043 0304 	orr.w	r3, r3, #4
 800272a:	6313      	str	r3, [r2, #48]	; 0x30
 800272c:	4b7b      	ldr	r3, [pc, #492]	; (800291c <HAL_UART_MspInit+0x240>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	f003 0304 	and.w	r3, r3, #4
 8002734:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002738:	2300      	movs	r3, #0
 800273a:	62bb      	str	r3, [r7, #40]	; 0x28
 800273c:	4b77      	ldr	r3, [pc, #476]	; (800291c <HAL_UART_MspInit+0x240>)
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	4a76      	ldr	r2, [pc, #472]	; (800291c <HAL_UART_MspInit+0x240>)
 8002742:	f043 0308 	orr.w	r3, r3, #8
 8002746:	6313      	str	r3, [r2, #48]	; 0x30
 8002748:	4b74      	ldr	r3, [pc, #464]	; (800291c <HAL_UART_MspInit+0x240>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	f003 0308 	and.w	r3, r3, #8
 8002750:	62bb      	str	r3, [r7, #40]	; 0x28
 8002752:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002754:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002758:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800275e:	2301      	movs	r3, #1
 8002760:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002762:	2303      	movs	r3, #3
 8002764:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002766:	2308      	movs	r3, #8
 8002768:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800276e:	4619      	mov	r1, r3
 8002770:	486b      	ldr	r0, [pc, #428]	; (8002920 <HAL_UART_MspInit+0x244>)
 8002772:	f001 fd7f 	bl	8004274 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002776:	2304      	movs	r3, #4
 8002778:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277a:	2302      	movs	r3, #2
 800277c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800277e:	2301      	movs	r3, #1
 8002780:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002786:	2308      	movs	r3, #8
 8002788:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800278a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800278e:	4619      	mov	r1, r3
 8002790:	4864      	ldr	r0, [pc, #400]	; (8002924 <HAL_UART_MspInit+0x248>)
 8002792:	f001 fd6f 	bl	8004274 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8002796:	4b64      	ldr	r3, [pc, #400]	; (8002928 <HAL_UART_MspInit+0x24c>)
 8002798:	4a64      	ldr	r2, [pc, #400]	; (800292c <HAL_UART_MspInit+0x250>)
 800279a:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 800279c:	4b62      	ldr	r3, [pc, #392]	; (8002928 <HAL_UART_MspInit+0x24c>)
 800279e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027a2:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a4:	4b60      	ldr	r3, [pc, #384]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027aa:	4b5f      	ldr	r3, [pc, #380]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027b0:	4b5d      	ldr	r3, [pc, #372]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027b6:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b8:	4b5b      	ldr	r3, [pc, #364]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027be:	4b5a      	ldr	r3, [pc, #360]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 80027c4:	4b58      	ldr	r3, [pc, #352]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ca:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027cc:	4b56      	ldr	r3, [pc, #344]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027d2:	4b55      	ldr	r3, [pc, #340]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80027d8:	4853      	ldr	r0, [pc, #332]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027da:	f001 f93f 	bl	8003a5c <HAL_DMA_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80027e4:	f7ff fbfc 	bl	8001fe0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a4f      	ldr	r2, [pc, #316]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027ec:	635a      	str	r2, [r3, #52]	; 0x34
 80027ee:	4a4e      	ldr	r2, [pc, #312]	; (8002928 <HAL_UART_MspInit+0x24c>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80027f4:	2200      	movs	r2, #0
 80027f6:	2100      	movs	r1, #0
 80027f8:	2035      	movs	r0, #53	; 0x35
 80027fa:	f001 f8f8 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80027fe:	2035      	movs	r0, #53	; 0x35
 8002800:	f001 f911 	bl	8003a26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002804:	e18e      	b.n	8002b24 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART1)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a49      	ldr	r2, [pc, #292]	; (8002930 <HAL_UART_MspInit+0x254>)
 800280c:	4293      	cmp	r3, r2
 800280e:	f040 8099 	bne.w	8002944 <HAL_UART_MspInit+0x268>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	627b      	str	r3, [r7, #36]	; 0x24
 8002816:	4b41      	ldr	r3, [pc, #260]	; (800291c <HAL_UART_MspInit+0x240>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	4a40      	ldr	r2, [pc, #256]	; (800291c <HAL_UART_MspInit+0x240>)
 800281c:	f043 0310 	orr.w	r3, r3, #16
 8002820:	6453      	str	r3, [r2, #68]	; 0x44
 8002822:	4b3e      	ldr	r3, [pc, #248]	; (800291c <HAL_UART_MspInit+0x240>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	627b      	str	r3, [r7, #36]	; 0x24
 800282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
 8002832:	4b3a      	ldr	r3, [pc, #232]	; (800291c <HAL_UART_MspInit+0x240>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	4a39      	ldr	r2, [pc, #228]	; (800291c <HAL_UART_MspInit+0x240>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	6313      	str	r3, [r2, #48]	; 0x30
 800283e:	4b37      	ldr	r3, [pc, #220]	; (800291c <HAL_UART_MspInit+0x240>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	623b      	str	r3, [r7, #32]
 8002848:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
 800284e:	4b33      	ldr	r3, [pc, #204]	; (800291c <HAL_UART_MspInit+0x240>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	4a32      	ldr	r2, [pc, #200]	; (800291c <HAL_UART_MspInit+0x240>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	6313      	str	r3, [r2, #48]	; 0x30
 800285a:	4b30      	ldr	r3, [pc, #192]	; (800291c <HAL_UART_MspInit+0x240>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002866:	f44f 7300 	mov.w	r3, #512	; 0x200
 800286a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286c:	2302      	movs	r3, #2
 800286e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002874:	2303      	movs	r3, #3
 8002876:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002878:	2307      	movs	r3, #7
 800287a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002880:	4619      	mov	r1, r3
 8002882:	482c      	ldr	r0, [pc, #176]	; (8002934 <HAL_UART_MspInit+0x258>)
 8002884:	f001 fcf6 	bl	8004274 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002888:	2380      	movs	r3, #128	; 0x80
 800288a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288c:	2302      	movs	r3, #2
 800288e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002890:	2300      	movs	r3, #0
 8002892:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002894:	2303      	movs	r3, #3
 8002896:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002898:	2307      	movs	r3, #7
 800289a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800289c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028a0:	4619      	mov	r1, r3
 80028a2:	4825      	ldr	r0, [pc, #148]	; (8002938 <HAL_UART_MspInit+0x25c>)
 80028a4:	f001 fce6 	bl	8004274 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80028a8:	4b24      	ldr	r3, [pc, #144]	; (800293c <HAL_UART_MspInit+0x260>)
 80028aa:	4a25      	ldr	r2, [pc, #148]	; (8002940 <HAL_UART_MspInit+0x264>)
 80028ac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80028ae:	4b23      	ldr	r3, [pc, #140]	; (800293c <HAL_UART_MspInit+0x260>)
 80028b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028b6:	4b21      	ldr	r3, [pc, #132]	; (800293c <HAL_UART_MspInit+0x260>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028bc:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_UART_MspInit+0x260>)
 80028be:	2200      	movs	r2, #0
 80028c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028c2:	4b1e      	ldr	r3, [pc, #120]	; (800293c <HAL_UART_MspInit+0x260>)
 80028c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028c8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028ca:	4b1c      	ldr	r3, [pc, #112]	; (800293c <HAL_UART_MspInit+0x260>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028d0:	4b1a      	ldr	r3, [pc, #104]	; (800293c <HAL_UART_MspInit+0x260>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80028d6:	4b19      	ldr	r3, [pc, #100]	; (800293c <HAL_UART_MspInit+0x260>)
 80028d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028dc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028de:	4b17      	ldr	r3, [pc, #92]	; (800293c <HAL_UART_MspInit+0x260>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028e4:	4b15      	ldr	r3, [pc, #84]	; (800293c <HAL_UART_MspInit+0x260>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80028ea:	4814      	ldr	r0, [pc, #80]	; (800293c <HAL_UART_MspInit+0x260>)
 80028ec:	f001 f8b6 	bl	8003a5c <HAL_DMA_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_UART_MspInit+0x21e>
      Error_Handler();
 80028f6:	f7ff fb73 	bl	8001fe0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a0f      	ldr	r2, [pc, #60]	; (800293c <HAL_UART_MspInit+0x260>)
 80028fe:	635a      	str	r2, [r3, #52]	; 0x34
 8002900:	4a0e      	ldr	r2, [pc, #56]	; (800293c <HAL_UART_MspInit+0x260>)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002906:	2200      	movs	r2, #0
 8002908:	2100      	movs	r1, #0
 800290a:	2025      	movs	r0, #37	; 0x25
 800290c:	f001 f86f 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002910:	2025      	movs	r0, #37	; 0x25
 8002912:	f001 f888 	bl	8003a26 <HAL_NVIC_EnableIRQ>
}
 8002916:	e105      	b.n	8002b24 <HAL_UART_MspInit+0x448>
 8002918:	40005000 	.word	0x40005000
 800291c:	40023800 	.word	0x40023800
 8002920:	40020800 	.word	0x40020800
 8002924:	40020c00 	.word	0x40020c00
 8002928:	20000b78 	.word	0x20000b78
 800292c:	40026010 	.word	0x40026010
 8002930:	40011000 	.word	0x40011000
 8002934:	40020000 	.word	0x40020000
 8002938:	40020400 	.word	0x40020400
 800293c:	20000824 	.word	0x20000824
 8002940:	40026440 	.word	0x40026440
  else if(huart->Instance==USART2)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a78      	ldr	r2, [pc, #480]	; (8002b2c <HAL_UART_MspInit+0x450>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d162      	bne.n	8002a14 <HAL_UART_MspInit+0x338>
    __HAL_RCC_USART2_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	61bb      	str	r3, [r7, #24]
 8002952:	4b77      	ldr	r3, [pc, #476]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	4a76      	ldr	r2, [pc, #472]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800295c:	6413      	str	r3, [r2, #64]	; 0x40
 800295e:	4b74      	ldr	r3, [pc, #464]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	61bb      	str	r3, [r7, #24]
 8002968:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	4b70      	ldr	r3, [pc, #448]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	4a6f      	ldr	r2, [pc, #444]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	6313      	str	r3, [r2, #48]	; 0x30
 800297a:	4b6d      	ldr	r3, [pc, #436]	; (8002b30 <HAL_UART_MspInit+0x454>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002986:	230c      	movs	r3, #12
 8002988:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002992:	2303      	movs	r3, #3
 8002994:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002996:	2307      	movs	r3, #7
 8002998:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800299e:	4619      	mov	r1, r3
 80029a0:	4864      	ldr	r0, [pc, #400]	; (8002b34 <HAL_UART_MspInit+0x458>)
 80029a2:	f001 fc67 	bl	8004274 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80029a6:	4b64      	ldr	r3, [pc, #400]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029a8:	4a64      	ldr	r2, [pc, #400]	; (8002b3c <HAL_UART_MspInit+0x460>)
 80029aa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80029ac:	4b62      	ldr	r3, [pc, #392]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029b2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029b4:	4b60      	ldr	r3, [pc, #384]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029b6:	2240      	movs	r2, #64	; 0x40
 80029b8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ba:	4b5f      	ldr	r3, [pc, #380]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029bc:	2200      	movs	r2, #0
 80029be:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029c0:	4b5d      	ldr	r3, [pc, #372]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029c6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029c8:	4b5b      	ldr	r3, [pc, #364]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ce:	4b5a      	ldr	r3, [pc, #360]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80029d4:	4b58      	ldr	r3, [pc, #352]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029da:	4b57      	ldr	r3, [pc, #348]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029dc:	2200      	movs	r2, #0
 80029de:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029e0:	4b55      	ldr	r3, [pc, #340]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80029e6:	4854      	ldr	r0, [pc, #336]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029e8:	f001 f838 	bl	8003a5c <HAL_DMA_Init>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d001      	beq.n	80029f6 <HAL_UART_MspInit+0x31a>
      Error_Handler();
 80029f2:	f7ff faf5 	bl	8001fe0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a4f      	ldr	r2, [pc, #316]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30
 80029fc:	4a4e      	ldr	r2, [pc, #312]	; (8002b38 <HAL_UART_MspInit+0x45c>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2100      	movs	r1, #0
 8002a06:	2026      	movs	r0, #38	; 0x26
 8002a08:	f000 fff1 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a0c:	2026      	movs	r0, #38	; 0x26
 8002a0e:	f001 f80a 	bl	8003a26 <HAL_NVIC_EnableIRQ>
}
 8002a12:	e087      	b.n	8002b24 <HAL_UART_MspInit+0x448>
  else if(huart->Instance==USART3)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a49      	ldr	r2, [pc, #292]	; (8002b40 <HAL_UART_MspInit+0x464>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	f040 8082 	bne.w	8002b24 <HAL_UART_MspInit+0x448>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a20:	2300      	movs	r3, #0
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	4b42      	ldr	r3, [pc, #264]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	4a41      	ldr	r2, [pc, #260]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a30:	4b3f      	ldr	r3, [pc, #252]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a38:	613b      	str	r3, [r7, #16]
 8002a3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	4b3b      	ldr	r3, [pc, #236]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	4a3a      	ldr	r2, [pc, #232]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a46:	f043 0304 	orr.w	r3, r3, #4
 8002a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4c:	4b38      	ldr	r3, [pc, #224]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	60fb      	str	r3, [r7, #12]
 8002a56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]
 8002a5c:	4b34      	ldr	r3, [pc, #208]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a60:	4a33      	ldr	r2, [pc, #204]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a62:	f043 0302 	orr.w	r3, r3, #2
 8002a66:	6313      	str	r3, [r2, #48]	; 0x30
 8002a68:	4b31      	ldr	r3, [pc, #196]	; (8002b30 <HAL_UART_MspInit+0x454>)
 8002a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6c:	f003 0302 	and.w	r3, r3, #2
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002a74:	2320      	movs	r3, #32
 8002a76:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a78:	2302      	movs	r3, #2
 8002a7a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a80:	2303      	movs	r3, #3
 8002a82:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a84:	2307      	movs	r3, #7
 8002a86:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a88:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	482d      	ldr	r0, [pc, #180]	; (8002b44 <HAL_UART_MspInit+0x468>)
 8002a90:	f001 fbf0 	bl	8004274 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a98:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002aa6:	2307      	movs	r3, #7
 8002aa8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4825      	ldr	r0, [pc, #148]	; (8002b48 <HAL_UART_MspInit+0x46c>)
 8002ab2:	f001 fbdf 	bl	8004274 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ab8:	4a25      	ldr	r2, [pc, #148]	; (8002b50 <HAL_UART_MspInit+0x474>)
 8002aba:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002abc:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002abe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ac2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ac4:	4b21      	ldr	r3, [pc, #132]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ad2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ad6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ad8:	4b1c      	ldr	r3, [pc, #112]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ade:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002ae4:	4b19      	ldr	r3, [pc, #100]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002ae6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002aea:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002aec:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002af2:	4b16      	ldr	r3, [pc, #88]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002af8:	4814      	ldr	r0, [pc, #80]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002afa:	f000 ffaf 	bl	8003a5c <HAL_DMA_Init>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_UART_MspInit+0x42c>
      Error_Handler();
 8002b04:	f7ff fa6c 	bl	8001fe0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002b0c:	635a      	str	r2, [r3, #52]	; 0x34
 8002b0e:	4a0f      	ldr	r2, [pc, #60]	; (8002b4c <HAL_UART_MspInit+0x470>)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002b14:	2200      	movs	r2, #0
 8002b16:	2100      	movs	r1, #0
 8002b18:	2027      	movs	r0, #39	; 0x27
 8002b1a:	f000 ff68 	bl	80039ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b1e:	2027      	movs	r0, #39	; 0x27
 8002b20:	f000 ff81 	bl	8003a26 <HAL_NVIC_EnableIRQ>
}
 8002b24:	bf00      	nop
 8002b26:	3748      	adds	r7, #72	; 0x48
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40004400 	.word	0x40004400
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40020000 	.word	0x40020000
 8002b38:	20000884 	.word	0x20000884
 8002b3c:	400260a0 	.word	0x400260a0
 8002b40:	40004800 	.word	0x40004800
 8002b44:	40020800 	.word	0x40020800
 8002b48:	40020400 	.word	0x40020400
 8002b4c:	2000013c 	.word	0x2000013c
 8002b50:	40026028 	.word	0x40026028

08002b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b62:	b480      	push	{r7}
 8002b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b66:	e7fe      	b.n	8002b66 <HardFault_Handler+0x4>

08002b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b6c:	e7fe      	b.n	8002b6c <MemManage_Handler+0x4>

08002b6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b6e:	b480      	push	{r7}
 8002b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b72:	e7fe      	b.n	8002b72 <BusFault_Handler+0x4>

08002b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b78:	e7fe      	b.n	8002b78 <UsageFault_Handler+0x4>

08002b7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr

08002b96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b96:	b480      	push	{r7}
 8002b98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba8:	f000 fe04 	bl	80037b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002bb4:	4802      	ldr	r0, [pc, #8]	; (8002bc0 <DMA1_Stream0_IRQHandler+0x10>)
 8002bb6:	f001 f8e9 	bl	8003d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002bba:	bf00      	nop
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000b78 	.word	0x20000b78

08002bc4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002bc8:	4802      	ldr	r0, [pc, #8]	; (8002bd4 <DMA1_Stream1_IRQHandler+0x10>)
 8002bca:	f001 f8df 	bl	8003d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002bce:	bf00      	nop
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	2000013c 	.word	0x2000013c

08002bd8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002bdc:	4802      	ldr	r0, [pc, #8]	; (8002be8 <DMA1_Stream6_IRQHandler+0x10>)
 8002bde:	f001 f8d5 	bl	8003d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002be2:	bf00      	nop
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	20000884 	.word	0x20000884

08002bec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002bf0:	4802      	ldr	r0, [pc, #8]	; (8002bfc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bf2:	f002 fec7 	bl	8005984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000414 	.word	0x20000414

08002c00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c04:	4802      	ldr	r0, [pc, #8]	; (8002c10 <USART1_IRQHandler+0x10>)
 8002c06:	f003 fa6d 	bl	80060e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	200008e8 	.word	0x200008e8

08002c14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c18:	4802      	ldr	r0, [pc, #8]	; (8002c24 <USART2_IRQHandler+0x10>)
 8002c1a:	f003 fa63 	bl	80060e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000b38 	.word	0x20000b38

08002c28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c2c:	4802      	ldr	r0, [pc, #8]	; (8002c38 <USART3_IRQHandler+0x10>)
 8002c2e:	f003 fa59 	bl	80060e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200001a4 	.word	0x200001a4

08002c3c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002c40:	4802      	ldr	r0, [pc, #8]	; (8002c4c <UART5_IRQHandler+0x10>)
 8002c42:	f003 fa4f 	bl	80060e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	200007e0 	.word	0x200007e0

08002c50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c54:	4802      	ldr	r0, [pc, #8]	; (8002c60 <TIM6_DAC_IRQHandler+0x10>)
 8002c56:	f002 fe95 	bl	8005984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	2000095c 	.word	0x2000095c

08002c64 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002c68:	4802      	ldr	r0, [pc, #8]	; (8002c74 <TIM7_IRQHandler+0x10>)
 8002c6a:	f002 fe8b 	bl	8005984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	2000101c 	.word	0x2000101c

08002c78 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c7c:	4802      	ldr	r0, [pc, #8]	; (8002c88 <DMA2_Stream2_IRQHandler+0x10>)
 8002c7e:	f001 f885 	bl	8003d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000824 	.word	0x20000824

08002c8c <_sbrk>:
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	4b11      	ldr	r3, [pc, #68]	; (8002cdc <_sbrk+0x50>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk+0x16>
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	; (8002cdc <_sbrk+0x50>)
 8002c9e:	4a10      	ldr	r2, [pc, #64]	; (8002ce0 <_sbrk+0x54>)
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <_sbrk+0x50>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <_sbrk+0x50>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	4413      	add	r3, r2
 8002cb0:	466a      	mov	r2, sp
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d907      	bls.n	8002cc6 <_sbrk+0x3a>
 8002cb6:	f004 f92d 	bl	8006f14 <__errno>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	230c      	movs	r3, #12
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002cc4:	e006      	b.n	8002cd4 <_sbrk+0x48>
 8002cc6:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <_sbrk+0x50>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	4a03      	ldr	r2, [pc, #12]	; (8002cdc <_sbrk+0x50>)
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	200000f8 	.word	0x200000f8
 8002ce0:	200014e0 	.word	0x200014e0

08002ce4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ce8:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <SystemInit+0x28>)
 8002cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cee:	4a07      	ldr	r2, [pc, #28]	; (8002d0c <SystemInit+0x28>)
 8002cf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002cf8:	4b04      	ldr	r3, [pc, #16]	; (8002d0c <SystemInit+0x28>)
 8002cfa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002cfe:	609a      	str	r2, [r3, #8]
#endif
}
 8002d00:	bf00      	nop
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002d18:	f000 fd60 	bl	80037dc <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <SPI_Timer_On+0x20>)
 8002d20:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 8002d22:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <SPI_Timer_On+0x24>)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6013      	str	r3, [r2, #0]
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20001064 	.word	0x20001064
 8002d34:	20001068 	.word	0x20001068

08002d38 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002d3c:	f000 fd4e 	bl	80037dc <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	4b06      	ldr	r3, [pc, #24]	; (8002d5c <SPI_Timer_Status+0x24>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	1ad2      	subs	r2, r2, r3
 8002d48:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <SPI_Timer_Status+0x28>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	bf34      	ite	cc
 8002d50:	2301      	movcc	r3, #1
 8002d52:	2300      	movcs	r3, #0
 8002d54:	b2db      	uxtb	r3, r3
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20001064 	.word	0x20001064
 8002d60:	20001068 	.word	0x20001068

08002d64 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af02      	add	r7, sp, #8
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&hspi3, &dat, &rxDat, 1, 50);
 8002d6e:	f107 020f 	add.w	r2, r7, #15
 8002d72:	1df9      	adds	r1, r7, #7
 8002d74:	2332      	movs	r3, #50	; 0x32
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	2301      	movs	r3, #1
 8002d7a:	4804      	ldr	r0, [pc, #16]	; (8002d8c <xchg_spi+0x28>)
 8002d7c:	f002 fb3a 	bl	80053f4 <HAL_SPI_TransmitReceive>
    return rxDat;
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000780 	.word	0x20000780

08002d90 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	e00a      	b.n	8002db6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	18d4      	adds	r4, r2, r3
 8002da6:	20ff      	movs	r0, #255	; 0xff
 8002da8:	f7ff ffdc 	bl	8002d64 <xchg_spi>
 8002dac:	4603      	mov	r3, r0
 8002dae:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	3301      	adds	r3, #1
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d3f0      	bcc.n	8002da0 <rcvr_spi_multi+0x10>
	}
}
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd90      	pop	{r4, r7, pc}

08002dc6 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	e009      	b.n	8002dea <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	4413      	add	r3, r2
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff ffc0 	bl	8002d64 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	3301      	adds	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d3f1      	bcc.n	8002dd6 <xmit_spi_multi+0x10>
	}
}
 8002df2:	bf00      	nop
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b086      	sub	sp, #24
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002e02:	f000 fceb 	bl	80037dc <HAL_GetTick>
 8002e06:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002e0c:	20ff      	movs	r0, #255	; 0xff
 8002e0e:	f7ff ffa9 	bl	8002d64 <xchg_spi>
 8002e12:	4603      	mov	r3, r0
 8002e14:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	2bff      	cmp	r3, #255	; 0xff
 8002e1a:	d007      	beq.n	8002e2c <wait_ready+0x32>
 8002e1c:	f000 fcde 	bl	80037dc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d8ef      	bhi.n	8002e0c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	2bff      	cmp	r3, #255	; 0xff
 8002e30:	bf0c      	ite	eq
 8002e32:	2301      	moveq	r3, #1
 8002e34:	2300      	movne	r3, #0
 8002e36:	b2db      	uxtb	r3, r3
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002e44:	2201      	movs	r2, #1
 8002e46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e4a:	4804      	ldr	r0, [pc, #16]	; (8002e5c <despiselect+0x1c>)
 8002e4c:	f001 fbbc 	bl	80045c8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002e50:	20ff      	movs	r0, #255	; 0xff
 8002e52:	f7ff ff87 	bl	8002d64 <xchg_spi>

}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40020000 	.word	0x40020000

08002e60 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002e64:	2200      	movs	r2, #0
 8002e66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e6a:	480a      	ldr	r0, [pc, #40]	; (8002e94 <spiselect+0x34>)
 8002e6c:	f001 fbac 	bl	80045c8 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002e70:	20ff      	movs	r0, #255	; 0xff
 8002e72:	f7ff ff77 	bl	8002d64 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002e76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e7a:	f7ff ffbe 	bl	8002dfa <wait_ready>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <spiselect+0x28>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e002      	b.n	8002e8e <spiselect+0x2e>

	despiselect();
 8002e88:	f7ff ffda 	bl	8002e40 <despiselect>
	return 0;	/* Timeout */
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40020000 	.word	0x40020000

08002e98 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002ea2:	20c8      	movs	r0, #200	; 0xc8
 8002ea4:	f7ff ff34 	bl	8002d10 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002ea8:	20ff      	movs	r0, #255	; 0xff
 8002eaa:	f7ff ff5b 	bl	8002d64 <xchg_spi>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
 8002eb4:	2bff      	cmp	r3, #255	; 0xff
 8002eb6:	d104      	bne.n	8002ec2 <rcvr_datablock+0x2a>
 8002eb8:	f7ff ff3e 	bl	8002d38 <SPI_Timer_Status>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f2      	bne.n	8002ea8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	2bfe      	cmp	r3, #254	; 0xfe
 8002ec6:	d001      	beq.n	8002ecc <rcvr_datablock+0x34>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	e00a      	b.n	8002ee2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002ecc:	6839      	ldr	r1, [r7, #0]
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7ff ff5e 	bl	8002d90 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002ed4:	20ff      	movs	r0, #255	; 0xff
 8002ed6:	f7ff ff45 	bl	8002d64 <xchg_spi>
 8002eda:	20ff      	movs	r0, #255	; 0xff
 8002edc:	f7ff ff42 	bl	8002d64 <xchg_spi>

	return 1;						/* Function succeeded */
 8002ee0:	2301      	movs	r3, #1
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002ef6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002efa:	f7ff ff7e 	bl	8002dfa <wait_ready>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <xmit_datablock+0x1e>
 8002f04:	2300      	movs	r3, #0
 8002f06:	e01e      	b.n	8002f46 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff ff2a 	bl	8002d64 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	2bfd      	cmp	r3, #253	; 0xfd
 8002f14:	d016      	beq.n	8002f44 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002f16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ff53 	bl	8002dc6 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002f20:	20ff      	movs	r0, #255	; 0xff
 8002f22:	f7ff ff1f 	bl	8002d64 <xchg_spi>
 8002f26:	20ff      	movs	r0, #255	; 0xff
 8002f28:	f7ff ff1c 	bl	8002d64 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002f2c:	20ff      	movs	r0, #255	; 0xff
 8002f2e:	f7ff ff19 	bl	8002d64 <xchg_spi>
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	d001      	beq.n	8002f44 <xmit_datablock+0x5a>
 8002f40:	2300      	movs	r3, #0
 8002f42:	e000      	b.n	8002f46 <xmit_datablock+0x5c>
	}
	return 1;
 8002f44:	2301      	movs	r3, #1
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	4603      	mov	r3, r0
 8002f56:	6039      	str	r1, [r7, #0]
 8002f58:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	da0e      	bge.n	8002f80 <send_cmd+0x32>
		cmd &= 0x7F;
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f68:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	2037      	movs	r0, #55	; 0x37
 8002f6e:	f7ff ffee 	bl	8002f4e <send_cmd>
 8002f72:	4603      	mov	r3, r0
 8002f74:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d901      	bls.n	8002f80 <send_cmd+0x32>
 8002f7c:	7bbb      	ldrb	r3, [r7, #14]
 8002f7e:	e051      	b.n	8003024 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	2b0c      	cmp	r3, #12
 8002f84:	d008      	beq.n	8002f98 <send_cmd+0x4a>
		despiselect();
 8002f86:	f7ff ff5b 	bl	8002e40 <despiselect>
		if (!spiselect()) return 0xFF;
 8002f8a:	f7ff ff69 	bl	8002e60 <spiselect>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <send_cmd+0x4a>
 8002f94:	23ff      	movs	r3, #255	; 0xff
 8002f96:	e045      	b.n	8003024 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff fedf 	bl	8002d64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	0e1b      	lsrs	r3, r3, #24
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff fed9 	bl	8002d64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	0c1b      	lsrs	r3, r3, #16
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff fed3 	bl	8002d64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	0a1b      	lsrs	r3, r3, #8
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fecd 	bl	8002d64 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff fec8 	bl	8002d64 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <send_cmd+0x94>
 8002fde:	2395      	movs	r3, #149	; 0x95
 8002fe0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d101      	bne.n	8002fec <send_cmd+0x9e>
 8002fe8:	2387      	movs	r3, #135	; 0x87
 8002fea:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff feb8 	bl	8002d64 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8002ff4:	79fb      	ldrb	r3, [r7, #7]
 8002ff6:	2b0c      	cmp	r3, #12
 8002ff8:	d102      	bne.n	8003000 <send_cmd+0xb2>
 8002ffa:	20ff      	movs	r0, #255	; 0xff
 8002ffc:	f7ff feb2 	bl	8002d64 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003000:	230a      	movs	r3, #10
 8003002:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003004:	20ff      	movs	r0, #255	; 0xff
 8003006:	f7ff fead 	bl	8002d64 <xchg_spi>
 800300a:	4603      	mov	r3, r0
 800300c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800300e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003012:	2b00      	cmp	r3, #0
 8003014:	da05      	bge.n	8003022 <send_cmd+0xd4>
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	3b01      	subs	r3, #1
 800301a:	73fb      	strb	r3, [r7, #15]
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <send_cmd+0xb6>

	return res;							/* Return received response */
 8003022:	7bbb      	ldrb	r3, [r7, #14]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800302c:	b590      	push	{r4, r7, lr}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003036:	79fb      	ldrb	r3, [r7, #7]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <USER_SPI_initialize+0x14>
 800303c:	2301      	movs	r3, #1
 800303e:	e0cb      	b.n	80031d8 <USER_SPI_initialize+0x1ac>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003040:	4b67      	ldr	r3, [pc, #412]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <USER_SPI_initialize+0x2a>
 800304e:	4b64      	ldr	r3, [pc, #400]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e0c0      	b.n	80031d8 <USER_SPI_initialize+0x1ac>

	FCLK_SLOW();
 8003056:	4b63      	ldr	r3, [pc, #396]	; (80031e4 <USER_SPI_initialize+0x1b8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800305e:	621a      	str	r2, [r3, #32]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003060:	230a      	movs	r3, #10
 8003062:	73fb      	strb	r3, [r7, #15]
 8003064:	e005      	b.n	8003072 <USER_SPI_initialize+0x46>
 8003066:	20ff      	movs	r0, #255	; 0xff
 8003068:	f7ff fe7c 	bl	8002d64 <xchg_spi>
 800306c:	7bfb      	ldrb	r3, [r7, #15]
 800306e:	3b01      	subs	r3, #1
 8003070:	73fb      	strb	r3, [r7, #15]
 8003072:	7bfb      	ldrb	r3, [r7, #15]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1f6      	bne.n	8003066 <USER_SPI_initialize+0x3a>

	ty = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800307c:	2100      	movs	r1, #0
 800307e:	2000      	movs	r0, #0
 8003080:	f7ff ff65 	bl	8002f4e <send_cmd>
 8003084:	4603      	mov	r3, r0
 8003086:	2b01      	cmp	r3, #1
 8003088:	f040 808b 	bne.w	80031a2 <USER_SPI_initialize+0x176>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800308c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003090:	f7ff fe3e 	bl	8002d10 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8003094:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003098:	2008      	movs	r0, #8
 800309a:	f7ff ff58 	bl	8002f4e <send_cmd>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d151      	bne.n	8003148 <USER_SPI_initialize+0x11c>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80030a4:	2300      	movs	r3, #0
 80030a6:	73fb      	strb	r3, [r7, #15]
 80030a8:	e00d      	b.n	80030c6 <USER_SPI_initialize+0x9a>
 80030aa:	7bfc      	ldrb	r4, [r7, #15]
 80030ac:	20ff      	movs	r0, #255	; 0xff
 80030ae:	f7ff fe59 	bl	8002d64 <xchg_spi>
 80030b2:	4603      	mov	r3, r0
 80030b4:	461a      	mov	r2, r3
 80030b6:	f107 0310 	add.w	r3, r7, #16
 80030ba:	4423      	add	r3, r4
 80030bc:	f803 2c08 	strb.w	r2, [r3, #-8]
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	3301      	adds	r3, #1
 80030c4:	73fb      	strb	r3, [r7, #15]
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d9ee      	bls.n	80030aa <USER_SPI_initialize+0x7e>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80030cc:	7abb      	ldrb	r3, [r7, #10]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d167      	bne.n	80031a2 <USER_SPI_initialize+0x176>
 80030d2:	7afb      	ldrb	r3, [r7, #11]
 80030d4:	2baa      	cmp	r3, #170	; 0xaa
 80030d6:	d164      	bne.n	80031a2 <USER_SPI_initialize+0x176>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80030d8:	bf00      	nop
 80030da:	f7ff fe2d 	bl	8002d38 <SPI_Timer_Status>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d007      	beq.n	80030f4 <USER_SPI_initialize+0xc8>
 80030e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80030e8:	20a9      	movs	r0, #169	; 0xa9
 80030ea:	f7ff ff30 	bl	8002f4e <send_cmd>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f2      	bne.n	80030da <USER_SPI_initialize+0xae>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80030f4:	f7ff fe20 	bl	8002d38 <SPI_Timer_Status>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d051      	beq.n	80031a2 <USER_SPI_initialize+0x176>
 80030fe:	2100      	movs	r1, #0
 8003100:	203a      	movs	r0, #58	; 0x3a
 8003102:	f7ff ff24 	bl	8002f4e <send_cmd>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d14a      	bne.n	80031a2 <USER_SPI_initialize+0x176>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800310c:	2300      	movs	r3, #0
 800310e:	73fb      	strb	r3, [r7, #15]
 8003110:	e00d      	b.n	800312e <USER_SPI_initialize+0x102>
 8003112:	7bfc      	ldrb	r4, [r7, #15]
 8003114:	20ff      	movs	r0, #255	; 0xff
 8003116:	f7ff fe25 	bl	8002d64 <xchg_spi>
 800311a:	4603      	mov	r3, r0
 800311c:	461a      	mov	r2, r3
 800311e:	f107 0310 	add.w	r3, r7, #16
 8003122:	4423      	add	r3, r4
 8003124:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003128:	7bfb      	ldrb	r3, [r7, #15]
 800312a:	3301      	adds	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
 800312e:	7bfb      	ldrb	r3, [r7, #15]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d9ee      	bls.n	8003112 <USER_SPI_initialize+0xe6>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8003134:	7a3b      	ldrb	r3, [r7, #8]
 8003136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <USER_SPI_initialize+0x116>
 800313e:	230c      	movs	r3, #12
 8003140:	e000      	b.n	8003144 <USER_SPI_initialize+0x118>
 8003142:	2304      	movs	r3, #4
 8003144:	737b      	strb	r3, [r7, #13]
 8003146:	e02c      	b.n	80031a2 <USER_SPI_initialize+0x176>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8003148:	2100      	movs	r1, #0
 800314a:	20a9      	movs	r0, #169	; 0xa9
 800314c:	f7ff feff 	bl	8002f4e <send_cmd>
 8003150:	4603      	mov	r3, r0
 8003152:	2b01      	cmp	r3, #1
 8003154:	d804      	bhi.n	8003160 <USER_SPI_initialize+0x134>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003156:	2302      	movs	r3, #2
 8003158:	737b      	strb	r3, [r7, #13]
 800315a:	23a9      	movs	r3, #169	; 0xa9
 800315c:	73bb      	strb	r3, [r7, #14]
 800315e:	e003      	b.n	8003168 <USER_SPI_initialize+0x13c>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8003160:	2301      	movs	r3, #1
 8003162:	737b      	strb	r3, [r7, #13]
 8003164:	2301      	movs	r3, #1
 8003166:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8003168:	bf00      	nop
 800316a:	f7ff fde5 	bl	8002d38 <SPI_Timer_Status>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d007      	beq.n	8003184 <USER_SPI_initialize+0x158>
 8003174:	7bbb      	ldrb	r3, [r7, #14]
 8003176:	2100      	movs	r1, #0
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fee8 	bl	8002f4e <send_cmd>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1f2      	bne.n	800316a <USER_SPI_initialize+0x13e>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8003184:	f7ff fdd8 	bl	8002d38 <SPI_Timer_Status>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <USER_SPI_initialize+0x172>
 800318e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003192:	2010      	movs	r0, #16
 8003194:	f7ff fedb 	bl	8002f4e <send_cmd>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <USER_SPI_initialize+0x176>
				ty = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 80031a2:	4a11      	ldr	r2, [pc, #68]	; (80031e8 <USER_SPI_initialize+0x1bc>)
 80031a4:	7b7b      	ldrb	r3, [r7, #13]
 80031a6:	7013      	strb	r3, [r2, #0]
	despiselect();
 80031a8:	f7ff fe4a 	bl	8002e40 <despiselect>

	if (ty) {			/* OK */
 80031ac:	7b7b      	ldrb	r3, [r7, #13]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00c      	beq.n	80031cc <USER_SPI_initialize+0x1a0>
		FCLK_FAST();			/* Set fast clock */
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <USER_SPI_initialize+0x1b8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2210      	movs	r2, #16
 80031b8:	621a      	str	r2, [r3, #32]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f023 0301 	bic.w	r3, r3, #1
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	e002      	b.n	80031d2 <USER_SPI_initialize+0x1a6>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80031cc:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80031d2:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <USER_SPI_initialize+0x1b4>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	b2db      	uxtb	r3, r3
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd90      	pop	{r4, r7, pc}
 80031e0:	20000004 	.word	0x20000004
 80031e4:	20000780 	.word	0x20000780
 80031e8:	200000fc 	.word	0x200000fc

080031ec <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <USER_SPI_status+0x14>
 80031fc:	2301      	movs	r3, #1
 80031fe:	e002      	b.n	8003206 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003200:	4b04      	ldr	r3, [pc, #16]	; (8003214 <USER_SPI_status+0x28>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	b2db      	uxtb	r3, r3
}
 8003206:	4618      	mov	r0, r3
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000004 	.word	0x20000004

08003218 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	603b      	str	r3, [r7, #0]
 8003224:	4603      	mov	r3, r0
 8003226:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d102      	bne.n	8003234 <USER_SPI_read+0x1c>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d101      	bne.n	8003238 <USER_SPI_read+0x20>
 8003234:	2304      	movs	r3, #4
 8003236:	e04d      	b.n	80032d4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003238:	4b28      	ldr	r3, [pc, #160]	; (80032dc <USER_SPI_read+0xc4>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	b2db      	uxtb	r3, r3
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <USER_SPI_read+0x32>
 8003246:	2303      	movs	r3, #3
 8003248:	e044      	b.n	80032d4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800324a:	4b25      	ldr	r3, [pc, #148]	; (80032e0 <USER_SPI_read+0xc8>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d102      	bne.n	800325c <USER_SPI_read+0x44>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	025b      	lsls	r3, r3, #9
 800325a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d111      	bne.n	8003286 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	2011      	movs	r0, #17
 8003266:	f7ff fe72 	bl	8002f4e <send_cmd>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d129      	bne.n	80032c4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8003270:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003274:	68b8      	ldr	r0, [r7, #8]
 8003276:	f7ff fe0f 	bl	8002e98 <rcvr_datablock>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d021      	beq.n	80032c4 <USER_SPI_read+0xac>
			count = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	e01e      	b.n	80032c4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	2012      	movs	r0, #18
 800328a:	f7ff fe60 	bl	8002f4e <send_cmd>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d117      	bne.n	80032c4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8003294:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003298:	68b8      	ldr	r0, [r7, #8]
 800329a:	f7ff fdfd 	bl	8002e98 <rcvr_datablock>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <USER_SPI_read+0xa2>
				buff += 512;
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80032aa:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1ed      	bne.n	8003294 <USER_SPI_read+0x7c>
 80032b8:	e000      	b.n	80032bc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80032ba:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80032bc:	2100      	movs	r1, #0
 80032be:	200c      	movs	r0, #12
 80032c0:	f7ff fe45 	bl	8002f4e <send_cmd>
		}
	}
	despiselect();
 80032c4:	f7ff fdbc 	bl	8002e40 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	bf14      	ite	ne
 80032ce:	2301      	movne	r3, #1
 80032d0:	2300      	moveq	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20000004 	.word	0x20000004
 80032e0:	200000fc 	.word	0x200000fc

080032e4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60b9      	str	r1, [r7, #8]
 80032ec:	607a      	str	r2, [r7, #4]
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	4603      	mov	r3, r0
 80032f2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <USER_SPI_write+0x1c>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d101      	bne.n	8003304 <USER_SPI_write+0x20>
 8003300:	2304      	movs	r3, #4
 8003302:	e063      	b.n	80033cc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8003304:	4b33      	ldr	r3, [pc, #204]	; (80033d4 <USER_SPI_write+0xf0>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <USER_SPI_write+0x32>
 8003312:	2303      	movs	r3, #3
 8003314:	e05a      	b.n	80033cc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8003316:	4b2f      	ldr	r3, [pc, #188]	; (80033d4 <USER_SPI_write+0xf0>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	b2db      	uxtb	r3, r3
 800331c:	f003 0304 	and.w	r3, r3, #4
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <USER_SPI_write+0x44>
 8003324:	2302      	movs	r3, #2
 8003326:	e051      	b.n	80033cc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003328:	4b2b      	ldr	r3, [pc, #172]	; (80033d8 <USER_SPI_write+0xf4>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	f003 0308 	and.w	r3, r3, #8
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <USER_SPI_write+0x56>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	025b      	lsls	r3, r3, #9
 8003338:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d110      	bne.n	8003362 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	2018      	movs	r0, #24
 8003344:	f7ff fe03 	bl	8002f4e <send_cmd>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d136      	bne.n	80033bc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800334e:	21fe      	movs	r1, #254	; 0xfe
 8003350:	68b8      	ldr	r0, [r7, #8]
 8003352:	f7ff fdca 	bl	8002eea <xmit_datablock>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d02f      	beq.n	80033bc <USER_SPI_write+0xd8>
			count = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	e02c      	b.n	80033bc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8003362:	4b1d      	ldr	r3, [pc, #116]	; (80033d8 <USER_SPI_write+0xf4>)
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	f003 0306 	and.w	r3, r3, #6
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <USER_SPI_write+0x92>
 800336e:	6839      	ldr	r1, [r7, #0]
 8003370:	2097      	movs	r0, #151	; 0x97
 8003372:	f7ff fdec 	bl	8002f4e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	2019      	movs	r0, #25
 800337a:	f7ff fde8 	bl	8002f4e <send_cmd>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d11b      	bne.n	80033bc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8003384:	21fc      	movs	r1, #252	; 0xfc
 8003386:	68b8      	ldr	r0, [r7, #8]
 8003388:	f7ff fdaf 	bl	8002eea <xmit_datablock>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d00a      	beq.n	80033a8 <USER_SPI_write+0xc4>
				buff += 512;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003398:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	3b01      	subs	r3, #1
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1ee      	bne.n	8003384 <USER_SPI_write+0xa0>
 80033a6:	e000      	b.n	80033aa <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80033a8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80033aa:	21fd      	movs	r1, #253	; 0xfd
 80033ac:	2000      	movs	r0, #0
 80033ae:	f7ff fd9c 	bl	8002eea <xmit_datablock>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <USER_SPI_write+0xd8>
 80033b8:	2301      	movs	r3, #1
 80033ba:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80033bc:	f7ff fd40 	bl	8002e40 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bf14      	ite	ne
 80033c6:	2301      	movne	r3, #1
 80033c8:	2300      	moveq	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3710      	adds	r7, #16
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	20000004 	.word	0x20000004
 80033d8:	200000fc 	.word	0x200000fc

080033dc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08c      	sub	sp, #48	; 0x30
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	4603      	mov	r3, r0
 80033e4:	603a      	str	r2, [r7, #0]
 80033e6:	71fb      	strb	r3, [r7, #7]
 80033e8:	460b      	mov	r3, r1
 80033ea:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <USER_SPI_ioctl+0x1a>
 80033f2:	2304      	movs	r3, #4
 80033f4:	e15a      	b.n	80036ac <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80033f6:	4baf      	ldr	r3, [pc, #700]	; (80036b4 <USER_SPI_ioctl+0x2d8>)
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <USER_SPI_ioctl+0x2c>
 8003404:	2303      	movs	r3, #3
 8003406:	e151      	b.n	80036ac <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800340e:	79bb      	ldrb	r3, [r7, #6]
 8003410:	2b04      	cmp	r3, #4
 8003412:	f200 8136 	bhi.w	8003682 <USER_SPI_ioctl+0x2a6>
 8003416:	a201      	add	r2, pc, #4	; (adr r2, 800341c <USER_SPI_ioctl+0x40>)
 8003418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341c:	08003431 	.word	0x08003431
 8003420:	08003445 	.word	0x08003445
 8003424:	08003683 	.word	0x08003683
 8003428:	080034f1 	.word	0x080034f1
 800342c:	080035e7 	.word	0x080035e7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003430:	f7ff fd16 	bl	8002e60 <spiselect>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 8127 	beq.w	800368a <USER_SPI_ioctl+0x2ae>
 800343c:	2300      	movs	r3, #0
 800343e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8003442:	e122      	b.n	800368a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8003444:	2100      	movs	r1, #0
 8003446:	2009      	movs	r0, #9
 8003448:	f7ff fd81 	bl	8002f4e <send_cmd>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	f040 811d 	bne.w	800368e <USER_SPI_ioctl+0x2b2>
 8003454:	f107 030c 	add.w	r3, r7, #12
 8003458:	2110      	movs	r1, #16
 800345a:	4618      	mov	r0, r3
 800345c:	f7ff fd1c 	bl	8002e98 <rcvr_datablock>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 8113 	beq.w	800368e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8003468:	7b3b      	ldrb	r3, [r7, #12]
 800346a:	099b      	lsrs	r3, r3, #6
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d111      	bne.n	8003496 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8003472:	7d7b      	ldrb	r3, [r7, #21]
 8003474:	461a      	mov	r2, r3
 8003476:	7d3b      	ldrb	r3, [r7, #20]
 8003478:	021b      	lsls	r3, r3, #8
 800347a:	4413      	add	r3, r2
 800347c:	461a      	mov	r2, r3
 800347e:	7cfb      	ldrb	r3, [r7, #19]
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003486:	4413      	add	r3, r2
 8003488:	3301      	adds	r3, #1
 800348a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	029a      	lsls	r2, r3, #10
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	e028      	b.n	80034e8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003496:	7c7b      	ldrb	r3, [r7, #17]
 8003498:	f003 030f 	and.w	r3, r3, #15
 800349c:	b2da      	uxtb	r2, r3
 800349e:	7dbb      	ldrb	r3, [r7, #22]
 80034a0:	09db      	lsrs	r3, r3, #7
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	4413      	add	r3, r2
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	7d7b      	ldrb	r3, [r7, #21]
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	f003 0306 	and.w	r3, r3, #6
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	4413      	add	r3, r2
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	3302      	adds	r3, #2
 80034ba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80034be:	7d3b      	ldrb	r3, [r7, #20]
 80034c0:	099b      	lsrs	r3, r3, #6
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	461a      	mov	r2, r3
 80034c6:	7cfb      	ldrb	r3, [r7, #19]
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	441a      	add	r2, r3
 80034cc:	7cbb      	ldrb	r3, [r7, #18]
 80034ce:	029b      	lsls	r3, r3, #10
 80034d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034d4:	4413      	add	r3, r2
 80034d6:	3301      	adds	r3, #1
 80034d8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80034da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80034de:	3b09      	subs	r3, #9
 80034e0:	69fa      	ldr	r2, [r7, #28]
 80034e2:	409a      	lsls	r2, r3
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80034ee:	e0ce      	b.n	800368e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80034f0:	4b71      	ldr	r3, [pc, #452]	; (80036b8 <USER_SPI_ioctl+0x2dc>)
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d031      	beq.n	8003560 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80034fc:	2100      	movs	r1, #0
 80034fe:	208d      	movs	r0, #141	; 0x8d
 8003500:	f7ff fd25 	bl	8002f4e <send_cmd>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	f040 80c3 	bne.w	8003692 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800350c:	20ff      	movs	r0, #255	; 0xff
 800350e:	f7ff fc29 	bl	8002d64 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8003512:	f107 030c 	add.w	r3, r7, #12
 8003516:	2110      	movs	r1, #16
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff fcbd 	bl	8002e98 <rcvr_datablock>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 80b6 	beq.w	8003692 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8003526:	2330      	movs	r3, #48	; 0x30
 8003528:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800352c:	e007      	b.n	800353e <USER_SPI_ioctl+0x162>
 800352e:	20ff      	movs	r0, #255	; 0xff
 8003530:	f7ff fc18 	bl	8002d64 <xchg_spi>
 8003534:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003538:	3b01      	subs	r3, #1
 800353a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800353e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f3      	bne.n	800352e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8003546:	7dbb      	ldrb	r3, [r7, #22]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	b2db      	uxtb	r3, r3
 800354c:	461a      	mov	r2, r3
 800354e:	2310      	movs	r3, #16
 8003550:	fa03 f202 	lsl.w	r2, r3, r2
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8003558:	2300      	movs	r3, #0
 800355a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800355e:	e098      	b.n	8003692 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8003560:	2100      	movs	r1, #0
 8003562:	2009      	movs	r0, #9
 8003564:	f7ff fcf3 	bl	8002f4e <send_cmd>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	f040 8091 	bne.w	8003692 <USER_SPI_ioctl+0x2b6>
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	2110      	movs	r1, #16
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fc8e 	bl	8002e98 <rcvr_datablock>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8087 	beq.w	8003692 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8003584:	4b4c      	ldr	r3, [pc, #304]	; (80036b8 <USER_SPI_ioctl+0x2dc>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d012      	beq.n	80035b6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8003590:	7dbb      	ldrb	r3, [r7, #22]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8003598:	7dfa      	ldrb	r2, [r7, #23]
 800359a:	09d2      	lsrs	r2, r2, #7
 800359c:	b2d2      	uxtb	r2, r2
 800359e:	4413      	add	r3, r2
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	7e7b      	ldrb	r3, [r7, #25]
 80035a4:	099b      	lsrs	r3, r3, #6
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	3b01      	subs	r3, #1
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	461a      	mov	r2, r3
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	e013      	b.n	80035de <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80035b6:	7dbb      	ldrb	r3, [r7, #22]
 80035b8:	109b      	asrs	r3, r3, #2
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	3301      	adds	r3, #1
 80035c2:	7dfa      	ldrb	r2, [r7, #23]
 80035c4:	00d2      	lsls	r2, r2, #3
 80035c6:	f002 0218 	and.w	r2, r2, #24
 80035ca:	7df9      	ldrb	r1, [r7, #23]
 80035cc:	0949      	lsrs	r1, r1, #5
 80035ce:	b2c9      	uxtb	r1, r1
 80035d0:	440a      	add	r2, r1
 80035d2:	3201      	adds	r2, #1
 80035d4:	fb02 f303 	mul.w	r3, r2, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80035e4:	e055      	b.n	8003692 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80035e6:	4b34      	ldr	r3, [pc, #208]	; (80036b8 <USER_SPI_ioctl+0x2dc>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	f003 0306 	and.w	r3, r3, #6
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d051      	beq.n	8003696 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80035f2:	f107 020c 	add.w	r2, r7, #12
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	210b      	movs	r1, #11
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff feee 	bl	80033dc <USER_SPI_ioctl>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d149      	bne.n	800369a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003606:	7b3b      	ldrb	r3, [r7, #12]
 8003608:	099b      	lsrs	r3, r3, #6
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	d104      	bne.n	800361a <USER_SPI_ioctl+0x23e>
 8003610:	7dbb      	ldrb	r3, [r7, #22]
 8003612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003616:	2b00      	cmp	r3, #0
 8003618:	d041      	beq.n	800369e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	623b      	str	r3, [r7, #32]
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	62bb      	str	r3, [r7, #40]	; 0x28
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800362a:	4b23      	ldr	r3, [pc, #140]	; (80036b8 <USER_SPI_ioctl+0x2dc>)
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	f003 0308 	and.w	r3, r3, #8
 8003632:	2b00      	cmp	r3, #0
 8003634:	d105      	bne.n	8003642 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8003636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003638:	025b      	lsls	r3, r3, #9
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28
 800363c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363e:	025b      	lsls	r3, r3, #9
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8003642:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003644:	2020      	movs	r0, #32
 8003646:	f7ff fc82 	bl	8002f4e <send_cmd>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d128      	bne.n	80036a2 <USER_SPI_ioctl+0x2c6>
 8003650:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003652:	2021      	movs	r0, #33	; 0x21
 8003654:	f7ff fc7b 	bl	8002f4e <send_cmd>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d121      	bne.n	80036a2 <USER_SPI_ioctl+0x2c6>
 800365e:	2100      	movs	r1, #0
 8003660:	2026      	movs	r0, #38	; 0x26
 8003662:	f7ff fc74 	bl	8002f4e <send_cmd>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d11a      	bne.n	80036a2 <USER_SPI_ioctl+0x2c6>
 800366c:	f247 5030 	movw	r0, #30000	; 0x7530
 8003670:	f7ff fbc3 	bl	8002dfa <wait_ready>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d013      	beq.n	80036a2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800367a:	2300      	movs	r3, #0
 800367c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003680:	e00f      	b.n	80036a2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8003682:	2304      	movs	r3, #4
 8003684:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003688:	e00c      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		break;
 800368a:	bf00      	nop
 800368c:	e00a      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		break;
 800368e:	bf00      	nop
 8003690:	e008      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		break;
 8003692:	bf00      	nop
 8003694:	e006      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8003696:	bf00      	nop
 8003698:	e004      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800369a:	bf00      	nop
 800369c:	e002      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800369e:	bf00      	nop
 80036a0:	e000      	b.n	80036a4 <USER_SPI_ioctl+0x2c8>
		break;
 80036a2:	bf00      	nop
	}

	despiselect();
 80036a4:	f7ff fbcc 	bl	8002e40 <despiselect>

	return res;
 80036a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3730      	adds	r7, #48	; 0x30
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	20000004 	.word	0x20000004
 80036b8:	200000fc 	.word	0x200000fc

080036bc <Reset_Handler>:
 80036bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036f4 <LoopFillZerobss+0x14>
 80036c0:	2100      	movs	r1, #0
 80036c2:	e003      	b.n	80036cc <LoopCopyDataInit>

080036c4 <CopyDataInit>:
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <LoopFillZerobss+0x18>)
 80036c6:	585b      	ldr	r3, [r3, r1]
 80036c8:	5043      	str	r3, [r0, r1]
 80036ca:	3104      	adds	r1, #4

080036cc <LoopCopyDataInit>:
 80036cc:	480b      	ldr	r0, [pc, #44]	; (80036fc <LoopFillZerobss+0x1c>)
 80036ce:	4b0c      	ldr	r3, [pc, #48]	; (8003700 <LoopFillZerobss+0x20>)
 80036d0:	1842      	adds	r2, r0, r1
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d3f6      	bcc.n	80036c4 <CopyDataInit>
 80036d6:	4a0b      	ldr	r2, [pc, #44]	; (8003704 <LoopFillZerobss+0x24>)
 80036d8:	e002      	b.n	80036e0 <LoopFillZerobss>

080036da <FillZerobss>:
 80036da:	2300      	movs	r3, #0
 80036dc:	f842 3b04 	str.w	r3, [r2], #4

080036e0 <LoopFillZerobss>:
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <LoopFillZerobss+0x28>)
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d3f9      	bcc.n	80036da <FillZerobss>
 80036e6:	f7ff fafd 	bl	8002ce4 <SystemInit>
 80036ea:	f003 fc19 	bl	8006f20 <__libc_init_array>
 80036ee:	f7fd fe0f 	bl	8001310 <main>
 80036f2:	4770      	bx	lr
 80036f4:	20020000 	.word	0x20020000
 80036f8:	08007864 	.word	0x08007864
 80036fc:	20000000 	.word	0x20000000
 8003700:	20000088 	.word	0x20000088
 8003704:	20000088 	.word	0x20000088
 8003708:	200014dc 	.word	0x200014dc

0800370c <ADC_IRQHandler>:
 800370c:	e7fe      	b.n	800370c <ADC_IRQHandler>
	...

08003710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003714:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <HAL_Init+0x40>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0d      	ldr	r2, [pc, #52]	; (8003750 <HAL_Init+0x40>)
 800371a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800371e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <HAL_Init+0x40>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a0a      	ldr	r2, [pc, #40]	; (8003750 <HAL_Init+0x40>)
 8003726:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800372a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800372c:	4b08      	ldr	r3, [pc, #32]	; (8003750 <HAL_Init+0x40>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a07      	ldr	r2, [pc, #28]	; (8003750 <HAL_Init+0x40>)
 8003732:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003736:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003738:	2003      	movs	r0, #3
 800373a:	f000 f94d 	bl	80039d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800373e:	2000      	movs	r0, #0
 8003740:	f000 f808 	bl	8003754 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003744:	f7fe fe8e 	bl	8002464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023c00 	.word	0x40023c00

08003754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800375c:	4b12      	ldr	r3, [pc, #72]	; (80037a8 <HAL_InitTick+0x54>)
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	4b12      	ldr	r3, [pc, #72]	; (80037ac <HAL_InitTick+0x58>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	4619      	mov	r1, r3
 8003766:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800376a:	fbb3 f3f1 	udiv	r3, r3, r1
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	4618      	mov	r0, r3
 8003774:	f000 f965 	bl	8003a42 <HAL_SYSTICK_Config>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d001      	beq.n	8003782 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e00e      	b.n	80037a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b0f      	cmp	r3, #15
 8003786:	d80a      	bhi.n	800379e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003788:	2200      	movs	r2, #0
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003790:	f000 f92d 	bl	80039ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003794:	4a06      	ldr	r2, [pc, #24]	; (80037b0 <HAL_InitTick+0x5c>)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	e000      	b.n	80037a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000000 	.word	0x20000000
 80037ac:	2000000c 	.word	0x2000000c
 80037b0:	20000008 	.word	0x20000008

080037b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037b8:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <HAL_IncTick+0x20>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	461a      	mov	r2, r3
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_IncTick+0x24>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4413      	add	r3, r2
 80037c4:	4a04      	ldr	r2, [pc, #16]	; (80037d8 <HAL_IncTick+0x24>)
 80037c6:	6013      	str	r3, [r2, #0]
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	2000000c 	.word	0x2000000c
 80037d8:	2000106c 	.word	0x2000106c

080037dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return uwTick;
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <HAL_GetTick+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	2000106c 	.word	0x2000106c

080037f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037fc:	f7ff ffee 	bl	80037dc <HAL_GetTick>
 8003800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800380c:	d005      	beq.n	800381a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800380e:	4b09      	ldr	r3, [pc, #36]	; (8003834 <HAL_Delay+0x40>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4413      	add	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800381a:	bf00      	nop
 800381c:	f7ff ffde 	bl	80037dc <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	429a      	cmp	r2, r3
 800382a:	d8f7      	bhi.n	800381c <HAL_Delay+0x28>
  {
  }
}
 800382c:	bf00      	nop
 800382e:	3710      	adds	r7, #16
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	2000000c 	.word	0x2000000c

08003838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003854:	4013      	ands	r3, r2
 8003856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003860:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800386a:	4a04      	ldr	r2, [pc, #16]	; (800387c <__NVIC_SetPriorityGrouping+0x44>)
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	60d3      	str	r3, [r2, #12]
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003884:	4b04      	ldr	r3, [pc, #16]	; (8003898 <__NVIC_GetPriorityGrouping+0x18>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	0a1b      	lsrs	r3, r3, #8
 800388a:	f003 0307 	and.w	r3, r3, #7
}
 800388e:	4618      	mov	r0, r3
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	e000ed00 	.word	0xe000ed00

0800389c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	db0b      	blt.n	80038c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	f003 021f 	and.w	r2, r3, #31
 80038b4:	4907      	ldr	r1, [pc, #28]	; (80038d4 <__NVIC_EnableIRQ+0x38>)
 80038b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ba:	095b      	lsrs	r3, r3, #5
 80038bc:	2001      	movs	r0, #1
 80038be:	fa00 f202 	lsl.w	r2, r0, r2
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	e000e100 	.word	0xe000e100

080038d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	6039      	str	r1, [r7, #0]
 80038e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	db0a      	blt.n	8003902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	b2da      	uxtb	r2, r3
 80038f0:	490c      	ldr	r1, [pc, #48]	; (8003924 <__NVIC_SetPriority+0x4c>)
 80038f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f6:	0112      	lsls	r2, r2, #4
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	440b      	add	r3, r1
 80038fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003900:	e00a      	b.n	8003918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	b2da      	uxtb	r2, r3
 8003906:	4908      	ldr	r1, [pc, #32]	; (8003928 <__NVIC_SetPriority+0x50>)
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	f003 030f 	and.w	r3, r3, #15
 800390e:	3b04      	subs	r3, #4
 8003910:	0112      	lsls	r2, r2, #4
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	440b      	add	r3, r1
 8003916:	761a      	strb	r2, [r3, #24]
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	e000e100 	.word	0xe000e100
 8003928:	e000ed00 	.word	0xe000ed00

0800392c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800392c:	b480      	push	{r7}
 800392e:	b089      	sub	sp, #36	; 0x24
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f1c3 0307 	rsb	r3, r3, #7
 8003946:	2b04      	cmp	r3, #4
 8003948:	bf28      	it	cs
 800394a:	2304      	movcs	r3, #4
 800394c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3304      	adds	r3, #4
 8003952:	2b06      	cmp	r3, #6
 8003954:	d902      	bls.n	800395c <NVIC_EncodePriority+0x30>
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	3b03      	subs	r3, #3
 800395a:	e000      	b.n	800395e <NVIC_EncodePriority+0x32>
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43da      	mvns	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	401a      	ands	r2, r3
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	fa01 f303 	lsl.w	r3, r1, r3
 800397e:	43d9      	mvns	r1, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003984:	4313      	orrs	r3, r2
         );
}
 8003986:	4618      	mov	r0, r3
 8003988:	3724      	adds	r7, #36	; 0x24
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
	...

08003994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3b01      	subs	r3, #1
 80039a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039a4:	d301      	bcc.n	80039aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039a6:	2301      	movs	r3, #1
 80039a8:	e00f      	b.n	80039ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039aa:	4a0a      	ldr	r2, [pc, #40]	; (80039d4 <SysTick_Config+0x40>)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3b01      	subs	r3, #1
 80039b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039b2:	210f      	movs	r1, #15
 80039b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80039b8:	f7ff ff8e 	bl	80038d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <SysTick_Config+0x40>)
 80039be:	2200      	movs	r2, #0
 80039c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039c2:	4b04      	ldr	r3, [pc, #16]	; (80039d4 <SysTick_Config+0x40>)
 80039c4:	2207      	movs	r2, #7
 80039c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3708      	adds	r7, #8
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	e000e010 	.word	0xe000e010

080039d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff ff29 	bl	8003838 <__NVIC_SetPriorityGrouping>
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b086      	sub	sp, #24
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	607a      	str	r2, [r7, #4]
 80039fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039fc:	2300      	movs	r3, #0
 80039fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a00:	f7ff ff3e 	bl	8003880 <__NVIC_GetPriorityGrouping>
 8003a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	68b9      	ldr	r1, [r7, #8]
 8003a0a:	6978      	ldr	r0, [r7, #20]
 8003a0c:	f7ff ff8e 	bl	800392c <NVIC_EncodePriority>
 8003a10:	4602      	mov	r2, r0
 8003a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a16:	4611      	mov	r1, r2
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7ff ff5d 	bl	80038d8 <__NVIC_SetPriority>
}
 8003a1e:	bf00      	nop
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b082      	sub	sp, #8
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff ff31 	bl	800389c <__NVIC_EnableIRQ>
}
 8003a3a:	bf00      	nop
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b082      	sub	sp, #8
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff ffa2 	bl	8003994 <SysTick_Config>
 8003a50:	4603      	mov	r3, r0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
	...

08003a5c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a68:	f7ff feb8 	bl	80037dc <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d101      	bne.n	8003a78 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e099      	b.n	8003bac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2202      	movs	r2, #2
 8003a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a98:	e00f      	b.n	8003aba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a9a:	f7ff fe9f 	bl	80037dc <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b05      	cmp	r3, #5
 8003aa6:	d908      	bls.n	8003aba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e078      	b.n	8003bac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1e8      	bne.n	8003a9a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4b38      	ldr	r3, [pc, #224]	; (8003bb4 <HAL_DMA_Init+0x158>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ae6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	691b      	ldr	r3, [r3, #16]
 8003aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003afe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d107      	bne.n	8003b24 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f023 0307 	bic.w	r3, r3, #7
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d117      	bne.n	8003b7e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00e      	beq.n	8003b7e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 fb0d 	bl	8004180 <DMA_CheckFifoParam>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2240      	movs	r2, #64	; 0x40
 8003b70:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e016      	b.n	8003bac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fac4 	bl	8004114 <DMA_CalcBaseAndBitshift>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b94:	223f      	movs	r2, #63	; 0x3f
 8003b96:	409a      	lsls	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	f010803f 	.word	0xf010803f

08003bb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
 8003bc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_DMA_Start_IT+0x26>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e040      	b.n	8003c60 <HAL_DMA_Start_IT+0xa8>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d12f      	bne.n	8003c52 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2202      	movs	r2, #2
 8003bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	68b9      	ldr	r1, [r7, #8]
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f000 fa56 	bl	80040b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c10:	223f      	movs	r2, #63	; 0x3f
 8003c12:	409a      	lsls	r2, r3
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0216 	orr.w	r2, r2, #22
 8003c26:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d007      	beq.n	8003c40 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0208 	orr.w	r2, r2, #8
 8003c3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0201 	orr.w	r2, r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e005      	b.n	8003c5e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c74:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c76:	f7ff fdb1 	bl	80037dc <HAL_GetTick>
 8003c7a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d008      	beq.n	8003c9a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2280      	movs	r2, #128	; 0x80
 8003c8c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e052      	b.n	8003d40 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0216 	bic.w	r2, r2, #22
 8003ca8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695a      	ldr	r2, [r3, #20]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cb8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d103      	bne.n	8003cca <HAL_DMA_Abort+0x62>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d007      	beq.n	8003cda <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0208 	bic.w	r2, r2, #8
 8003cd8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f022 0201 	bic.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cea:	e013      	b.n	8003d14 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cec:	f7ff fd76 	bl	80037dc <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d90c      	bls.n	8003d14 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2203      	movs	r2, #3
 8003d0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e015      	b.n	8003d40 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e4      	bne.n	8003cec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d26:	223f      	movs	r2, #63	; 0x3f
 8003d28:	409a      	lsls	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d004      	beq.n	8003d66 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2280      	movs	r2, #128	; 0x80
 8003d60:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e00c      	b.n	8003d80 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2205      	movs	r2, #5
 8003d6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d98:	4b92      	ldr	r3, [pc, #584]	; (8003fe4 <HAL_DMA_IRQHandler+0x258>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a92      	ldr	r2, [pc, #584]	; (8003fe8 <HAL_DMA_IRQHandler+0x25c>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	0a9b      	lsrs	r3, r3, #10
 8003da4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003daa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db6:	2208      	movs	r2, #8
 8003db8:	409a      	lsls	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d01a      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d013      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0204 	bic.w	r2, r2, #4
 8003dde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de4:	2208      	movs	r2, #8
 8003de6:	409a      	lsls	r2, r3
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df0:	f043 0201 	orr.w	r2, r3, #1
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d012      	beq.n	8003e2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00b      	beq.n	8003e2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	409a      	lsls	r2, r3
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e26:	f043 0202 	orr.w	r2, r3, #2
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e32:	2204      	movs	r2, #4
 8003e34:	409a      	lsls	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d012      	beq.n	8003e64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d00b      	beq.n	8003e64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e50:	2204      	movs	r2, #4
 8003e52:	409a      	lsls	r2, r3
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e5c:	f043 0204 	orr.w	r2, r3, #4
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e68:	2210      	movs	r2, #16
 8003e6a:	409a      	lsls	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d043      	beq.n	8003efc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0308 	and.w	r3, r3, #8
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d03c      	beq.n	8003efc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e86:	2210      	movs	r2, #16
 8003e88:	409a      	lsls	r2, r3
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d018      	beq.n	8003ece <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d108      	bne.n	8003ebc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d024      	beq.n	8003efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	4798      	blx	r3
 8003eba:	e01f      	b.n	8003efc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d01b      	beq.n	8003efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	4798      	blx	r3
 8003ecc:	e016      	b.n	8003efc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d107      	bne.n	8003eec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0208 	bic.w	r2, r2, #8
 8003eea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f00:	2220      	movs	r2, #32
 8003f02:	409a      	lsls	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4013      	ands	r3, r2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 808e 	beq.w	800402a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 8086 	beq.w	800402a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f22:	2220      	movs	r2, #32
 8003f24:	409a      	lsls	r2, r3
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b05      	cmp	r3, #5
 8003f34:	d136      	bne.n	8003fa4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0216 	bic.w	r2, r2, #22
 8003f44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	695a      	ldr	r2, [r3, #20]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d103      	bne.n	8003f66 <HAL_DMA_IRQHandler+0x1da>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d007      	beq.n	8003f76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 0208 	bic.w	r2, r2, #8
 8003f74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7a:	223f      	movs	r2, #63	; 0x3f
 8003f7c:	409a      	lsls	r2, r3
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d07d      	beq.n	8004096 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	4798      	blx	r3
        }
        return;
 8003fa2:	e078      	b.n	8004096 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d01c      	beq.n	8003fec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d108      	bne.n	8003fd2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d030      	beq.n	800402a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	4798      	blx	r3
 8003fd0:	e02b      	b.n	800402a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d027      	beq.n	800402a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	4798      	blx	r3
 8003fe2:	e022      	b.n	800402a <HAL_DMA_IRQHandler+0x29e>
 8003fe4:	20000000 	.word	0x20000000
 8003fe8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10f      	bne.n	800401a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0210 	bic.w	r2, r2, #16
 8004008:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402e:	2b00      	cmp	r3, #0
 8004030:	d032      	beq.n	8004098 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d022      	beq.n	8004084 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2205      	movs	r2, #5
 8004042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 0201 	bic.w	r2, r2, #1
 8004054:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	3301      	adds	r3, #1
 800405a:	60bb      	str	r3, [r7, #8]
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	429a      	cmp	r2, r3
 8004060:	d307      	bcc.n	8004072 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1f2      	bne.n	8004056 <HAL_DMA_IRQHandler+0x2ca>
 8004070:	e000      	b.n	8004074 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004072:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
 8004094:	e000      	b.n	8004098 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004096:	bf00      	nop
    }
  }
}
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop

080040a0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	2b40      	cmp	r3, #64	; 0x40
 80040e4:	d108      	bne.n	80040f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040f6:	e007      	b.n	8004108 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	60da      	str	r2, [r3, #12]
}
 8004108:	bf00      	nop
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	3b10      	subs	r3, #16
 8004124:	4a14      	ldr	r2, [pc, #80]	; (8004178 <DMA_CalcBaseAndBitshift+0x64>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	091b      	lsrs	r3, r3, #4
 800412c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800412e:	4a13      	ldr	r2, [pc, #76]	; (800417c <DMA_CalcBaseAndBitshift+0x68>)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b03      	cmp	r3, #3
 8004140:	d909      	bls.n	8004156 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800414a:	f023 0303 	bic.w	r3, r3, #3
 800414e:	1d1a      	adds	r2, r3, #4
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	659a      	str	r2, [r3, #88]	; 0x58
 8004154:	e007      	b.n	8004166 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800415e:	f023 0303 	bic.w	r3, r3, #3
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800416a:	4618      	mov	r0, r3
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	aaaaaaab 	.word	0xaaaaaaab
 800417c:	08007818 	.word	0x08007818

08004180 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004190:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d11f      	bne.n	80041da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	2b03      	cmp	r3, #3
 800419e:	d855      	bhi.n	800424c <DMA_CheckFifoParam+0xcc>
 80041a0:	a201      	add	r2, pc, #4	; (adr r2, 80041a8 <DMA_CheckFifoParam+0x28>)
 80041a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a6:	bf00      	nop
 80041a8:	080041b9 	.word	0x080041b9
 80041ac:	080041cb 	.word	0x080041cb
 80041b0:	080041b9 	.word	0x080041b9
 80041b4:	0800424d 	.word	0x0800424d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d045      	beq.n	8004250 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c8:	e042      	b.n	8004250 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041d2:	d13f      	bne.n	8004254 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d8:	e03c      	b.n	8004254 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041e2:	d121      	bne.n	8004228 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b03      	cmp	r3, #3
 80041e8:	d836      	bhi.n	8004258 <DMA_CheckFifoParam+0xd8>
 80041ea:	a201      	add	r2, pc, #4	; (adr r2, 80041f0 <DMA_CheckFifoParam+0x70>)
 80041ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f0:	08004201 	.word	0x08004201
 80041f4:	08004207 	.word	0x08004207
 80041f8:	08004201 	.word	0x08004201
 80041fc:	08004219 	.word	0x08004219
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	73fb      	strb	r3, [r7, #15]
      break;
 8004204:	e02f      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d024      	beq.n	800425c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004216:	e021      	b.n	800425c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004220:	d11e      	bne.n	8004260 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004226:	e01b      	b.n	8004260 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d902      	bls.n	8004234 <DMA_CheckFifoParam+0xb4>
 800422e:	2b03      	cmp	r3, #3
 8004230:	d003      	beq.n	800423a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004232:	e018      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	73fb      	strb	r3, [r7, #15]
      break;
 8004238:	e015      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00e      	beq.n	8004264 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
      break;
 800424a:	e00b      	b.n	8004264 <DMA_CheckFifoParam+0xe4>
      break;
 800424c:	bf00      	nop
 800424e:	e00a      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 8004250:	bf00      	nop
 8004252:	e008      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 8004254:	bf00      	nop
 8004256:	e006      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 8004258:	bf00      	nop
 800425a:	e004      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 800425c:	bf00      	nop
 800425e:	e002      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;   
 8004260:	bf00      	nop
 8004262:	e000      	b.n	8004266 <DMA_CheckFifoParam+0xe6>
      break;
 8004264:	bf00      	nop
    }
  } 
  
  return status; 
 8004266:	7bfb      	ldrb	r3, [r7, #15]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004274:	b480      	push	{r7}
 8004276:	b089      	sub	sp, #36	; 0x24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004282:	2300      	movs	r3, #0
 8004284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004286:	2300      	movs	r3, #0
 8004288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	e165      	b.n	800455c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004290:	2201      	movs	r2, #1
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	4013      	ands	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	f040 8154 	bne.w	8004556 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d00b      	beq.n	80042ce <HAL_GPIO_Init+0x5a>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d007      	beq.n	80042ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80042c2:	2b11      	cmp	r3, #17
 80042c4:	d003      	beq.n	80042ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b12      	cmp	r3, #18
 80042cc:	d130      	bne.n	8004330 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	2203      	movs	r2, #3
 80042da:	fa02 f303 	lsl.w	r3, r2, r3
 80042de:	43db      	mvns	r3, r3
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	4013      	ands	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004304:	2201      	movs	r2, #1
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	fa02 f303 	lsl.w	r3, r2, r3
 800430c:	43db      	mvns	r3, r3
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	4013      	ands	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	091b      	lsrs	r3, r3, #4
 800431a:	f003 0201 	and.w	r2, r3, #1
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	4313      	orrs	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	2203      	movs	r2, #3
 800433c:	fa02 f303 	lsl.w	r3, r2, r3
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	4313      	orrs	r3, r2
 8004358:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d003      	beq.n	8004370 <HAL_GPIO_Init+0xfc>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	2b12      	cmp	r3, #18
 800436e:	d123      	bne.n	80043b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	08da      	lsrs	r2, r3, #3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3208      	adds	r2, #8
 8004378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800437c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	220f      	movs	r2, #15
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	43db      	mvns	r3, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4013      	ands	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	691a      	ldr	r2, [r3, #16]
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f003 0307 	and.w	r3, r3, #7
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	fa02 f303 	lsl.w	r3, r2, r3
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	08da      	lsrs	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3208      	adds	r2, #8
 80043b2:	69b9      	ldr	r1, [r7, #24]
 80043b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	2203      	movs	r2, #3
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	43db      	mvns	r3, r3
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	4013      	ands	r3, r2
 80043ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f003 0203 	and.w	r2, r3, #3
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 80ae 	beq.w	8004556 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	4b5c      	ldr	r3, [pc, #368]	; (8004570 <HAL_GPIO_Init+0x2fc>)
 8004400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004402:	4a5b      	ldr	r2, [pc, #364]	; (8004570 <HAL_GPIO_Init+0x2fc>)
 8004404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004408:	6453      	str	r3, [r2, #68]	; 0x44
 800440a:	4b59      	ldr	r3, [pc, #356]	; (8004570 <HAL_GPIO_Init+0x2fc>)
 800440c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004416:	4a57      	ldr	r2, [pc, #348]	; (8004574 <HAL_GPIO_Init+0x300>)
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	089b      	lsrs	r3, r3, #2
 800441c:	3302      	adds	r3, #2
 800441e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f003 0303 	and.w	r3, r3, #3
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	220f      	movs	r2, #15
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a4e      	ldr	r2, [pc, #312]	; (8004578 <HAL_GPIO_Init+0x304>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d025      	beq.n	800448e <HAL_GPIO_Init+0x21a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a4d      	ldr	r2, [pc, #308]	; (800457c <HAL_GPIO_Init+0x308>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d01f      	beq.n	800448a <HAL_GPIO_Init+0x216>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a4c      	ldr	r2, [pc, #304]	; (8004580 <HAL_GPIO_Init+0x30c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d019      	beq.n	8004486 <HAL_GPIO_Init+0x212>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a4b      	ldr	r2, [pc, #300]	; (8004584 <HAL_GPIO_Init+0x310>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d013      	beq.n	8004482 <HAL_GPIO_Init+0x20e>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a4a      	ldr	r2, [pc, #296]	; (8004588 <HAL_GPIO_Init+0x314>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00d      	beq.n	800447e <HAL_GPIO_Init+0x20a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a49      	ldr	r2, [pc, #292]	; (800458c <HAL_GPIO_Init+0x318>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d007      	beq.n	800447a <HAL_GPIO_Init+0x206>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a48      	ldr	r2, [pc, #288]	; (8004590 <HAL_GPIO_Init+0x31c>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d101      	bne.n	8004476 <HAL_GPIO_Init+0x202>
 8004472:	2306      	movs	r3, #6
 8004474:	e00c      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 8004476:	2307      	movs	r3, #7
 8004478:	e00a      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 800447a:	2305      	movs	r3, #5
 800447c:	e008      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 800447e:	2304      	movs	r3, #4
 8004480:	e006      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 8004482:	2303      	movs	r3, #3
 8004484:	e004      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 8004486:	2302      	movs	r3, #2
 8004488:	e002      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 800448a:	2301      	movs	r3, #1
 800448c:	e000      	b.n	8004490 <HAL_GPIO_Init+0x21c>
 800448e:	2300      	movs	r3, #0
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	f002 0203 	and.w	r2, r2, #3
 8004496:	0092      	lsls	r2, r2, #2
 8004498:	4093      	lsls	r3, r2
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4313      	orrs	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044a0:	4934      	ldr	r1, [pc, #208]	; (8004574 <HAL_GPIO_Init+0x300>)
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	089b      	lsrs	r3, r3, #2
 80044a6:	3302      	adds	r3, #2
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044ae:	4b39      	ldr	r3, [pc, #228]	; (8004594 <HAL_GPIO_Init+0x320>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	43db      	mvns	r3, r3
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	4013      	ands	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044d2:	4a30      	ldr	r2, [pc, #192]	; (8004594 <HAL_GPIO_Init+0x320>)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80044d8:	4b2e      	ldr	r3, [pc, #184]	; (8004594 <HAL_GPIO_Init+0x320>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	43db      	mvns	r3, r3
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	4013      	ands	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80044f4:	69ba      	ldr	r2, [r7, #24]
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044fc:	4a25      	ldr	r2, [pc, #148]	; (8004594 <HAL_GPIO_Init+0x320>)
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004502:	4b24      	ldr	r3, [pc, #144]	; (8004594 <HAL_GPIO_Init+0x320>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	43db      	mvns	r3, r3
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	4013      	ands	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004526:	4a1b      	ldr	r2, [pc, #108]	; (8004594 <HAL_GPIO_Init+0x320>)
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800452c:	4b19      	ldr	r3, [pc, #100]	; (8004594 <HAL_GPIO_Init+0x320>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	43db      	mvns	r3, r3
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	4013      	ands	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	4313      	orrs	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004550:	4a10      	ldr	r2, [pc, #64]	; (8004594 <HAL_GPIO_Init+0x320>)
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	3301      	adds	r3, #1
 800455a:	61fb      	str	r3, [r7, #28]
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	2b0f      	cmp	r3, #15
 8004560:	f67f ae96 	bls.w	8004290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004564:	bf00      	nop
 8004566:	3724      	adds	r7, #36	; 0x24
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr
 8004570:	40023800 	.word	0x40023800
 8004574:	40013800 	.word	0x40013800
 8004578:	40020000 	.word	0x40020000
 800457c:	40020400 	.word	0x40020400
 8004580:	40020800 	.word	0x40020800
 8004584:	40020c00 	.word	0x40020c00
 8004588:	40021000 	.word	0x40021000
 800458c:	40021400 	.word	0x40021400
 8004590:	40021800 	.word	0x40021800
 8004594:	40013c00 	.word	0x40013c00

08004598 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	460b      	mov	r3, r1
 80045a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	887b      	ldrh	r3, [r7, #2]
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045b0:	2301      	movs	r3, #1
 80045b2:	73fb      	strb	r3, [r7, #15]
 80045b4:	e001      	b.n	80045ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045b6:	2300      	movs	r3, #0
 80045b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	807b      	strh	r3, [r7, #2]
 80045d4:	4613      	mov	r3, r2
 80045d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045d8:	787b      	ldrb	r3, [r7, #1]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045de:	887a      	ldrh	r2, [r7, #2]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045e4:	e003      	b.n	80045ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045e6:	887b      	ldrh	r3, [r7, #2]
 80045e8:	041a      	lsls	r2, r3, #16
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	619a      	str	r2, [r3, #24]
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004606:	2300      	movs	r3, #0
 8004608:	603b      	str	r3, [r7, #0]
 800460a:	4b20      	ldr	r3, [pc, #128]	; (800468c <HAL_PWREx_EnableOverDrive+0x90>)
 800460c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460e:	4a1f      	ldr	r2, [pc, #124]	; (800468c <HAL_PWREx_EnableOverDrive+0x90>)
 8004610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004614:	6413      	str	r3, [r2, #64]	; 0x40
 8004616:	4b1d      	ldr	r3, [pc, #116]	; (800468c <HAL_PWREx_EnableOverDrive+0x90>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004622:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <HAL_PWREx_EnableOverDrive+0x94>)
 8004624:	2201      	movs	r2, #1
 8004626:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004628:	f7ff f8d8 	bl	80037dc <HAL_GetTick>
 800462c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800462e:	e009      	b.n	8004644 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004630:	f7ff f8d4 	bl	80037dc <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800463e:	d901      	bls.n	8004644 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e01f      	b.n	8004684 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004644:	4b13      	ldr	r3, [pc, #76]	; (8004694 <HAL_PWREx_EnableOverDrive+0x98>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800464c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004650:	d1ee      	bne.n	8004630 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004652:	4b11      	ldr	r3, [pc, #68]	; (8004698 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004654:	2201      	movs	r2, #1
 8004656:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004658:	f7ff f8c0 	bl	80037dc <HAL_GetTick>
 800465c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800465e:	e009      	b.n	8004674 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004660:	f7ff f8bc 	bl	80037dc <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800466e:	d901      	bls.n	8004674 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e007      	b.n	8004684 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004674:	4b07      	ldr	r3, [pc, #28]	; (8004694 <HAL_PWREx_EnableOverDrive+0x98>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004680:	d1ee      	bne.n	8004660 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40023800 	.word	0x40023800
 8004690:	420e0040 	.word	0x420e0040
 8004694:	40007000 	.word	0x40007000
 8004698:	420e0044 	.word	0x420e0044

0800469c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0cc      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046b0:	4b68      	ldr	r3, [pc, #416]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d90c      	bls.n	80046d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046be:	4b65      	ldr	r3, [pc, #404]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c6:	4b63      	ldr	r3, [pc, #396]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 030f 	and.w	r3, r3, #15
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d001      	beq.n	80046d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0b8      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0302 	and.w	r3, r3, #2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d020      	beq.n	8004726 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d005      	beq.n	80046fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046f0:	4b59      	ldr	r3, [pc, #356]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	4a58      	ldr	r2, [pc, #352]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0308 	and.w	r3, r3, #8
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004708:	4b53      	ldr	r3, [pc, #332]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	4a52      	ldr	r2, [pc, #328]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004712:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004714:	4b50      	ldr	r3, [pc, #320]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	494d      	ldr	r1, [pc, #308]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	4313      	orrs	r3, r2
 8004724:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d044      	beq.n	80047bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d107      	bne.n	800474a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800473a:	4b47      	ldr	r3, [pc, #284]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d119      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e07f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	2b02      	cmp	r3, #2
 8004750:	d003      	beq.n	800475a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004756:	2b03      	cmp	r3, #3
 8004758:	d107      	bne.n	800476a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800475a:	4b3f      	ldr	r3, [pc, #252]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e06f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800476a:	4b3b      	ldr	r3, [pc, #236]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e067      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800477a:	4b37      	ldr	r3, [pc, #220]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f023 0203 	bic.w	r2, r3, #3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	4934      	ldr	r1, [pc, #208]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004788:	4313      	orrs	r3, r2
 800478a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800478c:	f7ff f826 	bl	80037dc <HAL_GetTick>
 8004790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004792:	e00a      	b.n	80047aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004794:	f7ff f822 	bl	80037dc <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	f241 3288 	movw	r2, #5000	; 0x1388
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d901      	bls.n	80047aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e04f      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047aa:	4b2b      	ldr	r3, [pc, #172]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 020c 	and.w	r2, r3, #12
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d1eb      	bne.n	8004794 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047bc:	4b25      	ldr	r3, [pc, #148]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 030f 	and.w	r3, r3, #15
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d20c      	bcs.n	80047e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ca:	4b22      	ldr	r3, [pc, #136]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047cc:	683a      	ldr	r2, [r7, #0]
 80047ce:	b2d2      	uxtb	r2, r2
 80047d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d2:	4b20      	ldr	r3, [pc, #128]	; (8004854 <HAL_RCC_ClockConfig+0x1b8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 030f 	and.w	r3, r3, #15
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d001      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e032      	b.n	800484a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d008      	beq.n	8004802 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f0:	4b19      	ldr	r3, [pc, #100]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	4916      	ldr	r1, [pc, #88]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d009      	beq.n	8004822 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800480e:	4b12      	ldr	r3, [pc, #72]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	490e      	ldr	r1, [pc, #56]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800481e:	4313      	orrs	r3, r2
 8004820:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004822:	f000 f855 	bl	80048d0 <HAL_RCC_GetSysClockFreq>
 8004826:	4601      	mov	r1, r0
 8004828:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	091b      	lsrs	r3, r3, #4
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	4a0a      	ldr	r2, [pc, #40]	; (800485c <HAL_RCC_ClockConfig+0x1c0>)
 8004834:	5cd3      	ldrb	r3, [r2, r3]
 8004836:	fa21 f303 	lsr.w	r3, r1, r3
 800483a:	4a09      	ldr	r2, [pc, #36]	; (8004860 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800483e:	4b09      	ldr	r3, [pc, #36]	; (8004864 <HAL_RCC_ClockConfig+0x1c8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f7fe ff86 	bl	8003754 <HAL_InitTick>

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40023c00 	.word	0x40023c00
 8004858:	40023800 	.word	0x40023800
 800485c:	08007800 	.word	0x08007800
 8004860:	20000000 	.word	0x20000000
 8004864:	20000008 	.word	0x20000008

08004868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <HAL_RCC_GetHCLKFreq+0x14>)
 800486e:	681b      	ldr	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	20000000 	.word	0x20000000

08004880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004884:	f7ff fff0 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 8004888:	4601      	mov	r1, r0
 800488a:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	0a9b      	lsrs	r3, r3, #10
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	4a03      	ldr	r2, [pc, #12]	; (80048a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004896:	5cd3      	ldrb	r3, [r2, r3]
 8004898:	fa21 f303 	lsr.w	r3, r1, r3
}
 800489c:	4618      	mov	r0, r3
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	40023800 	.word	0x40023800
 80048a4:	08007810 	.word	0x08007810

080048a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048ac:	f7ff ffdc 	bl	8004868 <HAL_RCC_GetHCLKFreq>
 80048b0:	4601      	mov	r1, r0
 80048b2:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	0b5b      	lsrs	r3, r3, #13
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	4a03      	ldr	r2, [pc, #12]	; (80048cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80048be:	5cd3      	ldrb	r3, [r2, r3]
 80048c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40023800 	.word	0x40023800
 80048cc:	08007810 	.word	0x08007810

080048d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ea:	4bc6      	ldr	r3, [pc, #792]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	f003 030c 	and.w	r3, r3, #12
 80048f2:	2b0c      	cmp	r3, #12
 80048f4:	f200 817e 	bhi.w	8004bf4 <HAL_RCC_GetSysClockFreq+0x324>
 80048f8:	a201      	add	r2, pc, #4	; (adr r2, 8004900 <HAL_RCC_GetSysClockFreq+0x30>)
 80048fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048fe:	bf00      	nop
 8004900:	08004935 	.word	0x08004935
 8004904:	08004bf5 	.word	0x08004bf5
 8004908:	08004bf5 	.word	0x08004bf5
 800490c:	08004bf5 	.word	0x08004bf5
 8004910:	0800493b 	.word	0x0800493b
 8004914:	08004bf5 	.word	0x08004bf5
 8004918:	08004bf5 	.word	0x08004bf5
 800491c:	08004bf5 	.word	0x08004bf5
 8004920:	08004941 	.word	0x08004941
 8004924:	08004bf5 	.word	0x08004bf5
 8004928:	08004bf5 	.word	0x08004bf5
 800492c:	08004bf5 	.word	0x08004bf5
 8004930:	08004a9d 	.word	0x08004a9d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004934:	4bb4      	ldr	r3, [pc, #720]	; (8004c08 <HAL_RCC_GetSysClockFreq+0x338>)
 8004936:	613b      	str	r3, [r7, #16]
       break;
 8004938:	e15f      	b.n	8004bfa <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800493a:	4bb4      	ldr	r3, [pc, #720]	; (8004c0c <HAL_RCC_GetSysClockFreq+0x33c>)
 800493c:	613b      	str	r3, [r7, #16]
      break;
 800493e:	e15c      	b.n	8004bfa <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004940:	4bb0      	ldr	r3, [pc, #704]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004948:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800494a:	4bae      	ldr	r3, [pc, #696]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d04a      	beq.n	80049ec <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004956:	4bab      	ldr	r3, [pc, #684]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	099b      	lsrs	r3, r3, #6
 800495c:	f04f 0400 	mov.w	r4, #0
 8004960:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	ea03 0501 	and.w	r5, r3, r1
 800496c:	ea04 0602 	and.w	r6, r4, r2
 8004970:	4629      	mov	r1, r5
 8004972:	4632      	mov	r2, r6
 8004974:	f04f 0300 	mov.w	r3, #0
 8004978:	f04f 0400 	mov.w	r4, #0
 800497c:	0154      	lsls	r4, r2, #5
 800497e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004982:	014b      	lsls	r3, r1, #5
 8004984:	4619      	mov	r1, r3
 8004986:	4622      	mov	r2, r4
 8004988:	1b49      	subs	r1, r1, r5
 800498a:	eb62 0206 	sbc.w	r2, r2, r6
 800498e:	f04f 0300 	mov.w	r3, #0
 8004992:	f04f 0400 	mov.w	r4, #0
 8004996:	0194      	lsls	r4, r2, #6
 8004998:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800499c:	018b      	lsls	r3, r1, #6
 800499e:	1a5b      	subs	r3, r3, r1
 80049a0:	eb64 0402 	sbc.w	r4, r4, r2
 80049a4:	f04f 0100 	mov.w	r1, #0
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	00e2      	lsls	r2, r4, #3
 80049ae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049b2:	00d9      	lsls	r1, r3, #3
 80049b4:	460b      	mov	r3, r1
 80049b6:	4614      	mov	r4, r2
 80049b8:	195b      	adds	r3, r3, r5
 80049ba:	eb44 0406 	adc.w	r4, r4, r6
 80049be:	f04f 0100 	mov.w	r1, #0
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	0262      	lsls	r2, r4, #9
 80049c8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80049cc:	0259      	lsls	r1, r3, #9
 80049ce:	460b      	mov	r3, r1
 80049d0:	4614      	mov	r4, r2
 80049d2:	4618      	mov	r0, r3
 80049d4:	4621      	mov	r1, r4
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f04f 0400 	mov.w	r4, #0
 80049dc:	461a      	mov	r2, r3
 80049de:	4623      	mov	r3, r4
 80049e0:	f7fb fc66 	bl	80002b0 <__aeabi_uldivmod>
 80049e4:	4603      	mov	r3, r0
 80049e6:	460c      	mov	r4, r1
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	e049      	b.n	8004a80 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ec:	4b85      	ldr	r3, [pc, #532]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	099b      	lsrs	r3, r3, #6
 80049f2:	f04f 0400 	mov.w	r4, #0
 80049f6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	ea03 0501 	and.w	r5, r3, r1
 8004a02:	ea04 0602 	and.w	r6, r4, r2
 8004a06:	4629      	mov	r1, r5
 8004a08:	4632      	mov	r2, r6
 8004a0a:	f04f 0300 	mov.w	r3, #0
 8004a0e:	f04f 0400 	mov.w	r4, #0
 8004a12:	0154      	lsls	r4, r2, #5
 8004a14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a18:	014b      	lsls	r3, r1, #5
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4622      	mov	r2, r4
 8004a1e:	1b49      	subs	r1, r1, r5
 8004a20:	eb62 0206 	sbc.w	r2, r2, r6
 8004a24:	f04f 0300 	mov.w	r3, #0
 8004a28:	f04f 0400 	mov.w	r4, #0
 8004a2c:	0194      	lsls	r4, r2, #6
 8004a2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a32:	018b      	lsls	r3, r1, #6
 8004a34:	1a5b      	subs	r3, r3, r1
 8004a36:	eb64 0402 	sbc.w	r4, r4, r2
 8004a3a:	f04f 0100 	mov.w	r1, #0
 8004a3e:	f04f 0200 	mov.w	r2, #0
 8004a42:	00e2      	lsls	r2, r4, #3
 8004a44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a48:	00d9      	lsls	r1, r3, #3
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4614      	mov	r4, r2
 8004a4e:	195b      	adds	r3, r3, r5
 8004a50:	eb44 0406 	adc.w	r4, r4, r6
 8004a54:	f04f 0100 	mov.w	r1, #0
 8004a58:	f04f 0200 	mov.w	r2, #0
 8004a5c:	02a2      	lsls	r2, r4, #10
 8004a5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a62:	0299      	lsls	r1, r3, #10
 8004a64:	460b      	mov	r3, r1
 8004a66:	4614      	mov	r4, r2
 8004a68:	4618      	mov	r0, r3
 8004a6a:	4621      	mov	r1, r4
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f04f 0400 	mov.w	r4, #0
 8004a72:	461a      	mov	r2, r3
 8004a74:	4623      	mov	r3, r4
 8004a76:	f7fb fc1b 	bl	80002b0 <__aeabi_uldivmod>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	460c      	mov	r4, r1
 8004a7e:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a80:	4b60      	ldr	r3, [pc, #384]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	0c1b      	lsrs	r3, r3, #16
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	005b      	lsls	r3, r3, #1
 8004a8e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a98:	613b      	str	r3, [r7, #16]
      break;
 8004a9a:	e0ae      	b.n	8004bfa <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a9c:	4b59      	ldr	r3, [pc, #356]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004aa4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aa6:	4b57      	ldr	r3, [pc, #348]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d04a      	beq.n	8004b48 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ab2:	4b54      	ldr	r3, [pc, #336]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	099b      	lsrs	r3, r3, #6
 8004ab8:	f04f 0400 	mov.w	r4, #0
 8004abc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ac0:	f04f 0200 	mov.w	r2, #0
 8004ac4:	ea03 0501 	and.w	r5, r3, r1
 8004ac8:	ea04 0602 	and.w	r6, r4, r2
 8004acc:	4629      	mov	r1, r5
 8004ace:	4632      	mov	r2, r6
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	f04f 0400 	mov.w	r4, #0
 8004ad8:	0154      	lsls	r4, r2, #5
 8004ada:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004ade:	014b      	lsls	r3, r1, #5
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4622      	mov	r2, r4
 8004ae4:	1b49      	subs	r1, r1, r5
 8004ae6:	eb62 0206 	sbc.w	r2, r2, r6
 8004aea:	f04f 0300 	mov.w	r3, #0
 8004aee:	f04f 0400 	mov.w	r4, #0
 8004af2:	0194      	lsls	r4, r2, #6
 8004af4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004af8:	018b      	lsls	r3, r1, #6
 8004afa:	1a5b      	subs	r3, r3, r1
 8004afc:	eb64 0402 	sbc.w	r4, r4, r2
 8004b00:	f04f 0100 	mov.w	r1, #0
 8004b04:	f04f 0200 	mov.w	r2, #0
 8004b08:	00e2      	lsls	r2, r4, #3
 8004b0a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004b0e:	00d9      	lsls	r1, r3, #3
 8004b10:	460b      	mov	r3, r1
 8004b12:	4614      	mov	r4, r2
 8004b14:	195b      	adds	r3, r3, r5
 8004b16:	eb44 0406 	adc.w	r4, r4, r6
 8004b1a:	f04f 0100 	mov.w	r1, #0
 8004b1e:	f04f 0200 	mov.w	r2, #0
 8004b22:	0262      	lsls	r2, r4, #9
 8004b24:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004b28:	0259      	lsls	r1, r3, #9
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4614      	mov	r4, r2
 8004b2e:	4618      	mov	r0, r3
 8004b30:	4621      	mov	r1, r4
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f04f 0400 	mov.w	r4, #0
 8004b38:	461a      	mov	r2, r3
 8004b3a:	4623      	mov	r3, r4
 8004b3c:	f7fb fbb8 	bl	80002b0 <__aeabi_uldivmod>
 8004b40:	4603      	mov	r3, r0
 8004b42:	460c      	mov	r4, r1
 8004b44:	617b      	str	r3, [r7, #20]
 8004b46:	e049      	b.n	8004bdc <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b48:	4b2e      	ldr	r3, [pc, #184]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	099b      	lsrs	r3, r3, #6
 8004b4e:	f04f 0400 	mov.w	r4, #0
 8004b52:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	ea03 0501 	and.w	r5, r3, r1
 8004b5e:	ea04 0602 	and.w	r6, r4, r2
 8004b62:	4629      	mov	r1, r5
 8004b64:	4632      	mov	r2, r6
 8004b66:	f04f 0300 	mov.w	r3, #0
 8004b6a:	f04f 0400 	mov.w	r4, #0
 8004b6e:	0154      	lsls	r4, r2, #5
 8004b70:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004b74:	014b      	lsls	r3, r1, #5
 8004b76:	4619      	mov	r1, r3
 8004b78:	4622      	mov	r2, r4
 8004b7a:	1b49      	subs	r1, r1, r5
 8004b7c:	eb62 0206 	sbc.w	r2, r2, r6
 8004b80:	f04f 0300 	mov.w	r3, #0
 8004b84:	f04f 0400 	mov.w	r4, #0
 8004b88:	0194      	lsls	r4, r2, #6
 8004b8a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004b8e:	018b      	lsls	r3, r1, #6
 8004b90:	1a5b      	subs	r3, r3, r1
 8004b92:	eb64 0402 	sbc.w	r4, r4, r2
 8004b96:	f04f 0100 	mov.w	r1, #0
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	00e2      	lsls	r2, r4, #3
 8004ba0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004ba4:	00d9      	lsls	r1, r3, #3
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4614      	mov	r4, r2
 8004baa:	195b      	adds	r3, r3, r5
 8004bac:	eb44 0406 	adc.w	r4, r4, r6
 8004bb0:	f04f 0100 	mov.w	r1, #0
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	02a2      	lsls	r2, r4, #10
 8004bba:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004bbe:	0299      	lsls	r1, r3, #10
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4614      	mov	r4, r2
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f04f 0400 	mov.w	r4, #0
 8004bce:	461a      	mov	r2, r3
 8004bd0:	4623      	mov	r3, r4
 8004bd2:	f7fb fb6d 	bl	80002b0 <__aeabi_uldivmod>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	460c      	mov	r4, r1
 8004bda:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004bdc:	4b09      	ldr	r3, [pc, #36]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x334>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	0f1b      	lsrs	r3, r3, #28
 8004be2:	f003 0307 	and.w	r3, r3, #7
 8004be6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	613b      	str	r3, [r7, #16]
      break;
 8004bf2:	e002      	b.n	8004bfa <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bf4:	4b04      	ldr	r3, [pc, #16]	; (8004c08 <HAL_RCC_GetSysClockFreq+0x338>)
 8004bf6:	613b      	str	r3, [r7, #16]
      break;
 8004bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bfa:	693b      	ldr	r3, [r7, #16]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	371c      	adds	r7, #28
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c04:	40023800 	.word	0x40023800
 8004c08:	00f42400 	.word	0x00f42400
 8004c0c:	007a1200 	.word	0x007a1200

08004c10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8083 	beq.w	8004d30 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c2a:	4b95      	ldr	r3, [pc, #596]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 030c 	and.w	r3, r3, #12
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d019      	beq.n	8004c6a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c36:	4b92      	ldr	r3, [pc, #584]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c3e:	2b08      	cmp	r3, #8
 8004c40:	d106      	bne.n	8004c50 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c42:	4b8f      	ldr	r3, [pc, #572]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c4e:	d00c      	beq.n	8004c6a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c50:	4b8b      	ldr	r3, [pc, #556]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c58:	2b0c      	cmp	r3, #12
 8004c5a:	d112      	bne.n	8004c82 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c5c:	4b88      	ldr	r3, [pc, #544]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c68:	d10b      	bne.n	8004c82 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c6a:	4b85      	ldr	r3, [pc, #532]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d05b      	beq.n	8004d2e <HAL_RCC_OscConfig+0x11e>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d157      	bne.n	8004d2e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e216      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8a:	d106      	bne.n	8004c9a <HAL_RCC_OscConfig+0x8a>
 8004c8c:	4b7c      	ldr	r3, [pc, #496]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a7b      	ldr	r2, [pc, #492]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c96:	6013      	str	r3, [r2, #0]
 8004c98:	e01d      	b.n	8004cd6 <HAL_RCC_OscConfig+0xc6>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ca2:	d10c      	bne.n	8004cbe <HAL_RCC_OscConfig+0xae>
 8004ca4:	4b76      	ldr	r3, [pc, #472]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a75      	ldr	r2, [pc, #468]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004caa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cae:	6013      	str	r3, [r2, #0]
 8004cb0:	4b73      	ldr	r3, [pc, #460]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a72      	ldr	r2, [pc, #456]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	e00b      	b.n	8004cd6 <HAL_RCC_OscConfig+0xc6>
 8004cbe:	4b70      	ldr	r3, [pc, #448]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a6f      	ldr	r2, [pc, #444]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc8:	6013      	str	r3, [r2, #0]
 8004cca:	4b6d      	ldr	r3, [pc, #436]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a6c      	ldr	r2, [pc, #432]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cd4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d013      	beq.n	8004d06 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cde:	f7fe fd7d 	bl	80037dc <HAL_GetTick>
 8004ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ce6:	f7fe fd79 	bl	80037dc <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b64      	cmp	r3, #100	; 0x64
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e1db      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf8:	4b61      	ldr	r3, [pc, #388]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCC_OscConfig+0xd6>
 8004d04:	e014      	b.n	8004d30 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d06:	f7fe fd69 	bl	80037dc <HAL_GetTick>
 8004d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d0e:	f7fe fd65 	bl	80037dc <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b64      	cmp	r3, #100	; 0x64
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e1c7      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d20:	4b57      	ldr	r3, [pc, #348]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <HAL_RCC_OscConfig+0xfe>
 8004d2c:	e000      	b.n	8004d30 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d2e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d06f      	beq.n	8004e1c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d3c:	4b50      	ldr	r3, [pc, #320]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 030c 	and.w	r3, r3, #12
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d017      	beq.n	8004d78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d48:	4b4d      	ldr	r3, [pc, #308]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	d105      	bne.n	8004d60 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d54:	4b4a      	ldr	r3, [pc, #296]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00b      	beq.n	8004d78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d60:	4b47      	ldr	r3, [pc, #284]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d68:	2b0c      	cmp	r3, #12
 8004d6a:	d11c      	bne.n	8004da6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d6c:	4b44      	ldr	r3, [pc, #272]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d116      	bne.n	8004da6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d78:	4b41      	ldr	r3, [pc, #260]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_OscConfig+0x180>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d001      	beq.n	8004d90 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e18f      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d90:	4b3b      	ldr	r3, [pc, #236]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	4938      	ldr	r1, [pc, #224]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004da4:	e03a      	b.n	8004e1c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d020      	beq.n	8004df0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dae:	4b35      	ldr	r3, [pc, #212]	; (8004e84 <HAL_RCC_OscConfig+0x274>)
 8004db0:	2201      	movs	r2, #1
 8004db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db4:	f7fe fd12 	bl	80037dc <HAL_GetTick>
 8004db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dbc:	f7fe fd0e 	bl	80037dc <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e170      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dce:	4b2c      	ldr	r3, [pc, #176]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0f0      	beq.n	8004dbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dda:	4b29      	ldr	r3, [pc, #164]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	4925      	ldr	r1, [pc, #148]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004dea:	4313      	orrs	r3, r2
 8004dec:	600b      	str	r3, [r1, #0]
 8004dee:	e015      	b.n	8004e1c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004df0:	4b24      	ldr	r3, [pc, #144]	; (8004e84 <HAL_RCC_OscConfig+0x274>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df6:	f7fe fcf1 	bl	80037dc <HAL_GetTick>
 8004dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dfc:	e008      	b.n	8004e10 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dfe:	f7fe fced 	bl	80037dc <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e14f      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e10:	4b1b      	ldr	r3, [pc, #108]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1f0      	bne.n	8004dfe <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d037      	beq.n	8004e98 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d016      	beq.n	8004e5e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e30:	4b15      	ldr	r3, [pc, #84]	; (8004e88 <HAL_RCC_OscConfig+0x278>)
 8004e32:	2201      	movs	r2, #1
 8004e34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e36:	f7fe fcd1 	bl	80037dc <HAL_GetTick>
 8004e3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e3c:	e008      	b.n	8004e50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e3e:	f7fe fccd 	bl	80037dc <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d901      	bls.n	8004e50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e12f      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e50:	4b0b      	ldr	r3, [pc, #44]	; (8004e80 <HAL_RCC_OscConfig+0x270>)
 8004e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e54:	f003 0302 	and.w	r3, r3, #2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0f0      	beq.n	8004e3e <HAL_RCC_OscConfig+0x22e>
 8004e5c:	e01c      	b.n	8004e98 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e5e:	4b0a      	ldr	r3, [pc, #40]	; (8004e88 <HAL_RCC_OscConfig+0x278>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e64:	f7fe fcba 	bl	80037dc <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e6a:	e00f      	b.n	8004e8c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e6c:	f7fe fcb6 	bl	80037dc <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d908      	bls.n	8004e8c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e118      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
 8004e7e:	bf00      	nop
 8004e80:	40023800 	.word	0x40023800
 8004e84:	42470000 	.word	0x42470000
 8004e88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e8c:	4b8a      	ldr	r3, [pc, #552]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1e9      	bne.n	8004e6c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f000 8097 	beq.w	8004fd4 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004eaa:	4b83      	ldr	r3, [pc, #524]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10f      	bne.n	8004ed6 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	4b7f      	ldr	r3, [pc, #508]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	4a7e      	ldr	r2, [pc, #504]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ec6:	4b7c      	ldr	r3, [pc, #496]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed6:	4b79      	ldr	r3, [pc, #484]	; (80050bc <HAL_RCC_OscConfig+0x4ac>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d118      	bne.n	8004f14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ee2:	4b76      	ldr	r3, [pc, #472]	; (80050bc <HAL_RCC_OscConfig+0x4ac>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a75      	ldr	r2, [pc, #468]	; (80050bc <HAL_RCC_OscConfig+0x4ac>)
 8004ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eee:	f7fe fc75 	bl	80037dc <HAL_GetTick>
 8004ef2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ef4:	e008      	b.n	8004f08 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ef6:	f7fe fc71 	bl	80037dc <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d901      	bls.n	8004f08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f04:	2303      	movs	r3, #3
 8004f06:	e0d3      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f08:	4b6c      	ldr	r3, [pc, #432]	; (80050bc <HAL_RCC_OscConfig+0x4ac>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d0f0      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d106      	bne.n	8004f2a <HAL_RCC_OscConfig+0x31a>
 8004f1c:	4b66      	ldr	r3, [pc, #408]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f20:	4a65      	ldr	r2, [pc, #404]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f22:	f043 0301 	orr.w	r3, r3, #1
 8004f26:	6713      	str	r3, [r2, #112]	; 0x70
 8004f28:	e01c      	b.n	8004f64 <HAL_RCC_OscConfig+0x354>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	2b05      	cmp	r3, #5
 8004f30:	d10c      	bne.n	8004f4c <HAL_RCC_OscConfig+0x33c>
 8004f32:	4b61      	ldr	r3, [pc, #388]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f36:	4a60      	ldr	r2, [pc, #384]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f38:	f043 0304 	orr.w	r3, r3, #4
 8004f3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f3e:	4b5e      	ldr	r3, [pc, #376]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f42:	4a5d      	ldr	r2, [pc, #372]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f44:	f043 0301 	orr.w	r3, r3, #1
 8004f48:	6713      	str	r3, [r2, #112]	; 0x70
 8004f4a:	e00b      	b.n	8004f64 <HAL_RCC_OscConfig+0x354>
 8004f4c:	4b5a      	ldr	r3, [pc, #360]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f50:	4a59      	ldr	r2, [pc, #356]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f52:	f023 0301 	bic.w	r3, r3, #1
 8004f56:	6713      	str	r3, [r2, #112]	; 0x70
 8004f58:	4b57      	ldr	r3, [pc, #348]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f5c:	4a56      	ldr	r2, [pc, #344]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f5e:	f023 0304 	bic.w	r3, r3, #4
 8004f62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d015      	beq.n	8004f98 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6c:	f7fe fc36 	bl	80037dc <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f72:	e00a      	b.n	8004f8a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f74:	f7fe fc32 	bl	80037dc <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e092      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f8a:	4b4b      	ldr	r3, [pc, #300]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0ee      	beq.n	8004f74 <HAL_RCC_OscConfig+0x364>
 8004f96:	e014      	b.n	8004fc2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f98:	f7fe fc20 	bl	80037dc <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f9e:	e00a      	b.n	8004fb6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fa0:	f7fe fc1c 	bl	80037dc <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d901      	bls.n	8004fb6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e07c      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fb6:	4b40      	ldr	r3, [pc, #256]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1ee      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fc2:	7dfb      	ldrb	r3, [r7, #23]
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d105      	bne.n	8004fd4 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fc8:	4b3b      	ldr	r3, [pc, #236]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fcc:	4a3a      	ldr	r2, [pc, #232]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004fce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fd2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d068      	beq.n	80050ae <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fdc:	4b36      	ldr	r3, [pc, #216]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f003 030c 	and.w	r3, r3, #12
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	d060      	beq.n	80050aa <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d145      	bne.n	800507c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ff0:	4b33      	ldr	r3, [pc, #204]	; (80050c0 <HAL_RCC_OscConfig+0x4b0>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff6:	f7fe fbf1 	bl	80037dc <HAL_GetTick>
 8004ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ffc:	e008      	b.n	8005010 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ffe:	f7fe fbed 	bl	80037dc <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e04f      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005010:	4b29      	ldr	r3, [pc, #164]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1f0      	bne.n	8004ffe <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	69da      	ldr	r2, [r3, #28]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a1b      	ldr	r3, [r3, #32]
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502a:	019b      	lsls	r3, r3, #6
 800502c:	431a      	orrs	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005032:	085b      	lsrs	r3, r3, #1
 8005034:	3b01      	subs	r3, #1
 8005036:	041b      	lsls	r3, r3, #16
 8005038:	431a      	orrs	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	061b      	lsls	r3, r3, #24
 8005040:	431a      	orrs	r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	071b      	lsls	r3, r3, #28
 8005048:	491b      	ldr	r1, [pc, #108]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 800504a:	4313      	orrs	r3, r2
 800504c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800504e:	4b1c      	ldr	r3, [pc, #112]	; (80050c0 <HAL_RCC_OscConfig+0x4b0>)
 8005050:	2201      	movs	r2, #1
 8005052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005054:	f7fe fbc2 	bl	80037dc <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800505c:	f7fe fbbe 	bl	80037dc <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e020      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800506e:	4b12      	ldr	r3, [pc, #72]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d0f0      	beq.n	800505c <HAL_RCC_OscConfig+0x44c>
 800507a:	e018      	b.n	80050ae <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507c:	4b10      	ldr	r3, [pc, #64]	; (80050c0 <HAL_RCC_OscConfig+0x4b0>)
 800507e:	2200      	movs	r2, #0
 8005080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005082:	f7fe fbab 	bl	80037dc <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800508a:	f7fe fba7 	bl	80037dc <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e009      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800509c:	4b06      	ldr	r3, [pc, #24]	; (80050b8 <HAL_RCC_OscConfig+0x4a8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1f0      	bne.n	800508a <HAL_RCC_OscConfig+0x47a>
 80050a8:	e001      	b.n	80050ae <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3718      	adds	r7, #24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40023800 	.word	0x40023800
 80050bc:	40007000 	.word	0x40007000
 80050c0:	42470060 	.word	0x42470060

080050c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e056      	b.n	8005184 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d106      	bne.n	80050f6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f7fd f9df 	bl	80024b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2202      	movs	r2, #2
 80050fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800510c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	685a      	ldr	r2, [r3, #4]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	431a      	orrs	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	431a      	orrs	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	69db      	ldr	r3, [r3, #28]
 8005138:	431a      	orrs	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	ea42 0103 	orr.w	r1, r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	430a      	orrs	r2, r1
 800514c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	0c1b      	lsrs	r3, r3, #16
 8005154:	f003 0104 	and.w	r1, r3, #4
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	430a      	orrs	r2, r1
 8005162:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	69da      	ldr	r2, [r3, #28]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005172:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2201      	movs	r2, #1
 800517e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b088      	sub	sp, #32
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	4613      	mov	r3, r2
 800519a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d101      	bne.n	80051ae <HAL_SPI_Transmit+0x22>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e11e      	b.n	80053ec <HAL_SPI_Transmit+0x260>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051b6:	f7fe fb11 	bl	80037dc <HAL_GetTick>
 80051ba:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80051bc:	88fb      	ldrh	r3, [r7, #6]
 80051be:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d002      	beq.n	80051d2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80051cc:	2302      	movs	r3, #2
 80051ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051d0:	e103      	b.n	80053da <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <HAL_SPI_Transmit+0x52>
 80051d8:	88fb      	ldrh	r3, [r7, #6]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d102      	bne.n	80051e4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051e2:	e0fa      	b.n	80053da <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2203      	movs	r2, #3
 80051e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	88fa      	ldrh	r2, [r7, #6]
 80051fc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	88fa      	ldrh	r2, [r7, #6]
 8005202:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800522a:	d107      	bne.n	800523c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800523a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005246:	2b40      	cmp	r3, #64	; 0x40
 8005248:	d007      	beq.n	800525a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005258:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005262:	d14b      	bne.n	80052fc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d002      	beq.n	8005272 <HAL_SPI_Transmit+0xe6>
 800526c:	8afb      	ldrh	r3, [r7, #22]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d13e      	bne.n	80052f0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005276:	881a      	ldrh	r2, [r3, #0]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005282:	1c9a      	adds	r2, r3, #2
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800528c:	b29b      	uxth	r3, r3
 800528e:	3b01      	subs	r3, #1
 8005290:	b29a      	uxth	r2, r3
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005296:	e02b      	b.n	80052f0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d112      	bne.n	80052cc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	881a      	ldrh	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b6:	1c9a      	adds	r2, r3, #2
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	3b01      	subs	r3, #1
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80052ca:	e011      	b.n	80052f0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052cc:	f7fe fa86 	bl	80037dc <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d803      	bhi.n	80052e4 <HAL_SPI_Transmit+0x158>
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052e2:	d102      	bne.n	80052ea <HAL_SPI_Transmit+0x15e>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d102      	bne.n	80052f0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052ee:	e074      	b.n	80053da <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1ce      	bne.n	8005298 <HAL_SPI_Transmit+0x10c>
 80052fa:	e04c      	b.n	8005396 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_SPI_Transmit+0x17e>
 8005304:	8afb      	ldrh	r3, [r7, #22]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d140      	bne.n	800538c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	330c      	adds	r3, #12
 8005314:	7812      	ldrb	r2, [r2, #0]
 8005316:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005326:	b29b      	uxth	r3, r3
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005330:	e02c      	b.n	800538c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b02      	cmp	r3, #2
 800533e:	d113      	bne.n	8005368 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	330c      	adds	r3, #12
 800534a:	7812      	ldrb	r2, [r2, #0]
 800534c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005352:	1c5a      	adds	r2, r3, #1
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800535c:	b29b      	uxth	r3, r3
 800535e:	3b01      	subs	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	86da      	strh	r2, [r3, #54]	; 0x36
 8005366:	e011      	b.n	800538c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005368:	f7fe fa38 	bl	80037dc <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d803      	bhi.n	8005380 <HAL_SPI_Transmit+0x1f4>
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800537e:	d102      	bne.n	8005386 <HAL_SPI_Transmit+0x1fa>
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d102      	bne.n	800538c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	77fb      	strb	r3, [r7, #31]
          goto error;
 800538a:	e026      	b.n	80053da <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005390:	b29b      	uxth	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1cd      	bne.n	8005332 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005396:	69ba      	ldr	r2, [r7, #24]
 8005398:	6839      	ldr	r1, [r7, #0]
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f000 fa36 	bl	800580c <SPI_EndRxTxTransaction>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2220      	movs	r2, #32
 80053aa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10a      	bne.n	80053ca <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	613b      	str	r3, [r7, #16]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	613b      	str	r3, [r7, #16]
 80053c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	77fb      	strb	r3, [r7, #31]
 80053d6:	e000      	b.n	80053da <HAL_SPI_Transmit+0x24e>
  }

error:
 80053d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80053ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3720      	adds	r7, #32
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08c      	sub	sp, #48	; 0x30
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
 8005400:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005402:	2301      	movs	r3, #1
 8005404:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005406:	2300      	movs	r3, #0
 8005408:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_SPI_TransmitReceive+0x26>
 8005416:	2302      	movs	r3, #2
 8005418:	e18a      	b.n	8005730 <HAL_SPI_TransmitReceive+0x33c>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005422:	f7fe f9db 	bl	80037dc <HAL_GetTick>
 8005426:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800542e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005438:	887b      	ldrh	r3, [r7, #2]
 800543a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800543c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005440:	2b01      	cmp	r3, #1
 8005442:	d00f      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x70>
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800544a:	d107      	bne.n	800545c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d103      	bne.n	800545c <HAL_SPI_TransmitReceive+0x68>
 8005454:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005458:	2b04      	cmp	r3, #4
 800545a:	d003      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800545c:	2302      	movs	r3, #2
 800545e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005462:	e15b      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x82>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x82>
 8005470:	887b      	ldrh	r3, [r7, #2]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800547c:	e14e      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b04      	cmp	r3, #4
 8005488:	d003      	beq.n	8005492 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2205      	movs	r2, #5
 800548e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	887a      	ldrh	r2, [r7, #2]
 80054a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	887a      	ldrh	r2, [r7, #2]
 80054a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	887a      	ldrh	r2, [r7, #2]
 80054b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	887a      	ldrh	r2, [r7, #2]
 80054ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d2:	2b40      	cmp	r3, #64	; 0x40
 80054d4:	d007      	beq.n	80054e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ee:	d178      	bne.n	80055e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <HAL_SPI_TransmitReceive+0x10a>
 80054f8:	8b7b      	ldrh	r3, [r7, #26]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d166      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005502:	881a      	ldrh	r2, [r3, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800550e:	1c9a      	adds	r2, r3, #2
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005522:	e053      	b.n	80055cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b02      	cmp	r3, #2
 8005530:	d11b      	bne.n	800556a <HAL_SPI_TransmitReceive+0x176>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005536:	b29b      	uxth	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d016      	beq.n	800556a <HAL_SPI_TransmitReceive+0x176>
 800553c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800553e:	2b01      	cmp	r3, #1
 8005540:	d113      	bne.n	800556a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	881a      	ldrh	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005552:	1c9a      	adds	r2, r3, #2
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b01      	subs	r3, #1
 8005560:	b29a      	uxth	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f003 0301 	and.w	r3, r3, #1
 8005574:	2b01      	cmp	r3, #1
 8005576:	d119      	bne.n	80055ac <HAL_SPI_TransmitReceive+0x1b8>
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800557c:	b29b      	uxth	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d014      	beq.n	80055ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68da      	ldr	r2, [r3, #12]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800558c:	b292      	uxth	r2, r2
 800558e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005594:	1c9a      	adds	r2, r3, #2
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800559e:	b29b      	uxth	r3, r3
 80055a0:	3b01      	subs	r3, #1
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055a8:	2301      	movs	r3, #1
 80055aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80055ac:	f7fe f916 	bl	80037dc <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d807      	bhi.n	80055cc <HAL_SPI_TransmitReceive+0x1d8>
 80055bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055c2:	d003      	beq.n	80055cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80055ca:	e0a7      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1a6      	bne.n	8005524 <HAL_SPI_TransmitReceive+0x130>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055da:	b29b      	uxth	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1a1      	bne.n	8005524 <HAL_SPI_TransmitReceive+0x130>
 80055e0:	e07c      	b.n	80056dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <HAL_SPI_TransmitReceive+0x1fc>
 80055ea:	8b7b      	ldrh	r3, [r7, #26]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d16b      	bne.n	80056c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	7812      	ldrb	r2, [r2, #0]
 80055fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800560c:	b29b      	uxth	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005616:	e057      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b02      	cmp	r3, #2
 8005624:	d11c      	bne.n	8005660 <HAL_SPI_TransmitReceive+0x26c>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d017      	beq.n	8005660 <HAL_SPI_TransmitReceive+0x26c>
 8005630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005632:	2b01      	cmp	r3, #1
 8005634:	d114      	bne.n	8005660 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	330c      	adds	r3, #12
 8005640:	7812      	ldrb	r2, [r2, #0]
 8005642:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005652:	b29b      	uxth	r3, r3
 8005654:	3b01      	subs	r3, #1
 8005656:	b29a      	uxth	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800565c:	2300      	movs	r3, #0
 800565e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b01      	cmp	r3, #1
 800566c:	d119      	bne.n	80056a2 <HAL_SPI_TransmitReceive+0x2ae>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005672:	b29b      	uxth	r3, r3
 8005674:	2b00      	cmp	r3, #0
 8005676:	d014      	beq.n	80056a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005682:	b2d2      	uxtb	r2, r2
 8005684:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005694:	b29b      	uxth	r3, r3
 8005696:	3b01      	subs	r3, #1
 8005698:	b29a      	uxth	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800569e:	2301      	movs	r3, #1
 80056a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056a2:	f7fe f89b 	bl	80037dc <HAL_GetTick>
 80056a6:	4602      	mov	r2, r0
 80056a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056aa:	1ad3      	subs	r3, r2, r3
 80056ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d803      	bhi.n	80056ba <HAL_SPI_TransmitReceive+0x2c6>
 80056b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056b8:	d102      	bne.n	80056c0 <HAL_SPI_TransmitReceive+0x2cc>
 80056ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d103      	bne.n	80056c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80056c6:	e029      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1a2      	bne.n	8005618 <HAL_SPI_TransmitReceive+0x224>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d19d      	bne.n	8005618 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f893 	bl	800580c <SPI_EndRxTxTransaction>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d006      	beq.n	80056fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2220      	movs	r2, #32
 80056f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80056f8:	e010      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10b      	bne.n	800571a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005702:	2300      	movs	r3, #0
 8005704:	617b      	str	r3, [r7, #20]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	617b      	str	r3, [r7, #20]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	617b      	str	r3, [r7, #20]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	e000      	b.n	800571c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800571a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800572c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005730:	4618      	mov	r0, r3
 8005732:	3730      	adds	r7, #48	; 0x30
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	4613      	mov	r3, r2
 8005746:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005748:	e04c      	b.n	80057e4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005750:	d048      	beq.n	80057e4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005752:	f7fe f843 	bl	80037dc <HAL_GetTick>
 8005756:	4602      	mov	r2, r0
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	683a      	ldr	r2, [r7, #0]
 800575e:	429a      	cmp	r2, r3
 8005760:	d902      	bls.n	8005768 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d13d      	bne.n	80057e4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005776:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005780:	d111      	bne.n	80057a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800578a:	d004      	beq.n	8005796 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005794:	d107      	bne.n	80057a6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ae:	d10f      	bne.n	80057d0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e00f      	b.n	8005804 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	4013      	ands	r3, r2
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	bf0c      	ite	eq
 80057f4:	2301      	moveq	r3, #1
 80057f6:	2300      	movne	r3, #0
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	461a      	mov	r2, r3
 80057fc:	79fb      	ldrb	r3, [r7, #7]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d1a3      	bne.n	800574a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b088      	sub	sp, #32
 8005810:	af02      	add	r7, sp, #8
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005818:	4b1b      	ldr	r3, [pc, #108]	; (8005888 <SPI_EndRxTxTransaction+0x7c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a1b      	ldr	r2, [pc, #108]	; (800588c <SPI_EndRxTxTransaction+0x80>)
 800581e:	fba2 2303 	umull	r2, r3, r2, r3
 8005822:	0d5b      	lsrs	r3, r3, #21
 8005824:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005828:	fb02 f303 	mul.w	r3, r2, r3
 800582c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005836:	d112      	bne.n	800585e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2200      	movs	r2, #0
 8005840:	2180      	movs	r1, #128	; 0x80
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f7ff ff78 	bl	8005738 <SPI_WaitFlagStateUntilTimeout>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d016      	beq.n	800587c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005852:	f043 0220 	orr.w	r2, r3, #32
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e00f      	b.n	800587e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	3b01      	subs	r3, #1
 8005868:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005874:	2b80      	cmp	r3, #128	; 0x80
 8005876:	d0f2      	beq.n	800585e <SPI_EndRxTxTransaction+0x52>
 8005878:	e000      	b.n	800587c <SPI_EndRxTxTransaction+0x70>
        break;
 800587a:	bf00      	nop
  }

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20000000 	.word	0x20000000
 800588c:	165e9f81 	.word	0x165e9f81

08005890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e01d      	b.n	80058de <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d106      	bne.n	80058bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7fc feac 	bl	8002614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3304      	adds	r3, #4
 80058cc:	4619      	mov	r1, r3
 80058ce:	4610      	mov	r0, r2
 80058d0:	f000 f988 	bl	8005be4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3708      	adds	r7, #8
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058e6:	b480      	push	{r7}
 80058e8:	b085      	sub	sp, #20
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f042 0201 	orr.w	r2, r2, #1
 80058fc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f003 0307 	and.w	r3, r3, #7
 8005908:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b06      	cmp	r3, #6
 800590e:	d007      	beq.n	8005920 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800592e:	b480      	push	{r7}
 8005930:	b083      	sub	sp, #12
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	68da      	ldr	r2, [r3, #12]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f022 0201 	bic.w	r2, r2, #1
 8005944:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6a1a      	ldr	r2, [r3, #32]
 800594c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005950:	4013      	ands	r3, r2
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10f      	bne.n	8005976 <HAL_TIM_Base_Stop_IT+0x48>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6a1a      	ldr	r2, [r3, #32]
 800595c:	f240 4344 	movw	r3, #1092	; 0x444
 8005960:	4013      	ands	r3, r2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d107      	bne.n	8005976 <HAL_TIM_Base_Stop_IT+0x48>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 0201 	bic.w	r2, r2, #1
 8005974:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b02      	cmp	r3, #2
 8005998:	d122      	bne.n	80059e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f003 0302 	and.w	r3, r3, #2
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d11b      	bne.n	80059e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f06f 0202 	mvn.w	r2, #2
 80059b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f8ee 	bl	8005ba8 <HAL_TIM_IC_CaptureCallback>
 80059cc:	e005      	b.n	80059da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f8e0 	bl	8005b94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f8f1 	bl	8005bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d122      	bne.n	8005a34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b04      	cmp	r3, #4
 80059fa:	d11b      	bne.n	8005a34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f06f 0204 	mvn.w	r2, #4
 8005a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f8c4 	bl	8005ba8 <HAL_TIM_IC_CaptureCallback>
 8005a20:	e005      	b.n	8005a2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f8b6 	bl	8005b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f000 f8c7 	bl	8005bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f003 0308 	and.w	r3, r3, #8
 8005a3e:	2b08      	cmp	r3, #8
 8005a40:	d122      	bne.n	8005a88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f003 0308 	and.w	r3, r3, #8
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d11b      	bne.n	8005a88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0208 	mvn.w	r2, #8
 8005a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2204      	movs	r2, #4
 8005a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f89a 	bl	8005ba8 <HAL_TIM_IC_CaptureCallback>
 8005a74:	e005      	b.n	8005a82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 f88c 	bl	8005b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f89d 	bl	8005bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	f003 0310 	and.w	r3, r3, #16
 8005a92:	2b10      	cmp	r3, #16
 8005a94:	d122      	bne.n	8005adc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	f003 0310 	and.w	r3, r3, #16
 8005aa0:	2b10      	cmp	r3, #16
 8005aa2:	d11b      	bne.n	8005adc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f06f 0210 	mvn.w	r2, #16
 8005aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2208      	movs	r2, #8
 8005ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 f870 	bl	8005ba8 <HAL_TIM_IC_CaptureCallback>
 8005ac8:	e005      	b.n	8005ad6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f862 	bl	8005b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f873 	bl	8005bbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d10e      	bne.n	8005b08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d107      	bne.n	8005b08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0201 	mvn.w	r2, #1
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7fc f9f0 	bl	8001ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b12:	2b80      	cmp	r3, #128	; 0x80
 8005b14:	d10e      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b20:	2b80      	cmp	r3, #128	; 0x80
 8005b22:	d107      	bne.n	8005b34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f97e 	bl	8005e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b3e:	2b40      	cmp	r3, #64	; 0x40
 8005b40:	d10e      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b4c:	2b40      	cmp	r3, #64	; 0x40
 8005b4e:	d107      	bne.n	8005b60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f838 	bl	8005bd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b20      	cmp	r3, #32
 8005b6c:	d10e      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f003 0320 	and.w	r3, r3, #32
 8005b78:	2b20      	cmp	r3, #32
 8005b7a:	d107      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0220 	mvn.w	r2, #32
 8005b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f948 	bl	8005e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b8c:	bf00      	nop
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a40      	ldr	r2, [pc, #256]	; (8005cf8 <TIM_Base_SetConfig+0x114>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d013      	beq.n	8005c24 <TIM_Base_SetConfig+0x40>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c02:	d00f      	beq.n	8005c24 <TIM_Base_SetConfig+0x40>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a3d      	ldr	r2, [pc, #244]	; (8005cfc <TIM_Base_SetConfig+0x118>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d00b      	beq.n	8005c24 <TIM_Base_SetConfig+0x40>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a3c      	ldr	r2, [pc, #240]	; (8005d00 <TIM_Base_SetConfig+0x11c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d007      	beq.n	8005c24 <TIM_Base_SetConfig+0x40>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a3b      	ldr	r2, [pc, #236]	; (8005d04 <TIM_Base_SetConfig+0x120>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d003      	beq.n	8005c24 <TIM_Base_SetConfig+0x40>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a3a      	ldr	r2, [pc, #232]	; (8005d08 <TIM_Base_SetConfig+0x124>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d108      	bne.n	8005c36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a2f      	ldr	r2, [pc, #188]	; (8005cf8 <TIM_Base_SetConfig+0x114>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d02b      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c44:	d027      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a2c      	ldr	r2, [pc, #176]	; (8005cfc <TIM_Base_SetConfig+0x118>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d023      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a2b      	ldr	r2, [pc, #172]	; (8005d00 <TIM_Base_SetConfig+0x11c>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d01f      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a2a      	ldr	r2, [pc, #168]	; (8005d04 <TIM_Base_SetConfig+0x120>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d01b      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a29      	ldr	r2, [pc, #164]	; (8005d08 <TIM_Base_SetConfig+0x124>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d017      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a28      	ldr	r2, [pc, #160]	; (8005d0c <TIM_Base_SetConfig+0x128>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d013      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a27      	ldr	r2, [pc, #156]	; (8005d10 <TIM_Base_SetConfig+0x12c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00f      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a26      	ldr	r2, [pc, #152]	; (8005d14 <TIM_Base_SetConfig+0x130>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00b      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a25      	ldr	r2, [pc, #148]	; (8005d18 <TIM_Base_SetConfig+0x134>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d007      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a24      	ldr	r2, [pc, #144]	; (8005d1c <TIM_Base_SetConfig+0x138>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d003      	beq.n	8005c96 <TIM_Base_SetConfig+0xb2>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a23      	ldr	r2, [pc, #140]	; (8005d20 <TIM_Base_SetConfig+0x13c>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d108      	bne.n	8005ca8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a0a      	ldr	r2, [pc, #40]	; (8005cf8 <TIM_Base_SetConfig+0x114>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <TIM_Base_SetConfig+0xf8>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a0c      	ldr	r2, [pc, #48]	; (8005d08 <TIM_Base_SetConfig+0x124>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d103      	bne.n	8005ce4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691a      	ldr	r2, [r3, #16]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	615a      	str	r2, [r3, #20]
}
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	40010000 	.word	0x40010000
 8005cfc:	40000400 	.word	0x40000400
 8005d00:	40000800 	.word	0x40000800
 8005d04:	40000c00 	.word	0x40000c00
 8005d08:	40010400 	.word	0x40010400
 8005d0c:	40014000 	.word	0x40014000
 8005d10:	40014400 	.word	0x40014400
 8005d14:	40014800 	.word	0x40014800
 8005d18:	40001800 	.word	0x40001800
 8005d1c:	40001c00 	.word	0x40001c00
 8005d20:	40002000 	.word	0x40002000

08005d24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e05a      	b.n	8005df2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a21      	ldr	r2, [pc, #132]	; (8005e00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d022      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d88:	d01d      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	; (8005e04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d018      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1b      	ldr	r2, [pc, #108]	; (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d013      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1a      	ldr	r2, [pc, #104]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d00e      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a18      	ldr	r2, [pc, #96]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d009      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a17      	ldr	r2, [pc, #92]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d004      	beq.n	8005dc6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a15      	ldr	r2, [pc, #84]	; (8005e18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d10c      	bne.n	8005de0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr
 8005dfe:	bf00      	nop
 8005e00:	40010000 	.word	0x40010000
 8005e04:	40000400 	.word	0x40000400
 8005e08:	40000800 	.word	0x40000800
 8005e0c:	40000c00 	.word	0x40000c00
 8005e10:	40010400 	.word	0x40010400
 8005e14:	40014000 	.word	0x40014000
 8005e18:	40001800 	.word	0x40001800

08005e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e03f      	b.n	8005ed6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d106      	bne.n	8005e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7fc fc36 	bl	80026dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2224      	movs	r2, #36	; 0x24
 8005e74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68da      	ldr	r2, [r3, #12]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fc03 	bl	8006694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	691a      	ldr	r2, [r3, #16]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	695a      	ldr	r2, [r3, #20]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68da      	ldr	r2, [r3, #12]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2220      	movs	r2, #32
 8005ed0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
	...

08005ee0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	4613      	mov	r3, r2
 8005eec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b20      	cmp	r3, #32
 8005ef8:	d166      	bne.n	8005fc8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d002      	beq.n	8005f06 <HAL_UART_Receive_DMA+0x26>
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e05f      	b.n	8005fca <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d101      	bne.n	8005f18 <HAL_UART_Receive_DMA+0x38>
 8005f14:	2302      	movs	r3, #2
 8005f16:	e058      	b.n	8005fca <HAL_UART_Receive_DMA+0xea>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	88fa      	ldrh	r2, [r7, #6]
 8005f2a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2222      	movs	r2, #34	; 0x22
 8005f36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f3e:	4a25      	ldr	r2, [pc, #148]	; (8005fd4 <HAL_UART_Receive_DMA+0xf4>)
 8005f40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f46:	4a24      	ldr	r2, [pc, #144]	; (8005fd8 <HAL_UART_Receive_DMA+0xf8>)
 8005f48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4e:	4a23      	ldr	r2, [pc, #140]	; (8005fdc <HAL_UART_Receive_DMA+0xfc>)
 8005f50:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f56:	2200      	movs	r2, #0
 8005f58:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005f5a:	f107 0308 	add.w	r3, r7, #8
 8005f5e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3304      	adds	r3, #4
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	88fb      	ldrh	r3, [r7, #6]
 8005f72:	f7fd fe21 	bl	8003bb8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005f76:	2300      	movs	r3, #0
 8005f78:	613b      	str	r3, [r7, #16]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	613b      	str	r3, [r7, #16]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	613b      	str	r3, [r7, #16]
 8005f8a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fa2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	695a      	ldr	r2, [r3, #20]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fc2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	e000      	b.n	8005fca <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005fc8:	2302      	movs	r3, #2
  }
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3718      	adds	r7, #24
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	0800630d 	.word	0x0800630d
 8005fd8:	08006375 	.word	0x08006375
 8005fdc:	08006391 	.word	0x08006391

08005fe0 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 8005ff6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	695a      	ldr	r2, [r3, #20]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f022 0201 	bic.w	r2, r2, #1
 8006006:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006012:	2b80      	cmp	r3, #128	; 0x80
 8006014:	d124      	bne.n	8006060 <HAL_UART_Abort+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695a      	ldr	r2, [r3, #20]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006024:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602a:	2b00      	cmp	r3, #0
 800602c:	d018      	beq.n	8006060 <HAL_UART_Abort+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006032:	2200      	movs	r2, #0
 8006034:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	4618      	mov	r0, r3
 800603c:	f7fd fe14 	bl	8003c68 <HAL_DMA_Abort>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00c      	beq.n	8006060 <HAL_UART_Abort+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604a:	4618      	mov	r0, r3
 800604c:	f7fe f828 	bl	80040a0 <HAL_DMA_GetError>
 8006050:	4603      	mov	r3, r0
 8006052:	2b20      	cmp	r3, #32
 8006054:	d104      	bne.n	8006060 <HAL_UART_Abort+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2210      	movs	r2, #16
 800605a:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e03d      	b.n	80060dc <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800606a:	2b40      	cmp	r3, #64	; 0x40
 800606c:	d124      	bne.n	80060b8 <HAL_UART_Abort+0xd8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	695a      	ldr	r2, [r3, #20]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800607c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006082:	2b00      	cmp	r3, #0
 8006084:	d018      	beq.n	80060b8 <HAL_UART_Abort+0xd8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800608a:	2200      	movs	r2, #0
 800608c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006092:	4618      	mov	r0, r3
 8006094:	f7fd fde8 	bl	8003c68 <HAL_DMA_Abort>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d00c      	beq.n	80060b8 <HAL_UART_Abort+0xd8>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7fd fffc 	bl	80040a0 <HAL_DMA_GetError>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b20      	cmp	r3, #32
 80060ac:	d104      	bne.n	80060b8 <HAL_UART_Abort+0xd8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2210      	movs	r2, #16
 80060b2:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e011      	b.n	80060dc <HAL_UART_Abort+0xfc>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2220      	movs	r2, #32
 80060ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2220      	movs	r2, #32
 80060d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80060da:	2300      	movs	r3, #0
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3708      	adds	r7, #8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b088      	sub	sp, #32
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006104:	2300      	movs	r3, #0
 8006106:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006108:	2300      	movs	r3, #0
 800610a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10d      	bne.n	8006136 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_UART_IRQHandler+0x52>
 8006124:	69bb      	ldr	r3, [r7, #24]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fa2e 	bl	8006590 <UART_Receive_IT>
      return;
 8006134:	e0d1      	b.n	80062da <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	2b00      	cmp	r3, #0
 800613a:	f000 80b0 	beq.w	800629e <HAL_UART_IRQHandler+0x1ba>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d105      	bne.n	8006154 <HAL_UART_IRQHandler+0x70>
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 80a5 	beq.w	800629e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <HAL_UART_IRQHandler+0x90>
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006164:	2b00      	cmp	r3, #0
 8006166:	d005      	beq.n	8006174 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616c:	f043 0201 	orr.w	r2, r3, #1
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00a      	beq.n	8006194 <HAL_UART_IRQHandler+0xb0>
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	2b00      	cmp	r3, #0
 8006186:	d005      	beq.n	8006194 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618c:	f043 0202 	orr.w	r2, r3, #2
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	f003 0302 	and.w	r3, r3, #2
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00a      	beq.n	80061b4 <HAL_UART_IRQHandler+0xd0>
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ac:	f043 0204 	orr.w	r2, r3, #4
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	f003 0308 	and.w	r3, r3, #8
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00f      	beq.n	80061de <HAL_UART_IRQHandler+0xfa>
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d104      	bne.n	80061d2 <HAL_UART_IRQHandler+0xee>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d005      	beq.n	80061de <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d6:	f043 0208 	orr.w	r2, r3, #8
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d078      	beq.n	80062d8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d007      	beq.n	8006200 <HAL_UART_IRQHandler+0x11c>
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	f003 0320 	and.w	r3, r3, #32
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d002      	beq.n	8006200 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f9c8 	bl	8006590 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620a:	2b40      	cmp	r3, #64	; 0x40
 800620c:	bf0c      	ite	eq
 800620e:	2301      	moveq	r3, #1
 8006210:	2300      	movne	r3, #0
 8006212:	b2db      	uxtb	r3, r3
 8006214:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621a:	f003 0308 	and.w	r3, r3, #8
 800621e:	2b00      	cmp	r3, #0
 8006220:	d102      	bne.n	8006228 <HAL_UART_IRQHandler+0x144>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d031      	beq.n	800628c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 f911 	bl	8006450 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006238:	2b40      	cmp	r3, #64	; 0x40
 800623a:	d123      	bne.n	8006284 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	695a      	ldr	r2, [r3, #20]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800624a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006250:	2b00      	cmp	r3, #0
 8006252:	d013      	beq.n	800627c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006258:	4a21      	ldr	r2, [pc, #132]	; (80062e0 <HAL_UART_IRQHandler+0x1fc>)
 800625a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006260:	4618      	mov	r0, r3
 8006262:	f7fd fd71 	bl	8003d48 <HAL_DMA_Abort_IT>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d016      	beq.n	800629a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006276:	4610      	mov	r0, r2
 8006278:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627a:	e00e      	b.n	800629a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f83b 	bl	80062f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006282:	e00a      	b.n	800629a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f837 	bl	80062f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628a:	e006      	b.n	800629a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f833 	bl	80062f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006298:	e01e      	b.n	80062d8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629a:	bf00      	nop
    return;
 800629c:	e01c      	b.n	80062d8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d008      	beq.n	80062ba <HAL_UART_IRQHandler+0x1d6>
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f8fe 	bl	80064b4 <UART_Transmit_IT>
    return;
 80062b8:	e00f      	b.n	80062da <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062ba:	69fb      	ldr	r3, [r7, #28]
 80062bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d00a      	beq.n	80062da <HAL_UART_IRQHandler+0x1f6>
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d005      	beq.n	80062da <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f946 	bl	8006560 <UART_EndTransmit_IT>
    return;
 80062d4:	bf00      	nop
 80062d6:	e000      	b.n	80062da <HAL_UART_IRQHandler+0x1f6>
    return;
 80062d8:	bf00      	nop
  }
}
 80062da:	3720      	adds	r7, #32
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	0800648d 	.word	0x0800648d

080062e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80062ec:	bf00      	nop
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006318:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006324:	2b00      	cmp	r3, #0
 8006326:	d11e      	bne.n	8006366 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68da      	ldr	r2, [r3, #12]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800633c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695a      	ldr	r2, [r3, #20]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	695a      	ldr	r2, [r3, #20]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800635c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f7fb fbd2 	bl	8001b10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800636c:	bf00      	nop
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006380:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f7ff ffae 	bl	80062e4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006388:	bf00      	nop
 800638a:	3710      	adds	r7, #16
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695b      	ldr	r3, [r3, #20]
 80063a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ac:	2b80      	cmp	r3, #128	; 0x80
 80063ae:	bf0c      	ite	eq
 80063b0:	2301      	moveq	r3, #1
 80063b2:	2300      	movne	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b21      	cmp	r3, #33	; 0x21
 80063c2:	d108      	bne.n	80063d6 <UART_DMAError+0x46>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2200      	movs	r2, #0
 80063ce:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80063d0:	68b8      	ldr	r0, [r7, #8]
 80063d2:	f000 f827 	bl	8006424 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e0:	2b40      	cmp	r3, #64	; 0x40
 80063e2:	bf0c      	ite	eq
 80063e4:	2301      	moveq	r3, #1
 80063e6:	2300      	movne	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b22      	cmp	r3, #34	; 0x22
 80063f6:	d108      	bne.n	800640a <UART_DMAError+0x7a>
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	2200      	movs	r2, #0
 8006402:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006404:	68b8      	ldr	r0, [r7, #8]
 8006406:	f000 f823 	bl	8006450 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640e:	f043 0210 	orr.w	r2, r3, #16
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006416:	68b8      	ldr	r0, [r7, #8]
 8006418:	f7ff ff6e 	bl	80062f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800641c:	bf00      	nop
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800643a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2220      	movs	r2, #32
 8006440:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006466:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	695a      	ldr	r2, [r3, #20]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0201 	bic.w	r2, r2, #1
 8006476:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f7ff ff26 	bl	80062f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064ac:	bf00      	nop
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b21      	cmp	r3, #33	; 0x21
 80064c6:	d144      	bne.n	8006552 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064d0:	d11a      	bne.n	8006508 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	461a      	mov	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064e6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d105      	bne.n	80064fc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	1c9a      	adds	r2, r3, #2
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	621a      	str	r2, [r3, #32]
 80064fa:	e00e      	b.n	800651a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	1c5a      	adds	r2, r3, #1
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	621a      	str	r2, [r3, #32]
 8006506:	e008      	b.n	800651a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	1c59      	adds	r1, r3, #1
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	6211      	str	r1, [r2, #32]
 8006512:	781a      	ldrb	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800651e:	b29b      	uxth	r3, r3
 8006520:	3b01      	subs	r3, #1
 8006522:	b29b      	uxth	r3, r3
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	4619      	mov	r1, r3
 8006528:	84d1      	strh	r1, [r2, #38]	; 0x26
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10f      	bne.n	800654e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68da      	ldr	r2, [r3, #12]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800653c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800654c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	e000      	b.n	8006554 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006552:	2302      	movs	r3, #2
  }
}
 8006554:	4618      	mov	r0, r3
 8006556:	3714      	adds	r7, #20
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006576:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2220      	movs	r2, #32
 800657c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7fb fca7 	bl	8001ed4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3708      	adds	r7, #8
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b22      	cmp	r3, #34	; 0x22
 80065a2:	d171      	bne.n	8006688 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065ac:	d123      	bne.n	80065f6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691b      	ldr	r3, [r3, #16]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10e      	bne.n	80065da <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d2:	1c9a      	adds	r2, r3, #2
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	629a      	str	r2, [r3, #40]	; 0x28
 80065d8:	e029      	b.n	800662e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	b29a      	uxth	r2, r3
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	629a      	str	r2, [r3, #40]	; 0x28
 80065f4:	e01b      	b.n	800662e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10a      	bne.n	8006614 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	6858      	ldr	r0, [r3, #4]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006608:	1c59      	adds	r1, r3, #1
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6291      	str	r1, [r2, #40]	; 0x28
 800660e:	b2c2      	uxtb	r2, r0
 8006610:	701a      	strb	r2, [r3, #0]
 8006612:	e00c      	b.n	800662e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	b2da      	uxtb	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006620:	1c58      	adds	r0, r3, #1
 8006622:	6879      	ldr	r1, [r7, #4]
 8006624:	6288      	str	r0, [r1, #40]	; 0x28
 8006626:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800662a:	b2d2      	uxtb	r2, r2
 800662c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006632:	b29b      	uxth	r3, r3
 8006634:	3b01      	subs	r3, #1
 8006636:	b29b      	uxth	r3, r3
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	4619      	mov	r1, r3
 800663c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800663e:	2b00      	cmp	r3, #0
 8006640:	d120      	bne.n	8006684 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f022 0220 	bic.w	r2, r2, #32
 8006650:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68da      	ldr	r2, [r3, #12]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006660:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695a      	ldr	r2, [r3, #20]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f022 0201 	bic.w	r2, r2, #1
 8006670:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f7fb fa48 	bl	8001b10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006680:	2300      	movs	r3, #0
 8006682:	e002      	b.n	800668a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006684:	2300      	movs	r3, #0
 8006686:	e000      	b.n	800668a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006688:	2302      	movs	r3, #2
  }
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006698:	b085      	sub	sp, #20
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689a      	ldr	r2, [r3, #8]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	691b      	ldr	r3, [r3, #16]
 80066bc:	431a      	orrs	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	431a      	orrs	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80066d6:	f023 030c 	bic.w	r3, r3, #12
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	6812      	ldr	r2, [r2, #0]
 80066de:	68f9      	ldr	r1, [r7, #12]
 80066e0:	430b      	orrs	r3, r1
 80066e2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	699a      	ldr	r2, [r3, #24]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006702:	f040 818b 	bne.w	8006a1c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4ac1      	ldr	r2, [pc, #772]	; (8006a10 <UART_SetConfig+0x37c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d005      	beq.n	800671c <UART_SetConfig+0x88>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4abf      	ldr	r2, [pc, #764]	; (8006a14 <UART_SetConfig+0x380>)
 8006716:	4293      	cmp	r3, r2
 8006718:	f040 80bd 	bne.w	8006896 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800671c:	f7fe f8c4 	bl	80048a8 <HAL_RCC_GetPCLK2Freq>
 8006720:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	461d      	mov	r5, r3
 8006726:	f04f 0600 	mov.w	r6, #0
 800672a:	46a8      	mov	r8, r5
 800672c:	46b1      	mov	r9, r6
 800672e:	eb18 0308 	adds.w	r3, r8, r8
 8006732:	eb49 0409 	adc.w	r4, r9, r9
 8006736:	4698      	mov	r8, r3
 8006738:	46a1      	mov	r9, r4
 800673a:	eb18 0805 	adds.w	r8, r8, r5
 800673e:	eb49 0906 	adc.w	r9, r9, r6
 8006742:	f04f 0100 	mov.w	r1, #0
 8006746:	f04f 0200 	mov.w	r2, #0
 800674a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800674e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006752:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006756:	4688      	mov	r8, r1
 8006758:	4691      	mov	r9, r2
 800675a:	eb18 0005 	adds.w	r0, r8, r5
 800675e:	eb49 0106 	adc.w	r1, r9, r6
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	461d      	mov	r5, r3
 8006768:	f04f 0600 	mov.w	r6, #0
 800676c:	196b      	adds	r3, r5, r5
 800676e:	eb46 0406 	adc.w	r4, r6, r6
 8006772:	461a      	mov	r2, r3
 8006774:	4623      	mov	r3, r4
 8006776:	f7f9 fd9b 	bl	80002b0 <__aeabi_uldivmod>
 800677a:	4603      	mov	r3, r0
 800677c:	460c      	mov	r4, r1
 800677e:	461a      	mov	r2, r3
 8006780:	4ba5      	ldr	r3, [pc, #660]	; (8006a18 <UART_SetConfig+0x384>)
 8006782:	fba3 2302 	umull	r2, r3, r3, r2
 8006786:	095b      	lsrs	r3, r3, #5
 8006788:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	461d      	mov	r5, r3
 8006790:	f04f 0600 	mov.w	r6, #0
 8006794:	46a9      	mov	r9, r5
 8006796:	46b2      	mov	sl, r6
 8006798:	eb19 0309 	adds.w	r3, r9, r9
 800679c:	eb4a 040a 	adc.w	r4, sl, sl
 80067a0:	4699      	mov	r9, r3
 80067a2:	46a2      	mov	sl, r4
 80067a4:	eb19 0905 	adds.w	r9, r9, r5
 80067a8:	eb4a 0a06 	adc.w	sl, sl, r6
 80067ac:	f04f 0100 	mov.w	r1, #0
 80067b0:	f04f 0200 	mov.w	r2, #0
 80067b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067c0:	4689      	mov	r9, r1
 80067c2:	4692      	mov	sl, r2
 80067c4:	eb19 0005 	adds.w	r0, r9, r5
 80067c8:	eb4a 0106 	adc.w	r1, sl, r6
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	461d      	mov	r5, r3
 80067d2:	f04f 0600 	mov.w	r6, #0
 80067d6:	196b      	adds	r3, r5, r5
 80067d8:	eb46 0406 	adc.w	r4, r6, r6
 80067dc:	461a      	mov	r2, r3
 80067de:	4623      	mov	r3, r4
 80067e0:	f7f9 fd66 	bl	80002b0 <__aeabi_uldivmod>
 80067e4:	4603      	mov	r3, r0
 80067e6:	460c      	mov	r4, r1
 80067e8:	461a      	mov	r2, r3
 80067ea:	4b8b      	ldr	r3, [pc, #556]	; (8006a18 <UART_SetConfig+0x384>)
 80067ec:	fba3 1302 	umull	r1, r3, r3, r2
 80067f0:	095b      	lsrs	r3, r3, #5
 80067f2:	2164      	movs	r1, #100	; 0x64
 80067f4:	fb01 f303 	mul.w	r3, r1, r3
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	00db      	lsls	r3, r3, #3
 80067fc:	3332      	adds	r3, #50	; 0x32
 80067fe:	4a86      	ldr	r2, [pc, #536]	; (8006a18 <UART_SetConfig+0x384>)
 8006800:	fba2 2303 	umull	r2, r3, r2, r3
 8006804:	095b      	lsrs	r3, r3, #5
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800680c:	4498      	add	r8, r3
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	461d      	mov	r5, r3
 8006812:	f04f 0600 	mov.w	r6, #0
 8006816:	46a9      	mov	r9, r5
 8006818:	46b2      	mov	sl, r6
 800681a:	eb19 0309 	adds.w	r3, r9, r9
 800681e:	eb4a 040a 	adc.w	r4, sl, sl
 8006822:	4699      	mov	r9, r3
 8006824:	46a2      	mov	sl, r4
 8006826:	eb19 0905 	adds.w	r9, r9, r5
 800682a:	eb4a 0a06 	adc.w	sl, sl, r6
 800682e:	f04f 0100 	mov.w	r1, #0
 8006832:	f04f 0200 	mov.w	r2, #0
 8006836:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800683a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800683e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006842:	4689      	mov	r9, r1
 8006844:	4692      	mov	sl, r2
 8006846:	eb19 0005 	adds.w	r0, r9, r5
 800684a:	eb4a 0106 	adc.w	r1, sl, r6
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	461d      	mov	r5, r3
 8006854:	f04f 0600 	mov.w	r6, #0
 8006858:	196b      	adds	r3, r5, r5
 800685a:	eb46 0406 	adc.w	r4, r6, r6
 800685e:	461a      	mov	r2, r3
 8006860:	4623      	mov	r3, r4
 8006862:	f7f9 fd25 	bl	80002b0 <__aeabi_uldivmod>
 8006866:	4603      	mov	r3, r0
 8006868:	460c      	mov	r4, r1
 800686a:	461a      	mov	r2, r3
 800686c:	4b6a      	ldr	r3, [pc, #424]	; (8006a18 <UART_SetConfig+0x384>)
 800686e:	fba3 1302 	umull	r1, r3, r3, r2
 8006872:	095b      	lsrs	r3, r3, #5
 8006874:	2164      	movs	r1, #100	; 0x64
 8006876:	fb01 f303 	mul.w	r3, r1, r3
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	00db      	lsls	r3, r3, #3
 800687e:	3332      	adds	r3, #50	; 0x32
 8006880:	4a65      	ldr	r2, [pc, #404]	; (8006a18 <UART_SetConfig+0x384>)
 8006882:	fba2 2303 	umull	r2, r3, r2, r3
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	f003 0207 	and.w	r2, r3, #7
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4442      	add	r2, r8
 8006892:	609a      	str	r2, [r3, #8]
 8006894:	e26f      	b.n	8006d76 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006896:	f7fd fff3 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 800689a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	461d      	mov	r5, r3
 80068a0:	f04f 0600 	mov.w	r6, #0
 80068a4:	46a8      	mov	r8, r5
 80068a6:	46b1      	mov	r9, r6
 80068a8:	eb18 0308 	adds.w	r3, r8, r8
 80068ac:	eb49 0409 	adc.w	r4, r9, r9
 80068b0:	4698      	mov	r8, r3
 80068b2:	46a1      	mov	r9, r4
 80068b4:	eb18 0805 	adds.w	r8, r8, r5
 80068b8:	eb49 0906 	adc.w	r9, r9, r6
 80068bc:	f04f 0100 	mov.w	r1, #0
 80068c0:	f04f 0200 	mov.w	r2, #0
 80068c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80068c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80068cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80068d0:	4688      	mov	r8, r1
 80068d2:	4691      	mov	r9, r2
 80068d4:	eb18 0005 	adds.w	r0, r8, r5
 80068d8:	eb49 0106 	adc.w	r1, r9, r6
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	461d      	mov	r5, r3
 80068e2:	f04f 0600 	mov.w	r6, #0
 80068e6:	196b      	adds	r3, r5, r5
 80068e8:	eb46 0406 	adc.w	r4, r6, r6
 80068ec:	461a      	mov	r2, r3
 80068ee:	4623      	mov	r3, r4
 80068f0:	f7f9 fcde 	bl	80002b0 <__aeabi_uldivmod>
 80068f4:	4603      	mov	r3, r0
 80068f6:	460c      	mov	r4, r1
 80068f8:	461a      	mov	r2, r3
 80068fa:	4b47      	ldr	r3, [pc, #284]	; (8006a18 <UART_SetConfig+0x384>)
 80068fc:	fba3 2302 	umull	r2, r3, r3, r2
 8006900:	095b      	lsrs	r3, r3, #5
 8006902:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	461d      	mov	r5, r3
 800690a:	f04f 0600 	mov.w	r6, #0
 800690e:	46a9      	mov	r9, r5
 8006910:	46b2      	mov	sl, r6
 8006912:	eb19 0309 	adds.w	r3, r9, r9
 8006916:	eb4a 040a 	adc.w	r4, sl, sl
 800691a:	4699      	mov	r9, r3
 800691c:	46a2      	mov	sl, r4
 800691e:	eb19 0905 	adds.w	r9, r9, r5
 8006922:	eb4a 0a06 	adc.w	sl, sl, r6
 8006926:	f04f 0100 	mov.w	r1, #0
 800692a:	f04f 0200 	mov.w	r2, #0
 800692e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006932:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006936:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800693a:	4689      	mov	r9, r1
 800693c:	4692      	mov	sl, r2
 800693e:	eb19 0005 	adds.w	r0, r9, r5
 8006942:	eb4a 0106 	adc.w	r1, sl, r6
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	461d      	mov	r5, r3
 800694c:	f04f 0600 	mov.w	r6, #0
 8006950:	196b      	adds	r3, r5, r5
 8006952:	eb46 0406 	adc.w	r4, r6, r6
 8006956:	461a      	mov	r2, r3
 8006958:	4623      	mov	r3, r4
 800695a:	f7f9 fca9 	bl	80002b0 <__aeabi_uldivmod>
 800695e:	4603      	mov	r3, r0
 8006960:	460c      	mov	r4, r1
 8006962:	461a      	mov	r2, r3
 8006964:	4b2c      	ldr	r3, [pc, #176]	; (8006a18 <UART_SetConfig+0x384>)
 8006966:	fba3 1302 	umull	r1, r3, r3, r2
 800696a:	095b      	lsrs	r3, r3, #5
 800696c:	2164      	movs	r1, #100	; 0x64
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	00db      	lsls	r3, r3, #3
 8006976:	3332      	adds	r3, #50	; 0x32
 8006978:	4a27      	ldr	r2, [pc, #156]	; (8006a18 <UART_SetConfig+0x384>)
 800697a:	fba2 2303 	umull	r2, r3, r2, r3
 800697e:	095b      	lsrs	r3, r3, #5
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006986:	4498      	add	r8, r3
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	461d      	mov	r5, r3
 800698c:	f04f 0600 	mov.w	r6, #0
 8006990:	46a9      	mov	r9, r5
 8006992:	46b2      	mov	sl, r6
 8006994:	eb19 0309 	adds.w	r3, r9, r9
 8006998:	eb4a 040a 	adc.w	r4, sl, sl
 800699c:	4699      	mov	r9, r3
 800699e:	46a2      	mov	sl, r4
 80069a0:	eb19 0905 	adds.w	r9, r9, r5
 80069a4:	eb4a 0a06 	adc.w	sl, sl, r6
 80069a8:	f04f 0100 	mov.w	r1, #0
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80069b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80069bc:	4689      	mov	r9, r1
 80069be:	4692      	mov	sl, r2
 80069c0:	eb19 0005 	adds.w	r0, r9, r5
 80069c4:	eb4a 0106 	adc.w	r1, sl, r6
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	461d      	mov	r5, r3
 80069ce:	f04f 0600 	mov.w	r6, #0
 80069d2:	196b      	adds	r3, r5, r5
 80069d4:	eb46 0406 	adc.w	r4, r6, r6
 80069d8:	461a      	mov	r2, r3
 80069da:	4623      	mov	r3, r4
 80069dc:	f7f9 fc68 	bl	80002b0 <__aeabi_uldivmod>
 80069e0:	4603      	mov	r3, r0
 80069e2:	460c      	mov	r4, r1
 80069e4:	461a      	mov	r2, r3
 80069e6:	4b0c      	ldr	r3, [pc, #48]	; (8006a18 <UART_SetConfig+0x384>)
 80069e8:	fba3 1302 	umull	r1, r3, r3, r2
 80069ec:	095b      	lsrs	r3, r3, #5
 80069ee:	2164      	movs	r1, #100	; 0x64
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	3332      	adds	r3, #50	; 0x32
 80069fa:	4a07      	ldr	r2, [pc, #28]	; (8006a18 <UART_SetConfig+0x384>)
 80069fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f003 0207 	and.w	r2, r3, #7
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4442      	add	r2, r8
 8006a0c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006a0e:	e1b2      	b.n	8006d76 <UART_SetConfig+0x6e2>
 8006a10:	40011000 	.word	0x40011000
 8006a14:	40011400 	.word	0x40011400
 8006a18:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4ad7      	ldr	r2, [pc, #860]	; (8006d80 <UART_SetConfig+0x6ec>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d005      	beq.n	8006a32 <UART_SetConfig+0x39e>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4ad6      	ldr	r2, [pc, #856]	; (8006d84 <UART_SetConfig+0x6f0>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	f040 80d1 	bne.w	8006bd4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a32:	f7fd ff39 	bl	80048a8 <HAL_RCC_GetPCLK2Freq>
 8006a36:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	469a      	mov	sl, r3
 8006a3c:	f04f 0b00 	mov.w	fp, #0
 8006a40:	46d0      	mov	r8, sl
 8006a42:	46d9      	mov	r9, fp
 8006a44:	eb18 0308 	adds.w	r3, r8, r8
 8006a48:	eb49 0409 	adc.w	r4, r9, r9
 8006a4c:	4698      	mov	r8, r3
 8006a4e:	46a1      	mov	r9, r4
 8006a50:	eb18 080a 	adds.w	r8, r8, sl
 8006a54:	eb49 090b 	adc.w	r9, r9, fp
 8006a58:	f04f 0100 	mov.w	r1, #0
 8006a5c:	f04f 0200 	mov.w	r2, #0
 8006a60:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006a64:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006a68:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006a6c:	4688      	mov	r8, r1
 8006a6e:	4691      	mov	r9, r2
 8006a70:	eb1a 0508 	adds.w	r5, sl, r8
 8006a74:	eb4b 0609 	adc.w	r6, fp, r9
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	f04f 0200 	mov.w	r2, #0
 8006a82:	f04f 0300 	mov.w	r3, #0
 8006a86:	f04f 0400 	mov.w	r4, #0
 8006a8a:	0094      	lsls	r4, r2, #2
 8006a8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a90:	008b      	lsls	r3, r1, #2
 8006a92:	461a      	mov	r2, r3
 8006a94:	4623      	mov	r3, r4
 8006a96:	4628      	mov	r0, r5
 8006a98:	4631      	mov	r1, r6
 8006a9a:	f7f9 fc09 	bl	80002b0 <__aeabi_uldivmod>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	460c      	mov	r4, r1
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	4bb8      	ldr	r3, [pc, #736]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8006aaa:	095b      	lsrs	r3, r3, #5
 8006aac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	469b      	mov	fp, r3
 8006ab4:	f04f 0c00 	mov.w	ip, #0
 8006ab8:	46d9      	mov	r9, fp
 8006aba:	46e2      	mov	sl, ip
 8006abc:	eb19 0309 	adds.w	r3, r9, r9
 8006ac0:	eb4a 040a 	adc.w	r4, sl, sl
 8006ac4:	4699      	mov	r9, r3
 8006ac6:	46a2      	mov	sl, r4
 8006ac8:	eb19 090b 	adds.w	r9, r9, fp
 8006acc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006ad0:	f04f 0100 	mov.w	r1, #0
 8006ad4:	f04f 0200 	mov.w	r2, #0
 8006ad8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006adc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006ae0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ae4:	4689      	mov	r9, r1
 8006ae6:	4692      	mov	sl, r2
 8006ae8:	eb1b 0509 	adds.w	r5, fp, r9
 8006aec:	eb4c 060a 	adc.w	r6, ip, sl
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	4619      	mov	r1, r3
 8006af6:	f04f 0200 	mov.w	r2, #0
 8006afa:	f04f 0300 	mov.w	r3, #0
 8006afe:	f04f 0400 	mov.w	r4, #0
 8006b02:	0094      	lsls	r4, r2, #2
 8006b04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b08:	008b      	lsls	r3, r1, #2
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	4623      	mov	r3, r4
 8006b0e:	4628      	mov	r0, r5
 8006b10:	4631      	mov	r1, r6
 8006b12:	f7f9 fbcd 	bl	80002b0 <__aeabi_uldivmod>
 8006b16:	4603      	mov	r3, r0
 8006b18:	460c      	mov	r4, r1
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	4b9a      	ldr	r3, [pc, #616]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006b1e:	fba3 1302 	umull	r1, r3, r3, r2
 8006b22:	095b      	lsrs	r3, r3, #5
 8006b24:	2164      	movs	r1, #100	; 0x64
 8006b26:	fb01 f303 	mul.w	r3, r1, r3
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	3332      	adds	r3, #50	; 0x32
 8006b30:	4a95      	ldr	r2, [pc, #596]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006b32:	fba2 2303 	umull	r2, r3, r2, r3
 8006b36:	095b      	lsrs	r3, r3, #5
 8006b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b3c:	4498      	add	r8, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	469b      	mov	fp, r3
 8006b42:	f04f 0c00 	mov.w	ip, #0
 8006b46:	46d9      	mov	r9, fp
 8006b48:	46e2      	mov	sl, ip
 8006b4a:	eb19 0309 	adds.w	r3, r9, r9
 8006b4e:	eb4a 040a 	adc.w	r4, sl, sl
 8006b52:	4699      	mov	r9, r3
 8006b54:	46a2      	mov	sl, r4
 8006b56:	eb19 090b 	adds.w	r9, r9, fp
 8006b5a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006b5e:	f04f 0100 	mov.w	r1, #0
 8006b62:	f04f 0200 	mov.w	r2, #0
 8006b66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b72:	4689      	mov	r9, r1
 8006b74:	4692      	mov	sl, r2
 8006b76:	eb1b 0509 	adds.w	r5, fp, r9
 8006b7a:	eb4c 060a 	adc.w	r6, ip, sl
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	4619      	mov	r1, r3
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	f04f 0300 	mov.w	r3, #0
 8006b8c:	f04f 0400 	mov.w	r4, #0
 8006b90:	0094      	lsls	r4, r2, #2
 8006b92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b96:	008b      	lsls	r3, r1, #2
 8006b98:	461a      	mov	r2, r3
 8006b9a:	4623      	mov	r3, r4
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	f7f9 fb86 	bl	80002b0 <__aeabi_uldivmod>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	461a      	mov	r2, r3
 8006baa:	4b77      	ldr	r3, [pc, #476]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006bac:	fba3 1302 	umull	r1, r3, r3, r2
 8006bb0:	095b      	lsrs	r3, r3, #5
 8006bb2:	2164      	movs	r1, #100	; 0x64
 8006bb4:	fb01 f303 	mul.w	r3, r1, r3
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	3332      	adds	r3, #50	; 0x32
 8006bbe:	4a72      	ldr	r2, [pc, #456]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc4:	095b      	lsrs	r3, r3, #5
 8006bc6:	f003 020f 	and.w	r2, r3, #15
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4442      	add	r2, r8
 8006bd0:	609a      	str	r2, [r3, #8]
 8006bd2:	e0d0      	b.n	8006d76 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006bd4:	f7fd fe54 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 8006bd8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	469a      	mov	sl, r3
 8006bde:	f04f 0b00 	mov.w	fp, #0
 8006be2:	46d0      	mov	r8, sl
 8006be4:	46d9      	mov	r9, fp
 8006be6:	eb18 0308 	adds.w	r3, r8, r8
 8006bea:	eb49 0409 	adc.w	r4, r9, r9
 8006bee:	4698      	mov	r8, r3
 8006bf0:	46a1      	mov	r9, r4
 8006bf2:	eb18 080a 	adds.w	r8, r8, sl
 8006bf6:	eb49 090b 	adc.w	r9, r9, fp
 8006bfa:	f04f 0100 	mov.w	r1, #0
 8006bfe:	f04f 0200 	mov.w	r2, #0
 8006c02:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c06:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006c0a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006c0e:	4688      	mov	r8, r1
 8006c10:	4691      	mov	r9, r2
 8006c12:	eb1a 0508 	adds.w	r5, sl, r8
 8006c16:	eb4b 0609 	adc.w	r6, fp, r9
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	4619      	mov	r1, r3
 8006c20:	f04f 0200 	mov.w	r2, #0
 8006c24:	f04f 0300 	mov.w	r3, #0
 8006c28:	f04f 0400 	mov.w	r4, #0
 8006c2c:	0094      	lsls	r4, r2, #2
 8006c2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c32:	008b      	lsls	r3, r1, #2
 8006c34:	461a      	mov	r2, r3
 8006c36:	4623      	mov	r3, r4
 8006c38:	4628      	mov	r0, r5
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	f7f9 fb38 	bl	80002b0 <__aeabi_uldivmod>
 8006c40:	4603      	mov	r3, r0
 8006c42:	460c      	mov	r4, r1
 8006c44:	461a      	mov	r2, r3
 8006c46:	4b50      	ldr	r3, [pc, #320]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006c48:	fba3 2302 	umull	r2, r3, r3, r2
 8006c4c:	095b      	lsrs	r3, r3, #5
 8006c4e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	469b      	mov	fp, r3
 8006c56:	f04f 0c00 	mov.w	ip, #0
 8006c5a:	46d9      	mov	r9, fp
 8006c5c:	46e2      	mov	sl, ip
 8006c5e:	eb19 0309 	adds.w	r3, r9, r9
 8006c62:	eb4a 040a 	adc.w	r4, sl, sl
 8006c66:	4699      	mov	r9, r3
 8006c68:	46a2      	mov	sl, r4
 8006c6a:	eb19 090b 	adds.w	r9, r9, fp
 8006c6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006c72:	f04f 0100 	mov.w	r1, #0
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c86:	4689      	mov	r9, r1
 8006c88:	4692      	mov	sl, r2
 8006c8a:	eb1b 0509 	adds.w	r5, fp, r9
 8006c8e:	eb4c 060a 	adc.w	r6, ip, sl
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	4619      	mov	r1, r3
 8006c98:	f04f 0200 	mov.w	r2, #0
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	f04f 0400 	mov.w	r4, #0
 8006ca4:	0094      	lsls	r4, r2, #2
 8006ca6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006caa:	008b      	lsls	r3, r1, #2
 8006cac:	461a      	mov	r2, r3
 8006cae:	4623      	mov	r3, r4
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	4631      	mov	r1, r6
 8006cb4:	f7f9 fafc 	bl	80002b0 <__aeabi_uldivmod>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	460c      	mov	r4, r1
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	4b32      	ldr	r3, [pc, #200]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8006cc4:	095b      	lsrs	r3, r3, #5
 8006cc6:	2164      	movs	r1, #100	; 0x64
 8006cc8:	fb01 f303 	mul.w	r3, r1, r3
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	011b      	lsls	r3, r3, #4
 8006cd0:	3332      	adds	r3, #50	; 0x32
 8006cd2:	4a2d      	ldr	r2, [pc, #180]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd8:	095b      	lsrs	r3, r3, #5
 8006cda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006cde:	4498      	add	r8, r3
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	469b      	mov	fp, r3
 8006ce4:	f04f 0c00 	mov.w	ip, #0
 8006ce8:	46d9      	mov	r9, fp
 8006cea:	46e2      	mov	sl, ip
 8006cec:	eb19 0309 	adds.w	r3, r9, r9
 8006cf0:	eb4a 040a 	adc.w	r4, sl, sl
 8006cf4:	4699      	mov	r9, r3
 8006cf6:	46a2      	mov	sl, r4
 8006cf8:	eb19 090b 	adds.w	r9, r9, fp
 8006cfc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006d00:	f04f 0100 	mov.w	r1, #0
 8006d04:	f04f 0200 	mov.w	r2, #0
 8006d08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d14:	4689      	mov	r9, r1
 8006d16:	4692      	mov	sl, r2
 8006d18:	eb1b 0509 	adds.w	r5, fp, r9
 8006d1c:	eb4c 060a 	adc.w	r6, ip, sl
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	4619      	mov	r1, r3
 8006d26:	f04f 0200 	mov.w	r2, #0
 8006d2a:	f04f 0300 	mov.w	r3, #0
 8006d2e:	f04f 0400 	mov.w	r4, #0
 8006d32:	0094      	lsls	r4, r2, #2
 8006d34:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006d38:	008b      	lsls	r3, r1, #2
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	4623      	mov	r3, r4
 8006d3e:	4628      	mov	r0, r5
 8006d40:	4631      	mov	r1, r6
 8006d42:	f7f9 fab5 	bl	80002b0 <__aeabi_uldivmod>
 8006d46:	4603      	mov	r3, r0
 8006d48:	460c      	mov	r4, r1
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	4b0e      	ldr	r3, [pc, #56]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006d4e:	fba3 1302 	umull	r1, r3, r3, r2
 8006d52:	095b      	lsrs	r3, r3, #5
 8006d54:	2164      	movs	r1, #100	; 0x64
 8006d56:	fb01 f303 	mul.w	r3, r1, r3
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	011b      	lsls	r3, r3, #4
 8006d5e:	3332      	adds	r3, #50	; 0x32
 8006d60:	4a09      	ldr	r2, [pc, #36]	; (8006d88 <UART_SetConfig+0x6f4>)
 8006d62:	fba2 2303 	umull	r2, r3, r2, r3
 8006d66:	095b      	lsrs	r3, r3, #5
 8006d68:	f003 020f 	and.w	r2, r3, #15
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4442      	add	r2, r8
 8006d72:	609a      	str	r2, [r3, #8]
}
 8006d74:	e7ff      	b.n	8006d76 <UART_SetConfig+0x6e2>
 8006d76:	bf00      	nop
 8006d78:	3714      	adds	r7, #20
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d80:	40011000 	.word	0x40011000
 8006d84:	40011400 	.word	0x40011400
 8006d88:	51eb851f 	.word	0x51eb851f

08006d8c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006d90:	4904      	ldr	r1, [pc, #16]	; (8006da4 <MX_FATFS_Init+0x18>)
 8006d92:	4805      	ldr	r0, [pc, #20]	; (8006da8 <MX_FATFS_Init+0x1c>)
 8006d94:	f000 f8ae 	bl	8006ef4 <FATFS_LinkDriver>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	4b03      	ldr	r3, [pc, #12]	; (8006dac <MX_FATFS_Init+0x20>)
 8006d9e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006da0:	bf00      	nop
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	20001070 	.word	0x20001070
 8006da8:	20000010 	.word	0x20000010
 8006dac:	20001074 	.word	0x20001074

08006db0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8006dba:	79fb      	ldrb	r3, [r7, #7]
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7fc f935 	bl	800302c <USER_SPI_initialize>
 8006dc2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8006dd6:	79fb      	ldrb	r3, [r7, #7]
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7fc fa07 	bl	80031ec <USER_SPI_status>
 8006dde:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3708      	adds	r7, #8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60b9      	str	r1, [r7, #8]
 8006df0:	607a      	str	r2, [r7, #4]
 8006df2:	603b      	str	r3, [r7, #0]
 8006df4:	4603      	mov	r3, r0
 8006df6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8006df8:	7bf8      	ldrb	r0, [r7, #15]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	68b9      	ldr	r1, [r7, #8]
 8006e00:	f7fc fa0a 	bl	8003218 <USER_SPI_read>
 8006e04:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b084      	sub	sp, #16
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8006e1e:	7bf8      	ldrb	r0, [r7, #15]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	68b9      	ldr	r1, [r7, #8]
 8006e26:	f7fc fa5d 	bl	80032e4 <USER_SPI_write>
 8006e2a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3710      	adds	r7, #16
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	603a      	str	r2, [r7, #0]
 8006e3e:	71fb      	strb	r3, [r7, #7]
 8006e40:	460b      	mov	r3, r1
 8006e42:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8006e44:	79b9      	ldrb	r1, [r7, #6]
 8006e46:	79fb      	ldrb	r3, [r7, #7]
 8006e48:	683a      	ldr	r2, [r7, #0]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fc fac6 	bl	80033dc <USER_SPI_ioctl>
 8006e50:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3708      	adds	r7, #8
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
	...

08006e5c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b087      	sub	sp, #28
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	4613      	mov	r3, r2
 8006e68:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006e72:	4b1f      	ldr	r3, [pc, #124]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e74:	7a5b      	ldrb	r3, [r3, #9]
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d131      	bne.n	8006ee0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006e7c:	4b1c      	ldr	r3, [pc, #112]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e7e:	7a5b      	ldrb	r3, [r3, #9]
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	461a      	mov	r2, r3
 8006e84:	4b1a      	ldr	r3, [pc, #104]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e86:	2100      	movs	r1, #0
 8006e88:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006e8a:	4b19      	ldr	r3, [pc, #100]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e8c:	7a5b      	ldrb	r3, [r3, #9]
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	4a17      	ldr	r2, [pc, #92]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	4413      	add	r3, r2
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006e9a:	4b15      	ldr	r3, [pc, #84]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006e9c:	7a5b      	ldrb	r3, [r3, #9]
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	4b13      	ldr	r3, [pc, #76]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006ea4:	4413      	add	r3, r2
 8006ea6:	79fa      	ldrb	r2, [r7, #7]
 8006ea8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006eaa:	4b11      	ldr	r3, [pc, #68]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006eac:	7a5b      	ldrb	r3, [r3, #9]
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	1c5a      	adds	r2, r3, #1
 8006eb2:	b2d1      	uxtb	r1, r2
 8006eb4:	4a0e      	ldr	r2, [pc, #56]	; (8006ef0 <FATFS_LinkDriverEx+0x94>)
 8006eb6:	7251      	strb	r1, [r2, #9]
 8006eb8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006eba:	7dbb      	ldrb	r3, [r7, #22]
 8006ebc:	3330      	adds	r3, #48	; 0x30
 8006ebe:	b2da      	uxtb	r2, r3
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	223a      	movs	r2, #58	; 0x3a
 8006eca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	3302      	adds	r3, #2
 8006ed0:	222f      	movs	r2, #47	; 0x2f
 8006ed2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	3303      	adds	r3, #3
 8006ed8:	2200      	movs	r2, #0
 8006eda:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006edc:	2300      	movs	r3, #0
 8006ede:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006ee0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	371c      	adds	r7, #28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	20000100 	.word	0x20000100

08006ef4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006efe:	2200      	movs	r2, #0
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff ffaa 	bl	8006e5c <FATFS_LinkDriverEx>
 8006f08:	4603      	mov	r3, r0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
	...

08006f14 <__errno>:
 8006f14:	4b01      	ldr	r3, [pc, #4]	; (8006f1c <__errno+0x8>)
 8006f16:	6818      	ldr	r0, [r3, #0]
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	20000024 	.word	0x20000024

08006f20 <__libc_init_array>:
 8006f20:	b570      	push	{r4, r5, r6, lr}
 8006f22:	4e0d      	ldr	r6, [pc, #52]	; (8006f58 <__libc_init_array+0x38>)
 8006f24:	4c0d      	ldr	r4, [pc, #52]	; (8006f5c <__libc_init_array+0x3c>)
 8006f26:	1ba4      	subs	r4, r4, r6
 8006f28:	10a4      	asrs	r4, r4, #2
 8006f2a:	2500      	movs	r5, #0
 8006f2c:	42a5      	cmp	r5, r4
 8006f2e:	d109      	bne.n	8006f44 <__libc_init_array+0x24>
 8006f30:	4e0b      	ldr	r6, [pc, #44]	; (8006f60 <__libc_init_array+0x40>)
 8006f32:	4c0c      	ldr	r4, [pc, #48]	; (8006f64 <__libc_init_array+0x44>)
 8006f34:	f000 fc26 	bl	8007784 <_init>
 8006f38:	1ba4      	subs	r4, r4, r6
 8006f3a:	10a4      	asrs	r4, r4, #2
 8006f3c:	2500      	movs	r5, #0
 8006f3e:	42a5      	cmp	r5, r4
 8006f40:	d105      	bne.n	8006f4e <__libc_init_array+0x2e>
 8006f42:	bd70      	pop	{r4, r5, r6, pc}
 8006f44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f48:	4798      	blx	r3
 8006f4a:	3501      	adds	r5, #1
 8006f4c:	e7ee      	b.n	8006f2c <__libc_init_array+0xc>
 8006f4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f52:	4798      	blx	r3
 8006f54:	3501      	adds	r5, #1
 8006f56:	e7f2      	b.n	8006f3e <__libc_init_array+0x1e>
 8006f58:	0800785c 	.word	0x0800785c
 8006f5c:	0800785c 	.word	0x0800785c
 8006f60:	0800785c 	.word	0x0800785c
 8006f64:	08007860 	.word	0x08007860

08006f68 <memset>:
 8006f68:	4402      	add	r2, r0
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d100      	bne.n	8006f72 <memset+0xa>
 8006f70:	4770      	bx	lr
 8006f72:	f803 1b01 	strb.w	r1, [r3], #1
 8006f76:	e7f9      	b.n	8006f6c <memset+0x4>

08006f78 <siprintf>:
 8006f78:	b40e      	push	{r1, r2, r3}
 8006f7a:	b500      	push	{lr}
 8006f7c:	b09c      	sub	sp, #112	; 0x70
 8006f7e:	ab1d      	add	r3, sp, #116	; 0x74
 8006f80:	9002      	str	r0, [sp, #8]
 8006f82:	9006      	str	r0, [sp, #24]
 8006f84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006f88:	4809      	ldr	r0, [pc, #36]	; (8006fb0 <siprintf+0x38>)
 8006f8a:	9107      	str	r1, [sp, #28]
 8006f8c:	9104      	str	r1, [sp, #16]
 8006f8e:	4909      	ldr	r1, [pc, #36]	; (8006fb4 <siprintf+0x3c>)
 8006f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f94:	9105      	str	r1, [sp, #20]
 8006f96:	6800      	ldr	r0, [r0, #0]
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	a902      	add	r1, sp, #8
 8006f9c:	f000 f866 	bl	800706c <_svfiprintf_r>
 8006fa0:	9b02      	ldr	r3, [sp, #8]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	b01c      	add	sp, #112	; 0x70
 8006fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fac:	b003      	add	sp, #12
 8006fae:	4770      	bx	lr
 8006fb0:	20000024 	.word	0x20000024
 8006fb4:	ffff0208 	.word	0xffff0208

08006fb8 <__ssputs_r>:
 8006fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	688e      	ldr	r6, [r1, #8]
 8006fbe:	429e      	cmp	r6, r3
 8006fc0:	4682      	mov	sl, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	4690      	mov	r8, r2
 8006fc6:	4699      	mov	r9, r3
 8006fc8:	d837      	bhi.n	800703a <__ssputs_r+0x82>
 8006fca:	898a      	ldrh	r2, [r1, #12]
 8006fcc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fd0:	d031      	beq.n	8007036 <__ssputs_r+0x7e>
 8006fd2:	6825      	ldr	r5, [r4, #0]
 8006fd4:	6909      	ldr	r1, [r1, #16]
 8006fd6:	1a6f      	subs	r7, r5, r1
 8006fd8:	6965      	ldr	r5, [r4, #20]
 8006fda:	2302      	movs	r3, #2
 8006fdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fe0:	fb95 f5f3 	sdiv	r5, r5, r3
 8006fe4:	f109 0301 	add.w	r3, r9, #1
 8006fe8:	443b      	add	r3, r7
 8006fea:	429d      	cmp	r5, r3
 8006fec:	bf38      	it	cc
 8006fee:	461d      	movcc	r5, r3
 8006ff0:	0553      	lsls	r3, r2, #21
 8006ff2:	d530      	bpl.n	8007056 <__ssputs_r+0x9e>
 8006ff4:	4629      	mov	r1, r5
 8006ff6:	f000 fb2b 	bl	8007650 <_malloc_r>
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	b950      	cbnz	r0, 8007014 <__ssputs_r+0x5c>
 8006ffe:	230c      	movs	r3, #12
 8007000:	f8ca 3000 	str.w	r3, [sl]
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800700a:	81a3      	strh	r3, [r4, #12]
 800700c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007014:	463a      	mov	r2, r7
 8007016:	6921      	ldr	r1, [r4, #16]
 8007018:	f000 faa8 	bl	800756c <memcpy>
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007026:	81a3      	strh	r3, [r4, #12]
 8007028:	6126      	str	r6, [r4, #16]
 800702a:	6165      	str	r5, [r4, #20]
 800702c:	443e      	add	r6, r7
 800702e:	1bed      	subs	r5, r5, r7
 8007030:	6026      	str	r6, [r4, #0]
 8007032:	60a5      	str	r5, [r4, #8]
 8007034:	464e      	mov	r6, r9
 8007036:	454e      	cmp	r6, r9
 8007038:	d900      	bls.n	800703c <__ssputs_r+0x84>
 800703a:	464e      	mov	r6, r9
 800703c:	4632      	mov	r2, r6
 800703e:	4641      	mov	r1, r8
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	f000 fa9e 	bl	8007582 <memmove>
 8007046:	68a3      	ldr	r3, [r4, #8]
 8007048:	1b9b      	subs	r3, r3, r6
 800704a:	60a3      	str	r3, [r4, #8]
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	441e      	add	r6, r3
 8007050:	6026      	str	r6, [r4, #0]
 8007052:	2000      	movs	r0, #0
 8007054:	e7dc      	b.n	8007010 <__ssputs_r+0x58>
 8007056:	462a      	mov	r2, r5
 8007058:	f000 fb54 	bl	8007704 <_realloc_r>
 800705c:	4606      	mov	r6, r0
 800705e:	2800      	cmp	r0, #0
 8007060:	d1e2      	bne.n	8007028 <__ssputs_r+0x70>
 8007062:	6921      	ldr	r1, [r4, #16]
 8007064:	4650      	mov	r0, sl
 8007066:	f000 faa5 	bl	80075b4 <_free_r>
 800706a:	e7c8      	b.n	8006ffe <__ssputs_r+0x46>

0800706c <_svfiprintf_r>:
 800706c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007070:	461d      	mov	r5, r3
 8007072:	898b      	ldrh	r3, [r1, #12]
 8007074:	061f      	lsls	r7, r3, #24
 8007076:	b09d      	sub	sp, #116	; 0x74
 8007078:	4680      	mov	r8, r0
 800707a:	460c      	mov	r4, r1
 800707c:	4616      	mov	r6, r2
 800707e:	d50f      	bpl.n	80070a0 <_svfiprintf_r+0x34>
 8007080:	690b      	ldr	r3, [r1, #16]
 8007082:	b96b      	cbnz	r3, 80070a0 <_svfiprintf_r+0x34>
 8007084:	2140      	movs	r1, #64	; 0x40
 8007086:	f000 fae3 	bl	8007650 <_malloc_r>
 800708a:	6020      	str	r0, [r4, #0]
 800708c:	6120      	str	r0, [r4, #16]
 800708e:	b928      	cbnz	r0, 800709c <_svfiprintf_r+0x30>
 8007090:	230c      	movs	r3, #12
 8007092:	f8c8 3000 	str.w	r3, [r8]
 8007096:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800709a:	e0c8      	b.n	800722e <_svfiprintf_r+0x1c2>
 800709c:	2340      	movs	r3, #64	; 0x40
 800709e:	6163      	str	r3, [r4, #20]
 80070a0:	2300      	movs	r3, #0
 80070a2:	9309      	str	r3, [sp, #36]	; 0x24
 80070a4:	2320      	movs	r3, #32
 80070a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070aa:	2330      	movs	r3, #48	; 0x30
 80070ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070b0:	9503      	str	r5, [sp, #12]
 80070b2:	f04f 0b01 	mov.w	fp, #1
 80070b6:	4637      	mov	r7, r6
 80070b8:	463d      	mov	r5, r7
 80070ba:	f815 3b01 	ldrb.w	r3, [r5], #1
 80070be:	b10b      	cbz	r3, 80070c4 <_svfiprintf_r+0x58>
 80070c0:	2b25      	cmp	r3, #37	; 0x25
 80070c2:	d13e      	bne.n	8007142 <_svfiprintf_r+0xd6>
 80070c4:	ebb7 0a06 	subs.w	sl, r7, r6
 80070c8:	d00b      	beq.n	80070e2 <_svfiprintf_r+0x76>
 80070ca:	4653      	mov	r3, sl
 80070cc:	4632      	mov	r2, r6
 80070ce:	4621      	mov	r1, r4
 80070d0:	4640      	mov	r0, r8
 80070d2:	f7ff ff71 	bl	8006fb8 <__ssputs_r>
 80070d6:	3001      	adds	r0, #1
 80070d8:	f000 80a4 	beq.w	8007224 <_svfiprintf_r+0x1b8>
 80070dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070de:	4453      	add	r3, sl
 80070e0:	9309      	str	r3, [sp, #36]	; 0x24
 80070e2:	783b      	ldrb	r3, [r7, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 809d 	beq.w	8007224 <_svfiprintf_r+0x1b8>
 80070ea:	2300      	movs	r3, #0
 80070ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070f4:	9304      	str	r3, [sp, #16]
 80070f6:	9307      	str	r3, [sp, #28]
 80070f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070fc:	931a      	str	r3, [sp, #104]	; 0x68
 80070fe:	462f      	mov	r7, r5
 8007100:	2205      	movs	r2, #5
 8007102:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007106:	4850      	ldr	r0, [pc, #320]	; (8007248 <_svfiprintf_r+0x1dc>)
 8007108:	f7f9 f882 	bl	8000210 <memchr>
 800710c:	9b04      	ldr	r3, [sp, #16]
 800710e:	b9d0      	cbnz	r0, 8007146 <_svfiprintf_r+0xda>
 8007110:	06d9      	lsls	r1, r3, #27
 8007112:	bf44      	itt	mi
 8007114:	2220      	movmi	r2, #32
 8007116:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800711a:	071a      	lsls	r2, r3, #28
 800711c:	bf44      	itt	mi
 800711e:	222b      	movmi	r2, #43	; 0x2b
 8007120:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007124:	782a      	ldrb	r2, [r5, #0]
 8007126:	2a2a      	cmp	r2, #42	; 0x2a
 8007128:	d015      	beq.n	8007156 <_svfiprintf_r+0xea>
 800712a:	9a07      	ldr	r2, [sp, #28]
 800712c:	462f      	mov	r7, r5
 800712e:	2000      	movs	r0, #0
 8007130:	250a      	movs	r5, #10
 8007132:	4639      	mov	r1, r7
 8007134:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007138:	3b30      	subs	r3, #48	; 0x30
 800713a:	2b09      	cmp	r3, #9
 800713c:	d94d      	bls.n	80071da <_svfiprintf_r+0x16e>
 800713e:	b1b8      	cbz	r0, 8007170 <_svfiprintf_r+0x104>
 8007140:	e00f      	b.n	8007162 <_svfiprintf_r+0xf6>
 8007142:	462f      	mov	r7, r5
 8007144:	e7b8      	b.n	80070b8 <_svfiprintf_r+0x4c>
 8007146:	4a40      	ldr	r2, [pc, #256]	; (8007248 <_svfiprintf_r+0x1dc>)
 8007148:	1a80      	subs	r0, r0, r2
 800714a:	fa0b f000 	lsl.w	r0, fp, r0
 800714e:	4318      	orrs	r0, r3
 8007150:	9004      	str	r0, [sp, #16]
 8007152:	463d      	mov	r5, r7
 8007154:	e7d3      	b.n	80070fe <_svfiprintf_r+0x92>
 8007156:	9a03      	ldr	r2, [sp, #12]
 8007158:	1d11      	adds	r1, r2, #4
 800715a:	6812      	ldr	r2, [r2, #0]
 800715c:	9103      	str	r1, [sp, #12]
 800715e:	2a00      	cmp	r2, #0
 8007160:	db01      	blt.n	8007166 <_svfiprintf_r+0xfa>
 8007162:	9207      	str	r2, [sp, #28]
 8007164:	e004      	b.n	8007170 <_svfiprintf_r+0x104>
 8007166:	4252      	negs	r2, r2
 8007168:	f043 0302 	orr.w	r3, r3, #2
 800716c:	9207      	str	r2, [sp, #28]
 800716e:	9304      	str	r3, [sp, #16]
 8007170:	783b      	ldrb	r3, [r7, #0]
 8007172:	2b2e      	cmp	r3, #46	; 0x2e
 8007174:	d10c      	bne.n	8007190 <_svfiprintf_r+0x124>
 8007176:	787b      	ldrb	r3, [r7, #1]
 8007178:	2b2a      	cmp	r3, #42	; 0x2a
 800717a:	d133      	bne.n	80071e4 <_svfiprintf_r+0x178>
 800717c:	9b03      	ldr	r3, [sp, #12]
 800717e:	1d1a      	adds	r2, r3, #4
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	9203      	str	r2, [sp, #12]
 8007184:	2b00      	cmp	r3, #0
 8007186:	bfb8      	it	lt
 8007188:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800718c:	3702      	adds	r7, #2
 800718e:	9305      	str	r3, [sp, #20]
 8007190:	4d2e      	ldr	r5, [pc, #184]	; (800724c <_svfiprintf_r+0x1e0>)
 8007192:	7839      	ldrb	r1, [r7, #0]
 8007194:	2203      	movs	r2, #3
 8007196:	4628      	mov	r0, r5
 8007198:	f7f9 f83a 	bl	8000210 <memchr>
 800719c:	b138      	cbz	r0, 80071ae <_svfiprintf_r+0x142>
 800719e:	2340      	movs	r3, #64	; 0x40
 80071a0:	1b40      	subs	r0, r0, r5
 80071a2:	fa03 f000 	lsl.w	r0, r3, r0
 80071a6:	9b04      	ldr	r3, [sp, #16]
 80071a8:	4303      	orrs	r3, r0
 80071aa:	3701      	adds	r7, #1
 80071ac:	9304      	str	r3, [sp, #16]
 80071ae:	7839      	ldrb	r1, [r7, #0]
 80071b0:	4827      	ldr	r0, [pc, #156]	; (8007250 <_svfiprintf_r+0x1e4>)
 80071b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071b6:	2206      	movs	r2, #6
 80071b8:	1c7e      	adds	r6, r7, #1
 80071ba:	f7f9 f829 	bl	8000210 <memchr>
 80071be:	2800      	cmp	r0, #0
 80071c0:	d038      	beq.n	8007234 <_svfiprintf_r+0x1c8>
 80071c2:	4b24      	ldr	r3, [pc, #144]	; (8007254 <_svfiprintf_r+0x1e8>)
 80071c4:	bb13      	cbnz	r3, 800720c <_svfiprintf_r+0x1a0>
 80071c6:	9b03      	ldr	r3, [sp, #12]
 80071c8:	3307      	adds	r3, #7
 80071ca:	f023 0307 	bic.w	r3, r3, #7
 80071ce:	3308      	adds	r3, #8
 80071d0:	9303      	str	r3, [sp, #12]
 80071d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071d4:	444b      	add	r3, r9
 80071d6:	9309      	str	r3, [sp, #36]	; 0x24
 80071d8:	e76d      	b.n	80070b6 <_svfiprintf_r+0x4a>
 80071da:	fb05 3202 	mla	r2, r5, r2, r3
 80071de:	2001      	movs	r0, #1
 80071e0:	460f      	mov	r7, r1
 80071e2:	e7a6      	b.n	8007132 <_svfiprintf_r+0xc6>
 80071e4:	2300      	movs	r3, #0
 80071e6:	3701      	adds	r7, #1
 80071e8:	9305      	str	r3, [sp, #20]
 80071ea:	4619      	mov	r1, r3
 80071ec:	250a      	movs	r5, #10
 80071ee:	4638      	mov	r0, r7
 80071f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071f4:	3a30      	subs	r2, #48	; 0x30
 80071f6:	2a09      	cmp	r2, #9
 80071f8:	d903      	bls.n	8007202 <_svfiprintf_r+0x196>
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d0c8      	beq.n	8007190 <_svfiprintf_r+0x124>
 80071fe:	9105      	str	r1, [sp, #20]
 8007200:	e7c6      	b.n	8007190 <_svfiprintf_r+0x124>
 8007202:	fb05 2101 	mla	r1, r5, r1, r2
 8007206:	2301      	movs	r3, #1
 8007208:	4607      	mov	r7, r0
 800720a:	e7f0      	b.n	80071ee <_svfiprintf_r+0x182>
 800720c:	ab03      	add	r3, sp, #12
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	4622      	mov	r2, r4
 8007212:	4b11      	ldr	r3, [pc, #68]	; (8007258 <_svfiprintf_r+0x1ec>)
 8007214:	a904      	add	r1, sp, #16
 8007216:	4640      	mov	r0, r8
 8007218:	f3af 8000 	nop.w
 800721c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007220:	4681      	mov	r9, r0
 8007222:	d1d6      	bne.n	80071d2 <_svfiprintf_r+0x166>
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	065b      	lsls	r3, r3, #25
 8007228:	f53f af35 	bmi.w	8007096 <_svfiprintf_r+0x2a>
 800722c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800722e:	b01d      	add	sp, #116	; 0x74
 8007230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007234:	ab03      	add	r3, sp, #12
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	4622      	mov	r2, r4
 800723a:	4b07      	ldr	r3, [pc, #28]	; (8007258 <_svfiprintf_r+0x1ec>)
 800723c:	a904      	add	r1, sp, #16
 800723e:	4640      	mov	r0, r8
 8007240:	f000 f882 	bl	8007348 <_printf_i>
 8007244:	e7ea      	b.n	800721c <_svfiprintf_r+0x1b0>
 8007246:	bf00      	nop
 8007248:	08007820 	.word	0x08007820
 800724c:	08007826 	.word	0x08007826
 8007250:	0800782a 	.word	0x0800782a
 8007254:	00000000 	.word	0x00000000
 8007258:	08006fb9 	.word	0x08006fb9

0800725c <_printf_common>:
 800725c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007260:	4691      	mov	r9, r2
 8007262:	461f      	mov	r7, r3
 8007264:	688a      	ldr	r2, [r1, #8]
 8007266:	690b      	ldr	r3, [r1, #16]
 8007268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800726c:	4293      	cmp	r3, r2
 800726e:	bfb8      	it	lt
 8007270:	4613      	movlt	r3, r2
 8007272:	f8c9 3000 	str.w	r3, [r9]
 8007276:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800727a:	4606      	mov	r6, r0
 800727c:	460c      	mov	r4, r1
 800727e:	b112      	cbz	r2, 8007286 <_printf_common+0x2a>
 8007280:	3301      	adds	r3, #1
 8007282:	f8c9 3000 	str.w	r3, [r9]
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	0699      	lsls	r1, r3, #26
 800728a:	bf42      	ittt	mi
 800728c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007290:	3302      	addmi	r3, #2
 8007292:	f8c9 3000 	strmi.w	r3, [r9]
 8007296:	6825      	ldr	r5, [r4, #0]
 8007298:	f015 0506 	ands.w	r5, r5, #6
 800729c:	d107      	bne.n	80072ae <_printf_common+0x52>
 800729e:	f104 0a19 	add.w	sl, r4, #25
 80072a2:	68e3      	ldr	r3, [r4, #12]
 80072a4:	f8d9 2000 	ldr.w	r2, [r9]
 80072a8:	1a9b      	subs	r3, r3, r2
 80072aa:	42ab      	cmp	r3, r5
 80072ac:	dc28      	bgt.n	8007300 <_printf_common+0xa4>
 80072ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80072b2:	6822      	ldr	r2, [r4, #0]
 80072b4:	3300      	adds	r3, #0
 80072b6:	bf18      	it	ne
 80072b8:	2301      	movne	r3, #1
 80072ba:	0692      	lsls	r2, r2, #26
 80072bc:	d42d      	bmi.n	800731a <_printf_common+0xbe>
 80072be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072c2:	4639      	mov	r1, r7
 80072c4:	4630      	mov	r0, r6
 80072c6:	47c0      	blx	r8
 80072c8:	3001      	adds	r0, #1
 80072ca:	d020      	beq.n	800730e <_printf_common+0xb2>
 80072cc:	6823      	ldr	r3, [r4, #0]
 80072ce:	68e5      	ldr	r5, [r4, #12]
 80072d0:	f8d9 2000 	ldr.w	r2, [r9]
 80072d4:	f003 0306 	and.w	r3, r3, #6
 80072d8:	2b04      	cmp	r3, #4
 80072da:	bf08      	it	eq
 80072dc:	1aad      	subeq	r5, r5, r2
 80072de:	68a3      	ldr	r3, [r4, #8]
 80072e0:	6922      	ldr	r2, [r4, #16]
 80072e2:	bf0c      	ite	eq
 80072e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072e8:	2500      	movne	r5, #0
 80072ea:	4293      	cmp	r3, r2
 80072ec:	bfc4      	itt	gt
 80072ee:	1a9b      	subgt	r3, r3, r2
 80072f0:	18ed      	addgt	r5, r5, r3
 80072f2:	f04f 0900 	mov.w	r9, #0
 80072f6:	341a      	adds	r4, #26
 80072f8:	454d      	cmp	r5, r9
 80072fa:	d11a      	bne.n	8007332 <_printf_common+0xd6>
 80072fc:	2000      	movs	r0, #0
 80072fe:	e008      	b.n	8007312 <_printf_common+0xb6>
 8007300:	2301      	movs	r3, #1
 8007302:	4652      	mov	r2, sl
 8007304:	4639      	mov	r1, r7
 8007306:	4630      	mov	r0, r6
 8007308:	47c0      	blx	r8
 800730a:	3001      	adds	r0, #1
 800730c:	d103      	bne.n	8007316 <_printf_common+0xba>
 800730e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007316:	3501      	adds	r5, #1
 8007318:	e7c3      	b.n	80072a2 <_printf_common+0x46>
 800731a:	18e1      	adds	r1, r4, r3
 800731c:	1c5a      	adds	r2, r3, #1
 800731e:	2030      	movs	r0, #48	; 0x30
 8007320:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007324:	4422      	add	r2, r4
 8007326:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800732a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800732e:	3302      	adds	r3, #2
 8007330:	e7c5      	b.n	80072be <_printf_common+0x62>
 8007332:	2301      	movs	r3, #1
 8007334:	4622      	mov	r2, r4
 8007336:	4639      	mov	r1, r7
 8007338:	4630      	mov	r0, r6
 800733a:	47c0      	blx	r8
 800733c:	3001      	adds	r0, #1
 800733e:	d0e6      	beq.n	800730e <_printf_common+0xb2>
 8007340:	f109 0901 	add.w	r9, r9, #1
 8007344:	e7d8      	b.n	80072f8 <_printf_common+0x9c>
	...

08007348 <_printf_i>:
 8007348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800734c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007350:	460c      	mov	r4, r1
 8007352:	7e09      	ldrb	r1, [r1, #24]
 8007354:	b085      	sub	sp, #20
 8007356:	296e      	cmp	r1, #110	; 0x6e
 8007358:	4617      	mov	r7, r2
 800735a:	4606      	mov	r6, r0
 800735c:	4698      	mov	r8, r3
 800735e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007360:	f000 80b3 	beq.w	80074ca <_printf_i+0x182>
 8007364:	d822      	bhi.n	80073ac <_printf_i+0x64>
 8007366:	2963      	cmp	r1, #99	; 0x63
 8007368:	d036      	beq.n	80073d8 <_printf_i+0x90>
 800736a:	d80a      	bhi.n	8007382 <_printf_i+0x3a>
 800736c:	2900      	cmp	r1, #0
 800736e:	f000 80b9 	beq.w	80074e4 <_printf_i+0x19c>
 8007372:	2958      	cmp	r1, #88	; 0x58
 8007374:	f000 8083 	beq.w	800747e <_printf_i+0x136>
 8007378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800737c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007380:	e032      	b.n	80073e8 <_printf_i+0xa0>
 8007382:	2964      	cmp	r1, #100	; 0x64
 8007384:	d001      	beq.n	800738a <_printf_i+0x42>
 8007386:	2969      	cmp	r1, #105	; 0x69
 8007388:	d1f6      	bne.n	8007378 <_printf_i+0x30>
 800738a:	6820      	ldr	r0, [r4, #0]
 800738c:	6813      	ldr	r3, [r2, #0]
 800738e:	0605      	lsls	r5, r0, #24
 8007390:	f103 0104 	add.w	r1, r3, #4
 8007394:	d52a      	bpl.n	80073ec <_printf_i+0xa4>
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6011      	str	r1, [r2, #0]
 800739a:	2b00      	cmp	r3, #0
 800739c:	da03      	bge.n	80073a6 <_printf_i+0x5e>
 800739e:	222d      	movs	r2, #45	; 0x2d
 80073a0:	425b      	negs	r3, r3
 80073a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80073a6:	486f      	ldr	r0, [pc, #444]	; (8007564 <_printf_i+0x21c>)
 80073a8:	220a      	movs	r2, #10
 80073aa:	e039      	b.n	8007420 <_printf_i+0xd8>
 80073ac:	2973      	cmp	r1, #115	; 0x73
 80073ae:	f000 809d 	beq.w	80074ec <_printf_i+0x1a4>
 80073b2:	d808      	bhi.n	80073c6 <_printf_i+0x7e>
 80073b4:	296f      	cmp	r1, #111	; 0x6f
 80073b6:	d020      	beq.n	80073fa <_printf_i+0xb2>
 80073b8:	2970      	cmp	r1, #112	; 0x70
 80073ba:	d1dd      	bne.n	8007378 <_printf_i+0x30>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	f043 0320 	orr.w	r3, r3, #32
 80073c2:	6023      	str	r3, [r4, #0]
 80073c4:	e003      	b.n	80073ce <_printf_i+0x86>
 80073c6:	2975      	cmp	r1, #117	; 0x75
 80073c8:	d017      	beq.n	80073fa <_printf_i+0xb2>
 80073ca:	2978      	cmp	r1, #120	; 0x78
 80073cc:	d1d4      	bne.n	8007378 <_printf_i+0x30>
 80073ce:	2378      	movs	r3, #120	; 0x78
 80073d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073d4:	4864      	ldr	r0, [pc, #400]	; (8007568 <_printf_i+0x220>)
 80073d6:	e055      	b.n	8007484 <_printf_i+0x13c>
 80073d8:	6813      	ldr	r3, [r2, #0]
 80073da:	1d19      	adds	r1, r3, #4
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6011      	str	r1, [r2, #0]
 80073e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073e8:	2301      	movs	r3, #1
 80073ea:	e08c      	b.n	8007506 <_printf_i+0x1be>
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6011      	str	r1, [r2, #0]
 80073f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073f4:	bf18      	it	ne
 80073f6:	b21b      	sxthne	r3, r3
 80073f8:	e7cf      	b.n	800739a <_printf_i+0x52>
 80073fa:	6813      	ldr	r3, [r2, #0]
 80073fc:	6825      	ldr	r5, [r4, #0]
 80073fe:	1d18      	adds	r0, r3, #4
 8007400:	6010      	str	r0, [r2, #0]
 8007402:	0628      	lsls	r0, r5, #24
 8007404:	d501      	bpl.n	800740a <_printf_i+0xc2>
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	e002      	b.n	8007410 <_printf_i+0xc8>
 800740a:	0668      	lsls	r0, r5, #25
 800740c:	d5fb      	bpl.n	8007406 <_printf_i+0xbe>
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	4854      	ldr	r0, [pc, #336]	; (8007564 <_printf_i+0x21c>)
 8007412:	296f      	cmp	r1, #111	; 0x6f
 8007414:	bf14      	ite	ne
 8007416:	220a      	movne	r2, #10
 8007418:	2208      	moveq	r2, #8
 800741a:	2100      	movs	r1, #0
 800741c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007420:	6865      	ldr	r5, [r4, #4]
 8007422:	60a5      	str	r5, [r4, #8]
 8007424:	2d00      	cmp	r5, #0
 8007426:	f2c0 8095 	blt.w	8007554 <_printf_i+0x20c>
 800742a:	6821      	ldr	r1, [r4, #0]
 800742c:	f021 0104 	bic.w	r1, r1, #4
 8007430:	6021      	str	r1, [r4, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d13d      	bne.n	80074b2 <_printf_i+0x16a>
 8007436:	2d00      	cmp	r5, #0
 8007438:	f040 808e 	bne.w	8007558 <_printf_i+0x210>
 800743c:	4665      	mov	r5, ip
 800743e:	2a08      	cmp	r2, #8
 8007440:	d10b      	bne.n	800745a <_printf_i+0x112>
 8007442:	6823      	ldr	r3, [r4, #0]
 8007444:	07db      	lsls	r3, r3, #31
 8007446:	d508      	bpl.n	800745a <_printf_i+0x112>
 8007448:	6923      	ldr	r3, [r4, #16]
 800744a:	6862      	ldr	r2, [r4, #4]
 800744c:	429a      	cmp	r2, r3
 800744e:	bfde      	ittt	le
 8007450:	2330      	movle	r3, #48	; 0x30
 8007452:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007456:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800745a:	ebac 0305 	sub.w	r3, ip, r5
 800745e:	6123      	str	r3, [r4, #16]
 8007460:	f8cd 8000 	str.w	r8, [sp]
 8007464:	463b      	mov	r3, r7
 8007466:	aa03      	add	r2, sp, #12
 8007468:	4621      	mov	r1, r4
 800746a:	4630      	mov	r0, r6
 800746c:	f7ff fef6 	bl	800725c <_printf_common>
 8007470:	3001      	adds	r0, #1
 8007472:	d14d      	bne.n	8007510 <_printf_i+0x1c8>
 8007474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007478:	b005      	add	sp, #20
 800747a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800747e:	4839      	ldr	r0, [pc, #228]	; (8007564 <_printf_i+0x21c>)
 8007480:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007484:	6813      	ldr	r3, [r2, #0]
 8007486:	6821      	ldr	r1, [r4, #0]
 8007488:	1d1d      	adds	r5, r3, #4
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6015      	str	r5, [r2, #0]
 800748e:	060a      	lsls	r2, r1, #24
 8007490:	d50b      	bpl.n	80074aa <_printf_i+0x162>
 8007492:	07ca      	lsls	r2, r1, #31
 8007494:	bf44      	itt	mi
 8007496:	f041 0120 	orrmi.w	r1, r1, #32
 800749a:	6021      	strmi	r1, [r4, #0]
 800749c:	b91b      	cbnz	r3, 80074a6 <_printf_i+0x15e>
 800749e:	6822      	ldr	r2, [r4, #0]
 80074a0:	f022 0220 	bic.w	r2, r2, #32
 80074a4:	6022      	str	r2, [r4, #0]
 80074a6:	2210      	movs	r2, #16
 80074a8:	e7b7      	b.n	800741a <_printf_i+0xd2>
 80074aa:	064d      	lsls	r5, r1, #25
 80074ac:	bf48      	it	mi
 80074ae:	b29b      	uxthmi	r3, r3
 80074b0:	e7ef      	b.n	8007492 <_printf_i+0x14a>
 80074b2:	4665      	mov	r5, ip
 80074b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80074b8:	fb02 3311 	mls	r3, r2, r1, r3
 80074bc:	5cc3      	ldrb	r3, [r0, r3]
 80074be:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80074c2:	460b      	mov	r3, r1
 80074c4:	2900      	cmp	r1, #0
 80074c6:	d1f5      	bne.n	80074b4 <_printf_i+0x16c>
 80074c8:	e7b9      	b.n	800743e <_printf_i+0xf6>
 80074ca:	6813      	ldr	r3, [r2, #0]
 80074cc:	6825      	ldr	r5, [r4, #0]
 80074ce:	6961      	ldr	r1, [r4, #20]
 80074d0:	1d18      	adds	r0, r3, #4
 80074d2:	6010      	str	r0, [r2, #0]
 80074d4:	0628      	lsls	r0, r5, #24
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	d501      	bpl.n	80074de <_printf_i+0x196>
 80074da:	6019      	str	r1, [r3, #0]
 80074dc:	e002      	b.n	80074e4 <_printf_i+0x19c>
 80074de:	066a      	lsls	r2, r5, #25
 80074e0:	d5fb      	bpl.n	80074da <_printf_i+0x192>
 80074e2:	8019      	strh	r1, [r3, #0]
 80074e4:	2300      	movs	r3, #0
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	4665      	mov	r5, ip
 80074ea:	e7b9      	b.n	8007460 <_printf_i+0x118>
 80074ec:	6813      	ldr	r3, [r2, #0]
 80074ee:	1d19      	adds	r1, r3, #4
 80074f0:	6011      	str	r1, [r2, #0]
 80074f2:	681d      	ldr	r5, [r3, #0]
 80074f4:	6862      	ldr	r2, [r4, #4]
 80074f6:	2100      	movs	r1, #0
 80074f8:	4628      	mov	r0, r5
 80074fa:	f7f8 fe89 	bl	8000210 <memchr>
 80074fe:	b108      	cbz	r0, 8007504 <_printf_i+0x1bc>
 8007500:	1b40      	subs	r0, r0, r5
 8007502:	6060      	str	r0, [r4, #4]
 8007504:	6863      	ldr	r3, [r4, #4]
 8007506:	6123      	str	r3, [r4, #16]
 8007508:	2300      	movs	r3, #0
 800750a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800750e:	e7a7      	b.n	8007460 <_printf_i+0x118>
 8007510:	6923      	ldr	r3, [r4, #16]
 8007512:	462a      	mov	r2, r5
 8007514:	4639      	mov	r1, r7
 8007516:	4630      	mov	r0, r6
 8007518:	47c0      	blx	r8
 800751a:	3001      	adds	r0, #1
 800751c:	d0aa      	beq.n	8007474 <_printf_i+0x12c>
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	079b      	lsls	r3, r3, #30
 8007522:	d413      	bmi.n	800754c <_printf_i+0x204>
 8007524:	68e0      	ldr	r0, [r4, #12]
 8007526:	9b03      	ldr	r3, [sp, #12]
 8007528:	4298      	cmp	r0, r3
 800752a:	bfb8      	it	lt
 800752c:	4618      	movlt	r0, r3
 800752e:	e7a3      	b.n	8007478 <_printf_i+0x130>
 8007530:	2301      	movs	r3, #1
 8007532:	464a      	mov	r2, r9
 8007534:	4639      	mov	r1, r7
 8007536:	4630      	mov	r0, r6
 8007538:	47c0      	blx	r8
 800753a:	3001      	adds	r0, #1
 800753c:	d09a      	beq.n	8007474 <_printf_i+0x12c>
 800753e:	3501      	adds	r5, #1
 8007540:	68e3      	ldr	r3, [r4, #12]
 8007542:	9a03      	ldr	r2, [sp, #12]
 8007544:	1a9b      	subs	r3, r3, r2
 8007546:	42ab      	cmp	r3, r5
 8007548:	dcf2      	bgt.n	8007530 <_printf_i+0x1e8>
 800754a:	e7eb      	b.n	8007524 <_printf_i+0x1dc>
 800754c:	2500      	movs	r5, #0
 800754e:	f104 0919 	add.w	r9, r4, #25
 8007552:	e7f5      	b.n	8007540 <_printf_i+0x1f8>
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1ac      	bne.n	80074b2 <_printf_i+0x16a>
 8007558:	7803      	ldrb	r3, [r0, #0]
 800755a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800755e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007562:	e76c      	b.n	800743e <_printf_i+0xf6>
 8007564:	08007831 	.word	0x08007831
 8007568:	08007842 	.word	0x08007842

0800756c <memcpy>:
 800756c:	b510      	push	{r4, lr}
 800756e:	1e43      	subs	r3, r0, #1
 8007570:	440a      	add	r2, r1
 8007572:	4291      	cmp	r1, r2
 8007574:	d100      	bne.n	8007578 <memcpy+0xc>
 8007576:	bd10      	pop	{r4, pc}
 8007578:	f811 4b01 	ldrb.w	r4, [r1], #1
 800757c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007580:	e7f7      	b.n	8007572 <memcpy+0x6>

08007582 <memmove>:
 8007582:	4288      	cmp	r0, r1
 8007584:	b510      	push	{r4, lr}
 8007586:	eb01 0302 	add.w	r3, r1, r2
 800758a:	d807      	bhi.n	800759c <memmove+0x1a>
 800758c:	1e42      	subs	r2, r0, #1
 800758e:	4299      	cmp	r1, r3
 8007590:	d00a      	beq.n	80075a8 <memmove+0x26>
 8007592:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007596:	f802 4f01 	strb.w	r4, [r2, #1]!
 800759a:	e7f8      	b.n	800758e <memmove+0xc>
 800759c:	4283      	cmp	r3, r0
 800759e:	d9f5      	bls.n	800758c <memmove+0xa>
 80075a0:	1881      	adds	r1, r0, r2
 80075a2:	1ad2      	subs	r2, r2, r3
 80075a4:	42d3      	cmn	r3, r2
 80075a6:	d100      	bne.n	80075aa <memmove+0x28>
 80075a8:	bd10      	pop	{r4, pc}
 80075aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80075b2:	e7f7      	b.n	80075a4 <memmove+0x22>

080075b4 <_free_r>:
 80075b4:	b538      	push	{r3, r4, r5, lr}
 80075b6:	4605      	mov	r5, r0
 80075b8:	2900      	cmp	r1, #0
 80075ba:	d045      	beq.n	8007648 <_free_r+0x94>
 80075bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075c0:	1f0c      	subs	r4, r1, #4
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	bfb8      	it	lt
 80075c6:	18e4      	addlt	r4, r4, r3
 80075c8:	f000 f8d2 	bl	8007770 <__malloc_lock>
 80075cc:	4a1f      	ldr	r2, [pc, #124]	; (800764c <_free_r+0x98>)
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	4610      	mov	r0, r2
 80075d2:	b933      	cbnz	r3, 80075e2 <_free_r+0x2e>
 80075d4:	6063      	str	r3, [r4, #4]
 80075d6:	6014      	str	r4, [r2, #0]
 80075d8:	4628      	mov	r0, r5
 80075da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075de:	f000 b8c8 	b.w	8007772 <__malloc_unlock>
 80075e2:	42a3      	cmp	r3, r4
 80075e4:	d90c      	bls.n	8007600 <_free_r+0x4c>
 80075e6:	6821      	ldr	r1, [r4, #0]
 80075e8:	1862      	adds	r2, r4, r1
 80075ea:	4293      	cmp	r3, r2
 80075ec:	bf04      	itt	eq
 80075ee:	681a      	ldreq	r2, [r3, #0]
 80075f0:	685b      	ldreq	r3, [r3, #4]
 80075f2:	6063      	str	r3, [r4, #4]
 80075f4:	bf04      	itt	eq
 80075f6:	1852      	addeq	r2, r2, r1
 80075f8:	6022      	streq	r2, [r4, #0]
 80075fa:	6004      	str	r4, [r0, #0]
 80075fc:	e7ec      	b.n	80075d8 <_free_r+0x24>
 80075fe:	4613      	mov	r3, r2
 8007600:	685a      	ldr	r2, [r3, #4]
 8007602:	b10a      	cbz	r2, 8007608 <_free_r+0x54>
 8007604:	42a2      	cmp	r2, r4
 8007606:	d9fa      	bls.n	80075fe <_free_r+0x4a>
 8007608:	6819      	ldr	r1, [r3, #0]
 800760a:	1858      	adds	r0, r3, r1
 800760c:	42a0      	cmp	r0, r4
 800760e:	d10b      	bne.n	8007628 <_free_r+0x74>
 8007610:	6820      	ldr	r0, [r4, #0]
 8007612:	4401      	add	r1, r0
 8007614:	1858      	adds	r0, r3, r1
 8007616:	4282      	cmp	r2, r0
 8007618:	6019      	str	r1, [r3, #0]
 800761a:	d1dd      	bne.n	80075d8 <_free_r+0x24>
 800761c:	6810      	ldr	r0, [r2, #0]
 800761e:	6852      	ldr	r2, [r2, #4]
 8007620:	605a      	str	r2, [r3, #4]
 8007622:	4401      	add	r1, r0
 8007624:	6019      	str	r1, [r3, #0]
 8007626:	e7d7      	b.n	80075d8 <_free_r+0x24>
 8007628:	d902      	bls.n	8007630 <_free_r+0x7c>
 800762a:	230c      	movs	r3, #12
 800762c:	602b      	str	r3, [r5, #0]
 800762e:	e7d3      	b.n	80075d8 <_free_r+0x24>
 8007630:	6820      	ldr	r0, [r4, #0]
 8007632:	1821      	adds	r1, r4, r0
 8007634:	428a      	cmp	r2, r1
 8007636:	bf04      	itt	eq
 8007638:	6811      	ldreq	r1, [r2, #0]
 800763a:	6852      	ldreq	r2, [r2, #4]
 800763c:	6062      	str	r2, [r4, #4]
 800763e:	bf04      	itt	eq
 8007640:	1809      	addeq	r1, r1, r0
 8007642:	6021      	streq	r1, [r4, #0]
 8007644:	605c      	str	r4, [r3, #4]
 8007646:	e7c7      	b.n	80075d8 <_free_r+0x24>
 8007648:	bd38      	pop	{r3, r4, r5, pc}
 800764a:	bf00      	nop
 800764c:	2000010c 	.word	0x2000010c

08007650 <_malloc_r>:
 8007650:	b570      	push	{r4, r5, r6, lr}
 8007652:	1ccd      	adds	r5, r1, #3
 8007654:	f025 0503 	bic.w	r5, r5, #3
 8007658:	3508      	adds	r5, #8
 800765a:	2d0c      	cmp	r5, #12
 800765c:	bf38      	it	cc
 800765e:	250c      	movcc	r5, #12
 8007660:	2d00      	cmp	r5, #0
 8007662:	4606      	mov	r6, r0
 8007664:	db01      	blt.n	800766a <_malloc_r+0x1a>
 8007666:	42a9      	cmp	r1, r5
 8007668:	d903      	bls.n	8007672 <_malloc_r+0x22>
 800766a:	230c      	movs	r3, #12
 800766c:	6033      	str	r3, [r6, #0]
 800766e:	2000      	movs	r0, #0
 8007670:	bd70      	pop	{r4, r5, r6, pc}
 8007672:	f000 f87d 	bl	8007770 <__malloc_lock>
 8007676:	4a21      	ldr	r2, [pc, #132]	; (80076fc <_malloc_r+0xac>)
 8007678:	6814      	ldr	r4, [r2, #0]
 800767a:	4621      	mov	r1, r4
 800767c:	b991      	cbnz	r1, 80076a4 <_malloc_r+0x54>
 800767e:	4c20      	ldr	r4, [pc, #128]	; (8007700 <_malloc_r+0xb0>)
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	b91b      	cbnz	r3, 800768c <_malloc_r+0x3c>
 8007684:	4630      	mov	r0, r6
 8007686:	f000 f863 	bl	8007750 <_sbrk_r>
 800768a:	6020      	str	r0, [r4, #0]
 800768c:	4629      	mov	r1, r5
 800768e:	4630      	mov	r0, r6
 8007690:	f000 f85e 	bl	8007750 <_sbrk_r>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	d124      	bne.n	80076e2 <_malloc_r+0x92>
 8007698:	230c      	movs	r3, #12
 800769a:	6033      	str	r3, [r6, #0]
 800769c:	4630      	mov	r0, r6
 800769e:	f000 f868 	bl	8007772 <__malloc_unlock>
 80076a2:	e7e4      	b.n	800766e <_malloc_r+0x1e>
 80076a4:	680b      	ldr	r3, [r1, #0]
 80076a6:	1b5b      	subs	r3, r3, r5
 80076a8:	d418      	bmi.n	80076dc <_malloc_r+0x8c>
 80076aa:	2b0b      	cmp	r3, #11
 80076ac:	d90f      	bls.n	80076ce <_malloc_r+0x7e>
 80076ae:	600b      	str	r3, [r1, #0]
 80076b0:	50cd      	str	r5, [r1, r3]
 80076b2:	18cc      	adds	r4, r1, r3
 80076b4:	4630      	mov	r0, r6
 80076b6:	f000 f85c 	bl	8007772 <__malloc_unlock>
 80076ba:	f104 000b 	add.w	r0, r4, #11
 80076be:	1d23      	adds	r3, r4, #4
 80076c0:	f020 0007 	bic.w	r0, r0, #7
 80076c4:	1ac3      	subs	r3, r0, r3
 80076c6:	d0d3      	beq.n	8007670 <_malloc_r+0x20>
 80076c8:	425a      	negs	r2, r3
 80076ca:	50e2      	str	r2, [r4, r3]
 80076cc:	e7d0      	b.n	8007670 <_malloc_r+0x20>
 80076ce:	428c      	cmp	r4, r1
 80076d0:	684b      	ldr	r3, [r1, #4]
 80076d2:	bf16      	itet	ne
 80076d4:	6063      	strne	r3, [r4, #4]
 80076d6:	6013      	streq	r3, [r2, #0]
 80076d8:	460c      	movne	r4, r1
 80076da:	e7eb      	b.n	80076b4 <_malloc_r+0x64>
 80076dc:	460c      	mov	r4, r1
 80076de:	6849      	ldr	r1, [r1, #4]
 80076e0:	e7cc      	b.n	800767c <_malloc_r+0x2c>
 80076e2:	1cc4      	adds	r4, r0, #3
 80076e4:	f024 0403 	bic.w	r4, r4, #3
 80076e8:	42a0      	cmp	r0, r4
 80076ea:	d005      	beq.n	80076f8 <_malloc_r+0xa8>
 80076ec:	1a21      	subs	r1, r4, r0
 80076ee:	4630      	mov	r0, r6
 80076f0:	f000 f82e 	bl	8007750 <_sbrk_r>
 80076f4:	3001      	adds	r0, #1
 80076f6:	d0cf      	beq.n	8007698 <_malloc_r+0x48>
 80076f8:	6025      	str	r5, [r4, #0]
 80076fa:	e7db      	b.n	80076b4 <_malloc_r+0x64>
 80076fc:	2000010c 	.word	0x2000010c
 8007700:	20000110 	.word	0x20000110

08007704 <_realloc_r>:
 8007704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007706:	4607      	mov	r7, r0
 8007708:	4614      	mov	r4, r2
 800770a:	460e      	mov	r6, r1
 800770c:	b921      	cbnz	r1, 8007718 <_realloc_r+0x14>
 800770e:	4611      	mov	r1, r2
 8007710:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007714:	f7ff bf9c 	b.w	8007650 <_malloc_r>
 8007718:	b922      	cbnz	r2, 8007724 <_realloc_r+0x20>
 800771a:	f7ff ff4b 	bl	80075b4 <_free_r>
 800771e:	4625      	mov	r5, r4
 8007720:	4628      	mov	r0, r5
 8007722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007724:	f000 f826 	bl	8007774 <_malloc_usable_size_r>
 8007728:	42a0      	cmp	r0, r4
 800772a:	d20f      	bcs.n	800774c <_realloc_r+0x48>
 800772c:	4621      	mov	r1, r4
 800772e:	4638      	mov	r0, r7
 8007730:	f7ff ff8e 	bl	8007650 <_malloc_r>
 8007734:	4605      	mov	r5, r0
 8007736:	2800      	cmp	r0, #0
 8007738:	d0f2      	beq.n	8007720 <_realloc_r+0x1c>
 800773a:	4631      	mov	r1, r6
 800773c:	4622      	mov	r2, r4
 800773e:	f7ff ff15 	bl	800756c <memcpy>
 8007742:	4631      	mov	r1, r6
 8007744:	4638      	mov	r0, r7
 8007746:	f7ff ff35 	bl	80075b4 <_free_r>
 800774a:	e7e9      	b.n	8007720 <_realloc_r+0x1c>
 800774c:	4635      	mov	r5, r6
 800774e:	e7e7      	b.n	8007720 <_realloc_r+0x1c>

08007750 <_sbrk_r>:
 8007750:	b538      	push	{r3, r4, r5, lr}
 8007752:	4c06      	ldr	r4, [pc, #24]	; (800776c <_sbrk_r+0x1c>)
 8007754:	2300      	movs	r3, #0
 8007756:	4605      	mov	r5, r0
 8007758:	4608      	mov	r0, r1
 800775a:	6023      	str	r3, [r4, #0]
 800775c:	f7fb fa96 	bl	8002c8c <_sbrk>
 8007760:	1c43      	adds	r3, r0, #1
 8007762:	d102      	bne.n	800776a <_sbrk_r+0x1a>
 8007764:	6823      	ldr	r3, [r4, #0]
 8007766:	b103      	cbz	r3, 800776a <_sbrk_r+0x1a>
 8007768:	602b      	str	r3, [r5, #0]
 800776a:	bd38      	pop	{r3, r4, r5, pc}
 800776c:	200014d8 	.word	0x200014d8

08007770 <__malloc_lock>:
 8007770:	4770      	bx	lr

08007772 <__malloc_unlock>:
 8007772:	4770      	bx	lr

08007774 <_malloc_usable_size_r>:
 8007774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007778:	1f18      	subs	r0, r3, #4
 800777a:	2b00      	cmp	r3, #0
 800777c:	bfbc      	itt	lt
 800777e:	580b      	ldrlt	r3, [r1, r0]
 8007780:	18c0      	addlt	r0, r0, r3
 8007782:	4770      	bx	lr

08007784 <_init>:
 8007784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007786:	bf00      	nop
 8007788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800778a:	bc08      	pop	{r3}
 800778c:	469e      	mov	lr, r3
 800778e:	4770      	bx	lr

08007790 <_fini>:
 8007790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007792:	bf00      	nop
 8007794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007796:	bc08      	pop	{r3}
 8007798:	469e      	mov	lr, r3
 800779a:	4770      	bx	lr
