   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_i2c.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	I2C_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	I2C_DeInit:
  24              	.LFB29:
  25              		.file 1 "../stm32_lib/src/stm32f10x_i2c.c"
   1:../stm32_lib/src/stm32f10x_i2c.c **** /**
   2:../stm32_lib/src/stm32f10x_i2c.c ****   ******************************************************************************
   3:../stm32_lib/src/stm32f10x_i2c.c ****   * @file    stm32f10x_i2c.c
   4:../stm32_lib/src/stm32f10x_i2c.c ****   * @author  MCD Application Team
   5:../stm32_lib/src/stm32f10x_i2c.c ****   * @version V3.3.0
   6:../stm32_lib/src/stm32f10x_i2c.c ****   * @date    04/16/2010
   7:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief   This file provides all the I2C firmware functions.
   8:../stm32_lib/src/stm32f10x_i2c.c ****   ******************************************************************************
   9:../stm32_lib/src/stm32f10x_i2c.c ****   * @copy
  10:../stm32_lib/src/stm32f10x_i2c.c ****   *
  11:../stm32_lib/src/stm32f10x_i2c.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../stm32_lib/src/stm32f10x_i2c.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../stm32_lib/src/stm32f10x_i2c.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../stm32_lib/src/stm32f10x_i2c.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../stm32_lib/src/stm32f10x_i2c.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../stm32_lib/src/stm32f10x_i2c.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../stm32_lib/src/stm32f10x_i2c.c ****   *
  18:../stm32_lib/src/stm32f10x_i2c.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../stm32_lib/src/stm32f10x_i2c.c ****   */ 
  20:../stm32_lib/src/stm32f10x_i2c.c **** 
  21:../stm32_lib/src/stm32f10x_i2c.c **** /* Includes ------------------------------------------------------------------*/
  22:../stm32_lib/src/stm32f10x_i2c.c **** #include "stm32f10x_i2c.h"
  23:../stm32_lib/src/stm32f10x_i2c.c **** #include "stm32f10x_rcc.h"
  24:../stm32_lib/src/stm32f10x_i2c.c **** 
  25:../stm32_lib/src/stm32f10x_i2c.c **** 
  26:../stm32_lib/src/stm32f10x_i2c.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
  28:../stm32_lib/src/stm32f10x_i2c.c ****   */
  29:../stm32_lib/src/stm32f10x_i2c.c **** 
  30:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C 
  31:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief I2C driver modules
  32:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
  33:../stm32_lib/src/stm32f10x_i2c.c ****   */ 
  34:../stm32_lib/src/stm32f10x_i2c.c **** 
  35:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_TypesDefinitions
  36:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
  37:../stm32_lib/src/stm32f10x_i2c.c ****   */
  38:../stm32_lib/src/stm32f10x_i2c.c **** 
  39:../stm32_lib/src/stm32f10x_i2c.c **** /**
  40:../stm32_lib/src/stm32f10x_i2c.c ****   * @}
  41:../stm32_lib/src/stm32f10x_i2c.c ****   */
  42:../stm32_lib/src/stm32f10x_i2c.c **** 
  43:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Defines
  44:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
  45:../stm32_lib/src/stm32f10x_i2c.c ****   */
  46:../stm32_lib/src/stm32f10x_i2c.c **** 
  47:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C SPE mask */
  48:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_PE_Set              ((uint16_t)0x0001)
  49:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_PE_Reset            ((uint16_t)0xFFFE)
  50:../stm32_lib/src/stm32f10x_i2c.c **** 
  51:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C START mask */
  52:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_START_Set           ((uint16_t)0x0100)
  53:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_START_Reset         ((uint16_t)0xFEFF)
  54:../stm32_lib/src/stm32f10x_i2c.c **** 
  55:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C STOP mask */
  56:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_STOP_Set            ((uint16_t)0x0200)
  57:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_STOP_Reset          ((uint16_t)0xFDFF)
  58:../stm32_lib/src/stm32f10x_i2c.c **** 
  59:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ACK mask */
  60:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ACK_Set             ((uint16_t)0x0400)
  61:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ACK_Reset           ((uint16_t)0xFBFF)
  62:../stm32_lib/src/stm32f10x_i2c.c **** 
  63:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ENGC mask */
  64:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENGC_Set            ((uint16_t)0x0040)
  65:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENGC_Reset          ((uint16_t)0xFFBF)
  66:../stm32_lib/src/stm32f10x_i2c.c **** 
  67:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C SWRST mask */
  68:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_SWRST_Set           ((uint16_t)0x8000)
  69:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_SWRST_Reset         ((uint16_t)0x7FFF)
  70:../stm32_lib/src/stm32f10x_i2c.c **** 
  71:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C PEC mask */
  72:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_PEC_Set             ((uint16_t)0x1000)
  73:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_PEC_Reset           ((uint16_t)0xEFFF)
  74:../stm32_lib/src/stm32f10x_i2c.c **** 
  75:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ENPEC mask */
  76:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENPEC_Set           ((uint16_t)0x0020)
  77:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENPEC_Reset         ((uint16_t)0xFFDF)
  78:../stm32_lib/src/stm32f10x_i2c.c **** 
  79:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ENARP mask */
  80:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENARP_Set           ((uint16_t)0x0010)
  81:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_ENARP_Reset         ((uint16_t)0xFFEF)
  82:../stm32_lib/src/stm32f10x_i2c.c **** 
  83:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C NOSTRETCH mask */
  84:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Set       ((uint16_t)0x0080)
  85:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_NOSTRETCH_Reset     ((uint16_t)0xFF7F)
  86:../stm32_lib/src/stm32f10x_i2c.c **** 
  87:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C registers Masks */
  88:../stm32_lib/src/stm32f10x_i2c.c **** #define CR1_CLEAR_Mask          ((uint16_t)0xFBF5)
  89:../stm32_lib/src/stm32f10x_i2c.c **** 
  90:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C DMAEN mask */
  91:../stm32_lib/src/stm32f10x_i2c.c **** #define CR2_DMAEN_Set           ((uint16_t)0x0800)
  92:../stm32_lib/src/stm32f10x_i2c.c **** #define CR2_DMAEN_Reset         ((uint16_t)0xF7FF)
  93:../stm32_lib/src/stm32f10x_i2c.c **** 
  94:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C LAST mask */
  95:../stm32_lib/src/stm32f10x_i2c.c **** #define CR2_LAST_Set            ((uint16_t)0x1000)
  96:../stm32_lib/src/stm32f10x_i2c.c **** #define CR2_LAST_Reset          ((uint16_t)0xEFFF)
  97:../stm32_lib/src/stm32f10x_i2c.c **** 
  98:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C FREQ mask */
  99:../stm32_lib/src/stm32f10x_i2c.c **** #define CR2_FREQ_Reset          ((uint16_t)0xFFC0)
 100:../stm32_lib/src/stm32f10x_i2c.c **** 
 101:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ADD0 mask */
 102:../stm32_lib/src/stm32f10x_i2c.c **** #define OAR1_ADD0_Set           ((uint16_t)0x0001)
 103:../stm32_lib/src/stm32f10x_i2c.c **** #define OAR1_ADD0_Reset         ((uint16_t)0xFFFE)
 104:../stm32_lib/src/stm32f10x_i2c.c **** 
 105:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ENDUAL mask */
 106:../stm32_lib/src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Set         ((uint16_t)0x0001)
 107:../stm32_lib/src/stm32f10x_i2c.c **** #define OAR2_ENDUAL_Reset       ((uint16_t)0xFFFE)
 108:../stm32_lib/src/stm32f10x_i2c.c **** 
 109:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C ADD2 mask */
 110:../stm32_lib/src/stm32f10x_i2c.c **** #define OAR2_ADD2_Reset         ((uint16_t)0xFF01)
 111:../stm32_lib/src/stm32f10x_i2c.c **** 
 112:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C F/S mask */
 113:../stm32_lib/src/stm32f10x_i2c.c **** #define CCR_FS_Set              ((uint16_t)0x8000)
 114:../stm32_lib/src/stm32f10x_i2c.c **** 
 115:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C CCR mask */
 116:../stm32_lib/src/stm32f10x_i2c.c **** #define CCR_CCR_Set             ((uint16_t)0x0FFF)
 117:../stm32_lib/src/stm32f10x_i2c.c **** 
 118:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C FLAG mask */
 119:../stm32_lib/src/stm32f10x_i2c.c **** #define FLAG_Mask               ((uint32_t)0x00FFFFFF)
 120:../stm32_lib/src/stm32f10x_i2c.c **** 
 121:../stm32_lib/src/stm32f10x_i2c.c **** /* I2C Interrupt Enable mask */
 122:../stm32_lib/src/stm32f10x_i2c.c **** #define ITEN_Mask               ((uint32_t)0x07000000)
 123:../stm32_lib/src/stm32f10x_i2c.c **** 
 124:../stm32_lib/src/stm32f10x_i2c.c **** /**
 125:../stm32_lib/src/stm32f10x_i2c.c ****   * @}
 126:../stm32_lib/src/stm32f10x_i2c.c ****   */
 127:../stm32_lib/src/stm32f10x_i2c.c **** 
 128:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Macros
 129:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
 130:../stm32_lib/src/stm32f10x_i2c.c ****   */
 131:../stm32_lib/src/stm32f10x_i2c.c **** 
 132:../stm32_lib/src/stm32f10x_i2c.c **** /**
 133:../stm32_lib/src/stm32f10x_i2c.c ****   * @}
 134:../stm32_lib/src/stm32f10x_i2c.c ****   */
 135:../stm32_lib/src/stm32f10x_i2c.c **** 
 136:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Variables
 137:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
 138:../stm32_lib/src/stm32f10x_i2c.c ****   */
 139:../stm32_lib/src/stm32f10x_i2c.c **** 
 140:../stm32_lib/src/stm32f10x_i2c.c **** /**
 141:../stm32_lib/src/stm32f10x_i2c.c ****   * @}
 142:../stm32_lib/src/stm32f10x_i2c.c ****   */
 143:../stm32_lib/src/stm32f10x_i2c.c **** 
 144:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_FunctionPrototypes
 145:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
 146:../stm32_lib/src/stm32f10x_i2c.c ****   */
 147:../stm32_lib/src/stm32f10x_i2c.c **** 
 148:../stm32_lib/src/stm32f10x_i2c.c **** /**
 149:../stm32_lib/src/stm32f10x_i2c.c ****   * @}
 150:../stm32_lib/src/stm32f10x_i2c.c ****   */
 151:../stm32_lib/src/stm32f10x_i2c.c **** 
 152:../stm32_lib/src/stm32f10x_i2c.c **** /** @defgroup I2C_Private_Functions
 153:../stm32_lib/src/stm32f10x_i2c.c ****   * @{
 154:../stm32_lib/src/stm32f10x_i2c.c ****   */
 155:../stm32_lib/src/stm32f10x_i2c.c **** 
 156:../stm32_lib/src/stm32f10x_i2c.c **** /**
 157:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
 158:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 159:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 160:../stm32_lib/src/stm32f10x_i2c.c ****   */
 161:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_DeInit(I2C_TypeDef* I2Cx)
 162:../stm32_lib/src/stm32f10x_i2c.c **** {
  26              		.loc 1 162 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 14, -4
  34              		.cfi_offset 7, -8
  35 0002 82B0     		sub	sp, sp, #8
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 163:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 164:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 165:../stm32_lib/src/stm32f10x_i2c.c **** 
 166:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2Cx == I2C1)
  42              		.loc 1 166 0
  43 0008 7A68     		ldr	r2, [r7, #4]
  44 000a 4FF4A843 		mov	r3, #21504
  45 000e C4F20003 		movt	r3, 16384
  46 0012 9A42     		cmp	r2, r3
  47 0014 0CD1     		bne	.L2
 167:../stm32_lib/src/stm32f10x_i2c.c ****   {
 168:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable I2C1 reset state */
 169:../stm32_lib/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
  48              		.loc 1 169 0
  49 0016 4FF40010 		mov	r0, #2097152
  50 001a 4FF00101 		mov	r1, #1
  51 001e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 170:../stm32_lib/src/stm32f10x_i2c.c ****     /* Release I2C1 from reset state */
 171:../stm32_lib/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
  52              		.loc 1 171 0
  53 0022 4FF40010 		mov	r0, #2097152
  54 0026 4FF00001 		mov	r1, #0
  55 002a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  56 002e 0BE0     		b	.L1
  57              	.L2:
 172:../stm32_lib/src/stm32f10x_i2c.c ****   }
 173:../stm32_lib/src/stm32f10x_i2c.c ****   else
 174:../stm32_lib/src/stm32f10x_i2c.c ****   {
 175:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable I2C2 reset state */
 176:../stm32_lib/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
  58              		.loc 1 176 0
  59 0030 4FF48000 		mov	r0, #4194304
  60 0034 4FF00101 		mov	r1, #1
  61 0038 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 177:../stm32_lib/src/stm32f10x_i2c.c ****     /* Release I2C2 from reset state */
 178:../stm32_lib/src/stm32f10x_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
  62              		.loc 1 178 0
  63 003c 4FF48000 		mov	r0, #4194304
  64 0040 4FF00001 		mov	r1, #0
  65 0044 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  66              	.L1:
 179:../stm32_lib/src/stm32f10x_i2c.c ****   }
 180:../stm32_lib/src/stm32f10x_i2c.c **** }
  67              		.loc 1 180 0
  68 0048 07F10807 		add	r7, r7, #8
  69 004c BD46     		mov	sp, r7
  70 004e 80BD     		pop	{r7, pc}
  71              		.cfi_endproc
  72              	.LFE29:
  74              		.align	2
  75              		.global	I2C_Init
  76              		.thumb
  77              		.thumb_func
  79              	I2C_Init:
  80              	.LFB30:
 181:../stm32_lib/src/stm32f10x_i2c.c **** 
 182:../stm32_lib/src/stm32f10x_i2c.c **** /**
 183:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Initializes the I2Cx peripheral according to the specified 
 184:../stm32_lib/src/stm32f10x_i2c.c ****   *   parameters in the I2C_InitStruct.
 185:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 186:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
 187:../stm32_lib/src/stm32f10x_i2c.c ****   *   contains the configuration information for the specified I2C peripheral.
 188:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 189:../stm32_lib/src/stm32f10x_i2c.c ****   */
 190:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
 191:../stm32_lib/src/stm32f10x_i2c.c **** {
  81              		.loc 1 191 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 40
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85 0050 80B5     		push	{r7, lr}
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 8
  88              		.cfi_offset 14, -4
  89              		.cfi_offset 7, -8
  90 0052 8AB0     		sub	sp, sp, #40
  91              	.LCFI4:
  92              		.cfi_def_cfa_offset 48
  93 0054 00AF     		add	r7, sp, #0
  94              	.LCFI5:
  95              		.cfi_def_cfa_register 7
  96 0056 7860     		str	r0, [r7, #4]
  97 0058 3960     		str	r1, [r7, #0]
 192:../stm32_lib/src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0, freqrange = 0;
  98              		.loc 1 192 0
  99 005a 4FF00003 		mov	r3, #0
 100 005e FB84     		strh	r3, [r7, #38]	@ movhi
 101 0060 4FF00003 		mov	r3, #0
 102 0064 7B84     		strh	r3, [r7, #34]	@ movhi
 193:../stm32_lib/src/stm32f10x_i2c.c ****   uint16_t result = 0x04;
 103              		.loc 1 193 0
 104 0066 4FF00403 		mov	r3, #4
 105 006a BB84     		strh	r3, [r7, #36]	@ movhi
 194:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t pclk1 = 8000000;
 106              		.loc 1 194 0
 107 006c 4FF49053 		mov	r3, #4608
 108 0070 C0F27A03 		movt	r3, 122
 109 0074 FB61     		str	r3, [r7, #28]
 195:../stm32_lib/src/stm32f10x_i2c.c ****   RCC_ClocksTypeDef  rcc_clocks;
 196:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 197:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 198:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
 199:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
 200:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
 201:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
 202:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
 203:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
 204:../stm32_lib/src/stm32f10x_i2c.c **** 
 205:../stm32_lib/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR2 Configuration ------------------------*/
 206:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the I2Cx CR2 value */
 207:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR2;
 110              		.loc 1 207 0
 111 0076 7B68     		ldr	r3, [r7, #4]
 112 0078 9B88     		ldrh	r3, [r3, #4]	@ movhi
 113 007a FB84     		strh	r3, [r7, #38]	@ movhi
 208:../stm32_lib/src/stm32f10x_i2c.c ****   /* Clear frequency FREQ[5:0] bits */
 209:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg &= CR2_FREQ_Reset;
 114              		.loc 1 209 0
 115 007c FB8C     		ldrh	r3, [r7, #38]	@ movhi
 116 007e 23F03F03 		bic	r3, r3, #63
 117 0082 FB84     		strh	r3, [r7, #38]	@ movhi
 210:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get pclk1 frequency value */
 211:../stm32_lib/src/stm32f10x_i2c.c ****   RCC_GetClocksFreq(&rcc_clocks);
 118              		.loc 1 211 0
 119 0084 07F10803 		add	r3, r7, #8
 120 0088 1846     		mov	r0, r3
 121 008a FFF7FEFF 		bl	RCC_GetClocksFreq
 212:../stm32_lib/src/stm32f10x_i2c.c ****   pclk1 = rcc_clocks.PCLK1_Frequency;
 122              		.loc 1 212 0
 123 008e 3B69     		ldr	r3, [r7, #16]
 124 0090 FB61     		str	r3, [r7, #28]
 213:../stm32_lib/src/stm32f10x_i2c.c ****   /* Set frequency bits depending on pclk1 value */
 214:../stm32_lib/src/stm32f10x_i2c.c ****   freqrange = (uint16_t)(pclk1 / 1000000);
 125              		.loc 1 214 0
 126 0092 FA69     		ldr	r2, [r7, #28]
 127 0094 4DF68363 		movw	r3, #56963
 128 0098 C4F21B33 		movt	r3, 17179
 129 009c A3FB0213 		umull	r1, r3, r3, r2
 130 00a0 4FEA9343 		lsr	r3, r3, #18
 131 00a4 7B84     		strh	r3, [r7, #34]	@ movhi
 215:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg |= freqrange;
 132              		.loc 1 215 0
 133 00a6 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 134 00a8 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 135 00aa 1343     		orrs	r3, r3, r2
 136 00ac FB84     		strh	r3, [r7, #38]	@ movhi
 216:../stm32_lib/src/stm32f10x_i2c.c ****   /* Write to I2Cx CR2 */
 217:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->CR2 = tmpreg;
 137              		.loc 1 217 0
 138 00ae 7B68     		ldr	r3, [r7, #4]
 139 00b0 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 140 00b2 9A80     		strh	r2, [r3, #4]	@ movhi
 218:../stm32_lib/src/stm32f10x_i2c.c **** 
 219:../stm32_lib/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
 220:../stm32_lib/src/stm32f10x_i2c.c ****   /* Disable the selected I2C peripheral to configure TRISE */
 221:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->CR1 &= CR1_PE_Reset;
 141              		.loc 1 221 0
 142 00b4 7B68     		ldr	r3, [r7, #4]
 143 00b6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 144 00b8 9BB2     		uxth	r3, r3
 145 00ba 23F00103 		bic	r3, r3, #1
 146 00be 9AB2     		uxth	r2, r3
 147 00c0 7B68     		ldr	r3, [r7, #4]
 148 00c2 1A80     		strh	r2, [r3, #0]	@ movhi
 222:../stm32_lib/src/stm32f10x_i2c.c ****   /* Reset tmpreg value */
 223:../stm32_lib/src/stm32f10x_i2c.c ****   /* Clear F/S, DUTY and CCR[11:0] bits */
 224:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg = 0;
 149              		.loc 1 224 0
 150 00c4 4FF00003 		mov	r3, #0
 151 00c8 FB84     		strh	r3, [r7, #38]	@ movhi
 225:../stm32_lib/src/stm32f10x_i2c.c **** 
 226:../stm32_lib/src/stm32f10x_i2c.c ****   /* Configure speed in standard mode */
 227:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 152              		.loc 1 227 0
 153 00ca 3B68     		ldr	r3, [r7, #0]
 154 00cc 1A68     		ldr	r2, [r3, #0]
 155 00ce 48F2A063 		movw	r3, #34464
 156 00d2 C0F20103 		movt	r3, 1
 157 00d6 9A42     		cmp	r2, r3
 158 00d8 18D8     		bhi	.L5
 228:../stm32_lib/src/stm32f10x_i2c.c ****   {
 229:../stm32_lib/src/stm32f10x_i2c.c ****     /* Standard mode speed calculate */
 230:../stm32_lib/src/stm32f10x_i2c.c ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 159              		.loc 1 230 0
 160 00da 3B68     		ldr	r3, [r7, #0]
 161 00dc 1B68     		ldr	r3, [r3, #0]
 162 00de 4FEA4303 		lsl	r3, r3, #1
 163 00e2 FA69     		ldr	r2, [r7, #28]
 164 00e4 B2FBF3F3 		udiv	r3, r2, r3
 165 00e8 BB84     		strh	r3, [r7, #36]	@ movhi
 231:../stm32_lib/src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x4*/
 232:../stm32_lib/src/stm32f10x_i2c.c ****     if (result < 0x04)
 166              		.loc 1 232 0
 167 00ea BB8C     		ldrh	r3, [r7, #36]
 168 00ec 032B     		cmp	r3, #3
 169 00ee 02D8     		bhi	.L6
 233:../stm32_lib/src/stm32f10x_i2c.c ****     {
 234:../stm32_lib/src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 235:../stm32_lib/src/stm32f10x_i2c.c ****       result = 0x04;  
 170              		.loc 1 235 0
 171 00f0 4FF00403 		mov	r3, #4
 172 00f4 BB84     		strh	r3, [r7, #36]	@ movhi
 173              	.L6:
 236:../stm32_lib/src/stm32f10x_i2c.c ****     }
 237:../stm32_lib/src/stm32f10x_i2c.c ****     /* Set speed value for standard mode */
 238:../stm32_lib/src/stm32f10x_i2c.c ****     tmpreg |= result;	  
 174              		.loc 1 238 0
 175 00f6 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 176 00f8 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 177 00fa 1343     		orrs	r3, r3, r2
 178 00fc FB84     		strh	r3, [r7, #38]	@ movhi
 239:../stm32_lib/src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for standard mode */
 240:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->TRISE = freqrange + 1; 
 179              		.loc 1 240 0
 180 00fe 7B8C     		ldrh	r3, [r7, #34]	@ movhi
 181 0100 03F10103 		add	r3, r3, #1
 182 0104 9AB2     		uxth	r2, r3
 183 0106 7B68     		ldr	r3, [r7, #4]
 184 0108 1A84     		strh	r2, [r3, #32]	@ movhi
 185 010a 4BE0     		b	.L7
 186              	.L5:
 241:../stm32_lib/src/stm32f10x_i2c.c ****   }
 242:../stm32_lib/src/stm32f10x_i2c.c ****   /* Configure speed in fast mode */
 243:../stm32_lib/src/stm32f10x_i2c.c ****   else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
 244:../stm32_lib/src/stm32f10x_i2c.c ****   {
 245:../stm32_lib/src/stm32f10x_i2c.c ****     if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 187              		.loc 1 245 0
 188 010c 3B68     		ldr	r3, [r7, #0]
 189 010e DA88     		ldrh	r2, [r3, #6]
 190 0110 4BF6FF73 		movw	r3, #49151
 191 0114 9A42     		cmp	r2, r3
 192 0116 0AD1     		bne	.L8
 246:../stm32_lib/src/stm32f10x_i2c.c ****     {
 247:../stm32_lib/src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 2 */
 248:../stm32_lib/src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 193              		.loc 1 248 0
 194 0118 3B68     		ldr	r3, [r7, #0]
 195 011a 1A68     		ldr	r2, [r3, #0]
 196 011c 1346     		mov	r3, r2
 197 011e 4FEA4303 		lsl	r3, r3, #1
 198 0122 9B18     		adds	r3, r3, r2
 199 0124 FA69     		ldr	r2, [r7, #28]
 200 0126 B2FBF3F3 		udiv	r3, r2, r3
 201 012a BB84     		strh	r3, [r7, #36]	@ movhi
 202 012c 10E0     		b	.L9
 203              	.L8:
 249:../stm32_lib/src/stm32f10x_i2c.c ****     }
 250:../stm32_lib/src/stm32f10x_i2c.c ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
 251:../stm32_lib/src/stm32f10x_i2c.c ****     {
 252:../stm32_lib/src/stm32f10x_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
 253:../stm32_lib/src/stm32f10x_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 204              		.loc 1 253 0
 205 012e 3B68     		ldr	r3, [r7, #0]
 206 0130 1A68     		ldr	r2, [r3, #0]
 207 0132 1346     		mov	r3, r2
 208 0134 4FEA8303 		lsl	r3, r3, #2
 209 0138 9B18     		adds	r3, r3, r2
 210 013a 4FEA8302 		lsl	r2, r3, #2
 211 013e 9B18     		adds	r3, r3, r2
 212 0140 FA69     		ldr	r2, [r7, #28]
 213 0142 B2FBF3F3 		udiv	r3, r2, r3
 214 0146 BB84     		strh	r3, [r7, #36]	@ movhi
 254:../stm32_lib/src/stm32f10x_i2c.c ****       /* Set DUTY bit */
 255:../stm32_lib/src/stm32f10x_i2c.c ****       result |= I2C_DutyCycle_16_9;
 215              		.loc 1 255 0
 216 0148 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 217 014a 43F48043 		orr	r3, r3, #16384
 218 014e BB84     		strh	r3, [r7, #36]	@ movhi
 219              	.L9:
 256:../stm32_lib/src/stm32f10x_i2c.c ****     }
 257:../stm32_lib/src/stm32f10x_i2c.c **** 
 258:../stm32_lib/src/stm32f10x_i2c.c ****     /* Test if CCR value is under 0x1*/
 259:../stm32_lib/src/stm32f10x_i2c.c ****     if ((result & CCR_CCR_Set) == 0)
 220              		.loc 1 259 0
 221 0150 BB8C     		ldrh	r3, [r7, #36]
 222 0152 4FEA0353 		lsl	r3, r3, #20
 223 0156 4FEA1353 		lsr	r3, r3, #20
 224 015a 002B     		cmp	r3, #0
 225 015c 03D1     		bne	.L10
 260:../stm32_lib/src/stm32f10x_i2c.c ****     {
 261:../stm32_lib/src/stm32f10x_i2c.c ****       /* Set minimum allowed value */
 262:../stm32_lib/src/stm32f10x_i2c.c ****       result |= (uint16_t)0x0001;  
 226              		.loc 1 262 0
 227 015e BB8C     		ldrh	r3, [r7, #36]	@ movhi
 228 0160 43F00103 		orr	r3, r3, #1
 229 0164 BB84     		strh	r3, [r7, #36]	@ movhi
 230              	.L10:
 263:../stm32_lib/src/stm32f10x_i2c.c ****     }
 264:../stm32_lib/src/stm32f10x_i2c.c ****     /* Set speed value and set F/S bit for fast mode */
 265:../stm32_lib/src/stm32f10x_i2c.c ****     tmpreg |= (uint16_t)(result | CCR_FS_Set);
 231              		.loc 1 265 0
 232 0166 BA8C     		ldrh	r2, [r7, #36]	@ movhi
 233 0168 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 234 016a 1343     		orrs	r3, r3, r2
 235 016c 9BB2     		uxth	r3, r3
 236 016e 6FEA4343 		mvn	r3, r3, lsl #17
 237 0172 6FEA5343 		mvn	r3, r3, lsr #17
 238 0176 FB84     		strh	r3, [r7, #38]	@ movhi
 266:../stm32_lib/src/stm32f10x_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 267:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 239              		.loc 1 267 0
 240 0178 7B8C     		ldrh	r3, [r7, #34]
 241 017a 4FF49672 		mov	r2, #300
 242 017e 02FB03F2 		mul	r2, r2, r3
 243 0182 44F6D353 		movw	r3, #19923
 244 0186 C1F26203 		movt	r3, 4194
 245 018a 83FB0213 		smull	r1, r3, r3, r2
 246 018e 4FEAA311 		asr	r1, r3, #6
 247 0192 4FEAE273 		asr	r3, r2, #31
 248 0196 CB1A     		subs	r3, r1, r3
 249 0198 9BB2     		uxth	r3, r3
 250 019a 03F10103 		add	r3, r3, #1
 251 019e 9AB2     		uxth	r2, r3
 252 01a0 7B68     		ldr	r3, [r7, #4]
 253 01a2 1A84     		strh	r2, [r3, #32]	@ movhi
 254              	.L7:
 268:../stm32_lib/src/stm32f10x_i2c.c ****   }
 269:../stm32_lib/src/stm32f10x_i2c.c **** 
 270:../stm32_lib/src/stm32f10x_i2c.c ****   /* Write to I2Cx CCR */
 271:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->CCR = tmpreg;
 255              		.loc 1 271 0
 256 01a4 7B68     		ldr	r3, [r7, #4]
 257 01a6 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 258 01a8 9A83     		strh	r2, [r3, #28]	@ movhi
 272:../stm32_lib/src/stm32f10x_i2c.c ****   /* Enable the selected I2C peripheral */
 273:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->CR1 |= CR1_PE_Set;
 259              		.loc 1 273 0
 260 01aa 7B68     		ldr	r3, [r7, #4]
 261 01ac 1B88     		ldrh	r3, [r3, #0]	@ movhi
 262 01ae 9BB2     		uxth	r3, r3
 263 01b0 43F00103 		orr	r3, r3, #1
 264 01b4 9AB2     		uxth	r2, r3
 265 01b6 7B68     		ldr	r3, [r7, #4]
 266 01b8 1A80     		strh	r2, [r3, #0]	@ movhi
 274:../stm32_lib/src/stm32f10x_i2c.c **** 
 275:../stm32_lib/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
 276:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the I2Cx CR1 value */
 277:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->CR1;
 267              		.loc 1 277 0
 268 01ba 7B68     		ldr	r3, [r7, #4]
 269 01bc 1B88     		ldrh	r3, [r3, #0]	@ movhi
 270 01be FB84     		strh	r3, [r7, #38]	@ movhi
 278:../stm32_lib/src/stm32f10x_i2c.c ****   /* Clear ACK, SMBTYPE and  SMBUS bits */
 279:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg &= CR1_CLEAR_Mask;
 271              		.loc 1 279 0
 272 01c0 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 273 01c2 23F48063 		bic	r3, r3, #1024
 274 01c6 23F00A03 		bic	r3, r3, #10
 275 01ca FB84     		strh	r3, [r7, #38]	@ movhi
 280:../stm32_lib/src/stm32f10x_i2c.c ****   /* Configure I2Cx: mode and acknowledgement */
 281:../stm32_lib/src/stm32f10x_i2c.c ****   /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
 282:../stm32_lib/src/stm32f10x_i2c.c ****   /* Set ACK bit according to I2C_Ack value */
 283:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 276              		.loc 1 283 0
 277 01cc 3B68     		ldr	r3, [r7, #0]
 278 01ce 9A88     		ldrh	r2, [r3, #4]
 279 01d0 3B68     		ldr	r3, [r7, #0]
 280 01d2 5B89     		ldrh	r3, [r3, #10]
 281 01d4 1343     		orrs	r3, r3, r2
 282 01d6 9AB2     		uxth	r2, r3
 283 01d8 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 284 01da 1343     		orrs	r3, r3, r2
 285 01dc FB84     		strh	r3, [r7, #38]	@ movhi
 284:../stm32_lib/src/stm32f10x_i2c.c ****   /* Write to I2Cx CR1 */
 285:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->CR1 = tmpreg;
 286              		.loc 1 285 0
 287 01de 7B68     		ldr	r3, [r7, #4]
 288 01e0 FA8C     		ldrh	r2, [r7, #38]	@ movhi
 289 01e2 1A80     		strh	r2, [r3, #0]	@ movhi
 286:../stm32_lib/src/stm32f10x_i2c.c **** 
 287:../stm32_lib/src/stm32f10x_i2c.c **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
 288:../stm32_lib/src/stm32f10x_i2c.c ****   /* Set I2Cx Own Address1 and acknowledged address */
 289:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 290              		.loc 1 289 0
 291 01e4 3B68     		ldr	r3, [r7, #0]
 292 01e6 9A89     		ldrh	r2, [r3, #12]
 293 01e8 3B68     		ldr	r3, [r7, #0]
 294 01ea 1B89     		ldrh	r3, [r3, #8]
 295 01ec 1343     		orrs	r3, r3, r2
 296 01ee 9AB2     		uxth	r2, r3
 297 01f0 7B68     		ldr	r3, [r7, #4]
 298 01f2 1A81     		strh	r2, [r3, #8]	@ movhi
 290:../stm32_lib/src/stm32f10x_i2c.c **** }
 299              		.loc 1 290 0
 300 01f4 07F12807 		add	r7, r7, #40
 301 01f8 BD46     		mov	sp, r7
 302 01fa 80BD     		pop	{r7, pc}
 303              		.cfi_endproc
 304              	.LFE30:
 306              		.align	2
 307              		.global	I2C_StructInit
 308              		.thumb
 309              		.thumb_func
 311              	I2C_StructInit:
 312              	.LFB31:
 291:../stm32_lib/src/stm32f10x_i2c.c **** 
 292:../stm32_lib/src/stm32f10x_i2c.c **** /**
 293:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Fills each I2C_InitStruct member with its default value.
 294:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
 295:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 296:../stm32_lib/src/stm32f10x_i2c.c ****   */
 297:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
 298:../stm32_lib/src/stm32f10x_i2c.c **** {
 313              		.loc 1 298 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 8
 316              		@ frame_needed = 1, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 318 01fc 80B4     		push	{r7}
 319              	.LCFI6:
 320              		.cfi_def_cfa_offset 4
 321              		.cfi_offset 7, -4
 322 01fe 83B0     		sub	sp, sp, #12
 323              	.LCFI7:
 324              		.cfi_def_cfa_offset 16
 325 0200 00AF     		add	r7, sp, #0
 326              	.LCFI8:
 327              		.cfi_def_cfa_register 7
 328 0202 7860     		str	r0, [r7, #4]
 299:../stm32_lib/src/stm32f10x_i2c.c **** /*---------------- Reset I2C init structure parameters values ----------------*/
 300:../stm32_lib/src/stm32f10x_i2c.c ****   /* initialize the I2C_ClockSpeed member */
 301:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_ClockSpeed = 5000;
 329              		.loc 1 301 0
 330 0204 7B68     		ldr	r3, [r7, #4]
 331 0206 41F28832 		movw	r2, #5000
 332 020a 1A60     		str	r2, [r3, #0]
 302:../stm32_lib/src/stm32f10x_i2c.c ****   /* Initialize the I2C_Mode member */
 303:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 333              		.loc 1 303 0
 334 020c 7B68     		ldr	r3, [r7, #4]
 335 020e 4FF00002 		mov	r2, #0
 336 0212 9A80     		strh	r2, [r3, #4]	@ movhi
 304:../stm32_lib/src/stm32f10x_i2c.c ****   /* Initialize the I2C_DutyCycle member */
 305:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 337              		.loc 1 305 0
 338 0214 7B68     		ldr	r3, [r7, #4]
 339 0216 4BF6FF72 		movw	r2, #49151
 340 021a DA80     		strh	r2, [r3, #6]	@ movhi
 306:../stm32_lib/src/stm32f10x_i2c.c ****   /* Initialize the I2C_OwnAddress1 member */
 307:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_OwnAddress1 = 0;
 341              		.loc 1 307 0
 342 021c 7B68     		ldr	r3, [r7, #4]
 343 021e 4FF00002 		mov	r2, #0
 344 0222 1A81     		strh	r2, [r3, #8]	@ movhi
 308:../stm32_lib/src/stm32f10x_i2c.c ****   /* Initialize the I2C_Ack member */
 309:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 345              		.loc 1 309 0
 346 0224 7B68     		ldr	r3, [r7, #4]
 347 0226 4FF00002 		mov	r2, #0
 348 022a 5A81     		strh	r2, [r3, #10]	@ movhi
 310:../stm32_lib/src/stm32f10x_i2c.c ****   /* Initialize the I2C_AcknowledgedAddress member */
 311:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 349              		.loc 1 311 0
 350 022c 7B68     		ldr	r3, [r7, #4]
 351 022e 4FF48042 		mov	r2, #16384
 352 0232 9A81     		strh	r2, [r3, #12]	@ movhi
 312:../stm32_lib/src/stm32f10x_i2c.c **** }
 353              		.loc 1 312 0
 354 0234 07F10C07 		add	r7, r7, #12
 355 0238 BD46     		mov	sp, r7
 356 023a 80BC     		pop	{r7}
 357 023c 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE31:
 361 023e 00BF     		.align	2
 362              		.global	I2C_Cmd
 363              		.thumb
 364              		.thumb_func
 366              	I2C_Cmd:
 367              	.LFB32:
 313:../stm32_lib/src/stm32f10x_i2c.c **** 
 314:../stm32_lib/src/stm32f10x_i2c.c **** /**
 315:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C peripheral.
 316:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 317:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx peripheral. 
 318:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 319:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 320:../stm32_lib/src/stm32f10x_i2c.c ****   */
 321:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 322:../stm32_lib/src/stm32f10x_i2c.c **** {
 368              		.loc 1 322 0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0240 80B4     		push	{r7}
 374              	.LCFI9:
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0242 83B0     		sub	sp, sp, #12
 378              	.LCFI10:
 379              		.cfi_def_cfa_offset 16
 380 0244 00AF     		add	r7, sp, #0
 381              	.LCFI11:
 382              		.cfi_def_cfa_register 7
 383 0246 7860     		str	r0, [r7, #4]
 384 0248 0B46     		mov	r3, r1
 385 024a FB70     		strb	r3, [r7, #3]
 323:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 324:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 325:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 326:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 386              		.loc 1 326 0
 387 024c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 388 024e 002B     		cmp	r3, #0
 389 0250 08D0     		beq	.L13
 327:../stm32_lib/src/stm32f10x_i2c.c ****   {
 328:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C peripheral */
 329:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PE_Set;
 390              		.loc 1 329 0
 391 0252 7B68     		ldr	r3, [r7, #4]
 392 0254 1B88     		ldrh	r3, [r3, #0]	@ movhi
 393 0256 9BB2     		uxth	r3, r3
 394 0258 43F00103 		orr	r3, r3, #1
 395 025c 9AB2     		uxth	r2, r3
 396 025e 7B68     		ldr	r3, [r7, #4]
 397 0260 1A80     		strh	r2, [r3, #0]	@ movhi
 398 0262 07E0     		b	.L12
 399              	.L13:
 330:../stm32_lib/src/stm32f10x_i2c.c ****   }
 331:../stm32_lib/src/stm32f10x_i2c.c ****   else
 332:../stm32_lib/src/stm32f10x_i2c.c ****   {
 333:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C peripheral */
 334:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PE_Reset;
 400              		.loc 1 334 0
 401 0264 7B68     		ldr	r3, [r7, #4]
 402 0266 1B88     		ldrh	r3, [r3, #0]	@ movhi
 403 0268 9BB2     		uxth	r3, r3
 404 026a 23F00103 		bic	r3, r3, #1
 405 026e 9AB2     		uxth	r2, r3
 406 0270 7B68     		ldr	r3, [r7, #4]
 407 0272 1A80     		strh	r2, [r3, #0]	@ movhi
 408              	.L12:
 335:../stm32_lib/src/stm32f10x_i2c.c ****   }
 336:../stm32_lib/src/stm32f10x_i2c.c **** }
 409              		.loc 1 336 0
 410 0274 07F10C07 		add	r7, r7, #12
 411 0278 BD46     		mov	sp, r7
 412 027a 80BC     		pop	{r7}
 413 027c 7047     		bx	lr
 414              		.cfi_endproc
 415              	.LFE32:
 417 027e 00BF     		.align	2
 418              		.global	I2C_DMACmd
 419              		.thumb
 420              		.thumb_func
 422              	I2C_DMACmd:
 423              	.LFB33:
 337:../stm32_lib/src/stm32f10x_i2c.c **** 
 338:../stm32_lib/src/stm32f10x_i2c.c **** /**
 339:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C DMA requests.
 340:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 341:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA transfer.
 342:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 343:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 344:../stm32_lib/src/stm32f10x_i2c.c ****   */
 345:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 346:../stm32_lib/src/stm32f10x_i2c.c **** {
 424              		.loc 1 346 0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 8
 427              		@ frame_needed = 1, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 429 0280 80B4     		push	{r7}
 430              	.LCFI12:
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 7, -4
 433 0282 83B0     		sub	sp, sp, #12
 434              	.LCFI13:
 435              		.cfi_def_cfa_offset 16
 436 0284 00AF     		add	r7, sp, #0
 437              	.LCFI14:
 438              		.cfi_def_cfa_register 7
 439 0286 7860     		str	r0, [r7, #4]
 440 0288 0B46     		mov	r3, r1
 441 028a FB70     		strb	r3, [r7, #3]
 347:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 348:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 349:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 350:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 442              		.loc 1 350 0
 443 028c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 444 028e 002B     		cmp	r3, #0
 445 0290 08D0     		beq	.L16
 351:../stm32_lib/src/stm32f10x_i2c.c ****   {
 352:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C DMA requests */
 353:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_DMAEN_Set;
 446              		.loc 1 353 0
 447 0292 7B68     		ldr	r3, [r7, #4]
 448 0294 9B88     		ldrh	r3, [r3, #4]	@ movhi
 449 0296 9BB2     		uxth	r3, r3
 450 0298 43F40063 		orr	r3, r3, #2048
 451 029c 9AB2     		uxth	r2, r3
 452 029e 7B68     		ldr	r3, [r7, #4]
 453 02a0 9A80     		strh	r2, [r3, #4]	@ movhi
 454 02a2 07E0     		b	.L15
 455              	.L16:
 354:../stm32_lib/src/stm32f10x_i2c.c ****   }
 355:../stm32_lib/src/stm32f10x_i2c.c ****   else
 356:../stm32_lib/src/stm32f10x_i2c.c ****   {
 357:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C DMA requests */
 358:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_DMAEN_Reset;
 456              		.loc 1 358 0
 457 02a4 7B68     		ldr	r3, [r7, #4]
 458 02a6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 459 02a8 9BB2     		uxth	r3, r3
 460 02aa 23F40063 		bic	r3, r3, #2048
 461 02ae 9AB2     		uxth	r2, r3
 462 02b0 7B68     		ldr	r3, [r7, #4]
 463 02b2 9A80     		strh	r2, [r3, #4]	@ movhi
 464              	.L15:
 359:../stm32_lib/src/stm32f10x_i2c.c ****   }
 360:../stm32_lib/src/stm32f10x_i2c.c **** }
 465              		.loc 1 360 0
 466 02b4 07F10C07 		add	r7, r7, #12
 467 02b8 BD46     		mov	sp, r7
 468 02ba 80BC     		pop	{r7}
 469 02bc 7047     		bx	lr
 470              		.cfi_endproc
 471              	.LFE33:
 473 02be 00BF     		.align	2
 474              		.global	I2C_DMALastTransferCmd
 475              		.thumb
 476              		.thumb_func
 478              	I2C_DMALastTransferCmd:
 479              	.LFB34:
 361:../stm32_lib/src/stm32f10x_i2c.c **** 
 362:../stm32_lib/src/stm32f10x_i2c.c **** /**
 363:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Specifies if the next DMA transfer will be the last one.
 364:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 365:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C DMA last transfer.
 366:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 367:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 368:../stm32_lib/src/stm32f10x_i2c.c ****   */
 369:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 370:../stm32_lib/src/stm32f10x_i2c.c **** {
 480              		.loc 1 370 0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 8
 483              		@ frame_needed = 1, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 485 02c0 80B4     		push	{r7}
 486              	.LCFI15:
 487              		.cfi_def_cfa_offset 4
 488              		.cfi_offset 7, -4
 489 02c2 83B0     		sub	sp, sp, #12
 490              	.LCFI16:
 491              		.cfi_def_cfa_offset 16
 492 02c4 00AF     		add	r7, sp, #0
 493              	.LCFI17:
 494              		.cfi_def_cfa_register 7
 495 02c6 7860     		str	r0, [r7, #4]
 496 02c8 0B46     		mov	r3, r1
 497 02ca FB70     		strb	r3, [r7, #3]
 371:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 372:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 373:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 374:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 498              		.loc 1 374 0
 499 02cc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 500 02ce 002B     		cmp	r3, #0
 501 02d0 08D0     		beq	.L19
 375:../stm32_lib/src/stm32f10x_i2c.c ****   {
 376:../stm32_lib/src/stm32f10x_i2c.c ****     /* Next DMA transfer is the last transfer */
 377:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= CR2_LAST_Set;
 502              		.loc 1 377 0
 503 02d2 7B68     		ldr	r3, [r7, #4]
 504 02d4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 505 02d6 9BB2     		uxth	r3, r3
 506 02d8 43F48053 		orr	r3, r3, #4096
 507 02dc 9AB2     		uxth	r2, r3
 508 02de 7B68     		ldr	r3, [r7, #4]
 509 02e0 9A80     		strh	r2, [r3, #4]	@ movhi
 510 02e2 07E0     		b	.L18
 511              	.L19:
 378:../stm32_lib/src/stm32f10x_i2c.c ****   }
 379:../stm32_lib/src/stm32f10x_i2c.c ****   else
 380:../stm32_lib/src/stm32f10x_i2c.c ****   {
 381:../stm32_lib/src/stm32f10x_i2c.c ****     /* Next DMA transfer is not the last transfer */
 382:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= CR2_LAST_Reset;
 512              		.loc 1 382 0
 513 02e4 7B68     		ldr	r3, [r7, #4]
 514 02e6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 515 02e8 9BB2     		uxth	r3, r3
 516 02ea 23F48053 		bic	r3, r3, #4096
 517 02ee 9AB2     		uxth	r2, r3
 518 02f0 7B68     		ldr	r3, [r7, #4]
 519 02f2 9A80     		strh	r2, [r3, #4]	@ movhi
 520              	.L18:
 383:../stm32_lib/src/stm32f10x_i2c.c ****   }
 384:../stm32_lib/src/stm32f10x_i2c.c **** }
 521              		.loc 1 384 0
 522 02f4 07F10C07 		add	r7, r7, #12
 523 02f8 BD46     		mov	sp, r7
 524 02fa 80BC     		pop	{r7}
 525 02fc 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE34:
 529 02fe 00BF     		.align	2
 530              		.global	I2C_GenerateSTART
 531              		.thumb
 532              		.thumb_func
 534              	I2C_GenerateSTART:
 535              	.LFB35:
 385:../stm32_lib/src/stm32f10x_i2c.c **** 
 386:../stm32_lib/src/stm32f10x_i2c.c **** /**
 387:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication START condition.
 388:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 389:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C START condition generation.
 390:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 391:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None.
 392:../stm32_lib/src/stm32f10x_i2c.c ****   */
 393:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
 394:../stm32_lib/src/stm32f10x_i2c.c **** {
 536              		.loc 1 394 0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 0300 80B4     		push	{r7}
 542              	.LCFI18:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 7, -4
 545 0302 83B0     		sub	sp, sp, #12
 546              	.LCFI19:
 547              		.cfi_def_cfa_offset 16
 548 0304 00AF     		add	r7, sp, #0
 549              	.LCFI20:
 550              		.cfi_def_cfa_register 7
 551 0306 7860     		str	r0, [r7, #4]
 552 0308 0B46     		mov	r3, r1
 553 030a FB70     		strb	r3, [r7, #3]
 395:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 396:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 397:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 398:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 554              		.loc 1 398 0
 555 030c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 556 030e 002B     		cmp	r3, #0
 557 0310 08D0     		beq	.L22
 399:../stm32_lib/src/stm32f10x_i2c.c ****   {
 400:../stm32_lib/src/stm32f10x_i2c.c ****     /* Generate a START condition */
 401:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_START_Set;
 558              		.loc 1 401 0
 559 0312 7B68     		ldr	r3, [r7, #4]
 560 0314 1B88     		ldrh	r3, [r3, #0]	@ movhi
 561 0316 9BB2     		uxth	r3, r3
 562 0318 43F48073 		orr	r3, r3, #256
 563 031c 9AB2     		uxth	r2, r3
 564 031e 7B68     		ldr	r3, [r7, #4]
 565 0320 1A80     		strh	r2, [r3, #0]	@ movhi
 566 0322 07E0     		b	.L21
 567              	.L22:
 402:../stm32_lib/src/stm32f10x_i2c.c ****   }
 403:../stm32_lib/src/stm32f10x_i2c.c ****   else
 404:../stm32_lib/src/stm32f10x_i2c.c ****   {
 405:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the START condition generation */
 406:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_START_Reset;
 568              		.loc 1 406 0
 569 0324 7B68     		ldr	r3, [r7, #4]
 570 0326 1B88     		ldrh	r3, [r3, #0]	@ movhi
 571 0328 9BB2     		uxth	r3, r3
 572 032a 23F48073 		bic	r3, r3, #256
 573 032e 9AB2     		uxth	r2, r3
 574 0330 7B68     		ldr	r3, [r7, #4]
 575 0332 1A80     		strh	r2, [r3, #0]	@ movhi
 576              	.L21:
 407:../stm32_lib/src/stm32f10x_i2c.c ****   }
 408:../stm32_lib/src/stm32f10x_i2c.c **** }
 577              		.loc 1 408 0
 578 0334 07F10C07 		add	r7, r7, #12
 579 0338 BD46     		mov	sp, r7
 580 033a 80BC     		pop	{r7}
 581 033c 7047     		bx	lr
 582              		.cfi_endproc
 583              	.LFE35:
 585 033e 00BF     		.align	2
 586              		.global	I2C_GenerateSTOP
 587              		.thumb
 588              		.thumb_func
 590              	I2C_GenerateSTOP:
 591              	.LFB36:
 409:../stm32_lib/src/stm32f10x_i2c.c **** 
 410:../stm32_lib/src/stm32f10x_i2c.c **** /**
 411:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Generates I2Cx communication STOP condition.
 412:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 413:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C STOP condition generation.
 414:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 415:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None.
 416:../stm32_lib/src/stm32f10x_i2c.c ****   */
 417:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
 418:../stm32_lib/src/stm32f10x_i2c.c **** {
 592              		.loc 1 418 0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 8
 595              		@ frame_needed = 1, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 597 0340 80B4     		push	{r7}
 598              	.LCFI21:
 599              		.cfi_def_cfa_offset 4
 600              		.cfi_offset 7, -4
 601 0342 83B0     		sub	sp, sp, #12
 602              	.LCFI22:
 603              		.cfi_def_cfa_offset 16
 604 0344 00AF     		add	r7, sp, #0
 605              	.LCFI23:
 606              		.cfi_def_cfa_register 7
 607 0346 7860     		str	r0, [r7, #4]
 608 0348 0B46     		mov	r3, r1
 609 034a FB70     		strb	r3, [r7, #3]
 419:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 420:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 421:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 422:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 610              		.loc 1 422 0
 611 034c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 612 034e 002B     		cmp	r3, #0
 613 0350 08D0     		beq	.L25
 423:../stm32_lib/src/stm32f10x_i2c.c ****   {
 424:../stm32_lib/src/stm32f10x_i2c.c ****     /* Generate a STOP condition */
 425:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_STOP_Set;
 614              		.loc 1 425 0
 615 0352 7B68     		ldr	r3, [r7, #4]
 616 0354 1B88     		ldrh	r3, [r3, #0]	@ movhi
 617 0356 9BB2     		uxth	r3, r3
 618 0358 43F40073 		orr	r3, r3, #512
 619 035c 9AB2     		uxth	r2, r3
 620 035e 7B68     		ldr	r3, [r7, #4]
 621 0360 1A80     		strh	r2, [r3, #0]	@ movhi
 622 0362 07E0     		b	.L24
 623              	.L25:
 426:../stm32_lib/src/stm32f10x_i2c.c ****   }
 427:../stm32_lib/src/stm32f10x_i2c.c ****   else
 428:../stm32_lib/src/stm32f10x_i2c.c ****   {
 429:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the STOP condition generation */
 430:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_STOP_Reset;
 624              		.loc 1 430 0
 625 0364 7B68     		ldr	r3, [r7, #4]
 626 0366 1B88     		ldrh	r3, [r3, #0]	@ movhi
 627 0368 9BB2     		uxth	r3, r3
 628 036a 23F40073 		bic	r3, r3, #512
 629 036e 9AB2     		uxth	r2, r3
 630 0370 7B68     		ldr	r3, [r7, #4]
 631 0372 1A80     		strh	r2, [r3, #0]	@ movhi
 632              	.L24:
 431:../stm32_lib/src/stm32f10x_i2c.c ****   }
 432:../stm32_lib/src/stm32f10x_i2c.c **** }
 633              		.loc 1 432 0
 634 0374 07F10C07 		add	r7, r7, #12
 635 0378 BD46     		mov	sp, r7
 636 037a 80BC     		pop	{r7}
 637 037c 7047     		bx	lr
 638              		.cfi_endproc
 639              	.LFE36:
 641 037e 00BF     		.align	2
 642              		.global	I2C_AcknowledgeConfig
 643              		.thumb
 644              		.thumb_func
 646              	I2C_AcknowledgeConfig:
 647              	.LFB37:
 433:../stm32_lib/src/stm32f10x_i2c.c **** 
 434:../stm32_lib/src/stm32f10x_i2c.c **** /**
 435:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C acknowledge feature.
 436:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 437:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C Acknowledgement.
 438:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 439:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None.
 440:../stm32_lib/src/stm32f10x_i2c.c ****   */
 441:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
 442:../stm32_lib/src/stm32f10x_i2c.c **** {
 648              		.loc 1 442 0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 8
 651              		@ frame_needed = 1, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 653 0380 80B4     		push	{r7}
 654              	.LCFI24:
 655              		.cfi_def_cfa_offset 4
 656              		.cfi_offset 7, -4
 657 0382 83B0     		sub	sp, sp, #12
 658              	.LCFI25:
 659              		.cfi_def_cfa_offset 16
 660 0384 00AF     		add	r7, sp, #0
 661              	.LCFI26:
 662              		.cfi_def_cfa_register 7
 663 0386 7860     		str	r0, [r7, #4]
 664 0388 0B46     		mov	r3, r1
 665 038a FB70     		strb	r3, [r7, #3]
 443:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 444:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 445:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 446:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 666              		.loc 1 446 0
 667 038c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 668 038e 002B     		cmp	r3, #0
 669 0390 08D0     		beq	.L28
 447:../stm32_lib/src/stm32f10x_i2c.c ****   {
 448:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the acknowledgement */
 449:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ACK_Set;
 670              		.loc 1 449 0
 671 0392 7B68     		ldr	r3, [r7, #4]
 672 0394 1B88     		ldrh	r3, [r3, #0]	@ movhi
 673 0396 9BB2     		uxth	r3, r3
 674 0398 43F48063 		orr	r3, r3, #1024
 675 039c 9AB2     		uxth	r2, r3
 676 039e 7B68     		ldr	r3, [r7, #4]
 677 03a0 1A80     		strh	r2, [r3, #0]	@ movhi
 678 03a2 07E0     		b	.L27
 679              	.L28:
 450:../stm32_lib/src/stm32f10x_i2c.c ****   }
 451:../stm32_lib/src/stm32f10x_i2c.c ****   else
 452:../stm32_lib/src/stm32f10x_i2c.c ****   {
 453:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the acknowledgement */
 454:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ACK_Reset;
 680              		.loc 1 454 0
 681 03a4 7B68     		ldr	r3, [r7, #4]
 682 03a6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 683 03a8 9BB2     		uxth	r3, r3
 684 03aa 23F48063 		bic	r3, r3, #1024
 685 03ae 9AB2     		uxth	r2, r3
 686 03b0 7B68     		ldr	r3, [r7, #4]
 687 03b2 1A80     		strh	r2, [r3, #0]	@ movhi
 688              	.L27:
 455:../stm32_lib/src/stm32f10x_i2c.c ****   }
 456:../stm32_lib/src/stm32f10x_i2c.c **** }
 689              		.loc 1 456 0
 690 03b4 07F10C07 		add	r7, r7, #12
 691 03b8 BD46     		mov	sp, r7
 692 03ba 80BC     		pop	{r7}
 693 03bc 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE37:
 697 03be 00BF     		.align	2
 698              		.global	I2C_OwnAddress2Config
 699              		.thumb
 700              		.thumb_func
 702              	I2C_OwnAddress2Config:
 703              	.LFB38:
 457:../stm32_lib/src/stm32f10x_i2c.c **** 
 458:../stm32_lib/src/stm32f10x_i2c.c **** /**
 459:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Configures the specified I2C own address2.
 460:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 461:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  Address: specifies the 7bit I2C own address2.
 462:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None.
 463:../stm32_lib/src/stm32f10x_i2c.c ****   */
 464:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
 465:../stm32_lib/src/stm32f10x_i2c.c **** {
 704              		.loc 1 465 0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 16
 707              		@ frame_needed = 1, uses_anonymous_args = 0
 708              		@ link register save eliminated.
 709 03c0 80B4     		push	{r7}
 710              	.LCFI27:
 711              		.cfi_def_cfa_offset 4
 712              		.cfi_offset 7, -4
 713 03c2 85B0     		sub	sp, sp, #20
 714              	.LCFI28:
 715              		.cfi_def_cfa_offset 24
 716 03c4 00AF     		add	r7, sp, #0
 717              	.LCFI29:
 718              		.cfi_def_cfa_register 7
 719 03c6 7860     		str	r0, [r7, #4]
 720 03c8 0B46     		mov	r3, r1
 721 03ca FB70     		strb	r3, [r7, #3]
 466:../stm32_lib/src/stm32f10x_i2c.c ****   uint16_t tmpreg = 0;
 722              		.loc 1 466 0
 723 03cc 4FF00003 		mov	r3, #0
 724 03d0 FB81     		strh	r3, [r7, #14]	@ movhi
 467:../stm32_lib/src/stm32f10x_i2c.c **** 
 468:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 469:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 470:../stm32_lib/src/stm32f10x_i2c.c **** 
 471:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the old register value */
 472:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg = I2Cx->OAR2;
 725              		.loc 1 472 0
 726 03d2 7B68     		ldr	r3, [r7, #4]
 727 03d4 9B89     		ldrh	r3, [r3, #12]	@ movhi
 728 03d6 FB81     		strh	r3, [r7, #14]	@ movhi
 473:../stm32_lib/src/stm32f10x_i2c.c **** 
 474:../stm32_lib/src/stm32f10x_i2c.c ****   /* Reset I2Cx Own address2 bit [7:1] */
 475:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg &= OAR2_ADD2_Reset;
 729              		.loc 1 475 0
 730 03d8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 731 03da 23F0FE03 		bic	r3, r3, #254
 732 03de FB81     		strh	r3, [r7, #14]	@ movhi
 476:../stm32_lib/src/stm32f10x_i2c.c **** 
 477:../stm32_lib/src/stm32f10x_i2c.c ****   /* Set I2Cx Own address2 */
 478:../stm32_lib/src/stm32f10x_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 733              		.loc 1 478 0
 734 03e0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 735 03e2 9BB2     		uxth	r3, r3
 736 03e4 03F0FE03 		and	r3, r3, #254
 737 03e8 9AB2     		uxth	r2, r3
 738 03ea FB89     		ldrh	r3, [r7, #14]
 739 03ec 1343     		orrs	r3, r3, r2
 740 03ee 9BB2     		uxth	r3, r3
 741 03f0 FB81     		strh	r3, [r7, #14]	@ movhi
 479:../stm32_lib/src/stm32f10x_i2c.c **** 
 480:../stm32_lib/src/stm32f10x_i2c.c ****   /* Store the new register value */
 481:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->OAR2 = tmpreg;
 742              		.loc 1 481 0
 743 03f2 7B68     		ldr	r3, [r7, #4]
 744 03f4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 745 03f6 9A81     		strh	r2, [r3, #12]	@ movhi
 482:../stm32_lib/src/stm32f10x_i2c.c **** }
 746              		.loc 1 482 0
 747 03f8 07F11407 		add	r7, r7, #20
 748 03fc BD46     		mov	sp, r7
 749 03fe 80BC     		pop	{r7}
 750 0400 7047     		bx	lr
 751              		.cfi_endproc
 752              	.LFE38:
 754 0402 00BF     		.align	2
 755              		.global	I2C_DualAddressCmd
 756              		.thumb
 757              		.thumb_func
 759              	I2C_DualAddressCmd:
 760              	.LFB39:
 483:../stm32_lib/src/stm32f10x_i2c.c **** 
 484:../stm32_lib/src/stm32f10x_i2c.c **** /**
 485:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C dual addressing mode.
 486:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 487:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C dual addressing mode.
 488:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 489:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 490:../stm32_lib/src/stm32f10x_i2c.c ****   */
 491:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 492:../stm32_lib/src/stm32f10x_i2c.c **** {
 761              		.loc 1 492 0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 8
 764              		@ frame_needed = 1, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 766 0404 80B4     		push	{r7}
 767              	.LCFI30:
 768              		.cfi_def_cfa_offset 4
 769              		.cfi_offset 7, -4
 770 0406 83B0     		sub	sp, sp, #12
 771              	.LCFI31:
 772              		.cfi_def_cfa_offset 16
 773 0408 00AF     		add	r7, sp, #0
 774              	.LCFI32:
 775              		.cfi_def_cfa_register 7
 776 040a 7860     		str	r0, [r7, #4]
 777 040c 0B46     		mov	r3, r1
 778 040e FB70     		strb	r3, [r7, #3]
 493:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 494:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 495:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 496:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 779              		.loc 1 496 0
 780 0410 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 781 0412 002B     		cmp	r3, #0
 782 0414 08D0     		beq	.L32
 497:../stm32_lib/src/stm32f10x_i2c.c ****   {
 498:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable dual addressing mode */
 499:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 783              		.loc 1 499 0
 784 0416 7B68     		ldr	r3, [r7, #4]
 785 0418 9B89     		ldrh	r3, [r3, #12]	@ movhi
 786 041a 9BB2     		uxth	r3, r3
 787 041c 43F00103 		orr	r3, r3, #1
 788 0420 9AB2     		uxth	r2, r3
 789 0422 7B68     		ldr	r3, [r7, #4]
 790 0424 9A81     		strh	r2, [r3, #12]	@ movhi
 791 0426 07E0     		b	.L31
 792              	.L32:
 500:../stm32_lib/src/stm32f10x_i2c.c ****   }
 501:../stm32_lib/src/stm32f10x_i2c.c ****   else
 502:../stm32_lib/src/stm32f10x_i2c.c ****   {
 503:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable dual addressing mode */
 504:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 793              		.loc 1 504 0
 794 0428 7B68     		ldr	r3, [r7, #4]
 795 042a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 796 042c 9BB2     		uxth	r3, r3
 797 042e 23F00103 		bic	r3, r3, #1
 798 0432 9AB2     		uxth	r2, r3
 799 0434 7B68     		ldr	r3, [r7, #4]
 800 0436 9A81     		strh	r2, [r3, #12]	@ movhi
 801              	.L31:
 505:../stm32_lib/src/stm32f10x_i2c.c ****   }
 506:../stm32_lib/src/stm32f10x_i2c.c **** }
 802              		.loc 1 506 0
 803 0438 07F10C07 		add	r7, r7, #12
 804 043c BD46     		mov	sp, r7
 805 043e 80BC     		pop	{r7}
 806 0440 7047     		bx	lr
 807              		.cfi_endproc
 808              	.LFE39:
 810 0442 00BF     		.align	2
 811              		.global	I2C_GeneralCallCmd
 812              		.thumb
 813              		.thumb_func
 815              	I2C_GeneralCallCmd:
 816              	.LFB40:
 507:../stm32_lib/src/stm32f10x_i2c.c **** 
 508:../stm32_lib/src/stm32f10x_i2c.c **** /**
 509:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C general call feature.
 510:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 511:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C General call.
 512:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 513:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 514:../stm32_lib/src/stm32f10x_i2c.c ****   */
 515:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 516:../stm32_lib/src/stm32f10x_i2c.c **** {
 817              		.loc 1 516 0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 8
 820              		@ frame_needed = 1, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 822 0444 80B4     		push	{r7}
 823              	.LCFI33:
 824              		.cfi_def_cfa_offset 4
 825              		.cfi_offset 7, -4
 826 0446 83B0     		sub	sp, sp, #12
 827              	.LCFI34:
 828              		.cfi_def_cfa_offset 16
 829 0448 00AF     		add	r7, sp, #0
 830              	.LCFI35:
 831              		.cfi_def_cfa_register 7
 832 044a 7860     		str	r0, [r7, #4]
 833 044c 0B46     		mov	r3, r1
 834 044e FB70     		strb	r3, [r7, #3]
 517:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 518:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 519:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 520:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 835              		.loc 1 520 0
 836 0450 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 837 0452 002B     		cmp	r3, #0
 838 0454 08D0     		beq	.L35
 521:../stm32_lib/src/stm32f10x_i2c.c ****   {
 522:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable generall call */
 523:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENGC_Set;
 839              		.loc 1 523 0
 840 0456 7B68     		ldr	r3, [r7, #4]
 841 0458 1B88     		ldrh	r3, [r3, #0]	@ movhi
 842 045a 9BB2     		uxth	r3, r3
 843 045c 43F04003 		orr	r3, r3, #64
 844 0460 9AB2     		uxth	r2, r3
 845 0462 7B68     		ldr	r3, [r7, #4]
 846 0464 1A80     		strh	r2, [r3, #0]	@ movhi
 847 0466 07E0     		b	.L34
 848              	.L35:
 524:../stm32_lib/src/stm32f10x_i2c.c ****   }
 525:../stm32_lib/src/stm32f10x_i2c.c ****   else
 526:../stm32_lib/src/stm32f10x_i2c.c ****   {
 527:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable generall call */
 528:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENGC_Reset;
 849              		.loc 1 528 0
 850 0468 7B68     		ldr	r3, [r7, #4]
 851 046a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 852 046c 9BB2     		uxth	r3, r3
 853 046e 23F04003 		bic	r3, r3, #64
 854 0472 9AB2     		uxth	r2, r3
 855 0474 7B68     		ldr	r3, [r7, #4]
 856 0476 1A80     		strh	r2, [r3, #0]	@ movhi
 857              	.L34:
 529:../stm32_lib/src/stm32f10x_i2c.c ****   }
 530:../stm32_lib/src/stm32f10x_i2c.c **** }
 858              		.loc 1 530 0
 859 0478 07F10C07 		add	r7, r7, #12
 860 047c BD46     		mov	sp, r7
 861 047e 80BC     		pop	{r7}
 862 0480 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE40:
 866 0482 00BF     		.align	2
 867              		.global	I2C_ITConfig
 868              		.thumb
 869              		.thumb_func
 871              	I2C_ITConfig:
 872              	.LFB41:
 531:../stm32_lib/src/stm32f10x_i2c.c **** 
 532:../stm32_lib/src/stm32f10x_i2c.c **** /**
 533:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C interrupts.
 534:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 535:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. 
 536:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
 537:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BUF: Buffer interrupt mask
 538:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_EVT: Event interrupt mask
 539:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ERR: Error interrupt mask
 540:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the specified I2C interrupts.
 541:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 542:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 543:../stm32_lib/src/stm32f10x_i2c.c ****   */
 544:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
 545:../stm32_lib/src/stm32f10x_i2c.c **** {
 873              		.loc 1 545 0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 8
 876              		@ frame_needed = 1, uses_anonymous_args = 0
 877              		@ link register save eliminated.
 878 0484 80B4     		push	{r7}
 879              	.LCFI36:
 880              		.cfi_def_cfa_offset 4
 881              		.cfi_offset 7, -4
 882 0486 83B0     		sub	sp, sp, #12
 883              	.LCFI37:
 884              		.cfi_def_cfa_offset 16
 885 0488 00AF     		add	r7, sp, #0
 886              	.LCFI38:
 887              		.cfi_def_cfa_register 7
 888 048a 7860     		str	r0, [r7, #4]
 889 048c 1346     		mov	r3, r2
 890 048e 0A46     		mov	r2, r1	@ movhi
 891 0490 7A80     		strh	r2, [r7, #2]	@ movhi
 892 0492 7B70     		strb	r3, [r7, #1]
 546:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 547:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 548:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 549:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CONFIG_IT(I2C_IT));
 550:../stm32_lib/src/stm32f10x_i2c.c ****   
 551:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 893              		.loc 1 551 0
 894 0494 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 895 0496 002B     		cmp	r3, #0
 896 0498 08D0     		beq	.L38
 552:../stm32_lib/src/stm32f10x_i2c.c ****   {
 553:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C interrupts */
 554:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 |= I2C_IT;
 897              		.loc 1 554 0
 898 049a 7B68     		ldr	r3, [r7, #4]
 899 049c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 900 049e 9AB2     		uxth	r2, r3
 901 04a0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 902 04a2 1343     		orrs	r3, r3, r2
 903 04a4 9AB2     		uxth	r2, r3
 904 04a6 7B68     		ldr	r3, [r7, #4]
 905 04a8 9A80     		strh	r2, [r3, #4]	@ movhi
 906 04aa 0AE0     		b	.L37
 907              	.L38:
 555:../stm32_lib/src/stm32f10x_i2c.c ****   }
 556:../stm32_lib/src/stm32f10x_i2c.c ****   else
 557:../stm32_lib/src/stm32f10x_i2c.c ****   {
 558:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C interrupts */
 559:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR2 &= (uint16_t)~I2C_IT;
 908              		.loc 1 559 0
 909 04ac 7B68     		ldr	r3, [r7, #4]
 910 04ae 9B88     		ldrh	r3, [r3, #4]	@ movhi
 911 04b0 9AB2     		uxth	r2, r3
 912 04b2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 913 04b4 6FEA0303 		mvn	r3, r3
 914 04b8 9BB2     		uxth	r3, r3
 915 04ba 1340     		ands	r3, r3, r2
 916 04bc 9AB2     		uxth	r2, r3
 917 04be 7B68     		ldr	r3, [r7, #4]
 918 04c0 9A80     		strh	r2, [r3, #4]	@ movhi
 919              	.L37:
 560:../stm32_lib/src/stm32f10x_i2c.c ****   }
 561:../stm32_lib/src/stm32f10x_i2c.c **** }
 920              		.loc 1 561 0
 921 04c2 07F10C07 		add	r7, r7, #12
 922 04c6 BD46     		mov	sp, r7
 923 04c8 80BC     		pop	{r7}
 924 04ca 7047     		bx	lr
 925              		.cfi_endproc
 926              	.LFE41:
 928              		.align	2
 929              		.global	I2C_SendData
 930              		.thumb
 931              		.thumb_func
 933              	I2C_SendData:
 934              	.LFB42:
 562:../stm32_lib/src/stm32f10x_i2c.c **** 
 563:../stm32_lib/src/stm32f10x_i2c.c **** /**
 564:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Sends a data byte through the I2Cx peripheral.
 565:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 566:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  Data: Byte to be transmitted..
 567:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 568:../stm32_lib/src/stm32f10x_i2c.c ****   */
 569:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
 570:../stm32_lib/src/stm32f10x_i2c.c **** {
 935              		.loc 1 570 0
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 8
 938              		@ frame_needed = 1, uses_anonymous_args = 0
 939              		@ link register save eliminated.
 940 04cc 80B4     		push	{r7}
 941              	.LCFI39:
 942              		.cfi_def_cfa_offset 4
 943              		.cfi_offset 7, -4
 944 04ce 83B0     		sub	sp, sp, #12
 945              	.LCFI40:
 946              		.cfi_def_cfa_offset 16
 947 04d0 00AF     		add	r7, sp, #0
 948              	.LCFI41:
 949              		.cfi_def_cfa_register 7
 950 04d2 7860     		str	r0, [r7, #4]
 951 04d4 0B46     		mov	r3, r1
 952 04d6 FB70     		strb	r3, [r7, #3]
 571:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 572:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 573:../stm32_lib/src/stm32f10x_i2c.c ****   /* Write in the DR register the data to be sent */
 574:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->DR = Data;
 953              		.loc 1 574 0
 954 04d8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 955 04da 9AB2     		uxth	r2, r3
 956 04dc 7B68     		ldr	r3, [r7, #4]
 957 04de 1A82     		strh	r2, [r3, #16]	@ movhi
 575:../stm32_lib/src/stm32f10x_i2c.c **** }
 958              		.loc 1 575 0
 959 04e0 07F10C07 		add	r7, r7, #12
 960 04e4 BD46     		mov	sp, r7
 961 04e6 80BC     		pop	{r7}
 962 04e8 7047     		bx	lr
 963              		.cfi_endproc
 964              	.LFE42:
 966 04ea 00BF     		.align	2
 967              		.global	I2C_ReceiveData
 968              		.thumb
 969              		.thumb_func
 971              	I2C_ReceiveData:
 972              	.LFB43:
 576:../stm32_lib/src/stm32f10x_i2c.c **** 
 577:../stm32_lib/src/stm32f10x_i2c.c **** /**
 578:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Returns the most recent received data by the I2Cx peripheral.
 579:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 580:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The value of the received data.
 581:../stm32_lib/src/stm32f10x_i2c.c ****   */
 582:../stm32_lib/src/stm32f10x_i2c.c **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
 583:../stm32_lib/src/stm32f10x_i2c.c **** {
 973              		.loc 1 583 0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 8
 976              		@ frame_needed = 1, uses_anonymous_args = 0
 977              		@ link register save eliminated.
 978 04ec 80B4     		push	{r7}
 979              	.LCFI42:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 7, -4
 982 04ee 83B0     		sub	sp, sp, #12
 983              	.LCFI43:
 984              		.cfi_def_cfa_offset 16
 985 04f0 00AF     		add	r7, sp, #0
 986              	.LCFI44:
 987              		.cfi_def_cfa_register 7
 988 04f2 7860     		str	r0, [r7, #4]
 584:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 585:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 586:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return the data in the DR register */
 587:../stm32_lib/src/stm32f10x_i2c.c ****   return (uint8_t)I2Cx->DR;
 989              		.loc 1 587 0
 990 04f4 7B68     		ldr	r3, [r7, #4]
 991 04f6 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 992 04f8 9BB2     		uxth	r3, r3
 993 04fa DBB2     		uxtb	r3, r3
 588:../stm32_lib/src/stm32f10x_i2c.c **** }
 994              		.loc 1 588 0
 995 04fc 1846     		mov	r0, r3
 996 04fe 07F10C07 		add	r7, r7, #12
 997 0502 BD46     		mov	sp, r7
 998 0504 80BC     		pop	{r7}
 999 0506 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE43:
 1003              		.align	2
 1004              		.global	I2C_Send7bitAddress
 1005              		.thumb
 1006              		.thumb_func
 1008              	I2C_Send7bitAddress:
 1009              	.LFB44:
 589:../stm32_lib/src/stm32f10x_i2c.c **** 
 590:../stm32_lib/src/stm32f10x_i2c.c **** /**
 591:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Transmits the address byte to select the slave device.
 592:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 593:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  Address: specifies the slave address which will be transmitted
 594:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_Direction: specifies whether the I2C device will be a
 595:../stm32_lib/src/stm32f10x_i2c.c ****   *   Transmitter or a Receiver. This parameter can be one of the following values
 596:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Transmitter: Transmitter mode
 597:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Direction_Receiver: Receiver mode
 598:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None.
 599:../stm32_lib/src/stm32f10x_i2c.c ****   */
 600:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
 601:../stm32_lib/src/stm32f10x_i2c.c **** {
 1010              		.loc 1 601 0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 8
 1013              		@ frame_needed = 1, uses_anonymous_args = 0
 1014              		@ link register save eliminated.
 1015 0508 80B4     		push	{r7}
 1016              	.LCFI45:
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 7, -4
 1019 050a 83B0     		sub	sp, sp, #12
 1020              	.LCFI46:
 1021              		.cfi_def_cfa_offset 16
 1022 050c 00AF     		add	r7, sp, #0
 1023              	.LCFI47:
 1024              		.cfi_def_cfa_register 7
 1025 050e 7860     		str	r0, [r7, #4]
 1026 0510 1346     		mov	r3, r2
 1027 0512 0A46     		mov	r2, r1
 1028 0514 FA70     		strb	r2, [r7, #3]
 1029 0516 BB70     		strb	r3, [r7, #2]
 602:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 603:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 604:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DIRECTION(I2C_Direction));
 605:../stm32_lib/src/stm32f10x_i2c.c ****   /* Test on the direction to set/reset the read/write bit */
 606:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2C_Direction != I2C_Direction_Transmitter)
 1030              		.loc 1 606 0
 1031 0518 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1032 051a 002B     		cmp	r3, #0
 1033 051c 04D0     		beq	.L43
 607:../stm32_lib/src/stm32f10x_i2c.c ****   {
 608:../stm32_lib/src/stm32f10x_i2c.c ****     /* Set the address bit0 for read */
 609:../stm32_lib/src/stm32f10x_i2c.c ****     Address |= OAR1_ADD0_Set;
 1034              		.loc 1 609 0
 1035 051e FB78     		ldrb	r3, [r7, #3]
 1036 0520 43F00103 		orr	r3, r3, #1
 1037 0524 FB70     		strb	r3, [r7, #3]
 1038 0526 03E0     		b	.L44
 1039              	.L43:
 610:../stm32_lib/src/stm32f10x_i2c.c ****   }
 611:../stm32_lib/src/stm32f10x_i2c.c ****   else
 612:../stm32_lib/src/stm32f10x_i2c.c ****   {
 613:../stm32_lib/src/stm32f10x_i2c.c ****     /* Reset the address bit0 for write */
 614:../stm32_lib/src/stm32f10x_i2c.c ****     Address &= OAR1_ADD0_Reset;
 1040              		.loc 1 614 0
 1041 0528 FB78     		ldrb	r3, [r7, #3]
 1042 052a 23F00103 		bic	r3, r3, #1
 1043 052e FB70     		strb	r3, [r7, #3]
 1044              	.L44:
 615:../stm32_lib/src/stm32f10x_i2c.c ****   }
 616:../stm32_lib/src/stm32f10x_i2c.c ****   /* Send the address */
 617:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->DR = Address;
 1045              		.loc 1 617 0
 1046 0530 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1047 0532 9AB2     		uxth	r2, r3
 1048 0534 7B68     		ldr	r3, [r7, #4]
 1049 0536 1A82     		strh	r2, [r3, #16]	@ movhi
 618:../stm32_lib/src/stm32f10x_i2c.c **** }
 1050              		.loc 1 618 0
 1051 0538 07F10C07 		add	r7, r7, #12
 1052 053c BD46     		mov	sp, r7
 1053 053e 80BC     		pop	{r7}
 1054 0540 7047     		bx	lr
 1055              		.cfi_endproc
 1056              	.LFE44:
 1058 0542 00BF     		.align	2
 1059              		.global	I2C_ReadRegister
 1060              		.thumb
 1061              		.thumb_func
 1063              	I2C_ReadRegister:
 1064              	.LFB45:
 619:../stm32_lib/src/stm32f10x_i2c.c **** 
 620:../stm32_lib/src/stm32f10x_i2c.c **** /**
 621:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Reads the specified I2C register and returns its value.
 622:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_Register: specifies the register to read.
 623:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 624:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR1:  CR1 register.
 625:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CR2:   CR2 register.
 626:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR1:  OAR1 register.
 627:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_OAR2:  OAR2 register.
 628:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_DR:    DR register.
 629:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR1:   SR1 register.
 630:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_SR2:   SR2 register.
 631:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_CCR:   CCR register.
 632:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_Register_TRISE: TRISE register.
 633:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The value of the read register.
 634:../stm32_lib/src/stm32f10x_i2c.c ****   */
 635:../stm32_lib/src/stm32f10x_i2c.c **** uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
 636:../stm32_lib/src/stm32f10x_i2c.c **** {
 1065              		.loc 1 636 0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 16
 1068              		@ frame_needed = 1, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 1070 0544 80B4     		push	{r7}
 1071              	.LCFI48:
 1072              		.cfi_def_cfa_offset 4
 1073              		.cfi_offset 7, -4
 1074 0546 85B0     		sub	sp, sp, #20
 1075              	.LCFI49:
 1076              		.cfi_def_cfa_offset 24
 1077 0548 00AF     		add	r7, sp, #0
 1078              	.LCFI50:
 1079              		.cfi_def_cfa_register 7
 1080 054a 7860     		str	r0, [r7, #4]
 1081 054c 0B46     		mov	r3, r1
 1082 054e FB70     		strb	r3, [r7, #3]
 637:../stm32_lib/src/stm32f10x_i2c.c ****   __IO uint32_t tmp = 0;
 1083              		.loc 1 637 0
 1084 0550 4FF00003 		mov	r3, #0
 1085 0554 FB60     		str	r3, [r7, #12]
 638:../stm32_lib/src/stm32f10x_i2c.c **** 
 639:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 640:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 641:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_REGISTER(I2C_Register));
 642:../stm32_lib/src/stm32f10x_i2c.c **** 
 643:../stm32_lib/src/stm32f10x_i2c.c ****   tmp = (uint32_t) I2Cx;
 1086              		.loc 1 643 0
 1087 0556 7B68     		ldr	r3, [r7, #4]
 1088 0558 FB60     		str	r3, [r7, #12]
 644:../stm32_lib/src/stm32f10x_i2c.c ****   tmp += I2C_Register;
 1089              		.loc 1 644 0
 1090 055a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1091 055c FB68     		ldr	r3, [r7, #12]
 1092 055e D318     		adds	r3, r2, r3
 1093 0560 FB60     		str	r3, [r7, #12]
 645:../stm32_lib/src/stm32f10x_i2c.c **** 
 646:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return the selected register value */
 647:../stm32_lib/src/stm32f10x_i2c.c ****   return (*(__IO uint16_t *) tmp);
 1094              		.loc 1 647 0
 1095 0562 FB68     		ldr	r3, [r7, #12]
 1096 0564 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1097 0566 9BB2     		uxth	r3, r3
 648:../stm32_lib/src/stm32f10x_i2c.c **** }
 1098              		.loc 1 648 0
 1099 0568 1846     		mov	r0, r3
 1100 056a 07F11407 		add	r7, r7, #20
 1101 056e BD46     		mov	sp, r7
 1102 0570 80BC     		pop	{r7}
 1103 0572 7047     		bx	lr
 1104              		.cfi_endproc
 1105              	.LFE45:
 1107              		.align	2
 1108              		.global	I2C_SoftwareResetCmd
 1109              		.thumb
 1110              		.thumb_func
 1112              	I2C_SoftwareResetCmd:
 1113              	.LFB46:
 649:../stm32_lib/src/stm32f10x_i2c.c **** 
 650:../stm32_lib/src/stm32f10x_i2c.c **** /**
 651:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C software reset.
 652:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 653:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C software reset.
 654:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 655:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 656:../stm32_lib/src/stm32f10x_i2c.c ****   */
 657:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 658:../stm32_lib/src/stm32f10x_i2c.c **** {
 1114              		.loc 1 658 0
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 8
 1117              		@ frame_needed = 1, uses_anonymous_args = 0
 1118              		@ link register save eliminated.
 1119 0574 80B4     		push	{r7}
 1120              	.LCFI51:
 1121              		.cfi_def_cfa_offset 4
 1122              		.cfi_offset 7, -4
 1123 0576 83B0     		sub	sp, sp, #12
 1124              	.LCFI52:
 1125              		.cfi_def_cfa_offset 16
 1126 0578 00AF     		add	r7, sp, #0
 1127              	.LCFI53:
 1128              		.cfi_def_cfa_register 7
 1129 057a 7860     		str	r0, [r7, #4]
 1130 057c 0B46     		mov	r3, r1
 1131 057e FB70     		strb	r3, [r7, #3]
 659:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 660:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 661:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 662:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1132              		.loc 1 662 0
 1133 0580 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1134 0582 002B     		cmp	r3, #0
 1135 0584 0AD0     		beq	.L47
 663:../stm32_lib/src/stm32f10x_i2c.c ****   {
 664:../stm32_lib/src/stm32f10x_i2c.c ****     /* Peripheral under reset */
 665:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_SWRST_Set;
 1136              		.loc 1 665 0
 1137 0586 7B68     		ldr	r3, [r7, #4]
 1138 0588 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1139 058a 9BB2     		uxth	r3, r3
 1140 058c 6FEA4343 		mvn	r3, r3, lsl #17
 1141 0590 6FEA5343 		mvn	r3, r3, lsr #17
 1142 0594 9AB2     		uxth	r2, r3
 1143 0596 7B68     		ldr	r3, [r7, #4]
 1144 0598 1A80     		strh	r2, [r3, #0]	@ movhi
 1145 059a 09E0     		b	.L46
 1146              	.L47:
 666:../stm32_lib/src/stm32f10x_i2c.c ****   }
 667:../stm32_lib/src/stm32f10x_i2c.c ****   else
 668:../stm32_lib/src/stm32f10x_i2c.c ****   {
 669:../stm32_lib/src/stm32f10x_i2c.c ****     /* Peripheral not under reset */
 670:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_SWRST_Reset;
 1147              		.loc 1 670 0
 1148 059c 7B68     		ldr	r3, [r7, #4]
 1149 059e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1150 05a0 9BB2     		uxth	r3, r3
 1151 05a2 4FEA4343 		lsl	r3, r3, #17
 1152 05a6 4FEA5343 		lsr	r3, r3, #17
 1153 05aa 9AB2     		uxth	r2, r3
 1154 05ac 7B68     		ldr	r3, [r7, #4]
 1155 05ae 1A80     		strh	r2, [r3, #0]	@ movhi
 1156              	.L46:
 671:../stm32_lib/src/stm32f10x_i2c.c ****   }
 672:../stm32_lib/src/stm32f10x_i2c.c **** }
 1157              		.loc 1 672 0
 1158 05b0 07F10C07 		add	r7, r7, #12
 1159 05b4 BD46     		mov	sp, r7
 1160 05b6 80BC     		pop	{r7}
 1161 05b8 7047     		bx	lr
 1162              		.cfi_endproc
 1163              	.LFE46:
 1165 05ba 00BF     		.align	2
 1166              		.global	I2C_SMBusAlertConfig
 1167              		.thumb
 1168              		.thumb_func
 1170              	I2C_SMBusAlertConfig:
 1171              	.LFB47:
 673:../stm32_lib/src/stm32f10x_i2c.c **** 
 674:../stm32_lib/src/stm32f10x_i2c.c **** /**
 675:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Drives the SMBusAlert pin high or low for the specified I2C.
 676:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 677:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_SMBusAlert: specifies SMBAlert pin level. 
 678:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 679:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
 680:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
 681:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 682:../stm32_lib/src/stm32f10x_i2c.c ****   */
 683:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
 684:../stm32_lib/src/stm32f10x_i2c.c **** {
 1172              		.loc 1 684 0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 8
 1175              		@ frame_needed = 1, uses_anonymous_args = 0
 1176              		@ link register save eliminated.
 1177 05bc 80B4     		push	{r7}
 1178              	.LCFI54:
 1179              		.cfi_def_cfa_offset 4
 1180              		.cfi_offset 7, -4
 1181 05be 83B0     		sub	sp, sp, #12
 1182              	.LCFI55:
 1183              		.cfi_def_cfa_offset 16
 1184 05c0 00AF     		add	r7, sp, #0
 1185              	.LCFI56:
 1186              		.cfi_def_cfa_register 7
 1187 05c2 7860     		str	r0, [r7, #4]
 1188 05c4 0B46     		mov	r3, r1
 1189 05c6 7B80     		strh	r3, [r7, #2]	@ movhi
 685:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 686:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 687:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
 688:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 1190              		.loc 1 688 0
 1191 05c8 7B88     		ldrh	r3, [r7, #2]
 1192 05ca B3F5005F 		cmp	r3, #8192
 1193 05ce 08D1     		bne	.L50
 689:../stm32_lib/src/stm32f10x_i2c.c ****   {
 690:../stm32_lib/src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin Low */
 691:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_SMBusAlert_Low;
 1194              		.loc 1 691 0
 1195 05d0 7B68     		ldr	r3, [r7, #4]
 1196 05d2 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1197 05d4 9BB2     		uxth	r3, r3
 1198 05d6 43F40053 		orr	r3, r3, #8192
 1199 05da 9AB2     		uxth	r2, r3
 1200 05dc 7B68     		ldr	r3, [r7, #4]
 1201 05de 1A80     		strh	r2, [r3, #0]	@ movhi
 1202 05e0 07E0     		b	.L49
 1203              	.L50:
 692:../stm32_lib/src/stm32f10x_i2c.c ****   }
 693:../stm32_lib/src/stm32f10x_i2c.c ****   else
 694:../stm32_lib/src/stm32f10x_i2c.c ****   {
 695:../stm32_lib/src/stm32f10x_i2c.c ****     /* Drive the SMBusAlert pin High  */
 696:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_SMBusAlert_High;
 1204              		.loc 1 696 0
 1205 05e2 7B68     		ldr	r3, [r7, #4]
 1206 05e4 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1207 05e6 9BB2     		uxth	r3, r3
 1208 05e8 23F40053 		bic	r3, r3, #8192
 1209 05ec 9AB2     		uxth	r2, r3
 1210 05ee 7B68     		ldr	r3, [r7, #4]
 1211 05f0 1A80     		strh	r2, [r3, #0]	@ movhi
 1212              	.L49:
 697:../stm32_lib/src/stm32f10x_i2c.c ****   }
 698:../stm32_lib/src/stm32f10x_i2c.c **** }
 1213              		.loc 1 698 0
 1214 05f2 07F10C07 		add	r7, r7, #12
 1215 05f6 BD46     		mov	sp, r7
 1216 05f8 80BC     		pop	{r7}
 1217 05fa 7047     		bx	lr
 1218              		.cfi_endproc
 1219              	.LFE47:
 1221              		.align	2
 1222              		.global	I2C_TransmitPEC
 1223              		.thumb
 1224              		.thumb_func
 1226              	I2C_TransmitPEC:
 1227              	.LFB48:
 699:../stm32_lib/src/stm32f10x_i2c.c **** 
 700:../stm32_lib/src/stm32f10x_i2c.c **** /**
 701:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C PEC transfer.
 702:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 703:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2C PEC transmission.
 704:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 705:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 706:../stm32_lib/src/stm32f10x_i2c.c ****   */
 707:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 708:../stm32_lib/src/stm32f10x_i2c.c **** {
 1228              		.loc 1 708 0
 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 8
 1231              		@ frame_needed = 1, uses_anonymous_args = 0
 1232              		@ link register save eliminated.
 1233 05fc 80B4     		push	{r7}
 1234              	.LCFI57:
 1235              		.cfi_def_cfa_offset 4
 1236              		.cfi_offset 7, -4
 1237 05fe 83B0     		sub	sp, sp, #12
 1238              	.LCFI58:
 1239              		.cfi_def_cfa_offset 16
 1240 0600 00AF     		add	r7, sp, #0
 1241              	.LCFI59:
 1242              		.cfi_def_cfa_register 7
 1243 0602 7860     		str	r0, [r7, #4]
 1244 0604 0B46     		mov	r3, r1
 1245 0606 FB70     		strb	r3, [r7, #3]
 709:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 710:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 711:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 712:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1246              		.loc 1 712 0
 1247 0608 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1248 060a 002B     		cmp	r3, #0
 1249 060c 08D0     		beq	.L53
 713:../stm32_lib/src/stm32f10x_i2c.c ****   {
 714:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC transmission */
 715:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_PEC_Set;
 1250              		.loc 1 715 0
 1251 060e 7B68     		ldr	r3, [r7, #4]
 1252 0610 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1253 0612 9BB2     		uxth	r3, r3
 1254 0614 43F48053 		orr	r3, r3, #4096
 1255 0618 9AB2     		uxth	r2, r3
 1256 061a 7B68     		ldr	r3, [r7, #4]
 1257 061c 1A80     		strh	r2, [r3, #0]	@ movhi
 1258 061e 07E0     		b	.L52
 1259              	.L53:
 716:../stm32_lib/src/stm32f10x_i2c.c ****   }
 717:../stm32_lib/src/stm32f10x_i2c.c ****   else
 718:../stm32_lib/src/stm32f10x_i2c.c ****   {
 719:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC transmission */
 720:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_PEC_Reset;
 1260              		.loc 1 720 0
 1261 0620 7B68     		ldr	r3, [r7, #4]
 1262 0622 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1263 0624 9BB2     		uxth	r3, r3
 1264 0626 23F48053 		bic	r3, r3, #4096
 1265 062a 9AB2     		uxth	r2, r3
 1266 062c 7B68     		ldr	r3, [r7, #4]
 1267 062e 1A80     		strh	r2, [r3, #0]	@ movhi
 1268              	.L52:
 721:../stm32_lib/src/stm32f10x_i2c.c ****   }
 722:../stm32_lib/src/stm32f10x_i2c.c **** }
 1269              		.loc 1 722 0
 1270 0630 07F10C07 		add	r7, r7, #12
 1271 0634 BD46     		mov	sp, r7
 1272 0636 80BC     		pop	{r7}
 1273 0638 7047     		bx	lr
 1274              		.cfi_endproc
 1275              	.LFE48:
 1277 063a 00BF     		.align	2
 1278              		.global	I2C_PECPositionConfig
 1279              		.thumb
 1280              		.thumb_func
 1282              	I2C_PECPositionConfig:
 1283              	.LFB49:
 723:../stm32_lib/src/stm32f10x_i2c.c **** 
 724:../stm32_lib/src/stm32f10x_i2c.c **** /**
 725:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C PEC position.
 726:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 727:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_PECPosition: specifies the PEC position. 
 728:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 729:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Next: indicates that the next byte is PEC
 730:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_PECPosition_Current: indicates that current byte is PEC
 731:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 732:../stm32_lib/src/stm32f10x_i2c.c ****   */
 733:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
 734:../stm32_lib/src/stm32f10x_i2c.c **** {
 1284              		.loc 1 734 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 8
 1287              		@ frame_needed = 1, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
 1289 063c 80B4     		push	{r7}
 1290              	.LCFI60:
 1291              		.cfi_def_cfa_offset 4
 1292              		.cfi_offset 7, -4
 1293 063e 83B0     		sub	sp, sp, #12
 1294              	.LCFI61:
 1295              		.cfi_def_cfa_offset 16
 1296 0640 00AF     		add	r7, sp, #0
 1297              	.LCFI62:
 1298              		.cfi_def_cfa_register 7
 1299 0642 7860     		str	r0, [r7, #4]
 1300 0644 0B46     		mov	r3, r1
 1301 0646 7B80     		strh	r3, [r7, #2]	@ movhi
 735:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 736:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 737:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
 738:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2C_PECPosition == I2C_PECPosition_Next)
 1302              		.loc 1 738 0
 1303 0648 7B88     		ldrh	r3, [r7, #2]
 1304 064a B3F5006F 		cmp	r3, #2048
 1305 064e 08D1     		bne	.L56
 739:../stm32_lib/src/stm32f10x_i2c.c ****   {
 740:../stm32_lib/src/stm32f10x_i2c.c ****     /* Next byte in shift register is PEC */
 741:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= I2C_PECPosition_Next;
 1306              		.loc 1 741 0
 1307 0650 7B68     		ldr	r3, [r7, #4]
 1308 0652 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1309 0654 9BB2     		uxth	r3, r3
 1310 0656 43F40063 		orr	r3, r3, #2048
 1311 065a 9AB2     		uxth	r2, r3
 1312 065c 7B68     		ldr	r3, [r7, #4]
 1313 065e 1A80     		strh	r2, [r3, #0]	@ movhi
 1314 0660 07E0     		b	.L55
 1315              	.L56:
 742:../stm32_lib/src/stm32f10x_i2c.c ****   }
 743:../stm32_lib/src/stm32f10x_i2c.c ****   else
 744:../stm32_lib/src/stm32f10x_i2c.c ****   {
 745:../stm32_lib/src/stm32f10x_i2c.c ****     /* Current byte in shift register is PEC */
 746:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= I2C_PECPosition_Current;
 1316              		.loc 1 746 0
 1317 0662 7B68     		ldr	r3, [r7, #4]
 1318 0664 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1319 0666 9BB2     		uxth	r3, r3
 1320 0668 23F40063 		bic	r3, r3, #2048
 1321 066c 9AB2     		uxth	r2, r3
 1322 066e 7B68     		ldr	r3, [r7, #4]
 1323 0670 1A80     		strh	r2, [r3, #0]	@ movhi
 1324              	.L55:
 747:../stm32_lib/src/stm32f10x_i2c.c ****   }
 748:../stm32_lib/src/stm32f10x_i2c.c **** }
 1325              		.loc 1 748 0
 1326 0672 07F10C07 		add	r7, r7, #12
 1327 0676 BD46     		mov	sp, r7
 1328 0678 80BC     		pop	{r7}
 1329 067a 7047     		bx	lr
 1330              		.cfi_endproc
 1331              	.LFE49:
 1333              		.align	2
 1334              		.global	I2C_CalculatePEC
 1335              		.thumb
 1336              		.thumb_func
 1338              	I2C_CalculatePEC:
 1339              	.LFB50:
 749:../stm32_lib/src/stm32f10x_i2c.c **** 
 750:../stm32_lib/src/stm32f10x_i2c.c **** /**
 751:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the PEC value calculation of the transfered bytes.
 752:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 753:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx PEC value calculation.
 754:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 755:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 756:../stm32_lib/src/stm32f10x_i2c.c ****   */
 757:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 758:../stm32_lib/src/stm32f10x_i2c.c **** {
 1340              		.loc 1 758 0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 8
 1343              		@ frame_needed = 1, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 1345 067c 80B4     		push	{r7}
 1346              	.LCFI63:
 1347              		.cfi_def_cfa_offset 4
 1348              		.cfi_offset 7, -4
 1349 067e 83B0     		sub	sp, sp, #12
 1350              	.LCFI64:
 1351              		.cfi_def_cfa_offset 16
 1352 0680 00AF     		add	r7, sp, #0
 1353              	.LCFI65:
 1354              		.cfi_def_cfa_register 7
 1355 0682 7860     		str	r0, [r7, #4]
 1356 0684 0B46     		mov	r3, r1
 1357 0686 FB70     		strb	r3, [r7, #3]
 759:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 760:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 761:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 762:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1358              		.loc 1 762 0
 1359 0688 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1360 068a 002B     		cmp	r3, #0
 1361 068c 08D0     		beq	.L59
 763:../stm32_lib/src/stm32f10x_i2c.c ****   {
 764:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C PEC calculation */
 765:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENPEC_Set;
 1362              		.loc 1 765 0
 1363 068e 7B68     		ldr	r3, [r7, #4]
 1364 0690 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1365 0692 9BB2     		uxth	r3, r3
 1366 0694 43F02003 		orr	r3, r3, #32
 1367 0698 9AB2     		uxth	r2, r3
 1368 069a 7B68     		ldr	r3, [r7, #4]
 1369 069c 1A80     		strh	r2, [r3, #0]	@ movhi
 1370 069e 07E0     		b	.L58
 1371              	.L59:
 766:../stm32_lib/src/stm32f10x_i2c.c ****   }
 767:../stm32_lib/src/stm32f10x_i2c.c ****   else
 768:../stm32_lib/src/stm32f10x_i2c.c ****   {
 769:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C PEC calculation */
 770:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENPEC_Reset;
 1372              		.loc 1 770 0
 1373 06a0 7B68     		ldr	r3, [r7, #4]
 1374 06a2 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1375 06a4 9BB2     		uxth	r3, r3
 1376 06a6 23F02003 		bic	r3, r3, #32
 1377 06aa 9AB2     		uxth	r2, r3
 1378 06ac 7B68     		ldr	r3, [r7, #4]
 1379 06ae 1A80     		strh	r2, [r3, #0]	@ movhi
 1380              	.L58:
 771:../stm32_lib/src/stm32f10x_i2c.c ****   }
 772:../stm32_lib/src/stm32f10x_i2c.c **** }
 1381              		.loc 1 772 0
 1382 06b0 07F10C07 		add	r7, r7, #12
 1383 06b4 BD46     		mov	sp, r7
 1384 06b6 80BC     		pop	{r7}
 1385 06b8 7047     		bx	lr
 1386              		.cfi_endproc
 1387              	.LFE50:
 1389 06ba 00BF     		.align	2
 1390              		.global	I2C_GetPEC
 1391              		.thumb
 1392              		.thumb_func
 1394              	I2C_GetPEC:
 1395              	.LFB51:
 773:../stm32_lib/src/stm32f10x_i2c.c **** 
 774:../stm32_lib/src/stm32f10x_i2c.c **** /**
 775:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Returns the PEC value for the specified I2C.
 776:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 777:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The PEC value.
 778:../stm32_lib/src/stm32f10x_i2c.c ****   */
 779:../stm32_lib/src/stm32f10x_i2c.c **** uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
 780:../stm32_lib/src/stm32f10x_i2c.c **** {
 1396              		.loc 1 780 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 8
 1399              		@ frame_needed = 1, uses_anonymous_args = 0
 1400              		@ link register save eliminated.
 1401 06bc 80B4     		push	{r7}
 1402              	.LCFI66:
 1403              		.cfi_def_cfa_offset 4
 1404              		.cfi_offset 7, -4
 1405 06be 83B0     		sub	sp, sp, #12
 1406              	.LCFI67:
 1407              		.cfi_def_cfa_offset 16
 1408 06c0 00AF     		add	r7, sp, #0
 1409              	.LCFI68:
 1410              		.cfi_def_cfa_register 7
 1411 06c2 7860     		str	r0, [r7, #4]
 781:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 782:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 783:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return the selected I2C PEC value */
 784:../stm32_lib/src/stm32f10x_i2c.c ****   return ((I2Cx->SR2) >> 8);
 1412              		.loc 1 784 0
 1413 06c4 7B68     		ldr	r3, [r7, #4]
 1414 06c6 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1415 06c8 9BB2     		uxth	r3, r3
 1416 06ca 4FEA1323 		lsr	r3, r3, #8
 1417 06ce 9BB2     		uxth	r3, r3
 1418 06d0 DBB2     		uxtb	r3, r3
 785:../stm32_lib/src/stm32f10x_i2c.c **** }
 1419              		.loc 1 785 0
 1420 06d2 1846     		mov	r0, r3
 1421 06d4 07F10C07 		add	r7, r7, #12
 1422 06d8 BD46     		mov	sp, r7
 1423 06da 80BC     		pop	{r7}
 1424 06dc 7047     		bx	lr
 1425              		.cfi_endproc
 1426              	.LFE51:
 1428 06de 00BF     		.align	2
 1429              		.global	I2C_ARPCmd
 1430              		.thumb
 1431              		.thumb_func
 1433              	I2C_ARPCmd:
 1434              	.LFB52:
 786:../stm32_lib/src/stm32f10x_i2c.c **** 
 787:../stm32_lib/src/stm32f10x_i2c.c **** /**
 788:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C ARP.
 789:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 790:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx ARP. 
 791:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 792:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 793:../stm32_lib/src/stm32f10x_i2c.c ****   */
 794:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 795:../stm32_lib/src/stm32f10x_i2c.c **** {
 1435              		.loc 1 795 0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 8
 1438              		@ frame_needed = 1, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 1440 06e0 80B4     		push	{r7}
 1441              	.LCFI69:
 1442              		.cfi_def_cfa_offset 4
 1443              		.cfi_offset 7, -4
 1444 06e2 83B0     		sub	sp, sp, #12
 1445              	.LCFI70:
 1446              		.cfi_def_cfa_offset 16
 1447 06e4 00AF     		add	r7, sp, #0
 1448              	.LCFI71:
 1449              		.cfi_def_cfa_register 7
 1450 06e6 7860     		str	r0, [r7, #4]
 1451 06e8 0B46     		mov	r3, r1
 1452 06ea FB70     		strb	r3, [r7, #3]
 796:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 797:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 798:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 799:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState != DISABLE)
 1453              		.loc 1 799 0
 1454 06ec FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1455 06ee 002B     		cmp	r3, #0
 1456 06f0 08D0     		beq	.L63
 800:../stm32_lib/src/stm32f10x_i2c.c ****   {
 801:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C ARP */
 802:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_ENARP_Set;
 1457              		.loc 1 802 0
 1458 06f2 7B68     		ldr	r3, [r7, #4]
 1459 06f4 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1460 06f6 9BB2     		uxth	r3, r3
 1461 06f8 43F01003 		orr	r3, r3, #16
 1462 06fc 9AB2     		uxth	r2, r3
 1463 06fe 7B68     		ldr	r3, [r7, #4]
 1464 0700 1A80     		strh	r2, [r3, #0]	@ movhi
 1465 0702 07E0     		b	.L62
 1466              	.L63:
 803:../stm32_lib/src/stm32f10x_i2c.c ****   }
 804:../stm32_lib/src/stm32f10x_i2c.c ****   else
 805:../stm32_lib/src/stm32f10x_i2c.c ****   {
 806:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C ARP */
 807:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_ENARP_Reset;
 1467              		.loc 1 807 0
 1468 0704 7B68     		ldr	r3, [r7, #4]
 1469 0706 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1470 0708 9BB2     		uxth	r3, r3
 1471 070a 23F01003 		bic	r3, r3, #16
 1472 070e 9AB2     		uxth	r2, r3
 1473 0710 7B68     		ldr	r3, [r7, #4]
 1474 0712 1A80     		strh	r2, [r3, #0]	@ movhi
 1475              	.L62:
 808:../stm32_lib/src/stm32f10x_i2c.c ****   }
 809:../stm32_lib/src/stm32f10x_i2c.c **** }
 1476              		.loc 1 809 0
 1477 0714 07F10C07 		add	r7, r7, #12
 1478 0718 BD46     		mov	sp, r7
 1479 071a 80BC     		pop	{r7}
 1480 071c 7047     		bx	lr
 1481              		.cfi_endproc
 1482              	.LFE52:
 1484 071e 00BF     		.align	2
 1485              		.global	I2C_StretchClockCmd
 1486              		.thumb
 1487              		.thumb_func
 1489              	I2C_StretchClockCmd:
 1490              	.LFB53:
 810:../stm32_lib/src/stm32f10x_i2c.c **** 
 811:../stm32_lib/src/stm32f10x_i2c.c **** /**
 812:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Enables or disables the specified I2C Clock stretching.
 813:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 814:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  NewState: new state of the I2Cx Clock stretching.
 815:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be: ENABLE or DISABLE.
 816:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 817:../stm32_lib/src/stm32f10x_i2c.c ****   */
 818:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 819:../stm32_lib/src/stm32f10x_i2c.c **** {
 1491              		.loc 1 819 0
 1492              		.cfi_startproc
 1493              		@ args = 0, pretend = 0, frame = 8
 1494              		@ frame_needed = 1, uses_anonymous_args = 0
 1495              		@ link register save eliminated.
 1496 0720 80B4     		push	{r7}
 1497              	.LCFI72:
 1498              		.cfi_def_cfa_offset 4
 1499              		.cfi_offset 7, -4
 1500 0722 83B0     		sub	sp, sp, #12
 1501              	.LCFI73:
 1502              		.cfi_def_cfa_offset 16
 1503 0724 00AF     		add	r7, sp, #0
 1504              	.LCFI74:
 1505              		.cfi_def_cfa_register 7
 1506 0726 7860     		str	r0, [r7, #4]
 1507 0728 0B46     		mov	r3, r1
 1508 072a FB70     		strb	r3, [r7, #3]
 820:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 821:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 822:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 823:../stm32_lib/src/stm32f10x_i2c.c ****   if (NewState == DISABLE)
 1509              		.loc 1 823 0
 1510 072c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1511 072e 002B     		cmp	r3, #0
 1512 0730 08D1     		bne	.L66
 824:../stm32_lib/src/stm32f10x_i2c.c ****   {
 825:../stm32_lib/src/stm32f10x_i2c.c ****     /* Enable the selected I2C Clock stretching */
 826:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 1513              		.loc 1 826 0
 1514 0732 7B68     		ldr	r3, [r7, #4]
 1515 0734 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1516 0736 9BB2     		uxth	r3, r3
 1517 0738 43F08003 		orr	r3, r3, #128
 1518 073c 9AB2     		uxth	r2, r3
 1519 073e 7B68     		ldr	r3, [r7, #4]
 1520 0740 1A80     		strh	r2, [r3, #0]	@ movhi
 1521 0742 07E0     		b	.L65
 1522              	.L66:
 827:../stm32_lib/src/stm32f10x_i2c.c ****   }
 828:../stm32_lib/src/stm32f10x_i2c.c ****   else
 829:../stm32_lib/src/stm32f10x_i2c.c ****   {
 830:../stm32_lib/src/stm32f10x_i2c.c ****     /* Disable the selected I2C Clock stretching */
 831:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 1523              		.loc 1 831 0
 1524 0744 7B68     		ldr	r3, [r7, #4]
 1525 0746 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1526 0748 9BB2     		uxth	r3, r3
 1527 074a 23F08003 		bic	r3, r3, #128
 1528 074e 9AB2     		uxth	r2, r3
 1529 0750 7B68     		ldr	r3, [r7, #4]
 1530 0752 1A80     		strh	r2, [r3, #0]	@ movhi
 1531              	.L65:
 832:../stm32_lib/src/stm32f10x_i2c.c ****   }
 833:../stm32_lib/src/stm32f10x_i2c.c **** }
 1532              		.loc 1 833 0
 1533 0754 07F10C07 		add	r7, r7, #12
 1534 0758 BD46     		mov	sp, r7
 1535 075a 80BC     		pop	{r7}
 1536 075c 7047     		bx	lr
 1537              		.cfi_endproc
 1538              	.LFE53:
 1540 075e 00BF     		.align	2
 1541              		.global	I2C_FastModeDutyCycleConfig
 1542              		.thumb
 1543              		.thumb_func
 1545              	I2C_FastModeDutyCycleConfig:
 1546              	.LFB54:
 834:../stm32_lib/src/stm32f10x_i2c.c **** 
 835:../stm32_lib/src/stm32f10x_i2c.c **** /**
 836:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Selects the specified I2C fast mode duty cycle.
 837:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 838:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_DutyCycle: specifies the fast mode duty cycle.
 839:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 840:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
 841:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
 842:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
 843:../stm32_lib/src/stm32f10x_i2c.c ****   */
 844:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
 845:../stm32_lib/src/stm32f10x_i2c.c **** {
 1547              		.loc 1 845 0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 8
 1550              		@ frame_needed = 1, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 1552 0760 80B4     		push	{r7}
 1553              	.LCFI75:
 1554              		.cfi_def_cfa_offset 4
 1555              		.cfi_offset 7, -4
 1556 0762 83B0     		sub	sp, sp, #12
 1557              	.LCFI76:
 1558              		.cfi_def_cfa_offset 16
 1559 0764 00AF     		add	r7, sp, #0
 1560              	.LCFI77:
 1561              		.cfi_def_cfa_register 7
 1562 0766 7860     		str	r0, [r7, #4]
 1563 0768 0B46     		mov	r3, r1
 1564 076a 7B80     		strh	r3, [r7, #2]	@ movhi
 846:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 847:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 848:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
 849:../stm32_lib/src/stm32f10x_i2c.c ****   if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 1565              		.loc 1 849 0
 1566 076c 7B88     		ldrh	r3, [r7, #2]
 1567 076e B3F5804F 		cmp	r3, #16384
 1568 0772 08D0     		beq	.L69
 850:../stm32_lib/src/stm32f10x_i2c.c ****   {
 851:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=2 */
 852:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CCR &= I2C_DutyCycle_2;
 1569              		.loc 1 852 0
 1570 0774 7B68     		ldr	r3, [r7, #4]
 1571 0776 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1572 0778 9BB2     		uxth	r3, r3
 1573 077a 23F48043 		bic	r3, r3, #16384
 1574 077e 9AB2     		uxth	r2, r3
 1575 0780 7B68     		ldr	r3, [r7, #4]
 1576 0782 9A83     		strh	r2, [r3, #28]	@ movhi
 1577 0784 07E0     		b	.L68
 1578              	.L69:
 853:../stm32_lib/src/stm32f10x_i2c.c ****   }
 854:../stm32_lib/src/stm32f10x_i2c.c ****   else
 855:../stm32_lib/src/stm32f10x_i2c.c ****   {
 856:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C fast mode Tlow/Thigh=16/9 */
 857:../stm32_lib/src/stm32f10x_i2c.c ****     I2Cx->CCR |= I2C_DutyCycle_16_9;
 1579              		.loc 1 857 0
 1580 0786 7B68     		ldr	r3, [r7, #4]
 1581 0788 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1582 078a 9BB2     		uxth	r3, r3
 1583 078c 43F48043 		orr	r3, r3, #16384
 1584 0790 9AB2     		uxth	r2, r3
 1585 0792 7B68     		ldr	r3, [r7, #4]
 1586 0794 9A83     		strh	r2, [r3, #28]	@ movhi
 1587              	.L68:
 858:../stm32_lib/src/stm32f10x_i2c.c ****   }
 859:../stm32_lib/src/stm32f10x_i2c.c **** }
 1588              		.loc 1 859 0
 1589 0796 07F10C07 		add	r7, r7, #12
 1590 079a BD46     		mov	sp, r7
 1591 079c 80BC     		pop	{r7}
 1592 079e 7047     		bx	lr
 1593              		.cfi_endproc
 1594              	.LFE54:
 1596              		.align	2
 1597              		.global	I2C_CheckEvent
 1598              		.thumb
 1599              		.thumb_func
 1601              	I2C_CheckEvent:
 1602              	.LFB55:
 860:../stm32_lib/src/stm32f10x_i2c.c **** 
 861:../stm32_lib/src/stm32f10x_i2c.c **** 
 862:../stm32_lib/src/stm32f10x_i2c.c **** 
 863:../stm32_lib/src/stm32f10x_i2c.c **** /**
 864:../stm32_lib/src/stm32f10x_i2c.c ****  * @brief
 865:../stm32_lib/src/stm32f10x_i2c.c ****  ****************************************************************************************
 866:../stm32_lib/src/stm32f10x_i2c.c ****  *
 867:../stm32_lib/src/stm32f10x_i2c.c ****  *                         I2C State Monitoring Functions
 868:../stm32_lib/src/stm32f10x_i2c.c ****  *                       
 869:../stm32_lib/src/stm32f10x_i2c.c ****  ****************************************************************************************   
 870:../stm32_lib/src/stm32f10x_i2c.c ****  * This I2C driver provides three different ways for I2C state monitoring
 871:../stm32_lib/src/stm32f10x_i2c.c ****  *  depending on the application requirements and constraints:
 872:../stm32_lib/src/stm32f10x_i2c.c ****  *        
 873:../stm32_lib/src/stm32f10x_i2c.c ****  *  
 874:../stm32_lib/src/stm32f10x_i2c.c ****  * 1) Basic state monitoring:
 875:../stm32_lib/src/stm32f10x_i2c.c ****  *    Using I2C_CheckEvent() function:
 876:../stm32_lib/src/stm32f10x_i2c.c ****  *    It compares the status registers (SR1 and SR2) content to a given event
 877:../stm32_lib/src/stm32f10x_i2c.c ****  *    (can be the combination of one or more flags).
 878:../stm32_lib/src/stm32f10x_i2c.c ****  *    It returns SUCCESS if the current status includes the given flags 
 879:../stm32_lib/src/stm32f10x_i2c.c ****  *    and returns ERROR if one or more flags are missing in the current status.
 880:../stm32_lib/src/stm32f10x_i2c.c ****  *    - When to use:
 881:../stm32_lib/src/stm32f10x_i2c.c ****  *      - This function is suitable for most applciations as well as for startup 
 882:../stm32_lib/src/stm32f10x_i2c.c ****  *      activity since the events are fully described in the product reference manual 
 883:../stm32_lib/src/stm32f10x_i2c.c ****  *      (RM0008).
 884:../stm32_lib/src/stm32f10x_i2c.c ****  *      - It is also suitable for users who need to define their own events.
 885:../stm32_lib/src/stm32f10x_i2c.c ****  *    - Limitations:
 886:../stm32_lib/src/stm32f10x_i2c.c ****  *      - If an error occurs (ie. error flags are set besides to the monitored flags),
 887:../stm32_lib/src/stm32f10x_i2c.c ****  *        the I2C_CheckEvent() function may return SUCCESS despite the communication
 888:../stm32_lib/src/stm32f10x_i2c.c ****  *        hold or corrupted real state. 
 889:../stm32_lib/src/stm32f10x_i2c.c ****  *        In this case, it is advised to use error interrupts to monitor the error
 890:../stm32_lib/src/stm32f10x_i2c.c ****  *        events and handle them in the interrupt IRQ handler.
 891:../stm32_lib/src/stm32f10x_i2c.c ****  *        
 892:../stm32_lib/src/stm32f10x_i2c.c ****  *        @note 
 893:../stm32_lib/src/stm32f10x_i2c.c ****  *        For error management, it is advised to use the following functions:
 894:../stm32_lib/src/stm32f10x_i2c.c ****  *          - I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
 895:../stm32_lib/src/stm32f10x_i2c.c ****  *          - I2Cx_ER_IRQHandler() which is called when the error interurpt occurs.
 896:../stm32_lib/src/stm32f10x_i2c.c ****  *            Where x is the peripheral instance (I2C1, I2C2 ...)
 897:../stm32_lib/src/stm32f10x_i2c.c ****  *          - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into I2Cx_ER_IRQHandler() 
 898:../stm32_lib/src/stm32f10x_i2c.c ****  *            in order to determine which error occured.
 899:../stm32_lib/src/stm32f10x_i2c.c ****  *          - I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd()
 900:../stm32_lib/src/stm32f10x_i2c.c ****  *            and/or I2C_GenerateStop() in order to clear the error flag and source,
 901:../stm32_lib/src/stm32f10x_i2c.c ****  *            and return to correct communication status.
 902:../stm32_lib/src/stm32f10x_i2c.c ****  *            
 903:../stm32_lib/src/stm32f10x_i2c.c ****  *
 904:../stm32_lib/src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring:
 905:../stm32_lib/src/stm32f10x_i2c.c ****  *     Using the function I2C_GetLastEvent() which returns the image of both status 
 906:../stm32_lib/src/stm32f10x_i2c.c ****  *     registers in a single word (uint32_t) (Status Register 2 value is shifted left 
 907:../stm32_lib/src/stm32f10x_i2c.c ****  *     by 16 bits and concatenated to Status Register 1).
 908:../stm32_lib/src/stm32f10x_i2c.c ****  *     - When to use:
 909:../stm32_lib/src/stm32f10x_i2c.c ****  *       - This function is suitable for the same applications above but it allows to
 910:../stm32_lib/src/stm32f10x_i2c.c ****  *         overcome the mentionned limitation of I2C_GetFlagStatus() function.
 911:../stm32_lib/src/stm32f10x_i2c.c ****  *         The returned value could be compared to events already defined in the 
 912:../stm32_lib/src/stm32f10x_i2c.c ****  *         library (stm32f10x_i2c.h) or to custom values defiend by user.
 913:../stm32_lib/src/stm32f10x_i2c.c ****  *       - This function is suitable when multiple flags are monitored at the same time.
 914:../stm32_lib/src/stm32f10x_i2c.c ****  *       - At the opposite of I2C_CheckEvent() function, this function allows user to
 915:../stm32_lib/src/stm32f10x_i2c.c ****  *         choose when an event is accepted (when all events flags are set and no 
 916:../stm32_lib/src/stm32f10x_i2c.c ****  *         other flags are set or just when the needed flags are set like 
 917:../stm32_lib/src/stm32f10x_i2c.c ****  *         I2C_CheckEvent() function).
 918:../stm32_lib/src/stm32f10x_i2c.c ****  *     - Limitations:
 919:../stm32_lib/src/stm32f10x_i2c.c ****  *       - User may need to define his own events.
 920:../stm32_lib/src/stm32f10x_i2c.c ****  *       - Same remark concerning the error management is applicable for this 
 921:../stm32_lib/src/stm32f10x_i2c.c ****  *         function if user decides to check only regular communication flags (and 
 922:../stm32_lib/src/stm32f10x_i2c.c ****  *         ignores error flags).
 923:../stm32_lib/src/stm32f10x_i2c.c ****  *     
 924:../stm32_lib/src/stm32f10x_i2c.c ****  *
 925:../stm32_lib/src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring:
 926:../stm32_lib/src/stm32f10x_i2c.c ****  *     Using the function I2C_GetFlagStatus() which simply returns the status of 
 927:../stm32_lib/src/stm32f10x_i2c.c ****  *     one single flag (ie. I2C_FLAG_RXNE ...). 
 928:../stm32_lib/src/stm32f10x_i2c.c ****  *     - When to use:
 929:../stm32_lib/src/stm32f10x_i2c.c ****  *        - This function could be used for specific applications or in debug phase.
 930:../stm32_lib/src/stm32f10x_i2c.c ****  *        - It is suitable when only one flag checking is needed (most I2C events 
 931:../stm32_lib/src/stm32f10x_i2c.c ****  *          are monitored through multiple flags).
 932:../stm32_lib/src/stm32f10x_i2c.c ****  *     - Limitations: 
 933:../stm32_lib/src/stm32f10x_i2c.c ****  *        - When calling this function, the Status register is accessed. Some flags are
 934:../stm32_lib/src/stm32f10x_i2c.c ****  *          cleared when the status register is accessed. So checking the status
 935:../stm32_lib/src/stm32f10x_i2c.c ****  *          of one Flag, may clear other ones.
 936:../stm32_lib/src/stm32f10x_i2c.c ****  *        - Function may need to be called twice or more in order to monitor one 
 937:../stm32_lib/src/stm32f10x_i2c.c ****  *          single event.
 938:../stm32_lib/src/stm32f10x_i2c.c ****  *
 939:../stm32_lib/src/stm32f10x_i2c.c ****  *  For detailed description of Events, please refer to section I2C_Events in 
 940:../stm32_lib/src/stm32f10x_i2c.c ****  *  stm32f10x_i2c.h file.
 941:../stm32_lib/src/stm32f10x_i2c.c ****  *  
 942:../stm32_lib/src/stm32f10x_i2c.c ****  */
 943:../stm32_lib/src/stm32f10x_i2c.c **** 
 944:../stm32_lib/src/stm32f10x_i2c.c **** /**
 945:../stm32_lib/src/stm32f10x_i2c.c ****  * 
 946:../stm32_lib/src/stm32f10x_i2c.c ****  *  1) Basic state monitoring
 947:../stm32_lib/src/stm32f10x_i2c.c ****  *******************************************************************************
 948:../stm32_lib/src/stm32f10x_i2c.c ****  */
 949:../stm32_lib/src/stm32f10x_i2c.c **** 
 950:../stm32_lib/src/stm32f10x_i2c.c **** /**
 951:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Checks whether the last I2Cx Event is equal to the one passed
 952:../stm32_lib/src/stm32f10x_i2c.c ****   *   as parameter.
 953:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
 954:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_EVENT: specifies the event to be checked. 
 955:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
 956:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED           : EV1
 957:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED              : EV1
 958:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED     : EV1
 959:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED        : EV1
 960:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED            : EV1
 961:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_RECEIVED                         : EV2
 962:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)      : EV2
 963:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)    : EV2
 964:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED                      : EV3
 965:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)   : EV3
 966:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL) : EV3
 967:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_ACK_FAILURE                           : EV3_2
 968:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_SLAVE_STOP_DETECTED                         : EV4
 969:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_SELECT                          : EV5
 970:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED            : EV6     
 971:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED               : EV6
 972:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_RECEIVED                        : EV7
 973:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING                    : EV8
 974:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED                     : EV8_2
 975:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_EVENT_MASTER_MODE_ADDRESS10                       : EV9
 976:../stm32_lib/src/stm32f10x_i2c.c ****   *     
 977:../stm32_lib/src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
 978:../stm32_lib/src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
 979:../stm32_lib/src/stm32f10x_i2c.c ****   *    
 980:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval An ErrorStatus enumuration value:
 981:../stm32_lib/src/stm32f10x_i2c.c ****   * - SUCCESS: Last event is equal to the I2C_EVENT
 982:../stm32_lib/src/stm32f10x_i2c.c ****   * - ERROR: Last event is different from the I2C_EVENT
 983:../stm32_lib/src/stm32f10x_i2c.c ****   */
 984:../stm32_lib/src/stm32f10x_i2c.c **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
 985:../stm32_lib/src/stm32f10x_i2c.c **** {
 1603              		.loc 1 985 0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 24
 1606              		@ frame_needed = 1, uses_anonymous_args = 0
 1607              		@ link register save eliminated.
 1608 07a0 80B4     		push	{r7}
 1609              	.LCFI78:
 1610              		.cfi_def_cfa_offset 4
 1611              		.cfi_offset 7, -4
 1612 07a2 87B0     		sub	sp, sp, #28
 1613              	.LCFI79:
 1614              		.cfi_def_cfa_offset 32
 1615 07a4 00AF     		add	r7, sp, #0
 1616              	.LCFI80:
 1617              		.cfi_def_cfa_register 7
 1618 07a6 7860     		str	r0, [r7, #4]
 1619 07a8 3960     		str	r1, [r7, #0]
 986:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 1620              		.loc 1 986 0
 1621 07aa 4FF00003 		mov	r3, #0
 1622 07ae 3B61     		str	r3, [r7, #16]
 987:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 1623              		.loc 1 987 0
 1624 07b0 4FF00003 		mov	r3, #0
 1625 07b4 FB60     		str	r3, [r7, #12]
 1626 07b6 4FF00003 		mov	r3, #0
 1627 07ba BB60     		str	r3, [r7, #8]
 988:../stm32_lib/src/stm32f10x_i2c.c ****   ErrorStatus status = ERROR;
 1628              		.loc 1 988 0
 1629 07bc 4FF00003 		mov	r3, #0
 1630 07c0 FB75     		strb	r3, [r7, #23]
 989:../stm32_lib/src/stm32f10x_i2c.c **** 
 990:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
 991:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 992:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_EVENT(I2C_EVENT));
 993:../stm32_lib/src/stm32f10x_i2c.c **** 
 994:../stm32_lib/src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
 995:../stm32_lib/src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 1631              		.loc 1 995 0
 1632 07c2 7B68     		ldr	r3, [r7, #4]
 1633 07c4 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1634 07c6 9BB2     		uxth	r3, r3
 1635 07c8 FB60     		str	r3, [r7, #12]
 996:../stm32_lib/src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 1636              		.loc 1 996 0
 1637 07ca 7B68     		ldr	r3, [r7, #4]
 1638 07cc 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1639 07ce 9BB2     		uxth	r3, r3
 1640 07d0 BB60     		str	r3, [r7, #8]
 997:../stm32_lib/src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 1641              		.loc 1 997 0
 1642 07d2 BB68     		ldr	r3, [r7, #8]
 1643 07d4 4FEA0343 		lsl	r3, r3, #16
 1644 07d8 BB60     		str	r3, [r7, #8]
 998:../stm32_lib/src/stm32f10x_i2c.c **** 
 999:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1000:../stm32_lib/src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 1645              		.loc 1 1000 0
 1646 07da FA68     		ldr	r2, [r7, #12]
 1647 07dc BB68     		ldr	r3, [r7, #8]
 1648 07de 1343     		orrs	r3, r3, r2
 1649 07e0 23F07F43 		bic	r3, r3, #-16777216
 1650 07e4 3B61     		str	r3, [r7, #16]
1001:../stm32_lib/src/stm32f10x_i2c.c **** 
1002:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check whether the last event contains the I2C_EVENT */
1003:../stm32_lib/src/stm32f10x_i2c.c ****   if ((lastevent & I2C_EVENT) == I2C_EVENT)
 1651              		.loc 1 1003 0
 1652 07e6 3A69     		ldr	r2, [r7, #16]
 1653 07e8 3B68     		ldr	r3, [r7, #0]
 1654 07ea 1A40     		ands	r2, r2, r3
 1655 07ec 3B68     		ldr	r3, [r7, #0]
 1656 07ee 9A42     		cmp	r2, r3
 1657 07f0 03D1     		bne	.L72
1004:../stm32_lib/src/stm32f10x_i2c.c ****   {
1005:../stm32_lib/src/stm32f10x_i2c.c ****     /* SUCCESS: last event is equal to I2C_EVENT */
1006:../stm32_lib/src/stm32f10x_i2c.c ****     status = SUCCESS;
 1658              		.loc 1 1006 0
 1659 07f2 4FF00103 		mov	r3, #1
 1660 07f6 FB75     		strb	r3, [r7, #23]
 1661 07f8 02E0     		b	.L73
 1662              	.L72:
1007:../stm32_lib/src/stm32f10x_i2c.c ****   }
1008:../stm32_lib/src/stm32f10x_i2c.c ****   else
1009:../stm32_lib/src/stm32f10x_i2c.c ****   {
1010:../stm32_lib/src/stm32f10x_i2c.c ****     /* ERROR: last event is different from I2C_EVENT */
1011:../stm32_lib/src/stm32f10x_i2c.c ****     status = ERROR;
 1663              		.loc 1 1011 0
 1664 07fa 4FF00003 		mov	r3, #0
 1665 07fe FB75     		strb	r3, [r7, #23]
 1666              	.L73:
1012:../stm32_lib/src/stm32f10x_i2c.c ****   }
1013:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return status */
1014:../stm32_lib/src/stm32f10x_i2c.c ****   return status;
 1667              		.loc 1 1014 0
 1668 0800 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1015:../stm32_lib/src/stm32f10x_i2c.c **** }
 1669              		.loc 1 1015 0
 1670 0802 1846     		mov	r0, r3
 1671 0804 07F11C07 		add	r7, r7, #28
 1672 0808 BD46     		mov	sp, r7
 1673 080a 80BC     		pop	{r7}
 1674 080c 7047     		bx	lr
 1675              		.cfi_endproc
 1676              	.LFE55:
 1678 080e 00BF     		.align	2
 1679              		.global	I2C_GetLastEvent
 1680              		.thumb
 1681              		.thumb_func
 1683              	I2C_GetLastEvent:
 1684              	.LFB56:
1016:../stm32_lib/src/stm32f10x_i2c.c **** 
1017:../stm32_lib/src/stm32f10x_i2c.c **** /**
1018:../stm32_lib/src/stm32f10x_i2c.c ****  * 
1019:../stm32_lib/src/stm32f10x_i2c.c ****  *  2) Advanced state monitoring
1020:../stm32_lib/src/stm32f10x_i2c.c ****  *******************************************************************************
1021:../stm32_lib/src/stm32f10x_i2c.c ****  */
1022:../stm32_lib/src/stm32f10x_i2c.c **** 
1023:../stm32_lib/src/stm32f10x_i2c.c **** /**
1024:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Returns the last I2Cx Event.
1025:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1026:../stm32_lib/src/stm32f10x_i2c.c ****   *     
1027:../stm32_lib/src/stm32f10x_i2c.c ****   * @note: For detailed description of Events, please refer to section 
1028:../stm32_lib/src/stm32f10x_i2c.c ****   *    I2C_Events in stm32f10x_i2c.h file.
1029:../stm32_lib/src/stm32f10x_i2c.c ****   *    
1030:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The last event
1031:../stm32_lib/src/stm32f10x_i2c.c ****   */
1032:../stm32_lib/src/stm32f10x_i2c.c **** uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
1033:../stm32_lib/src/stm32f10x_i2c.c **** {
 1685              		.loc 1 1033 0
 1686              		.cfi_startproc
 1687              		@ args = 0, pretend = 0, frame = 24
 1688              		@ frame_needed = 1, uses_anonymous_args = 0
 1689              		@ link register save eliminated.
 1690 0810 80B4     		push	{r7}
 1691              	.LCFI81:
 1692              		.cfi_def_cfa_offset 4
 1693              		.cfi_offset 7, -4
 1694 0812 87B0     		sub	sp, sp, #28
 1695              	.LCFI82:
 1696              		.cfi_def_cfa_offset 32
 1697 0814 00AF     		add	r7, sp, #0
 1698              	.LCFI83:
 1699              		.cfi_def_cfa_register 7
 1700 0816 7860     		str	r0, [r7, #4]
1034:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t lastevent = 0;
 1701              		.loc 1 1034 0
 1702 0818 4FF00003 		mov	r3, #0
 1703 081c 7B61     		str	r3, [r7, #20]
1035:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
 1704              		.loc 1 1035 0
 1705 081e 4FF00003 		mov	r3, #0
 1706 0822 3B61     		str	r3, [r7, #16]
 1707 0824 4FF00003 		mov	r3, #0
 1708 0828 FB60     		str	r3, [r7, #12]
1036:../stm32_lib/src/stm32f10x_i2c.c **** 
1037:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
1038:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1039:../stm32_lib/src/stm32f10x_i2c.c **** 
1040:../stm32_lib/src/stm32f10x_i2c.c ****   /* Read the I2Cx status register */
1041:../stm32_lib/src/stm32f10x_i2c.c ****   flag1 = I2Cx->SR1;
 1709              		.loc 1 1041 0
 1710 082a 7B68     		ldr	r3, [r7, #4]
 1711 082c 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1712 082e 9BB2     		uxth	r3, r3
 1713 0830 3B61     		str	r3, [r7, #16]
1042:../stm32_lib/src/stm32f10x_i2c.c ****   flag2 = I2Cx->SR2;
 1714              		.loc 1 1042 0
 1715 0832 7B68     		ldr	r3, [r7, #4]
 1716 0834 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1717 0836 9BB2     		uxth	r3, r3
 1718 0838 FB60     		str	r3, [r7, #12]
1043:../stm32_lib/src/stm32f10x_i2c.c ****   flag2 = flag2 << 16;
 1719              		.loc 1 1043 0
 1720 083a FB68     		ldr	r3, [r7, #12]
 1721 083c 4FEA0343 		lsl	r3, r3, #16
 1722 0840 FB60     		str	r3, [r7, #12]
1044:../stm32_lib/src/stm32f10x_i2c.c **** 
1045:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the last event value from I2C status register */
1046:../stm32_lib/src/stm32f10x_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_Mask;
 1723              		.loc 1 1046 0
 1724 0842 3A69     		ldr	r2, [r7, #16]
 1725 0844 FB68     		ldr	r3, [r7, #12]
 1726 0846 1343     		orrs	r3, r3, r2
 1727 0848 23F07F43 		bic	r3, r3, #-16777216
 1728 084c 7B61     		str	r3, [r7, #20]
1047:../stm32_lib/src/stm32f10x_i2c.c **** 
1048:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return status */
1049:../stm32_lib/src/stm32f10x_i2c.c ****   return lastevent;
 1729              		.loc 1 1049 0
 1730 084e 7B69     		ldr	r3, [r7, #20]
1050:../stm32_lib/src/stm32f10x_i2c.c **** }
 1731              		.loc 1 1050 0
 1732 0850 1846     		mov	r0, r3
 1733 0852 07F11C07 		add	r7, r7, #28
 1734 0856 BD46     		mov	sp, r7
 1735 0858 80BC     		pop	{r7}
 1736 085a 7047     		bx	lr
 1737              		.cfi_endproc
 1738              	.LFE56:
 1740              		.align	2
 1741              		.global	I2C_GetFlagStatus
 1742              		.thumb
 1743              		.thumb_func
 1745              	I2C_GetFlagStatus:
 1746              	.LFB57:
1051:../stm32_lib/src/stm32f10x_i2c.c **** 
1052:../stm32_lib/src/stm32f10x_i2c.c **** /**
1053:../stm32_lib/src/stm32f10x_i2c.c ****  * 
1054:../stm32_lib/src/stm32f10x_i2c.c ****  *  3) Flag-based state monitoring
1055:../stm32_lib/src/stm32f10x_i2c.c ****  *******************************************************************************
1056:../stm32_lib/src/stm32f10x_i2c.c ****  */
1057:../stm32_lib/src/stm32f10x_i2c.c **** 
1058:../stm32_lib/src/stm32f10x_i2c.c **** /**
1059:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C flag is set or not.
1060:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1061:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to check. 
1062:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1063:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_DUALF: Dual flag (Slave mode)
1064:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
1065:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
1066:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_GENCALL: General call header flag (Slave mode)
1067:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TRA: Transmitter/Receiver flag
1068:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BUSY: Bus busy flag
1069:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_MSL: Master/Slave flag
1070:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1071:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1072:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1073:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1074:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1075:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1076:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1077:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TXE: Data register empty flag (Transmitter)
1078:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag
1079:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode)
1080:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
1081:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BTF: Byte transfer finished flag
1082:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ADDR: Address sent flag (Master mode) ADSL
1083:../stm32_lib/src/stm32f10x_i2c.c ****   *   Address matched flag (Slave mode)ENDAD
1084:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
1085:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The new state of I2C_FLAG (SET or RESET).
1086:../stm32_lib/src/stm32f10x_i2c.c ****   */
1087:../stm32_lib/src/stm32f10x_i2c.c **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1088:../stm32_lib/src/stm32f10x_i2c.c **** {
 1747              		.loc 1 1088 0
 1748              		.cfi_startproc
 1749              		@ args = 0, pretend = 0, frame = 24
 1750              		@ frame_needed = 1, uses_anonymous_args = 0
 1751              		@ link register save eliminated.
 1752 085c 80B4     		push	{r7}
 1753              	.LCFI84:
 1754              		.cfi_def_cfa_offset 4
 1755              		.cfi_offset 7, -4
 1756 085e 87B0     		sub	sp, sp, #28
 1757              	.LCFI85:
 1758              		.cfi_def_cfa_offset 32
 1759 0860 00AF     		add	r7, sp, #0
 1760              	.LCFI86:
 1761              		.cfi_def_cfa_register 7
 1762 0862 7860     		str	r0, [r7, #4]
 1763 0864 3960     		str	r1, [r7, #0]
1089:../stm32_lib/src/stm32f10x_i2c.c ****   FlagStatus bitstatus = RESET;
 1764              		.loc 1 1089 0
 1765 0866 4FF00003 		mov	r3, #0
 1766 086a FB75     		strb	r3, [r7, #23]
1090:../stm32_lib/src/stm32f10x_i2c.c ****   __IO uint32_t i2creg = 0, i2cxbase = 0;
 1767              		.loc 1 1090 0
 1768 086c 4FF00003 		mov	r3, #0
 1769 0870 3B61     		str	r3, [r7, #16]
 1770 0872 4FF00003 		mov	r3, #0
 1771 0876 FB60     		str	r3, [r7, #12]
1091:../stm32_lib/src/stm32f10x_i2c.c **** 
1092:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
1093:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1094:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
1095:../stm32_lib/src/stm32f10x_i2c.c **** 
1096:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the I2Cx peripheral base address */
1097:../stm32_lib/src/stm32f10x_i2c.c ****   i2cxbase = (uint32_t)I2Cx;
 1772              		.loc 1 1097 0
 1773 0878 7B68     		ldr	r3, [r7, #4]
 1774 087a FB60     		str	r3, [r7, #12]
1098:../stm32_lib/src/stm32f10x_i2c.c ****   
1099:../stm32_lib/src/stm32f10x_i2c.c ****   /* Read flag register index */
1100:../stm32_lib/src/stm32f10x_i2c.c ****   i2creg = I2C_FLAG >> 28;
 1775              		.loc 1 1100 0
 1776 087c 3B68     		ldr	r3, [r7, #0]
 1777 087e 4FEA1373 		lsr	r3, r3, #28
 1778 0882 3B61     		str	r3, [r7, #16]
1101:../stm32_lib/src/stm32f10x_i2c.c ****   
1102:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1103:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_FLAG &= FLAG_Mask;
 1779              		.loc 1 1103 0
 1780 0884 3B68     		ldr	r3, [r7, #0]
 1781 0886 23F07F43 		bic	r3, r3, #-16777216
 1782 088a 3B60     		str	r3, [r7, #0]
1104:../stm32_lib/src/stm32f10x_i2c.c ****   
1105:../stm32_lib/src/stm32f10x_i2c.c ****   if(i2creg != 0)
 1783              		.loc 1 1105 0
 1784 088c 3B69     		ldr	r3, [r7, #16]
 1785 088e 002B     		cmp	r3, #0
 1786 0890 04D0     		beq	.L76
1106:../stm32_lib/src/stm32f10x_i2c.c ****   {
1107:../stm32_lib/src/stm32f10x_i2c.c ****     /* Get the I2Cx SR1 register address */
1108:../stm32_lib/src/stm32f10x_i2c.c ****     i2cxbase += 0x14;
 1787              		.loc 1 1108 0
 1788 0892 FB68     		ldr	r3, [r7, #12]
 1789 0894 03F11403 		add	r3, r3, #20
 1790 0898 FB60     		str	r3, [r7, #12]
 1791 089a 07E0     		b	.L77
 1792              	.L76:
1109:../stm32_lib/src/stm32f10x_i2c.c ****   }
1110:../stm32_lib/src/stm32f10x_i2c.c ****   else
1111:../stm32_lib/src/stm32f10x_i2c.c ****   {
1112:../stm32_lib/src/stm32f10x_i2c.c ****     /* Flag in I2Cx SR2 Register */
1113:../stm32_lib/src/stm32f10x_i2c.c ****     I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 1793              		.loc 1 1113 0
 1794 089c 3B68     		ldr	r3, [r7, #0]
 1795 089e 4FEA1343 		lsr	r3, r3, #16
 1796 08a2 3B60     		str	r3, [r7, #0]
1114:../stm32_lib/src/stm32f10x_i2c.c ****     /* Get the I2Cx SR2 register address */
1115:../stm32_lib/src/stm32f10x_i2c.c ****     i2cxbase += 0x18;
 1797              		.loc 1 1115 0
 1798 08a4 FB68     		ldr	r3, [r7, #12]
 1799 08a6 03F11803 		add	r3, r3, #24
 1800 08aa FB60     		str	r3, [r7, #12]
 1801              	.L77:
1116:../stm32_lib/src/stm32f10x_i2c.c ****   }
1117:../stm32_lib/src/stm32f10x_i2c.c ****   
1118:../stm32_lib/src/stm32f10x_i2c.c ****   if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 1802              		.loc 1 1118 0
 1803 08ac FB68     		ldr	r3, [r7, #12]
 1804 08ae 1A68     		ldr	r2, [r3, #0]
 1805 08b0 3B68     		ldr	r3, [r7, #0]
 1806 08b2 1340     		ands	r3, r3, r2
 1807 08b4 002B     		cmp	r3, #0
 1808 08b6 03D0     		beq	.L78
1119:../stm32_lib/src/stm32f10x_i2c.c ****   {
1120:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C_FLAG is set */
1121:../stm32_lib/src/stm32f10x_i2c.c ****     bitstatus = SET;
 1809              		.loc 1 1121 0
 1810 08b8 4FF00103 		mov	r3, #1
 1811 08bc FB75     		strb	r3, [r7, #23]
 1812 08be 02E0     		b	.L79
 1813              	.L78:
1122:../stm32_lib/src/stm32f10x_i2c.c ****   }
1123:../stm32_lib/src/stm32f10x_i2c.c ****   else
1124:../stm32_lib/src/stm32f10x_i2c.c ****   {
1125:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C_FLAG is reset */
1126:../stm32_lib/src/stm32f10x_i2c.c ****     bitstatus = RESET;
 1814              		.loc 1 1126 0
 1815 08c0 4FF00003 		mov	r3, #0
 1816 08c4 FB75     		strb	r3, [r7, #23]
 1817              	.L79:
1127:../stm32_lib/src/stm32f10x_i2c.c ****   }
1128:../stm32_lib/src/stm32f10x_i2c.c ****   
1129:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return the I2C_FLAG status */
1130:../stm32_lib/src/stm32f10x_i2c.c ****   return  bitstatus;
 1818              		.loc 1 1130 0
 1819 08c6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1131:../stm32_lib/src/stm32f10x_i2c.c **** }
 1820              		.loc 1 1131 0
 1821 08c8 1846     		mov	r0, r3
 1822 08ca 07F11C07 		add	r7, r7, #28
 1823 08ce BD46     		mov	sp, r7
 1824 08d0 80BC     		pop	{r7}
 1825 08d2 7047     		bx	lr
 1826              		.cfi_endproc
 1827              	.LFE57:
 1829              		.align	2
 1830              		.global	I2C_ClearFlag
 1831              		.thumb
 1832              		.thumb_func
 1834              	I2C_ClearFlag:
 1835              	.LFB58:
1132:../stm32_lib/src/stm32f10x_i2c.c **** 
1133:../stm32_lib/src/stm32f10x_i2c.c **** 
1134:../stm32_lib/src/stm32f10x_i2c.c **** 
1135:../stm32_lib/src/stm32f10x_i2c.c **** /**
1136:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cx's pending flags.
1137:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1138:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_FLAG: specifies the flag to clear. 
1139:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1140:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1141:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1142:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_PECERR: PEC error in reception flag
1143:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1144:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_AF: Acknowledge failure flag
1145:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1146:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_FLAG_BERR: Bus error flag
1147:../stm32_lib/src/stm32f10x_i2c.c ****   *   
1148:../stm32_lib/src/stm32f10x_i2c.c ****   * @note
1149:../stm32_lib/src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1150:../stm32_lib/src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation 
1151:../stm32_lib/src/stm32f10x_i2c.c ****   *     to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1152:../stm32_lib/src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1153:../stm32_lib/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the 
1154:../stm32_lib/src/stm32f10x_i2c.c ****   *     second byte of the address in DR register.
1155:../stm32_lib/src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1156:../stm32_lib/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a 
1157:../stm32_lib/src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1158:../stm32_lib/src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1159:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to 
1160:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1161:../stm32_lib/src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1
1162:../stm32_lib/src/stm32f10x_i2c.c ****   *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
1163:../stm32_lib/src/stm32f10x_i2c.c ****   *     register  (I2C_SendData()).
1164:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
1165:../stm32_lib/src/stm32f10x_i2c.c ****   */
1166:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1167:../stm32_lib/src/stm32f10x_i2c.c **** {
 1836              		.loc 1 1167 0
 1837              		.cfi_startproc
 1838              		@ args = 0, pretend = 0, frame = 16
 1839              		@ frame_needed = 1, uses_anonymous_args = 0
 1840              		@ link register save eliminated.
 1841 08d4 80B4     		push	{r7}
 1842              	.LCFI87:
 1843              		.cfi_def_cfa_offset 4
 1844              		.cfi_offset 7, -4
 1845 08d6 85B0     		sub	sp, sp, #20
 1846              	.LCFI88:
 1847              		.cfi_def_cfa_offset 24
 1848 08d8 00AF     		add	r7, sp, #0
 1849              	.LCFI89:
 1850              		.cfi_def_cfa_register 7
 1851 08da 7860     		str	r0, [r7, #4]
 1852 08dc 3960     		str	r1, [r7, #0]
1168:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 1853              		.loc 1 1168 0
 1854 08de 4FF00003 		mov	r3, #0
 1855 08e2 FB60     		str	r3, [r7, #12]
1169:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
1170:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1171:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
1172:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1173:../stm32_lib/src/stm32f10x_i2c.c ****   flagpos = I2C_FLAG & FLAG_Mask;
 1856              		.loc 1 1173 0
 1857 08e4 3B68     		ldr	r3, [r7, #0]
 1858 08e6 23F07F43 		bic	r3, r3, #-16777216
 1859 08ea FB60     		str	r3, [r7, #12]
1174:../stm32_lib/src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1175:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1860              		.loc 1 1175 0
 1861 08ec FB68     		ldr	r3, [r7, #12]
 1862 08ee 9BB2     		uxth	r3, r3
 1863 08f0 6FEA0303 		mvn	r3, r3
 1864 08f4 9AB2     		uxth	r2, r3
 1865 08f6 7B68     		ldr	r3, [r7, #4]
 1866 08f8 9A82     		strh	r2, [r3, #20]	@ movhi
1176:../stm32_lib/src/stm32f10x_i2c.c **** }
 1867              		.loc 1 1176 0
 1868 08fa 07F11407 		add	r7, r7, #20
 1869 08fe BD46     		mov	sp, r7
 1870 0900 80BC     		pop	{r7}
 1871 0902 7047     		bx	lr
 1872              		.cfi_endproc
 1873              	.LFE58:
 1875              		.align	2
 1876              		.global	I2C_GetITStatus
 1877              		.thumb
 1878              		.thumb_func
 1880              	I2C_GetITStatus:
 1881              	.LFB59:
1177:../stm32_lib/src/stm32f10x_i2c.c **** 
1178:../stm32_lib/src/stm32f10x_i2c.c **** /**
1179:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Checks whether the specified I2C interrupt has occurred or not.
1180:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1181:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt source to check. 
1182:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be one of the following values:
1183:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert flag
1184:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag
1185:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception flag
1186:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
1187:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure flag
1188:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost flag (Master mode)
1189:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error flag
1190:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TXE: Data register empty flag (Transmitter)
1191:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_RXNE: Data register not empty (Receiver) flag
1192:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_STOPF: Stop detection flag (Slave mode)
1193:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode)
1194:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BTF: Byte transfer finished flag
1195:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ADDR: Address sent flag (Master mode) ADSL
1196:../stm32_lib/src/stm32f10x_i2c.c ****   *                       Address matched flag (Slave mode)ENDAD
1197:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SB: Start bit flag (Master mode)
1198:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval The new state of I2C_IT (SET or RESET).
1199:../stm32_lib/src/stm32f10x_i2c.c ****   */
1200:../stm32_lib/src/stm32f10x_i2c.c **** ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1201:../stm32_lib/src/stm32f10x_i2c.c **** {
 1882              		.loc 1 1201 0
 1883              		.cfi_startproc
 1884              		@ args = 0, pretend = 0, frame = 16
 1885              		@ frame_needed = 1, uses_anonymous_args = 0
 1886              		@ link register save eliminated.
 1887 0904 80B4     		push	{r7}
 1888              	.LCFI90:
 1889              		.cfi_def_cfa_offset 4
 1890              		.cfi_offset 7, -4
 1891 0906 85B0     		sub	sp, sp, #20
 1892              	.LCFI91:
 1893              		.cfi_def_cfa_offset 24
 1894 0908 00AF     		add	r7, sp, #0
 1895              	.LCFI92:
 1896              		.cfi_def_cfa_register 7
 1897 090a 7860     		str	r0, [r7, #4]
 1898 090c 3960     		str	r1, [r7, #0]
1202:../stm32_lib/src/stm32f10x_i2c.c ****   ITStatus bitstatus = RESET;
 1899              		.loc 1 1202 0
 1900 090e 4FF00003 		mov	r3, #0
 1901 0912 FB73     		strb	r3, [r7, #15]
1203:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t enablestatus = 0;
 1902              		.loc 1 1203 0
 1903 0914 4FF00003 		mov	r3, #0
 1904 0918 BB60     		str	r3, [r7, #8]
1204:../stm32_lib/src/stm32f10x_i2c.c **** 
1205:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
1206:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1207:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_GET_IT(I2C_IT));
1208:../stm32_lib/src/stm32f10x_i2c.c **** 
1209:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check if the interrupt source is enabled or not */
1210:../stm32_lib/src/stm32f10x_i2c.c ****   enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 1905              		.loc 1 1210 0
 1906 091a 3B68     		ldr	r3, [r7, #0]
 1907 091c 03F0E063 		and	r3, r3, #117440512
 1908 0920 4FEA1342 		lsr	r2, r3, #16
 1909 0924 7B68     		ldr	r3, [r7, #4]
 1910 0926 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1911 0928 9BB2     		uxth	r3, r3
 1912 092a 1340     		ands	r3, r3, r2
 1913 092c BB60     		str	r3, [r7, #8]
1211:../stm32_lib/src/stm32f10x_i2c.c ****   
1212:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get bit[23:0] of the flag */
1213:../stm32_lib/src/stm32f10x_i2c.c ****   I2C_IT &= FLAG_Mask;
 1914              		.loc 1 1213 0
 1915 092e 3B68     		ldr	r3, [r7, #0]
 1916 0930 23F07F43 		bic	r3, r3, #-16777216
 1917 0934 3B60     		str	r3, [r7, #0]
1214:../stm32_lib/src/stm32f10x_i2c.c **** 
1215:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the status of the specified I2C flag */
1216:../stm32_lib/src/stm32f10x_i2c.c ****   if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 1918              		.loc 1 1216 0
 1919 0936 7B68     		ldr	r3, [r7, #4]
 1920 0938 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1921 093a 9BB2     		uxth	r3, r3
 1922 093c 1A46     		mov	r2, r3
 1923 093e 3B68     		ldr	r3, [r7, #0]
 1924 0940 1340     		ands	r3, r3, r2
 1925 0942 002B     		cmp	r3, #0
 1926 0944 06D0     		beq	.L82
 1927              		.loc 1 1216 0 is_stmt 0 discriminator 1
 1928 0946 BB68     		ldr	r3, [r7, #8]
 1929 0948 002B     		cmp	r3, #0
 1930 094a 03D0     		beq	.L82
1217:../stm32_lib/src/stm32f10x_i2c.c ****   {
1218:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C_IT is set */
1219:../stm32_lib/src/stm32f10x_i2c.c ****     bitstatus = SET;
 1931              		.loc 1 1219 0 is_stmt 1
 1932 094c 4FF00103 		mov	r3, #1
 1933 0950 FB73     		strb	r3, [r7, #15]
 1934 0952 02E0     		b	.L83
 1935              	.L82:
1220:../stm32_lib/src/stm32f10x_i2c.c ****   }
1221:../stm32_lib/src/stm32f10x_i2c.c ****   else
1222:../stm32_lib/src/stm32f10x_i2c.c ****   {
1223:../stm32_lib/src/stm32f10x_i2c.c ****     /* I2C_IT is reset */
1224:../stm32_lib/src/stm32f10x_i2c.c ****     bitstatus = RESET;
 1936              		.loc 1 1224 0
 1937 0954 4FF00003 		mov	r3, #0
 1938 0958 FB73     		strb	r3, [r7, #15]
 1939              	.L83:
1225:../stm32_lib/src/stm32f10x_i2c.c ****   }
1226:../stm32_lib/src/stm32f10x_i2c.c ****   /* Return the I2C_IT status */
1227:../stm32_lib/src/stm32f10x_i2c.c ****   return  bitstatus;
 1940              		.loc 1 1227 0
 1941 095a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1228:../stm32_lib/src/stm32f10x_i2c.c **** }
 1942              		.loc 1 1228 0
 1943 095c 1846     		mov	r0, r3
 1944 095e 07F11407 		add	r7, r7, #20
 1945 0962 BD46     		mov	sp, r7
 1946 0964 80BC     		pop	{r7}
 1947 0966 7047     		bx	lr
 1948              		.cfi_endproc
 1949              	.LFE59:
 1951              		.align	2
 1952              		.global	I2C_ClearITPendingBit
 1953              		.thumb
 1954              		.thumb_func
 1956              	I2C_ClearITPendingBit:
 1957              	.LFB60:
1229:../stm32_lib/src/stm32f10x_i2c.c **** 
1230:../stm32_lib/src/stm32f10x_i2c.c **** /**
1231:../stm32_lib/src/stm32f10x_i2c.c ****   * @brief  Clears the I2Cxs interrupt pending bits.
1232:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
1233:../stm32_lib/src/stm32f10x_i2c.c ****   * @param  I2C_IT: specifies the interrupt pending bit to clear. 
1234:../stm32_lib/src/stm32f10x_i2c.c ****   *   This parameter can be any combination of the following values:
1235:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_SMBALERT: SMBus Alert interrupt
1236:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
1237:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_PECERR: PEC error in reception  interrupt
1238:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
1239:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_AF: Acknowledge failure interrupt
1240:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
1241:../stm32_lib/src/stm32f10x_i2c.c ****   *     @arg I2C_IT_BERR: Bus error interrupt
1242:../stm32_lib/src/stm32f10x_i2c.c ****   *   
1243:../stm32_lib/src/stm32f10x_i2c.c ****   * @note
1244:../stm32_lib/src/stm32f10x_i2c.c ****   *   - STOPF (STOP detection) is cleared by software sequence: a read operation 
1245:../stm32_lib/src/stm32f10x_i2c.c ****   *     to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1246:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1247:../stm32_lib/src/stm32f10x_i2c.c ****   *   - ADD10 (10-bit header sent) is cleared by software sequence: a read 
1248:../stm32_lib/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second 
1249:../stm32_lib/src/stm32f10x_i2c.c ****   *     byte of the address in I2C_DR register.
1250:../stm32_lib/src/stm32f10x_i2c.c ****   *   - BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1251:../stm32_lib/src/stm32f10x_i2c.c ****   *     operation to I2C_SR1 register (I2C_GetITStatus()) followed by a 
1252:../stm32_lib/src/stm32f10x_i2c.c ****   *     read/write to I2C_DR register (I2C_SendData()).
1253:../stm32_lib/src/stm32f10x_i2c.c ****   *   - ADDR (Address sent) is cleared by software sequence: a read operation to 
1254:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to 
1255:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_SR2 register ((void)(I2Cx->SR2)).
1256:../stm32_lib/src/stm32f10x_i2c.c ****   *   - SB (Start Bit) is cleared by software sequence: a read operation to 
1257:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1258:../stm32_lib/src/stm32f10x_i2c.c ****   *     I2C_DR register (I2C_SendData()).
1259:../stm32_lib/src/stm32f10x_i2c.c ****   * @retval None
1260:../stm32_lib/src/stm32f10x_i2c.c ****   */
1261:../stm32_lib/src/stm32f10x_i2c.c **** void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1262:../stm32_lib/src/stm32f10x_i2c.c **** {
 1958              		.loc 1 1262 0
 1959              		.cfi_startproc
 1960              		@ args = 0, pretend = 0, frame = 16
 1961              		@ frame_needed = 1, uses_anonymous_args = 0
 1962              		@ link register save eliminated.
 1963 0968 80B4     		push	{r7}
 1964              	.LCFI93:
 1965              		.cfi_def_cfa_offset 4
 1966              		.cfi_offset 7, -4
 1967 096a 85B0     		sub	sp, sp, #20
 1968              	.LCFI94:
 1969              		.cfi_def_cfa_offset 24
 1970 096c 00AF     		add	r7, sp, #0
 1971              	.LCFI95:
 1972              		.cfi_def_cfa_register 7
 1973 096e 7860     		str	r0, [r7, #4]
 1974 0970 3960     		str	r1, [r7, #0]
1263:../stm32_lib/src/stm32f10x_i2c.c ****   uint32_t flagpos = 0;
 1975              		.loc 1 1263 0
 1976 0972 4FF00003 		mov	r3, #0
 1977 0976 FB60     		str	r3, [r7, #12]
1264:../stm32_lib/src/stm32f10x_i2c.c ****   /* Check the parameters */
1265:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1266:../stm32_lib/src/stm32f10x_i2c.c ****   assert_param(IS_I2C_CLEAR_IT(I2C_IT));
1267:../stm32_lib/src/stm32f10x_i2c.c ****   /* Get the I2C flag position */
1268:../stm32_lib/src/stm32f10x_i2c.c ****   flagpos = I2C_IT & FLAG_Mask;
 1978              		.loc 1 1268 0
 1979 0978 3B68     		ldr	r3, [r7, #0]
 1980 097a 23F07F43 		bic	r3, r3, #-16777216
 1981 097e FB60     		str	r3, [r7, #12]
1269:../stm32_lib/src/stm32f10x_i2c.c ****   /* Clear the selected I2C flag */
1270:../stm32_lib/src/stm32f10x_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1982              		.loc 1 1270 0
 1983 0980 FB68     		ldr	r3, [r7, #12]
 1984 0982 9BB2     		uxth	r3, r3
 1985 0984 6FEA0303 		mvn	r3, r3
 1986 0988 9AB2     		uxth	r2, r3
 1987 098a 7B68     		ldr	r3, [r7, #4]
 1988 098c 9A82     		strh	r2, [r3, #20]	@ movhi
1271:../stm32_lib/src/stm32f10x_i2c.c **** }
 1989              		.loc 1 1271 0
 1990 098e 07F11407 		add	r7, r7, #20
 1991 0992 BD46     		mov	sp, r7
 1992 0994 80BC     		pop	{r7}
 1993 0996 7047     		bx	lr
 1994              		.cfi_endproc
 1995              	.LFE60:
 1997              	.Letext0:
 1998              		.file 2 "/opt/CodeSourcery/arm-2011.09/bin/../lib/gcc/arm-none-eabi/4.6.1/../../../../arm-none-eab
 1999              		.file 3 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x.h"
 2000              		.file 4 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x_rcc.h"
 2001              		.file 5 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x_i2c.h"
 2002              		.file 6 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_i2c.c
     /tmp/ccJtdBTS.s:18     .text:00000000 $t
     /tmp/ccJtdBTS.s:23     .text:00000000 I2C_DeInit
     /tmp/ccJtdBTS.s:79     .text:00000050 I2C_Init
     /tmp/ccJtdBTS.s:311    .text:000001fc I2C_StructInit
     /tmp/ccJtdBTS.s:366    .text:00000240 I2C_Cmd
     /tmp/ccJtdBTS.s:422    .text:00000280 I2C_DMACmd
     /tmp/ccJtdBTS.s:478    .text:000002c0 I2C_DMALastTransferCmd
     /tmp/ccJtdBTS.s:534    .text:00000300 I2C_GenerateSTART
     /tmp/ccJtdBTS.s:590    .text:00000340 I2C_GenerateSTOP
     /tmp/ccJtdBTS.s:646    .text:00000380 I2C_AcknowledgeConfig
     /tmp/ccJtdBTS.s:702    .text:000003c0 I2C_OwnAddress2Config
     /tmp/ccJtdBTS.s:759    .text:00000404 I2C_DualAddressCmd
     /tmp/ccJtdBTS.s:815    .text:00000444 I2C_GeneralCallCmd
     /tmp/ccJtdBTS.s:871    .text:00000484 I2C_ITConfig
     /tmp/ccJtdBTS.s:933    .text:000004cc I2C_SendData
     /tmp/ccJtdBTS.s:971    .text:000004ec I2C_ReceiveData
     /tmp/ccJtdBTS.s:1008   .text:00000508 I2C_Send7bitAddress
     /tmp/ccJtdBTS.s:1063   .text:00000544 I2C_ReadRegister
     /tmp/ccJtdBTS.s:1112   .text:00000574 I2C_SoftwareResetCmd
     /tmp/ccJtdBTS.s:1170   .text:000005bc I2C_SMBusAlertConfig
     /tmp/ccJtdBTS.s:1226   .text:000005fc I2C_TransmitPEC
     /tmp/ccJtdBTS.s:1282   .text:0000063c I2C_PECPositionConfig
     /tmp/ccJtdBTS.s:1338   .text:0000067c I2C_CalculatePEC
     /tmp/ccJtdBTS.s:1394   .text:000006bc I2C_GetPEC
     /tmp/ccJtdBTS.s:1433   .text:000006e0 I2C_ARPCmd
     /tmp/ccJtdBTS.s:1489   .text:00000720 I2C_StretchClockCmd
     /tmp/ccJtdBTS.s:1545   .text:00000760 I2C_FastModeDutyCycleConfig
     /tmp/ccJtdBTS.s:1601   .text:000007a0 I2C_CheckEvent
     /tmp/ccJtdBTS.s:1683   .text:00000810 I2C_GetLastEvent
     /tmp/ccJtdBTS.s:1745   .text:0000085c I2C_GetFlagStatus
     /tmp/ccJtdBTS.s:1834   .text:000008d4 I2C_ClearFlag
     /tmp/ccJtdBTS.s:1880   .text:00000904 I2C_GetITStatus
     /tmp/ccJtdBTS.s:1956   .text:00000968 I2C_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
