

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4371|     7539|  43.710 us|  75.390 us|  4372|  7540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                              |                                                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86  |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |     3569|     3569|  35.690 us|  35.690 us|  3569|  3569|       no|
        |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94                                            |flt_interleave_manual_seq_Pipeline_WRITE                                            |      398|      398|   3.980 us|   3.980 us|   398|   398|       no|
        |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115                                            |flt_interleave_manual_seq_Pipeline_LOAD                                             |     3566|     3566|  35.660 us|  35.660 us|  3566|  3566|       no|
        |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137                 |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                  |      400|      400|   4.000 us|   4.000 us|   400|   400|       no|
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     2|      349|     1002|    0|
|Memory               |       11|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      416|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     2|      371|     1434|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                           Instance                                           |                                       Module                                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                                                               |control_s_axi                                                                       |        0|   0|   50|   44|    0|
    |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115                                            |flt_interleave_manual_seq_Pipeline_LOAD                                             |        0|   0|   23|   99|    0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86  |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |        0|   1|  209|  463|    0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137                 |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                  |        0|   1|   46|  213|    0|
    |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94                                            |flt_interleave_manual_seq_Pipeline_WRITE                                            |        0|   0|   21|  183|    0|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                         |                                                                                    |        0|   2|  349| 1002|    0|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmpx_V_U  |tmpx_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  3564|    8|     1|        28512|
    |tmpy_V_U  |tmpy_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|   11|     1|         4356|
    |x_x0_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x1_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x2_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x3_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x4_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x5_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x6_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x7_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       11|  0|   0|    0|  7128|   83|    10|        58212|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_149_p2              |         +|   0|  0|  12|           4|           4|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  16|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          7|    1|          7|
    |ap_done          |   9|          2|    1|          2|
    |tmpx_V_address0  |  14|          3|   12|         36|
    |tmpx_V_ce0       |  14|          3|    1|          3|
    |tmpx_V_we0       |   9|          2|    1|          2|
    |tmpy_V_address0  |  14|          3|    9|         27|
    |tmpy_V_ce0       |  14|          3|    1|          3|
    |tmpy_V_we0       |   9|          2|    1|          2|
    |x_x0_V_address0  |  14|          3|    9|         27|
    |x_x0_V_ce0       |  14|          3|    1|          3|
    |x_x0_V_we0       |   9|          2|    1|          2|
    |x_x1_V_address0  |  14|          3|    9|         27|
    |x_x1_V_ce0       |  14|          3|    1|          3|
    |x_x1_V_we0       |   9|          2|    1|          2|
    |x_x2_V_address0  |  14|          3|    9|         27|
    |x_x2_V_ce0       |  14|          3|    1|          3|
    |x_x2_V_we0       |   9|          2|    1|          2|
    |x_x3_V_address0  |  14|          3|    9|         27|
    |x_x3_V_ce0       |  14|          3|    1|          3|
    |x_x3_V_we0       |   9|          2|    1|          2|
    |x_x4_V_address0  |  14|          3|    9|         27|
    |x_x4_V_ce0       |  14|          3|    1|          3|
    |x_x4_V_we0       |   9|          2|    1|          2|
    |x_x5_V_address0  |  14|          3|    9|         27|
    |x_x5_V_ce0       |  14|          3|    1|          3|
    |x_x5_V_we0       |   9|          2|    1|          2|
    |x_x6_V_address0  |  14|          3|    9|         27|
    |x_x6_V_ce0       |  14|          3|    1|          3|
    |x_x6_V_we0       |   9|          2|    1|          2|
    |x_x7_V_address0  |  14|          3|    9|         27|
    |x_x7_V_ce0       |  14|          3|    1|          3|
    |x_x7_V_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 416|         89|  115|        338|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                    Name                                                   | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                                  |  6|   0|    6|          0|
    |ap_done_reg                                                                                                |  1|   0|    1|          0|
    |ap_rst_n_inv                                                                                               |  1|   0|    1|          0|
    |ap_rst_reg_1                                                                                               |  1|   0|    1|          0|
    |ap_rst_reg_2                                                                                               |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115_ap_start_reg                                            |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137_ap_start_reg                 |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94_ap_start_reg                                            |  1|   0|    1|          0|
    |x_sel_V                                                                                                    |  4|   0|    4|          0|
    |x_sel_V_load_reg_165                                                                                       |  4|   0|    4|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                      | 22|   0|   22|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |       Source Object       |    C Type    |
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                    control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                    control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                    control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                    control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                    control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|x_in_Addr_A            |  out|   32|           bram|                       x_in|         array|
|x_in_EN_A              |  out|    1|           bram|                       x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Din_A             |  out|    8|           bram|                       x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|                       x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|                       x_in|         array|
|y_Addr_A               |  out|   32|           bram|                          y|         array|
|y_EN_A                 |  out|    1|           bram|                          y|         array|
|y_WEN_A                |  out|    2|           bram|                          y|         array|
|y_Din_A                |  out|   16|           bram|                          y|         array|
|y_Dout_A               |   in|   16|           bram|                          y|         array|
|y_Clk_A                |  out|    1|           bram|                          y|         array|
|y_Rst_A                |  out|    1|           bram|                          y|         array|
+-----------------------+-----+-----+---------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 5 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%tmpy_V = alloca i64 1" [../../src/interleave_manual_seq.cpp:15]   --->   Operation 7 'alloca' 'tmpy_V' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%tmpx_V = alloca i64 1" [../../src/interleave_manual_seq.cpp:16]   --->   Operation 8 'alloca' 'tmpx_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3564> <RAM>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 20 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3, i8 %x_in, i8 %tmpx_V"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %load_read, void %.preheader.preheader, void %codeRepl25" [../../src/interleave_manual_seq.cpp:29]   --->   Operation 23 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_WRITE, i11 %tmpy_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_WRITE, i11 %tmpy_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.72>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%x_sel_V_load = load i4 %x_sel_V"   --->   Operation 27 'load' 'x_sel_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (1.72ns)   --->   "%call_ln885 = call void @flt_interleave_manual_seq_Pipeline_LOAD, i4 %x_sel_V_load, i8 %tmpx_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V"   --->   Operation 28 'call' 'call_ln885' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln885 = add i4 %x_sel_V_load, i4 12"   --->   Operation 29 'add' 'add_ln885' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln885 = store i4 %add_ln885, i4 %x_sel_V"   --->   Operation 30 'store' 'store_ln885' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln885 = call void @flt_interleave_manual_seq_Pipeline_LOAD, i4 %x_sel_V_load, i8 %tmpx_V, i8 %x_x0_V, i8 %x_x1_V, i8 %x_x2_V, i8 %x_x3_V, i8 %x_x4_V, i8 %x_x5_V, i8 %x_x6_V, i8 %x_x7_V"   --->   Operation 31 'call' 'call_ln885' <Predicate = (load_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln63 = br void %.loopexit" [../../src/tomatrix.cpp:63]   --->   Operation 32 'br' 'br_ln63' <Predicate = (load_read)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2, i16 %y, i11 %tmpy_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2, i16 %y, i11 %tmpy_V"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [../../src/interleave_manual_seq.cpp:47]   --->   Operation 35 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_x0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x5_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_x7_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_sel_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpy_V            (alloca       ) [ 0011111]
tmpx_V            (alloca       ) [ 0011110]
spectopmodule_ln0 (spectopmodule) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
load_read         (read         ) [ 0011110]
specmemcore_ln0   (specmemcore  ) [ 0000000]
call_ln0          (call         ) [ 0000000]
br_ln29           (br           ) [ 0000000]
call_ln0          (call         ) [ 0000000]
br_ln0            (br           ) [ 0000000]
x_sel_V_load      (load         ) [ 0000010]
add_ln885         (add          ) [ 0000000]
store_ln885       (store        ) [ 0000000]
call_ln885        (call         ) [ 0000000]
br_ln63           (br           ) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln47          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_x2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_x4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x4_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_x5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x5_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_x6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x6_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_x7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x7_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_sel_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flt_interleave_manual_seq_Pipeline_WRITE"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flt_interleave_manual_seq_Pipeline_LOAD"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmpy_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpy_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmpx_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpx_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="load_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="0"/>
<pin id="100" dir="0" index="5" bw="8" slack="0"/>
<pin id="101" dir="0" index="6" bw="8" slack="0"/>
<pin id="102" dir="0" index="7" bw="8" slack="0"/>
<pin id="103" dir="0" index="8" bw="8" slack="0"/>
<pin id="104" dir="0" index="9" bw="8" slack="0"/>
<pin id="105" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="3" bw="8" slack="0"/>
<pin id="120" dir="0" index="4" bw="8" slack="0"/>
<pin id="121" dir="0" index="5" bw="8" slack="0"/>
<pin id="122" dir="0" index="6" bw="8" slack="0"/>
<pin id="123" dir="0" index="7" bw="8" slack="0"/>
<pin id="124" dir="0" index="8" bw="8" slack="0"/>
<pin id="125" dir="0" index="9" bw="8" slack="0"/>
<pin id="126" dir="0" index="10" bw="8" slack="0"/>
<pin id="127" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln885/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_sel_V_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_sel_V_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln885_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln885_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="load_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="load_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="x_sel_V_load_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_sel_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="76" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="115" pin=4"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="115" pin=5"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="115" pin=7"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="115" pin=10"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="144" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="115" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 6 }
	Port: x_x0_V | {4 5 }
	Port: x_x1_V | {4 5 }
	Port: x_x2_V | {4 5 }
	Port: x_x3_V | {4 5 }
	Port: x_x4_V | {4 5 }
	Port: x_x5_V | {4 5 }
	Port: x_x6_V | {4 5 }
	Port: x_x7_V | {4 5 }
	Port: x_sel_V | {4 }
 - Input state : 
	Port: flt_interleave_manual_seq : x_in | {1 2 }
	Port: flt_interleave_manual_seq : load | {2 }
	Port: flt_interleave_manual_seq : x_x0_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x1_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x2_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x3_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x4_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x5_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x6_V | {2 3 }
	Port: flt_interleave_manual_seq : x_x7_V | {2 3 }
	Port: flt_interleave_manual_seq : x_sel_V | {4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
		call_ln885 : 1
		add_ln885 : 1
		store_ln885 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                        Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86 |    1    |   0.92  |    97   |   284   |
|   call   |                      grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94                      |    0    |   3.68  |   145   |   216   |
|          |                      grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115                      |    0    |   0.46  |    32   |    52   |
|          |         grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137        |    1    |   1.38  |    66   |   148   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                       add_ln885_fu_149                                       |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                     load_read_read_fu_80                                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                              |    2    |   6.44  |   340   |   712   |
|----------|----------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|tmpx_V|    2   |    0   |    0   |    -   |
|tmpy_V|    1   |    0   |    0   |    0   |
|x_x0_V|    1   |    0   |    0   |    0   |
|x_x1_V|    1   |    0   |    0   |    0   |
|x_x2_V|    1   |    0   |    0   |    0   |
|x_x3_V|    1   |    0   |    0   |    0   |
|x_x4_V|    1   |    0   |    0   |    0   |
|x_x5_V|    1   |    0   |    0   |    0   |
|x_x6_V|    1   |    0   |    0   |    0   |
|x_x7_V|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   11   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  load_read_reg_161 |    1   |
|x_sel_V_load_reg_165|    4   |
+--------------------+--------+
|        Total       |    5   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115 |  p1  |   2  |   4  |    8   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |    8   ||   0.46  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    6   |   340  |   712  |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |    5   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |    2   |    6   |   345  |   721  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
