m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1511260143
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I_mTiAnJRhB;j6@CMKXM][3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1510059835
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5c;63
r1
!s85 0
31
Z6 !s108 1511260143.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work sopc_2
Z8 !s92 -vlog01compat -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules
Z9 tCvgOpt 0
valtera_merlin_arb_adder
Z10 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z11 !s110 1511260146
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
Io:ASQddK015dR8:0OAI1F2
R2
Z12 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z13 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
Z14 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z15 !s108 1511260146.000000
Z16 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv|
Z17 !s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z18 o-sv -work sopc_2
Z19 !s92 -sv -work sopc_2 +incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules
R9
valtera_merlin_arbitrator
R10
R11
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
IcAfNFg5BBjX:4Io6PXNhN0
R2
R12
S1
R0
R3
R13
R14
L0 103
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R18
R19
R9
valtera_merlin_burst_uncompressor
R10
Z20 !s110 1511260147
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IU1CQXb>RUij^RzTegnn9J1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
Z21 w1510059834
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
Z22 !s108 1511260147.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_agent
R10
Z23 !s110 1511260148
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I>^^X47@ZM6M3;AiD9o1A^3
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
Z24 !s108 1511260148.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_translator
R10
R23
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
IOeCz9f=2JGP9QlgbhVkCX1
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R24
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_agent
R10
R20
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
IO0L6l_YnE38<OQgbBkRG_2
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv
Z25 L0 34
R5
r1
!s85 0
31
R22
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_translator
R10
R23
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I0RVXzUhj1Z^H5SWJ0c47m0
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R24
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R18
R19
R9
valtera_reset_controller
Z26 !s110 1511260142
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IIXBe9T:I5EcHf^3f2J5o`0
R2
R0
Z27 w1510059830
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z28 !s108 1511260142.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R26
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I@EFDZK:50aMCk`^`j7Q0A0
R2
R0
R27
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R28
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
Esopc_2
Z29 w1510059799
Z30 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z31 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z32 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z33 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd
Z34 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd
l0
L9
V@X3978bIc;IG8LP66<A]G3
!s100 1C3JLn<c^B;l067aZcc<Z1
Z35 OV;C;10.5c;63
31
R23
!i10b 1
R24
Z36 !s90 -reportprogress|300|-93|-work|sopc_2|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd|
Z37 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd|
!i113 1
Z38 o-93 -work sopc_2
Z39 tExplicit 1 CvgOpt 0
Artl
R30
R31
R32
Z40 DEx4 work 6 sopc_2 0 22 @X3978bIc;IG8LP66<A]G3
l717
L39
Z41 V>5OF57GL0AFc4o69MUPe90
Z42 !s100 6a<GAAD7bFk^QgTdZNHcC0
R35
31
R23
!i10b 1
R24
R36
R37
!i113 1
R38
R39
vsopc_2_botao
Z43 !s110 1511260145
!i10b 1
!s100 Q9iFAEz64V<XU6P>E8Qi>1
I^eAZ:1H:HZlR<P4MXGfa21
R2
R0
Z44 w1510059801
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v
R4
R5
r1
!s85 0
31
Z45 !s108 1511260145.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v|
!i113 1
R7
R8
R9
vsopc_2_cpu
Z46 !s110 1511260144
!i10b 1
!s100 KH9z7SAIPf`e8CTS[93R<2
IzGn]Dm2:1W`2HzT>?c3ia0
R2
R0
R44
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v
L0 9
R5
r1
!s85 0
31
Z47 !s108 1511260144.000000
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v|
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu
R43
!i10b 1
!s100 _?T:GCjGmdVFCTb=Z?efD3
IEjFPTMMzSi[`8[Xne1GIR1
R2
R0
R21
Z48 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v
Z49 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v
L0 2834
R5
r1
!s85 0
31
R47
Z50 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v|
Z51 !s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v|
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_debug_slave_sysclk
R43
!i10b 1
!s100 KIb<f`UOkVnSK;enSQj[<1
IYEl6WId_0No3nFQ2Pn`?l2
R2
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_debug_slave_tck
R43
!i10b 1
!s100 OHf0dNObje6A9gXWT8;ak2
I1;gKLEK80<EAMUY8OA7171
R2
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_debug_slave_wrapper
R43
!i10b 1
!s100 8_n;3;dNH>4hlCKzLVD>d2
I:@JCJl<O;k>KMgiNI1?V40
R2
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_avalon_reg
R46
!i10b 1
!s100 A>lzEom0P@VT1X>doo`BC0
Ii7?]0c;P[7?VNCMbA3XMm1
R2
R0
R21
R48
R49
L0 2023
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci
R46
!i10b 1
!s100 9Nc[m4LJIanQEi;DA^Z[41
I@1<55>K033:lJY@J@RR0_1
R2
R0
R21
R48
R49
L0 2362
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_break
R46
!i10b 1
!s100 RLAjl=VO6:^?V;^`ZF4Mh0
IJZc^oH41B01eQN2eBoCAe3
R2
R0
R21
R48
R49
L0 295
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt
R46
!i10b 1
!s100 6<TnmLg=1zMOo3?c@Q]8?2
IK54SNg9hNA]TDMbnhzzMi3
R2
R0
R21
R48
R49
L0 1265
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_dbrk
R46
!i10b 1
!s100 SnIV;z=lk2PFA3TZk3g9g2
INao`RNi1IaCkR9>KAb[aW3
R2
R0
R21
R48
R49
L0 795
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_debug
R46
!i10b 1
!s100 =TZ1gj:MV4Lgn3RcT>]6o3
I:iMNCk<K:@6A:V0[A9i]R1
R2
R0
R21
R48
R49
L0 153
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_dtrace
R46
!i10b 1
!s100 SK1;a?KG^0YTMMGhBZ9@B1
I_SA:=>`SjNC]3LHhJI3N31
R2
R0
R21
R48
R49
L0 1183
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_fifo
R46
!i10b 1
!s100 iR59HVJ^H3@eX8MWG<BDZ2
I?jXRlEX66@6i3@9Ze_`^W3
R2
R0
R21
R48
R49
L0 1427
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc
R46
!i10b 1
!s100 P[h[gegC2oJaX38g9i1Ek1
Id:YHBYB2JG<[dHfM;Co?U0
R2
R0
R21
R48
R49
L0 1380
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc
R46
!i10b 1
!s100 k^cdefTO]fezOB]:`aP:R1
IRP8GHO[^ZijEM9e[fl>7T0
R2
R0
R21
R48
R49
L0 1337
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_im
R46
!i10b 1
!s100 0<19N@1@a=H3_V7im3OMP0
INZhA=S6@m5hjfc[__iGLb1
R2
R0
R21
R48
R49
L0 1936
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_itrace
R46
!i10b 1
!s100 D_E4]OLEcJo[JR9QEDS]Z0
IKd8I@SaizN`5VS=n^J`VM1
R2
R0
R21
R48
R49
L0 982
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_pib
R46
!i10b 1
!s100 Nb0W=fHG;=RjKVaWGM1^O2
IPb8I;I;T`GeUSlO?IoO?G0
R2
R0
R21
R48
R49
L0 1913
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_td_mode
R46
!i10b 1
!s100 0gWeP^YA`GH5>CF=@Zm_F2
ION?l:;i^`DZ]G7zHU675o2
R2
R0
R21
R48
R49
L0 1115
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_oci_xbrk
R46
!i10b 1
!s100 KXCW`h@eFflX82WF9YaN<2
IBXInc=ikIj^Y03UNHl5fE0
R2
R0
R21
R48
R49
L0 588
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_ocimem
R46
!i10b 1
!s100 JJ_3@A_N=AVkTPbUzoS2k0
I<m?cZ2@mI55M_b?P8cfdQ2
R2
R0
R21
R48
R49
L0 2181
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_nios2_performance_monitors
R46
!i10b 1
!s100 nK`7QoRONgS:457N;ef181
ID4aLzc4:NccgB=lM;ACeM2
R2
R0
R21
R48
R49
L0 2006
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_ociram_sp_ram_module
R46
!i10b 1
!s100 ?;N]h;JP<Yh7REkTTlWRg0
IkG[oW<PLa__Ma5mZ>1ZS<3
R2
R0
R21
R48
R49
L0 2116
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_register_bank_a_module
R46
!i10b 1
!s100 eD0eA0T_TmXSXm`mh<AH<1
IE5DPdci_jHA8kcWl]U=<A0
R2
R0
R21
R48
R49
R4
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_register_bank_b_module
R46
!i10b 1
!s100 8cJhPhoFW=dfGN291`i^U1
I^G:V`CGj7dNQ^E0n4iUB70
R2
R0
R21
R48
R49
L0 87
R5
r1
!s85 0
31
R47
R50
R51
!i113 1
R7
R8
R9
vsopc_2_cpu_cpu_test_bench
R43
!i10b 1
!s100 3Cl<nc]Zh0l108;C`0j?d0
In2E[nN3V]fbSTYFMATk8;1
R2
R0
R21
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v|
!i113 1
R7
R8
R9
vsopc_2_entrada_C
R46
!i10b 1
!s100 WPFD^19DW;IS]X;hQ^GD42
IW>[H0Ek=n?g`KoH_mUXOB2
R2
R0
Z52 w1510059802
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v
R4
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v|
!i113 1
R7
R8
R9
nsopc_2_entrada_@c
vsopc_2_hex_0
R46
!i10b 1
!s100 iMI@iF`c8>2g:TnJOJP;01
I?ON0go?4];Hhc;IXF]idI1
R2
R0
R52
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v
R4
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v|
!i113 1
R7
R8
R9
vsopc_2_irq_mapper
R10
R43
!i10b 1
!s100 W1cn[^>X6Bc:@@E3CN1Q`3
I>iNSE8mkzIRN>zi]V<bFX3
R2
!s105 sopc_2_irq_mapper_sv_unit
S1
R0
R27
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv|
!i113 1
R18
R19
R9
vsopc_2_jtag_uart
R46
!i10b 1
!s100 E?aJQlVERa:Xih`X`DEYX2
Ii=WJUWL8CLMAbfK1`bUaZ3
R2
R0
Z53 w1510059803
Z54 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v
Z55 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v
L0 331
R5
r1
!s85 0
31
R47
Z56 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v|
Z57 !s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v|
!i113 1
R7
R8
R9
vsopc_2_jtag_uart_scfifo_r
R46
!i10b 1
!s100 4i6b@?mjzXeXjC[7:;CNz0
IX1mAS3A7j;AW6N5V9H:>K3
R2
R0
R53
R54
R55
L0 243
R5
r1
!s85 0
31
R47
R56
R57
!i113 1
R7
R8
R9
vsopc_2_jtag_uart_scfifo_w
R46
!i10b 1
!s100 8d8m:b1lJX5AGjSHKjcAH0
IbABKU8F5]>E]G=7Q;1mM90
R2
R0
R53
R54
R55
L0 78
R5
r1
!s85 0
31
R47
R56
R57
!i113 1
R7
R8
R9
vsopc_2_jtag_uart_sim_scfifo_r
R46
!i10b 1
!s100 knE1AUB9hZG:jcPdZ94a00
I3o>Kz@I]^nMe:_D`=U9Go1
R2
R0
R53
R54
R55
L0 164
R5
r1
!s85 0
31
R47
R56
R57
!i113 1
R7
R8
R9
vsopc_2_jtag_uart_sim_scfifo_w
R46
!i10b 1
!s100 ^4jOE4X4L4KB760eFP5zR0
I_8lSoRz=c:>2[RMn`UYOa1
R2
R0
R53
R54
R55
R4
R5
r1
!s85 0
31
R47
R56
R57
!i113 1
R7
R8
R9
vsopc_2_memoria
R46
!i10b 1
!s100 PQ`BVaU3jIW[6=zNIoN330
IAPgGkkJkPXDK6`96;Y5n[0
R2
R0
Z58 w1510059804
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v
R4
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v|
!i113 1
R7
R8
R9
vsopc_2_mm_interconnect_0
R26
!i10b 1
!s100 V5Y9nWSeE;iijUJmB6nIf0
I[WNB8KPfgIFkQk?POY0B00
R2
R0
R27
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R28
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vsopc_2_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 ]dcEg9Y]JL@gBnUaccJWB2
I6iUB;0G2[eIUb^_i=ii6D2
R2
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vsopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R10
R11
!i10b 1
!s100 F66<Kn9Vi^gFQFIN_QKdI2
IVB`?CC>5Mc2Yg?TX?2K:M2
R2
!s105 sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_cmd_demux
R10
R20
!i10b 1
!s100 ;i2cnV]^3j<T=`NBI`c1F0
IJe8`kgG^DoOT_0cJi2Ue:2
R2
!s105 sopc_2_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv
Z59 L0 43
R5
r1
!s85 0
31
R22
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_cmd_demux_001
R10
R11
!i10b 1
!s100 eZ51FR;8bN?`m;TbJ:if;0
IW6jYGIi<A@KH8]82WC:OK1
R2
!s105 sopc_2_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv
R59
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_cmd_mux
R10
R11
!i10b 1
!s100 AB1jiQAagM`7k1mO7FHUV2
I:J<9l9808mW[DCl^[bBT90
R2
!s105 sopc_2_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv
Z60 L0 51
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_cmd_mux_004
R10
R11
!i10b 1
!s100 WND2DYk8eA>kfb[M96<YR3
In@18MD>=[CM<VR[zU_<]S0
R2
!s105 sopc_2_mm_interconnect_0_cmd_mux_004_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv
R60
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router
R10
R20
!i10b 1
!s100 a[Heh9fUU^>z=FzS]ZCEP3
Inh94ja`I8dURDE4Kz81XY1
R2
Z61 !s105 sopc_2_mm_interconnect_0_router_sv_unit
S1
R0
R3
Z62 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv
Z63 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv
Z64 L0 84
R5
r1
!s85 0
31
R22
Z65 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv|
Z66 !s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_001
R10
R20
!i10b 1
!s100 M0BlK=WK9?J<lY;5Zg:;:2
Ii59ZOzL?NJ1B9o_kP]Am80
R2
Z67 !s105 sopc_2_mm_interconnect_0_router_001_sv_unit
S1
R0
R3
Z68 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv
Z69 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv
R64
R5
r1
!s85 0
31
R22
Z70 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv|
Z71 !s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_001_default_decode
R10
R20
!i10b 1
!s100 mCYV6O]LRhao13:JBS`AL1
IH_K`5W][G]jilH2]TEUZJ0
R2
R67
S1
R0
R3
R68
R69
Z72 L0 45
R5
r1
!s85 0
31
R22
R70
R71
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_002
R10
R20
!i10b 1
!s100 mCI1k><O6IhlY9S9WFe_`0
I]>JZ:3_aTn[j8GEfWWG9i0
R2
Z73 !s105 sopc_2_mm_interconnect_0_router_002_sv_unit
S1
R0
R3
Z74 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv
Z75 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv
R64
R5
r1
!s85 0
31
R22
Z76 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv|
Z77 !s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_002_default_decode
R10
R20
!i10b 1
!s100 43Mfh6Ri4ZChCS`Z?1Q`c1
I>AXK?[ikGgEQJ1M2`GPi`0
R2
R73
S1
R0
R3
R74
R75
R72
R5
r1
!s85 0
31
R22
R76
R77
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_006
R10
R20
!i10b 1
!s100 bX[XQlnCO3=j2F1=@ena51
I9InYH[g]I8b6fVoKMOjIj1
R2
Z78 !s105 sopc_2_mm_interconnect_0_router_006_sv_unit
S1
R0
R3
Z79 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv
Z80 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv
R64
R5
r1
!s85 0
31
R22
Z81 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv|
Z82 !s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_006_default_decode
R10
R20
!i10b 1
!s100 ZoR7i[`bke]aY;hIAal0j3
IXF<fB=J1ebXa;5;JYYF_U3
R2
R78
S1
R0
R3
R79
R80
R72
R5
r1
!s85 0
31
R22
R81
R82
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_router_default_decode
R10
R20
!i10b 1
!s100 FfMeCdkLUWz4cb7diW`BZ2
I7Ojjc45>J:Kkm7fL[Ei;12
R2
R61
S1
R0
R3
R62
R63
R72
R5
r1
!s85 0
31
R22
R65
R66
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_rsp_demux
R10
R11
!i10b 1
!s100 P]mN9I:W6Ei1f;JLCKUWG3
I9zT1UjRP?nKo@STaRjeP82
R2
!s105 sopc_2_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv
R59
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_rsp_demux_004
R10
R11
!i10b 1
!s100 UA526cf]g<Y3a2I@EjF?P1
IQX36T[[bNN3ZZQ]CLXziO3
R2
!s105 sopc_2_mm_interconnect_0_rsp_demux_004_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv
R59
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_rsp_mux
R10
R11
!i10b 1
!s100 l9eM]@D@gJ]L5IXdhbKb<1
IcWY^n2FjPKWz4:7eSmJJU2
R2
!s105 sopc_2_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv
R60
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv|
!i113 1
R18
R19
R9
vsopc_2_mm_interconnect_0_rsp_mux_001
R10
R11
!i10b 1
!s100 UH:G@od]<e78j8K2`dX5E1
IE>2e3_A;B2o;>icVcA4<I2
R2
!s105 sopc_2_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R3
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv
R60
R5
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R18
R19
R9
vsopc_2_motor1
R46
!i10b 1
!s100 ]K@Z901MhS]am458chL2:0
ICVSkGL9[:YJW;mg:WZSVB3
R2
R0
R58
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v
R4
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_motor1.v|
!i113 1
R7
R8
R9
vsopc_2_PORTA_A
R43
!i10b 1
!s100 `;Z9SiecakNX_M19nUoZ@0
I_2DkM169m:IRO_1DfA3R<1
R2
R0
Z83 w1510059800
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v|
!i113 1
R7
R8
R9
nsopc_2_@p@o@r@t@a_@a
vsopc_2_PORTA_B
R43
!i10b 1
!s100 SFYnBg1Be>H;8D6VhkIQG2
Ij1A3iL_m`8RhiSS_KH<U31
R2
R0
R83
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v
R4
R5
r1
!s85 0
31
R45
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v|
!i113 1
R7
R8
R9
nsopc_2_@p@o@r@t@a_@b
vsopc_2_saida_C
R46
!i10b 1
!s100 nC5MQ2z>?4IY2EGlN7D?91
IE8<lccEMLE5<[fjGj`:6I3
R2
R0
R58
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v
R4
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v|
!i113 1
R7
R8
R9
nsopc_2_saida_@c
vsopc_2_spi
R46
!i10b 1
!s100 8DcQGaGf<9DDcJg9be6]B2
ILaI8I`h[TS0jV[<;2;Vkb3
R2
R0
Z84 w1510059805
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v
L0 41
R5
r1
!s85 0
31
R47
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v|
!i113 1
R7
R8
R9
vsopc_2_sw
R46
!i10b 1
!s100 izhT;YY@z075[VU=fAJYX0
IcJhF5^0CD_`BBXC=26Qg71
R2
R0
R84
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v|
!i113 1
R7
R8
R9
vsopc_2_sys_clk_timer
R1
!i10b 1
!s100 4@Vb<5=LMK08nB:QIRmK[0
IRPdR;RFcU`hDzNE]doM2L2
R2
R0
Z85 w1510059806
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v|
!i113 1
R7
R8
R9
vsopc_2_sysid
R1
!i10b 1
!s100 e^68fD7ck1BM5;^=m?QQ01
IK:DgFC2[Kb[nbSJ6>P4g?1
R2
R0
R85
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v
R25
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v|
!i113 1
R7
R8
R9
vsopc_2_timer_geral
R1
!i10b 1
!s100 6YGP7eeMa?cZ?WL0Kc3WX3
Ia59QO]ASdDeCaD<DdE2]c2
R2
R0
R85
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v|
!i113 1
R7
R8
R9
vsopc_2_timestamp_timer
R1
!i10b 1
!s100 D`3[<=2dJ]m8Dcj654RW>0
InZ57T[V?8c5?DXcK4`AYh0
R2
R0
Z86 w1510059807
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v|
!i113 1
R7
R8
R9
vsopc_2_uart
R1
!i10b 1
!s100 Pb2632RN?hjb`4U?0X7IQ0
I_mS5?jn7oS7>DI4l=A_P^0
R2
R0
R86
Z87 8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v
Z88 FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v
L0 793
R5
r1
!s85 0
31
R6
Z89 !s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v|
Z90 !s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v|
!i113 1
R7
R8
R9
vsopc_2_uart_regs
R1
!i10b 1
!s100 h4kL3:K7GN5LQNHQa7b^e1
IS]UBCGD893Kz__lb8YVbz2
R2
R0
R86
R87
R88
L0 547
R5
r1
!s85 0
31
R6
R89
R90
!i113 1
R7
R8
R9
vsopc_2_uart_rx
R1
!i10b 1
!s100 zO[gI;@MZ<U]ED:ZaUR_l0
I9GlbNjmDh^?_=z49RB;@l2
R2
R0
R86
R87
R88
L0 288
R5
r1
!s85 0
31
R6
R89
R90
!i113 1
R7
R8
R9
vsopc_2_uart_rx_stimulus_source
R1
!i10b 1
!s100 kn3[P_<j=WPRZ?9nThIJK2
InM__>8FZ@U>mgKgRA6m?U3
R2
R0
R86
R87
R88
L0 194
R5
r1
!s85 0
31
R6
R89
R90
!i113 1
R7
R8
R9
vsopc_2_uart_tx
R1
!i10b 1
!s100 3RYdnlncM0nYdfLd@kibg1
I@]go3i^MDafa4@c4:i1<l3
R2
R0
R86
R87
R88
R4
R5
r1
!s85 0
31
R6
R89
R90
!i113 1
R7
R8
R9
vsopc_2_watchdog_timer
R1
!i10b 1
!s100 IhVAE92J7M[P2PA9@b@b00
Ig4h@j>bXJVOJ1YMlL:6Kh0
R2
R0
w1510059808
8C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v
FC:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v|
!s90 -reportprogress|300|-vlog01compat|-work|sopc_2|+incdir+C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules|C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v|
!i113 1
R7
R8
R9
