<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PER Firmware: common/phal_F4_F7/usart/usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PER Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_a828499ce5b3216570db528e38974466.html">phal_F4_F7</a></li><li class="navelem"><a class="el" href="dir_3e9ad6a2ba4bb2a288fbfa2c753c225f.html">usart</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">usart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="phal__F4__F7_2usart_2usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor"> #ifndef _PHAL_USART_H_</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor"> #define _PHAL_USART_H_</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> <span class="comment">// Includes</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor"> #if defined(STM32F407xx)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor"> #define TOTAL_NUM_UART 8</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> <span class="comment">// Active Transfer list indexes (Add to this list if updating TOTAL_NUM_UART)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor"> #define USART1_ACTIVE_IDX 0</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor"> #define USART2_ACTIVE_IDX 1</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor"> #define USART3_ACTIVE_IDX 2</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor"> #define USART4_ACTIVE_IDX 3</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor"> #define USART5_ACTIVE_IDX 4</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor"> #define USART6_ACTIVE_IDX 5</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor"> #define USART7_ACTIVE_IDX 6</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor"> #define USART8_ACTIVE_IDX 7</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor"> #elif defined(STM32F732xx)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor"> #define TOTAL_NUM_UART 8</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> <span class="comment">// Active Transfer list indexes (Add to this list if updating TOTAL_NUM_UART)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor"> #define USART1_ACTIVE_IDX 0</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor"> #define USART2_ACTIVE_IDX 1</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor"> #define USART3_ACTIVE_IDX 2</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor"> #define USART4_ACTIVE_IDX 3</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor"> #define USART5_ACTIVE_IDX 4</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor"> #define USART6_ACTIVE_IDX 5</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor"> #define USART7_ACTIVE_IDX 6</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor"> #define USART8_ACTIVE_IDX 7</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> <span class="comment">// Defines that mean the same thing but are phrased differently in stm32f4xx and stm32f7xx</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor"> #define USART_BRR_DIV_Fraction_Pos USART_BRR_DIV_FRACTION_Pos</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor"> #define USART_BRR_DIV_Mantissa_Pos USART_BRR_DIV_MANTISSA_Pos</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor"> #endif</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor"> #include &quot;<a class="code" href="phal__F4__F7_8h.html">common/phal_F4_F7/phal_F4_F7.h</a>&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor"> #include &quot;<a class="code" href="phal__F4__F7_2dma_2dma_8h.html">common/phal_F4_F7/dma/dma.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> <span class="keyword">typedef</span> uint32_t <a class="code hl_typedef" href="i2c__alt_8h.html#a44e0b82277af9738fcb79164886954c9">ptr_int</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> <span class="comment">// See USART section of Family reference manual (RM0090 for F4, or RM0431 for F7) for configuration information</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> <span class="comment">// Enumerations</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> <span class="comment">// See Table 146 in RM. 0090</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> <span class="comment">// By enabling Parity, you sacrifice one bit from your total word length</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> <span class="comment">// (eg. if WORD_8 is selected, you now have 7 data bits and 1 parity bit)</span></div>
<div class="foldopen" id="foldopen00058" data-start="{" data-end="};">
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290">   58</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a476c6f901c0f7e870dcca77b365c3375">   60</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a476c6f901c0f7e870dcca77b365c3375">PT_EVEN</a> = 0b010, </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a0f865113d224387520fe0272ef9cbcac">   61</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a0f865113d224387520fe0272ef9cbcac">PT_ODD</a> = 0b100,  </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a5e8a3bf54d8aa3d0e50d59ef9b2f1398">   62</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a5e8a3bf54d8aa3d0e50d59ef9b2f1398">PT_NONE</a> = 0b000  </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290">parity_t</a>;</div>
</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="foldopen" id="foldopen00065" data-start="{" data-end="};">
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493">   65</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> {</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493a0da70d8bed4bc53d9111d5d26ab6d027">   67</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493a0da70d8bed4bc53d9111d5d26ab6d027">WORD_8</a>, </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493aaf384e56f1bc9d30d7733088c7ad3274">   68</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493aaf384e56f1bc9d30d7733088c7ad3274">WORD_9</a>, </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493">word_length_t</a>;</div>
</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="foldopen" id="foldopen00071" data-start="{" data-end="};">
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553">   71</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553af586c0b77373cd4fe301abe9a1a819da">   73</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553af586c0b77373cd4fe301abe9a1a819da">SB_ONE</a> = 0b00,  </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553abd98b798e8db67c8f79d30573152cd87">   74</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553abd98b798e8db67c8f79d30573152cd87">SB_TWO</a> = 0b01,  </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ad0547d788f5201c0b3beb75bf289ecfb">   75</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ad0547d788f5201c0b3beb75bf289ecfb">SB_HALF</a> = 0b10, </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ab67ebf519fad921e7749842e16f9685c">   76</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ab67ebf519fad921e7749842e16f9685c">SB_ONE_HALF</a> = 0b11 </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553">stop_bits_t</a>;</div>
</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="foldopen" id="foldopen00079" data-start="{" data-end="};">
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2">   79</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a791d53ca9fd6a52d968f740e63288eb6">   81</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a791d53ca9fd6a52d968f740e63288eb6">HW_DISABLE</a>, </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a97dc7d7bbe8a217f4bc934b4a868c521">   82</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a97dc7d7bbe8a217f4bc934b4a868c521">CTS</a>,    </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2ae58caa68ff8b6e4838007985c7e3ae66">   83</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2ae58caa68ff8b6e4838007985c7e3ae66">RTS</a>,    </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a4e65306446c6c91076975dffc310218b">   84</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a4e65306446c6c91076975dffc310218b">CTS_RTS</a> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2">hw_flow_ctl_t</a>;</div>
</div>
<div class="foldopen" id="foldopen00086" data-start="{" data-end="};">
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7">   86</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7a7211a2296fe5e47bf58bd037edce0ac6">   88</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7a7211a2296fe5e47bf58bd037edce0ac6">OV_16</a> = 0, </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7ad66b645e2c6b620132b08421b4a87736">   89</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7ad66b645e2c6b620132b08421b4a87736">OV_8</a> = 1   </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7">ovsample_t</a>;</div>
</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="foldopen" id="foldopen00092" data-start="{" data-end="};">
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9">   92</a></span> <span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> {</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9ab1d6a2d7fdc63253da1d7d78adbadb4b">   94</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9ab1d6a2d7fdc63253da1d7d78adbadb4b">OB_DISABLE</a>, </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9a30aee904e3e05a145ae611bc8de5c41b">   95</a></span>     <a class="code hl_enumvalue" href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9a30aee904e3e05a145ae611bc8de5c41b">OB_ENABLE</a>   </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> } <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9">obsample_t</a>;</div>
</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="foldopen" id="foldopen00098" data-start="{" data-end="};">
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html">   98</a></span> <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#abf71439361d0c2575b46c7eb42f61f8b">  100</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#abf71439361d0c2575b46c7eb42f61f8b">overrun</a>;        </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a869bb2f95236126d499d2b3817c821c1">  101</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a869bb2f95236126d499d2b3817c821c1">noise_detected</a>; </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a1d9c6a9526d72e717072ed12b1a8f209">  102</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a1d9c6a9526d72e717072ed12b1a8f209">framing_error</a>; </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a9e8e88d78d1fa9f3dc6cb6ece10c3945">  103</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a9e8e88d78d1fa9f3dc6cb6ece10c3945">parity_error</a>; </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>     <span class="comment">// DMA Errors</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a24cc295a841e26485897a83f7e62138e">  106</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a24cc295a841e26485897a83f7e62138e">dma_transfer_error</a>; </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a13b923a938610d2d78e427ef979bacd2">  107</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a13b923a938610d2d78e427ef979bacd2">dma_direct_mode_error</a>; </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structusart__rx__errors__t.html#a866c2a8c6e6c060aa73b115c789f39e3">  108</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__rx__errors__t.html#a866c2a8c6e6c060aa73b115c789f39e3">dma_fifo_overrun</a>; </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> } <a class="code hl_struct" href="structusart__rx__errors__t.html">usart_rx_errors_t</a>;</div>
</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="foldopen" id="foldopen00111" data-start="{" data-end="};">
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structusart__tx__errors__t.html">  111</a></span> <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> {</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structusart__tx__errors__t.html#a5f78132d149494385100ed372f8e0885">  113</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__tx__errors__t.html#a5f78132d149494385100ed372f8e0885">dma_transfer_error</a>; </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structusart__tx__errors__t.html#a080c7f4052d8d5f9b744c7538ba835a5">  114</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__tx__errors__t.html#a080c7f4052d8d5f9b744c7538ba835a5">dma_direct_mode_error</a>; </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structusart__tx__errors__t.html#a4619827b6121000a0e72015da7ba738e">  115</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__tx__errors__t.html#a4619827b6121000a0e72015da7ba738e">dma_fifo_overrun</a>; </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> } <a class="code hl_struct" href="structusart__tx__errors__t.html">usart_tx_errors_t</a>;</div>
</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> <span class="comment">// Structures</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> <span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>     <span class="comment">// Required parameters</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>     uint32_t baud_rate;        </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493">word_length_t</a> word_length; </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553">stop_bits_t</a> stop_bits;     </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290">parity_t</a> parity;           </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2">hw_flow_ctl_t</a> hw_flow_ctl; </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7">ovsample_t</a> ovsample;       </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>     <a class="code hl_enumeration" href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9">obsample_t</a> obsample;       </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a72b5f7df2bcce44b8d47c08e616df66f">  129</a></span>     <span class="keywordtype">bool</span> <a class="code hl_variable" href="structusart__init__t.html#a72b5f7df2bcce44b8d47c08e616df66f">wake_addr</a>; </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a793120df7198e36da9fa5342b1acd35a">  130</a></span>     uint8_t <a class="code hl_variable" href="structusart__init__t.html#a793120df7198e36da9fa5342b1acd35a">address</a>; </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a0901e487a0737b2e9ba85cbccc2346a3">  131</a></span>     uint8_t <a class="code hl_variable" href="structusart__init__t.html#a0901e487a0737b2e9ba85cbccc2346a3">usart_active_num</a>;    </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>     <span class="comment">// DMA configurations</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>     <a class="code hl_struct" href="structdma__init__t.html">dma_init_t</a> *<a class="code hl_variable" href="structusart__init__t.html#a0c7fab65ad8ab4ea54185a97147a9d06">tx_dma_cfg</a>; </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>     <a class="code hl_struct" href="structdma__init__t.html">dma_init_t</a> *<a class="code hl_variable" href="structusart__init__t.html#af5d23adc2cedc26541544b41b6a56701">rx_dma_cfg</a>; </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a97856b392b293a232c769bb4175d4cc3">  136</a></span>     USART_TypeDef *<a class="code hl_variable" href="structusart__init__t.html#a97856b392b293a232c769bb4175d4cc3">periph</a>;  </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>     <span class="comment">// Structs to communicate errors to user</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a07ef62d79c7f5cc1e02a13fa3333652f">  139</a></span>     <span class="keyword">volatile</span> <a class="code hl_struct" href="structusart__tx__errors__t.html">usart_tx_errors_t</a> <a class="code hl_variable" href="structusart__init__t.html#a07ef62d79c7f5cc1e02a13fa3333652f">tx_errors</a>; </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="structusart__init__t.html#a24612c03fe5128673f397644b7277840">  140</a></span>     <span class="keyword">volatile</span> <a class="code hl_struct" href="structusart__rx__errors__t.html">usart_rx_errors_t</a> <a class="code hl_variable" href="structusart__init__t.html#a24612c03fe5128673f397644b7277840">rx_errors</a>; </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> } <a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> <span class="comment">// Function Prototypes</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a1e13f03e291a90dcd93ffccf1b8edf65">PHAL_initUSART</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle, <span class="keyword">const</span> uint32_t fck);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> <span class="keywordtype">void</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a05486d1804d8e159f343e9cd514e2a64">PHAL_usartTxBl</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle, uint8_t* data, uint32_t len);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> <span class="keywordtype">void</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a55c4f79487a9ee75886ae1a2ccdeef27">PHAL_usartRxBl</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle, uint8_t* data, uint32_t len);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#abbaa51dfa3243c22b4015aaff9eba9da">PHAL_usartTxDma</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle, uint16_t* data, uint32_t len);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a716a03068c8b5c1138c217cfd2c5e689">PHAL_usartRxDma</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle, uint16_t* data, uint32_t len, <span class="keywordtype">bool</span> cont);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a2995d18679a10821577043876ac50825">PHAL_disableContinousRxDMA</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a56f2d3e8345497a11cd895adddb063e3">PHAL_usartTxBusy</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a>* handle);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a48a7696afd720294a514208cd96d1791">PHAL_usartRxBusy</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a> *handle);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code hl_function" href="phal__F4__F7_2usart_2usart_8h.html#a61341976b0cee71be1b6cf3bc17db4de">usart_recieve_complete_callback</a>(<a class="code hl_struct" href="structusart__init__t.html">usart_init_t</a> *handle);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor"> #ifdef STM32F407xx</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>     <span class="comment">// 4,5,7,8 are UART, rest are USART</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">     #define PHAL_USART1_RXDMA_STREAM DMA2_Stream5</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">     #define PHAL_USART1_TXDMA_STREAM DMA2_Stream7</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">     #define PHAL_USART2_RXDMA_STREAM DMA1_Stream5</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">     #define PHAL_USART2_TXDMA_STREAM DMA1_Stream6</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">     #define PHAL_USART3_RXDMA_STREAM DMA1_Stream1</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">     #define PHAL_USART3_TXDMA_STREAM DMA1_Stream3</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">     #define PHAL_USART4_RXDMA_STREAM DMA1_Stream2 </span><span class="comment">// UART</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">     #define PHAL_USART4_TXDMA_STREAM DMA1_Stream4</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">     #define PHAL_USART5_RXDMA_STREAM DMA1_Stream0 </span><span class="comment">// UART</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">     #define PHAL_USART5_TXDMA_STREAM DMA1_Stream7</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">     #define PHAL_USART6_RXDMA_STREAM DMA2_Stream1</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">     #define PHAL_USART6_TXDMA_STREAM DMA2_Stream6</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">     #define PHAL_USART7_RXDMA_STREAM DMA1_Stream3 </span><span class="comment">// UART</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">     #define PHAL_USART7_TXDMA_STREAM DMA1_Stream1</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">     #define PHAL_USART8_RXDMA_STREAM DMA1_Stream6 </span><span class="comment">// UART</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">     #define PHAL_USART8_TXDMA_STREAM DMA1_Stream0</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>     <span class="comment">// dm00031020 311</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">     #define _DEF_USART_RXDMA_CONFIG(rx_addr_, priority_, UXART, dmanum, streamnum, channum)\</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">         {                                                                                  \</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; ((UXART)-&gt;DR), .mem_addr = (uint32_t)(rx_addr_),   \</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                           \</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">             .dir = 0b0, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,         \</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,                \</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request = channum, .stream_idx = streamnum,       \</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">             .periph = DMA##dmanum , .stream = DMA##dmanum##_Stream##streamnum ,            \</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">         }</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">     #define _DEF_USART_TXDMA_CONFIG(tx_addr_, priority_, UXART, dmanum, streamnum, channum)\</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">         {                                                                                  \</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; ((UXART)-&gt;DR), .mem_addr = (uint32_t)(tx_addr_),   \</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                           \</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">             .dir = 0b1, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,         \</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,                \</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request = channum, .stream_idx = streamnum,       \</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">             .periph = DMA##dmanum , .stream = DMA##dmanum##_Stream##streamnum ,            \</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">         }</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">     #define USART1_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, USART1, 2, 5, 4)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">     #define USART1_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, USART1, 2, 7, 4)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">     #define USART2_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, USART2, 1, 5, 4)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">     #define USART2_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, USART2, 1, 6, 4)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">     #define USART3_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, USART3, 1, 1, 4)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">     #define USART3_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, USART3, 1, 3, 4)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">     #define USART4_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, UART4,  1, 2, 4)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">     #define USART4_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, UART4,  1, 4, 4)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">     #define USART5_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, UART5,  1, 0, 4)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">     #define USART5_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, UART5,  1, 7, 4)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">     #define USART6_RXDMA_CONT_CONFIG(a, p) _DEF_USART_RXDMA_CONFIG(a, p, USART6, 2, 1, 5)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">     #define USART6_TXDMA_CONT_CONFIG(a, p) _DEF_USART_TXDMA_CONFIG(a, p, USART6, 2, 6, 5)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor"> #else</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="foldopen" id="foldopen00286" data-start="" data-end="">
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#aa2fb89650553d0f56438cc55669ed014">  286</a></span><span class="preprocessor">     #define USART1_RXDMA_CONT_CONFIG(rx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">         {                                                                             \</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (USART1-&gt;RDR), .mem_addr = (uint32_t)(rx_addr_), \</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                      \</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">             .dir = 0b0, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,    \</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,           \</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=5,              \</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">             .periph=DMA2, .stream=DMA2_Stream5                                        \</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">         }</span></div>
</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="foldopen" id="foldopen00296" data-start="" data-end="">
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a207e6b60144d3609a73c96b42bfa3c1c">  296</a></span><span class="preprocessor">     #define USART1_TXDMA_CONT_CONFIG(tx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">         {                                                                             \</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (USART1-&gt;TDR), .mem_addr = (uint32_t)(tx_addr_), \</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                      \</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">             .dir = 0b1, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,    \</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,           \</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=7,               \</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">             .periph=DMA2, .stream=DMA2_Stream7                                       \</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">         }</span></div>
</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="foldopen" id="foldopen00306" data-start="" data-end="">
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#aa166abd04c0dedc6986d324a66989c51">  306</a></span><span class="preprocessor">     #define USART4_RXDMA_CONT_CONFIG(rx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">         {                                                                               \</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (UART4-&gt;RDR), .mem_addr = (uint32_t)(rx_addr_), \</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                        \</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">             .dir = 0b0, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,      \</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,             \</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=2,                 \</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">             .periph=DMA1, .stream=DMA1_Stream2                                          \</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">         }</span></div>
</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="foldopen" id="foldopen00316" data-start="" data-end="">
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#ae3f737a2390de88ed8b648ca0a18814a">  316</a></span><span class="preprocessor">     #define USART4_TXDMA_CONT_CONFIG(tx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">         {                                                                               \</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (UART4-&gt;TDR), .mem_addr = (uint32_t)(tx_addr_), \</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                        \</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">             .dir = 0b1, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,      \</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,             \</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=4,                 \</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">             .periph=DMA1, .stream=DMA1_Stream4                                          \</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">         }</span></div>
</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="foldopen" id="foldopen00326" data-start="" data-end="">
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#a87cbbe90cea66b62d095c20a8bc6c7a8">  326</a></span><span class="preprocessor">     #define UART5_RXDMA_CONT_CONFIG(rx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">         {                                                                             \</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (UART5-&gt;RDR), .mem_addr = (uint32_t)(rx_addr_), \</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                      \</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">             .dir = 0b0, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,    \</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,           \</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=0,              \</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">             .periph=DMA1, .stream=DMA1_Stream0                                        \</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">         }</span></div>
</div>
<div class="foldopen" id="foldopen00335" data-start="" data-end="">
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="phal__F4__F7_2usart_2usart_8h.html#ab4f69731eee38d79a38877765f1c1da9">  335</a></span><span class="preprocessor">     #define UART5_TXDMA_CONT_CONFIG(tx_addr_, priority_)                               \</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">         {                                                                             \</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">             .periph_addr = (uint32_t) &amp; (UART5-&gt;TDR), .mem_addr = (uint32_t)(tx_addr_), \</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">             .tx_size = 1, .increment = false, .circular = false,                      \</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">             .dir = 0b1, .mem_inc = true, .periph_inc = false, .mem_to_mem = false,    \</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">             .priority = (priority_), .mem_size = 0b00, .periph_size = 0b00,           \</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">             .tx_isr_en = true, .dma_chan_request=0b0100, .stream_idx=7,               \</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">             .periph=DMA1, .stream=DMA1_Stream7                                        \</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">         }</span></div>
</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor"> #endif</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor"> #endif</span></div>
<div class="ttc" id="ai2c__alt_8h_html_a44e0b82277af9738fcb79164886954c9"><div class="ttname"><a href="i2c__alt_8h.html#a44e0b82277af9738fcb79164886954c9">ptr_int</a></div><div class="ttdeci">uint32_t ptr_int</div><div class="ttdef"><b>Definition</b> i2c_alt.h:11</div></div>
<div class="ttc" id="aphal__F4__F7_2dma_2dma_8h_html"><div class="ttname"><a href="phal__F4__F7_2dma_2dma_8h.html">dma.h</a></div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a05486d1804d8e159f343e9cd514e2a64"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a05486d1804d8e159f343e9cd514e2a64">PHAL_usartTxBl</a></div><div class="ttdeci">void PHAL_usartTxBl(usart_init_t *handle, uint8_t *data, uint32_t len)</div><div class="ttdoc">TX using no DMA (blocks until complete)</div><div class="ttdef"><b>Definition</b> usart.c:153</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a1e13f03e291a90dcd93ffccf1b8edf65"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a1e13f03e291a90dcd93ffccf1b8edf65">PHAL_initUSART</a></div><div class="ttdeci">bool PHAL_initUSART(usart_init_t *handle, const uint32_t fck)</div><div class="ttdoc">Initialize a USART Peripheral with desired settings.</div><div class="ttdef"><b>Definition</b> usart.c:34</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a2995d18679a10821577043876ac50825"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a2995d18679a10821577043876ac50825">PHAL_disableContinousRxDMA</a></div><div class="ttdeci">bool PHAL_disableContinousRxDMA(usart_init_t *handle)</div><div class="ttdoc">Disables the Continous RX that was previously used.</div><div class="ttdef"><b>Definition</b> usart.c:338</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a48a7696afd720294a514208cd96d1791"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a48a7696afd720294a514208cd96d1791">PHAL_usartRxBusy</a></div><div class="ttdeci">bool PHAL_usartRxBusy(usart_init_t *handle)</div><div class="ttdoc">Returns whether USART peripheral is currently receiving data.</div><div class="ttdef"><b>Definition</b> usart.c:396</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a55c4f79487a9ee75886ae1a2ccdeef27"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a55c4f79487a9ee75886ae1a2ccdeef27">PHAL_usartRxBl</a></div><div class="ttdeci">void PHAL_usartRxBl(usart_init_t *handle, uint8_t *data, uint32_t len)</div><div class="ttdoc">RX using no DMA (blocks until complete)</div><div class="ttdef"><b>Definition</b> usart.c:182</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a56f2d3e8345497a11cd895adddb063e3"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a56f2d3e8345497a11cd895adddb063e3">PHAL_usartTxBusy</a></div><div class="ttdeci">bool PHAL_usartTxBusy(usart_init_t *handle)</div><div class="ttdoc">Returns whether USART peripheral is currently transmitting data.</div><div class="ttdef"><b>Definition</b> usart.c:273</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a61341976b0cee71be1b6cf3bc17db4de"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a61341976b0cee71be1b6cf3bc17db4de">usart_recieve_complete_callback</a></div><div class="ttdeci">void usart_recieve_complete_callback(usart_init_t *handle)</div><div class="ttdoc">Callback function called immediately after reception of a USART RX message Uses USART IDLE line inter...</div><div class="ttdef"><b>Definition</b> main.c:361</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_a716a03068c8b5c1138c217cfd2c5e689"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#a716a03068c8b5c1138c217cfd2c5e689">PHAL_usartRxDma</a></div><div class="ttdeci">bool PHAL_usartRxDma(usart_init_t *handle, uint16_t *data, uint32_t len, bool cont)</div><div class="ttdoc">Starts an rx using dma of a specific length.</div><div class="ttdef"><b>Definition</b> usart.c:278</div></div>
<div class="ttc" id="aphal__F4__F7_2usart_2usart_8h_html_abbaa51dfa3243c22b4015aaff9eba9da"><div class="ttname"><a href="phal__F4__F7_2usart_2usart_8h.html#abbaa51dfa3243c22b4015aaff9eba9da">PHAL_usartTxDma</a></div><div class="ttdeci">bool PHAL_usartTxDma(usart_init_t *handle, uint16_t *data, uint32_t len)</div><div class="ttdoc">Starts a tx using dma, use PHAL_usartTxDmaComplete to ensure the previous transmission is complete.</div><div class="ttdef"><b>Definition</b> usart.c:206</div></div>
<div class="ttc" id="aphal__F4__F7_8h_html"><div class="ttname"><a href="phal__F4__F7_8h.html">phal_F4_F7.h</a></div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a0c0f23ca19df3c59dfbc84e0d1e58493"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493">word_length_t</a></div><div class="ttdeci">word_length_t</div><div class="ttdef"><b>Definition</b> usart.h:35</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a0c0f23ca19df3c59dfbc84e0d1e58493a0da70d8bed4bc53d9111d5d26ab6d027"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493a0da70d8bed4bc53d9111d5d26ab6d027">WORD_8</a></div><div class="ttdeci">@ WORD_8</div><div class="ttdef"><b>Definition</b> usart.h:36</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a0c0f23ca19df3c59dfbc84e0d1e58493aaf384e56f1bc9d30d7733088c7ad3274"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a0c0f23ca19df3c59dfbc84e0d1e58493aaf384e56f1bc9d30d7733088c7ad3274">WORD_9</a></div><div class="ttdeci">@ WORD_9</div><div class="ttdef"><b>Definition</b> usart.h:37</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a764ee627968d428e2ca107a995cdf7c2"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2">hw_flow_ctl_t</a></div><div class="ttdeci">hw_flow_ctl_t</div><div class="ttdef"><b>Definition</b> usart.h:57</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a764ee627968d428e2ca107a995cdf7c2a4e65306446c6c91076975dffc310218b"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a4e65306446c6c91076975dffc310218b">CTS_RTS</a></div><div class="ttdeci">@ CTS_RTS</div><div class="ttdef"><b>Definition</b> usart.h:61</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a764ee627968d428e2ca107a995cdf7c2a791d53ca9fd6a52d968f740e63288eb6"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a791d53ca9fd6a52d968f740e63288eb6">HW_DISABLE</a></div><div class="ttdeci">@ HW_DISABLE</div><div class="ttdef"><b>Definition</b> usart.h:58</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a764ee627968d428e2ca107a995cdf7c2a97dc7d7bbe8a217f4bc934b4a868c521"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2a97dc7d7bbe8a217f4bc934b4a868c521">CTS</a></div><div class="ttdeci">@ CTS</div><div class="ttdef"><b>Definition</b> usart.h:59</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a764ee627968d428e2ca107a995cdf7c2ae58caa68ff8b6e4838007985c7e3ae66"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a764ee627968d428e2ca107a995cdf7c2ae58caa68ff8b6e4838007985c7e3ae66">RTS</a></div><div class="ttdeci">@ RTS</div><div class="ttdef"><b>Definition</b> usart.h:60</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a898ff57758aab4eeeae844c6708938e9"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9">obsample_t</a></div><div class="ttdeci">obsample_t</div><div class="ttdef"><b>Definition</b> usart.h:71</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a898ff57758aab4eeeae844c6708938e9a30aee904e3e05a145ae611bc8de5c41b"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9a30aee904e3e05a145ae611bc8de5c41b">OB_ENABLE</a></div><div class="ttdeci">@ OB_ENABLE</div><div class="ttdef"><b>Definition</b> usart.h:73</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a898ff57758aab4eeeae844c6708938e9ab1d6a2d7fdc63253da1d7d78adbadb4b"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a898ff57758aab4eeeae844c6708938e9ab1d6a2d7fdc63253da1d7d78adbadb4b">OB_DISABLE</a></div><div class="ttdeci">@ OB_DISABLE</div><div class="ttdef"><b>Definition</b> usart.h:72</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a8c9f47bdc80c9f4db63b7bf8b1ad5290"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290">parity_t</a></div><div class="ttdeci">parity_t</div><div class="ttdef"><b>Definition</b> usart.h:28</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a8c9f47bdc80c9f4db63b7bf8b1ad5290a0f865113d224387520fe0272ef9cbcac"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a0f865113d224387520fe0272ef9cbcac">PT_ODD</a></div><div class="ttdeci">@ PT_ODD</div><div class="ttdef"><b>Definition</b> usart.h:31</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a8c9f47bdc80c9f4db63b7bf8b1ad5290a476c6f901c0f7e870dcca77b365c3375"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a476c6f901c0f7e870dcca77b365c3375">PT_EVEN</a></div><div class="ttdeci">@ PT_EVEN</div><div class="ttdef"><b>Definition</b> usart.h:30</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a8c9f47bdc80c9f4db63b7bf8b1ad5290a5e8a3bf54d8aa3d0e50d59ef9b2f1398"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a8c9f47bdc80c9f4db63b7bf8b1ad5290a5e8a3bf54d8aa3d0e50d59ef9b2f1398">PT_NONE</a></div><div class="ttdeci">@ PT_NONE</div><div class="ttdef"><b>Definition</b> usart.h:29</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a93bf91b4ba41ceb7678694e06b1ac553"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553">stop_bits_t</a></div><div class="ttdeci">stop_bits_t</div><div class="ttdef"><b>Definition</b> usart.h:42</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a93bf91b4ba41ceb7678694e06b1ac553ab67ebf519fad921e7749842e16f9685c"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ab67ebf519fad921e7749842e16f9685c">SB_ONE_HALF</a></div><div class="ttdeci">@ SB_ONE_HALF</div><div class="ttdef"><b>Definition</b> usart.h:46</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a93bf91b4ba41ceb7678694e06b1ac553abd98b798e8db67c8f79d30573152cd87"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553abd98b798e8db67c8f79d30573152cd87">SB_TWO</a></div><div class="ttdeci">@ SB_TWO</div><div class="ttdef"><b>Definition</b> usart.h:44</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a93bf91b4ba41ceb7678694e06b1ac553ad0547d788f5201c0b3beb75bf289ecfb"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553ad0547d788f5201c0b3beb75bf289ecfb">SB_HALF</a></div><div class="ttdeci">@ SB_HALF</div><div class="ttdef"><b>Definition</b> usart.h:45</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a93bf91b4ba41ceb7678694e06b1ac553af586c0b77373cd4fe301abe9a1a819da"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a93bf91b4ba41ceb7678694e06b1ac553af586c0b77373cd4fe301abe9a1a819da">SB_ONE</a></div><div class="ttdeci">@ SB_ONE</div><div class="ttdef"><b>Definition</b> usart.h:43</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a9fb60e9f8236a52b6c9bd8a310f589a7"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7">ovsample_t</a></div><div class="ttdeci">ovsample_t</div><div class="ttdef"><b>Definition</b> usart.h:65</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a9fb60e9f8236a52b6c9bd8a310f589a7a7211a2296fe5e47bf58bd037edce0ac6"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7a7211a2296fe5e47bf58bd037edce0ac6">OV_16</a></div><div class="ttdeci">@ OV_16</div><div class="ttdef"><b>Definition</b> usart.h:66</div></div>
<div class="ttc" id="aphal__L4_2usart_2usart_8h_html_a9fb60e9f8236a52b6c9bd8a310f589a7ad66b645e2c6b620132b08421b4a87736"><div class="ttname"><a href="phal__L4_2usart_2usart_8h.html#a9fb60e9f8236a52b6c9bd8a310f589a7ad66b645e2c6b620132b08421b4a87736">OV_8</a></div><div class="ttdeci">@ OV_8</div><div class="ttdef"><b>Definition</b> usart.h:67</div></div>
<div class="ttc" id="astructdma__init__t_html"><div class="ttname"><a href="structdma__init__t.html">dma_init_t</a></div><div class="ttdef"><b>Definition</b> dma.h:27</div></div>
<div class="ttc" id="astructusart__init__t_html"><div class="ttname"><a href="structusart__init__t.html">usart_init_t</a></div><div class="ttdef"><b>Definition</b> usart.h:106</div></div>
<div class="ttc" id="astructusart__init__t_html_a07ef62d79c7f5cc1e02a13fa3333652f"><div class="ttname"><a href="structusart__init__t.html#a07ef62d79c7f5cc1e02a13fa3333652f">usart_init_t::tx_errors</a></div><div class="ttdeci">volatile usart_tx_errors_t tx_errors</div><div class="ttdoc">Any TX error flags set during transmission.</div><div class="ttdef"><b>Definition</b> usart.h:139</div></div>
<div class="ttc" id="astructusart__init__t_html_a0901e487a0737b2e9ba85cbccc2346a3"><div class="ttname"><a href="structusart__init__t.html#a0901e487a0737b2e9ba85cbccc2346a3">usart_init_t::usart_active_num</a></div><div class="ttdeci">uint8_t usart_active_num</div><div class="ttdoc">Index of USART in active array (see USARTx_ACTIVE_IDX)</div><div class="ttdef"><b>Definition</b> usart.h:131</div></div>
<div class="ttc" id="astructusart__init__t_html_a0c7fab65ad8ab4ea54185a97147a9d06"><div class="ttname"><a href="structusart__init__t.html#a0c7fab65ad8ab4ea54185a97147a9d06">usart_init_t::tx_dma_cfg</a></div><div class="ttdeci">dma_init_t * tx_dma_cfg</div><div class="ttdoc">TX configuration.</div><div class="ttdef"><b>Definition</b> usart.h:121</div></div>
<div class="ttc" id="astructusart__init__t_html_a24612c03fe5128673f397644b7277840"><div class="ttname"><a href="structusart__init__t.html#a24612c03fe5128673f397644b7277840">usart_init_t::rx_errors</a></div><div class="ttdeci">volatile usart_rx_errors_t rx_errors</div><div class="ttdoc">Any RX error flags set during reception.</div><div class="ttdef"><b>Definition</b> usart.h:140</div></div>
<div class="ttc" id="astructusart__init__t_html_a72b5f7df2bcce44b8d47c08e616df66f"><div class="ttname"><a href="structusart__init__t.html#a72b5f7df2bcce44b8d47c08e616df66f">usart_init_t::wake_addr</a></div><div class="ttdeci">bool wake_addr</div><div class="ttdoc">Wake up when given a specific address.</div><div class="ttdef"><b>Definition</b> usart.h:129</div></div>
<div class="ttc" id="astructusart__init__t_html_a793120df7198e36da9fa5342b1acd35a"><div class="ttname"><a href="structusart__init__t.html#a793120df7198e36da9fa5342b1acd35a">usart_init_t::address</a></div><div class="ttdeci">uint8_t address</div><div class="ttdoc">Address to wake up to when addr_mode is enabled.</div><div class="ttdef"><b>Definition</b> usart.h:130</div></div>
<div class="ttc" id="astructusart__init__t_html_a97856b392b293a232c769bb4175d4cc3"><div class="ttname"><a href="structusart__init__t.html#a97856b392b293a232c769bb4175d4cc3">usart_init_t::periph</a></div><div class="ttdeci">USART_TypeDef * periph</div><div class="ttdoc">USART Peripheral to be used.</div><div class="ttdef"><b>Definition</b> usart.h:136</div></div>
<div class="ttc" id="astructusart__init__t_html_af5d23adc2cedc26541544b41b6a56701"><div class="ttname"><a href="structusart__init__t.html#af5d23adc2cedc26541544b41b6a56701">usart_init_t::rx_dma_cfg</a></div><div class="ttdeci">dma_init_t * rx_dma_cfg</div><div class="ttdoc">RX configuration.</div><div class="ttdef"><b>Definition</b> usart.h:122</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html"><div class="ttname"><a href="structusart__rx__errors__t.html">usart_rx_errors_t</a></div><div class="ttdef"><b>Definition</b> usart.h:99</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a13b923a938610d2d78e427ef979bacd2"><div class="ttname"><a href="structusart__rx__errors__t.html#a13b923a938610d2d78e427ef979bacd2">usart_rx_errors_t::dma_direct_mode_error</a></div><div class="ttdeci">bool dma_direct_mode_error</div><div class="ttdoc">DMA error while attempting to operate in direct mode.</div><div class="ttdef"><b>Definition</b> usart.h:107</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a1d9c6a9526d72e717072ed12b1a8f209"><div class="ttname"><a href="structusart__rx__errors__t.html#a1d9c6a9526d72e717072ed12b1a8f209">usart_rx_errors_t::framing_error</a></div><div class="ttdeci">bool framing_error</div><div class="ttdoc">Unable to understand USART frame.</div><div class="ttdef"><b>Definition</b> usart.h:102</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a24cc295a841e26485897a83f7e62138e"><div class="ttname"><a href="structusart__rx__errors__t.html#a24cc295a841e26485897a83f7e62138e">usart_rx_errors_t::dma_transfer_error</a></div><div class="ttdeci">bool dma_transfer_error</div><div class="ttdoc">DMA transfer error.</div><div class="ttdef"><b>Definition</b> usart.h:106</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a866c2a8c6e6c060aa73b115c789f39e3"><div class="ttname"><a href="structusart__rx__errors__t.html#a866c2a8c6e6c060aa73b115c789f39e3">usart_rx_errors_t::dma_fifo_overrun</a></div><div class="ttdeci">bool dma_fifo_overrun</div><div class="ttdoc">DMA FIFO has been overrun - apparently this can be ignored on USART peripherals AS LONG AS YOU AREN&#39;T...</div><div class="ttdef"><b>Definition</b> usart.h:108</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a869bb2f95236126d499d2b3817c821c1"><div class="ttname"><a href="structusart__rx__errors__t.html#a869bb2f95236126d499d2b3817c821c1">usart_rx_errors_t::noise_detected</a></div><div class="ttdeci">bool noise_detected</div><div class="ttdoc">Oversampling detected a possible bit flip due to noise in usart frame.</div><div class="ttdef"><b>Definition</b> usart.h:101</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_a9e8e88d78d1fa9f3dc6cb6ece10c3945"><div class="ttname"><a href="structusart__rx__errors__t.html#a9e8e88d78d1fa9f3dc6cb6ece10c3945">usart_rx_errors_t::parity_error</a></div><div class="ttdeci">bool parity_error</div><div class="ttdoc">USART Parity bit incorrect (Only when parity is enabled)</div><div class="ttdef"><b>Definition</b> usart.h:103</div></div>
<div class="ttc" id="astructusart__rx__errors__t_html_abf71439361d0c2575b46c7eb42f61f8b"><div class="ttname"><a href="structusart__rx__errors__t.html#abf71439361d0c2575b46c7eb42f61f8b">usart_rx_errors_t::overrun</a></div><div class="ttdeci">bool overrun</div><div class="ttdoc">USART unable to parse data in time.</div><div class="ttdef"><b>Definition</b> usart.h:100</div></div>
<div class="ttc" id="astructusart__tx__errors__t_html"><div class="ttname"><a href="structusart__tx__errors__t.html">usart_tx_errors_t</a></div><div class="ttdef"><b>Definition</b> usart.h:112</div></div>
<div class="ttc" id="astructusart__tx__errors__t_html_a080c7f4052d8d5f9b744c7538ba835a5"><div class="ttname"><a href="structusart__tx__errors__t.html#a080c7f4052d8d5f9b744c7538ba835a5">usart_tx_errors_t::dma_direct_mode_error</a></div><div class="ttdeci">bool dma_direct_mode_error</div><div class="ttdoc">DMA error while attempting to operate in direct mode.</div><div class="ttdef"><b>Definition</b> usart.h:114</div></div>
<div class="ttc" id="astructusart__tx__errors__t_html_a4619827b6121000a0e72015da7ba738e"><div class="ttname"><a href="structusart__tx__errors__t.html#a4619827b6121000a0e72015da7ba738e">usart_tx_errors_t::dma_fifo_overrun</a></div><div class="ttdeci">bool dma_fifo_overrun</div><div class="ttdoc">DMA FIFO has been overrun - apparently this can be ignored on USART peripherals AS LONG AS YOU AREN&#39;T...</div><div class="ttdef"><b>Definition</b> usart.h:115</div></div>
<div class="ttc" id="astructusart__tx__errors__t_html_a5f78132d149494385100ed372f8e0885"><div class="ttname"><a href="structusart__tx__errors__t.html#a5f78132d149494385100ed372f8e0885">usart_tx_errors_t::dma_transfer_error</a></div><div class="ttdeci">bool dma_transfer_error</div><div class="ttdoc">DMA transfer error.</div><div class="ttdef"><b>Definition</b> usart.h:113</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2
</small></address>
</div><!-- doc-content -->
</body>
</html>
