$date
	Sat Oct 22 22:28:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#800653
b11010 !
1"
#800654
b11010 &
b11010 %
1$
#800655
0"
#800658
b1101 &
b1101 %
#800662
b101000 &
b101000 %
#800666
b10100 &
b10100 %
#800670
b1010 &
b1010 %
#800674
b101 &
b101 %
#800678
b10000 &
b10000 %
#800682
b1000 &
b1000 %
#800686
b100 &
b100 %
#800690
b10 &
b10 %
#800694
b1 &
1#
b1 %
#800698
b0 &
b0 %
0#
0$
#1780991
b11110 !
1"
#1780994
b11110 &
b11110 %
1$
#1780995
0"
#1780998
b1111 &
b1111 %
#1781002
b101110 &
b101110 %
#1781006
b10111 &
b10111 %
#1781010
b1000110 &
b1000110 %
#1781014
b100011 &
b100011 %
#1781018
b1101010 &
b1101010 %
#1781022
b110101 &
b110101 %
#1781026
b10100000 &
b10100000 %
#1781030
b1010000 &
b1010000 %
#1781034
b101000 &
b101000 %
#1781038
b10100 &
b10100 %
#1781042
b1010 &
b1010 %
#1781046
b101 &
b101 %
#1781050
b10000 &
b10000 %
#1781054
b1000 &
b1000 %
#1781058
b100 &
b100 %
#1781062
b10 &
b10 %
#1781066
b1 &
b1 %
1#
#1781070
b0 &
0#
b0 %
0$
#2809459
b11 !
1"
#2809462
b11 &
b11 %
1$
#2809463
0"
#2809466
b1010 &
b1010 %
#2809470
b101 &
b101 %
#2809474
b10000 &
b10000 %
#2809478
b1000 &
b1000 %
#2809482
b100 &
b100 %
#2809486
b10 &
b10 %
#2809490
b1 &
b1 %
1#
#2809494
b0 &
0#
b0 %
0$
#4500012
