verilog
reg [7:0] dividend_abs;    
reg [7:0] dividend_neg;    
reg [7:0] dividend_abs_neg;    
reg [7:0] dividend_abs_neg_neg;    
reg [7:0] dividend_abs_neg_neg_neg;    
reg [7:0] divisor_abs;    
reg [7:0] divisor_neg;    
reg [7:0] divisor_abs_neg;    
reg [7:0] divisor_abs_neg_neg;    
reg [7:0] divisor_abs_neg_neg_neg;    
reg [7:0] shift_reg;    
reg [7:0] temp;    
reg [7:0] temp1;    
reg [7:0] temp2;    
reg [7:0] temp3;    
reg [7:0] temp4;    
reg [7:0] temp5;    
reg [7:0] temp6;    
reg [7:0] temp7;    
reg [7:0] temp8;    
reg [7:0] temp9;    
reg [7:0] temp10;    
reg [7:0] temp11;    
reg [7:0] temp12;    
reg [7:0] temp13;    
reg [7:0] temp14;    
reg [7:0] temp15;    
reg [7:0] temp16;    
reg [7:0] temp17;    
reg [7:0] temp18;    
reg [7:0] temp19;    
reg [7:0] temp20;    
reg [7:0] temp21;    
reg [7:0] temp22;    
reg [7:0] temp23;    
reg [7:0] temp24;    
reg [7:0] temp25;    
reg [7:0] temp26;    
reg [7:0] temp27;    
reg [7:0] temp28;    
reg [7:0] temp29;    
reg [7:0] temp30;    
reg [7:0] temp31;    
reg [7:0] temp32;    
reg [7:0] temp33;    
reg [7:0] temp34;    
reg [7:0] temp35;    
reg [7:0] temp36;    
reg [7:0] temp37;    
reg [7:0] temp38;    
reg [7:0] temp39;    
reg [7:0] temp40;    
reg [7:0] temp41;    
reg [7:0] temp42;    
reg [7:0] temp43;    
reg [7:0] temp44;    
reg [7:0] temp45;    
reg [7:0] temp46;    
reg [7:0] temp47;    
reg [7:0] temp48;    
reg [7:0] temp49;    
reg [7:0] temp50;    
reg [7:0] temp51;    
reg [7:0] temp52;    
reg [7:0] temp53;    
reg [7:0] temp54;    
reg [7:0] temp55;    
reg [7:0] temp56;    
reg [7:0] temp57;    
reg [7:0] temp58;    
reg [7:0] temp59;    
reg [7:0] temp60;    
reg [7:0] temp61;    
reg [7:0] temp62;    
reg [7:0] temp63;    
reg [7:0] temp64;    
reg [7:0] temp65;    
reg [7:0] temp66;    
reg [7:0] temp67;    
reg [7:0] temp68;    
reg [7:0] temp69;    
reg [7:0] temp70;    
reg [7:0] temp71;    
reg [7:0] temp72;    
reg [7:0] temp73;    
reg [7:0] temp74;    
reg [7:0] temp75;    
reg [7:0] temp76;    
reg [7:0] temp77;    
reg [7:0] temp78;    
reg [7:0] temp79;    
reg [7:0] temp80;    
reg [7:0] temp81;    
reg [7:0] temp82;    
reg [7:0] temp83;    
reg [7:0] temp84;    
reg [7:0] temp85;    
reg [7:0] temp86;    
reg [7:0] temp87;    
reg [7:0] temp88;    
reg [7:0] temp89;