#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov  3 20:21:48 2024
# Process ID: 15572
# Current directory: C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1
# Command line: vivado.exe -log design_rx_reg_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_rx_reg_wrapper.tcl
# Log file: C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/design_rx_reg_wrapper.vds
# Journal file: C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_rx_reg_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/data/ip'.
Command: synth_design -top design_rx_reg_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1123.441 ; gain = 11.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_rx_reg_wrapper' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/hdl/design_rx_reg_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_rx_reg' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:14' bound to instance 'design_rx_reg_i' of component 'design_rx_reg' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/hdl/design_rx_reg_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_rx_reg' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:26]
INFO: [Synth 8-3491] module 'design_rx_reg_RX_register_0_0' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_RX_register_0_0_stub.vhdl:5' bound to instance 'RX_register_0' of component 'design_rx_reg_RX_register_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:62]
INFO: [Synth 8-638] synthesizing module 'design_rx_reg_RX_register_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_RX_register_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_rx_reg_clk_wiz_0_0' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_rx_reg_clk_wiz_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_rx_reg_clk_wiz_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_rx_reg_ila_0_0' declared at 'C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_rx_reg_ila_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:75]
INFO: [Synth 8-638] synthesizing module 'design_rx_reg_ila_0_0' [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/.Xil/Vivado-15572-Arif/realtime/design_rx_reg_ila_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_rx_reg' (1#1) [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/synth/design_rx_reg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_rx_reg_wrapper' (2#1) [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/hdl/design_rx_reg_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.844 ; gain = 64.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.844 ; gain = 64.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.844 ; gain = 64.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1175.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc] for cell 'design_rx_reg_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc] for cell 'design_rx_reg_i/clk_wiz_0'
Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_RX_register_0_0/design_rx_reg_RX_register_0_0/design_rx_reg_RX_register_0_0_in_context.xdc] for cell 'design_rx_reg_i/RX_register_0'
Finished Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_RX_register_0_0/design_rx_reg_RX_register_0_0/design_rx_reg_RX_register_0_0_in_context.xdc] for cell 'design_rx_reg_i/RX_register_0'
Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_ila_0_0/design_rx_reg_ila_0_0/design_rx_reg_ila_0_0_in_context.xdc] for cell 'design_rx_reg_i/ila_0'
Finished Parsing XDC File [c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_ila_0_0/design_rx_reg_ila_0_0/design_rx_reg_ila_0_0_in_context.xdc] for cell 'design_rx_reg_i/ila_0'
Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/constrs_1/imports/WorkSpace/constr.xdc:2]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/constrs_1/imports/WorkSpace/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_rx_reg_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_rx_reg_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1219.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.316 ; gain = 107.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.316 ; gain = 107.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.srcs/sources_1/bd/design_rx_reg/ip/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0/design_rx_reg_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_rx_reg_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rx_reg_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rx_reg_i/RX_register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rx_reg_i/ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.316 ; gain = 107.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.316 ; gain = 107.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.316 ; gain = 107.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.172 ; gain = 136.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1248.172 ; gain = 136.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1267.285 ; gain = 155.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_rx_reg_RX_register_0_0 |         1|
|2     |design_rx_reg_clk_wiz_0_0     |         1|
|3     |design_rx_reg_ila_0_0         |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_rx_reg_RX_register_0_0_bbox |     1|
|2     |design_rx_reg_clk_wiz_0_0_bbox     |     1|
|3     |design_rx_reg_ila_0_0_bbox         |     1|
|4     |IBUF                               |     1|
|5     |OBUF                               |     8|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1273.020 ; gain = 117.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1273.020 ; gain = 161.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1286.098 ; gain = 174.527
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/arify/WorkSpace/Basys3_T2209/project_test/project_test.runs/synth_1/design_rx_reg_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_rx_reg_wrapper_utilization_synth.rpt -pb design_rx_reg_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 20:22:20 2024...
