Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 10a8fd132db3413db7f4e544e62cf7b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_reduce_behav xil_defaultlib.tb_reduce xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mont_reduce
Compiling module xil_defaultlib.barr_reduce
Compiling module xil_defaultlib.tb_reduce
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_reduce_behav
