

================================================================
== Vitis HLS Report for 'extend_matrix'
================================================================
* Date:           Wed Dec  8 14:01:17 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        extend_matrix
* Solution:       extend_matrix_soln (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y  |       74|       74|        21|          6|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 6, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 24 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lid_1 = alloca i32 1"   --->   Operation 25 'alloca' 'lid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lid_2 = alloca i32 1"   --->   Operation 26 'alloca' 'lid_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%hb_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %hb"   --->   Operation 28 'read' 'hb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ha_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %ha"   --->   Operation 29 'read' 'ha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%global_offset_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_z"   --->   Operation 30 'read' 'global_offset_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%global_offset_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_y"   --->   Operation 31 'read' 'global_offset_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%global_offset_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %global_offset_x"   --->   Operation 32 'read' 'global_offset_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%group_id_z_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_z"   --->   Operation 33 'read' 'group_id_z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%group_id_y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_y"   --->   Operation 34 'read' 'group_id_y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%group_id_x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %group_id_x"   --->   Operation 35 'read' 'group_id_x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node global_id_base_z)   --->   "%empty = shl i32 %group_id_z_read, i32 1"   --->   Operation 36 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.14ns) (out node of the LUT)   --->   "%global_id_base_z = add i32 %empty, i32 %global_offset_z_read"   --->   Operation 37 'add' 'global_id_base_z' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_25 = shl i32 %group_id_y_read, i32 2"   --->   Operation 38 'shl' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %group_id_y_read, i32 %global_offset_y_read"   --->   Operation 39 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%global_id_base_y = add i32 %tmp, i32 %empty_25"   --->   Operation 40 'add' 'global_id_base_y' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %group_id_x_read, i32 3"   --->   Operation 41 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %group_id_x_read, i32 1"   --->   Operation 42 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_28 = sub i32 %empty_26, i32 %empty_27"   --->   Operation 43 'sub' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%global_id_base_x = add i32 %empty_28, i32 %global_offset_x_read"   --->   Operation 44 'add' 'global_id_base_x' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (3.90ns)   --->   "%mul_ln3 = mul i32 %global_id_base_z, i32 %ha_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 45 'mul' 'mul_ln3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln3 = add i32 %mul_ln3, i32 %global_id_base_y" [extend_matrix/extend_matrix.cl:3]   --->   Operation 46 'add' 'add_ln3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (3.90ns)   --->   "%mul_ln3_3 = mul i32 %global_id_base_z, i32 %hb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 47 'mul' 'mul_ln3_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%add_ln3_2 = add i32 %mul_ln3_3, i32 %global_id_base_y" [extend_matrix/extend_matrix.cl:3]   --->   Operation 48 'add' 'add_ln3_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln3 = store i4 0, i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:3]   --->   Operation 49 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln3 = store i2 0, i2 %lid_2" [extend_matrix/extend_matrix.cl:3]   --->   Operation 50 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln3 = store i3 0, i3 %lid_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 51 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @extend_matrix_str"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.00ns)   --->   "%wb_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wb"   --->   Operation 53 'read' 'wb_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %B"   --->   Operation 54 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/1] (1.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %p"   --->   Operation 55 'read' 'p_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 56 [1/1] (1.00ns)   --->   "%wa_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %wa"   --->   Operation 56 'read' 'wa_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 57 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %A"   --->   Operation 57 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_x, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_y, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_id_z, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_x, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_y, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %global_offset_z, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wa"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ha"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ha, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ha, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wb"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wb, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wb, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hb"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hb, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hb, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.90ns)   --->   "%mul_ln3_1 = mul i32 %add_ln3, i32 %wa_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 92 'mul' 'mul_ln3_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.14ns)   --->   "%add_ln3_1 = add i32 %mul_ln3_1, i32 %global_id_base_x" [extend_matrix/extend_matrix.cl:3]   --->   Operation 93 'add' 'add_ln3_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (3.90ns)   --->   "%mul_ln3_2 = mul i32 %ha_read, i32 %wa_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 94 'mul' 'mul_ln3_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (3.90ns)   --->   "%mul_ln3_4 = mul i32 %add_ln3_2, i32 %wb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 95 'mul' 'mul_ln3_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.14ns)   --->   "%add_ln3_3 = add i32 %wb_read, i32 1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 96 'add' 'add_ln3_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (3.90ns)   --->   "%mul_ln3_5 = mul i32 %add_ln3_3, i32 %p_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 97 'mul' 'mul_ln3_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln3_4 = add i32 %global_id_base_x, i32 %mul_ln3_4" [extend_matrix/extend_matrix.cl:3]   --->   Operation 98 'add' 'add_ln3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln3_5 = add i32 %add_ln3_4, i32 %mul_ln3_5" [extend_matrix/extend_matrix.cl:3]   --->   Operation 99 'add' 'add_ln3_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (3.90ns)   --->   "%mul_ln3_6 = mul i32 %hb_read, i32 %wb_read" [extend_matrix/extend_matrix.cl:3]   --->   Operation 100 'mul' 'mul_ln3_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln3 = br void %kernel.loop.0" [extend_matrix/extend_matrix.cl:3]   --->   Operation 101 'br' 'br_ln3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:15]   --->   Operation 102 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %indvar_flatten_load, i4 10" [extend_matrix/extend_matrix.cl:15]   --->   Operation 104 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.80ns)   --->   "%add_ln15 = add i4 %indvar_flatten_load, i4 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 105 'add' 'add_ln15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %kernel.loop.inc2, void %kernel.entry.split.split.split" [extend_matrix/extend_matrix.cl:15]   --->   Operation 106 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%lid_1_load = load i3 %lid_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 107 'load' 'lid_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%lid_2_load = load i2 %lid_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 108 'load' 'lid_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.56ns)   --->   "%icmp_ln15_1 = icmp_eq  i3 %lid_1_load, i3 5" [extend_matrix/extend_matrix.cl:15]   --->   Operation 109 'icmp' 'icmp_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.34ns)   --->   "%lid_1_mid2 = select i1 %icmp_ln15_1, i3 0, i3 %lid_1_load" [extend_matrix/extend_matrix.cl:15]   --->   Operation 110 'select' 'lid_1_mid2' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln15_2 = add i2 %lid_2_load, i2 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 111 'add' 'add_ln15_2' <Predicate = (!icmp_ln15)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.34ns)   --->   "%p_cast4_mid2_v_v = select i1 %icmp_ln15_1, i2 %add_ln15_2, i2 %lid_2_load" [extend_matrix/extend_matrix.cl:15]   --->   Operation 112 'select' 'p_cast4_mid2_v_v' <Predicate = (!icmp_ln15)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast4_mid2_v = zext i2 %p_cast4_mid2_v_v" [extend_matrix/extend_matrix.cl:15]   --->   Operation 113 'zext' 'p_cast4_mid2_v' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.90ns)   --->   "%p_cast4_mid2 = mul i32 %p_cast4_mid2_v, i32 %mul_ln3_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 114 'mul' 'p_cast4_mid2' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.71ns)   --->   "%add_ln15_1 = add i3 %lid_1_mid2, i3 1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 115 'add' 'add_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.46ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %indvar_flatten" [extend_matrix/extend_matrix.cl:15]   --->   Operation 116 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_3 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln15 = store i2 %p_cast4_mid2_v_v, i2 %lid_2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 117 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_3 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln15 = store i3 %add_ln15_1, i3 %lid_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 118 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.16>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%lid_1_mid2_cast = zext i3 %lid_1_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 119 'zext' 'lid_1_mid2_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (3.90ns)   --->   "%p_cast = mul i32 %lid_1_mid2_cast, i32 %wa_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 120 'mul' 'p_cast' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %p_cast, i32 %add_ln3_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 121 'add' 'tmp2' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_30 = add i32 %tmp2, i32 %p_cast4_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 122 'add' 'empty_30' <Predicate = (!icmp_ln15)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_30, i2 0" [extend_matrix/extend_matrix.cl:15]   --->   Operation 123 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%p_cast9 = zext i34 %tmp_6" [extend_matrix/extend_matrix.cl:15]   --->   Operation 124 'zext' 'p_cast9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.36ns)   --->   "%empty_31 = add i64 %p_cast9, i64 %A_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 125 'add' 'empty_31' <Predicate = (!icmp_ln15)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_31, i32 2, i32 63" [extend_matrix/extend_matrix.cl:3]   --->   Operation 126 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln3 = sext i62 %trunc_ln3" [extend_matrix/extend_matrix.cl:3]   --->   Operation 127 'sext' 'sext_ln3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln3" [extend_matrix/extend_matrix.cl:3]   --->   Operation 128 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [7/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 129 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 130 [1/1] (3.90ns)   --->   "%p_cast6 = mul i32 %lid_1_mid2_cast, i32 %wb_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 130 'mul' 'p_cast6' <Predicate = (!icmp_ln15)> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [6/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 131 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 132 [5/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 132 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 133 [4/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 133 'readreq' 'empty_34' <Predicate = (!icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 134 [3/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 134 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 135 [2/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 135 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [1/1] (3.90ns)   --->   "%mul_ln3_7_mid2 = mul i32 %p_cast4_mid2_v, i32 %mul_ln3_6" [extend_matrix/extend_matrix.cl:15]   --->   Operation 136 'mul' 'mul_ln3_7_mid2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %p_cast6, i32 %add_ln3_5" [extend_matrix/extend_matrix.cl:15]   --->   Operation 137 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_32 = add i32 %tmp3, i32 %mul_ln3_7_mid2" [extend_matrix/extend_matrix.cl:15]   --->   Operation 138 'add' 'empty_32' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %empty_32, i2 0" [extend_matrix/extend_matrix.cl:15]   --->   Operation 139 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast10 = zext i34 %tmp_7" [extend_matrix/extend_matrix.cl:15]   --->   Operation 140 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.36ns)   --->   "%empty_33 = add i64 %p_cast10, i64 %B_read" [extend_matrix/extend_matrix.cl:15]   --->   Operation 141 'add' 'empty_33' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 142 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln3_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_33, i32 2, i32 63" [extend_matrix/extend_matrix.cl:3]   --->   Operation 143 'partselect' 'trunc_ln3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln3_1 = sext i62 %trunc_ln3_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 144 'sext' 'sext_ln3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln3_1" [extend_matrix/extend_matrix.cl:3]   --->   Operation 145 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 146 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 6" [extend_matrix/extend_matrix.cl:3]   --->   Operation 147 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 148 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 149 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 150 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 151 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_1, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 151 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 152 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 153 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_2, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 153 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 154 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 154 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 155 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_3, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 155 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 156 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [extend_matrix/extend_matrix.cl:3]   --->   Operation 156 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 157 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_4, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 157 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 158 [1/1] (7.30ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %gmem_addr_read_5, i4 15" [extend_matrix/extend_matrix.cl:15]   --->   Operation 158 'write' 'write_ln15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 159 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 159 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 160 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 160 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 161 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 161 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 162 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 162 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @XCL_WG_DIM_Z_XCL_WG_DIM_Y_str"   --->   Operation 163 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 164 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%specparallelloop_ln0 = specparallelloop void @_ssdm_op_SpecParallelLoop"   --->   Operation 166 'specparallelloop' 'specparallelloop_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 167 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [extend_matrix/extend_matrix.cl:15]   --->   Operation 168 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %kernel.loop.0"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [extend_matrix/extend_matrix.cl:15]   --->   Operation 170 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.18ns
The critical path consists of the following:
	s_axi read operation ('global_offset_z_read') on port 'global_offset_z' [26]  (1 ns)
	'add' operation ('global_id_base_z') [33]  (1.14 ns)
	'mul' operation ('mul_ln3', extend_matrix/extend_matrix.cl:3) [75]  (3.9 ns)
	'add' operation ('add_ln3', extend_matrix/extend_matrix.cl:3) [76]  (1.14 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	wire read operation ('wb') on port 'wb' [20]  (1 ns)
	'add' operation ('add_ln3_3', extend_matrix/extend_matrix.cl:3) [83]  (1.14 ns)
	'mul' operation ('mul_ln3_5', extend_matrix/extend_matrix.cl:3) [84]  (3.9 ns)
	'add' operation ('add_ln3_5', extend_matrix/extend_matrix.cl:3) [86]  (0.907 ns)

 <State 3>: 4.87ns
The critical path consists of the following:
	'load' operation ('lid_2_load', extend_matrix/extend_matrix.cl:15) on local variable 'lid_2' [100]  (0 ns)
	'add' operation ('add_ln15_2', extend_matrix/extend_matrix.cl:15) [105]  (0.621 ns)
	'select' operation ('p_cast4_mid2_v_v', extend_matrix/extend_matrix.cl:15) [106]  (0.345 ns)
	'mul' operation ('p_cast4_mid2', extend_matrix/extend_matrix.cl:15) [108]  (3.9 ns)

 <State 4>: 6.17ns
The critical path consists of the following:
	'mul' operation ('p_cast', extend_matrix/extend_matrix.cl:15) [114]  (3.9 ns)
	'add' operation ('tmp2', extend_matrix/extend_matrix.cl:15) [115]  (0 ns)
	'add' operation ('empty_30', extend_matrix/extend_matrix.cl:15) [116]  (0.907 ns)
	'add' operation ('empty_31', extend_matrix/extend_matrix.cl:15) [119]  (1.36 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_34', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [129]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [130]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [131]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [132]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [133]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [134]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', extend_matrix/extend_matrix.cl:3) on port 'gmem' (extend_matrix/extend_matrix.cl:3) [135]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln15', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [145]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [146]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [146]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [146]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [146]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_36', extend_matrix/extend_matrix.cl:15) on port 'gmem' (extend_matrix/extend_matrix.cl:15) [146]  (7.3 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
