@article{1975:Wyner,
    author = {Wyner, A. D.},
    journal = {Bell Systems Technical Journal},
    keywords = {secrecy, security, wiretap, wyner},
    number = {8},
    pages = {1355--1387},
    posted-at = {2009-12-07 11:54:05},
    priority = {2},
    title = {{The Wire-tap Channel}},
    volume = {54},
    year = {1975},
    optnote = {4. The wire-tap channel
Introduction of an information theoretical channel with a passive adversary
also talks about secrecy rate},
}

@article{vtr8,
	title={VTR 8: High Performance CAD and Customizable FPGA Architecture Modelling},
	author={Murray, Kevin E. and Petelin, Oleg and Zhong, Sheng and Wang, Jai Min and ElDafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G. and Wu, Jean and Walker, Matthew J. P. and Zeng, Hanqing and Patros, Panagiotis and Luu, Jason and Kent, Kenneth B. and Betz, Vaughn},
	journal={ACM Trans. Reconfigurable Technol. Syst.},
	year={2020}
}

@article{Maze-Router,
	title={An algorithm for path connection and its application},
	author={Lee},
	journal={IRE Trans. Electronic Computer},
	volume = {EC-10},
	year={1961}
}

@online{ABC-web,
	title={ABC: A System for Sequential Synthesis and Verification},
	author={Alan Mishchenko},
	url={https://people.eecs.berkeley.edu/~alanmi/abc/},
	year={2012}
}

@online{keras-faq-web,
title={Keras FAQ},
author={Keras},
url={https://keras.io/getting_started/faq/#why-is-my-training-loss-much-higher-than-my-testing-loss},
year={2020}
}

@online{NN-complexity-web,
	title={What is the time complexity for training a neural network using back-propagation?},
	author={M.kazem Akhgary},
	url={https://ai.stackexchange.com/a/5730},
	year={2018}
}

@misc{tensorflow2015-whitepaper,
	title={ {TensorFlow}: Large-Scale Machine Learning on Heterogeneous Systems},
	url={https://www.tensorflow.org/},
	note={Software available from tensorflow.org},
	author={
	Mart\'{\i}n~Abadi and
	Ashish~Agarwal and
	Paul~Barham and
	Eugene~Brevdo and
	Zhifeng~Chen and
	Craig~Citro and
	Greg~S.~Corrado and
	Andy~Davis and
	Jeffrey~Dean and
	Matthieu~Devin and
	Sanjay~Ghemawat and
	Ian~Goodfellow and
	Andrew~Harp and
	Geoffrey~Irving and
	Michael~Isard and
	Yangqing Jia and
	Rafal~Jozefowicz and
	Lukasz~Kaiser and
	Manjunath~Kudlur and
	Josh~Levenberg and
	Dandelion~Man\'{e} and
	Rajat~Monga and
	Sherry~Moore and
	Derek~Murray and
	Chris~Olah and
	Mike~Schuster and
	Jonathon~Shlens and
	Benoit~Steiner and
	Ilya~Sutskever and
	Kunal~Talwar and
	Paul~Tucker and
	Vincent~Vanhoucke and
	Vijay~Vasudevan and
	Fernanda~Vi\'{e}gas and
	Oriol~Vinyals and
	Pete~Warden and
	Martin~Wattenberg and
	Martin~Wicke and
	Yuan~Yu and
	Xiaoqiang~Zheng},
	year={2015},
}

@misc{chollet2015keras,
	title={Keras},
	author={Chollet, Fran\c{c}ois and others},
	year={2015},
	howpublished={\url{https://keras.io}},
}

@inproceedings{routability-estimator,
	author = {Alhyari, Abeer and Areibi, Shawki and Abuowaimer, Ziad and Grewal, Gary and Elshamli, Ahmed},
	year = {2019},
	month = {09},
	pages = {},
	title = {A Deep Learning Framework to Predict Routability for FPGA Circuit Placement},
	doi = {10.1109/FPL.2019.00060}
}

@article{doi:10.1142/S0218213098000202,
	author = {SAXENA, ASHUTOSH and GEORGE, SUJU M. and RAMBABU, P.},
	title = {INTERCONNECTION WIRE-LENGTH ESTIMATION IN VLSI STANDARD CELL PLACEMENT VIA NEURAL NETWORK},
	journal = {International Journal on Artificial Intelligence Tools},
	volume = {07},
	number = {04},
	pages = {443-451},
	year = {1998},
	doi = {10.1142/S0218213098000202},
	
	URL = { 
	https://doi.org/10.1142/S0218213098000202
	
	},
	eprint = { 
	https://doi.org/10.1142/S0218213098000202
	
	}
}

@inproceedings{pre-placement-estimation,
	author = {Liu, Qiang and Ma, Jianguo and Zhang, Qi-Jun},
	year = {2012},
	month = {12},
	pages = {16-22},
	title = {Neural network based pre-placement wirelength estimation},
	isbn = {978-1-4673-2846-3},
	journal = {FPT 2012 - 2012 International Conference on Field-Programmable Technology},
	doi = {10.1109/FPT.2012.6412104}
}

@article{star-plus-paper,
	author = {Xu, M. and Grewal, G. and Areibi, Shawki and Obimbo, C. and Banerji, Dilip},
	year = {2009},
	month = {02},
	pages = {125 - 132},
	title = {Near-linear wirelength estimation for FPGA placement},
	volume = {34},
	journal = {Electrical and Computer Engineering, Canadian Journal of},
	doi = {10.1109/CJECE.2009.5443860}
}
