
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.90000000000000000000;
2.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40  225744.9      1.45     509.7   26437.5                          
    0:00:40  225744.9      1.45     509.7   26437.5                          
    0:00:40  226080.0      1.45     509.7   26437.5                          
    0:00:40  226407.2      1.45     509.7   26437.5                          
    0:00:40  226734.4      1.45     509.7   26437.5                          
    0:00:40  227061.6      1.45     509.7   26437.5                          
    0:00:40  227388.8      1.45     509.7   26437.5                          
    0:00:40  227715.9      1.45     509.7   26437.5                          
    0:00:40  228349.3      1.45     508.7   24220.1                          
    0:01:11  238168.4      0.98     353.6     328.5                          
    0:01:11  238136.5      0.98     353.6     328.5                          
    0:01:11  238136.5      0.98     353.6     328.5                          
    0:01:12  238137.0      0.98     353.6     328.5                          
    0:01:12  238137.0      0.98     353.6     328.5                          
    0:01:35  196899.6      1.04     340.2     328.5                          
    0:01:37  196889.5      1.01     331.6     328.5                          
    0:01:42  196889.5      0.97     330.0     318.7                          
    0:01:43  196893.2      0.98     327.6     306.6                          
    0:01:47  196897.7      0.96     325.2     301.7                          
    0:01:48  196905.2      0.95     321.3     294.4                          
    0:01:49  196910.5      0.95     320.3     289.5                          
    0:01:50  196914.2      0.95     319.8     289.5                          
    0:01:51  196918.7      0.95     319.1     282.2                          
    0:01:52  196923.5      0.95     318.4     282.2                          
    0:01:53  196931.5      0.95     317.2     282.2                          
    0:01:54  196938.9      0.95     316.0     282.2                          
    0:01:54  196946.9      0.95     314.7     282.2                          
    0:01:55  196733.9      0.95     314.7     282.2                          
    0:01:55  196733.9      0.95     314.7     282.2                          
    0:01:56  196755.7      0.95     313.8     233.6                          
    0:01:57  196773.8      0.95     313.6     184.9                          
    0:01:57  196789.2      0.95     313.6     136.3                          
    0:01:58  196803.3      0.95     313.6      87.6                          
    0:01:59  196818.5      0.95     313.6      38.9                          
    0:01:59  196830.2      0.95     313.6       2.4                          
    0:02:00  196830.7      0.95     313.6       0.0                          
    0:02:00  196830.7      0.95     313.6       0.0                          
    0:02:00  196830.7      0.95     313.6       0.0                          
    0:02:00  196830.7      0.95     313.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:00  196830.7      0.95     313.6       0.0                          
    0:02:00  196880.4      0.92     309.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  196928.6      0.91     304.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:00  196948.8      0.91     303.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:01  196961.0      0.91     302.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:01  196999.1      0.90     300.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197030.5      0.89     298.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197080.7      0.89     294.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  197116.4      0.88     291.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197146.4      0.88     290.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197159.7      0.88     290.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:01  197179.9      0.88     289.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  197196.2      0.87     287.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197215.3      0.87     286.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197228.1      0.87     286.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197262.7      0.86     284.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197278.6      0.86     284.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197288.2      0.86     284.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197296.7      0.85     283.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:02  197317.7      0.84     282.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:02  197340.3      0.84     281.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197351.2      0.84     280.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:02  197405.2      0.83     278.2      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  197447.8      0.83     276.7     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197465.6      0.83     275.4     145.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197488.2      0.83     273.8     145.3 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197506.6      0.83     272.3     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197564.0      0.83     267.9     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  197577.6      0.83     267.0     145.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197602.9      0.82     266.1     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197618.3      0.82     265.5     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197627.9      0.82     265.1     145.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197646.0      0.82     264.6     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197659.0      0.82     264.1     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197669.9      0.82     263.7     145.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:03  197687.2      0.82     263.1     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:03  197707.4      0.82     262.6     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197731.9      0.82     261.8     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197743.3      0.82     261.3     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04  197755.8      0.81     260.8     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197785.6      0.81     259.9     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197816.2      0.81     259.0     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04  197846.3      0.80     256.9     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  197863.3      0.80     255.7     145.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:04  197906.4      0.80     252.6     145.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  197938.0      0.80     250.4     145.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  197971.6      0.79     248.7     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  197997.4      0.79     248.1     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198019.4      0.78     247.2     145.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198033.5      0.78     246.7     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198037.0      0.78     246.4     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198052.7      0.78     245.5     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198083.8      0.78     244.5     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198110.1      0.77     242.5     169.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  198110.7      0.77     242.5     169.5 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198122.9      0.77     241.8     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05  198137.5      0.77     241.2     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:05  198155.1      0.76     240.7     169.5 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198172.9      0.76     239.5     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198190.2      0.76     238.5     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198203.0      0.76     238.1     169.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:06  198217.6      0.76     237.7     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198233.8      0.76     236.7     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198259.6      0.76     235.3     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  198261.0      0.76     235.2     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198277.7      0.75     234.7     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198292.9      0.75     234.3     169.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198310.2      0.75     233.7     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198310.7      0.75     233.6     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  198342.1      0.75     231.8     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198350.9      0.75     231.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198366.8      0.74     231.1     218.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198391.0      0.74     229.9     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198408.9      0.74     229.4     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198426.7      0.74     228.4     218.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198439.7      0.74     227.6     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198454.6      0.74     227.1     218.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:07  198479.1      0.74     225.9     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  198482.0      0.73     225.8     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198492.7      0.73     225.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198506.5      0.73     225.2     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:07  198519.8      0.73     224.7     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  198547.2      0.73     223.1     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198562.1      0.72     222.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198583.9      0.72     221.2     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198603.0      0.72     220.2     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198615.5      0.72     219.9     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198632.0      0.72     218.9     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198643.5      0.72     218.5     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198662.6      0.72     217.3     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198673.3      0.72     217.0     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198688.4      0.71     216.1     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198701.7      0.71     215.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198728.6      0.71     214.6     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  198743.5      0.71     213.9     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  198759.5      0.71     213.5     266.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:08  198764.2      0.71     213.3     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198787.6      0.71     212.8     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198800.7      0.71     212.4     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198815.6      0.71     211.1     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198819.3      0.71     210.9     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198833.7      0.70     210.2     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198853.4      0.70     209.4     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198867.4      0.70     208.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:09  198878.9      0.70     207.9     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:09  198888.2      0.70     207.2     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198893.3      0.70     206.6     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198907.9      0.70     205.7     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198928.1      0.70     204.5     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  198932.9      0.69     204.3     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198955.2      0.69     202.8     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:10  198973.1      0.69     202.5     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199000.7      0.69     201.5     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199006.6      0.69     201.1     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199020.7      0.69     200.0     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199034.2      0.69     199.5     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199042.5      0.68     198.9     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  199048.9      0.68     198.7     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199060.3      0.68     197.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199076.3      0.68     197.5     314.8 path/path/path/genblk1.add_in_reg[38]/D
    0:02:10  199077.6      0.68     197.5     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199096.5      0.68     196.3     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:10  199098.1      0.68     196.3     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  199111.6      0.68     196.0     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199120.4      0.68     195.9     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:11  199123.6      0.67     195.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199132.9      0.67     195.4     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:11  199152.6      0.67     195.1     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199154.2      0.67     194.9     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199161.4      0.67     194.7     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199179.7      0.67     193.8     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199181.6      0.66     193.7     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199181.1      0.66     193.6     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199205.3      0.66     192.2     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:11  199217.8      0.66     192.0     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199231.6      0.66     191.7     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199242.8      0.66     191.2     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199258.2      0.66     190.7     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199270.2      0.65     190.0     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:12  199282.7      0.65     189.5     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199287.7      0.65     189.4     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199287.7      0.65     189.4     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199296.2      0.65     188.7     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199307.1      0.65     188.2     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199320.4      0.64     187.7     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  199331.6      0.64     187.0     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:12  199342.0      0.64     186.4     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:12  199351.8      0.64     185.9     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199362.5      0.64     185.4     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199372.3      0.64     184.8     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199387.2      0.64     184.1     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199401.3      0.63     183.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:13  199417.8      0.63     183.2     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199430.8      0.63     182.6     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199438.3      0.63     182.3     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199437.5      0.63     182.3     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199451.6      0.63     181.8     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199460.6      0.63     181.2     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  199466.7      0.63     180.9     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  199476.1      0.63     180.5     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199488.8      0.62     179.9     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199501.9      0.62     179.3     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199510.4      0.62     178.6     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199523.9      0.62     178.0     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199538.3      0.62     177.6     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199548.9      0.62     177.0     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199563.8      0.62     176.6     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199583.5      0.61     176.1     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199596.3      0.61     175.7     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:14  199608.0      0.61     175.1     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199618.1      0.61     174.6     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199627.9      0.61     174.2     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:14  199640.4      0.61     173.8     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  199651.6      0.61     173.3     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199659.3      0.61     172.7     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199669.2      0.61     172.3     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199676.1      0.61     171.8     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199685.4      0.60     171.4     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199690.2      0.60     171.1     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199697.4      0.60     170.7     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199705.3      0.60     170.3     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199713.6      0.60     169.8     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199724.8      0.60     169.2     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199741.5      0.60     168.7     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199753.8      0.60     168.1     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  199764.1      0.60     167.6     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199774.8      0.59     167.0     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:15  199784.1      0.59     166.5     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:15  199796.1      0.59     165.9     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:16  199803.2      0.59     165.6     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199812.3      0.59     165.1     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199826.1      0.59     164.5     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199831.7      0.59     164.2     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199838.1      0.59     164.1     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199851.1      0.59     163.5     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199859.6      0.59     163.3     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199871.1      0.59     163.0     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199882.0      0.58     162.7     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199890.8      0.58     162.6     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199896.9      0.58     162.3     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199917.9      0.58     161.8     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199925.6      0.58     161.4     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:16  199929.6      0.58     161.4     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199937.6      0.58     161.1     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199939.2      0.58     161.0     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199946.1      0.58     160.9     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199956.2      0.58     160.6     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199978.0      0.58     160.1     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199992.6      0.58     159.7     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  200002.5      0.57     159.2     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200008.1      0.57     158.9     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200013.6      0.57     158.7     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:17  200016.0      0.57     158.7     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200022.4      0.57     158.6     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200025.3      0.57     158.4     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200034.7      0.57     157.9     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200042.1      0.57     157.5     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  200049.8      0.57     157.3     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200057.5      0.57     157.0     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  200059.9      0.57     156.9     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:18  200059.9      0.57     156.9     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200064.4      0.57     156.9     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200065.2      0.57     156.9     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200073.0      0.57     156.5     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200080.7      0.57     156.2     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200081.5      0.57     156.2     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  200085.2      0.57     156.0     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:18  200087.1      0.57     155.8     314.8                          
    0:02:28  194804.8      0.57     155.8     314.8                          
    0:02:29  194804.8      0.57     155.8     314.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:29  194804.8      0.57     155.8     314.8                          
    0:02:29  194783.6      0.57     155.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:29  194807.0      0.57     154.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:29  194816.8      0.57     153.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  194820.5      0.57     153.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194826.1      0.57     153.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194834.1      0.57     153.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:30  194848.7      0.56     152.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  194867.9      0.56     151.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  194880.4      0.56     151.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194884.6      0.56     151.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:30  194905.1      0.56     150.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194905.1      0.56     149.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194917.1      0.56     149.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  194917.1      0.56     149.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:30  194922.7      0.56     149.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  194932.5      0.56     148.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  194944.5      0.56     148.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  194950.3      0.56     147.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  194958.3      0.56     147.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  194971.3      0.56     146.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195004.1      0.56     144.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  195011.0      0.56     144.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  195024.3      0.56     143.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  195035.5      0.56     143.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195038.4      0.56     143.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  195038.4      0.56     143.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:31  195038.4      0.56     143.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:31  195050.6      0.56     142.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195070.0      0.56     140.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195080.7      0.56     140.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195090.2      0.56     139.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  195090.2      0.56     139.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195102.5      0.56     139.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:32  195115.8      0.56     138.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195123.8      0.56     138.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195132.5      0.56     138.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  195132.5      0.56     138.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195139.2      0.56     138.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195143.4      0.56     137.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  195143.4      0.55     137.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195146.4      0.55     137.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195148.8      0.55     137.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195155.2      0.55     137.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195161.0      0.55     137.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195169.3      0.55     136.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195169.3      0.55     136.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195170.6      0.55     136.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  195175.6      0.55     136.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:34  195175.6      0.55     136.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195178.8      0.55     136.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195178.8      0.54     136.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195178.8      0.54     136.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195182.0      0.54     136.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195182.8      0.54     136.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195195.9      0.54     136.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195195.9      0.54     136.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195197.4      0.54     136.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195199.8      0.54     136.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195206.8      0.54     135.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  195219.5      0.54     135.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  195219.5      0.54     135.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  195233.4      0.54     135.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:35  195233.4      0.54     135.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:35  195233.4      0.54     135.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  195234.2      0.54     135.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  195234.4      0.54     135.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:35  195248.5      0.54     134.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  195258.9      0.53     134.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  195260.5      0.53     134.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  195262.6      0.53     133.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:36  195262.6      0.53     133.9       0.0                          
    0:02:36  195262.6      0.53     133.9       0.0                          
    0:02:42  192931.1      0.53     133.9       0.0                          
    0:02:44  191085.9      0.53     133.9       0.0                          
    0:02:45  190823.6      0.53     133.9       0.0                          
    0:02:47  190578.4      0.54     134.0       0.0                          
    0:02:48  190312.4      0.54     134.2       0.0                          
    0:02:49  190119.8      0.54     134.2       0.0                          
    0:02:50  189927.2      0.54     134.2       0.0                          
    0:02:50  189734.6      0.54     134.2       0.0                          
    0:02:51  189542.0      0.54     134.2       0.0                          
    0:02:52  189350.0      0.54     134.2       0.0                          
    0:02:52  189157.9      0.54     134.2       0.0                          
    0:02:54  188902.0      0.54     134.2       0.0                          
    0:02:54  188731.3      0.54     134.2       0.0                          
    0:02:55  188596.7      0.54     134.2       0.0                          
    0:02:56  188511.5      0.54     134.2       0.0                          
    0:02:57  188403.5      0.54     134.2       0.0                          
    0:02:57  188403.5      0.54     134.2       0.0                          
    0:02:57  188403.5      0.54     134.2       0.0                          
    0:02:59  188263.1      0.54     135.0       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:02:59  188257.0      0.54     135.1       0.0                          
    0:03:00  188273.7      0.53     134.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188273.2      0.53     134.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188276.4      0.53     133.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:00  188286.0      0.53     133.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188297.7      0.53     133.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188299.5      0.53     133.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:00  188301.9      0.53     133.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:00  188318.4      0.53     132.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188326.1      0.53     132.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  188326.1      0.53     132.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  188326.4      0.53     132.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  188334.9      0.53     131.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:01  188335.4      0.53     131.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  188340.5      0.52     131.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:01  188357.3      0.52     130.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  188366.0      0.52     130.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:01  188366.8      0.52     130.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  188367.1      0.52     130.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  188367.1      0.52     130.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:02  188373.7      0.52     129.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188376.1      0.52     129.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:02  188376.1      0.52     129.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188379.1      0.52     129.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188386.0      0.52     129.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:02  188386.5      0.52     129.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188386.5      0.52     129.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188400.3      0.52     129.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188400.3      0.52     129.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:02  188402.5      0.52     129.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188403.5      0.52     128.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188404.3      0.52     129.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188415.5      0.52     128.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  188416.8      0.52     128.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188419.2      0.52     128.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  188421.6      0.52     128.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  188422.4      0.52     128.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188434.7      0.52     127.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188438.7      0.52     127.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188441.8      0.52     127.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188443.4      0.51     127.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  188448.2      0.51     127.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  188449.6      0.51     127.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  188452.5      0.51     127.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  188452.5      0.51     127.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:04  188452.5      0.51     127.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  188453.8      0.51     127.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:04  188454.6      0.51     127.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  188426.4      0.51     126.9       0.0                          
    0:03:05  188348.2      0.51     126.9       0.0                          
    0:03:08  188204.8      0.51     126.9       0.0                          
    0:03:08  188147.6      0.51     126.8       0.0                          
    0:03:08  188085.4      0.51     126.7       0.0                          
    0:03:08  188028.2      0.51     126.7       0.0                          
    0:03:09  187969.7      0.51     126.7       0.0                          
    0:03:09  187906.4      0.51     126.7       0.0                          
    0:03:09  187844.9      0.51     126.6       0.0                          
    0:03:10  187783.5      0.51     126.5       0.0                          
    0:03:10  187720.2      0.51     126.5       0.0                          
    0:03:10  187660.9      0.51     126.4       0.0                          
    0:03:10  187600.2      0.51     126.4       0.0                          
    0:03:11  187451.0      0.51     126.4       0.0                          
    0:03:11  187297.8      0.51     126.4       0.0                          
    0:03:12  187145.4      0.51     126.4       0.0                          
    0:03:12  186992.9      0.51     126.4       0.0                          
    0:03:12  186839.7      0.51     126.4       0.0                          
    0:03:13  186687.3      0.51     126.4       0.0                          
    0:03:13  186534.9      0.51     126.4       0.0                          
    0:03:14  186381.7      0.51     126.4       0.0                          
    0:03:14  186235.6      0.51     126.4       0.0                          
    0:03:14  186101.6      0.51     126.4       0.0                          
    0:03:15  185969.9      0.51     126.4       0.0                          
    0:03:15  185838.2      0.51     126.4       0.0                          
    0:03:16  185708.2      0.51     126.4       0.0                          
    0:03:16  185677.8      0.51     126.4       0.0                          
    0:03:17  185586.1      0.51     126.4       0.0                          
    0:03:17  185563.5      0.51     126.4       0.0                          
    0:03:17  185472.5      0.51     126.4       0.0                          
    0:03:18  185374.3      0.51     126.4       0.0                          
    0:03:19  185330.7      0.51     126.4       0.0                          
    0:03:19  185329.9      0.51     126.3       0.0                          
    0:03:19  185327.5      0.51     126.3       0.0                          
    0:03:22  185320.6      0.51     126.3       0.0                          
    0:03:23  185303.0      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185301.7      0.52     126.7       0.0                          
    0:03:23  185316.3      0.51     126.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  185329.1      0.51     125.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  185344.5      0.51     125.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185347.5      0.51     125.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:24  185349.1      0.51     124.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185355.7      0.51     124.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185356.2      0.51     124.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185371.1      0.51     124.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185381.2      0.51     123.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185381.8      0.51     123.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185382.3      0.51     123.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185386.3      0.51     123.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:24  185386.3      0.51     123.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  185405.2      0.51     122.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  185407.1      0.51     122.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:25  185411.0      0.50     122.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  185411.0      0.50     122.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:25  185414.8      0.50     122.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:25  185432.1      0.50     121.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  185439.8      0.50     121.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:25  185440.3      0.50     121.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:25  185441.4      0.50     121.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:26  185454.4      0.50     121.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:26  185469.8      0.50     120.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:26  185473.3      0.50     120.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:26  185473.8      0.50     120.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:26  185477.5      0.50     120.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:26  185484.2      0.50     120.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:26  185484.2      0.50     120.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185484.2      0.50     120.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185485.3      0.50     120.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185486.1      0.50     119.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185488.2      0.50     119.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185495.4      0.50     119.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185518.0      0.50     118.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185540.1      0.50     117.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185545.1      0.50     117.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:27  185545.4      0.50     117.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185561.9      0.50     116.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185564.3      0.50     116.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185566.9      0.50     116.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:27  185569.3      0.50     116.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  185570.1      0.50     116.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:28  185570.1      0.50     116.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:28  185591.9      0.50     115.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  185594.0      0.50     115.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:28  185595.9      0.49     115.5       0.0                          
    0:03:28  185609.2      0.49     115.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185611.3      0.49     115.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185624.1      0.49     114.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:29  185636.3      0.49     114.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:29  185645.7      0.49     114.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185655.8      0.49     113.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185660.8      0.49     113.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185669.9      0.48     113.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185678.4      0.48     113.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:29  185687.1      0.48     113.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185696.7      0.48     112.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  185703.4      0.48     112.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185713.7      0.48     112.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185725.5      0.48     111.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:30  185731.6      0.47     111.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:30  185742.7      0.47     111.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185754.4      0.47     110.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185764.3      0.47     110.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:30  185769.3      0.47     110.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:30  185783.4      0.47     110.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  185791.7      0.47     109.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  185801.8      0.47     109.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:30  185809.8      0.47     109.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:31  185815.9      0.47     109.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185823.9      0.46     109.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:31  185837.2      0.46     108.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185847.0      0.46     108.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:31  185853.7      0.46     108.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:31  185864.0      0.46     107.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185871.8      0.46     107.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:31  185882.1      0.46     107.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185892.8      0.46     107.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:31  185907.4      0.46     106.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185917.5      0.46     106.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  185923.4      0.46     106.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:31  185934.3      0.45     106.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  185944.6      0.45     105.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:32  185956.3      0.45     105.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:32  185967.8      0.45     105.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:32  185979.7      0.45     104.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:32  185986.1      0.45     104.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:32  185997.8      0.45     104.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:32  186006.1      0.45     104.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  186014.9      0.45     103.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:32  186026.3      0.45     103.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  186036.7      0.45     103.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:32  186049.7      0.44     102.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:32  186058.8      0.44     102.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:32  186061.4      0.44     102.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:32  186071.5      0.44     102.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186083.2      0.44     102.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  186084.0      0.44     102.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186089.9      0.44     101.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:33  186099.4      0.44     101.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  186106.1      0.44     101.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186112.7      0.44     101.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  186121.3      0.44     100.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186129.0      0.44     100.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  186136.4      0.44     100.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186147.1      0.44     100.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186152.4      0.44      99.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:33  186155.0      0.44      99.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186157.2      0.43      99.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186164.9      0.43      99.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186172.6      0.43      99.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186181.4      0.43      99.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186190.7      0.43      98.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186203.5      0.43      98.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186209.3      0.43      98.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186215.2      0.43      98.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186219.1      0.43      97.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186225.5      0.43      97.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186229.5      0.43      97.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  186234.3      0.43      97.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:34  186239.4      0.43      97.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186246.3      0.43      97.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:34  186255.1      0.43      97.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:35  186258.0      0.43      96.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186260.4      0.43      96.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186268.6      0.42      96.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186273.9      0.42      96.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186274.2      0.42      96.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186279.8      0.42      96.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186286.2      0.42      95.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186290.7      0.42      95.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:35  186294.7      0.42      95.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186300.8      0.42      95.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  186308.0      0.42      95.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:35  186311.5      0.42      95.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:35  186318.4      0.42      94.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:35  186323.2      0.42      94.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:35  186327.7      0.42      94.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  186331.7      0.42      94.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186337.3      0.42      94.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  186340.7      0.42      94.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186345.8      0.42      94.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:36  186350.6      0.42      94.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186357.7      0.42      94.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186364.1      0.42      93.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  186366.8      0.42      93.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186375.6      0.42      93.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  186381.9      0.41      93.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:36  186391.0      0.41      93.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  186396.8      0.41      93.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:36  186400.6      0.41      93.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:37  186405.1      0.41      93.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:37  186409.3      0.41      93.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:03:37  186409.3      0.41      93.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  186412.8      0.41      93.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:24:15 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83166.496646
Buf/Inv area:                     3662.287989
Noncombinational area:          103246.300423
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186412.797068
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:24:23 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  41.3439 mW   (93%)
  Net Switching Power  =   3.0500 mW    (7%)
                         ---------
Total Dynamic Power    =  44.3939 mW  (100%)

Cell Leakage Power     =   3.8838 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.0062e+04          438.0018        1.7437e+06        4.2243e+04  (  87.50%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2824e+03        2.6121e+03        2.1401e+06        6.0345e+03  (  12.50%)
--------------------------------------------------------------------------------------------------
Total          4.1344e+04 uW     3.0501e+03 uW     3.8838e+06 nW     4.8278e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:24:24 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/path/add_out_reg[0]/Q (DFF_X1)     0.09       0.09 f
  path/genblk1[8].path/path/add_42/B[0] (mac_b20_g1_12_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[8].path/path/add_42/U3/ZN (AND2_X1)        0.04       0.13 f
  path/genblk1[8].path/path/add_42/U98/ZN (NAND2_X1)      0.03       0.15 r
  path/genblk1[8].path/path/add_42/U100/ZN (NAND3_X1)     0.04       0.19 f
  path/genblk1[8].path/path/add_42/U1_2/CO (FA_X1)        0.09       0.28 f
  path/genblk1[8].path/path/add_42/U1_3/CO (FA_X1)        0.09       0.37 f
  path/genblk1[8].path/path/add_42/U1_4/CO (FA_X1)        0.09       0.46 f
  path/genblk1[8].path/path/add_42/U1_5/CO (FA_X1)        0.10       0.56 f
  path/genblk1[8].path/path/add_42/U47/ZN (NAND2_X1)      0.03       0.59 r
  path/genblk1[8].path/path/add_42/U49/ZN (NAND3_X1)      0.04       0.63 f
  path/genblk1[8].path/path/add_42/U1_7/CO (FA_X1)        0.10       0.72 f
  path/genblk1[8].path/path/add_42/U110/ZN (NAND2_X1)     0.04       0.76 r
  path/genblk1[8].path/path/add_42/U85/ZN (NAND3_X1)      0.04       0.80 f
  path/genblk1[8].path/path/add_42/U167/ZN (NAND2_X1)     0.03       0.83 r
  path/genblk1[8].path/path/add_42/U170/ZN (NAND3_X1)     0.03       0.86 f
  path/genblk1[8].path/path/add_42/U1_10/CO (FA_X1)       0.09       0.95 f
  path/genblk1[8].path/path/add_42/U1_11/CO (FA_X1)       0.10       1.05 f
  path/genblk1[8].path/path/add_42/U72/ZN (NAND2_X1)      0.03       1.08 r
  path/genblk1[8].path/path/add_42/U74/ZN (NAND3_X1)      0.04       1.12 f
  path/genblk1[8].path/path/add_42/U1_13/CO (FA_X1)       0.10       1.21 f
  path/genblk1[8].path/path/add_42/U149/ZN (NAND2_X1)     0.04       1.26 r
  path/genblk1[8].path/path/add_42/U151/ZN (NAND3_X1)     0.04       1.29 f
  path/genblk1[8].path/path/add_42/U180/ZN (NAND2_X1)     0.04       1.33 r
  path/genblk1[8].path/path/add_42/U124/ZN (NAND3_X1)     0.04       1.37 f
  path/genblk1[8].path/path/add_42/U193/ZN (NAND2_X1)     0.04       1.40 r
  path/genblk1[8].path/path/add_42/U196/ZN (NAND3_X1)     0.04       1.44 f
  path/genblk1[8].path/path/add_42/U116/ZN (NAND2_X1)     0.03       1.47 r
  path/genblk1[8].path/path/add_42/U81/ZN (NAND3_X1)      0.04       1.51 f
  path/genblk1[8].path/path/add_42/U161/ZN (NAND2_X1)     0.03       1.54 r
  path/genblk1[8].path/path/add_42/U164/ZN (NAND3_X1)     0.03       1.58 f
  path/genblk1[8].path/path/add_42/U1_19/CO (FA_X1)       0.09       1.67 f
  path/genblk1[8].path/path/add_42/U1_20/CO (FA_X1)       0.10       1.76 f
  path/genblk1[8].path/path/add_42/U66/ZN (NAND2_X1)      0.03       1.79 r
  path/genblk1[8].path/path/add_42/U68/ZN (NAND3_X1)      0.04       1.83 f
  path/genblk1[8].path/path/add_42/U1_22/CO (FA_X1)       0.10       1.93 f
  path/genblk1[8].path/path/add_42/U104/ZN (NAND2_X1)     0.04       1.97 r
  path/genblk1[8].path/path/add_42/U82/ZN (NAND3_X1)      0.04       2.00 f
  path/genblk1[8].path/path/add_42/U142/ZN (NAND2_X1)     0.04       2.04 r
  path/genblk1[8].path/path/add_42/U145/ZN (NAND3_X1)     0.04       2.08 f
  path/genblk1[8].path/path/add_42/U173/ZN (NAND2_X1)     0.04       2.11 r
  path/genblk1[8].path/path/add_42/U121/ZN (NAND3_X1)     0.04       2.15 f
  path/genblk1[8].path/path/add_42/U14/ZN (NAND2_X1)      0.04       2.19 r
  path/genblk1[8].path/path/add_42/U89/ZN (NAND3_X1)      0.03       2.22 f
  path/genblk1[8].path/path/add_42/U155/ZN (NAND2_X1)     0.03       2.25 r
  path/genblk1[8].path/path/add_42/U158/ZN (NAND3_X1)     0.03       2.29 f
  path/genblk1[8].path/path/add_42/U1_28/CO (FA_X1)       0.10       2.38 f
  path/genblk1[8].path/path/add_42/U41/ZN (NAND2_X1)      0.03       2.41 r
  path/genblk1[8].path/path/add_42/U43/ZN (NAND3_X1)      0.04       2.45 f
  path/genblk1[8].path/path/add_42/U1_30/CO (FA_X1)       0.10       2.55 f
  path/genblk1[8].path/path/add_42/U54/ZN (NAND2_X1)      0.04       2.59 r
  path/genblk1[8].path/path/add_42/U29/ZN (NAND3_X1)      0.04       2.63 f
  path/genblk1[8].path/path/add_42/U60/ZN (NAND2_X1)      0.03       2.66 r
  path/genblk1[8].path/path/add_42/U62/ZN (NAND3_X1)      0.04       2.70 f
  path/genblk1[8].path/path/add_42/U132/ZN (NAND2_X1)     0.04       2.74 r
  path/genblk1[8].path/path/add_42/U133/ZN (NAND3_X1)     0.04       2.78 f
  path/genblk1[8].path/path/add_42/U9/ZN (NAND2_X1)       0.04       2.82 r
  path/genblk1[8].path/path/add_42/U139/ZN (NAND3_X1)     0.04       2.86 f
  path/genblk1[8].path/path/add_42/U7/ZN (NAND2_X1)       0.03       2.89 r
  path/genblk1[8].path/path/add_42/U183/ZN (NAND3_X1)     0.03       2.92 f
  path/genblk1[8].path/path/add_42/U205/ZN (NAND2_X1)     0.03       2.95 r
  path/genblk1[8].path/path/add_42/U208/ZN (NAND3_X1)     0.03       2.98 f
  path/genblk1[8].path/path/add_42/U1_37/CO (FA_X1)       0.10       3.07 f
  path/genblk1[8].path/path/add_42/U35/ZN (NAND2_X1)      0.03       3.11 r
  path/genblk1[8].path/path/add_42/U37/ZN (NAND3_X1)      0.03       3.14 f
  path/genblk1[8].path/path/add_42/U152/ZN (XNOR2_X1)     0.06       3.20 f
  path/genblk1[8].path/path/add_42/SUM[39] (mac_b20_g1_12_DW01_add_0)
                                                          0.00       3.20 f
  path/genblk1[8].path/path/out[39] (mac_b20_g1_12)       0.00       3.20 f
  path/genblk1[8].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_12)
                                                          0.00       3.20 f
  path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_12)
                                                          0.00       3.20 f
  path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/U130/ZN (INV_X1)
                                                          0.03       3.23 r
  path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/U129/ZN (OAI22_X1)
                                                          0.03       3.26 f
  path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.27 f
  data arrival time                                                  3.27

  clock clk (rise edge)                                   2.90       2.90
  clock network delay (ideal)                             0.00       2.90
  path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
