{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 14:47:20 2021 " "Info: Processing started: Sun Jul 04 14:47:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off plj -c plj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off plj -c plj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "plj EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"plj\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "osc Global clock in PIN 16 " "Info: Automatically promoted signal \"osc\" to use Global clock in PIN 16" {  } { { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div8:inst4\|7490:inst1\|7 Global clock " "Info: Automatically promoted some destinations of signal \"div8:inst4\|7490:inst1\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div8:inst4\|7490:inst1\|7 " "Info: Destination \"div8:inst4\|7490:inst1\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div8:inst4\|7490:inst2\|7 Global clock " "Info: Automatically promoted some destinations of signal \"div8:inst4\|7490:inst2\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div8:inst4\|7490:inst2\|7 " "Info: Destination \"div8:inst4\|7490:inst2\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div8:inst4\|7490:inst\|7 Global clock " "Info: Automatically promoted some destinations of signal \"div8:inst4\|7490:inst\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div8:inst4\|7490:inst\|7 " "Info: Destination \"div8:inst4\|7490:inst\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "div8:inst4\|7490:inst3\|7 Global clock " "Info: Automatically promoted some destinations of signal \"div8:inst4\|7490:inst3\|7\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "div8:inst4\|7490:inst3\|7 " "Info: Destination \"div8:inst4\|7490:inst3\|7\" may be non-global or may not use global clock" {  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACOM " "Warning: Node \"ACOM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACOM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "L1 " "Warning: Node \"L1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "L1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74161:inst14\|f74161:sub\|9 register 74161:inst14\|f74161:sub\|87 -1.084 ns " "Info: Slack time is -1.084 ns between source register \"74161:inst14\|f74161:sub\|9\" and destination register \"74161:inst14\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc destination 27.718 ns   Shortest register " "Info:   Shortest clock path from clock \"osc\" to destination register is 27.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns osc 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'osc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc } "NODE_NAME" } } { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns div8:inst4\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { osc div8:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns div8:inst4\|7490:inst\|7 3 REG Unassigned 4 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst|19 div8:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns div8:inst4\|7490:inst1\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst1\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { div8:inst4|7490:inst|7 div8:inst4|7490:inst1|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns div8:inst4\|7490:inst1\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst1|19 div8:inst4|7490:inst1|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.955 ns) + CELL(0.935 ns) 15.309 ns div8:inst4\|7490:inst2\|19 6 REG Unassigned 2 " "Info: 6: + IC(3.955 ns) + CELL(0.935 ns) = 15.309 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst2\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { div8:inst4|7490:inst1|7 div8:inst4|7490:inst2|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.748 ns div8:inst4\|7490:inst2\|7 7 REG Unassigned 4 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.748 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst2\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst2|19 div8:inst4|7490:inst2|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.960 ns) + CELL(0.935 ns) 21.643 ns div8:inst4\|7490:inst3\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.960 ns) + CELL(0.935 ns) = 21.643 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst3\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { div8:inst4|7490:inst2|7 div8:inst4|7490:inst3|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 23.082 ns div8:inst4\|7490:inst3\|7 9 REG Unassigned 3 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 23.082 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div8:inst4\|7490:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst3|19 div8:inst4|7490:inst3|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.925 ns) + CELL(0.711 ns) 27.718 ns 74161:inst14\|f74161:sub\|87 10 REG Unassigned 10 " "Info: 10: + IC(3.925 ns) + CELL(0.711 ns) = 27.718 ns; Loc. = Unassigned; Fanout = 10; REG Node = '74161:inst14\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { div8:inst4|7490:inst3|7 74161:inst14|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.660 ns ( 34.85 % ) " "Info: Total cell delay = 9.660 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.058 ns ( 65.15 % ) " "Info: Total interconnect delay = 18.058 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc destination 27.718 ns   Longest register " "Info:   Longest clock path from clock \"osc\" to destination register is 27.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns osc 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'osc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc } "NODE_NAME" } } { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns div8:inst4\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { osc div8:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns div8:inst4\|7490:inst\|7 3 REG Unassigned 4 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst|19 div8:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns div8:inst4\|7490:inst1\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst1\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { div8:inst4|7490:inst|7 div8:inst4|7490:inst1|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns div8:inst4\|7490:inst1\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst1|19 div8:inst4|7490:inst1|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.955 ns) + CELL(0.935 ns) 15.309 ns div8:inst4\|7490:inst2\|19 6 REG Unassigned 2 " "Info: 6: + IC(3.955 ns) + CELL(0.935 ns) = 15.309 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst2\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { div8:inst4|7490:inst1|7 div8:inst4|7490:inst2|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.748 ns div8:inst4\|7490:inst2\|7 7 REG Unassigned 4 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.748 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst2\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst2|19 div8:inst4|7490:inst2|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.960 ns) + CELL(0.935 ns) 21.643 ns div8:inst4\|7490:inst3\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.960 ns) + CELL(0.935 ns) = 21.643 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst3\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { div8:inst4|7490:inst2|7 div8:inst4|7490:inst3|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 23.082 ns div8:inst4\|7490:inst3\|7 9 REG Unassigned 3 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 23.082 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div8:inst4\|7490:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst3|19 div8:inst4|7490:inst3|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.925 ns) + CELL(0.711 ns) 27.718 ns 74161:inst14\|f74161:sub\|87 10 REG Unassigned 10 " "Info: 10: + IC(3.925 ns) + CELL(0.711 ns) = 27.718 ns; Loc. = Unassigned; Fanout = 10; REG Node = '74161:inst14\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { div8:inst4|7490:inst3|7 74161:inst14|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.660 ns ( 34.85 % ) " "Info: Total cell delay = 9.660 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.058 ns ( 65.15 % ) " "Info: Total interconnect delay = 18.058 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc source 27.718 ns   Shortest register " "Info:   Shortest clock path from clock \"osc\" to source register is 27.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns osc 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'osc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc } "NODE_NAME" } } { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns div8:inst4\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { osc div8:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns div8:inst4\|7490:inst\|7 3 REG Unassigned 4 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst|19 div8:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns div8:inst4\|7490:inst1\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst1\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { div8:inst4|7490:inst|7 div8:inst4|7490:inst1|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns div8:inst4\|7490:inst1\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst1|19 div8:inst4|7490:inst1|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.955 ns) + CELL(0.935 ns) 15.309 ns div8:inst4\|7490:inst2\|19 6 REG Unassigned 2 " "Info: 6: + IC(3.955 ns) + CELL(0.935 ns) = 15.309 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst2\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { div8:inst4|7490:inst1|7 div8:inst4|7490:inst2|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.748 ns div8:inst4\|7490:inst2\|7 7 REG Unassigned 4 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.748 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst2\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst2|19 div8:inst4|7490:inst2|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.960 ns) + CELL(0.935 ns) 21.643 ns div8:inst4\|7490:inst3\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.960 ns) + CELL(0.935 ns) = 21.643 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst3\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { div8:inst4|7490:inst2|7 div8:inst4|7490:inst3|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 23.082 ns div8:inst4\|7490:inst3\|7 9 REG Unassigned 3 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 23.082 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div8:inst4\|7490:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst3|19 div8:inst4|7490:inst3|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.925 ns) + CELL(0.711 ns) 27.718 ns 74161:inst14\|f74161:sub\|9 10 REG Unassigned 11 " "Info: 10: + IC(3.925 ns) + CELL(0.711 ns) = 27.718 ns; Loc. = Unassigned; Fanout = 11; REG Node = '74161:inst14\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { div8:inst4|7490:inst3|7 74161:inst14|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.660 ns ( 34.85 % ) " "Info: Total cell delay = 9.660 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.058 ns ( 65.15 % ) " "Info: Total interconnect delay = 18.058 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "osc source 27.718 ns   Longest register " "Info:   Longest clock path from clock \"osc\" to source register is 27.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns osc 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'osc'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { osc } "NODE_NAME" } } { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns div8:inst4\|7490:inst\|19 2 REG Unassigned 2 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { osc div8:inst4|7490:inst|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 4.416 ns div8:inst4\|7490:inst\|7 3 REG Unassigned 4 " "Info: 3: + IC(0.504 ns) + CELL(0.935 ns) = 4.416 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst|19 div8:inst4|7490:inst|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(0.935 ns) 8.980 ns div8:inst4\|7490:inst1\|19 4 REG Unassigned 2 " "Info: 4: + IC(3.629 ns) + CELL(0.935 ns) = 8.980 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst1\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { div8:inst4|7490:inst|7 div8:inst4|7490:inst1|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 10.419 ns div8:inst4\|7490:inst1\|7 5 REG Unassigned 4 " "Info: 5: + IC(0.504 ns) + CELL(0.935 ns) = 10.419 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst1|19 div8:inst4|7490:inst1|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.955 ns) + CELL(0.935 ns) 15.309 ns div8:inst4\|7490:inst2\|19 6 REG Unassigned 2 " "Info: 6: + IC(3.955 ns) + CELL(0.935 ns) = 15.309 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst2\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { div8:inst4|7490:inst1|7 div8:inst4|7490:inst2|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 16.748 ns div8:inst4\|7490:inst2\|7 7 REG Unassigned 4 " "Info: 7: + IC(0.504 ns) + CELL(0.935 ns) = 16.748 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'div8:inst4\|7490:inst2\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst2|19 div8:inst4|7490:inst2|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.960 ns) + CELL(0.935 ns) 21.643 ns div8:inst4\|7490:inst3\|19 8 REG Unassigned 2 " "Info: 8: + IC(3.960 ns) + CELL(0.935 ns) = 21.643 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'div8:inst4\|7490:inst3\|19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.895 ns" { div8:inst4|7490:inst2|7 div8:inst4|7490:inst3|19 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.935 ns) 23.082 ns div8:inst4\|7490:inst3\|7 9 REG Unassigned 3 " "Info: 9: + IC(0.504 ns) + CELL(0.935 ns) = 23.082 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'div8:inst4\|7490:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { div8:inst4|7490:inst3|19 div8:inst4|7490:inst3|7 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.925 ns) + CELL(0.711 ns) 27.718 ns 74161:inst14\|f74161:sub\|9 10 REG Unassigned 11 " "Info: 10: + IC(3.925 ns) + CELL(0.711 ns) = 27.718 ns; Loc. = Unassigned; Fanout = 11; REG Node = '74161:inst14\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.636 ns" { div8:inst4|7490:inst3|7 74161:inst14|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.660 ns ( 34.85 % ) " "Info: Total cell delay = 9.660 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.058 ns ( 65.15 % ) " "Info: Total interconnect delay = 18.058 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -112 -48 120 -96 "osc" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.823 ns - Longest register register " "Info: - Longest register to register delay is 1.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst14\|f74161:sub\|9 1 REG Unassigned 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 11; REG Node = '74161:inst14\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst14|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.575 ns) 1.036 ns 74161:inst14\|f74161:sub\|81~COUT1_5 2 COMB Unassigned 1 " "Info: 2: + IC(0.461 ns) + CELL(0.575 ns) = 1.036 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74161:inst14\|f74161:sub\|81~COUT1_5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { 74161:inst14|f74161:sub|9 74161:inst14|f74161:sub|81~COUT1_5 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.823 ns 74161:inst14\|f74161:sub\|87 3 REG Unassigned 10 " "Info: 3: + IC(0.000 ns) + CELL(0.787 ns) = 1.823 ns; Loc. = Unassigned; Fanout = 10; REG Node = '74161:inst14\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { 74161:inst14|f74161:sub|81~COUT1_5 74161:inst14|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 74.71 % ) " "Info: Total cell delay = 1.362 ns ( 74.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 25.29 % ) " "Info: Total interconnect delay = 0.461 ns ( 25.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { 74161:inst14|f74161:sub|9 74161:inst14|f74161:sub|81~COUT1_5 74161:inst14|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { 74161:inst14|f74161:sub|9 74161:inst14|f74161:sub|81~COUT1_5 74161:inst14|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.823 ns register register " "Info: Estimated most critical path is register to register delay of 1.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst14\|f74161:sub\|9 1 REG LAB_X16_Y1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y1; Fanout = 11; REG Node = '74161:inst14\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst14|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.575 ns) 1.036 ns 74161:inst14\|f74161:sub\|81~COUT1_5 2 COMB LAB_X16_Y1 1 " "Info: 2: + IC(0.461 ns) + CELL(0.575 ns) = 1.036 ns; Loc. = LAB_X16_Y1; Fanout = 1; COMB Node = '74161:inst14\|f74161:sub\|81~COUT1_5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { 74161:inst14|f74161:sub|9 74161:inst14|f74161:sub|81~COUT1_5 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 1.823 ns 74161:inst14\|f74161:sub\|87 3 REG LAB_X16_Y1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.787 ns) = 1.823 ns; Loc. = LAB_X16_Y1; Fanout = 10; REG Node = '74161:inst14\|f74161:sub\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { 74161:inst14|f74161:sub|81~COUT1_5 74161:inst14|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 74.71 % ) " "Info: Total cell delay = 1.362 ns ( 74.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 25.29 % ) " "Info: Total interconnect delay = 0.461 ns ( 25.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { 74161:inst14|f74161:sub|9 74161:inst14|f74161:sub|81~COUT1_5 74161:inst14|f74161:sub|87 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DE3 GND " "Info: Pin DE3 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DE3 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE3" } } } } { "seg7.bdf" "" { Schematic "E:/190910930/seg7.bdf" { { -48 976 1152 -32 "DE3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 14:47:21 2021 " "Info: Processing ended: Sun Jul 04 14:47:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
