0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1119_32bit_register/1119_32bit_register.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_32bit_register/1119_32bit_register.srcs/sim_1/new/tb_register.sv,1731980353,systemVerilog,,,,$unit_tb_register_sv;reg_interface;tb_register,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_32bit_register/1119_32bit_register.srcs/sources_1/new/register.v,1731976922,verilog,,,,register,,uvm,,,,,,
