
Porjekt_zespolowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08008ea8  08008ea8  00018ea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800931c  0800931c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800931c  0800931c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800931c  0800931c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800931c  0800931c  0001931c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009320  08009320  00019320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009324  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000002c0  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000049c  2000049c  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001398a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cea  00000000  00000000  00033b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001028  00000000  00000000  00036880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ec8  00000000  00000000  000378a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002314f  00000000  00000000  00038770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016029  00000000  00000000  0005b8bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbc34  00000000  00000000  000718e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013d51c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005364  00000000  00000000  0013d56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e90 	.word	0x08008e90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008e90 	.word	0x08008e90

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ADC_Select_CH1>:
#include "usart.h"
#include "gpio.h"


void ADC_Select_CH1(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000bae:	463b      	mov	r3, r7
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
 8000bbc:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	607b      	str	r3, [r7, #4]
//	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc6:	463b      	mov	r3, r7
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4806      	ldr	r0, [pc, #24]	; (8000be4 <ADC_Select_CH1+0x3c>)
 8000bcc:	f001 fe68 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 8000bd6:	f000 fd41 	bl	800165c <Error_Handler>
	  }
}
 8000bda:	bf00      	nop
 8000bdc:	3718      	adds	r7, #24
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001f8 	.word	0x200001f8

08000be8 <ADC_Select_CH2>:

void ADC_Select_CH2 (void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000bee:	463b      	mov	r3, r7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
 8000bfc:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000c02:	2301      	movs	r3, #1
 8000c04:	607b      	str	r3, [r7, #4]
	//  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4806      	ldr	r0, [pc, #24]	; (8000c24 <ADC_Select_CH2+0x3c>)
 8000c0c:	f001 fe48 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <ADC_Select_CH2+0x32>
	  {
	    Error_Handler();
 8000c16:	f000 fd21 	bl	800165c <Error_Handler>
	  }
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200001f8 	.word	0x200001f8

08000c28 <ADC_Select_CH6>:

void ADC_Select_CH6 (void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c2e:	463b      	mov	r3, r7
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
 8000c3c:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_6;
 8000c3e:	2306      	movs	r3, #6
 8000c40:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	607b      	str	r3, [r7, #4]
//	  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4806      	ldr	r0, [pc, #24]	; (8000c64 <ADC_Select_CH6+0x3c>)
 8000c4c:	f001 fe28 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <ADC_Select_CH6+0x32>
	  {
	    Error_Handler();
 8000c56:	f000 fd01 	bl	800165c <Error_Handler>
	  }
}
 8000c5a:	bf00      	nop
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200001f8 	.word	0x200001f8

08000c68 <ADC_Select_CH7>:

void ADC_Select_CH7 (void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c6e:	463b      	mov	r3, r7
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
 8000c7c:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_7;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	607b      	str	r3, [r7, #4]
//	  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c86:	463b      	mov	r3, r7
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <ADC_Select_CH7+0x3c>)
 8000c8c:	f001 fe08 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <ADC_Select_CH7+0x32>
	  {
	    Error_Handler();
 8000c96:	f000 fce1 	bl	800165c <Error_Handler>
	  }
}
 8000c9a:	bf00      	nop
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200001f8 	.word	0x200001f8

08000ca8 <ADC_Select_CH8>:
void ADC_Select_CH8 (void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000cae:	463b      	mov	r3, r7
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
 8000cbc:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_8;
 8000cbe:	2308      	movs	r3, #8
 8000cc0:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	607b      	str	r3, [r7, #4]
//	  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cc6:	463b      	mov	r3, r7
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4806      	ldr	r0, [pc, #24]	; (8000ce4 <ADC_Select_CH8+0x3c>)
 8000ccc:	f001 fde8 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <ADC_Select_CH8+0x32>
	  {
	    Error_Handler();
 8000cd6:	f000 fcc1 	bl	800165c <Error_Handler>
	  }
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200001f8 	.word	0x200001f8

08000ce8 <ADC_Select_CH9>:
void ADC_Select_CH9 (void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000cee:	463b      	mov	r3, r7
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
 8000cfc:	615a      	str	r2, [r3, #20]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_9;
 8000cfe:	2309      	movs	r3, #9
 8000d00:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 8000d02:	2301      	movs	r3, #1
 8000d04:	607b      	str	r3, [r7, #4]
//	  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d06:	463b      	mov	r3, r7
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4806      	ldr	r0, [pc, #24]	; (8000d24 <ADC_Select_CH9+0x3c>)
 8000d0c:	f001 fdc8 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <ADC_Select_CH9+0x32>
	  {
	    Error_Handler();
 8000d16:	f000 fca1 	bl	800165c <Error_Handler>
	  }
}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200001f8 	.word	0x200001f8

08000d28 <Set_Pin_Output>:

	/*Zmienne do obsługi czujnika DTH11 */


	/*=============================Ustaw PA6 jako wyjście=============================*/
	void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	807b      	strh	r3, [r7, #2]
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	2200      	movs	r2, #0
 8000d3a:	601a      	str	r2, [r3, #0]
 8000d3c:	605a      	str	r2, [r3, #4]
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	60da      	str	r2, [r3, #12]
 8000d42:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = GPIO_Pin;
 8000d44:	887b      	ldrh	r3, [r7, #2]
 8000d46:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	4619      	mov	r1, r3
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f002 fbba 	bl	80034d0 <HAL_GPIO_Init>
	}
 8000d5c:	bf00      	nop
 8000d5e:	3720      	adds	r7, #32
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <Set_Pin_Input>:
	/*=============================Ustaw PA6 jako wejście=============================*/
	void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	807b      	strh	r3, [r7, #2]
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = GPIO_Pin;
 8000d80:	887b      	ldrh	r3, [r7, #2]
 8000d82:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d84:	2300      	movs	r3, #0
 8000d86:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	4619      	mov	r1, r3
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f002 fb9c 	bl	80034d0 <HAL_GPIO_Init>
	}
 8000d98:	bf00      	nop
 8000d9a:	3720      	adds	r7, #32
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <DHT11sensorInit>:


	/*=============================Inicjalizuj czujnik=============================*/
	void DHT11sensorInit(void){
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
		Set_Pin_Output (PORT_A, DHT11_PIN);  // set the pin as output
 8000da4:	2140      	movs	r1, #64	; 0x40
 8000da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000daa:	f7ff ffbd 	bl	8000d28 <Set_Pin_Output>
		HAL_GPIO_WritePin (PORT_A, DHT11_PIN, 0);   // pull the pin low
 8000dae:	2200      	movs	r2, #0
 8000db0:	2140      	movs	r1, #64	; 0x40
 8000db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db6:	f002 fd15 	bl	80037e4 <HAL_GPIO_WritePin>
		delay_us (18000);   // wait for 18ms
 8000dba:	f244 6050 	movw	r0, #18000	; 0x4650
 8000dbe:	f000 fb95 	bl	80014ec <delay_us>
	    HAL_GPIO_WritePin (PORT_A, DHT11_PIN, 1);   // pull the pin high
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2140      	movs	r1, #64	; 0x40
 8000dc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dca:	f002 fd0b 	bl	80037e4 <HAL_GPIO_WritePin>
		delay_us (20);   // wait for 20us
 8000dce:	2014      	movs	r0, #20
 8000dd0:	f000 fb8c 	bl	80014ec <delay_us>
		Set_Pin_Input(PORT_A, DHT11_PIN);    // set as input
 8000dd4:	2140      	movs	r1, #64	; 0x40
 8000dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dda:	f7ff ffc3 	bl	8000d64 <Set_Pin_Input>
	}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <sensorResponse>:


	/*=============================Odpowiedź czujnika=============================*/
	uint8_t sensorResponse(void){
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
		uint8_t Response = 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	71fb      	strb	r3, [r7, #7]
		delay_us (40);
 8000dec:	2028      	movs	r0, #40	; 0x28
 8000dee:	f000 fb7d 	bl	80014ec <delay_us>
		if (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN))){
 8000df2:	2140      	movs	r1, #64	; 0x40
 8000df4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df8:	f002 fcdc 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d10f      	bne.n	8000e22 <sensorResponse+0x40>
			delay_us (80);
 8000e02:	2050      	movs	r0, #80	; 0x50
 8000e04:	f000 fb72 	bl	80014ec <delay_us>
			if ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN))) Response = 1;
 8000e08:	2140      	movs	r1, #64	; 0x40
 8000e0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0e:	f002 fcd1 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <sensorResponse+0x3c>
 8000e18:	2301      	movs	r3, #1
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	e001      	b.n	8000e22 <sensorResponse+0x40>
			else Response = -1; // 255
 8000e1e:	23ff      	movs	r3, #255	; 0xff
 8000e20:	71fb      	strb	r3, [r7, #7]
		}
		while ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));   // wait for the pin to go low
 8000e22:	bf00      	nop
 8000e24:	2140      	movs	r1, #64	; 0x40
 8000e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2a:	f002 fcc3 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d1f7      	bne.n	8000e24 <sensorResponse+0x42>

		return Response;
 8000e34:	79fb      	ldrb	r3, [r7, #7]
	}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3708      	adds	r7, #8
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <sensorRead>:

	/*=============================Odczyt=============================*/
	uint8_t sensorRead(void){
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b082      	sub	sp, #8
 8000e42:	af00      	add	r7, sp, #0
		uint8_t i,j;
		for (j=0;j<8;j++)
 8000e44:	2300      	movs	r3, #0
 8000e46:	71bb      	strb	r3, [r7, #6]
 8000e48:	e03a      	b.n	8000ec0 <sensorRead+0x82>
		{
			while (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));   // wait for the pin to go high
 8000e4a:	bf00      	nop
 8000e4c:	2140      	movs	r1, #64	; 0x40
 8000e4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e52:	f002 fcaf 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d0f7      	beq.n	8000e4c <sensorRead+0xe>
			delay_us (40);   // wait for 40 us
 8000e5c:	2028      	movs	r0, #40	; 0x28
 8000e5e:	f000 fb45 	bl	80014ec <delay_us>
			if (!(HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)))   // if the pin is low
 8000e62:	2140      	movs	r1, #64	; 0x40
 8000e64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e68:	f002 fca4 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d10e      	bne.n	8000e90 <sensorRead+0x52>
			{
				i&= ~(1<<(7-j));   // write 0
 8000e72:	79bb      	ldrb	r3, [r7, #6]
 8000e74:	f1c3 0307 	rsb	r3, r3, #7
 8000e78:	2201      	movs	r2, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	b25b      	sxtb	r3, r3
 8000e80:	43db      	mvns	r3, r3
 8000e82:	b25a      	sxtb	r2, r3
 8000e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	b25b      	sxtb	r3, r3
 8000e8c:	71fb      	strb	r3, [r7, #7]
 8000e8e:	e00b      	b.n	8000ea8 <sensorRead+0x6a>
			}
			else i|= (1<<(7-j));  // if the pin is high, write 1
 8000e90:	79bb      	ldrb	r3, [r7, #6]
 8000e92:	f1c3 0307 	rsb	r3, r3, #7
 8000e96:	2201      	movs	r2, #1
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	b25a      	sxtb	r2, r3
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	b25b      	sxtb	r3, r3
 8000ea6:	71fb      	strb	r3, [r7, #7]
			while ((HAL_GPIO_ReadPin (PORT_A, DHT11_PIN)));  // wait for the pin to go low
 8000ea8:	bf00      	nop
 8000eaa:	2140      	movs	r1, #64	; 0x40
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f002 fc80 	bl	80037b4 <HAL_GPIO_ReadPin>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d1f7      	bne.n	8000eaa <sensorRead+0x6c>
		for (j=0;j<8;j++)
 8000eba:	79bb      	ldrb	r3, [r7, #6]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	71bb      	strb	r3, [r7, #6]
 8000ec0:	79bb      	ldrb	r3, [r7, #6]
 8000ec2:	2b07      	cmp	r3, #7
 8000ec4:	d9c1      	bls.n	8000e4a <sensorRead+0xc>
		}
		return i;
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
	}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <DHT11_allData>:

	void DHT11_allData(){
 8000ed0:	b5b0      	push	{r4, r5, r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af02      	add	r7, sp, #8
		  DHT11sensorInit();
 8000ed6:	f7ff ff63 	bl	8000da0 <DHT11sensorInit>
		  Presence = sensorResponse();
 8000eda:	f7ff ff82 	bl	8000de2 <sensorResponse>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b2c      	ldr	r3, [pc, #176]	; (8000f94 <DHT11_allData+0xc4>)
 8000ee4:	701a      	strb	r2, [r3, #0]
		  Rh_byte1 = sensorRead ();
 8000ee6:	f7ff ffaa 	bl	8000e3e <sensorRead>
 8000eea:	4603      	mov	r3, r0
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b2a      	ldr	r3, [pc, #168]	; (8000f98 <DHT11_allData+0xc8>)
 8000ef0:	701a      	strb	r2, [r3, #0]
		  Rh_byte2 = sensorRead ();
 8000ef2:	f7ff ffa4 	bl	8000e3e <sensorRead>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b28      	ldr	r3, [pc, #160]	; (8000f9c <DHT11_allData+0xcc>)
 8000efc:	701a      	strb	r2, [r3, #0]
		  Temp_byte1 = sensorRead ();
 8000efe:	f7ff ff9e 	bl	8000e3e <sensorRead>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461a      	mov	r2, r3
 8000f06:	4b26      	ldr	r3, [pc, #152]	; (8000fa0 <DHT11_allData+0xd0>)
 8000f08:	701a      	strb	r2, [r3, #0]
		  Temp_byte2 = sensorRead ();
 8000f0a:	f7ff ff98 	bl	8000e3e <sensorRead>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	461a      	mov	r2, r3
 8000f12:	4b24      	ldr	r3, [pc, #144]	; (8000fa4 <DHT11_allData+0xd4>)
 8000f14:	701a      	strb	r2, [r3, #0]
		  SUM = sensorRead();
 8000f16:	f7ff ff92 	bl	8000e3e <sensorRead>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	4b22      	ldr	r3, [pc, #136]	; (8000fa8 <DHT11_allData+0xd8>)
 8000f20:	801a      	strh	r2, [r3, #0]
		  TEMP = Temp_byte1;
 8000f22:	4b1f      	ldr	r3, [pc, #124]	; (8000fa0 <DHT11_allData+0xd0>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	4b20      	ldr	r3, [pc, #128]	; (8000fac <DHT11_allData+0xdc>)
 8000f2a:	801a      	strh	r2, [r3, #0]
		  RH = Rh_byte1;
 8000f2c:	4b1a      	ldr	r3, [pc, #104]	; (8000f98 <DHT11_allData+0xc8>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	4b1f      	ldr	r3, [pc, #124]	; (8000fb0 <DHT11_allData+0xe0>)
 8000f34:	801a      	strh	r2, [r3, #0]
		  Temperature = (float) TEMP;
 8000f36:	4b1d      	ldr	r3, [pc, #116]	; (8000fac <DHT11_allData+0xdc>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f42:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <DHT11_allData+0xe4>)
 8000f44:	edc3 7a00 	vstr	s15, [r3]
		  Humidity = (float) RH;
 8000f48:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <DHT11_allData+0xe0>)
 8000f4a:	881b      	ldrh	r3, [r3, #0]
 8000f4c:	ee07 3a90 	vmov	s15, r3
 8000f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f54:	4b18      	ldr	r3, [pc, #96]	; (8000fb8 <DHT11_allData+0xe8>)
 8000f56:	edc3 7a00 	vstr	s15, [r3]


		  sprintf(UartOutText, "Temp: %f Humidity %f \n\r ", Temperature, Humidity);
 8000f5a:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <DHT11_allData+0xe4>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff faf2 	bl	8000548 <__aeabi_f2d>
 8000f64:	4604      	mov	r4, r0
 8000f66:	460d      	mov	r5, r1
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <DHT11_allData+0xe8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff faeb 	bl	8000548 <__aeabi_f2d>
 8000f72:	4602      	mov	r2, r0
 8000f74:	460b      	mov	r3, r1
 8000f76:	e9cd 2300 	strd	r2, r3, [sp]
 8000f7a:	4622      	mov	r2, r4
 8000f7c:	462b      	mov	r3, r5
 8000f7e:	490f      	ldr	r1, [pc, #60]	; (8000fbc <DHT11_allData+0xec>)
 8000f80:	480f      	ldr	r0, [pc, #60]	; (8000fc0 <DHT11_allData+0xf0>)
 8000f82:	f005 fd0b 	bl	800699c <siprintf>
		  sendString_UART(UartOutText);
 8000f86:	480e      	ldr	r0, [pc, #56]	; (8000fc0 <DHT11_allData+0xf0>)
 8000f88:	f000 fac8 	bl	800151c <sendString_UART>

	}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bdb0      	pop	{r4, r5, r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200002b6 	.word	0x200002b6
 8000f98:	200002ac 	.word	0x200002ac
 8000f9c:	200002ad 	.word	0x200002ad
 8000fa0:	200002ae 	.word	0x200002ae
 8000fa4:	200002af 	.word	0x200002af
 8000fa8:	200002b0 	.word	0x200002b0
 8000fac:	200002b4 	.word	0x200002b4
 8000fb0:	200002b2 	.word	0x200002b2
 8000fb4:	200002dc 	.word	0x200002dc
 8000fb8:	200002e0 	.word	0x200002e0
 8000fbc:	08008ea8 	.word	0x08008ea8
 8000fc0:	20000248 	.word	0x20000248

08000fc4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	; 0x28
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
 8000fe4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fe6:	4b51      	ldr	r3, [pc, #324]	; (800112c <MX_ADC1_Init+0x168>)
 8000fe8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000fec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fee:	4b4f      	ldr	r3, [pc, #316]	; (800112c <MX_ADC1_Init+0x168>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ff4:	4b4d      	ldr	r3, [pc, #308]	; (800112c <MX_ADC1_Init+0x168>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ffa:	4b4c      	ldr	r3, [pc, #304]	; (800112c <MX_ADC1_Init+0x168>)
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001000:	4b4a      	ldr	r3, [pc, #296]	; (800112c <MX_ADC1_Init+0x168>)
 8001002:	2201      	movs	r2, #1
 8001004:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001006:	4b49      	ldr	r3, [pc, #292]	; (800112c <MX_ADC1_Init+0x168>)
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800100e:	4b47      	ldr	r3, [pc, #284]	; (800112c <MX_ADC1_Init+0x168>)
 8001010:	2200      	movs	r2, #0
 8001012:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001014:	4b45      	ldr	r3, [pc, #276]	; (800112c <MX_ADC1_Init+0x168>)
 8001016:	2201      	movs	r2, #1
 8001018:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800101a:	4b44      	ldr	r3, [pc, #272]	; (800112c <MX_ADC1_Init+0x168>)
 800101c:	2200      	movs	r2, #0
 800101e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001020:	4b42      	ldr	r3, [pc, #264]	; (800112c <MX_ADC1_Init+0x168>)
 8001022:	2201      	movs	r2, #1
 8001024:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001026:	4b41      	ldr	r3, [pc, #260]	; (800112c <MX_ADC1_Init+0x168>)
 8001028:	2200      	movs	r2, #0
 800102a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800102e:	4b3f      	ldr	r3, [pc, #252]	; (800112c <MX_ADC1_Init+0x168>)
 8001030:	2204      	movs	r2, #4
 8001032:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001034:	4b3d      	ldr	r3, [pc, #244]	; (800112c <MX_ADC1_Init+0x168>)
 8001036:	2200      	movs	r2, #0
 8001038:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800103a:	4b3c      	ldr	r3, [pc, #240]	; (800112c <MX_ADC1_Init+0x168>)
 800103c:	2200      	movs	r2, #0
 800103e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001040:	483a      	ldr	r0, [pc, #232]	; (800112c <MX_ADC1_Init+0x168>)
 8001042:	f000 fe8b 	bl	8001d5c <HAL_ADC_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800104c:	f000 fb06 	bl	800165c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001054:	f107 031c 	add.w	r3, r7, #28
 8001058:	4619      	mov	r1, r3
 800105a:	4834      	ldr	r0, [pc, #208]	; (800112c <MX_ADC1_Init+0x168>)
 800105c:	f001 fee0 	bl	8002e20 <HAL_ADCEx_MultiModeConfigChannel>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001066:	f000 faf9 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800106a:	2301      	movs	r3, #1
 800106c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800106e:	2301      	movs	r3, #1
 8001070:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8001076:	2305      	movs	r3, #5
 8001078:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800107a:	2300      	movs	r3, #0
 800107c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	4619      	mov	r1, r3
 8001086:	4829      	ldr	r0, [pc, #164]	; (800112c <MX_ADC1_Init+0x168>)
 8001088:	f001 fc0a 	bl	80028a0 <HAL_ADC_ConfigChannel>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001092:	f000 fae3 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001096:	2302      	movs	r3, #2
 8001098:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800109a:	2302      	movs	r3, #2
 800109c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	4619      	mov	r1, r3
 80010a2:	4822      	ldr	r0, [pc, #136]	; (800112c <MX_ADC1_Init+0x168>)
 80010a4:	f001 fbfc 	bl	80028a0 <HAL_ADC_ConfigChannel>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010ae:	f000 fad5 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010b2:	2306      	movs	r3, #6
 80010b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010b6:	2303      	movs	r3, #3
 80010b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	4619      	mov	r1, r3
 80010be:	481b      	ldr	r0, [pc, #108]	; (800112c <MX_ADC1_Init+0x168>)
 80010c0:	f001 fbee 	bl	80028a0 <HAL_ADC_ConfigChannel>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 80010ca:	f000 fac7 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010ce:	2307      	movs	r3, #7
 80010d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80010d2:	2304      	movs	r3, #4
 80010d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4814      	ldr	r0, [pc, #80]	; (800112c <MX_ADC1_Init+0x168>)
 80010dc:	f001 fbe0 	bl	80028a0 <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 80010e6:	f000 fab9 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80010ea:	2308      	movs	r3, #8
 80010ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80010ee:	2305      	movs	r3, #5
 80010f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	4619      	mov	r1, r3
 80010f6:	480d      	ldr	r0, [pc, #52]	; (800112c <MX_ADC1_Init+0x168>)
 80010f8:	f001 fbd2 	bl	80028a0 <HAL_ADC_ConfigChannel>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8001102:	f000 faab 	bl	800165c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001106:	2309      	movs	r3, #9
 8001108:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800110a:	2306      	movs	r3, #6
 800110c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	4619      	mov	r1, r3
 8001112:	4806      	ldr	r0, [pc, #24]	; (800112c <MX_ADC1_Init+0x168>)
 8001114:	f001 fbc4 	bl	80028a0 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 800111e:	f000 fa9d 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	3728      	adds	r7, #40	; 0x28
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200001f8 	.word	0x200001f8

08001130 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	; 0x28
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001150:	d144      	bne.n	80011dc <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001152:	4b24      	ldr	r3, [pc, #144]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	4a23      	ldr	r2, [pc, #140]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115c:	6153      	str	r3, [r2, #20]
 800115e:	4b21      	ldr	r3, [pc, #132]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	4b1e      	ldr	r3, [pc, #120]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	4a1d      	ldr	r2, [pc, #116]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001170:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001174:	6153      	str	r3, [r2, #20]
 8001176:	4b1b      	ldr	r3, [pc, #108]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001182:	4b18      	ldr	r3, [pc, #96]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	4a17      	ldr	r2, [pc, #92]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800118c:	6153      	str	r3, [r2, #20]
 800118e:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <HAL_ADC_MspInit+0xb4>)
 8001190:	695b      	ldr	r3, [r3, #20]
 8001192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800119a:	230f      	movs	r3, #15
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119e:	2303      	movs	r3, #3
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a6:	f107 0314 	add.w	r3, r7, #20
 80011aa:	4619      	mov	r1, r3
 80011ac:	480e      	ldr	r0, [pc, #56]	; (80011e8 <HAL_ADC_MspInit+0xb8>)
 80011ae:	f002 f98f 	bl	80034d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011b2:	2303      	movs	r3, #3
 80011b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b6:	2303      	movs	r3, #3
 80011b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	4619      	mov	r1, r3
 80011c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011c8:	f002 f982 	bl	80034d0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2100      	movs	r1, #0
 80011d0:	2012      	movs	r0, #18
 80011d2:	f002 f946 	bl	8003462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011d6:	2012      	movs	r0, #18
 80011d8:	f002 f95f 	bl	800349a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011dc:	bf00      	nop
 80011de:	3728      	adds	r7, #40	; 0x28
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40021000 	.word	0x40021000
 80011e8:	48000800 	.word	0x48000800

080011ec <map>:
	#include "stdio.h"



	//extern float moisture_percentage[6];
	float map(uint16_t val, int in_min, int in_max, int out_min, int out_max) {
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4603      	mov	r3, r0
 80011fa:	81fb      	strh	r3, [r7, #14]
	  return (val - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80011fc:	89fa      	ldrh	r2, [r7, #14]
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	69b9      	ldr	r1, [r7, #24]
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	1a8a      	subs	r2, r1, r2
 8001208:	fb03 f202 	mul.w	r2, r3, r2
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	1acb      	subs	r3, r1, r3
 8001212:	fb92 f2f3 	sdiv	r2, r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	4413      	add	r3, r2
 800121a:	ee07 3a90 	vmov	s15, r3
 800121e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	}
 8001222:	eeb0 0a67 	vmov.f32	s0, s15
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <dirtHumRead>:



void dirtHumRead(){
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b085      	sub	sp, #20
 8001234:	af02      	add	r7, sp, #8
		  ADC_Select_CH1();
 8001236:	f7ff fcb7 	bl	8000ba8 <ADC_Select_CH1>
		  HAL_ADC_Start(&hadc1);
 800123a:	4871      	ldr	r0, [pc, #452]	; (8001400 <dirtHumRead+0x1d0>)
 800123c:	f000 ff20 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001240:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001244:	486e      	ldr	r0, [pc, #440]	; (8001400 <dirtHumRead+0x1d0>)
 8001246:	f001 f807 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[0] = HAL_ADC_GetValue(&hadc1);
 800124a:	486d      	ldr	r0, [pc, #436]	; (8001400 <dirtHumRead+0x1d0>)
 800124c:	f001 f8d2 	bl	80023f4 <HAL_ADC_GetValue>
 8001250:	4603      	mov	r3, r0
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b6b      	ldr	r3, [pc, #428]	; (8001404 <dirtHumRead+0x1d4>)
 8001256:	801a      	strh	r2, [r3, #0]
		  HAL_ADC_Stop(&hadc1);
 8001258:	4869      	ldr	r0, [pc, #420]	; (8001400 <dirtHumRead+0x1d0>)
 800125a:	f000 ffc7 	bl	80021ec <HAL_ADC_Stop>

		  ADC_Select_CH2();
 800125e:	f7ff fcc3 	bl	8000be8 <ADC_Select_CH2>
		  HAL_ADC_Start(&hadc1);
 8001262:	4867      	ldr	r0, [pc, #412]	; (8001400 <dirtHumRead+0x1d0>)
 8001264:	f000 ff0c 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001268:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800126c:	4864      	ldr	r0, [pc, #400]	; (8001400 <dirtHumRead+0x1d0>)
 800126e:	f000 fff3 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[1] = HAL_ADC_GetValue(&hadc1);
 8001272:	4863      	ldr	r0, [pc, #396]	; (8001400 <dirtHumRead+0x1d0>)
 8001274:	f001 f8be 	bl	80023f4 <HAL_ADC_GetValue>
 8001278:	4603      	mov	r3, r0
 800127a:	b29a      	uxth	r2, r3
 800127c:	4b61      	ldr	r3, [pc, #388]	; (8001404 <dirtHumRead+0x1d4>)
 800127e:	805a      	strh	r2, [r3, #2]
		  HAL_ADC_Stop(&hadc1);
 8001280:	485f      	ldr	r0, [pc, #380]	; (8001400 <dirtHumRead+0x1d0>)
 8001282:	f000 ffb3 	bl	80021ec <HAL_ADC_Stop>

		  ADC_Select_CH6();
 8001286:	f7ff fccf 	bl	8000c28 <ADC_Select_CH6>
		  HAL_ADC_Start(&hadc1);
 800128a:	485d      	ldr	r0, [pc, #372]	; (8001400 <dirtHumRead+0x1d0>)
 800128c:	f000 fef8 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001290:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001294:	485a      	ldr	r0, [pc, #360]	; (8001400 <dirtHumRead+0x1d0>)
 8001296:	f000 ffdf 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
 800129a:	4859      	ldr	r0, [pc, #356]	; (8001400 <dirtHumRead+0x1d0>)
 800129c:	f001 f8aa 	bl	80023f4 <HAL_ADC_GetValue>
 80012a0:	4603      	mov	r3, r0
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	4b57      	ldr	r3, [pc, #348]	; (8001404 <dirtHumRead+0x1d4>)
 80012a6:	809a      	strh	r2, [r3, #4]
		  HAL_ADC_Stop(&hadc1);
 80012a8:	4855      	ldr	r0, [pc, #340]	; (8001400 <dirtHumRead+0x1d0>)
 80012aa:	f000 ff9f 	bl	80021ec <HAL_ADC_Stop>

		  ADC_Select_CH7();
 80012ae:	f7ff fcdb 	bl	8000c68 <ADC_Select_CH7>
		  HAL_ADC_Start(&hadc1);
 80012b2:	4853      	ldr	r0, [pc, #332]	; (8001400 <dirtHumRead+0x1d0>)
 80012b4:	f000 fee4 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 80012b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012bc:	4850      	ldr	r0, [pc, #320]	; (8001400 <dirtHumRead+0x1d0>)
 80012be:	f000 ffcb 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[3] = HAL_ADC_GetValue(&hadc1);
 80012c2:	484f      	ldr	r0, [pc, #316]	; (8001400 <dirtHumRead+0x1d0>)
 80012c4:	f001 f896 	bl	80023f4 <HAL_ADC_GetValue>
 80012c8:	4603      	mov	r3, r0
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b4d      	ldr	r3, [pc, #308]	; (8001404 <dirtHumRead+0x1d4>)
 80012ce:	80da      	strh	r2, [r3, #6]
		  HAL_ADC_Stop(&hadc1);
 80012d0:	484b      	ldr	r0, [pc, #300]	; (8001400 <dirtHumRead+0x1d0>)
 80012d2:	f000 ff8b 	bl	80021ec <HAL_ADC_Stop>

		  ADC_Select_CH8();
 80012d6:	f7ff fce7 	bl	8000ca8 <ADC_Select_CH8>
		  HAL_ADC_Start(&hadc1);
 80012da:	4849      	ldr	r0, [pc, #292]	; (8001400 <dirtHumRead+0x1d0>)
 80012dc:	f000 fed0 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 80012e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012e4:	4846      	ldr	r0, [pc, #280]	; (8001400 <dirtHumRead+0x1d0>)
 80012e6:	f000 ffb7 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[4] = HAL_ADC_GetValue(&hadc1);
 80012ea:	4845      	ldr	r0, [pc, #276]	; (8001400 <dirtHumRead+0x1d0>)
 80012ec:	f001 f882 	bl	80023f4 <HAL_ADC_GetValue>
 80012f0:	4603      	mov	r3, r0
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	4b43      	ldr	r3, [pc, #268]	; (8001404 <dirtHumRead+0x1d4>)
 80012f6:	811a      	strh	r2, [r3, #8]
		  HAL_ADC_Stop(&hadc1);
 80012f8:	4841      	ldr	r0, [pc, #260]	; (8001400 <dirtHumRead+0x1d0>)
 80012fa:	f000 ff77 	bl	80021ec <HAL_ADC_Stop>

		  ADC_Select_CH9();
 80012fe:	f7ff fcf3 	bl	8000ce8 <ADC_Select_CH9>
		  HAL_ADC_Start(&hadc1);
 8001302:	483f      	ldr	r0, [pc, #252]	; (8001400 <dirtHumRead+0x1d0>)
 8001304:	f000 febc 	bl	8002080 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001308:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800130c:	483c      	ldr	r0, [pc, #240]	; (8001400 <dirtHumRead+0x1d0>)
 800130e:	f000 ffa3 	bl	8002258 <HAL_ADC_PollForConversion>
		  ADC_VAL[5] = HAL_ADC_GetValue(&hadc1);
 8001312:	483b      	ldr	r0, [pc, #236]	; (8001400 <dirtHumRead+0x1d0>)
 8001314:	f001 f86e 	bl	80023f4 <HAL_ADC_GetValue>
 8001318:	4603      	mov	r3, r0
 800131a:	b29a      	uxth	r2, r3
 800131c:	4b39      	ldr	r3, [pc, #228]	; (8001404 <dirtHumRead+0x1d4>)
 800131e:	815a      	strh	r2, [r3, #10]
		  HAL_ADC_Stop(&hadc1);
 8001320:	4837      	ldr	r0, [pc, #220]	; (8001400 <dirtHumRead+0x1d0>)
 8001322:	f000 ff63 	bl	80021ec <HAL_ADC_Stop>

		  for(int i = 0; i<6; i++){
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	e040      	b.n	80013ae <dirtHumRead+0x17e>
			  moisture_percentage[i] = 100-( map(ADC_VAL[i], 1000, 3970, 0, 100));
 800132c:	4a35      	ldr	r2, [pc, #212]	; (8001404 <dirtHumRead+0x1d4>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8001334:	2364      	movs	r3, #100	; 0x64
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2300      	movs	r3, #0
 800133a:	f640 7282 	movw	r2, #3970	; 0xf82
 800133e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001342:	f7ff ff53 	bl	80011ec <map>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001408 <dirtHumRead+0x1d8>
 800134e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001352:	4a2e      	ldr	r2, [pc, #184]	; (800140c <dirtHumRead+0x1dc>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	edc3 7a00 	vstr	s15, [r3]

		  if (moisture_percentage[i]>100){moisture_percentage[i] = 100;}
 800135e:	4a2b      	ldr	r2, [pc, #172]	; (800140c <dirtHumRead+0x1dc>)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001408 <dirtHumRead+0x1d8>
 800136e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001376:	dd05      	ble.n	8001384 <dirtHumRead+0x154>
 8001378:	4a24      	ldr	r2, [pc, #144]	; (800140c <dirtHumRead+0x1dc>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	4a23      	ldr	r2, [pc, #140]	; (8001410 <dirtHumRead+0x1e0>)
 8001382:	601a      	str	r2, [r3, #0]
		  if (moisture_percentage[i]<0){moisture_percentage[i] = 0;}
 8001384:	4a21      	ldr	r2, [pc, #132]	; (800140c <dirtHumRead+0x1dc>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	edd3 7a00 	vldr	s15, [r3]
 8001390:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001398:	d506      	bpl.n	80013a8 <dirtHumRead+0x178>
 800139a:	4a1c      	ldr	r2, [pc, #112]	; (800140c <dirtHumRead+0x1dc>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
		  for(int i = 0; i<6; i++){
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3301      	adds	r3, #1
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b05      	cmp	r3, #5
 80013b2:	ddbb      	ble.n	800132c <dirtHumRead+0xfc>

		  }

					for(int i = 0; i<6; i++){
 80013b4:	2300      	movs	r3, #0
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	e018      	b.n	80013ec <dirtHumRead+0x1bc>
								  sprintf(UartOutText, "Czujnik nr: %d val %2.f \n\r ", i+1, moisture_percentage[i]);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	1c5c      	adds	r4, r3, #1
 80013be:	4a13      	ldr	r2, [pc, #76]	; (800140c <dirtHumRead+0x1dc>)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f8bd 	bl	8000548 <__aeabi_f2d>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	e9cd 2300 	strd	r2, r3, [sp]
 80013d6:	4622      	mov	r2, r4
 80013d8:	490e      	ldr	r1, [pc, #56]	; (8001414 <dirtHumRead+0x1e4>)
 80013da:	480f      	ldr	r0, [pc, #60]	; (8001418 <dirtHumRead+0x1e8>)
 80013dc:	f005 fade 	bl	800699c <siprintf>
								  sendString_UART(UartOutText);
 80013e0:	480d      	ldr	r0, [pc, #52]	; (8001418 <dirtHumRead+0x1e8>)
 80013e2:	f000 f89b 	bl	800151c <sendString_UART>
					for(int i = 0; i<6; i++){
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	3301      	adds	r3, #1
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	dde3      	ble.n	80013ba <dirtHumRead+0x18a>
							  }
							  sendString_UART("===================================== \n\r");
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <dirtHumRead+0x1ec>)
 80013f4:	f000 f892 	bl	800151c <sendString_UART>

}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd90      	pop	{r4, r7, pc}
 8001400:	200001f8 	.word	0x200001f8
 8001404:	200002b8 	.word	0x200002b8
 8001408:	42c80000 	.word	0x42c80000
 800140c:	200002c4 	.word	0x200002c4
 8001410:	42c80000 	.word	0x42c80000
 8001414:	08008ec4 	.word	0x08008ec4
 8001418:	20000248 	.word	0x20000248
 800141c:	08008ee0 	.word	0x08008ee0

08001420 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001436:	4b2b      	ldr	r3, [pc, #172]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	4a2a      	ldr	r2, [pc, #168]	; (80014e4 <MX_GPIO_Init+0xc4>)
 800143c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001440:	6153      	str	r3, [r2, #20]
 8001442:	4b28      	ldr	r3, [pc, #160]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800144e:	4b25      	ldr	r3, [pc, #148]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	4a24      	ldr	r2, [pc, #144]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001454:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001458:	6153      	str	r3, [r2, #20]
 800145a:	4b22      	ldr	r3, [pc, #136]	; (80014e4 <MX_GPIO_Init+0xc4>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	4a1e      	ldr	r2, [pc, #120]	; (80014e4 <MX_GPIO_Init+0xc4>)
 800146c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001470:	6153      	str	r3, [r2, #20]
 8001472:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147a:	60bb      	str	r3, [r7, #8]
 800147c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	4a18      	ldr	r2, [pc, #96]	; (80014e4 <MX_GPIO_Init+0xc4>)
 8001484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001488:	6153      	str	r3, [r2, #20]
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_GPIO_Init+0xc4>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	2120      	movs	r1, #32
 800149a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149e:	f002 f9a1 	bl	80037e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	480b      	ldr	r0, [pc, #44]	; (80014e8 <MX_GPIO_Init+0xc8>)
 80014ba:	f002 f809 	bl	80034d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014be:	2320      	movs	r3, #32
 80014c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d8:	f001 fffa 	bl	80034d0 <HAL_GPIO_Init>

}
 80014dc:	bf00      	nop
 80014de:	3728      	adds	r7, #40	; 0x28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40021000 	.word	0x40021000
 80014e8:	48000800 	.word	0x48000800

080014ec <delay_us>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*=============================Milisekundowy delay na timerze=============================*/
void delay_us(uint32_t time){
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <delay_us+0x2c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2200      	movs	r2, #0
 80014fa:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 80014fc:	bf00      	nop
 80014fe:	4b06      	ldr	r3, [pc, #24]	; (8001518 <delay_us+0x2c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	429a      	cmp	r2, r3
 8001508:	d8f9      	bhi.n	80014fe <delay_us+0x12>
}
 800150a:	bf00      	nop
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	200002e8 	.word	0x200002e8

0800151c <sendString_UART>:

/*=============================Wyślij po UARCIE numer 2=============================*/
void sendString_UART(char*text){
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,  (uint8_t*)text, strlen(text), 1000);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7fe fe53 	bl	80001d0 <strlen>
 800152a:	4603      	mov	r3, r0
 800152c:	b29a      	uxth	r2, r3
 800152e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <sendString_UART+0x28>)
 8001536:	f004 fa1b 	bl	8005970 <HAL_UART_Transmit>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000404 	.word	0x20000404

08001548 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	dirtHumRead();
 8001550:	f7ff fe6e 	bl	8001230 <dirtHumRead>
	DHT11_allData();
 8001554:	f7ff fcbc 	bl	8000ed0 <DHT11_allData>

}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001564:	f000 fb76 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001568:	f000 f818 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800156c:	f7ff ff58 	bl	8001420 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001570:	f000 faa2 	bl	8001ab8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001574:	f7ff fd26 	bl	8000fc4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001578:	f000 f9b0 	bl	80018dc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800157c:	f000 fa6c 	bl	8001a58 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001580:	f000 f9fa 	bl	8001978 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001584:	4803      	ldr	r0, [pc, #12]	; (8001594 <main+0x34>)
 8001586:	f003 fd47 	bl	8005018 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 800158a:	4803      	ldr	r0, [pc, #12]	; (8001598 <main+0x38>)
 800158c:	f003 fd98 	bl	80050c0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001590:	e7fe      	b.n	8001590 <main+0x30>
 8001592:	bf00      	nop
 8001594:	200002e8 	.word	0x200002e8
 8001598:	20000334 	.word	0x20000334

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b096      	sub	sp, #88	; 0x58
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015a6:	2228      	movs	r2, #40	; 0x28
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f004 fd84 	bl	80060b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	f107 031c 	add.w	r3, r7, #28
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c0:	463b      	mov	r3, r7
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
 80015ce:	615a      	str	r2, [r3, #20]
 80015d0:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d2:	2301      	movs	r3, #1
 80015d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015dc:	2300      	movs	r3, #0
 80015de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015e0:	2301      	movs	r3, #1
 80015e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015e4:	2302      	movs	r3, #2
 80015e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015ee:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015f8:	4618      	mov	r0, r3
 80015fa:	f002 f90b 	bl	8003814 <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001604:	f000 f82a 	bl	800165c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001614:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	2102      	movs	r1, #2
 8001624:	4618      	mov	r0, r3
 8001626:	f003 f933 	bl	8004890 <HAL_RCC_ClockConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001630:	f000 f814 	bl	800165c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 8001634:	2381      	movs	r3, #129	; 0x81
 8001636:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV4;
 800163c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001640:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001642:	463b      	mov	r3, r7
 8001644:	4618      	mov	r0, r3
 8001646:	f003 fb59 	bl	8004cfc <HAL_RCCEx_PeriphCLKConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001650:	f000 f804 	bl	800165c <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	3758      	adds	r7, #88	; 0x58
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i
}
 8001662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001664:	e7fe      	b.n	8001664 <Error_Handler+0x8>
	...

08001668 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <HAL_MspInit+0x44>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <HAL_MspInit+0x44>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6193      	str	r3, [r2, #24]
 800167a:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <HAL_MspInit+0x44>)
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <HAL_MspInit+0x44>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	4a08      	ldr	r2, [pc, #32]	; (80016ac <HAL_MspInit+0x44>)
 800168c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001690:	61d3      	str	r3, [r2, #28]
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <HAL_MspInit+0x44>)
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169a:	603b      	str	r3, [r7, #0]
 800169c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800169e:	2007      	movs	r0, #7
 80016a0:	f001 fed4 	bl	800344c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000

080016b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b4:	e7fe      	b.n	80016b4 <NMI_Handler+0x4>

080016b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ba:	e7fe      	b.n	80016ba <HardFault_Handler+0x4>

080016bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <MemManage_Handler+0x4>

080016c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <BusFault_Handler+0x4>

080016c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016cc:	e7fe      	b.n	80016cc <UsageFault_Handler+0x4>

080016ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ce:	b480      	push	{r7}
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016fc:	f000 faf0 	bl	8001ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}

08001704 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001708:	4802      	ldr	r0, [pc, #8]	; (8001714 <ADC1_2_IRQHandler+0x10>)
 800170a:	f000 fe81 	bl	8002410 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200001f8 	.word	0x200001f8

08001718 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800171c:	4802      	ldr	r0, [pc, #8]	; (8001728 <TIM6_DAC1_IRQHandler+0x10>)
 800171e:	f003 fd2b 	bl	8005178 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000334 	.word	0x20000334

0800172c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
	return 1;
 8001730:	2301      	movs	r3, #1
}
 8001732:	4618      	mov	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <_kill>:

int _kill(int pid, int sig)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001746:	f004 fc8d 	bl	8006064 <__errno>
 800174a:	4603      	mov	r3, r0
 800174c:	2216      	movs	r2, #22
 800174e:	601a      	str	r2, [r3, #0]
	return -1;
 8001750:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <_exit>:

void _exit (int status)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001764:	f04f 31ff 	mov.w	r1, #4294967295
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff ffe7 	bl	800173c <_kill>
	while (1) {}		/* Make sure we hang here */
 800176e:	e7fe      	b.n	800176e <_exit+0x12>

08001770 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e00a      	b.n	8001798 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001782:	f3af 8000 	nop.w
 8001786:	4601      	mov	r1, r0
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	60ba      	str	r2, [r7, #8]
 800178e:	b2ca      	uxtb	r2, r1
 8001790:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	429a      	cmp	r2, r3
 800179e:	dbf0      	blt.n	8001782 <_read+0x12>
	}

return len;
 80017a0:	687b      	ldr	r3, [r7, #4]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	e009      	b.n	80017d0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbf1      	blt.n	80017bc <_write+0x12>
	}
	return len;
 80017d8:	687b      	ldr	r3, [r7, #4]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_close>:

int _close(int file)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
	return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800180a:	605a      	str	r2, [r3, #4]
	return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_isatty>:

int _isatty(int file)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
	return 1;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
	return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001854:	4a14      	ldr	r2, [pc, #80]	; (80018a8 <_sbrk+0x5c>)
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <_sbrk+0x60>)
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <_sbrk+0x64>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001868:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <_sbrk+0x64>)
 800186a:	4a12      	ldr	r2, [pc, #72]	; (80018b4 <_sbrk+0x68>)
 800186c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186e:	4b10      	ldr	r3, [pc, #64]	; (80018b0 <_sbrk+0x64>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	429a      	cmp	r2, r3
 800187a:	d207      	bcs.n	800188c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800187c:	f004 fbf2 	bl	8006064 <__errno>
 8001880:	4603      	mov	r3, r0
 8001882:	220c      	movs	r2, #12
 8001884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e009      	b.n	80018a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800188c:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001892:	4b07      	ldr	r3, [pc, #28]	; (80018b0 <_sbrk+0x64>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4413      	add	r3, r2
 800189a:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <_sbrk+0x64>)
 800189c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189e:	68fb      	ldr	r3, [r7, #12]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20003000 	.word	0x20003000
 80018ac:	00000400 	.word	0x00000400
 80018b0:	200002e4 	.word	0x200002e4
 80018b4:	200004a0 	.word	0x200004a0

080018b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018bc:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <SystemInit+0x20>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018c2:	4a05      	ldr	r2, [pc, #20]	; (80018d8 <SystemInit+0x20>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b088      	sub	sp, #32
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018fa:	4b1e      	ldr	r3, [pc, #120]	; (8001974 <MX_TIM2_Init+0x98>)
 80018fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001900:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001902:	4b1c      	ldr	r3, [pc, #112]	; (8001974 <MX_TIM2_Init+0x98>)
 8001904:	2247      	movs	r2, #71	; 0x47
 8001906:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001908:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <MX_TIM2_Init+0x98>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800190e:	4b19      	ldr	r3, [pc, #100]	; (8001974 <MX_TIM2_Init+0x98>)
 8001910:	f04f 32ff 	mov.w	r2, #4294967295
 8001914:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001916:	4b17      	ldr	r3, [pc, #92]	; (8001974 <MX_TIM2_Init+0x98>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191c:	4b15      	ldr	r3, [pc, #84]	; (8001974 <MX_TIM2_Init+0x98>)
 800191e:	2200      	movs	r2, #0
 8001920:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001922:	4814      	ldr	r0, [pc, #80]	; (8001974 <MX_TIM2_Init+0x98>)
 8001924:	f003 fb20 	bl	8004f68 <HAL_TIM_Base_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800192e:	f7ff fe95 	bl	800165c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001932:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001936:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001938:	f107 0310 	add.w	r3, r7, #16
 800193c:	4619      	mov	r1, r3
 800193e:	480d      	ldr	r0, [pc, #52]	; (8001974 <MX_TIM2_Init+0x98>)
 8001940:	f003 fd39 	bl	80053b6 <HAL_TIM_ConfigClockSource>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800194a:	f7ff fe87 	bl	800165c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800194e:	2300      	movs	r3, #0
 8001950:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	4619      	mov	r1, r3
 800195a:	4806      	ldr	r0, [pc, #24]	; (8001974 <MX_TIM2_Init+0x98>)
 800195c:	f003 ff2e 	bl	80057bc <HAL_TIMEx_MasterConfigSynchronization>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001966:	f7ff fe79 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800196a:	bf00      	nop
 800196c:	3720      	adds	r7, #32
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200002e8 	.word	0x200002e8

08001978 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800197e:	1d3b      	adds	r3, r7, #4
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001988:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <MX_TIM6_Init+0x68>)
 800198a:	4a16      	ldr	r2, [pc, #88]	; (80019e4 <MX_TIM6_Init+0x6c>)
 800198c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 800198e:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <MX_TIM6_Init+0x68>)
 8001990:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001994:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001996:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_TIM6_Init+0x68>)
 8001998:	2200      	movs	r2, #0
 800199a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <MX_TIM6_Init+0x68>)
 800199e:	f242 7210 	movw	r2, #10000	; 0x2710
 80019a2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a4:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_TIM6_Init+0x68>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019aa:	480d      	ldr	r0, [pc, #52]	; (80019e0 <MX_TIM6_Init+0x68>)
 80019ac:	f003 fadc 	bl	8004f68 <HAL_TIM_Base_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80019b6:	f7ff fe51 	bl	800165c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	4619      	mov	r1, r3
 80019c6:	4806      	ldr	r0, [pc, #24]	; (80019e0 <MX_TIM6_Init+0x68>)
 80019c8:	f003 fef8 	bl	80057bc <HAL_TIMEx_MasterConfigSynchronization>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80019d2:	f7ff fe43 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000334 	.word	0x20000334
 80019e4:	40001000 	.word	0x40001000

080019e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019f8:	d10c      	bne.n	8001a14 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fa:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	4a14      	ldr	r2, [pc, #80]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	61d3      	str	r3, [r2, #28]
 8001a06:	4b12      	ldr	r3, [pc, #72]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001a12:	e018      	b.n	8001a46 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0e      	ldr	r2, [pc, #56]	; (8001a54 <HAL_TIM_Base_MspInit+0x6c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d113      	bne.n	8001a46 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001a1e:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a0b      	ldr	r2, [pc, #44]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 8001a24:	f043 0310 	orr.w	r3, r3, #16
 8001a28:	61d3      	str	r3, [r2, #28]
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_TIM_Base_MspInit+0x68>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2100      	movs	r1, #0
 8001a3a:	2036      	movs	r0, #54	; 0x36
 8001a3c:	f001 fd11 	bl	8003462 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001a40:	2036      	movs	r0, #54	; 0x36
 8001a42:	f001 fd2a 	bl	800349a <HAL_NVIC_EnableIRQ>
}
 8001a46:	bf00      	nop
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40001000 	.word	0x40001000

08001a58 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a5c:	4b14      	ldr	r3, [pc, #80]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a5e:	4a15      	ldr	r2, [pc, #84]	; (8001ab4 <MX_USART1_UART_Init+0x5c>)
 8001a60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a62:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6a:	4b11      	ldr	r3, [pc, #68]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a70:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a76:	4b0e      	ldr	r3, [pc, #56]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a7c:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a7e:	220c      	movs	r2, #12
 8001a80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a8e:	4b08      	ldr	r3, [pc, #32]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a94:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <MX_USART1_UART_Init+0x58>)
 8001a9c:	f003 ff1a 	bl	80058d4 <HAL_UART_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001aa6:	f7ff fdd9 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20000380 	.word	0x20000380
 8001ab4:	40013800 	.word	0x40013800

08001ab8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001abe:	4a15      	ldr	r2, [pc, #84]	; (8001b14 <MX_USART2_UART_Init+0x5c>)
 8001ac0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ac8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aca:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001ade:	220c      	movs	r2, #12
 8001ae0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aee:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_USART2_UART_Init+0x58>)
 8001afc:	f003 feea 	bl	80058d4 <HAL_UART_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b06:	f7ff fda9 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000404 	.word	0x20000404
 8001b14:	40004400 	.word	0x40004400

08001b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	; 0x30
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 031c 	add.w	r3, r7, #28
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a2e      	ldr	r2, [pc, #184]	; (8001bf0 <HAL_UART_MspInit+0xd8>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d128      	bne.n	8001b8c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b3a:	4b2e      	ldr	r3, [pc, #184]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	4a2d      	ldr	r2, [pc, #180]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b44:	6193      	str	r3, [r2, #24]
 8001b46:	4b2b      	ldr	r3, [pc, #172]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b4e:	61bb      	str	r3, [r7, #24]
 8001b50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b52:	4b28      	ldr	r3, [pc, #160]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a27      	ldr	r2, [pc, #156]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b5c:	6153      	str	r3, [r2, #20]
 8001b5e:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001b6a:	2330      	movs	r3, #48	; 0x30
 8001b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b76:	2303      	movs	r3, #3
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b7a:	2307      	movs	r3, #7
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7e:	f107 031c 	add.w	r3, r7, #28
 8001b82:	4619      	mov	r1, r3
 8001b84:	481c      	ldr	r0, [pc, #112]	; (8001bf8 <HAL_UART_MspInit+0xe0>)
 8001b86:	f001 fca3 	bl	80034d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001b8a:	e02d      	b.n	8001be8 <HAL_UART_MspInit+0xd0>
  else if(uartHandle->Instance==USART2)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a1a      	ldr	r2, [pc, #104]	; (8001bfc <HAL_UART_MspInit+0xe4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d128      	bne.n	8001be8 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a16      	ldr	r2, [pc, #88]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001b9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ba0:	61d3      	str	r3, [r2, #28]
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	4a10      	ldr	r2, [pc, #64]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001bb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb8:	6153      	str	r3, [r2, #20]
 8001bba:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <HAL_UART_MspInit+0xdc>)
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 031c 	add.w	r3, r7, #28
 8001bde:	4619      	mov	r1, r3
 8001be0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be4:	f001 fc74 	bl	80034d0 <HAL_GPIO_Init>
}
 8001be8:	bf00      	nop
 8001bea:	3730      	adds	r7, #48	; 0x30
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40013800 	.word	0x40013800
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	48000800 	.word	0x48000800
 8001bfc:	40004400 	.word	0x40004400

08001c00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c38 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480d      	ldr	r0, [pc, #52]	; (8001c3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c06:	490e      	ldr	r1, [pc, #56]	; (8001c40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c08:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <LoopForever+0xe>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c1c:	4c0b      	ldr	r4, [pc, #44]	; (8001c4c <LoopForever+0x16>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c2a:	f7ff fe45 	bl	80018b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c2e:	f004 fa1f 	bl	8006070 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c32:	f7ff fc95 	bl	8001560 <main>

08001c36 <LoopForever>:

LoopForever:
    b LoopForever
 8001c36:	e7fe      	b.n	8001c36 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c38:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c40:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c44:	08009324 	.word	0x08009324
  ldr r2, =_sbss
 8001c48:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c4c:	2000049c 	.word	0x2000049c

08001c50 <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c50:	e7fe      	b.n	8001c50 <CAN_RX0_IRQHandler>
	...

08001c54 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <HAL_Init+0x28>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a07      	ldr	r2, [pc, #28]	; (8001c7c <HAL_Init+0x28>)
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f001 fbf1 	bl	800344c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f000 f808 	bl	8001c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c70:	f7ff fcfa 	bl	8001668 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40022000 	.word	0x40022000

08001c80 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_InitTick+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <HAL_InitTick+0x58>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f001 fc09 	bl	80034b6 <HAL_SYSTICK_Config>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00e      	b.n	8001ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b0f      	cmp	r3, #15
 8001cb2:	d80a      	bhi.n	8001cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cbc:	f001 fbd1 	bl	8003462 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc0:	4a06      	ldr	r2, [pc, #24]	; (8001cdc <HAL_InitTick+0x5c>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e000      	b.n	8001ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000004 	.word	0x20000004

08001ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_IncTick+0x20>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_IncTick+0x24>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a04      	ldr	r2, [pc, #16]	; (8001d04 <HAL_IncTick+0x24>)
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000008 	.word	0x20000008
 8001d04:	20000488 	.word	0x20000488

08001d08 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return uwTick;  
 8001d0c:	4b03      	ldr	r3, [pc, #12]	; (8001d1c <HAL_GetTick+0x14>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	20000488 	.word	0x20000488

08001d20 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b09a      	sub	sp, #104	; 0x68
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e172      	b.n	8002062 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d176      	bne.n	8001e7c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d152      	bne.n	8001e3c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff f9bd 	bl	8001130 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d13b      	bne.n	8001e3c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f001 f955 	bl	8003074 <ADC_Disable>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d12f      	bne.n	8001e3c <HAL_ADC_Init+0xe0>
 8001ddc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d12b      	bne.n	8001e3c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dec:	f023 0302 	bic.w	r3, r3, #2
 8001df0:	f043 0202 	orr.w	r2, r3, #2
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001e06:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e16:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e18:	4b94      	ldr	r3, [pc, #592]	; (800206c <HAL_ADC_Init+0x310>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a94      	ldr	r2, [pc, #592]	; (8002070 <HAL_ADC_Init+0x314>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	0c9a      	lsrs	r2, r3, #18
 8001e24:	4613      	mov	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	4413      	add	r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e2e:	e002      	b.n	8001e36 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d1f9      	bne.n	8001e30 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001e54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e58:	d110      	bne.n	8001e7c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f023 0312 	bic.w	r3, r3, #18
 8001e62:	f043 0210 	orr.w	r2, r3, #16
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f043 0201 	orr.w	r2, r3, #1
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	f003 0310 	and.w	r3, r3, #16
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f040 80df 	bne.w	8002048 <HAL_ADC_Init+0x2ec>
 8001e8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 80da 	bne.w	8002048 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f040 80d2 	bne.w	8002048 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001eac:	f043 0202 	orr.w	r2, r3, #2
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001eb4:	4b6f      	ldr	r3, [pc, #444]	; (8002074 <HAL_ADC_Init+0x318>)
 8001eb6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ec0:	d102      	bne.n	8001ec8 <HAL_ADC_Init+0x16c>
 8001ec2:	4b6d      	ldr	r3, [pc, #436]	; (8002078 <HAL_ADC_Init+0x31c>)
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	e002      	b.n	8001ece <HAL_ADC_Init+0x172>
 8001ec8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ecc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d108      	bne.n	8001eee <HAL_ADC_Init+0x192>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d101      	bne.n	8001eee <HAL_ADC_Init+0x192>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <HAL_ADC_Init+0x194>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d11c      	bne.n	8001f2e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ef4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d010      	beq.n	8001f1c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d107      	bne.n	8001f16 <HAL_ADC_Init+0x1ba>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_Init+0x1ba>
 8001f12:	2301      	movs	r3, #1
 8001f14:	e000      	b.n	8001f18 <HAL_ADC_Init+0x1bc>
 8001f16:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d108      	bne.n	8001f2e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001f1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f2c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	7e5b      	ldrb	r3, [r3, #25]
 8001f32:	035b      	lsls	r3, r3, #13
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f38:	2a01      	cmp	r2, #1
 8001f3a:	d002      	beq.n	8001f42 <HAL_ADC_Init+0x1e6>
 8001f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f40:	e000      	b.n	8001f44 <HAL_ADC_Init+0x1e8>
 8001f42:	2200      	movs	r2, #0
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f54:	4313      	orrs	r3, r2
 8001f56:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d11b      	bne.n	8001f9a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7e5b      	ldrb	r3, [r3, #25]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d109      	bne.n	8001f7e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	045a      	lsls	r2, r3, #17
 8001f72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f74:	4313      	orrs	r3, r2
 8001f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7a:	663b      	str	r3, [r7, #96]	; 0x60
 8001f7c:	e00d      	b.n	8001f9a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f82:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001f86:	f043 0220 	orr.w	r2, r3, #32
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	f043 0201 	orr.w	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d007      	beq.n	8001fb2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001faa:	4313      	orrs	r3, r2
 8001fac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f003 030c 	and.w	r3, r3, #12
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d114      	bne.n	8001fea <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fce:	f023 0302 	bic.w	r3, r3, #2
 8001fd2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	7e1b      	ldrb	r3, [r3, #24]
 8001fd8:	039a      	lsls	r2, r3, #14
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	4b22      	ldr	r3, [pc, #136]	; (800207c <HAL_ADC_Init+0x320>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001ffa:	430b      	orrs	r3, r1
 8001ffc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d10c      	bne.n	8002020 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200c:	f023 010f 	bic.w	r1, r3, #15
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	1e5a      	subs	r2, r3, #1
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	631a      	str	r2, [r3, #48]	; 0x30
 800201e:	e007      	b.n	8002030 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f022 020f 	bic.w	r2, r2, #15
 800202e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f023 0303 	bic.w	r3, r3, #3
 800203e:	f043 0201 	orr.w	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	641a      	str	r2, [r3, #64]	; 0x40
 8002046:	e00a      	b.n	800205e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204c:	f023 0312 	bic.w	r3, r3, #18
 8002050:	f043 0210 	orr.w	r2, r3, #16
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002058:	2301      	movs	r3, #1
 800205a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800205e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002062:	4618      	mov	r0, r3
 8002064:	3768      	adds	r7, #104	; 0x68
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000000 	.word	0x20000000
 8002070:	431bde83 	.word	0x431bde83
 8002074:	50000300 	.word	0x50000300
 8002078:	50000100 	.word	0x50000100
 800207c:	fff0c007 	.word	0xfff0c007

08002080 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002088:	2300      	movs	r3, #0
 800208a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b00      	cmp	r3, #0
 8002098:	f040 809c 	bne.w	80021d4 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_ADC_Start+0x2a>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e097      	b.n	80021da <HAL_ADC_Start+0x15a>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 ff7a 	bl	8002fac <ADC_Enable>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f040 8083 	bne.w	80021ca <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020d8:	4b42      	ldr	r3, [pc, #264]	; (80021e4 <HAL_ADC_Start+0x164>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f003 031f 	and.w	r3, r3, #31
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d004      	beq.n	80020ee <HAL_ADC_Start+0x6e>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020ec:	d115      	bne.n	800211a <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d027      	beq.n	8002158 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002110:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002118:	e01e      	b.n	8002158 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800212e:	d004      	beq.n	800213a <HAL_ADC_Start+0xba>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a2c      	ldr	r2, [pc, #176]	; (80021e8 <HAL_ADC_Start+0x168>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10e      	bne.n	8002158 <HAL_ADC_Start+0xd8>
 800213a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d007      	beq.n	8002158 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002150:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002160:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002164:	d106      	bne.n	8002174 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216a:	f023 0206 	bic.w	r2, r3, #6
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	645a      	str	r2, [r3, #68]	; 0x44
 8002172:	e002      	b.n	800217a <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	221c      	movs	r2, #28
 8002188:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800218a:	4b16      	ldr	r3, [pc, #88]	; (80021e4 <HAL_ADC_Start+0x164>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	2b00      	cmp	r3, #0
 8002194:	d010      	beq.n	80021b8 <HAL_ADC_Start+0x138>
 8002196:	4b13      	ldr	r3, [pc, #76]	; (80021e4 <HAL_ADC_Start+0x164>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d00a      	beq.n	80021b8 <HAL_ADC_Start+0x138>
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <HAL_ADC_Start+0x164>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	2b09      	cmp	r3, #9
 80021ac:	d004      	beq.n	80021b8 <HAL_ADC_Start+0x138>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021b6:	d10f      	bne.n	80021d8 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0204 	orr.w	r2, r2, #4
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	e006      	b.n	80021d8 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021d2:	e001      	b.n	80021d8 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021d4:	2302      	movs	r3, #2
 80021d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	50000300 	.word	0x50000300
 80021e8:	50000100 	.word	0x50000100

080021ec <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d101      	bne.n	8002206 <HAL_ADC_Stop+0x1a>
 8002202:	2302      	movs	r3, #2
 8002204:	e023      	b.n	800224e <HAL_ADC_Stop+0x62>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800220e:	216c      	movs	r1, #108	; 0x6c
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f000 ff95 	bl	8003140 <ADC_ConversionStop>
 8002216:	4603      	mov	r3, r0
 8002218:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d111      	bne.n	8002244 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 ff27 	bl	8003074 <ADC_Disable>
 8002226:	4603      	mov	r3, r0
 8002228:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d109      	bne.n	8002244 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002234:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002238:	f023 0301 	bic.w	r3, r3, #1
 800223c:	f043 0201 	orr.w	r2, r3, #1
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800224c:	7bfb      	ldrb	r3, [r7, #15]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	2b08      	cmp	r3, #8
 800226c:	d102      	bne.n	8002274 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800226e:	2308      	movs	r3, #8
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	e02e      	b.n	80022d2 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002274:	4b5e      	ldr	r3, [pc, #376]	; (80023f0 <HAL_ADC_PollForConversion+0x198>)
 8002276:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f003 031f 	and.w	r3, r3, #31
 8002280:	2b00      	cmp	r3, #0
 8002282:	d112      	bne.n	80022aa <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	2b01      	cmp	r3, #1
 8002290:	d11d      	bne.n	80022ce <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	f043 0220 	orr.w	r2, r3, #32
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e09d      	b.n	80023e6 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00b      	beq.n	80022ce <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f043 0220 	orr.w	r2, r3, #32
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e08b      	b.n	80023e6 <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80022ce:	230c      	movs	r3, #12
 80022d0:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022d2:	4b47      	ldr	r3, [pc, #284]	; (80023f0 <HAL_ADC_PollForConversion+0x198>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d004      	beq.n	80022e8 <HAL_ADC_PollForConversion+0x90>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022e6:	d104      	bne.n	80022f2 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	e003      	b.n	80022fa <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80022f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80022fa:	f7ff fd05 	bl	8001d08 <HAL_GetTick>
 80022fe:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002300:	e021      	b.n	8002346 <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002308:	d01d      	beq.n	8002346 <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d007      	beq.n	8002320 <HAL_ADC_PollForConversion+0xc8>
 8002310:	f7ff fcfa 	bl	8001d08 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d212      	bcs.n	8002346 <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	4013      	ands	r3, r2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10b      	bne.n	8002346 <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	f043 0204 	orr.w	r2, r3, #4
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e04f      	b.n	80023e6 <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0d6      	beq.n	8002302 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800236a:	2b00      	cmp	r3, #0
 800236c:	d131      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002374:	2b00      	cmp	r3, #0
 8002376:	d12c      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b08      	cmp	r3, #8
 8002384:	d125      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d112      	bne.n	80023ba <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002398:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d112      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	641a      	str	r2, [r3, #64]	; 0x40
 80023b8:	e00b      	b.n	80023d2 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	f043 0220 	orr.w	r2, r3, #32
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d103      	bne.n	80023e4 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3718      	adds	r7, #24
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	50000300 	.word	0x50000300

080023f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002402:	4618      	mov	r0, r3
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
	...

08002410 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002420:	2300      	movs	r3, #0
 8002422:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b04      	cmp	r3, #4
 8002430:	d106      	bne.n	8002440 <HAL_ADC_IRQHandler+0x30>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b04      	cmp	r3, #4
 800243e:	d00d      	beq.n	800245c <HAL_ADC_IRQHandler+0x4c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800244a:	2b08      	cmp	r3, #8
 800244c:	d17a      	bne.n	8002544 <HAL_ADC_IRQHandler+0x134>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	2b08      	cmp	r3, #8
 800245a:	d173      	bne.n	8002544 <HAL_ADC_IRQHandler+0x134>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	d105      	bne.n	8002474 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002474:	4b88      	ldr	r3, [pc, #544]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 031f 	and.w	r3, r3, #31
 800247c:	2b00      	cmp	r3, #0
 800247e:	d010      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x92>
 8002480:	4b85      	ldr	r3, [pc, #532]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f003 031f 	and.w	r3, r3, #31
 8002488:	2b05      	cmp	r3, #5
 800248a:	d00a      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x92>
 800248c:	4b82      	ldr	r3, [pc, #520]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 031f 	and.w	r3, r3, #31
 8002494:	2b09      	cmp	r3, #9
 8002496:	d004      	beq.n	80024a2 <HAL_ADC_IRQHandler+0x92>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024a0:	d104      	bne.n	80024ac <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	e003      	b.n	80024b4 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80024ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d139      	bne.n	8002536 <HAL_ADC_IRQHandler+0x126>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d134      	bne.n	8002536 <HAL_ADC_IRQHandler+0x126>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0308 	and.w	r3, r3, #8
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d12d      	bne.n	8002536 <HAL_ADC_IRQHandler+0x126>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d11a      	bne.n	800251e <HAL_ADC_IRQHandler+0x10e>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 020c 	bic.w	r2, r2, #12
 80024f6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d112      	bne.n	8002536 <HAL_ADC_IRQHandler+0x126>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f043 0201 	orr.w	r2, r3, #1
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40
 800251c:	e00b      	b.n	8002536 <HAL_ADC_IRQHandler+0x126>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	f043 0210 	orr.w	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	f043 0201 	orr.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7ff fbf2 	bl	8001d20 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	220c      	movs	r2, #12
 8002542:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0320 	and.w	r3, r3, #32
 800254e:	2b20      	cmp	r3, #32
 8002550:	d106      	bne.n	8002560 <HAL_ADC_IRQHandler+0x150>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 0320 	and.w	r3, r3, #32
 800255c:	2b20      	cmp	r3, #32
 800255e:	d00f      	beq.n	8002580 <HAL_ADC_IRQHandler+0x170>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800256a:	2b40      	cmp	r3, #64	; 0x40
 800256c:	f040 80a9 	bne.w	80026c2 <HAL_ADC_IRQHandler+0x2b2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800257a:	2b40      	cmp	r3, #64	; 0x40
 800257c:	f040 80a1 	bne.w	80026c2 <HAL_ADC_IRQHandler+0x2b2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800258c:	4b42      	ldr	r3, [pc, #264]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 031f 	and.w	r3, r3, #31
 8002594:	2b00      	cmp	r3, #0
 8002596:	d010      	beq.n	80025ba <HAL_ADC_IRQHandler+0x1aa>
 8002598:	4b3f      	ldr	r3, [pc, #252]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 031f 	and.w	r3, r3, #31
 80025a0:	2b05      	cmp	r3, #5
 80025a2:	d00a      	beq.n	80025ba <HAL_ADC_IRQHandler+0x1aa>
 80025a4:	4b3c      	ldr	r3, [pc, #240]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	2b09      	cmp	r3, #9
 80025ae:	d004      	beq.n	80025ba <HAL_ADC_IRQHandler+0x1aa>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025b8:	d104      	bne.n	80025c4 <HAL_ADC_IRQHandler+0x1b4>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	613b      	str	r3, [r7, #16]
 80025c2:	e003      	b.n	80025cc <HAL_ADC_IRQHandler+0x1bc>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80025c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d16c      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00b      	beq.n	80025fc <HAL_ADC_IRQHandler+0x1ec>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d160      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d15b      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002606:	2b40      	cmp	r3, #64	; 0x40
 8002608:	d154      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800260a:	4b23      	ldr	r3, [pc, #140]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 031f 	and.w	r3, r3, #31
 8002612:	2b00      	cmp	r3, #0
 8002614:	d010      	beq.n	8002638 <HAL_ADC_IRQHandler+0x228>
 8002616:	4b20      	ldr	r3, [pc, #128]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	2b06      	cmp	r3, #6
 8002620:	d00a      	beq.n	8002638 <HAL_ADC_IRQHandler+0x228>
 8002622:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <HAL_ADC_IRQHandler+0x288>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 031f 	and.w	r3, r3, #31
 800262a:	2b07      	cmp	r3, #7
 800262c:	d004      	beq.n	8002638 <HAL_ADC_IRQHandler+0x228>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002636:	d104      	bne.n	8002642 <HAL_ADC_IRQHandler+0x232>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	e003      	b.n	800264a <HAL_ADC_IRQHandler+0x23a>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002642:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d12f      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	2b00      	cmp	r3, #0
 8002660:	d11c      	bne.n	800269c <HAL_ADC_IRQHandler+0x28c>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002670:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002686:	2b00      	cmp	r3, #0
 8002688:	d114      	bne.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f043 0201 	orr.w	r2, r3, #1
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	641a      	str	r2, [r3, #64]	; 0x40
 8002696:	e00d      	b.n	80026b4 <HAL_ADC_IRQHandler+0x2a4>
 8002698:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a0:	f043 0210 	orr.w	r2, r3, #16
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ac:	f043 0201 	orr.w	r2, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f000 f8cb 	bl	8002850 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2260      	movs	r2, #96	; 0x60
 80026c0:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026cc:	2b80      	cmp	r3, #128	; 0x80
 80026ce:	d113      	bne.n	80026f8 <HAL_ADC_IRQHandler+0x2e8>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026da:	2b80      	cmp	r3, #128	; 0x80
 80026dc:	d10c      	bne.n	80026f8 <HAL_ADC_IRQHandler+0x2e8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fb22 	bl	8001d34 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2280      	movs	r2, #128	; 0x80
 80026f6:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002702:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002706:	d115      	bne.n	8002734 <HAL_ADC_IRQHandler+0x324>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002716:	d10d      	bne.n	8002734 <HAL_ADC_IRQHandler+0x324>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f8a7 	bl	8002878 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002732:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800273e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002742:	d115      	bne.n	8002770 <HAL_ADC_IRQHandler+0x360>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800274e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002752:	d10d      	bne.n	8002770 <HAL_ADC_IRQHandler+0x360>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f893 	bl	800288c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800276e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0310 	and.w	r3, r3, #16
 800277a:	2b10      	cmp	r3, #16
 800277c:	d13d      	bne.n	80027fa <HAL_ADC_IRQHandler+0x3ea>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 0310 	and.w	r3, r3, #16
 8002788:	2b10      	cmp	r3, #16
 800278a:	d136      	bne.n	80027fa <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002790:	2b01      	cmp	r3, #1
 8002792:	d102      	bne.n	800279a <HAL_ADC_IRQHandler+0x38a>
    {
      overrun_error = 1U;
 8002794:	2301      	movs	r3, #1
 8002796:	617b      	str	r3, [r7, #20]
 8002798:	e019      	b.n	80027ce <HAL_ADC_IRQHandler+0x3be>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800279a:	4b2c      	ldr	r3, [pc, #176]	; (800284c <HAL_ADC_IRQHandler+0x43c>)
 800279c:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d109      	bne.n	80027be <HAL_ADC_IRQHandler+0x3ae>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d10a      	bne.n	80027ce <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 80027b8:	2301      	movs	r3, #1
 80027ba:	617b      	str	r3, [r7, #20]
 80027bc:	e007      	b.n	80027ce <HAL_ADC_IRQHandler+0x3be>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1U;  
 80027ca:	2301      	movs	r3, #1
 80027cc:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d10e      	bne.n	80027f2 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e4:	f043 0202 	orr.w	r2, r3, #2
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f7ff faab 	bl	8001d48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2210      	movs	r2, #16
 80027f8:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002808:	d11b      	bne.n	8002842 <HAL_ADC_IRQHandler+0x432>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002818:	d113      	bne.n	8002842 <HAL_ADC_IRQHandler+0x432>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	f043 0208 	orr.w	r2, r3, #8
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800283a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 f811 	bl	8002864 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002842:	bf00      	nop
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	50000300 	.word	0x50000300

08002850 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b09b      	sub	sp, #108	; 0x6c
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028aa:	2300      	movs	r3, #0
 80028ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x22>
 80028be:	2302      	movs	r3, #2
 80028c0:	e2a4      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x56c>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f040 8288 	bne.w	8002dea <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d81c      	bhi.n	800291c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	4613      	mov	r3, r2
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	4413      	add	r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	461a      	mov	r2, r3
 80028f6:	231f      	movs	r3, #31
 80028f8:	4093      	lsls	r3, r2
 80028fa:	43db      	mvns	r3, r3
 80028fc:	4019      	ands	r1, r3
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	4613      	mov	r3, r2
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	4413      	add	r3, r2
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa00 f203 	lsl.w	r2, r0, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	631a      	str	r2, [r3, #48]	; 0x30
 800291a:	e063      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b09      	cmp	r3, #9
 8002922:	d81e      	bhi.n	8002962 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	4613      	mov	r3, r2
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	4413      	add	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	3b1e      	subs	r3, #30
 8002938:	221f      	movs	r2, #31
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	4019      	ands	r1, r3
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4413      	add	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	3b1e      	subs	r3, #30
 8002954:	fa00 f203 	lsl.w	r2, r0, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	635a      	str	r2, [r3, #52]	; 0x34
 8002960:	e040      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2b0e      	cmp	r3, #14
 8002968:	d81e      	bhi.n	80029a8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	4413      	add	r3, r2
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	3b3c      	subs	r3, #60	; 0x3c
 800297e:	221f      	movs	r2, #31
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	4019      	ands	r1, r3
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	6818      	ldr	r0, [r3, #0]
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	4613      	mov	r3, r2
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	4413      	add	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	3b3c      	subs	r3, #60	; 0x3c
 800299a:	fa00 f203 	lsl.w	r2, r0, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	639a      	str	r2, [r3, #56]	; 0x38
 80029a6:	e01d      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	4613      	mov	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	4413      	add	r3, r2
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	3b5a      	subs	r3, #90	; 0x5a
 80029bc:	221f      	movs	r2, #31
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	4019      	ands	r1, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6818      	ldr	r0, [r3, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	3b5a      	subs	r3, #90	; 0x5a
 80029d8:	fa00 f203 	lsl.w	r2, r0, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 030c 	and.w	r3, r3, #12
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 80e5 	bne.w	8002bbe <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b09      	cmp	r3, #9
 80029fa:	d91c      	bls.n	8002a36 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6999      	ldr	r1, [r3, #24]
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	4613      	mov	r3, r2
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3b1e      	subs	r3, #30
 8002a0e:	2207      	movs	r2, #7
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4019      	ands	r1, r3
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6898      	ldr	r0, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	3b1e      	subs	r3, #30
 8002a28:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	619a      	str	r2, [r3, #24]
 8002a34:	e019      	b.n	8002a6a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6959      	ldr	r1, [r3, #20]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4613      	mov	r3, r2
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	4413      	add	r3, r2
 8002a46:	2207      	movs	r2, #7
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	4019      	ands	r1, r3
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	6898      	ldr	r0, [r3, #8]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	4413      	add	r3, r2
 8002a5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	08db      	lsrs	r3, r3, #3
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d84f      	bhi.n	8002b2c <HAL_ADC_ConfigChannel+0x28c>
 8002a8c:	a201      	add	r2, pc, #4	; (adr r2, 8002a94 <HAL_ADC_ConfigChannel+0x1f4>)
 8002a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a92:	bf00      	nop
 8002a94:	08002aa5 	.word	0x08002aa5
 8002a98:	08002ac7 	.word	0x08002ac7
 8002a9c:	08002ae9 	.word	0x08002ae9
 8002aa0:	08002b0b 	.word	0x08002b0b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002aaa:	4b94      	ldr	r3, [pc, #592]	; (8002cfc <HAL_ADC_ConfigChannel+0x45c>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	0691      	lsls	r1, r2, #26
 8002ab4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ac2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ac4:	e07e      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002acc:	4b8b      	ldr	r3, [pc, #556]	; (8002cfc <HAL_ADC_ConfigChannel+0x45c>)
 8002ace:	4013      	ands	r3, r2
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	6812      	ldr	r2, [r2, #0]
 8002ad4:	0691      	lsls	r1, r2, #26
 8002ad6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ae4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ae6:	e06d      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002aee:	4b83      	ldr	r3, [pc, #524]	; (8002cfc <HAL_ADC_ConfigChannel+0x45c>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	6812      	ldr	r2, [r2, #0]
 8002af6:	0691      	lsls	r1, r2, #26
 8002af8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002afa:	430a      	orrs	r2, r1
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b06:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b08:	e05c      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002b10:	4b7a      	ldr	r3, [pc, #488]	; (8002cfc <HAL_ADC_ConfigChannel+0x45c>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	0691      	lsls	r1, r2, #26
 8002b1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b28:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b2a:	e04b      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b32:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	069b      	lsls	r3, r3, #26
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d107      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b4e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	069b      	lsls	r3, r3, #26
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d107      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b72:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	069b      	lsls	r3, r3, #26
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d107      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b96:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	069b      	lsls	r3, r3, #26
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d10a      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bba:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002bbc:	e001      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002bbe:	bf00      	nop
 8002bc0:	e000      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002bc2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d108      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x344>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d101      	bne.n	8002be4 <HAL_ADC_ConfigChannel+0x344>
 8002be0:	2301      	movs	r3, #1
 8002be2:	e000      	b.n	8002be6 <HAL_ADC_ConfigChannel+0x346>
 8002be4:	2300      	movs	r3, #0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f040 810a 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d00f      	beq.n	8002c14 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2201      	movs	r2, #1
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43da      	mvns	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	400a      	ands	r2, r1
 8002c0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002c12:	e049      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2201      	movs	r2, #1
 8002c22:	409a      	lsls	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2b09      	cmp	r3, #9
 8002c34:	d91c      	bls.n	8002c70 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6999      	ldr	r1, [r3, #24]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4613      	mov	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	4413      	add	r3, r2
 8002c46:	3b1b      	subs	r3, #27
 8002c48:	2207      	movs	r2, #7
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	4019      	ands	r1, r3
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	6898      	ldr	r0, [r3, #8]
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	3b1b      	subs	r3, #27
 8002c62:	fa00 f203 	lsl.w	r2, r0, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	619a      	str	r2, [r3, #24]
 8002c6e:	e01b      	b.n	8002ca8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6959      	ldr	r1, [r3, #20]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	1c5a      	adds	r2, r3, #1
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	4413      	add	r3, r2
 8002c82:	2207      	movs	r2, #7
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4019      	ands	r1, r3
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6898      	ldr	r0, [r3, #8]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	1c5a      	adds	r2, r3, #1
 8002c96:	4613      	mov	r3, r2
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	4413      	add	r3, r2
 8002c9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ca8:	4b15      	ldr	r3, [pc, #84]	; (8002d00 <HAL_ADC_ConfigChannel+0x460>)
 8002caa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2b10      	cmp	r3, #16
 8002cb2:	d105      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d015      	beq.n	8002cec <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002cc4:	2b11      	cmp	r3, #17
 8002cc6:	d105      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002cc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00b      	beq.n	8002cec <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002cd8:	2b12      	cmp	r3, #18
 8002cda:	f040 8091 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002cde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f040 808a 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cf4:	d108      	bne.n	8002d08 <HAL_ADC_ConfigChannel+0x468>
 8002cf6:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <HAL_ADC_ConfigChannel+0x464>)
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	e008      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x46e>
 8002cfc:	83fff000 	.word	0x83fff000
 8002d00:	50000300 	.word	0x50000300
 8002d04:	50000100 	.word	0x50000100
 8002d08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d0c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d108      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x48e>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d101      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x48e>
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e000      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x490>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d150      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d34:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d010      	beq.n	8002d5c <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f003 0303 	and.w	r3, r3, #3
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d107      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x4b6>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x4b6>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x4b8>
 8002d56:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d13c      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2b10      	cmp	r3, #16
 8002d62:	d11d      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x500>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d6c:	d118      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002d6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d78:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d7a:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <HAL_ADC_ConfigChannel+0x578>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a27      	ldr	r2, [pc, #156]	; (8002e1c <HAL_ADC_ConfigChannel+0x57c>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	0c9a      	lsrs	r2, r3, #18
 8002d86:	4613      	mov	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4413      	add	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d90:	e002      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	3b01      	subs	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f9      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d9e:	e02e      	b.n	8002dfe <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b11      	cmp	r3, #17
 8002da6:	d10b      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x520>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db0:	d106      	bne.n	8002dc0 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002db2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002dba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dbc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002dbe:	e01e      	b.n	8002dfe <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b12      	cmp	r3, #18
 8002dc6:	d11a      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002dc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002dd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002dd4:	e013      	b.n	8002dfe <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 0220 	orr.w	r2, r3, #32
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002de8:	e00a      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	f043 0220 	orr.w	r2, r3, #32
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002dfc:	e000      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002dfe:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e08:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	376c      	adds	r7, #108	; 0x6c
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	20000000 	.word	0x20000000
 8002e1c:	431bde83 	.word	0x431bde83

08002e20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b099      	sub	sp, #100	; 0x64
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e38:	d102      	bne.n	8002e40 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002e3a:	4b5a      	ldr	r3, [pc, #360]	; (8002fa4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	e002      	b.n	8002e46 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002e40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e44:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d101      	bne.n	8002e50 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e0a2      	b.n	8002f96 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e09b      	b.n	8002f96 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d17f      	bne.n	8002f74 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d179      	bne.n	8002f74 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e80:	4b49      	ldr	r3, [pc, #292]	; (8002fa8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002e82:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d040      	beq.n	8002f0e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002e8c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e9e:	035b      	lsls	r3, r3, #13
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ea6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 0303 	and.w	r3, r3, #3
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d108      	bne.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0301 	and.w	r3, r3, #1
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d101      	bne.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e000      	b.n	8002eca <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002ec8:	2300      	movs	r3, #0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d15c      	bne.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d107      	bne.n	8002eea <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002eea:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d14b      	bne.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002ef0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ef8:	f023 030f 	bic.w	r3, r3, #15
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	6811      	ldr	r1, [r2, #0]
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	6892      	ldr	r2, [r2, #8]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	431a      	orrs	r2, r3
 8002f08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f0a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f0c:	e03c      	b.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f18:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d108      	bne.n	8002f3a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d123      	bne.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0303 	and.w	r3, r3, #3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d107      	bne.n	8002f5c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002f5c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d112      	bne.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002f62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f6a:	f023 030f 	bic.w	r3, r3, #15
 8002f6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f70:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f72:	e009      	b.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	f043 0220 	orr.w	r2, r3, #32
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002f86:	e000      	b.n	8002f8a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f88:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002f92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002f96:	4618      	mov	r0, r3
 8002f98:	3764      	adds	r7, #100	; 0x64
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	50000100 	.word	0x50000100
 8002fa8:	50000300 	.word	0x50000300

08002fac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d108      	bne.n	8002fd8 <ADC_Enable+0x2c>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <ADC_Enable+0x2c>
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <ADC_Enable+0x2e>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d143      	bne.n	8003066 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	4b22      	ldr	r3, [pc, #136]	; (8003070 <ADC_Enable+0xc4>)
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00d      	beq.n	8003008 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff0:	f043 0210 	orr.w	r2, r3, #16
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffc:	f043 0201 	orr.w	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e02f      	b.n	8003068 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 0201 	orr.w	r2, r2, #1
 8003016:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003018:	f7fe fe76 	bl	8001d08 <HAL_GetTick>
 800301c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800301e:	e01b      	b.n	8003058 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003020:	f7fe fe72 	bl	8001d08 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d914      	bls.n	8003058 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d00d      	beq.n	8003058 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	f043 0210 	orr.w	r2, r3, #16
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304c:	f043 0201 	orr.w	r2, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e007      	b.n	8003068 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b01      	cmp	r3, #1
 8003064:	d1dc      	bne.n	8003020 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	8000003f 	.word	0x8000003f

08003074 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0303 	and.w	r3, r3, #3
 800308a:	2b01      	cmp	r3, #1
 800308c:	d108      	bne.n	80030a0 <ADC_Disable+0x2c>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d101      	bne.n	80030a0 <ADC_Disable+0x2c>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <ADC_Disable+0x2e>
 80030a0:	2300      	movs	r3, #0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d047      	beq.n	8003136 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f003 030d 	and.w	r3, r3, #13
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d10f      	bne.n	80030d4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f042 0202 	orr.w	r2, r2, #2
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2203      	movs	r2, #3
 80030ca:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80030cc:	f7fe fe1c 	bl	8001d08 <HAL_GetTick>
 80030d0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80030d2:	e029      	b.n	8003128 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f043 0210 	orr.w	r2, r3, #16
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	f043 0201 	orr.w	r2, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e023      	b.n	8003138 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80030f0:	f7fe fe0a 	bl	8001d08 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d914      	bls.n	8003128 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d10d      	bne.n	8003128 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	f043 0210 	orr.w	r2, r3, #16
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311c:	f043 0201 	orr.w	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e007      	b.n	8003138 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b01      	cmp	r3, #1
 8003134:	d0dc      	beq.n	80030f0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 030c 	and.w	r3, r3, #12
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 809b 	beq.w	800329c <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003170:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003174:	d12a      	bne.n	80031cc <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800317a:	2b01      	cmp	r3, #1
 800317c:	d126      	bne.n	80031cc <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8003182:	2b01      	cmp	r3, #1
 8003184:	d122      	bne.n	80031cc <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8003186:	230c      	movs	r3, #12
 8003188:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800318a:	e014      	b.n	80031b6 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	4a46      	ldr	r2, [pc, #280]	; (80032a8 <ADC_ConversionStop+0x168>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d90d      	bls.n	80031b0 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f043 0210 	orr.w	r2, r3, #16
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a4:	f043 0201 	orr.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e076      	b.n	800329e <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	3301      	adds	r3, #1
 80031b4:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c0:	2b40      	cmp	r3, #64	; 0x40
 80031c2:	d1e3      	bne.n	800318c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2240      	movs	r2, #64	; 0x40
 80031ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	2b60      	cmp	r3, #96	; 0x60
 80031d0:	d015      	beq.n	80031fe <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d10e      	bne.n	80031fe <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d107      	bne.n	80031fe <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f042 0210 	orr.w	r2, r2, #16
 80031fc:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b0c      	cmp	r3, #12
 8003202:	d015      	beq.n	8003230 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b08      	cmp	r3, #8
 8003210:	d10e      	bne.n	8003230 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800321c:	2b00      	cmp	r3, #0
 800321e:	d107      	bne.n	8003230 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0220 	orr.w	r2, r2, #32
 800322e:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	2b60      	cmp	r3, #96	; 0x60
 8003234:	d005      	beq.n	8003242 <ADC_ConversionStop+0x102>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b6c      	cmp	r3, #108	; 0x6c
 800323a:	d105      	bne.n	8003248 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800323c:	230c      	movs	r3, #12
 800323e:	617b      	str	r3, [r7, #20]
        break;
 8003240:	e005      	b.n	800324e <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003242:	2308      	movs	r3, #8
 8003244:	617b      	str	r3, [r7, #20]
        break;
 8003246:	e002      	b.n	800324e <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003248:	2304      	movs	r3, #4
 800324a:	617b      	str	r3, [r7, #20]
        break;
 800324c:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800324e:	f7fe fd5b 	bl	8001d08 <HAL_GetTick>
 8003252:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003254:	e01b      	b.n	800328e <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003256:	f7fe fd57 	bl	8001d08 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b0b      	cmp	r3, #11
 8003262:	d914      	bls.n	800328e <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	4013      	ands	r3, r2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00d      	beq.n	800328e <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f043 0210 	orr.w	r2, r3, #16
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003282:	f043 0201 	orr.w	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e007      	b.n	800329e <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1dc      	bne.n	8003256 <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	000993ff 	.word	0x000993ff

080032ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032bc:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <__NVIC_SetPriorityGrouping+0x44>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032c8:	4013      	ands	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032de:	4a04      	ldr	r2, [pc, #16]	; (80032f0 <__NVIC_SetPriorityGrouping+0x44>)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	60d3      	str	r3, [r2, #12]
}
 80032e4:	bf00      	nop
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f8:	4b04      	ldr	r3, [pc, #16]	; (800330c <__NVIC_GetPriorityGrouping+0x18>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	0a1b      	lsrs	r3, r3, #8
 80032fe:	f003 0307 	and.w	r3, r3, #7
}
 8003302:	4618      	mov	r0, r3
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800331a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331e:	2b00      	cmp	r3, #0
 8003320:	db0b      	blt.n	800333a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	f003 021f 	and.w	r2, r3, #31
 8003328:	4907      	ldr	r1, [pc, #28]	; (8003348 <__NVIC_EnableIRQ+0x38>)
 800332a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	2001      	movs	r0, #1
 8003332:	fa00 f202 	lsl.w	r2, r0, r2
 8003336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000e100 	.word	0xe000e100

0800334c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	4603      	mov	r3, r0
 8003354:	6039      	str	r1, [r7, #0]
 8003356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335c:	2b00      	cmp	r3, #0
 800335e:	db0a      	blt.n	8003376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	b2da      	uxtb	r2, r3
 8003364:	490c      	ldr	r1, [pc, #48]	; (8003398 <__NVIC_SetPriority+0x4c>)
 8003366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800336a:	0112      	lsls	r2, r2, #4
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	440b      	add	r3, r1
 8003370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003374:	e00a      	b.n	800338c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	b2da      	uxtb	r2, r3
 800337a:	4908      	ldr	r1, [pc, #32]	; (800339c <__NVIC_SetPriority+0x50>)
 800337c:	79fb      	ldrb	r3, [r7, #7]
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	3b04      	subs	r3, #4
 8003384:	0112      	lsls	r2, r2, #4
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	440b      	add	r3, r1
 800338a:	761a      	strb	r2, [r3, #24]
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr
 8003398:	e000e100 	.word	0xe000e100
 800339c:	e000ed00 	.word	0xe000ed00

080033a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b089      	sub	sp, #36	; 0x24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f1c3 0307 	rsb	r3, r3, #7
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	bf28      	it	cs
 80033be:	2304      	movcs	r3, #4
 80033c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	3304      	adds	r3, #4
 80033c6:	2b06      	cmp	r3, #6
 80033c8:	d902      	bls.n	80033d0 <NVIC_EncodePriority+0x30>
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	3b03      	subs	r3, #3
 80033ce:	e000      	b.n	80033d2 <NVIC_EncodePriority+0x32>
 80033d0:	2300      	movs	r3, #0
 80033d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d4:	f04f 32ff 	mov.w	r2, #4294967295
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	fa02 f303 	lsl.w	r3, r2, r3
 80033de:	43da      	mvns	r2, r3
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	401a      	ands	r2, r3
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033e8:	f04f 31ff 	mov.w	r1, #4294967295
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	fa01 f303 	lsl.w	r3, r1, r3
 80033f2:	43d9      	mvns	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f8:	4313      	orrs	r3, r2
         );
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3724      	adds	r7, #36	; 0x24
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr
	...

08003408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3b01      	subs	r3, #1
 8003414:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003418:	d301      	bcc.n	800341e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800341a:	2301      	movs	r3, #1
 800341c:	e00f      	b.n	800343e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800341e:	4a0a      	ldr	r2, [pc, #40]	; (8003448 <SysTick_Config+0x40>)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	3b01      	subs	r3, #1
 8003424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003426:	210f      	movs	r1, #15
 8003428:	f04f 30ff 	mov.w	r0, #4294967295
 800342c:	f7ff ff8e 	bl	800334c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003430:	4b05      	ldr	r3, [pc, #20]	; (8003448 <SysTick_Config+0x40>)
 8003432:	2200      	movs	r2, #0
 8003434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003436:	4b04      	ldr	r3, [pc, #16]	; (8003448 <SysTick_Config+0x40>)
 8003438:	2207      	movs	r2, #7
 800343a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	e000e010 	.word	0xe000e010

0800344c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff ff29 	bl	80032ac <__NVIC_SetPriorityGrouping>
}
 800345a:	bf00      	nop
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b086      	sub	sp, #24
 8003466:	af00      	add	r7, sp, #0
 8003468:	4603      	mov	r3, r0
 800346a:	60b9      	str	r1, [r7, #8]
 800346c:	607a      	str	r2, [r7, #4]
 800346e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003474:	f7ff ff3e 	bl	80032f4 <__NVIC_GetPriorityGrouping>
 8003478:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68b9      	ldr	r1, [r7, #8]
 800347e:	6978      	ldr	r0, [r7, #20]
 8003480:	f7ff ff8e 	bl	80033a0 <NVIC_EncodePriority>
 8003484:	4602      	mov	r2, r0
 8003486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800348a:	4611      	mov	r1, r2
 800348c:	4618      	mov	r0, r3
 800348e:	f7ff ff5d 	bl	800334c <__NVIC_SetPriority>
}
 8003492:	bf00      	nop
 8003494:	3718      	adds	r7, #24
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	4603      	mov	r3, r0
 80034a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff ff31 	bl	8003310 <__NVIC_EnableIRQ>
}
 80034ae:	bf00      	nop
 80034b0:	3708      	adds	r7, #8
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff ffa2 	bl	8003408 <SysTick_Config>
 80034c4:	4603      	mov	r3, r0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
	...

080034d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b087      	sub	sp, #28
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034de:	e14e      	b.n	800377e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	2101      	movs	r1, #1
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	fa01 f303 	lsl.w	r3, r1, r3
 80034ec:	4013      	ands	r3, r2
 80034ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 8140 	beq.w	8003778 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d005      	beq.n	8003510 <HAL_GPIO_Init+0x40>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0303 	and.w	r3, r3, #3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d130      	bne.n	8003572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	2203      	movs	r2, #3
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	4013      	ands	r3, r2
 8003526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003546:	2201      	movs	r2, #1
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43db      	mvns	r3, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4013      	ands	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	091b      	lsrs	r3, r3, #4
 800355c:	f003 0201 	and.w	r2, r3, #1
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f003 0303 	and.w	r3, r3, #3
 800357a:	2b03      	cmp	r3, #3
 800357c:	d017      	beq.n	80035ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	2203      	movs	r2, #3
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	43db      	mvns	r3, r3
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4013      	ands	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d123      	bne.n	8003602 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	08da      	lsrs	r2, r3, #3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	3208      	adds	r2, #8
 80035c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f003 0307 	and.w	r3, r3, #7
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	220f      	movs	r2, #15
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4013      	ands	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	691a      	ldr	r2, [r3, #16]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f003 0307 	and.w	r3, r3, #7
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	08da      	lsrs	r2, r3, #3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3208      	adds	r2, #8
 80035fc:	6939      	ldr	r1, [r7, #16]
 80035fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	2203      	movs	r2, #3
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4013      	ands	r3, r2
 8003618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f003 0203 	and.w	r2, r3, #3
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 809a 	beq.w	8003778 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003644:	4b55      	ldr	r3, [pc, #340]	; (800379c <HAL_GPIO_Init+0x2cc>)
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	4a54      	ldr	r2, [pc, #336]	; (800379c <HAL_GPIO_Init+0x2cc>)
 800364a:	f043 0301 	orr.w	r3, r3, #1
 800364e:	6193      	str	r3, [r2, #24]
 8003650:	4b52      	ldr	r3, [pc, #328]	; (800379c <HAL_GPIO_Init+0x2cc>)
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800365c:	4a50      	ldr	r2, [pc, #320]	; (80037a0 <HAL_GPIO_Init+0x2d0>)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	3302      	adds	r3, #2
 8003664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003668:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	220f      	movs	r2, #15
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4013      	ands	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003686:	d013      	beq.n	80036b0 <HAL_GPIO_Init+0x1e0>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a46      	ldr	r2, [pc, #280]	; (80037a4 <HAL_GPIO_Init+0x2d4>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d00d      	beq.n	80036ac <HAL_GPIO_Init+0x1dc>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a45      	ldr	r2, [pc, #276]	; (80037a8 <HAL_GPIO_Init+0x2d8>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d007      	beq.n	80036a8 <HAL_GPIO_Init+0x1d8>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a44      	ldr	r2, [pc, #272]	; (80037ac <HAL_GPIO_Init+0x2dc>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_GPIO_Init+0x1d4>
 80036a0:	2303      	movs	r3, #3
 80036a2:	e006      	b.n	80036b2 <HAL_GPIO_Init+0x1e2>
 80036a4:	2305      	movs	r3, #5
 80036a6:	e004      	b.n	80036b2 <HAL_GPIO_Init+0x1e2>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e002      	b.n	80036b2 <HAL_GPIO_Init+0x1e2>
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <HAL_GPIO_Init+0x1e2>
 80036b0:	2300      	movs	r3, #0
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	f002 0203 	and.w	r2, r2, #3
 80036b8:	0092      	lsls	r2, r2, #2
 80036ba:	4093      	lsls	r3, r2
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036c2:	4937      	ldr	r1, [pc, #220]	; (80037a0 <HAL_GPIO_Init+0x2d0>)
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	3302      	adds	r3, #2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036d0:	4b37      	ldr	r3, [pc, #220]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	43db      	mvns	r3, r3
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4013      	ands	r3, r2
 80036de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d003      	beq.n	80036f4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036f4:	4a2e      	ldr	r2, [pc, #184]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036fa:	4b2d      	ldr	r3, [pc, #180]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	43db      	mvns	r3, r3
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	4013      	ands	r3, r2
 8003708:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800371e:	4a24      	ldr	r2, [pc, #144]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003724:	4b22      	ldr	r3, [pc, #136]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	43db      	mvns	r3, r3
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	4013      	ands	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4313      	orrs	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003748:	4a19      	ldr	r2, [pc, #100]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800374e:	4b18      	ldr	r3, [pc, #96]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003772:	4a0f      	ldr	r2, [pc, #60]	; (80037b0 <HAL_GPIO_Init+0x2e0>)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	3301      	adds	r3, #1
 800377c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	fa22 f303 	lsr.w	r3, r2, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	f47f aea9 	bne.w	80034e0 <HAL_GPIO_Init+0x10>
  }
}
 800378e:	bf00      	nop
 8003790:	bf00      	nop
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	40021000 	.word	0x40021000
 80037a0:	40010000 	.word	0x40010000
 80037a4:	48000400 	.word	0x48000400
 80037a8:	48000800 	.word	0x48000800
 80037ac:	48000c00 	.word	0x48000c00
 80037b0:	40010400 	.word	0x40010400

080037b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691a      	ldr	r2, [r3, #16]
 80037c4:	887b      	ldrh	r3, [r7, #2]
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037cc:	2301      	movs	r3, #1
 80037ce:	73fb      	strb	r3, [r7, #15]
 80037d0:	e001      	b.n	80037d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	460b      	mov	r3, r1
 80037ee:	807b      	strh	r3, [r7, #2]
 80037f0:	4613      	mov	r3, r2
 80037f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037f4:	787b      	ldrb	r3, [r7, #1]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d003      	beq.n	8003802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037fa:	887a      	ldrh	r2, [r7, #2]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003800:	e002      	b.n	8003808 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003802:	887a      	ldrh	r2, [r7, #2]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800381a:	af00      	add	r7, sp, #0
 800381c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003820:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003824:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800382a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	f001 b823 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800383e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	f000 817d 	beq.w	8003b4a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003850:	4bbc      	ldr	r3, [pc, #752]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b04      	cmp	r3, #4
 800385a:	d00c      	beq.n	8003876 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800385c:	4bb9      	ldr	r3, [pc, #740]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 030c 	and.w	r3, r3, #12
 8003864:	2b08      	cmp	r3, #8
 8003866:	d15c      	bne.n	8003922 <HAL_RCC_OscConfig+0x10e>
 8003868:	4bb6      	ldr	r3, [pc, #728]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003874:	d155      	bne.n	8003922 <HAL_RCC_OscConfig+0x10e>
 8003876:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800387a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003882:	fa93 f3a3 	rbit	r3, r3
 8003886:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800388a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388e:	fab3 f383 	clz	r3, r3
 8003892:	b2db      	uxtb	r3, r3
 8003894:	095b      	lsrs	r3, r3, #5
 8003896:	b2db      	uxtb	r3, r3
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d102      	bne.n	80038a8 <HAL_RCC_OscConfig+0x94>
 80038a2:	4ba8      	ldr	r3, [pc, #672]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	e015      	b.n	80038d4 <HAL_RCC_OscConfig+0xc0>
 80038a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038ac:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80038b4:	fa93 f3a3 	rbit	r3, r3
 80038b8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80038bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80038c0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80038c4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80038c8:	fa93 f3a3 	rbit	r3, r3
 80038cc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80038d0:	4b9c      	ldr	r3, [pc, #624]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80038d8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80038dc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80038e0:	fa92 f2a2 	rbit	r2, r2
 80038e4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80038e8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80038ec:	fab2 f282 	clz	r2, r2
 80038f0:	b2d2      	uxtb	r2, r2
 80038f2:	f042 0220 	orr.w	r2, r2, #32
 80038f6:	b2d2      	uxtb	r2, r2
 80038f8:	f002 021f 	and.w	r2, r2, #31
 80038fc:	2101      	movs	r1, #1
 80038fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003902:	4013      	ands	r3, r2
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 811f 	beq.w	8003b48 <HAL_RCC_OscConfig+0x334>
 800390a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	f040 8116 	bne.w	8003b48 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	f000 bfaf 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003926:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003932:	d106      	bne.n	8003942 <HAL_RCC_OscConfig+0x12e>
 8003934:	4b83      	ldr	r3, [pc, #524]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a82      	ldr	r2, [pc, #520]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800393a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	e036      	b.n	80039b0 <HAL_RCC_OscConfig+0x19c>
 8003942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003946:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10c      	bne.n	800396c <HAL_RCC_OscConfig+0x158>
 8003952:	4b7c      	ldr	r3, [pc, #496]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a7b      	ldr	r2, [pc, #492]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	4b79      	ldr	r3, [pc, #484]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a78      	ldr	r2, [pc, #480]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003964:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	e021      	b.n	80039b0 <HAL_RCC_OscConfig+0x19c>
 800396c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003970:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800397c:	d10c      	bne.n	8003998 <HAL_RCC_OscConfig+0x184>
 800397e:	4b71      	ldr	r3, [pc, #452]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a70      	ldr	r2, [pc, #448]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003984:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b6e      	ldr	r3, [pc, #440]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a6d      	ldr	r2, [pc, #436]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e00b      	b.n	80039b0 <HAL_RCC_OscConfig+0x19c>
 8003998:	4b6a      	ldr	r3, [pc, #424]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a69      	ldr	r2, [pc, #420]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 800399e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039a2:	6013      	str	r3, [r2, #0]
 80039a4:	4b67      	ldr	r3, [pc, #412]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a66      	ldr	r2, [pc, #408]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80039aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ae:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039b0:	4b64      	ldr	r3, [pc, #400]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	f023 020f 	bic.w	r2, r3, #15
 80039b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	495f      	ldr	r1, [pc, #380]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d059      	beq.n	8003a8e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039da:	f7fe f995 	bl	8001d08 <HAL_GetTick>
 80039de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e2:	e00a      	b.n	80039fa <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039e4:	f7fe f990 	bl	8001d08 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b64      	cmp	r3, #100	; 0x64
 80039f2:	d902      	bls.n	80039fa <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	f000 bf43 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 80039fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80039fe:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003a06:	fa93 f3a3 	rbit	r3, r3
 8003a0a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003a0e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a12:	fab3 f383 	clz	r3, r3
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	095b      	lsrs	r3, r3, #5
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f043 0301 	orr.w	r3, r3, #1
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d102      	bne.n	8003a2c <HAL_RCC_OscConfig+0x218>
 8003a26:	4b47      	ldr	r3, [pc, #284]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	e015      	b.n	8003a58 <HAL_RCC_OscConfig+0x244>
 8003a2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a30:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003a38:	fa93 f3a3 	rbit	r3, r3
 8003a3c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003a40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a44:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003a48:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003a4c:	fa93 f3a3 	rbit	r3, r3
 8003a50:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003a54:	4b3b      	ldr	r3, [pc, #236]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a5c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003a60:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003a64:	fa92 f2a2 	rbit	r2, r2
 8003a68:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003a6c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003a70:	fab2 f282 	clz	r2, r2
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	f042 0220 	orr.w	r2, r2, #32
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	f002 021f 	and.w	r2, r2, #31
 8003a80:	2101      	movs	r1, #1
 8003a82:	fa01 f202 	lsl.w	r2, r1, r2
 8003a86:	4013      	ands	r3, r2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0ab      	beq.n	80039e4 <HAL_RCC_OscConfig+0x1d0>
 8003a8c:	e05d      	b.n	8003b4a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8e:	f7fe f93b 	bl	8001d08 <HAL_GetTick>
 8003a92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a98:	f7fe f936 	bl	8001d08 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b64      	cmp	r3, #100	; 0x64
 8003aa6:	d902      	bls.n	8003aae <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	f000 bee9 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 8003aae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ab2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003aba:	fa93 f3a3 	rbit	r3, r3
 8003abe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003ac2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ac6:	fab3 f383 	clz	r3, r3
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	095b      	lsrs	r3, r3, #5
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	f043 0301 	orr.w	r3, r3, #1
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d102      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x2cc>
 8003ada:	4b1a      	ldr	r3, [pc, #104]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	e015      	b.n	8003b0c <HAL_RCC_OscConfig+0x2f8>
 8003ae0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ae4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003aec:	fa93 f3a3 	rbit	r3, r3
 8003af0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003af4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003af8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003afc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003b08:	4b0e      	ldr	r3, [pc, #56]	; (8003b44 <HAL_RCC_OscConfig+0x330>)
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b10:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003b14:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003b18:	fa92 f2a2 	rbit	r2, r2
 8003b1c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003b20:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003b24:	fab2 f282 	clz	r2, r2
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	f042 0220 	orr.w	r2, r2, #32
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	f002 021f 	and.w	r2, r2, #31
 8003b34:	2101      	movs	r1, #1
 8003b36:	fa01 f202 	lsl.w	r2, r1, r2
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1ab      	bne.n	8003a98 <HAL_RCC_OscConfig+0x284>
 8003b40:	e003      	b.n	8003b4a <HAL_RCC_OscConfig+0x336>
 8003b42:	bf00      	nop
 8003b44:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 817d 	beq.w	8003e5a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b60:	4ba6      	ldr	r3, [pc, #664]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b6c:	4ba3      	ldr	r3, [pc, #652]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 030c 	and.w	r3, r3, #12
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d172      	bne.n	8003c5e <HAL_RCC_OscConfig+0x44a>
 8003b78:	4ba0      	ldr	r3, [pc, #640]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d16c      	bne.n	8003c5e <HAL_RCC_OscConfig+0x44a>
 8003b84:	2302      	movs	r3, #2
 8003b86:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003b8e:	fa93 f3a3 	rbit	r3, r3
 8003b92:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003b96:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9a:	fab3 f383 	clz	r3, r3
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d102      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x3a0>
 8003bae:	4b93      	ldr	r3, [pc, #588]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	e013      	b.n	8003bdc <HAL_RCC_OscConfig+0x3c8>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bba:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003bbe:	fa93 f3a3 	rbit	r3, r3
 8003bc2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003bcc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003bd0:	fa93 f3a3 	rbit	r3, r3
 8003bd4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003bd8:	4b88      	ldr	r3, [pc, #544]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	2202      	movs	r2, #2
 8003bde:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003be2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003be6:	fa92 f2a2 	rbit	r2, r2
 8003bea:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003bee:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003bf2:	fab2 f282 	clz	r2, r2
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	f042 0220 	orr.w	r2, r2, #32
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	f002 021f 	and.w	r2, r2, #31
 8003c02:	2101      	movs	r1, #1
 8003c04:	fa01 f202 	lsl.w	r2, r1, r2
 8003c08:	4013      	ands	r3, r2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00a      	beq.n	8003c24 <HAL_RCC_OscConfig+0x410>
 8003c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d002      	beq.n	8003c24 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f000 be2e 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c24:	4b75      	ldr	r3, [pc, #468]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	21f8      	movs	r1, #248	; 0xf8
 8003c3a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003c42:	fa91 f1a1 	rbit	r1, r1
 8003c46:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003c4a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8003c4e:	fab1 f181 	clz	r1, r1
 8003c52:	b2c9      	uxtb	r1, r1
 8003c54:	408b      	lsls	r3, r1
 8003c56:	4969      	ldr	r1, [pc, #420]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c5c:	e0fd      	b.n	8003e5a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 8088 	beq.w	8003d80 <HAL_RCC_OscConfig+0x56c>
 8003c70:	2301      	movs	r3, #1
 8003c72:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c76:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003c7a:	fa93 f3a3 	rbit	r3, r3
 8003c7e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8003c82:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c86:	fab3 f383 	clz	r3, r3
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	461a      	mov	r2, r3
 8003c98:	2301      	movs	r3, #1
 8003c9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe f834 	bl	8001d08 <HAL_GetTick>
 8003ca0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca4:	e00a      	b.n	8003cbc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ca6:	f7fe f82f 	bl	8001d08 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d902      	bls.n	8003cbc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	f000 bde2 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003cc6:	fa93 f3a3 	rbit	r3, r3
 8003cca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003cce:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cd2:	fab3 f383 	clz	r3, r3
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	095b      	lsrs	r3, r3, #5
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d102      	bne.n	8003cec <HAL_RCC_OscConfig+0x4d8>
 8003ce6:	4b45      	ldr	r3, [pc, #276]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	e013      	b.n	8003d14 <HAL_RCC_OscConfig+0x500>
 8003cec:	2302      	movs	r3, #2
 8003cee:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003cf6:	fa93 f3a3 	rbit	r3, r3
 8003cfa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003cfe:	2302      	movs	r3, #2
 8003d00:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003d04:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003d08:	fa93 f3a3 	rbit	r3, r3
 8003d0c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003d10:	4b3a      	ldr	r3, [pc, #232]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	2202      	movs	r2, #2
 8003d16:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003d1a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003d1e:	fa92 f2a2 	rbit	r2, r2
 8003d22:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8003d26:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003d2a:	fab2 f282 	clz	r2, r2
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	f042 0220 	orr.w	r2, r2, #32
 8003d34:	b2d2      	uxtb	r2, r2
 8003d36:	f002 021f 	and.w	r2, r2, #31
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0af      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d46:	4b2d      	ldr	r3, [pc, #180]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	21f8      	movs	r1, #248	; 0xf8
 8003d5c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003d64:	fa91 f1a1 	rbit	r1, r1
 8003d68:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8003d6c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003d70:	fab1 f181 	clz	r1, r1
 8003d74:	b2c9      	uxtb	r1, r1
 8003d76:	408b      	lsls	r3, r1
 8003d78:	4920      	ldr	r1, [pc, #128]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	600b      	str	r3, [r1, #0]
 8003d7e:	e06c      	b.n	8003e5a <HAL_RCC_OscConfig+0x646>
 8003d80:	2301      	movs	r3, #1
 8003d82:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d86:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003d8a:	fa93 f3a3 	rbit	r3, r3
 8003d8e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003d92:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d96:	fab3 f383 	clz	r3, r3
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003da0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	461a      	mov	r2, r3
 8003da8:	2300      	movs	r3, #0
 8003daa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dac:	f7fd ffac 	bl	8001d08 <HAL_GetTick>
 8003db0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003db4:	e00a      	b.n	8003dcc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003db6:	f7fd ffa7 	bl	8001d08 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d902      	bls.n	8003dcc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	f000 bd5a 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003dd6:	fa93 f3a3 	rbit	r3, r3
 8003dda:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003dde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de2:	fab3 f383 	clz	r3, r3
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	095b      	lsrs	r3, r3, #5
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	f043 0301 	orr.w	r3, r3, #1
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d104      	bne.n	8003e00 <HAL_RCC_OscConfig+0x5ec>
 8003df6:	4b01      	ldr	r3, [pc, #4]	; (8003dfc <HAL_RCC_OscConfig+0x5e8>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	e015      	b.n	8003e28 <HAL_RCC_OscConfig+0x614>
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	2302      	movs	r3, #2
 8003e02:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e06:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003e0a:	fa93 f3a3 	rbit	r3, r3
 8003e0e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003e12:	2302      	movs	r3, #2
 8003e14:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003e18:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003e1c:	fa93 f3a3 	rbit	r3, r3
 8003e20:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003e24:	4bc8      	ldr	r3, [pc, #800]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 8003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e28:	2202      	movs	r2, #2
 8003e2a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003e2e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003e32:	fa92 f2a2 	rbit	r2, r2
 8003e36:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003e3a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003e3e:	fab2 f282 	clz	r2, r2
 8003e42:	b2d2      	uxtb	r2, r2
 8003e44:	f042 0220 	orr.w	r2, r2, #32
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	f002 021f 	and.w	r2, r2, #31
 8003e4e:	2101      	movs	r1, #1
 8003e50:	fa01 f202 	lsl.w	r2, r1, r2
 8003e54:	4013      	ands	r3, r2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1ad      	bne.n	8003db6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0308 	and.w	r3, r3, #8
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 8110 	beq.w	8004090 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d079      	beq.n	8003f74 <HAL_RCC_OscConfig+0x760>
 8003e80:	2301      	movs	r3, #1
 8003e82:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e86:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003e8a:	fa93 f3a3 	rbit	r3, r3
 8003e8e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003e92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e96:	fab3 f383 	clz	r3, r3
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	4bab      	ldr	r3, [pc, #684]	; (800414c <HAL_RCC_OscConfig+0x938>)
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eaa:	f7fd ff2d 	bl	8001d08 <HAL_GetTick>
 8003eae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eb4:	f7fd ff28 	bl	8001d08 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d902      	bls.n	8003eca <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	f000 bcdb 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003ed4:	fa93 f3a3 	rbit	r3, r3
 8003ed8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ee0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003eec:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	fa93 f2a3 	rbit	r2, r3
 8003ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003efa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003efe:	601a      	str	r2, [r3, #0]
 8003f00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003f08:	2202      	movs	r2, #2
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	fa93 f2a3 	rbit	r2, r3
 8003f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f1e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003f22:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f24:	4b88      	ldr	r3, [pc, #544]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 8003f26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f2c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003f30:	2102      	movs	r1, #2
 8003f32:	6019      	str	r1, [r3, #0]
 8003f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f38:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	fa93 f1a3 	rbit	r1, r3
 8003f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f46:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003f4a:	6019      	str	r1, [r3, #0]
  return result;
 8003f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f50:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	fab3 f383 	clz	r3, r3
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	f003 031f 	and.w	r3, r3, #31
 8003f66:	2101      	movs	r1, #1
 8003f68:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0a0      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x6a0>
 8003f72:	e08d      	b.n	8004090 <HAL_RCC_OscConfig+0x87c>
 8003f74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f78:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f84:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	fa93 f2a3 	rbit	r2, r3
 8003f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f92:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003f96:	601a      	str	r2, [r3, #0]
  return result;
 8003f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003f9c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003fa0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa2:	fab3 f383 	clz	r3, r3
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	461a      	mov	r2, r3
 8003faa:	4b68      	ldr	r3, [pc, #416]	; (800414c <HAL_RCC_OscConfig+0x938>)
 8003fac:	4413      	add	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fb6:	f7fd fea7 	bl	8001d08 <HAL_GetTick>
 8003fba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fbe:	e00a      	b.n	8003fd6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fc0:	f7fd fea2 	bl	8001d08 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d902      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	f000 bc55 	b.w	8004880 <HAL_RCC_OscConfig+0x106c>
 8003fd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fda:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003fde:	2202      	movs	r2, #2
 8003fe0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fe6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	fa93 f2a3 	rbit	r2, r3
 8003ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ff4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ffe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004002:	2202      	movs	r2, #2
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800400a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	fa93 f2a3 	rbit	r2, r3
 8004014:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004018:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004022:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004026:	2202      	movs	r2, #2
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800402e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	fa93 f2a3 	rbit	r2, r3
 8004038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800403c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004040:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004042:	4b41      	ldr	r3, [pc, #260]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 8004044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800404a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800404e:	2102      	movs	r1, #2
 8004050:	6019      	str	r1, [r3, #0]
 8004052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004056:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	fa93 f1a3 	rbit	r1, r3
 8004060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004064:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004068:	6019      	str	r1, [r3, #0]
  return result;
 800406a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800406e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	fab3 f383 	clz	r3, r3
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800407e:	b2db      	uxtb	r3, r3
 8004080:	f003 031f 	and.w	r3, r3, #31
 8004084:	2101      	movs	r1, #1
 8004086:	fa01 f303 	lsl.w	r3, r1, r3
 800408a:	4013      	ands	r3, r2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d197      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004090:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004094:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 81a1 	beq.w	80043e8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040a6:	2300      	movs	r3, #0
 80040a8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ac:	4b26      	ldr	r3, [pc, #152]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 80040ae:	69db      	ldr	r3, [r3, #28]
 80040b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d116      	bne.n	80040e6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b8:	4b23      	ldr	r3, [pc, #140]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 80040ba:	69db      	ldr	r3, [r3, #28]
 80040bc:	4a22      	ldr	r2, [pc, #136]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 80040be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c2:	61d3      	str	r3, [r2, #28]
 80040c4:	4b20      	ldr	r3, [pc, #128]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80040cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040da:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80040de:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80040e0:	2301      	movs	r3, #1
 80040e2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e6:	4b1a      	ldr	r3, [pc, #104]	; (8004150 <HAL_RCC_OscConfig+0x93c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d11a      	bne.n	8004128 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f2:	4b17      	ldr	r3, [pc, #92]	; (8004150 <HAL_RCC_OscConfig+0x93c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a16      	ldr	r2, [pc, #88]	; (8004150 <HAL_RCC_OscConfig+0x93c>)
 80040f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040fc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040fe:	f7fd fe03 	bl	8001d08 <HAL_GetTick>
 8004102:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004106:	e009      	b.n	800411c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004108:	f7fd fdfe 	bl	8001d08 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b64      	cmp	r3, #100	; 0x64
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e3b1      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411c:	4b0c      	ldr	r3, [pc, #48]	; (8004150 <HAL_RCC_OscConfig+0x93c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0ef      	beq.n	8004108 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800412c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d10d      	bne.n	8004154 <HAL_RCC_OscConfig+0x940>
 8004138:	4b03      	ldr	r3, [pc, #12]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	4a02      	ldr	r2, [pc, #8]	; (8004148 <HAL_RCC_OscConfig+0x934>)
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	6213      	str	r3, [r2, #32]
 8004144:	e03c      	b.n	80041c0 <HAL_RCC_OscConfig+0x9ac>
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	10908120 	.word	0x10908120
 8004150:	40007000 	.word	0x40007000
 8004154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004158:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10c      	bne.n	800417e <HAL_RCC_OscConfig+0x96a>
 8004164:	4bc1      	ldr	r3, [pc, #772]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	4ac0      	ldr	r2, [pc, #768]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	6213      	str	r3, [r2, #32]
 8004170:	4bbe      	ldr	r3, [pc, #760]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	4abd      	ldr	r2, [pc, #756]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004176:	f023 0304 	bic.w	r3, r3, #4
 800417a:	6213      	str	r3, [r2, #32]
 800417c:	e020      	b.n	80041c0 <HAL_RCC_OscConfig+0x9ac>
 800417e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004182:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	2b05      	cmp	r3, #5
 800418c:	d10c      	bne.n	80041a8 <HAL_RCC_OscConfig+0x994>
 800418e:	4bb7      	ldr	r3, [pc, #732]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	4ab6      	ldr	r2, [pc, #728]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004194:	f043 0304 	orr.w	r3, r3, #4
 8004198:	6213      	str	r3, [r2, #32]
 800419a:	4bb4      	ldr	r3, [pc, #720]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	4ab3      	ldr	r2, [pc, #716]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	6213      	str	r3, [r2, #32]
 80041a6:	e00b      	b.n	80041c0 <HAL_RCC_OscConfig+0x9ac>
 80041a8:	4bb0      	ldr	r3, [pc, #704]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	4aaf      	ldr	r2, [pc, #700]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80041ae:	f023 0301 	bic.w	r3, r3, #1
 80041b2:	6213      	str	r3, [r2, #32]
 80041b4:	4bad      	ldr	r3, [pc, #692]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	4aac      	ldr	r2, [pc, #688]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80041ba:	f023 0304 	bic.w	r3, r3, #4
 80041be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 8081 	beq.w	80042d4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d2:	f7fd fd99 	bl	8001d08 <HAL_GetTick>
 80041d6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041dc:	f7fd fd94 	bl	8001d08 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e345      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
 80041f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041f8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80041fc:	2202      	movs	r2, #2
 80041fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004204:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	fa93 f2a3 	rbit	r2, r3
 800420e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004212:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800421c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004220:	2202      	movs	r2, #2
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004228:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	fa93 f2a3 	rbit	r2, r3
 8004232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004236:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800423a:	601a      	str	r2, [r3, #0]
  return result;
 800423c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004240:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004244:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004246:	fab3 f383 	clz	r3, r3
 800424a:	b2db      	uxtb	r3, r3
 800424c:	095b      	lsrs	r3, r3, #5
 800424e:	b2db      	uxtb	r3, r3
 8004250:	f043 0302 	orr.w	r3, r3, #2
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d102      	bne.n	8004260 <HAL_RCC_OscConfig+0xa4c>
 800425a:	4b84      	ldr	r3, [pc, #528]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	e013      	b.n	8004288 <HAL_RCC_OscConfig+0xa74>
 8004260:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004264:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004268:	2202      	movs	r2, #2
 800426a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004270:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	fa93 f2a3 	rbit	r2, r3
 800427a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800427e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	4b79      	ldr	r3, [pc, #484]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800428c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004290:	2102      	movs	r1, #2
 8004292:	6011      	str	r1, [r2, #0]
 8004294:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004298:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800429c:	6812      	ldr	r2, [r2, #0]
 800429e:	fa92 f1a2 	rbit	r1, r2
 80042a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042a6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80042aa:	6011      	str	r1, [r2, #0]
  return result;
 80042ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80042b0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	fab2 f282 	clz	r2, r2
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042c0:	b2d2      	uxtb	r2, r2
 80042c2:	f002 021f 	and.w	r2, r2, #31
 80042c6:	2101      	movs	r1, #1
 80042c8:	fa01 f202 	lsl.w	r2, r1, r2
 80042cc:	4013      	ands	r3, r2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d084      	beq.n	80041dc <HAL_RCC_OscConfig+0x9c8>
 80042d2:	e07f      	b.n	80043d4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d4:	f7fd fd18 	bl	8001d08 <HAL_GetTick>
 80042d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042dc:	e00b      	b.n	80042f6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042de:	f7fd fd13 	bl	8001d08 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e2c4      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
 80042f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042fa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80042fe:	2202      	movs	r2, #2
 8004300:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004306:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	fa93 f2a3 	rbit	r2, r3
 8004310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004314:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800431e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004322:	2202      	movs	r2, #2
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800432a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	fa93 f2a3 	rbit	r2, r3
 8004334:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004338:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800433c:	601a      	str	r2, [r3, #0]
  return result;
 800433e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004342:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004346:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004348:	fab3 f383 	clz	r3, r3
 800434c:	b2db      	uxtb	r3, r3
 800434e:	095b      	lsrs	r3, r3, #5
 8004350:	b2db      	uxtb	r3, r3
 8004352:	f043 0302 	orr.w	r3, r3, #2
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d102      	bne.n	8004362 <HAL_RCC_OscConfig+0xb4e>
 800435c:	4b43      	ldr	r3, [pc, #268]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 800435e:	6a1b      	ldr	r3, [r3, #32]
 8004360:	e013      	b.n	800438a <HAL_RCC_OscConfig+0xb76>
 8004362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004366:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800436a:	2202      	movs	r2, #2
 800436c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004372:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	fa93 f2a3 	rbit	r2, r3
 800437c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004380:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	4b39      	ldr	r3, [pc, #228]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 8004388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800438e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004392:	2102      	movs	r1, #2
 8004394:	6011      	str	r1, [r2, #0]
 8004396:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800439a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	fa92 f1a2 	rbit	r1, r2
 80043a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80043a8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80043ac:	6011      	str	r1, [r2, #0]
  return result;
 80043ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80043b2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	fab2 f282 	clz	r2, r2
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	f002 021f 	and.w	r2, r2, #31
 80043c8:	2101      	movs	r1, #1
 80043ca:	fa01 f202 	lsl.w	r2, r1, r2
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d184      	bne.n	80042de <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043d4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d105      	bne.n	80043e8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043dc:	4b23      	ldr	r3, [pc, #140]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	4a22      	ldr	r2, [pc, #136]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80043e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8242 	beq.w	800487e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043fa:	4b1c      	ldr	r3, [pc, #112]	; (800446c <HAL_RCC_OscConfig+0xc58>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f003 030c 	and.w	r3, r3, #12
 8004402:	2b08      	cmp	r3, #8
 8004404:	f000 8213 	beq.w	800482e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800440c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69db      	ldr	r3, [r3, #28]
 8004414:	2b02      	cmp	r3, #2
 8004416:	f040 8162 	bne.w	80046de <HAL_RCC_OscConfig+0xeca>
 800441a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800441e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004422:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004426:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800442c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	fa93 f2a3 	rbit	r2, r3
 8004436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800443a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800443e:	601a      	str	r2, [r3, #0]
  return result;
 8004440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004444:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004448:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444a:	fab3 f383 	clz	r3, r3
 800444e:	b2db      	uxtb	r3, r3
 8004450:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004454:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	461a      	mov	r2, r3
 800445c:	2300      	movs	r3, #0
 800445e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004460:	f7fd fc52 	bl	8001d08 <HAL_GetTick>
 8004464:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004468:	e00c      	b.n	8004484 <HAL_RCC_OscConfig+0xc70>
 800446a:	bf00      	nop
 800446c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004470:	f7fd fc4a 	bl	8001d08 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b02      	cmp	r3, #2
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e1fd      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
 8004484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004488:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800448c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004490:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004496:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	fa93 f2a3 	rbit	r2, r3
 80044a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044a4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80044a8:	601a      	str	r2, [r3, #0]
  return result;
 80044aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ae:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80044b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044b4:	fab3 f383 	clz	r3, r3
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	095b      	lsrs	r3, r3, #5
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	f043 0301 	orr.w	r3, r3, #1
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d102      	bne.n	80044ce <HAL_RCC_OscConfig+0xcba>
 80044c8:	4bb0      	ldr	r3, [pc, #704]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	e027      	b.n	800451e <HAL_RCC_OscConfig+0xd0a>
 80044ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044d2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80044d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044e0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	fa93 f2a3 	rbit	r2, r3
 80044ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ee:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044f8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80044fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004506:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	fa93 f2a3 	rbit	r2, r3
 8004510:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004514:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004518:	601a      	str	r2, [r3, #0]
 800451a:	4b9c      	ldr	r3, [pc, #624]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 800451c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004522:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004526:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800452a:	6011      	str	r1, [r2, #0]
 800452c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004530:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004534:	6812      	ldr	r2, [r2, #0]
 8004536:	fa92 f1a2 	rbit	r1, r2
 800453a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800453e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004542:	6011      	str	r1, [r2, #0]
  return result;
 8004544:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004548:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	fab2 f282 	clz	r2, r2
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	f042 0220 	orr.w	r2, r2, #32
 8004558:	b2d2      	uxtb	r2, r2
 800455a:	f002 021f 	and.w	r2, r2, #31
 800455e:	2101      	movs	r1, #1
 8004560:	fa01 f202 	lsl.w	r2, r1, r2
 8004564:	4013      	ands	r3, r2
 8004566:	2b00      	cmp	r3, #0
 8004568:	d182      	bne.n	8004470 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800456a:	4b88      	ldr	r3, [pc, #544]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004576:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800457e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004582:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	430b      	orrs	r3, r1
 800458c:	497f      	ldr	r1, [pc, #508]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 800458e:	4313      	orrs	r3, r2
 8004590:	604b      	str	r3, [r1, #4]
 8004592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004596:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800459a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800459e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045a4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	fa93 f2a3 	rbit	r2, r3
 80045ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80045b6:	601a      	str	r2, [r3, #0]
  return result;
 80045b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045bc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80045c0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045c2:	fab3 f383 	clz	r3, r3
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80045cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	461a      	mov	r2, r3
 80045d4:	2301      	movs	r3, #1
 80045d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d8:	f7fd fb96 	bl	8001d08 <HAL_GetTick>
 80045dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045e0:	e009      	b.n	80045f6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045e2:	f7fd fb91 	bl	8001d08 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e144      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
 80045f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045fa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80045fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004608:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	fa93 f2a3 	rbit	r2, r3
 8004612:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004616:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800461a:	601a      	str	r2, [r3, #0]
  return result;
 800461c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004620:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004624:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004626:	fab3 f383 	clz	r3, r3
 800462a:	b2db      	uxtb	r3, r3
 800462c:	095b      	lsrs	r3, r3, #5
 800462e:	b2db      	uxtb	r3, r3
 8004630:	f043 0301 	orr.w	r3, r3, #1
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b01      	cmp	r3, #1
 8004638:	d102      	bne.n	8004640 <HAL_RCC_OscConfig+0xe2c>
 800463a:	4b54      	ldr	r3, [pc, #336]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	e027      	b.n	8004690 <HAL_RCC_OscConfig+0xe7c>
 8004640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004644:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004648:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800464c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004652:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	fa93 f2a3 	rbit	r2, r3
 800465c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004660:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800466a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800466e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004678:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	fa93 f2a3 	rbit	r2, r3
 8004682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004686:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	4b3f      	ldr	r3, [pc, #252]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004694:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004698:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800469c:	6011      	str	r1, [r2, #0]
 800469e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046a2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	fa92 f1a2 	rbit	r1, r2
 80046ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046b0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80046b4:	6011      	str	r1, [r2, #0]
  return result;
 80046b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046ba:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	fab2 f282 	clz	r2, r2
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	f042 0220 	orr.w	r2, r2, #32
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	f002 021f 	and.w	r2, r2, #31
 80046d0:	2101      	movs	r1, #1
 80046d2:	fa01 f202 	lsl.w	r2, r1, r2
 80046d6:	4013      	ands	r3, r2
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d082      	beq.n	80045e2 <HAL_RCC_OscConfig+0xdce>
 80046dc:	e0cf      	b.n	800487e <HAL_RCC_OscConfig+0x106a>
 80046de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046e2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80046e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80046ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046f0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	fa93 f2a3 	rbit	r2, r3
 80046fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046fe:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004702:	601a      	str	r2, [r3, #0]
  return result;
 8004704:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004708:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800470c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800470e:	fab3 f383 	clz	r3, r3
 8004712:	b2db      	uxtb	r3, r3
 8004714:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004718:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	461a      	mov	r2, r3
 8004720:	2300      	movs	r3, #0
 8004722:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004724:	f7fd faf0 	bl	8001d08 <HAL_GetTick>
 8004728:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800472c:	e009      	b.n	8004742 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800472e:	f7fd faeb 	bl	8001d08 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e09e      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
 8004742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004746:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800474a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800474e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004750:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004754:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	fa93 f2a3 	rbit	r2, r3
 800475e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004762:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004766:	601a      	str	r2, [r3, #0]
  return result;
 8004768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800476c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004770:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004772:	fab3 f383 	clz	r3, r3
 8004776:	b2db      	uxtb	r3, r3
 8004778:	095b      	lsrs	r3, r3, #5
 800477a:	b2db      	uxtb	r3, r3
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b01      	cmp	r3, #1
 8004784:	d104      	bne.n	8004790 <HAL_RCC_OscConfig+0xf7c>
 8004786:	4b01      	ldr	r3, [pc, #4]	; (800478c <HAL_RCC_OscConfig+0xf78>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	e029      	b.n	80047e0 <HAL_RCC_OscConfig+0xfcc>
 800478c:	40021000 	.word	0x40021000
 8004790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004794:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004798:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800479c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	fa93 f2a3 	rbit	r2, r3
 80047ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047b0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047ba:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80047be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047c8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	fa93 f2a3 	rbit	r2, r3
 80047d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	4b2b      	ldr	r3, [pc, #172]	; (800488c <HAL_RCC_OscConfig+0x1078>)
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80047e4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80047e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80047ec:	6011      	str	r1, [r2, #0]
 80047ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80047f2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	fa92 f1a2 	rbit	r1, r2
 80047fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004800:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004804:	6011      	str	r1, [r2, #0]
  return result;
 8004806:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800480a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	fab2 f282 	clz	r2, r2
 8004814:	b2d2      	uxtb	r2, r2
 8004816:	f042 0220 	orr.w	r2, r2, #32
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	f002 021f 	and.w	r2, r2, #31
 8004820:	2101      	movs	r1, #1
 8004822:	fa01 f202 	lsl.w	r2, r1, r2
 8004826:	4013      	ands	r3, r2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d180      	bne.n	800472e <HAL_RCC_OscConfig+0xf1a>
 800482c:	e027      	b.n	800487e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800482e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004832:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e01e      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004842:	4b12      	ldr	r3, [pc, #72]	; (800488c <HAL_RCC_OscConfig+0x1078>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800484a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800484e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004856:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	429a      	cmp	r2, r3
 8004860:	d10b      	bne.n	800487a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004862:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004866:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800486a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004876:	429a      	cmp	r2, r3
 8004878:	d001      	beq.n	800487e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000

08004890 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b09e      	sub	sp, #120	; 0x78
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800489a:	2300      	movs	r3, #0
 800489c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e162      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048a8:	4b90      	ldr	r3, [pc, #576]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d910      	bls.n	80048d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b6:	4b8d      	ldr	r3, [pc, #564]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 0207 	bic.w	r2, r3, #7
 80048be:	498b      	ldr	r1, [pc, #556]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c6:	4b89      	ldr	r3, [pc, #548]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0307 	and.w	r3, r3, #7
 80048ce:	683a      	ldr	r2, [r7, #0]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d001      	beq.n	80048d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e14a      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0302 	and.w	r3, r3, #2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048e4:	4b82      	ldr	r3, [pc, #520]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	497f      	ldr	r1, [pc, #508]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 80dc 	beq.w	8004abc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d13c      	bne.n	8004986 <HAL_RCC_ClockConfig+0xf6>
 800490c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004910:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004912:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004914:	fa93 f3a3 	rbit	r3, r3
 8004918:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800491a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491c:	fab3 f383 	clz	r3, r3
 8004920:	b2db      	uxtb	r3, r3
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	b2db      	uxtb	r3, r3
 8004926:	f043 0301 	orr.w	r3, r3, #1
 800492a:	b2db      	uxtb	r3, r3
 800492c:	2b01      	cmp	r3, #1
 800492e:	d102      	bne.n	8004936 <HAL_RCC_ClockConfig+0xa6>
 8004930:	4b6f      	ldr	r3, [pc, #444]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	e00f      	b.n	8004956 <HAL_RCC_ClockConfig+0xc6>
 8004936:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800493a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800493e:	fa93 f3a3 	rbit	r3, r3
 8004942:	667b      	str	r3, [r7, #100]	; 0x64
 8004944:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004948:	663b      	str	r3, [r7, #96]	; 0x60
 800494a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800494c:	fa93 f3a3 	rbit	r3, r3
 8004950:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004952:	4b67      	ldr	r3, [pc, #412]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800495a:	65ba      	str	r2, [r7, #88]	; 0x58
 800495c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800495e:	fa92 f2a2 	rbit	r2, r2
 8004962:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004964:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004966:	fab2 f282 	clz	r2, r2
 800496a:	b2d2      	uxtb	r2, r2
 800496c:	f042 0220 	orr.w	r2, r2, #32
 8004970:	b2d2      	uxtb	r2, r2
 8004972:	f002 021f 	and.w	r2, r2, #31
 8004976:	2101      	movs	r1, #1
 8004978:	fa01 f202 	lsl.w	r2, r1, r2
 800497c:	4013      	ands	r3, r2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d17b      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e0f3      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d13c      	bne.n	8004a08 <HAL_RCC_ClockConfig+0x178>
 800498e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004992:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004994:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004996:	fa93 f3a3 	rbit	r3, r3
 800499a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800499c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800499e:	fab3 f383 	clz	r3, r3
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	095b      	lsrs	r3, r3, #5
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d102      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x128>
 80049b2:	4b4f      	ldr	r3, [pc, #316]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	e00f      	b.n	80049d8 <HAL_RCC_ClockConfig+0x148>
 80049b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049bc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049c0:	fa93 f3a3 	rbit	r3, r3
 80049c4:	647b      	str	r3, [r7, #68]	; 0x44
 80049c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049ca:	643b      	str	r3, [r7, #64]	; 0x40
 80049cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049ce:	fa93 f3a3 	rbit	r3, r3
 80049d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049d4:	4b46      	ldr	r3, [pc, #280]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 80049d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049dc:	63ba      	str	r2, [r7, #56]	; 0x38
 80049de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049e0:	fa92 f2a2 	rbit	r2, r2
 80049e4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80049e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049e8:	fab2 f282 	clz	r2, r2
 80049ec:	b2d2      	uxtb	r2, r2
 80049ee:	f042 0220 	orr.w	r2, r2, #32
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	f002 021f 	and.w	r2, r2, #31
 80049f8:	2101      	movs	r1, #1
 80049fa:	fa01 f202 	lsl.w	r2, r1, r2
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d13a      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0b2      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0e:	fa93 f3a3 	rbit	r3, r3
 8004a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a16:	fab3 f383 	clz	r3, r3
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	f043 0301 	orr.w	r3, r3, #1
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d102      	bne.n	8004a30 <HAL_RCC_ClockConfig+0x1a0>
 8004a2a:	4b31      	ldr	r3, [pc, #196]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	e00d      	b.n	8004a4c <HAL_RCC_ClockConfig+0x1bc>
 8004a30:	2302      	movs	r3, #2
 8004a32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a36:	fa93 f3a3 	rbit	r3, r3
 8004a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	623b      	str	r3, [r7, #32]
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	fa93 f3a3 	rbit	r3, r3
 8004a46:	61fb      	str	r3, [r7, #28]
 8004a48:	4b29      	ldr	r3, [pc, #164]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	61ba      	str	r2, [r7, #24]
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	fa92 f2a2 	rbit	r2, r2
 8004a56:	617a      	str	r2, [r7, #20]
  return result;
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	fab2 f282 	clz	r2, r2
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	f042 0220 	orr.w	r2, r2, #32
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	f002 021f 	and.w	r2, r2, #31
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e079      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a7a:	4b1d      	ldr	r3, [pc, #116]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f023 0203 	bic.w	r2, r3, #3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	491a      	ldr	r1, [pc, #104]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a8c:	f7fd f93c 	bl	8001d08 <HAL_GetTick>
 8004a90:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	e00a      	b.n	8004aaa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a94:	f7fd f938 	bl	8001d08 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e061      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aaa:	4b11      	ldr	r3, [pc, #68]	; (8004af0 <HAL_RCC_ClockConfig+0x260>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f003 020c 	and.w	r2, r3, #12
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d1eb      	bne.n	8004a94 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004abc:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d214      	bcs.n	8004af4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aca:	4b08      	ldr	r3, [pc, #32]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 0207 	bic.w	r2, r3, #7
 8004ad2:	4906      	ldr	r1, [pc, #24]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ada:	4b04      	ldr	r3, [pc, #16]	; (8004aec <HAL_RCC_ClockConfig+0x25c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d005      	beq.n	8004af4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e040      	b.n	8004b6e <HAL_RCC_ClockConfig+0x2de>
 8004aec:	40022000 	.word	0x40022000
 8004af0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d008      	beq.n	8004b12 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b00:	4b1d      	ldr	r3, [pc, #116]	; (8004b78 <HAL_RCC_ClockConfig+0x2e8>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	491a      	ldr	r1, [pc, #104]	; (8004b78 <HAL_RCC_ClockConfig+0x2e8>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0308 	and.w	r3, r3, #8
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d009      	beq.n	8004b32 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b1e:	4b16      	ldr	r3, [pc, #88]	; (8004b78 <HAL_RCC_ClockConfig+0x2e8>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4912      	ldr	r1, [pc, #72]	; (8004b78 <HAL_RCC_ClockConfig+0x2e8>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b32:	f000 f829 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8004b36:	4601      	mov	r1, r0
 8004b38:	4b0f      	ldr	r3, [pc, #60]	; (8004b78 <HAL_RCC_ClockConfig+0x2e8>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b40:	22f0      	movs	r2, #240	; 0xf0
 8004b42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	fa92 f2a2 	rbit	r2, r2
 8004b4a:	60fa      	str	r2, [r7, #12]
  return result;
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	fab2 f282 	clz	r2, r2
 8004b52:	b2d2      	uxtb	r2, r2
 8004b54:	40d3      	lsrs	r3, r2
 8004b56:	4a09      	ldr	r2, [pc, #36]	; (8004b7c <HAL_RCC_ClockConfig+0x2ec>)
 8004b58:	5cd3      	ldrb	r3, [r2, r3]
 8004b5a:	fa21 f303 	lsr.w	r3, r1, r3
 8004b5e:	4a08      	ldr	r2, [pc, #32]	; (8004b80 <HAL_RCC_ClockConfig+0x2f0>)
 8004b60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004b62:	4b08      	ldr	r3, [pc, #32]	; (8004b84 <HAL_RCC_ClockConfig+0x2f4>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fd f88a 	bl	8001c80 <HAL_InitTick>
  
  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3778      	adds	r7, #120	; 0x78
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	08008f0c 	.word	0x08008f0c
 8004b80:	20000000 	.word	0x20000000
 8004b84:	20000004 	.word	0x20000004

08004b88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b08b      	sub	sp, #44	; 0x2c
 8004b8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	61fb      	str	r3, [r7, #28]
 8004b92:	2300      	movs	r3, #0
 8004b94:	61bb      	str	r3, [r7, #24]
 8004b96:	2300      	movs	r3, #0
 8004b98:	627b      	str	r3, [r7, #36]	; 0x24
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004ba2:	4b29      	ldr	r3, [pc, #164]	; (8004c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	f003 030c 	and.w	r3, r3, #12
 8004bae:	2b04      	cmp	r3, #4
 8004bb0:	d002      	beq.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x30>
 8004bb2:	2b08      	cmp	r3, #8
 8004bb4:	d003      	beq.n	8004bbe <HAL_RCC_GetSysClockFreq+0x36>
 8004bb6:	e03c      	b.n	8004c32 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bb8:	4b24      	ldr	r3, [pc, #144]	; (8004c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004bba:	623b      	str	r3, [r7, #32]
      break;
 8004bbc:	e03c      	b.n	8004c38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004bc4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004bc8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	fa92 f2a2 	rbit	r2, r2
 8004bd0:	607a      	str	r2, [r7, #4]
  return result;
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	fab2 f282 	clz	r2, r2
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	40d3      	lsrs	r3, r2
 8004bdc:	4a1c      	ldr	r2, [pc, #112]	; (8004c50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004bde:	5cd3      	ldrb	r3, [r2, r3]
 8004be0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004be2:	4b19      	ldr	r3, [pc, #100]	; (8004c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	220f      	movs	r2, #15
 8004bec:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	fa92 f2a2 	rbit	r2, r2
 8004bf4:	60fa      	str	r2, [r7, #12]
  return result;
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	fab2 f282 	clz	r2, r2
 8004bfc:	b2d2      	uxtb	r2, r2
 8004bfe:	40d3      	lsrs	r3, r2
 8004c00:	4a14      	ldr	r2, [pc, #80]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004c02:	5cd3      	ldrb	r3, [r2, r3]
 8004c04:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d008      	beq.n	8004c22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c10:	4a0e      	ldr	r2, [pc, #56]	; (8004c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	fb02 f303 	mul.w	r3, r2, r3
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c20:	e004      	b.n	8004c2c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	4a0c      	ldr	r2, [pc, #48]	; (8004c58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004c26:	fb02 f303 	mul.w	r3, r2, r3
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2e:	623b      	str	r3, [r7, #32]
      break;
 8004c30:	e002      	b.n	8004c38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c32:	4b06      	ldr	r3, [pc, #24]	; (8004c4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c34:	623b      	str	r3, [r7, #32]
      break;
 8004c36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c38:	6a3b      	ldr	r3, [r7, #32]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	372c      	adds	r7, #44	; 0x2c
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	007a1200 	.word	0x007a1200
 8004c50:	08008f24 	.word	0x08008f24
 8004c54:	08008f34 	.word	0x08008f34
 8004c58:	003d0900 	.word	0x003d0900

08004c5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c60:	4b03      	ldr	r3, [pc, #12]	; (8004c70 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c62:	681b      	ldr	r3, [r3, #0]
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	20000000 	.word	0x20000000

08004c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004c7a:	f7ff ffef 	bl	8004c5c <HAL_RCC_GetHCLKFreq>
 8004c7e:	4601      	mov	r1, r0
 8004c80:	4b0b      	ldr	r3, [pc, #44]	; (8004cb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c88:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004c8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	fa92 f2a2 	rbit	r2, r2
 8004c94:	603a      	str	r2, [r7, #0]
  return result;
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	fab2 f282 	clz	r2, r2
 8004c9c:	b2d2      	uxtb	r2, r2
 8004c9e:	40d3      	lsrs	r3, r2
 8004ca0:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ca2:	5cd3      	ldrb	r3, [r2, r3]
 8004ca4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	08008f1c 	.word	0x08008f1c

08004cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004cbe:	f7ff ffcd 	bl	8004c5c <HAL_RCC_GetHCLKFreq>
 8004cc2:	4601      	mov	r1, r0
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004ccc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004cd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	fa92 f2a2 	rbit	r2, r2
 8004cd8:	603a      	str	r2, [r7, #0]
  return result;
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	fab2 f282 	clz	r2, r2
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	40d3      	lsrs	r3, r2
 8004ce4:	4a04      	ldr	r2, [pc, #16]	; (8004cf8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004ce6:	5cd3      	ldrb	r3, [r2, r3]
 8004ce8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004cec:	4618      	mov	r0, r3
 8004cee:	3708      	adds	r7, #8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	40021000 	.word	0x40021000
 8004cf8:	08008f1c 	.word	0x08008f1c

08004cfc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b092      	sub	sp, #72	; 0x48
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 80cd 	beq.w	8004eba <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d20:	4b8e      	ldr	r3, [pc, #568]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10e      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d2c:	4b8b      	ldr	r3, [pc, #556]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	4a8a      	ldr	r2, [pc, #552]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d36:	61d3      	str	r3, [r2, #28]
 8004d38:	4b88      	ldr	r3, [pc, #544]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d44:	2301      	movs	r3, #1
 8004d46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d4a:	4b85      	ldr	r3, [pc, #532]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d118      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d56:	4b82      	ldr	r3, [pc, #520]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a81      	ldr	r2, [pc, #516]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d60:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d62:	f7fc ffd1 	bl	8001d08 <HAL_GetTick>
 8004d66:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d68:	e008      	b.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d6a:	f7fc ffcd 	bl	8001d08 <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b64      	cmp	r3, #100	; 0x64
 8004d76:	d901      	bls.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e0ea      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7c:	4b78      	ldr	r3, [pc, #480]	; (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0f0      	beq.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d88:	4b74      	ldr	r3, [pc, #464]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d90:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d07d      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004da0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d076      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004da6:	4b6d      	ldr	r3, [pc, #436]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004db0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004db4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db8:	fa93 f3a3 	rbit	r3, r3
 8004dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dc0:	fab3 f383 	clz	r3, r3
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	4b66      	ldr	r3, [pc, #408]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	461a      	mov	r2, r3
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004dd8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ddc:	fa93 f3a3 	rbit	r3, r3
 8004de0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004de4:	fab3 f383 	clz	r3, r3
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	4b5d      	ldr	r3, [pc, #372]	; (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	461a      	mov	r2, r3
 8004df4:	2300      	movs	r3, #0
 8004df6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004df8:	4a58      	ldr	r2, [pc, #352]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dfc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d045      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e08:	f7fc ff7e 	bl	8001d08 <HAL_GetTick>
 8004e0c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e0e:	e00a      	b.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e10:	f7fc ff7a 	bl	8001d08 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e095      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8004e26:	2302      	movs	r3, #2
 8004e28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2c:	fa93 f3a3 	rbit	r3, r3
 8004e30:	627b      	str	r3, [r7, #36]	; 0x24
 8004e32:	2302      	movs	r3, #2
 8004e34:	623b      	str	r3, [r7, #32]
 8004e36:	6a3b      	ldr	r3, [r7, #32]
 8004e38:	fa93 f3a3 	rbit	r3, r3
 8004e3c:	61fb      	str	r3, [r7, #28]
  return result;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e40:	fab3 f383 	clz	r3, r3
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	095b      	lsrs	r3, r3, #5
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	f043 0302 	orr.w	r3, r3, #2
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d102      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004e54:	4b41      	ldr	r3, [pc, #260]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	e007      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	fa93 f3a3 	rbit	r3, r3
 8004e64:	617b      	str	r3, [r7, #20]
 8004e66:	4b3d      	ldr	r3, [pc, #244]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	613a      	str	r2, [r7, #16]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	fa92 f2a2 	rbit	r2, r2
 8004e74:	60fa      	str	r2, [r7, #12]
  return result;
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	fab2 f282 	clz	r2, r2
 8004e7c:	b2d2      	uxtb	r2, r2
 8004e7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e82:	b2d2      	uxtb	r2, r2
 8004e84:	f002 021f 	and.w	r2, r2, #31
 8004e88:	2101      	movs	r1, #1
 8004e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e8e:	4013      	ands	r3, r2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0bd      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004e94:	4b31      	ldr	r3, [pc, #196]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	492e      	ldr	r1, [pc, #184]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ea6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d105      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eae:	4b2b      	ldr	r3, [pc, #172]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	4a2a      	ldr	r2, [pc, #168]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eb8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d008      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ec6:	4b25      	ldr	r3, [pc, #148]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eca:	f023 0203 	bic.w	r2, r3, #3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	4922      	ldr	r1, [pc, #136]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ee4:	4b1d      	ldr	r3, [pc, #116]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	f023 0210 	bic.w	r2, r3, #16
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	491a      	ldr	r1, [pc, #104]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d008      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004f02:	4b16      	ldr	r3, [pc, #88]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f06:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	4913      	ldr	r1, [pc, #76]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d008      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004f20:	4b0e      	ldr	r3, [pc, #56]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	490b      	ldr	r1, [pc, #44]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d008      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004f3e:	4b07      	ldr	r3, [pc, #28]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	4904      	ldr	r1, [pc, #16]	; (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3748      	adds	r7, #72	; 0x48
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	40007000 	.word	0x40007000
 8004f64:	10908100 	.word	0x10908100

08004f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e049      	b.n	800500e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7fc fd2a 	bl	80019e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f000 faf6 	bl	8005598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
	...

08005018 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e038      	b.n	80050a2 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a1c      	ldr	r2, [pc, #112]	; (80050b0 <HAL_TIM_Base_Start+0x98>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d00e      	beq.n	8005060 <HAL_TIM_Base_Start+0x48>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800504a:	d009      	beq.n	8005060 <HAL_TIM_Base_Start+0x48>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a18      	ldr	r2, [pc, #96]	; (80050b4 <HAL_TIM_Base_Start+0x9c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d004      	beq.n	8005060 <HAL_TIM_Base_Start+0x48>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a17      	ldr	r2, [pc, #92]	; (80050b8 <HAL_TIM_Base_Start+0xa0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d115      	bne.n	800508c <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689a      	ldr	r2, [r3, #8]
 8005066:	4b15      	ldr	r3, [pc, #84]	; (80050bc <HAL_TIM_Base_Start+0xa4>)
 8005068:	4013      	ands	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b06      	cmp	r3, #6
 8005070:	d015      	beq.n	800509e <HAL_TIM_Base_Start+0x86>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005078:	d011      	beq.n	800509e <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f042 0201 	orr.w	r2, r2, #1
 8005088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800508a:	e008      	b.n	800509e <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f042 0201 	orr.w	r2, r2, #1
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	e000      	b.n	80050a0 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3714      	adds	r7, #20
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40012c00 	.word	0x40012c00
 80050b4:	40000400 	.word	0x40000400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	00010007 	.word	0x00010007

080050c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b085      	sub	sp, #20
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d001      	beq.n	80050d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e040      	b.n	800515a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a1c      	ldr	r2, [pc, #112]	; (8005168 <HAL_TIM_Base_Start_IT+0xa8>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d00e      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x58>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005102:	d009      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x58>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a18      	ldr	r2, [pc, #96]	; (800516c <HAL_TIM_Base_Start_IT+0xac>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d004      	beq.n	8005118 <HAL_TIM_Base_Start_IT+0x58>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a17      	ldr	r2, [pc, #92]	; (8005170 <HAL_TIM_Base_Start_IT+0xb0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d115      	bne.n	8005144 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	4b15      	ldr	r3, [pc, #84]	; (8005174 <HAL_TIM_Base_Start_IT+0xb4>)
 8005120:	4013      	ands	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2b06      	cmp	r3, #6
 8005128:	d015      	beq.n	8005156 <HAL_TIM_Base_Start_IT+0x96>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005130:	d011      	beq.n	8005156 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f042 0201 	orr.w	r2, r2, #1
 8005140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005142:	e008      	b.n	8005156 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f042 0201 	orr.w	r2, r2, #1
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	e000      	b.n	8005158 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005156:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40012c00 	.word	0x40012c00
 800516c:	40000400 	.word	0x40000400
 8005170:	40014000 	.word	0x40014000
 8005174:	00010007 	.word	0x00010007

08005178 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b02      	cmp	r3, #2
 800518c:	d122      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b02      	cmp	r3, #2
 800519a:	d11b      	bne.n	80051d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0202 	mvn.w	r2, #2
 80051a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2201      	movs	r2, #1
 80051aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	f003 0303 	and.w	r3, r3, #3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f9ce 	bl	800555c <HAL_TIM_IC_CaptureCallback>
 80051c0:	e005      	b.n	80051ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f9c0 	bl	8005548 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f9d1 	bl	8005570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	f003 0304 	and.w	r3, r3, #4
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d122      	bne.n	8005228 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f003 0304 	and.w	r3, r3, #4
 80051ec:	2b04      	cmp	r3, #4
 80051ee:	d11b      	bne.n	8005228 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f06f 0204 	mvn.w	r2, #4
 80051f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800520a:	2b00      	cmp	r3, #0
 800520c:	d003      	beq.n	8005216 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 f9a4 	bl	800555c <HAL_TIM_IC_CaptureCallback>
 8005214:	e005      	b.n	8005222 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f996 	bl	8005548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 f9a7 	bl	8005570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	f003 0308 	and.w	r3, r3, #8
 8005232:	2b08      	cmp	r3, #8
 8005234:	d122      	bne.n	800527c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f003 0308 	and.w	r3, r3, #8
 8005240:	2b08      	cmp	r3, #8
 8005242:	d11b      	bne.n	800527c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f06f 0208 	mvn.w	r2, #8
 800524c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2204      	movs	r2, #4
 8005252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f97a 	bl	800555c <HAL_TIM_IC_CaptureCallback>
 8005268:	e005      	b.n	8005276 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f96c 	bl	8005548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f97d 	bl	8005570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	2b10      	cmp	r3, #16
 8005288:	d122      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0310 	and.w	r3, r3, #16
 8005294:	2b10      	cmp	r3, #16
 8005296:	d11b      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0210 	mvn.w	r2, #16
 80052a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2208      	movs	r2, #8
 80052a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	69db      	ldr	r3, [r3, #28]
 80052ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f950 	bl	800555c <HAL_TIM_IC_CaptureCallback>
 80052bc:	e005      	b.n	80052ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f942 	bl	8005548 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f953 	bl	8005570 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d10e      	bne.n	80052fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d107      	bne.n	80052fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0201 	mvn.w	r2, #1
 80052f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f7fc f926 	bl	8001548 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005306:	2b80      	cmp	r3, #128	; 0x80
 8005308:	d10e      	bne.n	8005328 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005314:	2b80      	cmp	r3, #128	; 0x80
 8005316:	d107      	bne.n	8005328 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fac2 	bl	80058ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005332:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005336:	d10e      	bne.n	8005356 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005342:	2b80      	cmp	r3, #128	; 0x80
 8005344:	d107      	bne.n	8005356 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800534e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 fab5 	bl	80058c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005360:	2b40      	cmp	r3, #64	; 0x40
 8005362:	d10e      	bne.n	8005382 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800536e:	2b40      	cmp	r3, #64	; 0x40
 8005370:	d107      	bne.n	8005382 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800537a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f901 	bl	8005584 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	f003 0320 	and.w	r3, r3, #32
 800538c:	2b20      	cmp	r3, #32
 800538e:	d10e      	bne.n	80053ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b20      	cmp	r3, #32
 800539c:	d107      	bne.n	80053ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f06f 0220 	mvn.w	r2, #32
 80053a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 fa75 	bl	8005898 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d101      	bne.n	80053d2 <HAL_TIM_ConfigClockSource+0x1c>
 80053ce:	2302      	movs	r3, #2
 80053d0:	e0b6      	b.n	8005540 <HAL_TIM_ConfigClockSource+0x18a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2202      	movs	r2, #2
 80053de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053f0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80053f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053fc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	68ba      	ldr	r2, [r7, #8]
 8005404:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800540e:	d03e      	beq.n	800548e <HAL_TIM_ConfigClockSource+0xd8>
 8005410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005414:	f200 8087 	bhi.w	8005526 <HAL_TIM_ConfigClockSource+0x170>
 8005418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800541c:	f000 8086 	beq.w	800552c <HAL_TIM_ConfigClockSource+0x176>
 8005420:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005424:	d87f      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 8005426:	2b70      	cmp	r3, #112	; 0x70
 8005428:	d01a      	beq.n	8005460 <HAL_TIM_ConfigClockSource+0xaa>
 800542a:	2b70      	cmp	r3, #112	; 0x70
 800542c:	d87b      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 800542e:	2b60      	cmp	r3, #96	; 0x60
 8005430:	d050      	beq.n	80054d4 <HAL_TIM_ConfigClockSource+0x11e>
 8005432:	2b60      	cmp	r3, #96	; 0x60
 8005434:	d877      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 8005436:	2b50      	cmp	r3, #80	; 0x50
 8005438:	d03c      	beq.n	80054b4 <HAL_TIM_ConfigClockSource+0xfe>
 800543a:	2b50      	cmp	r3, #80	; 0x50
 800543c:	d873      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 800543e:	2b40      	cmp	r3, #64	; 0x40
 8005440:	d058      	beq.n	80054f4 <HAL_TIM_ConfigClockSource+0x13e>
 8005442:	2b40      	cmp	r3, #64	; 0x40
 8005444:	d86f      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 8005446:	2b30      	cmp	r3, #48	; 0x30
 8005448:	d064      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0x15e>
 800544a:	2b30      	cmp	r3, #48	; 0x30
 800544c:	d86b      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 800544e:	2b20      	cmp	r3, #32
 8005450:	d060      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0x15e>
 8005452:	2b20      	cmp	r3, #32
 8005454:	d867      	bhi.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
 8005456:	2b00      	cmp	r3, #0
 8005458:	d05c      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0x15e>
 800545a:	2b10      	cmp	r3, #16
 800545c:	d05a      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0x15e>
 800545e:	e062      	b.n	8005526 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	6899      	ldr	r1, [r3, #8]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	f000 f984 	bl	800577c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005482:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	609a      	str	r2, [r3, #8]
      break;
 800548c:	e04f      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6818      	ldr	r0, [r3, #0]
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	6899      	ldr	r1, [r3, #8]
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f000 f96d 	bl	800577c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689a      	ldr	r2, [r3, #8]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054b0:	609a      	str	r2, [r3, #8]
      break;
 80054b2:	e03c      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6818      	ldr	r0, [r3, #0]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	6859      	ldr	r1, [r3, #4]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	461a      	mov	r2, r3
 80054c2:	f000 f8e1 	bl	8005688 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2150      	movs	r1, #80	; 0x50
 80054cc:	4618      	mov	r0, r3
 80054ce:	f000 f93a 	bl	8005746 <TIM_ITRx_SetConfig>
      break;
 80054d2:	e02c      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6818      	ldr	r0, [r3, #0]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	6859      	ldr	r1, [r3, #4]
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	461a      	mov	r2, r3
 80054e2:	f000 f900 	bl	80056e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2160      	movs	r1, #96	; 0x60
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 f92a 	bl	8005746 <TIM_ITRx_SetConfig>
      break;
 80054f2:	e01c      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6818      	ldr	r0, [r3, #0]
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	6859      	ldr	r1, [r3, #4]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	461a      	mov	r2, r3
 8005502:	f000 f8c1 	bl	8005688 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2140      	movs	r1, #64	; 0x40
 800550c:	4618      	mov	r0, r3
 800550e:	f000 f91a 	bl	8005746 <TIM_ITRx_SetConfig>
      break;
 8005512:	e00c      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4619      	mov	r1, r3
 800551e:	4610      	mov	r0, r2
 8005520:	f000 f911 	bl	8005746 <TIM_ITRx_SetConfig>
      break;
 8005524:	e003      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	73fb      	strb	r3, [r7, #15]
      break;
 800552a:	e000      	b.n	800552e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800552c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800553e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a32      	ldr	r2, [pc, #200]	; (8005674 <TIM_Base_SetConfig+0xdc>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d007      	beq.n	80055c0 <TIM_Base_SetConfig+0x28>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055b6:	d003      	beq.n	80055c0 <TIM_Base_SetConfig+0x28>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a2f      	ldr	r2, [pc, #188]	; (8005678 <TIM_Base_SetConfig+0xe0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d108      	bne.n	80055d2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a27      	ldr	r2, [pc, #156]	; (8005674 <TIM_Base_SetConfig+0xdc>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d013      	beq.n	8005602 <TIM_Base_SetConfig+0x6a>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e0:	d00f      	beq.n	8005602 <TIM_Base_SetConfig+0x6a>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a24      	ldr	r2, [pc, #144]	; (8005678 <TIM_Base_SetConfig+0xe0>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d00b      	beq.n	8005602 <TIM_Base_SetConfig+0x6a>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a23      	ldr	r2, [pc, #140]	; (800567c <TIM_Base_SetConfig+0xe4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d007      	beq.n	8005602 <TIM_Base_SetConfig+0x6a>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a22      	ldr	r2, [pc, #136]	; (8005680 <TIM_Base_SetConfig+0xe8>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d003      	beq.n	8005602 <TIM_Base_SetConfig+0x6a>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a21      	ldr	r2, [pc, #132]	; (8005684 <TIM_Base_SetConfig+0xec>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d108      	bne.n	8005614 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	4313      	orrs	r3, r2
 8005612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	4313      	orrs	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a0e      	ldr	r2, [pc, #56]	; (8005674 <TIM_Base_SetConfig+0xdc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00b      	beq.n	8005658 <TIM_Base_SetConfig+0xc0>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a0e      	ldr	r2, [pc, #56]	; (800567c <TIM_Base_SetConfig+0xe4>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d007      	beq.n	8005658 <TIM_Base_SetConfig+0xc0>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a0d      	ldr	r2, [pc, #52]	; (8005680 <TIM_Base_SetConfig+0xe8>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d003      	beq.n	8005658 <TIM_Base_SetConfig+0xc0>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a0c      	ldr	r2, [pc, #48]	; (8005684 <TIM_Base_SetConfig+0xec>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d103      	bne.n	8005660 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	691a      	ldr	r2, [r3, #16]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	615a      	str	r2, [r3, #20]
}
 8005666:	bf00      	nop
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40012c00 	.word	0x40012c00
 8005678:	40000400 	.word	0x40000400
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800

08005688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	f023 0201 	bic.w	r2, r3, #1
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	699b      	ldr	r3, [r3, #24]
 80056aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	011b      	lsls	r3, r3, #4
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f023 030a 	bic.w	r3, r3, #10
 80056c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056e6:	b480      	push	{r7}
 80056e8:	b087      	sub	sp, #28
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	60f8      	str	r0, [r7, #12]
 80056ee:	60b9      	str	r1, [r7, #8]
 80056f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	f023 0210 	bic.w	r2, r3, #16
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005710:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	031b      	lsls	r3, r3, #12
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005722:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	4313      	orrs	r3, r2
 800572c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005746:	b480      	push	{r7}
 8005748:	b085      	sub	sp, #20
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
 800574e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800575c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	f043 0307 	orr.w	r3, r3, #7
 8005768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	609a      	str	r2, [r3, #8]
}
 8005770:	bf00      	nop
 8005772:	3714      	adds	r7, #20
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800577c:	b480      	push	{r7}
 800577e:	b087      	sub	sp, #28
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
 8005788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	021a      	lsls	r2, r3, #8
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	431a      	orrs	r2, r3
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	609a      	str	r2, [r3, #8]
}
 80057b0:	bf00      	nop
 80057b2:	371c      	adds	r7, #28
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e054      	b.n	800587e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a24      	ldr	r2, [pc, #144]	; (800588c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d108      	bne.n	8005810 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005804:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4313      	orrs	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a17      	ldr	r2, [pc, #92]	; (800588c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00e      	beq.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800583c:	d009      	beq.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a13      	ldr	r2, [pc, #76]	; (8005890 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d004      	beq.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a11      	ldr	r2, [pc, #68]	; (8005894 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d10c      	bne.n	800586c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	4313      	orrs	r3, r2
 8005862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	40012c00 	.word	0x40012c00
 8005890:	40000400 	.word	0x40000400
 8005894:	40014000 	.word	0x40014000

08005898 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005898:	b480      	push	{r7}
 800589a:	b083      	sub	sp, #12
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e040      	b.n	8005968 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d106      	bne.n	80058fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f7fc f90e 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2224      	movs	r2, #36	; 0x24
 8005900:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f022 0201 	bic.w	r2, r2, #1
 8005910:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f8c0 	bl	8005a98 <UART_SetConfig>
 8005918:	4603      	mov	r3, r0
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e022      	b.n	8005968 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005926:	2b00      	cmp	r3, #0
 8005928:	d002      	beq.n	8005930 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f9ea 	bl	8005d04 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800593e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800594e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f042 0201 	orr.w	r2, r2, #1
 800595e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa71 	bl	8005e48 <UART_CheckIdleState>
 8005966:	4603      	mov	r3, r0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08a      	sub	sp, #40	; 0x28
 8005974:	af02      	add	r7, sp, #8
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005984:	2b20      	cmp	r3, #32
 8005986:	f040 8082 	bne.w	8005a8e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <HAL_UART_Transmit+0x26>
 8005990:	88fb      	ldrh	r3, [r7, #6]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e07a      	b.n	8005a90 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <HAL_UART_Transmit+0x38>
 80059a4:	2302      	movs	r3, #2
 80059a6:	e073      	b.n	8005a90 <HAL_UART_Transmit+0x120>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2221      	movs	r2, #33	; 0x21
 80059bc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059be:	f7fc f9a3 	bl	8001d08 <HAL_GetTick>
 80059c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	88fa      	ldrh	r2, [r7, #6]
 80059c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	88fa      	ldrh	r2, [r7, #6]
 80059d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059dc:	d108      	bne.n	80059f0 <HAL_UART_Transmit+0x80>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d104      	bne.n	80059f0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80059e6:	2300      	movs	r3, #0
 80059e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	61bb      	str	r3, [r7, #24]
 80059ee:	e003      	b.n	80059f8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059f4:	2300      	movs	r3, #0
 80059f6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005a00:	e02d      	b.n	8005a5e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	2180      	movs	r1, #128	; 0x80
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 fa64 	bl	8005eda <UART_WaitOnFlagUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e039      	b.n	8005a90 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10b      	bne.n	8005a3a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	881a      	ldrh	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a2e:	b292      	uxth	r2, r2
 8005a30:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	3302      	adds	r3, #2
 8005a36:	61bb      	str	r3, [r7, #24]
 8005a38:	e008      	b.n	8005a4c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	781a      	ldrb	r2, [r3, #0]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	b292      	uxth	r2, r2
 8005a44:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	3b01      	subs	r3, #1
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1cb      	bne.n	8005a02 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	9300      	str	r3, [sp, #0]
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	2200      	movs	r2, #0
 8005a72:	2140      	movs	r1, #64	; 0x40
 8005a74:	68f8      	ldr	r0, [r7, #12]
 8005a76:	f000 fa30 	bl	8005eda <UART_WaitOnFlagUntilTimeout>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d001      	beq.n	8005a84 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e005      	b.n	8005a90 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2220      	movs	r2, #32
 8005a88:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e000      	b.n	8005a90 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005a8e:	2302      	movs	r3, #2
  }
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3720      	adds	r7, #32
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	431a      	orrs	r2, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	695b      	ldr	r3, [r3, #20]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	4b8a      	ldr	r3, [pc, #552]	; (8005cec <UART_SetConfig+0x254>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	6979      	ldr	r1, [r7, #20]
 8005acc:	430b      	orrs	r3, r1
 8005ace:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a1b      	ldr	r3, [r3, #32]
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	697a      	ldr	r2, [r7, #20]
 8005b06:	430a      	orrs	r2, r1
 8005b08:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a78      	ldr	r2, [pc, #480]	; (8005cf0 <UART_SetConfig+0x258>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d120      	bne.n	8005b56 <UART_SetConfig+0xbe>
 8005b14:	4b77      	ldr	r3, [pc, #476]	; (8005cf4 <UART_SetConfig+0x25c>)
 8005b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b18:	f003 0303 	and.w	r3, r3, #3
 8005b1c:	2b03      	cmp	r3, #3
 8005b1e:	d817      	bhi.n	8005b50 <UART_SetConfig+0xb8>
 8005b20:	a201      	add	r2, pc, #4	; (adr r2, 8005b28 <UART_SetConfig+0x90>)
 8005b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b26:	bf00      	nop
 8005b28:	08005b39 	.word	0x08005b39
 8005b2c:	08005b45 	.word	0x08005b45
 8005b30:	08005b4b 	.word	0x08005b4b
 8005b34:	08005b3f 	.word	0x08005b3f
 8005b38:	2300      	movs	r3, #0
 8005b3a:	77fb      	strb	r3, [r7, #31]
 8005b3c:	e01d      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b3e:	2302      	movs	r3, #2
 8005b40:	77fb      	strb	r3, [r7, #31]
 8005b42:	e01a      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b44:	2304      	movs	r3, #4
 8005b46:	77fb      	strb	r3, [r7, #31]
 8005b48:	e017      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b4a:	2308      	movs	r3, #8
 8005b4c:	77fb      	strb	r3, [r7, #31]
 8005b4e:	e014      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b50:	2310      	movs	r3, #16
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e011      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a67      	ldr	r2, [pc, #412]	; (8005cf8 <UART_SetConfig+0x260>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d102      	bne.n	8005b66 <UART_SetConfig+0xce>
 8005b60:	2300      	movs	r3, #0
 8005b62:	77fb      	strb	r3, [r7, #31]
 8005b64:	e009      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a64      	ldr	r2, [pc, #400]	; (8005cfc <UART_SetConfig+0x264>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d102      	bne.n	8005b76 <UART_SetConfig+0xde>
 8005b70:	2300      	movs	r3, #0
 8005b72:	77fb      	strb	r3, [r7, #31]
 8005b74:	e001      	b.n	8005b7a <UART_SetConfig+0xe2>
 8005b76:	2310      	movs	r3, #16
 8005b78:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	69db      	ldr	r3, [r3, #28]
 8005b7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b82:	d15b      	bne.n	8005c3c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8005b84:	7ffb      	ldrb	r3, [r7, #31]
 8005b86:	2b08      	cmp	r3, #8
 8005b88:	d827      	bhi.n	8005bda <UART_SetConfig+0x142>
 8005b8a:	a201      	add	r2, pc, #4	; (adr r2, 8005b90 <UART_SetConfig+0xf8>)
 8005b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b90:	08005bb5 	.word	0x08005bb5
 8005b94:	08005bbd 	.word	0x08005bbd
 8005b98:	08005bc5 	.word	0x08005bc5
 8005b9c:	08005bdb 	.word	0x08005bdb
 8005ba0:	08005bcb 	.word	0x08005bcb
 8005ba4:	08005bdb 	.word	0x08005bdb
 8005ba8:	08005bdb 	.word	0x08005bdb
 8005bac:	08005bdb 	.word	0x08005bdb
 8005bb0:	08005bd3 	.word	0x08005bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bb4:	f7ff f85e 	bl	8004c74 <HAL_RCC_GetPCLK1Freq>
 8005bb8:	61b8      	str	r0, [r7, #24]
        break;
 8005bba:	e013      	b.n	8005be4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bbc:	f7ff f87c 	bl	8004cb8 <HAL_RCC_GetPCLK2Freq>
 8005bc0:	61b8      	str	r0, [r7, #24]
        break;
 8005bc2:	e00f      	b.n	8005be4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bc4:	4b4e      	ldr	r3, [pc, #312]	; (8005d00 <UART_SetConfig+0x268>)
 8005bc6:	61bb      	str	r3, [r7, #24]
        break;
 8005bc8:	e00c      	b.n	8005be4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bca:	f7fe ffdd 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8005bce:	61b8      	str	r0, [r7, #24]
        break;
 8005bd0:	e008      	b.n	8005be4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bd6:	61bb      	str	r3, [r7, #24]
        break;
 8005bd8:	e004      	b.n	8005be4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	77bb      	strb	r3, [r7, #30]
        break;
 8005be2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d074      	beq.n	8005cd4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	005a      	lsls	r2, r3, #1
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	085b      	lsrs	r3, r3, #1
 8005bf4:	441a      	add	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b0f      	cmp	r3, #15
 8005c06:	d916      	bls.n	8005c36 <UART_SetConfig+0x19e>
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c0e:	d212      	bcs.n	8005c36 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	f023 030f 	bic.w	r3, r3, #15
 8005c18:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	085b      	lsrs	r3, r3, #1
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	89fb      	ldrh	r3, [r7, #14]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	89fa      	ldrh	r2, [r7, #14]
 8005c32:	60da      	str	r2, [r3, #12]
 8005c34:	e04e      	b.n	8005cd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	77bb      	strb	r3, [r7, #30]
 8005c3a:	e04b      	b.n	8005cd4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c3c:	7ffb      	ldrb	r3, [r7, #31]
 8005c3e:	2b08      	cmp	r3, #8
 8005c40:	d827      	bhi.n	8005c92 <UART_SetConfig+0x1fa>
 8005c42:	a201      	add	r2, pc, #4	; (adr r2, 8005c48 <UART_SetConfig+0x1b0>)
 8005c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c48:	08005c6d 	.word	0x08005c6d
 8005c4c:	08005c75 	.word	0x08005c75
 8005c50:	08005c7d 	.word	0x08005c7d
 8005c54:	08005c93 	.word	0x08005c93
 8005c58:	08005c83 	.word	0x08005c83
 8005c5c:	08005c93 	.word	0x08005c93
 8005c60:	08005c93 	.word	0x08005c93
 8005c64:	08005c93 	.word	0x08005c93
 8005c68:	08005c8b 	.word	0x08005c8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c6c:	f7ff f802 	bl	8004c74 <HAL_RCC_GetPCLK1Freq>
 8005c70:	61b8      	str	r0, [r7, #24]
        break;
 8005c72:	e013      	b.n	8005c9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c74:	f7ff f820 	bl	8004cb8 <HAL_RCC_GetPCLK2Freq>
 8005c78:	61b8      	str	r0, [r7, #24]
        break;
 8005c7a:	e00f      	b.n	8005c9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c7c:	4b20      	ldr	r3, [pc, #128]	; (8005d00 <UART_SetConfig+0x268>)
 8005c7e:	61bb      	str	r3, [r7, #24]
        break;
 8005c80:	e00c      	b.n	8005c9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c82:	f7fe ff81 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8005c86:	61b8      	str	r0, [r7, #24]
        break;
 8005c88:	e008      	b.n	8005c9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c8e:	61bb      	str	r3, [r7, #24]
        break;
 8005c90:	e004      	b.n	8005c9c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	77bb      	strb	r3, [r7, #30]
        break;
 8005c9a:	bf00      	nop
    }

    if (pclk != 0U)
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d018      	beq.n	8005cd4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	085a      	lsrs	r2, r3, #1
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	441a      	add	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	2b0f      	cmp	r3, #15
 8005cbc:	d908      	bls.n	8005cd0 <UART_SetConfig+0x238>
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cc4:	d204      	bcs.n	8005cd0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	60da      	str	r2, [r3, #12]
 8005cce:	e001      	b.n	8005cd4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005ce0:	7fbb      	ldrb	r3, [r7, #30]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3720      	adds	r7, #32
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	efff69f3 	.word	0xefff69f3
 8005cf0:	40013800 	.word	0x40013800
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	40004400 	.word	0x40004400
 8005cfc:	40004800 	.word	0x40004800
 8005d00:	007a1200 	.word	0x007a1200

08005d04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00a      	beq.n	8005d2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00a      	beq.n	8005d50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d54:	f003 0304 	and.w	r3, r3, #4
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00a      	beq.n	8005d72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d76:	f003 0308 	and.w	r3, r3, #8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00a      	beq.n	8005d94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d98:	f003 0310 	and.w	r3, r3, #16
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00a      	beq.n	8005db6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	f003 0320 	and.w	r3, r3, #32
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00a      	beq.n	8005dd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d01a      	beq.n	8005e1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e02:	d10a      	bne.n	8005e1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	430a      	orrs	r2, r1
 8005e18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00a      	beq.n	8005e3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	605a      	str	r2, [r3, #4]
  }
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b086      	sub	sp, #24
 8005e4c:	af02      	add	r7, sp, #8
 8005e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e58:	f7fb ff56 	bl	8001d08 <HAL_GetTick>
 8005e5c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0308 	and.w	r3, r3, #8
 8005e68:	2b08      	cmp	r3, #8
 8005e6a:	d10e      	bne.n	8005e8a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e70:	9300      	str	r3, [sp, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f82d 	bl	8005eda <UART_WaitOnFlagUntilTimeout>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e023      	b.n	8005ed2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d10e      	bne.n	8005eb6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f000 f817 	bl	8005eda <UART_WaitOnFlagUntilTimeout>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d001      	beq.n	8005eb6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e00d      	b.n	8005ed2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b09c      	sub	sp, #112	; 0x70
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	60f8      	str	r0, [r7, #12]
 8005ee2:	60b9      	str	r1, [r7, #8]
 8005ee4:	603b      	str	r3, [r7, #0]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eea:	e0a5      	b.n	8006038 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef2:	f000 80a1 	beq.w	8006038 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ef6:	f7fb ff07 	bl	8001d08 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d302      	bcc.n	8005f0c <UART_WaitOnFlagUntilTimeout+0x32>
 8005f06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d13e      	bne.n	8005f8a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f14:	e853 3f00 	ldrex	r3, [r3]
 8005f18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005f1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f20:	667b      	str	r3, [r7, #100]	; 0x64
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f2c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005f30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f32:	e841 2300 	strex	r3, r2, [r1]
 8005f36:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005f38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1e6      	bne.n	8005f0c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	3308      	adds	r3, #8
 8005f44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f48:	e853 3f00 	ldrex	r3, [r3]
 8005f4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	663b      	str	r3, [r7, #96]	; 0x60
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	3308      	adds	r3, #8
 8005f5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f5e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005f60:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f66:	e841 2300 	strex	r3, r2, [r1]
 8005f6a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1e5      	bne.n	8005f3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2220      	movs	r2, #32
 8005f76:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e067      	b.n	800605a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0304 	and.w	r3, r3, #4
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d04f      	beq.n	8006038 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fa6:	d147      	bne.n	8006038 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fb0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fba:	e853 3f00 	ldrex	r3, [r3]
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	461a      	mov	r2, r3
 8005fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fd0:	637b      	str	r3, [r7, #52]	; 0x34
 8005fd2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fd8:	e841 2300 	strex	r3, r2, [r1]
 8005fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1e6      	bne.n	8005fb2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3308      	adds	r3, #8
 8005fea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f023 0301 	bic.w	r3, r3, #1
 8005ffa:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3308      	adds	r3, #8
 8006002:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006004:	623a      	str	r2, [r7, #32]
 8006006:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006008:	69f9      	ldr	r1, [r7, #28]
 800600a:	6a3a      	ldr	r2, [r7, #32]
 800600c:	e841 2300 	strex	r3, r2, [r1]
 8006010:	61bb      	str	r3, [r7, #24]
   return(result);
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1e5      	bne.n	8005fe4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2220      	movs	r2, #32
 800601c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2220      	movs	r2, #32
 8006028:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e010      	b.n	800605a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	69da      	ldr	r2, [r3, #28]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	4013      	ands	r3, r2
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	429a      	cmp	r2, r3
 8006046:	bf0c      	ite	eq
 8006048:	2301      	moveq	r3, #1
 800604a:	2300      	movne	r3, #0
 800604c:	b2db      	uxtb	r3, r3
 800604e:	461a      	mov	r2, r3
 8006050:	79fb      	ldrb	r3, [r7, #7]
 8006052:	429a      	cmp	r2, r3
 8006054:	f43f af4a 	beq.w	8005eec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3770      	adds	r7, #112	; 0x70
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
	...

08006064 <__errno>:
 8006064:	4b01      	ldr	r3, [pc, #4]	; (800606c <__errno+0x8>)
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	2000000c 	.word	0x2000000c

08006070 <__libc_init_array>:
 8006070:	b570      	push	{r4, r5, r6, lr}
 8006072:	4d0d      	ldr	r5, [pc, #52]	; (80060a8 <__libc_init_array+0x38>)
 8006074:	4c0d      	ldr	r4, [pc, #52]	; (80060ac <__libc_init_array+0x3c>)
 8006076:	1b64      	subs	r4, r4, r5
 8006078:	10a4      	asrs	r4, r4, #2
 800607a:	2600      	movs	r6, #0
 800607c:	42a6      	cmp	r6, r4
 800607e:	d109      	bne.n	8006094 <__libc_init_array+0x24>
 8006080:	4d0b      	ldr	r5, [pc, #44]	; (80060b0 <__libc_init_array+0x40>)
 8006082:	4c0c      	ldr	r4, [pc, #48]	; (80060b4 <__libc_init_array+0x44>)
 8006084:	f002 ff04 	bl	8008e90 <_init>
 8006088:	1b64      	subs	r4, r4, r5
 800608a:	10a4      	asrs	r4, r4, #2
 800608c:	2600      	movs	r6, #0
 800608e:	42a6      	cmp	r6, r4
 8006090:	d105      	bne.n	800609e <__libc_init_array+0x2e>
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	f855 3b04 	ldr.w	r3, [r5], #4
 8006098:	4798      	blx	r3
 800609a:	3601      	adds	r6, #1
 800609c:	e7ee      	b.n	800607c <__libc_init_array+0xc>
 800609e:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a2:	4798      	blx	r3
 80060a4:	3601      	adds	r6, #1
 80060a6:	e7f2      	b.n	800608e <__libc_init_array+0x1e>
 80060a8:	0800931c 	.word	0x0800931c
 80060ac:	0800931c 	.word	0x0800931c
 80060b0:	0800931c 	.word	0x0800931c
 80060b4:	08009320 	.word	0x08009320

080060b8 <memset>:
 80060b8:	4402      	add	r2, r0
 80060ba:	4603      	mov	r3, r0
 80060bc:	4293      	cmp	r3, r2
 80060be:	d100      	bne.n	80060c2 <memset+0xa>
 80060c0:	4770      	bx	lr
 80060c2:	f803 1b01 	strb.w	r1, [r3], #1
 80060c6:	e7f9      	b.n	80060bc <memset+0x4>

080060c8 <__cvt>:
 80060c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060cc:	ec55 4b10 	vmov	r4, r5, d0
 80060d0:	2d00      	cmp	r5, #0
 80060d2:	460e      	mov	r6, r1
 80060d4:	4619      	mov	r1, r3
 80060d6:	462b      	mov	r3, r5
 80060d8:	bfbb      	ittet	lt
 80060da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80060de:	461d      	movlt	r5, r3
 80060e0:	2300      	movge	r3, #0
 80060e2:	232d      	movlt	r3, #45	; 0x2d
 80060e4:	700b      	strb	r3, [r1, #0]
 80060e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060ec:	4691      	mov	r9, r2
 80060ee:	f023 0820 	bic.w	r8, r3, #32
 80060f2:	bfbc      	itt	lt
 80060f4:	4622      	movlt	r2, r4
 80060f6:	4614      	movlt	r4, r2
 80060f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060fc:	d005      	beq.n	800610a <__cvt+0x42>
 80060fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006102:	d100      	bne.n	8006106 <__cvt+0x3e>
 8006104:	3601      	adds	r6, #1
 8006106:	2102      	movs	r1, #2
 8006108:	e000      	b.n	800610c <__cvt+0x44>
 800610a:	2103      	movs	r1, #3
 800610c:	ab03      	add	r3, sp, #12
 800610e:	9301      	str	r3, [sp, #4]
 8006110:	ab02      	add	r3, sp, #8
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	ec45 4b10 	vmov	d0, r4, r5
 8006118:	4653      	mov	r3, sl
 800611a:	4632      	mov	r2, r6
 800611c:	f000 fcec 	bl	8006af8 <_dtoa_r>
 8006120:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006124:	4607      	mov	r7, r0
 8006126:	d102      	bne.n	800612e <__cvt+0x66>
 8006128:	f019 0f01 	tst.w	r9, #1
 800612c:	d022      	beq.n	8006174 <__cvt+0xac>
 800612e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006132:	eb07 0906 	add.w	r9, r7, r6
 8006136:	d110      	bne.n	800615a <__cvt+0x92>
 8006138:	783b      	ldrb	r3, [r7, #0]
 800613a:	2b30      	cmp	r3, #48	; 0x30
 800613c:	d10a      	bne.n	8006154 <__cvt+0x8c>
 800613e:	2200      	movs	r2, #0
 8006140:	2300      	movs	r3, #0
 8006142:	4620      	mov	r0, r4
 8006144:	4629      	mov	r1, r5
 8006146:	f7fa fcbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800614a:	b918      	cbnz	r0, 8006154 <__cvt+0x8c>
 800614c:	f1c6 0601 	rsb	r6, r6, #1
 8006150:	f8ca 6000 	str.w	r6, [sl]
 8006154:	f8da 3000 	ldr.w	r3, [sl]
 8006158:	4499      	add	r9, r3
 800615a:	2200      	movs	r2, #0
 800615c:	2300      	movs	r3, #0
 800615e:	4620      	mov	r0, r4
 8006160:	4629      	mov	r1, r5
 8006162:	f7fa fcb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006166:	b108      	cbz	r0, 800616c <__cvt+0xa4>
 8006168:	f8cd 900c 	str.w	r9, [sp, #12]
 800616c:	2230      	movs	r2, #48	; 0x30
 800616e:	9b03      	ldr	r3, [sp, #12]
 8006170:	454b      	cmp	r3, r9
 8006172:	d307      	bcc.n	8006184 <__cvt+0xbc>
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006178:	1bdb      	subs	r3, r3, r7
 800617a:	4638      	mov	r0, r7
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	b004      	add	sp, #16
 8006180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006184:	1c59      	adds	r1, r3, #1
 8006186:	9103      	str	r1, [sp, #12]
 8006188:	701a      	strb	r2, [r3, #0]
 800618a:	e7f0      	b.n	800616e <__cvt+0xa6>

0800618c <__exponent>:
 800618c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800618e:	4603      	mov	r3, r0
 8006190:	2900      	cmp	r1, #0
 8006192:	bfb8      	it	lt
 8006194:	4249      	neglt	r1, r1
 8006196:	f803 2b02 	strb.w	r2, [r3], #2
 800619a:	bfb4      	ite	lt
 800619c:	222d      	movlt	r2, #45	; 0x2d
 800619e:	222b      	movge	r2, #43	; 0x2b
 80061a0:	2909      	cmp	r1, #9
 80061a2:	7042      	strb	r2, [r0, #1]
 80061a4:	dd2a      	ble.n	80061fc <__exponent+0x70>
 80061a6:	f10d 0407 	add.w	r4, sp, #7
 80061aa:	46a4      	mov	ip, r4
 80061ac:	270a      	movs	r7, #10
 80061ae:	46a6      	mov	lr, r4
 80061b0:	460a      	mov	r2, r1
 80061b2:	fb91 f6f7 	sdiv	r6, r1, r7
 80061b6:	fb07 1516 	mls	r5, r7, r6, r1
 80061ba:	3530      	adds	r5, #48	; 0x30
 80061bc:	2a63      	cmp	r2, #99	; 0x63
 80061be:	f104 34ff 	add.w	r4, r4, #4294967295
 80061c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80061c6:	4631      	mov	r1, r6
 80061c8:	dcf1      	bgt.n	80061ae <__exponent+0x22>
 80061ca:	3130      	adds	r1, #48	; 0x30
 80061cc:	f1ae 0502 	sub.w	r5, lr, #2
 80061d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061d4:	1c44      	adds	r4, r0, #1
 80061d6:	4629      	mov	r1, r5
 80061d8:	4561      	cmp	r1, ip
 80061da:	d30a      	bcc.n	80061f2 <__exponent+0x66>
 80061dc:	f10d 0209 	add.w	r2, sp, #9
 80061e0:	eba2 020e 	sub.w	r2, r2, lr
 80061e4:	4565      	cmp	r5, ip
 80061e6:	bf88      	it	hi
 80061e8:	2200      	movhi	r2, #0
 80061ea:	4413      	add	r3, r2
 80061ec:	1a18      	subs	r0, r3, r0
 80061ee:	b003      	add	sp, #12
 80061f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80061fa:	e7ed      	b.n	80061d8 <__exponent+0x4c>
 80061fc:	2330      	movs	r3, #48	; 0x30
 80061fe:	3130      	adds	r1, #48	; 0x30
 8006200:	7083      	strb	r3, [r0, #2]
 8006202:	70c1      	strb	r1, [r0, #3]
 8006204:	1d03      	adds	r3, r0, #4
 8006206:	e7f1      	b.n	80061ec <__exponent+0x60>

08006208 <_printf_float>:
 8006208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800620c:	ed2d 8b02 	vpush	{d8}
 8006210:	b08d      	sub	sp, #52	; 0x34
 8006212:	460c      	mov	r4, r1
 8006214:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006218:	4616      	mov	r6, r2
 800621a:	461f      	mov	r7, r3
 800621c:	4605      	mov	r5, r0
 800621e:	f001 fa59 	bl	80076d4 <_localeconv_r>
 8006222:	f8d0 a000 	ldr.w	sl, [r0]
 8006226:	4650      	mov	r0, sl
 8006228:	f7f9 ffd2 	bl	80001d0 <strlen>
 800622c:	2300      	movs	r3, #0
 800622e:	930a      	str	r3, [sp, #40]	; 0x28
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	9305      	str	r3, [sp, #20]
 8006234:	f8d8 3000 	ldr.w	r3, [r8]
 8006238:	f894 b018 	ldrb.w	fp, [r4, #24]
 800623c:	3307      	adds	r3, #7
 800623e:	f023 0307 	bic.w	r3, r3, #7
 8006242:	f103 0208 	add.w	r2, r3, #8
 8006246:	f8c8 2000 	str.w	r2, [r8]
 800624a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006252:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006256:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800625a:	9307      	str	r3, [sp, #28]
 800625c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006260:	ee08 0a10 	vmov	s16, r0
 8006264:	4b9f      	ldr	r3, [pc, #636]	; (80064e4 <_printf_float+0x2dc>)
 8006266:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800626a:	f04f 32ff 	mov.w	r2, #4294967295
 800626e:	f7fa fc5d 	bl	8000b2c <__aeabi_dcmpun>
 8006272:	bb88      	cbnz	r0, 80062d8 <_printf_float+0xd0>
 8006274:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006278:	4b9a      	ldr	r3, [pc, #616]	; (80064e4 <_printf_float+0x2dc>)
 800627a:	f04f 32ff 	mov.w	r2, #4294967295
 800627e:	f7fa fc37 	bl	8000af0 <__aeabi_dcmple>
 8006282:	bb48      	cbnz	r0, 80062d8 <_printf_float+0xd0>
 8006284:	2200      	movs	r2, #0
 8006286:	2300      	movs	r3, #0
 8006288:	4640      	mov	r0, r8
 800628a:	4649      	mov	r1, r9
 800628c:	f7fa fc26 	bl	8000adc <__aeabi_dcmplt>
 8006290:	b110      	cbz	r0, 8006298 <_printf_float+0x90>
 8006292:	232d      	movs	r3, #45	; 0x2d
 8006294:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006298:	4b93      	ldr	r3, [pc, #588]	; (80064e8 <_printf_float+0x2e0>)
 800629a:	4894      	ldr	r0, [pc, #592]	; (80064ec <_printf_float+0x2e4>)
 800629c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80062a0:	bf94      	ite	ls
 80062a2:	4698      	movls	r8, r3
 80062a4:	4680      	movhi	r8, r0
 80062a6:	2303      	movs	r3, #3
 80062a8:	6123      	str	r3, [r4, #16]
 80062aa:	9b05      	ldr	r3, [sp, #20]
 80062ac:	f023 0204 	bic.w	r2, r3, #4
 80062b0:	6022      	str	r2, [r4, #0]
 80062b2:	f04f 0900 	mov.w	r9, #0
 80062b6:	9700      	str	r7, [sp, #0]
 80062b8:	4633      	mov	r3, r6
 80062ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80062bc:	4621      	mov	r1, r4
 80062be:	4628      	mov	r0, r5
 80062c0:	f000 f9d8 	bl	8006674 <_printf_common>
 80062c4:	3001      	adds	r0, #1
 80062c6:	f040 8090 	bne.w	80063ea <_printf_float+0x1e2>
 80062ca:	f04f 30ff 	mov.w	r0, #4294967295
 80062ce:	b00d      	add	sp, #52	; 0x34
 80062d0:	ecbd 8b02 	vpop	{d8}
 80062d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d8:	4642      	mov	r2, r8
 80062da:	464b      	mov	r3, r9
 80062dc:	4640      	mov	r0, r8
 80062de:	4649      	mov	r1, r9
 80062e0:	f7fa fc24 	bl	8000b2c <__aeabi_dcmpun>
 80062e4:	b140      	cbz	r0, 80062f8 <_printf_float+0xf0>
 80062e6:	464b      	mov	r3, r9
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	bfbc      	itt	lt
 80062ec:	232d      	movlt	r3, #45	; 0x2d
 80062ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062f2:	487f      	ldr	r0, [pc, #508]	; (80064f0 <_printf_float+0x2e8>)
 80062f4:	4b7f      	ldr	r3, [pc, #508]	; (80064f4 <_printf_float+0x2ec>)
 80062f6:	e7d1      	b.n	800629c <_printf_float+0x94>
 80062f8:	6863      	ldr	r3, [r4, #4]
 80062fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80062fe:	9206      	str	r2, [sp, #24]
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	d13f      	bne.n	8006384 <_printf_float+0x17c>
 8006304:	2306      	movs	r3, #6
 8006306:	6063      	str	r3, [r4, #4]
 8006308:	9b05      	ldr	r3, [sp, #20]
 800630a:	6861      	ldr	r1, [r4, #4]
 800630c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006310:	2300      	movs	r3, #0
 8006312:	9303      	str	r3, [sp, #12]
 8006314:	ab0a      	add	r3, sp, #40	; 0x28
 8006316:	e9cd b301 	strd	fp, r3, [sp, #4]
 800631a:	ab09      	add	r3, sp, #36	; 0x24
 800631c:	ec49 8b10 	vmov	d0, r8, r9
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	6022      	str	r2, [r4, #0]
 8006324:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006328:	4628      	mov	r0, r5
 800632a:	f7ff fecd 	bl	80060c8 <__cvt>
 800632e:	9b06      	ldr	r3, [sp, #24]
 8006330:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006332:	2b47      	cmp	r3, #71	; 0x47
 8006334:	4680      	mov	r8, r0
 8006336:	d108      	bne.n	800634a <_printf_float+0x142>
 8006338:	1cc8      	adds	r0, r1, #3
 800633a:	db02      	blt.n	8006342 <_printf_float+0x13a>
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	4299      	cmp	r1, r3
 8006340:	dd41      	ble.n	80063c6 <_printf_float+0x1be>
 8006342:	f1ab 0b02 	sub.w	fp, fp, #2
 8006346:	fa5f fb8b 	uxtb.w	fp, fp
 800634a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800634e:	d820      	bhi.n	8006392 <_printf_float+0x18a>
 8006350:	3901      	subs	r1, #1
 8006352:	465a      	mov	r2, fp
 8006354:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006358:	9109      	str	r1, [sp, #36]	; 0x24
 800635a:	f7ff ff17 	bl	800618c <__exponent>
 800635e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006360:	1813      	adds	r3, r2, r0
 8006362:	2a01      	cmp	r2, #1
 8006364:	4681      	mov	r9, r0
 8006366:	6123      	str	r3, [r4, #16]
 8006368:	dc02      	bgt.n	8006370 <_printf_float+0x168>
 800636a:	6822      	ldr	r2, [r4, #0]
 800636c:	07d2      	lsls	r2, r2, #31
 800636e:	d501      	bpl.n	8006374 <_printf_float+0x16c>
 8006370:	3301      	adds	r3, #1
 8006372:	6123      	str	r3, [r4, #16]
 8006374:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006378:	2b00      	cmp	r3, #0
 800637a:	d09c      	beq.n	80062b6 <_printf_float+0xae>
 800637c:	232d      	movs	r3, #45	; 0x2d
 800637e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006382:	e798      	b.n	80062b6 <_printf_float+0xae>
 8006384:	9a06      	ldr	r2, [sp, #24]
 8006386:	2a47      	cmp	r2, #71	; 0x47
 8006388:	d1be      	bne.n	8006308 <_printf_float+0x100>
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1bc      	bne.n	8006308 <_printf_float+0x100>
 800638e:	2301      	movs	r3, #1
 8006390:	e7b9      	b.n	8006306 <_printf_float+0xfe>
 8006392:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006396:	d118      	bne.n	80063ca <_printf_float+0x1c2>
 8006398:	2900      	cmp	r1, #0
 800639a:	6863      	ldr	r3, [r4, #4]
 800639c:	dd0b      	ble.n	80063b6 <_printf_float+0x1ae>
 800639e:	6121      	str	r1, [r4, #16]
 80063a0:	b913      	cbnz	r3, 80063a8 <_printf_float+0x1a0>
 80063a2:	6822      	ldr	r2, [r4, #0]
 80063a4:	07d0      	lsls	r0, r2, #31
 80063a6:	d502      	bpl.n	80063ae <_printf_float+0x1a6>
 80063a8:	3301      	adds	r3, #1
 80063aa:	440b      	add	r3, r1
 80063ac:	6123      	str	r3, [r4, #16]
 80063ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80063b0:	f04f 0900 	mov.w	r9, #0
 80063b4:	e7de      	b.n	8006374 <_printf_float+0x16c>
 80063b6:	b913      	cbnz	r3, 80063be <_printf_float+0x1b6>
 80063b8:	6822      	ldr	r2, [r4, #0]
 80063ba:	07d2      	lsls	r2, r2, #31
 80063bc:	d501      	bpl.n	80063c2 <_printf_float+0x1ba>
 80063be:	3302      	adds	r3, #2
 80063c0:	e7f4      	b.n	80063ac <_printf_float+0x1a4>
 80063c2:	2301      	movs	r3, #1
 80063c4:	e7f2      	b.n	80063ac <_printf_float+0x1a4>
 80063c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80063ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063cc:	4299      	cmp	r1, r3
 80063ce:	db05      	blt.n	80063dc <_printf_float+0x1d4>
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	6121      	str	r1, [r4, #16]
 80063d4:	07d8      	lsls	r0, r3, #31
 80063d6:	d5ea      	bpl.n	80063ae <_printf_float+0x1a6>
 80063d8:	1c4b      	adds	r3, r1, #1
 80063da:	e7e7      	b.n	80063ac <_printf_float+0x1a4>
 80063dc:	2900      	cmp	r1, #0
 80063de:	bfd4      	ite	le
 80063e0:	f1c1 0202 	rsble	r2, r1, #2
 80063e4:	2201      	movgt	r2, #1
 80063e6:	4413      	add	r3, r2
 80063e8:	e7e0      	b.n	80063ac <_printf_float+0x1a4>
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	055a      	lsls	r2, r3, #21
 80063ee:	d407      	bmi.n	8006400 <_printf_float+0x1f8>
 80063f0:	6923      	ldr	r3, [r4, #16]
 80063f2:	4642      	mov	r2, r8
 80063f4:	4631      	mov	r1, r6
 80063f6:	4628      	mov	r0, r5
 80063f8:	47b8      	blx	r7
 80063fa:	3001      	adds	r0, #1
 80063fc:	d12c      	bne.n	8006458 <_printf_float+0x250>
 80063fe:	e764      	b.n	80062ca <_printf_float+0xc2>
 8006400:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006404:	f240 80e0 	bls.w	80065c8 <_printf_float+0x3c0>
 8006408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800640c:	2200      	movs	r2, #0
 800640e:	2300      	movs	r3, #0
 8006410:	f7fa fb5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006414:	2800      	cmp	r0, #0
 8006416:	d034      	beq.n	8006482 <_printf_float+0x27a>
 8006418:	4a37      	ldr	r2, [pc, #220]	; (80064f8 <_printf_float+0x2f0>)
 800641a:	2301      	movs	r3, #1
 800641c:	4631      	mov	r1, r6
 800641e:	4628      	mov	r0, r5
 8006420:	47b8      	blx	r7
 8006422:	3001      	adds	r0, #1
 8006424:	f43f af51 	beq.w	80062ca <_printf_float+0xc2>
 8006428:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800642c:	429a      	cmp	r2, r3
 800642e:	db02      	blt.n	8006436 <_printf_float+0x22e>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	07d8      	lsls	r0, r3, #31
 8006434:	d510      	bpl.n	8006458 <_printf_float+0x250>
 8006436:	ee18 3a10 	vmov	r3, s16
 800643a:	4652      	mov	r2, sl
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	f43f af41 	beq.w	80062ca <_printf_float+0xc2>
 8006448:	f04f 0800 	mov.w	r8, #0
 800644c:	f104 091a 	add.w	r9, r4, #26
 8006450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006452:	3b01      	subs	r3, #1
 8006454:	4543      	cmp	r3, r8
 8006456:	dc09      	bgt.n	800646c <_printf_float+0x264>
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	079b      	lsls	r3, r3, #30
 800645c:	f100 8105 	bmi.w	800666a <_printf_float+0x462>
 8006460:	68e0      	ldr	r0, [r4, #12]
 8006462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006464:	4298      	cmp	r0, r3
 8006466:	bfb8      	it	lt
 8006468:	4618      	movlt	r0, r3
 800646a:	e730      	b.n	80062ce <_printf_float+0xc6>
 800646c:	2301      	movs	r3, #1
 800646e:	464a      	mov	r2, r9
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	47b8      	blx	r7
 8006476:	3001      	adds	r0, #1
 8006478:	f43f af27 	beq.w	80062ca <_printf_float+0xc2>
 800647c:	f108 0801 	add.w	r8, r8, #1
 8006480:	e7e6      	b.n	8006450 <_printf_float+0x248>
 8006482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006484:	2b00      	cmp	r3, #0
 8006486:	dc39      	bgt.n	80064fc <_printf_float+0x2f4>
 8006488:	4a1b      	ldr	r2, [pc, #108]	; (80064f8 <_printf_float+0x2f0>)
 800648a:	2301      	movs	r3, #1
 800648c:	4631      	mov	r1, r6
 800648e:	4628      	mov	r0, r5
 8006490:	47b8      	blx	r7
 8006492:	3001      	adds	r0, #1
 8006494:	f43f af19 	beq.w	80062ca <_printf_float+0xc2>
 8006498:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800649c:	4313      	orrs	r3, r2
 800649e:	d102      	bne.n	80064a6 <_printf_float+0x29e>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	07d9      	lsls	r1, r3, #31
 80064a4:	d5d8      	bpl.n	8006458 <_printf_float+0x250>
 80064a6:	ee18 3a10 	vmov	r3, s16
 80064aa:	4652      	mov	r2, sl
 80064ac:	4631      	mov	r1, r6
 80064ae:	4628      	mov	r0, r5
 80064b0:	47b8      	blx	r7
 80064b2:	3001      	adds	r0, #1
 80064b4:	f43f af09 	beq.w	80062ca <_printf_float+0xc2>
 80064b8:	f04f 0900 	mov.w	r9, #0
 80064bc:	f104 0a1a 	add.w	sl, r4, #26
 80064c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c2:	425b      	negs	r3, r3
 80064c4:	454b      	cmp	r3, r9
 80064c6:	dc01      	bgt.n	80064cc <_printf_float+0x2c4>
 80064c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064ca:	e792      	b.n	80063f2 <_printf_float+0x1ea>
 80064cc:	2301      	movs	r3, #1
 80064ce:	4652      	mov	r2, sl
 80064d0:	4631      	mov	r1, r6
 80064d2:	4628      	mov	r0, r5
 80064d4:	47b8      	blx	r7
 80064d6:	3001      	adds	r0, #1
 80064d8:	f43f aef7 	beq.w	80062ca <_printf_float+0xc2>
 80064dc:	f109 0901 	add.w	r9, r9, #1
 80064e0:	e7ee      	b.n	80064c0 <_printf_float+0x2b8>
 80064e2:	bf00      	nop
 80064e4:	7fefffff 	.word	0x7fefffff
 80064e8:	08008f48 	.word	0x08008f48
 80064ec:	08008f4c 	.word	0x08008f4c
 80064f0:	08008f54 	.word	0x08008f54
 80064f4:	08008f50 	.word	0x08008f50
 80064f8:	08008f58 	.word	0x08008f58
 80064fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006500:	429a      	cmp	r2, r3
 8006502:	bfa8      	it	ge
 8006504:	461a      	movge	r2, r3
 8006506:	2a00      	cmp	r2, #0
 8006508:	4691      	mov	r9, r2
 800650a:	dc37      	bgt.n	800657c <_printf_float+0x374>
 800650c:	f04f 0b00 	mov.w	fp, #0
 8006510:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006514:	f104 021a 	add.w	r2, r4, #26
 8006518:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800651a:	9305      	str	r3, [sp, #20]
 800651c:	eba3 0309 	sub.w	r3, r3, r9
 8006520:	455b      	cmp	r3, fp
 8006522:	dc33      	bgt.n	800658c <_printf_float+0x384>
 8006524:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006528:	429a      	cmp	r2, r3
 800652a:	db3b      	blt.n	80065a4 <_printf_float+0x39c>
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	07da      	lsls	r2, r3, #31
 8006530:	d438      	bmi.n	80065a4 <_printf_float+0x39c>
 8006532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006534:	9a05      	ldr	r2, [sp, #20]
 8006536:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006538:	1a9a      	subs	r2, r3, r2
 800653a:	eba3 0901 	sub.w	r9, r3, r1
 800653e:	4591      	cmp	r9, r2
 8006540:	bfa8      	it	ge
 8006542:	4691      	movge	r9, r2
 8006544:	f1b9 0f00 	cmp.w	r9, #0
 8006548:	dc35      	bgt.n	80065b6 <_printf_float+0x3ae>
 800654a:	f04f 0800 	mov.w	r8, #0
 800654e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006552:	f104 0a1a 	add.w	sl, r4, #26
 8006556:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800655a:	1a9b      	subs	r3, r3, r2
 800655c:	eba3 0309 	sub.w	r3, r3, r9
 8006560:	4543      	cmp	r3, r8
 8006562:	f77f af79 	ble.w	8006458 <_printf_float+0x250>
 8006566:	2301      	movs	r3, #1
 8006568:	4652      	mov	r2, sl
 800656a:	4631      	mov	r1, r6
 800656c:	4628      	mov	r0, r5
 800656e:	47b8      	blx	r7
 8006570:	3001      	adds	r0, #1
 8006572:	f43f aeaa 	beq.w	80062ca <_printf_float+0xc2>
 8006576:	f108 0801 	add.w	r8, r8, #1
 800657a:	e7ec      	b.n	8006556 <_printf_float+0x34e>
 800657c:	4613      	mov	r3, r2
 800657e:	4631      	mov	r1, r6
 8006580:	4642      	mov	r2, r8
 8006582:	4628      	mov	r0, r5
 8006584:	47b8      	blx	r7
 8006586:	3001      	adds	r0, #1
 8006588:	d1c0      	bne.n	800650c <_printf_float+0x304>
 800658a:	e69e      	b.n	80062ca <_printf_float+0xc2>
 800658c:	2301      	movs	r3, #1
 800658e:	4631      	mov	r1, r6
 8006590:	4628      	mov	r0, r5
 8006592:	9205      	str	r2, [sp, #20]
 8006594:	47b8      	blx	r7
 8006596:	3001      	adds	r0, #1
 8006598:	f43f ae97 	beq.w	80062ca <_printf_float+0xc2>
 800659c:	9a05      	ldr	r2, [sp, #20]
 800659e:	f10b 0b01 	add.w	fp, fp, #1
 80065a2:	e7b9      	b.n	8006518 <_printf_float+0x310>
 80065a4:	ee18 3a10 	vmov	r3, s16
 80065a8:	4652      	mov	r2, sl
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	d1be      	bne.n	8006532 <_printf_float+0x32a>
 80065b4:	e689      	b.n	80062ca <_printf_float+0xc2>
 80065b6:	9a05      	ldr	r2, [sp, #20]
 80065b8:	464b      	mov	r3, r9
 80065ba:	4442      	add	r2, r8
 80065bc:	4631      	mov	r1, r6
 80065be:	4628      	mov	r0, r5
 80065c0:	47b8      	blx	r7
 80065c2:	3001      	adds	r0, #1
 80065c4:	d1c1      	bne.n	800654a <_printf_float+0x342>
 80065c6:	e680      	b.n	80062ca <_printf_float+0xc2>
 80065c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ca:	2a01      	cmp	r2, #1
 80065cc:	dc01      	bgt.n	80065d2 <_printf_float+0x3ca>
 80065ce:	07db      	lsls	r3, r3, #31
 80065d0:	d538      	bpl.n	8006644 <_printf_float+0x43c>
 80065d2:	2301      	movs	r3, #1
 80065d4:	4642      	mov	r2, r8
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f ae74 	beq.w	80062ca <_printf_float+0xc2>
 80065e2:	ee18 3a10 	vmov	r3, s16
 80065e6:	4652      	mov	r2, sl
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	47b8      	blx	r7
 80065ee:	3001      	adds	r0, #1
 80065f0:	f43f ae6b 	beq.w	80062ca <_printf_float+0xc2>
 80065f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065f8:	2200      	movs	r2, #0
 80065fa:	2300      	movs	r3, #0
 80065fc:	f7fa fa64 	bl	8000ac8 <__aeabi_dcmpeq>
 8006600:	b9d8      	cbnz	r0, 800663a <_printf_float+0x432>
 8006602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006604:	f108 0201 	add.w	r2, r8, #1
 8006608:	3b01      	subs	r3, #1
 800660a:	4631      	mov	r1, r6
 800660c:	4628      	mov	r0, r5
 800660e:	47b8      	blx	r7
 8006610:	3001      	adds	r0, #1
 8006612:	d10e      	bne.n	8006632 <_printf_float+0x42a>
 8006614:	e659      	b.n	80062ca <_printf_float+0xc2>
 8006616:	2301      	movs	r3, #1
 8006618:	4652      	mov	r2, sl
 800661a:	4631      	mov	r1, r6
 800661c:	4628      	mov	r0, r5
 800661e:	47b8      	blx	r7
 8006620:	3001      	adds	r0, #1
 8006622:	f43f ae52 	beq.w	80062ca <_printf_float+0xc2>
 8006626:	f108 0801 	add.w	r8, r8, #1
 800662a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800662c:	3b01      	subs	r3, #1
 800662e:	4543      	cmp	r3, r8
 8006630:	dcf1      	bgt.n	8006616 <_printf_float+0x40e>
 8006632:	464b      	mov	r3, r9
 8006634:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006638:	e6dc      	b.n	80063f4 <_printf_float+0x1ec>
 800663a:	f04f 0800 	mov.w	r8, #0
 800663e:	f104 0a1a 	add.w	sl, r4, #26
 8006642:	e7f2      	b.n	800662a <_printf_float+0x422>
 8006644:	2301      	movs	r3, #1
 8006646:	4642      	mov	r2, r8
 8006648:	e7df      	b.n	800660a <_printf_float+0x402>
 800664a:	2301      	movs	r3, #1
 800664c:	464a      	mov	r2, r9
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	f43f ae38 	beq.w	80062ca <_printf_float+0xc2>
 800665a:	f108 0801 	add.w	r8, r8, #1
 800665e:	68e3      	ldr	r3, [r4, #12]
 8006660:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006662:	1a5b      	subs	r3, r3, r1
 8006664:	4543      	cmp	r3, r8
 8006666:	dcf0      	bgt.n	800664a <_printf_float+0x442>
 8006668:	e6fa      	b.n	8006460 <_printf_float+0x258>
 800666a:	f04f 0800 	mov.w	r8, #0
 800666e:	f104 0919 	add.w	r9, r4, #25
 8006672:	e7f4      	b.n	800665e <_printf_float+0x456>

08006674 <_printf_common>:
 8006674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006678:	4616      	mov	r6, r2
 800667a:	4699      	mov	r9, r3
 800667c:	688a      	ldr	r2, [r1, #8]
 800667e:	690b      	ldr	r3, [r1, #16]
 8006680:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006684:	4293      	cmp	r3, r2
 8006686:	bfb8      	it	lt
 8006688:	4613      	movlt	r3, r2
 800668a:	6033      	str	r3, [r6, #0]
 800668c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006690:	4607      	mov	r7, r0
 8006692:	460c      	mov	r4, r1
 8006694:	b10a      	cbz	r2, 800669a <_printf_common+0x26>
 8006696:	3301      	adds	r3, #1
 8006698:	6033      	str	r3, [r6, #0]
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	0699      	lsls	r1, r3, #26
 800669e:	bf42      	ittt	mi
 80066a0:	6833      	ldrmi	r3, [r6, #0]
 80066a2:	3302      	addmi	r3, #2
 80066a4:	6033      	strmi	r3, [r6, #0]
 80066a6:	6825      	ldr	r5, [r4, #0]
 80066a8:	f015 0506 	ands.w	r5, r5, #6
 80066ac:	d106      	bne.n	80066bc <_printf_common+0x48>
 80066ae:	f104 0a19 	add.w	sl, r4, #25
 80066b2:	68e3      	ldr	r3, [r4, #12]
 80066b4:	6832      	ldr	r2, [r6, #0]
 80066b6:	1a9b      	subs	r3, r3, r2
 80066b8:	42ab      	cmp	r3, r5
 80066ba:	dc26      	bgt.n	800670a <_printf_common+0x96>
 80066bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066c0:	1e13      	subs	r3, r2, #0
 80066c2:	6822      	ldr	r2, [r4, #0]
 80066c4:	bf18      	it	ne
 80066c6:	2301      	movne	r3, #1
 80066c8:	0692      	lsls	r2, r2, #26
 80066ca:	d42b      	bmi.n	8006724 <_printf_common+0xb0>
 80066cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066d0:	4649      	mov	r1, r9
 80066d2:	4638      	mov	r0, r7
 80066d4:	47c0      	blx	r8
 80066d6:	3001      	adds	r0, #1
 80066d8:	d01e      	beq.n	8006718 <_printf_common+0xa4>
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	68e5      	ldr	r5, [r4, #12]
 80066de:	6832      	ldr	r2, [r6, #0]
 80066e0:	f003 0306 	and.w	r3, r3, #6
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	bf08      	it	eq
 80066e8:	1aad      	subeq	r5, r5, r2
 80066ea:	68a3      	ldr	r3, [r4, #8]
 80066ec:	6922      	ldr	r2, [r4, #16]
 80066ee:	bf0c      	ite	eq
 80066f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066f4:	2500      	movne	r5, #0
 80066f6:	4293      	cmp	r3, r2
 80066f8:	bfc4      	itt	gt
 80066fa:	1a9b      	subgt	r3, r3, r2
 80066fc:	18ed      	addgt	r5, r5, r3
 80066fe:	2600      	movs	r6, #0
 8006700:	341a      	adds	r4, #26
 8006702:	42b5      	cmp	r5, r6
 8006704:	d11a      	bne.n	800673c <_printf_common+0xc8>
 8006706:	2000      	movs	r0, #0
 8006708:	e008      	b.n	800671c <_printf_common+0xa8>
 800670a:	2301      	movs	r3, #1
 800670c:	4652      	mov	r2, sl
 800670e:	4649      	mov	r1, r9
 8006710:	4638      	mov	r0, r7
 8006712:	47c0      	blx	r8
 8006714:	3001      	adds	r0, #1
 8006716:	d103      	bne.n	8006720 <_printf_common+0xac>
 8006718:	f04f 30ff 	mov.w	r0, #4294967295
 800671c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006720:	3501      	adds	r5, #1
 8006722:	e7c6      	b.n	80066b2 <_printf_common+0x3e>
 8006724:	18e1      	adds	r1, r4, r3
 8006726:	1c5a      	adds	r2, r3, #1
 8006728:	2030      	movs	r0, #48	; 0x30
 800672a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800672e:	4422      	add	r2, r4
 8006730:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006734:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006738:	3302      	adds	r3, #2
 800673a:	e7c7      	b.n	80066cc <_printf_common+0x58>
 800673c:	2301      	movs	r3, #1
 800673e:	4622      	mov	r2, r4
 8006740:	4649      	mov	r1, r9
 8006742:	4638      	mov	r0, r7
 8006744:	47c0      	blx	r8
 8006746:	3001      	adds	r0, #1
 8006748:	d0e6      	beq.n	8006718 <_printf_common+0xa4>
 800674a:	3601      	adds	r6, #1
 800674c:	e7d9      	b.n	8006702 <_printf_common+0x8e>
	...

08006750 <_printf_i>:
 8006750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006754:	7e0f      	ldrb	r7, [r1, #24]
 8006756:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006758:	2f78      	cmp	r7, #120	; 0x78
 800675a:	4691      	mov	r9, r2
 800675c:	4680      	mov	r8, r0
 800675e:	460c      	mov	r4, r1
 8006760:	469a      	mov	sl, r3
 8006762:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006766:	d807      	bhi.n	8006778 <_printf_i+0x28>
 8006768:	2f62      	cmp	r7, #98	; 0x62
 800676a:	d80a      	bhi.n	8006782 <_printf_i+0x32>
 800676c:	2f00      	cmp	r7, #0
 800676e:	f000 80d8 	beq.w	8006922 <_printf_i+0x1d2>
 8006772:	2f58      	cmp	r7, #88	; 0x58
 8006774:	f000 80a3 	beq.w	80068be <_printf_i+0x16e>
 8006778:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800677c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006780:	e03a      	b.n	80067f8 <_printf_i+0xa8>
 8006782:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006786:	2b15      	cmp	r3, #21
 8006788:	d8f6      	bhi.n	8006778 <_printf_i+0x28>
 800678a:	a101      	add	r1, pc, #4	; (adr r1, 8006790 <_printf_i+0x40>)
 800678c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006790:	080067e9 	.word	0x080067e9
 8006794:	080067fd 	.word	0x080067fd
 8006798:	08006779 	.word	0x08006779
 800679c:	08006779 	.word	0x08006779
 80067a0:	08006779 	.word	0x08006779
 80067a4:	08006779 	.word	0x08006779
 80067a8:	080067fd 	.word	0x080067fd
 80067ac:	08006779 	.word	0x08006779
 80067b0:	08006779 	.word	0x08006779
 80067b4:	08006779 	.word	0x08006779
 80067b8:	08006779 	.word	0x08006779
 80067bc:	08006909 	.word	0x08006909
 80067c0:	0800682d 	.word	0x0800682d
 80067c4:	080068eb 	.word	0x080068eb
 80067c8:	08006779 	.word	0x08006779
 80067cc:	08006779 	.word	0x08006779
 80067d0:	0800692b 	.word	0x0800692b
 80067d4:	08006779 	.word	0x08006779
 80067d8:	0800682d 	.word	0x0800682d
 80067dc:	08006779 	.word	0x08006779
 80067e0:	08006779 	.word	0x08006779
 80067e4:	080068f3 	.word	0x080068f3
 80067e8:	682b      	ldr	r3, [r5, #0]
 80067ea:	1d1a      	adds	r2, r3, #4
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	602a      	str	r2, [r5, #0]
 80067f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067f8:	2301      	movs	r3, #1
 80067fa:	e0a3      	b.n	8006944 <_printf_i+0x1f4>
 80067fc:	6820      	ldr	r0, [r4, #0]
 80067fe:	6829      	ldr	r1, [r5, #0]
 8006800:	0606      	lsls	r6, r0, #24
 8006802:	f101 0304 	add.w	r3, r1, #4
 8006806:	d50a      	bpl.n	800681e <_printf_i+0xce>
 8006808:	680e      	ldr	r6, [r1, #0]
 800680a:	602b      	str	r3, [r5, #0]
 800680c:	2e00      	cmp	r6, #0
 800680e:	da03      	bge.n	8006818 <_printf_i+0xc8>
 8006810:	232d      	movs	r3, #45	; 0x2d
 8006812:	4276      	negs	r6, r6
 8006814:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006818:	485e      	ldr	r0, [pc, #376]	; (8006994 <_printf_i+0x244>)
 800681a:	230a      	movs	r3, #10
 800681c:	e019      	b.n	8006852 <_printf_i+0x102>
 800681e:	680e      	ldr	r6, [r1, #0]
 8006820:	602b      	str	r3, [r5, #0]
 8006822:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006826:	bf18      	it	ne
 8006828:	b236      	sxthne	r6, r6
 800682a:	e7ef      	b.n	800680c <_printf_i+0xbc>
 800682c:	682b      	ldr	r3, [r5, #0]
 800682e:	6820      	ldr	r0, [r4, #0]
 8006830:	1d19      	adds	r1, r3, #4
 8006832:	6029      	str	r1, [r5, #0]
 8006834:	0601      	lsls	r1, r0, #24
 8006836:	d501      	bpl.n	800683c <_printf_i+0xec>
 8006838:	681e      	ldr	r6, [r3, #0]
 800683a:	e002      	b.n	8006842 <_printf_i+0xf2>
 800683c:	0646      	lsls	r6, r0, #25
 800683e:	d5fb      	bpl.n	8006838 <_printf_i+0xe8>
 8006840:	881e      	ldrh	r6, [r3, #0]
 8006842:	4854      	ldr	r0, [pc, #336]	; (8006994 <_printf_i+0x244>)
 8006844:	2f6f      	cmp	r7, #111	; 0x6f
 8006846:	bf0c      	ite	eq
 8006848:	2308      	moveq	r3, #8
 800684a:	230a      	movne	r3, #10
 800684c:	2100      	movs	r1, #0
 800684e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006852:	6865      	ldr	r5, [r4, #4]
 8006854:	60a5      	str	r5, [r4, #8]
 8006856:	2d00      	cmp	r5, #0
 8006858:	bfa2      	ittt	ge
 800685a:	6821      	ldrge	r1, [r4, #0]
 800685c:	f021 0104 	bicge.w	r1, r1, #4
 8006860:	6021      	strge	r1, [r4, #0]
 8006862:	b90e      	cbnz	r6, 8006868 <_printf_i+0x118>
 8006864:	2d00      	cmp	r5, #0
 8006866:	d04d      	beq.n	8006904 <_printf_i+0x1b4>
 8006868:	4615      	mov	r5, r2
 800686a:	fbb6 f1f3 	udiv	r1, r6, r3
 800686e:	fb03 6711 	mls	r7, r3, r1, r6
 8006872:	5dc7      	ldrb	r7, [r0, r7]
 8006874:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006878:	4637      	mov	r7, r6
 800687a:	42bb      	cmp	r3, r7
 800687c:	460e      	mov	r6, r1
 800687e:	d9f4      	bls.n	800686a <_printf_i+0x11a>
 8006880:	2b08      	cmp	r3, #8
 8006882:	d10b      	bne.n	800689c <_printf_i+0x14c>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	07de      	lsls	r6, r3, #31
 8006888:	d508      	bpl.n	800689c <_printf_i+0x14c>
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	6861      	ldr	r1, [r4, #4]
 800688e:	4299      	cmp	r1, r3
 8006890:	bfde      	ittt	le
 8006892:	2330      	movle	r3, #48	; 0x30
 8006894:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006898:	f105 35ff 	addle.w	r5, r5, #4294967295
 800689c:	1b52      	subs	r2, r2, r5
 800689e:	6122      	str	r2, [r4, #16]
 80068a0:	f8cd a000 	str.w	sl, [sp]
 80068a4:	464b      	mov	r3, r9
 80068a6:	aa03      	add	r2, sp, #12
 80068a8:	4621      	mov	r1, r4
 80068aa:	4640      	mov	r0, r8
 80068ac:	f7ff fee2 	bl	8006674 <_printf_common>
 80068b0:	3001      	adds	r0, #1
 80068b2:	d14c      	bne.n	800694e <_printf_i+0x1fe>
 80068b4:	f04f 30ff 	mov.w	r0, #4294967295
 80068b8:	b004      	add	sp, #16
 80068ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068be:	4835      	ldr	r0, [pc, #212]	; (8006994 <_printf_i+0x244>)
 80068c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80068c4:	6829      	ldr	r1, [r5, #0]
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80068cc:	6029      	str	r1, [r5, #0]
 80068ce:	061d      	lsls	r5, r3, #24
 80068d0:	d514      	bpl.n	80068fc <_printf_i+0x1ac>
 80068d2:	07df      	lsls	r7, r3, #31
 80068d4:	bf44      	itt	mi
 80068d6:	f043 0320 	orrmi.w	r3, r3, #32
 80068da:	6023      	strmi	r3, [r4, #0]
 80068dc:	b91e      	cbnz	r6, 80068e6 <_printf_i+0x196>
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	f023 0320 	bic.w	r3, r3, #32
 80068e4:	6023      	str	r3, [r4, #0]
 80068e6:	2310      	movs	r3, #16
 80068e8:	e7b0      	b.n	800684c <_printf_i+0xfc>
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	f043 0320 	orr.w	r3, r3, #32
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	2378      	movs	r3, #120	; 0x78
 80068f4:	4828      	ldr	r0, [pc, #160]	; (8006998 <_printf_i+0x248>)
 80068f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068fa:	e7e3      	b.n	80068c4 <_printf_i+0x174>
 80068fc:	0659      	lsls	r1, r3, #25
 80068fe:	bf48      	it	mi
 8006900:	b2b6      	uxthmi	r6, r6
 8006902:	e7e6      	b.n	80068d2 <_printf_i+0x182>
 8006904:	4615      	mov	r5, r2
 8006906:	e7bb      	b.n	8006880 <_printf_i+0x130>
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	6826      	ldr	r6, [r4, #0]
 800690c:	6961      	ldr	r1, [r4, #20]
 800690e:	1d18      	adds	r0, r3, #4
 8006910:	6028      	str	r0, [r5, #0]
 8006912:	0635      	lsls	r5, r6, #24
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	d501      	bpl.n	800691c <_printf_i+0x1cc>
 8006918:	6019      	str	r1, [r3, #0]
 800691a:	e002      	b.n	8006922 <_printf_i+0x1d2>
 800691c:	0670      	lsls	r0, r6, #25
 800691e:	d5fb      	bpl.n	8006918 <_printf_i+0x1c8>
 8006920:	8019      	strh	r1, [r3, #0]
 8006922:	2300      	movs	r3, #0
 8006924:	6123      	str	r3, [r4, #16]
 8006926:	4615      	mov	r5, r2
 8006928:	e7ba      	b.n	80068a0 <_printf_i+0x150>
 800692a:	682b      	ldr	r3, [r5, #0]
 800692c:	1d1a      	adds	r2, r3, #4
 800692e:	602a      	str	r2, [r5, #0]
 8006930:	681d      	ldr	r5, [r3, #0]
 8006932:	6862      	ldr	r2, [r4, #4]
 8006934:	2100      	movs	r1, #0
 8006936:	4628      	mov	r0, r5
 8006938:	f7f9 fc52 	bl	80001e0 <memchr>
 800693c:	b108      	cbz	r0, 8006942 <_printf_i+0x1f2>
 800693e:	1b40      	subs	r0, r0, r5
 8006940:	6060      	str	r0, [r4, #4]
 8006942:	6863      	ldr	r3, [r4, #4]
 8006944:	6123      	str	r3, [r4, #16]
 8006946:	2300      	movs	r3, #0
 8006948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800694c:	e7a8      	b.n	80068a0 <_printf_i+0x150>
 800694e:	6923      	ldr	r3, [r4, #16]
 8006950:	462a      	mov	r2, r5
 8006952:	4649      	mov	r1, r9
 8006954:	4640      	mov	r0, r8
 8006956:	47d0      	blx	sl
 8006958:	3001      	adds	r0, #1
 800695a:	d0ab      	beq.n	80068b4 <_printf_i+0x164>
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	079b      	lsls	r3, r3, #30
 8006960:	d413      	bmi.n	800698a <_printf_i+0x23a>
 8006962:	68e0      	ldr	r0, [r4, #12]
 8006964:	9b03      	ldr	r3, [sp, #12]
 8006966:	4298      	cmp	r0, r3
 8006968:	bfb8      	it	lt
 800696a:	4618      	movlt	r0, r3
 800696c:	e7a4      	b.n	80068b8 <_printf_i+0x168>
 800696e:	2301      	movs	r3, #1
 8006970:	4632      	mov	r2, r6
 8006972:	4649      	mov	r1, r9
 8006974:	4640      	mov	r0, r8
 8006976:	47d0      	blx	sl
 8006978:	3001      	adds	r0, #1
 800697a:	d09b      	beq.n	80068b4 <_printf_i+0x164>
 800697c:	3501      	adds	r5, #1
 800697e:	68e3      	ldr	r3, [r4, #12]
 8006980:	9903      	ldr	r1, [sp, #12]
 8006982:	1a5b      	subs	r3, r3, r1
 8006984:	42ab      	cmp	r3, r5
 8006986:	dcf2      	bgt.n	800696e <_printf_i+0x21e>
 8006988:	e7eb      	b.n	8006962 <_printf_i+0x212>
 800698a:	2500      	movs	r5, #0
 800698c:	f104 0619 	add.w	r6, r4, #25
 8006990:	e7f5      	b.n	800697e <_printf_i+0x22e>
 8006992:	bf00      	nop
 8006994:	08008f5a 	.word	0x08008f5a
 8006998:	08008f6b 	.word	0x08008f6b

0800699c <siprintf>:
 800699c:	b40e      	push	{r1, r2, r3}
 800699e:	b500      	push	{lr}
 80069a0:	b09c      	sub	sp, #112	; 0x70
 80069a2:	ab1d      	add	r3, sp, #116	; 0x74
 80069a4:	9002      	str	r0, [sp, #8]
 80069a6:	9006      	str	r0, [sp, #24]
 80069a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069ac:	4809      	ldr	r0, [pc, #36]	; (80069d4 <siprintf+0x38>)
 80069ae:	9107      	str	r1, [sp, #28]
 80069b0:	9104      	str	r1, [sp, #16]
 80069b2:	4909      	ldr	r1, [pc, #36]	; (80069d8 <siprintf+0x3c>)
 80069b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b8:	9105      	str	r1, [sp, #20]
 80069ba:	6800      	ldr	r0, [r0, #0]
 80069bc:	9301      	str	r3, [sp, #4]
 80069be:	a902      	add	r1, sp, #8
 80069c0:	f001 fb78 	bl	80080b4 <_svfiprintf_r>
 80069c4:	9b02      	ldr	r3, [sp, #8]
 80069c6:	2200      	movs	r2, #0
 80069c8:	701a      	strb	r2, [r3, #0]
 80069ca:	b01c      	add	sp, #112	; 0x70
 80069cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80069d0:	b003      	add	sp, #12
 80069d2:	4770      	bx	lr
 80069d4:	2000000c 	.word	0x2000000c
 80069d8:	ffff0208 	.word	0xffff0208

080069dc <quorem>:
 80069dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e0:	6903      	ldr	r3, [r0, #16]
 80069e2:	690c      	ldr	r4, [r1, #16]
 80069e4:	42a3      	cmp	r3, r4
 80069e6:	4607      	mov	r7, r0
 80069e8:	f2c0 8081 	blt.w	8006aee <quorem+0x112>
 80069ec:	3c01      	subs	r4, #1
 80069ee:	f101 0814 	add.w	r8, r1, #20
 80069f2:	f100 0514 	add.w	r5, r0, #20
 80069f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a04:	3301      	adds	r3, #1
 8006a06:	429a      	cmp	r2, r3
 8006a08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a10:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a14:	d331      	bcc.n	8006a7a <quorem+0x9e>
 8006a16:	f04f 0e00 	mov.w	lr, #0
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	46ac      	mov	ip, r5
 8006a1e:	46f2      	mov	sl, lr
 8006a20:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a24:	b293      	uxth	r3, r2
 8006a26:	fb06 e303 	mla	r3, r6, r3, lr
 8006a2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	ebaa 0303 	sub.w	r3, sl, r3
 8006a34:	f8dc a000 	ldr.w	sl, [ip]
 8006a38:	0c12      	lsrs	r2, r2, #16
 8006a3a:	fa13 f38a 	uxtah	r3, r3, sl
 8006a3e:	fb06 e202 	mla	r2, r6, r2, lr
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	9b00      	ldr	r3, [sp, #0]
 8006a46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a4a:	b292      	uxth	r2, r2
 8006a4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a54:	f8bd 3000 	ldrh.w	r3, [sp]
 8006a58:	4581      	cmp	r9, r0
 8006a5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a5e:	f84c 3b04 	str.w	r3, [ip], #4
 8006a62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a66:	d2db      	bcs.n	8006a20 <quorem+0x44>
 8006a68:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a6c:	b92b      	cbnz	r3, 8006a7a <quorem+0x9e>
 8006a6e:	9b01      	ldr	r3, [sp, #4]
 8006a70:	3b04      	subs	r3, #4
 8006a72:	429d      	cmp	r5, r3
 8006a74:	461a      	mov	r2, r3
 8006a76:	d32e      	bcc.n	8006ad6 <quorem+0xfa>
 8006a78:	613c      	str	r4, [r7, #16]
 8006a7a:	4638      	mov	r0, r7
 8006a7c:	f001 f8c6 	bl	8007c0c <__mcmp>
 8006a80:	2800      	cmp	r0, #0
 8006a82:	db24      	blt.n	8006ace <quorem+0xf2>
 8006a84:	3601      	adds	r6, #1
 8006a86:	4628      	mov	r0, r5
 8006a88:	f04f 0c00 	mov.w	ip, #0
 8006a8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a90:	f8d0 e000 	ldr.w	lr, [r0]
 8006a94:	b293      	uxth	r3, r2
 8006a96:	ebac 0303 	sub.w	r3, ip, r3
 8006a9a:	0c12      	lsrs	r2, r2, #16
 8006a9c:	fa13 f38e 	uxtah	r3, r3, lr
 8006aa0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006aa4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aae:	45c1      	cmp	r9, r8
 8006ab0:	f840 3b04 	str.w	r3, [r0], #4
 8006ab4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ab8:	d2e8      	bcs.n	8006a8c <quorem+0xb0>
 8006aba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006abe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ac2:	b922      	cbnz	r2, 8006ace <quorem+0xf2>
 8006ac4:	3b04      	subs	r3, #4
 8006ac6:	429d      	cmp	r5, r3
 8006ac8:	461a      	mov	r2, r3
 8006aca:	d30a      	bcc.n	8006ae2 <quorem+0x106>
 8006acc:	613c      	str	r4, [r7, #16]
 8006ace:	4630      	mov	r0, r6
 8006ad0:	b003      	add	sp, #12
 8006ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad6:	6812      	ldr	r2, [r2, #0]
 8006ad8:	3b04      	subs	r3, #4
 8006ada:	2a00      	cmp	r2, #0
 8006adc:	d1cc      	bne.n	8006a78 <quorem+0x9c>
 8006ade:	3c01      	subs	r4, #1
 8006ae0:	e7c7      	b.n	8006a72 <quorem+0x96>
 8006ae2:	6812      	ldr	r2, [r2, #0]
 8006ae4:	3b04      	subs	r3, #4
 8006ae6:	2a00      	cmp	r2, #0
 8006ae8:	d1f0      	bne.n	8006acc <quorem+0xf0>
 8006aea:	3c01      	subs	r4, #1
 8006aec:	e7eb      	b.n	8006ac6 <quorem+0xea>
 8006aee:	2000      	movs	r0, #0
 8006af0:	e7ee      	b.n	8006ad0 <quorem+0xf4>
 8006af2:	0000      	movs	r0, r0
 8006af4:	0000      	movs	r0, r0
	...

08006af8 <_dtoa_r>:
 8006af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	ed2d 8b04 	vpush	{d8-d9}
 8006b00:	ec57 6b10 	vmov	r6, r7, d0
 8006b04:	b093      	sub	sp, #76	; 0x4c
 8006b06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006b08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b0c:	9106      	str	r1, [sp, #24]
 8006b0e:	ee10 aa10 	vmov	sl, s0
 8006b12:	4604      	mov	r4, r0
 8006b14:	9209      	str	r2, [sp, #36]	; 0x24
 8006b16:	930c      	str	r3, [sp, #48]	; 0x30
 8006b18:	46bb      	mov	fp, r7
 8006b1a:	b975      	cbnz	r5, 8006b3a <_dtoa_r+0x42>
 8006b1c:	2010      	movs	r0, #16
 8006b1e:	f000 fddd 	bl	80076dc <malloc>
 8006b22:	4602      	mov	r2, r0
 8006b24:	6260      	str	r0, [r4, #36]	; 0x24
 8006b26:	b920      	cbnz	r0, 8006b32 <_dtoa_r+0x3a>
 8006b28:	4ba7      	ldr	r3, [pc, #668]	; (8006dc8 <_dtoa_r+0x2d0>)
 8006b2a:	21ea      	movs	r1, #234	; 0xea
 8006b2c:	48a7      	ldr	r0, [pc, #668]	; (8006dcc <_dtoa_r+0x2d4>)
 8006b2e:	f001 fbd1 	bl	80082d4 <__assert_func>
 8006b32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006b36:	6005      	str	r5, [r0, #0]
 8006b38:	60c5      	str	r5, [r0, #12]
 8006b3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b3c:	6819      	ldr	r1, [r3, #0]
 8006b3e:	b151      	cbz	r1, 8006b56 <_dtoa_r+0x5e>
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	604a      	str	r2, [r1, #4]
 8006b44:	2301      	movs	r3, #1
 8006b46:	4093      	lsls	r3, r2
 8006b48:	608b      	str	r3, [r1, #8]
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	f000 fe1c 	bl	8007788 <_Bfree>
 8006b50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
 8006b56:	1e3b      	subs	r3, r7, #0
 8006b58:	bfaa      	itet	ge
 8006b5a:	2300      	movge	r3, #0
 8006b5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006b60:	f8c8 3000 	strge.w	r3, [r8]
 8006b64:	4b9a      	ldr	r3, [pc, #616]	; (8006dd0 <_dtoa_r+0x2d8>)
 8006b66:	bfbc      	itt	lt
 8006b68:	2201      	movlt	r2, #1
 8006b6a:	f8c8 2000 	strlt.w	r2, [r8]
 8006b6e:	ea33 030b 	bics.w	r3, r3, fp
 8006b72:	d11b      	bne.n	8006bac <_dtoa_r+0xb4>
 8006b74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b76:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b7a:	6013      	str	r3, [r2, #0]
 8006b7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b80:	4333      	orrs	r3, r6
 8006b82:	f000 8592 	beq.w	80076aa <_dtoa_r+0xbb2>
 8006b86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b88:	b963      	cbnz	r3, 8006ba4 <_dtoa_r+0xac>
 8006b8a:	4b92      	ldr	r3, [pc, #584]	; (8006dd4 <_dtoa_r+0x2dc>)
 8006b8c:	e022      	b.n	8006bd4 <_dtoa_r+0xdc>
 8006b8e:	4b92      	ldr	r3, [pc, #584]	; (8006dd8 <_dtoa_r+0x2e0>)
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	3308      	adds	r3, #8
 8006b94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b96:	6013      	str	r3, [r2, #0]
 8006b98:	9801      	ldr	r0, [sp, #4]
 8006b9a:	b013      	add	sp, #76	; 0x4c
 8006b9c:	ecbd 8b04 	vpop	{d8-d9}
 8006ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ba4:	4b8b      	ldr	r3, [pc, #556]	; (8006dd4 <_dtoa_r+0x2dc>)
 8006ba6:	9301      	str	r3, [sp, #4]
 8006ba8:	3303      	adds	r3, #3
 8006baa:	e7f3      	b.n	8006b94 <_dtoa_r+0x9c>
 8006bac:	2200      	movs	r2, #0
 8006bae:	2300      	movs	r3, #0
 8006bb0:	4650      	mov	r0, sl
 8006bb2:	4659      	mov	r1, fp
 8006bb4:	f7f9 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bb8:	ec4b ab19 	vmov	d9, sl, fp
 8006bbc:	4680      	mov	r8, r0
 8006bbe:	b158      	cbz	r0, 8006bd8 <_dtoa_r+0xe0>
 8006bc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 856b 	beq.w	80076a4 <_dtoa_r+0xbac>
 8006bce:	4883      	ldr	r0, [pc, #524]	; (8006ddc <_dtoa_r+0x2e4>)
 8006bd0:	6018      	str	r0, [r3, #0]
 8006bd2:	1e43      	subs	r3, r0, #1
 8006bd4:	9301      	str	r3, [sp, #4]
 8006bd6:	e7df      	b.n	8006b98 <_dtoa_r+0xa0>
 8006bd8:	ec4b ab10 	vmov	d0, sl, fp
 8006bdc:	aa10      	add	r2, sp, #64	; 0x40
 8006bde:	a911      	add	r1, sp, #68	; 0x44
 8006be0:	4620      	mov	r0, r4
 8006be2:	f001 f8b9 	bl	8007d58 <__d2b>
 8006be6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006bea:	ee08 0a10 	vmov	s16, r0
 8006bee:	2d00      	cmp	r5, #0
 8006bf0:	f000 8084 	beq.w	8006cfc <_dtoa_r+0x204>
 8006bf4:	ee19 3a90 	vmov	r3, s19
 8006bf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bfc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006c00:	4656      	mov	r6, sl
 8006c02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006c06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006c0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006c0e:	4b74      	ldr	r3, [pc, #464]	; (8006de0 <_dtoa_r+0x2e8>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	4630      	mov	r0, r6
 8006c14:	4639      	mov	r1, r7
 8006c16:	f7f9 fb37 	bl	8000288 <__aeabi_dsub>
 8006c1a:	a365      	add	r3, pc, #404	; (adr r3, 8006db0 <_dtoa_r+0x2b8>)
 8006c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c20:	f7f9 fcea 	bl	80005f8 <__aeabi_dmul>
 8006c24:	a364      	add	r3, pc, #400	; (adr r3, 8006db8 <_dtoa_r+0x2c0>)
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f7f9 fb2f 	bl	800028c <__adddf3>
 8006c2e:	4606      	mov	r6, r0
 8006c30:	4628      	mov	r0, r5
 8006c32:	460f      	mov	r7, r1
 8006c34:	f7f9 fc76 	bl	8000524 <__aeabi_i2d>
 8006c38:	a361      	add	r3, pc, #388	; (adr r3, 8006dc0 <_dtoa_r+0x2c8>)
 8006c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c3e:	f7f9 fcdb 	bl	80005f8 <__aeabi_dmul>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	4630      	mov	r0, r6
 8006c48:	4639      	mov	r1, r7
 8006c4a:	f7f9 fb1f 	bl	800028c <__adddf3>
 8006c4e:	4606      	mov	r6, r0
 8006c50:	460f      	mov	r7, r1
 8006c52:	f7f9 ff81 	bl	8000b58 <__aeabi_d2iz>
 8006c56:	2200      	movs	r2, #0
 8006c58:	9000      	str	r0, [sp, #0]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4630      	mov	r0, r6
 8006c5e:	4639      	mov	r1, r7
 8006c60:	f7f9 ff3c 	bl	8000adc <__aeabi_dcmplt>
 8006c64:	b150      	cbz	r0, 8006c7c <_dtoa_r+0x184>
 8006c66:	9800      	ldr	r0, [sp, #0]
 8006c68:	f7f9 fc5c 	bl	8000524 <__aeabi_i2d>
 8006c6c:	4632      	mov	r2, r6
 8006c6e:	463b      	mov	r3, r7
 8006c70:	f7f9 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c74:	b910      	cbnz	r0, 8006c7c <_dtoa_r+0x184>
 8006c76:	9b00      	ldr	r3, [sp, #0]
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	9b00      	ldr	r3, [sp, #0]
 8006c7e:	2b16      	cmp	r3, #22
 8006c80:	d85a      	bhi.n	8006d38 <_dtoa_r+0x240>
 8006c82:	9a00      	ldr	r2, [sp, #0]
 8006c84:	4b57      	ldr	r3, [pc, #348]	; (8006de4 <_dtoa_r+0x2ec>)
 8006c86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8e:	ec51 0b19 	vmov	r0, r1, d9
 8006c92:	f7f9 ff23 	bl	8000adc <__aeabi_dcmplt>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d050      	beq.n	8006d3c <_dtoa_r+0x244>
 8006c9a:	9b00      	ldr	r3, [sp, #0]
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ca4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ca6:	1b5d      	subs	r5, r3, r5
 8006ca8:	1e6b      	subs	r3, r5, #1
 8006caa:	9305      	str	r3, [sp, #20]
 8006cac:	bf45      	ittet	mi
 8006cae:	f1c5 0301 	rsbmi	r3, r5, #1
 8006cb2:	9304      	strmi	r3, [sp, #16]
 8006cb4:	2300      	movpl	r3, #0
 8006cb6:	2300      	movmi	r3, #0
 8006cb8:	bf4c      	ite	mi
 8006cba:	9305      	strmi	r3, [sp, #20]
 8006cbc:	9304      	strpl	r3, [sp, #16]
 8006cbe:	9b00      	ldr	r3, [sp, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	db3d      	blt.n	8006d40 <_dtoa_r+0x248>
 8006cc4:	9b05      	ldr	r3, [sp, #20]
 8006cc6:	9a00      	ldr	r2, [sp, #0]
 8006cc8:	920a      	str	r2, [sp, #40]	; 0x28
 8006cca:	4413      	add	r3, r2
 8006ccc:	9305      	str	r3, [sp, #20]
 8006cce:	2300      	movs	r3, #0
 8006cd0:	9307      	str	r3, [sp, #28]
 8006cd2:	9b06      	ldr	r3, [sp, #24]
 8006cd4:	2b09      	cmp	r3, #9
 8006cd6:	f200 8089 	bhi.w	8006dec <_dtoa_r+0x2f4>
 8006cda:	2b05      	cmp	r3, #5
 8006cdc:	bfc4      	itt	gt
 8006cde:	3b04      	subgt	r3, #4
 8006ce0:	9306      	strgt	r3, [sp, #24]
 8006ce2:	9b06      	ldr	r3, [sp, #24]
 8006ce4:	f1a3 0302 	sub.w	r3, r3, #2
 8006ce8:	bfcc      	ite	gt
 8006cea:	2500      	movgt	r5, #0
 8006cec:	2501      	movle	r5, #1
 8006cee:	2b03      	cmp	r3, #3
 8006cf0:	f200 8087 	bhi.w	8006e02 <_dtoa_r+0x30a>
 8006cf4:	e8df f003 	tbb	[pc, r3]
 8006cf8:	59383a2d 	.word	0x59383a2d
 8006cfc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006d00:	441d      	add	r5, r3
 8006d02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	bfc1      	itttt	gt
 8006d0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006d12:	fa0b f303 	lslgt.w	r3, fp, r3
 8006d16:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d1a:	bfda      	itte	le
 8006d1c:	f1c3 0320 	rsble	r3, r3, #32
 8006d20:	fa06 f003 	lslle.w	r0, r6, r3
 8006d24:	4318      	orrgt	r0, r3
 8006d26:	f7f9 fbed 	bl	8000504 <__aeabi_ui2d>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006d32:	3d01      	subs	r5, #1
 8006d34:	930e      	str	r3, [sp, #56]	; 0x38
 8006d36:	e76a      	b.n	8006c0e <_dtoa_r+0x116>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e7b2      	b.n	8006ca2 <_dtoa_r+0x1aa>
 8006d3c:	900b      	str	r0, [sp, #44]	; 0x2c
 8006d3e:	e7b1      	b.n	8006ca4 <_dtoa_r+0x1ac>
 8006d40:	9b04      	ldr	r3, [sp, #16]
 8006d42:	9a00      	ldr	r2, [sp, #0]
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	9304      	str	r3, [sp, #16]
 8006d48:	4253      	negs	r3, r2
 8006d4a:	9307      	str	r3, [sp, #28]
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	930a      	str	r3, [sp, #40]	; 0x28
 8006d50:	e7bf      	b.n	8006cd2 <_dtoa_r+0x1da>
 8006d52:	2300      	movs	r3, #0
 8006d54:	9308      	str	r3, [sp, #32]
 8006d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	dc55      	bgt.n	8006e08 <_dtoa_r+0x310>
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006d62:	461a      	mov	r2, r3
 8006d64:	9209      	str	r2, [sp, #36]	; 0x24
 8006d66:	e00c      	b.n	8006d82 <_dtoa_r+0x28a>
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e7f3      	b.n	8006d54 <_dtoa_r+0x25c>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d70:	9308      	str	r3, [sp, #32]
 8006d72:	9b00      	ldr	r3, [sp, #0]
 8006d74:	4413      	add	r3, r2
 8006d76:	9302      	str	r3, [sp, #8]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	9303      	str	r3, [sp, #12]
 8006d7e:	bfb8      	it	lt
 8006d80:	2301      	movlt	r3, #1
 8006d82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006d84:	2200      	movs	r2, #0
 8006d86:	6042      	str	r2, [r0, #4]
 8006d88:	2204      	movs	r2, #4
 8006d8a:	f102 0614 	add.w	r6, r2, #20
 8006d8e:	429e      	cmp	r6, r3
 8006d90:	6841      	ldr	r1, [r0, #4]
 8006d92:	d93d      	bls.n	8006e10 <_dtoa_r+0x318>
 8006d94:	4620      	mov	r0, r4
 8006d96:	f000 fcb7 	bl	8007708 <_Balloc>
 8006d9a:	9001      	str	r0, [sp, #4]
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	d13b      	bne.n	8006e18 <_dtoa_r+0x320>
 8006da0:	4b11      	ldr	r3, [pc, #68]	; (8006de8 <_dtoa_r+0x2f0>)
 8006da2:	4602      	mov	r2, r0
 8006da4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006da8:	e6c0      	b.n	8006b2c <_dtoa_r+0x34>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7df      	b.n	8006d6e <_dtoa_r+0x276>
 8006dae:	bf00      	nop
 8006db0:	636f4361 	.word	0x636f4361
 8006db4:	3fd287a7 	.word	0x3fd287a7
 8006db8:	8b60c8b3 	.word	0x8b60c8b3
 8006dbc:	3fc68a28 	.word	0x3fc68a28
 8006dc0:	509f79fb 	.word	0x509f79fb
 8006dc4:	3fd34413 	.word	0x3fd34413
 8006dc8:	08008f89 	.word	0x08008f89
 8006dcc:	08008fa0 	.word	0x08008fa0
 8006dd0:	7ff00000 	.word	0x7ff00000
 8006dd4:	08008f85 	.word	0x08008f85
 8006dd8:	08008f7c 	.word	0x08008f7c
 8006ddc:	08008f59 	.word	0x08008f59
 8006de0:	3ff80000 	.word	0x3ff80000
 8006de4:	08009090 	.word	0x08009090
 8006de8:	08008ffb 	.word	0x08008ffb
 8006dec:	2501      	movs	r5, #1
 8006dee:	2300      	movs	r3, #0
 8006df0:	9306      	str	r3, [sp, #24]
 8006df2:	9508      	str	r5, [sp, #32]
 8006df4:	f04f 33ff 	mov.w	r3, #4294967295
 8006df8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	2312      	movs	r3, #18
 8006e00:	e7b0      	b.n	8006d64 <_dtoa_r+0x26c>
 8006e02:	2301      	movs	r3, #1
 8006e04:	9308      	str	r3, [sp, #32]
 8006e06:	e7f5      	b.n	8006df4 <_dtoa_r+0x2fc>
 8006e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e0e:	e7b8      	b.n	8006d82 <_dtoa_r+0x28a>
 8006e10:	3101      	adds	r1, #1
 8006e12:	6041      	str	r1, [r0, #4]
 8006e14:	0052      	lsls	r2, r2, #1
 8006e16:	e7b8      	b.n	8006d8a <_dtoa_r+0x292>
 8006e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e1a:	9a01      	ldr	r2, [sp, #4]
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	9b03      	ldr	r3, [sp, #12]
 8006e20:	2b0e      	cmp	r3, #14
 8006e22:	f200 809d 	bhi.w	8006f60 <_dtoa_r+0x468>
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	f000 809a 	beq.w	8006f60 <_dtoa_r+0x468>
 8006e2c:	9b00      	ldr	r3, [sp, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	dd32      	ble.n	8006e98 <_dtoa_r+0x3a0>
 8006e32:	4ab7      	ldr	r2, [pc, #732]	; (8007110 <_dtoa_r+0x618>)
 8006e34:	f003 030f 	and.w	r3, r3, #15
 8006e38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e40:	9b00      	ldr	r3, [sp, #0]
 8006e42:	05d8      	lsls	r0, r3, #23
 8006e44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006e48:	d516      	bpl.n	8006e78 <_dtoa_r+0x380>
 8006e4a:	4bb2      	ldr	r3, [pc, #712]	; (8007114 <_dtoa_r+0x61c>)
 8006e4c:	ec51 0b19 	vmov	r0, r1, d9
 8006e50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e54:	f7f9 fcfa 	bl	800084c <__aeabi_ddiv>
 8006e58:	f007 070f 	and.w	r7, r7, #15
 8006e5c:	4682      	mov	sl, r0
 8006e5e:	468b      	mov	fp, r1
 8006e60:	2503      	movs	r5, #3
 8006e62:	4eac      	ldr	r6, [pc, #688]	; (8007114 <_dtoa_r+0x61c>)
 8006e64:	b957      	cbnz	r7, 8006e7c <_dtoa_r+0x384>
 8006e66:	4642      	mov	r2, r8
 8006e68:	464b      	mov	r3, r9
 8006e6a:	4650      	mov	r0, sl
 8006e6c:	4659      	mov	r1, fp
 8006e6e:	f7f9 fced 	bl	800084c <__aeabi_ddiv>
 8006e72:	4682      	mov	sl, r0
 8006e74:	468b      	mov	fp, r1
 8006e76:	e028      	b.n	8006eca <_dtoa_r+0x3d2>
 8006e78:	2502      	movs	r5, #2
 8006e7a:	e7f2      	b.n	8006e62 <_dtoa_r+0x36a>
 8006e7c:	07f9      	lsls	r1, r7, #31
 8006e7e:	d508      	bpl.n	8006e92 <_dtoa_r+0x39a>
 8006e80:	4640      	mov	r0, r8
 8006e82:	4649      	mov	r1, r9
 8006e84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e88:	f7f9 fbb6 	bl	80005f8 <__aeabi_dmul>
 8006e8c:	3501      	adds	r5, #1
 8006e8e:	4680      	mov	r8, r0
 8006e90:	4689      	mov	r9, r1
 8006e92:	107f      	asrs	r7, r7, #1
 8006e94:	3608      	adds	r6, #8
 8006e96:	e7e5      	b.n	8006e64 <_dtoa_r+0x36c>
 8006e98:	f000 809b 	beq.w	8006fd2 <_dtoa_r+0x4da>
 8006e9c:	9b00      	ldr	r3, [sp, #0]
 8006e9e:	4f9d      	ldr	r7, [pc, #628]	; (8007114 <_dtoa_r+0x61c>)
 8006ea0:	425e      	negs	r6, r3
 8006ea2:	4b9b      	ldr	r3, [pc, #620]	; (8007110 <_dtoa_r+0x618>)
 8006ea4:	f006 020f 	and.w	r2, r6, #15
 8006ea8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb0:	ec51 0b19 	vmov	r0, r1, d9
 8006eb4:	f7f9 fba0 	bl	80005f8 <__aeabi_dmul>
 8006eb8:	1136      	asrs	r6, r6, #4
 8006eba:	4682      	mov	sl, r0
 8006ebc:	468b      	mov	fp, r1
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	2502      	movs	r5, #2
 8006ec2:	2e00      	cmp	r6, #0
 8006ec4:	d17a      	bne.n	8006fbc <_dtoa_r+0x4c4>
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1d3      	bne.n	8006e72 <_dtoa_r+0x37a>
 8006eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 8082 	beq.w	8006fd6 <_dtoa_r+0x4de>
 8006ed2:	4b91      	ldr	r3, [pc, #580]	; (8007118 <_dtoa_r+0x620>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4650      	mov	r0, sl
 8006ed8:	4659      	mov	r1, fp
 8006eda:	f7f9 fdff 	bl	8000adc <__aeabi_dcmplt>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	d079      	beq.n	8006fd6 <_dtoa_r+0x4de>
 8006ee2:	9b03      	ldr	r3, [sp, #12]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d076      	beq.n	8006fd6 <_dtoa_r+0x4de>
 8006ee8:	9b02      	ldr	r3, [sp, #8]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	dd36      	ble.n	8006f5c <_dtoa_r+0x464>
 8006eee:	9b00      	ldr	r3, [sp, #0]
 8006ef0:	4650      	mov	r0, sl
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	1e5f      	subs	r7, r3, #1
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	4b88      	ldr	r3, [pc, #544]	; (800711c <_dtoa_r+0x624>)
 8006efa:	f7f9 fb7d 	bl	80005f8 <__aeabi_dmul>
 8006efe:	9e02      	ldr	r6, [sp, #8]
 8006f00:	4682      	mov	sl, r0
 8006f02:	468b      	mov	fp, r1
 8006f04:	3501      	adds	r5, #1
 8006f06:	4628      	mov	r0, r5
 8006f08:	f7f9 fb0c 	bl	8000524 <__aeabi_i2d>
 8006f0c:	4652      	mov	r2, sl
 8006f0e:	465b      	mov	r3, fp
 8006f10:	f7f9 fb72 	bl	80005f8 <__aeabi_dmul>
 8006f14:	4b82      	ldr	r3, [pc, #520]	; (8007120 <_dtoa_r+0x628>)
 8006f16:	2200      	movs	r2, #0
 8006f18:	f7f9 f9b8 	bl	800028c <__adddf3>
 8006f1c:	46d0      	mov	r8, sl
 8006f1e:	46d9      	mov	r9, fp
 8006f20:	4682      	mov	sl, r0
 8006f22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006f26:	2e00      	cmp	r6, #0
 8006f28:	d158      	bne.n	8006fdc <_dtoa_r+0x4e4>
 8006f2a:	4b7e      	ldr	r3, [pc, #504]	; (8007124 <_dtoa_r+0x62c>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	4640      	mov	r0, r8
 8006f30:	4649      	mov	r1, r9
 8006f32:	f7f9 f9a9 	bl	8000288 <__aeabi_dsub>
 8006f36:	4652      	mov	r2, sl
 8006f38:	465b      	mov	r3, fp
 8006f3a:	4680      	mov	r8, r0
 8006f3c:	4689      	mov	r9, r1
 8006f3e:	f7f9 fdeb 	bl	8000b18 <__aeabi_dcmpgt>
 8006f42:	2800      	cmp	r0, #0
 8006f44:	f040 8295 	bne.w	8007472 <_dtoa_r+0x97a>
 8006f48:	4652      	mov	r2, sl
 8006f4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f4e:	4640      	mov	r0, r8
 8006f50:	4649      	mov	r1, r9
 8006f52:	f7f9 fdc3 	bl	8000adc <__aeabi_dcmplt>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	f040 8289 	bne.w	800746e <_dtoa_r+0x976>
 8006f5c:	ec5b ab19 	vmov	sl, fp, d9
 8006f60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f2c0 8148 	blt.w	80071f8 <_dtoa_r+0x700>
 8006f68:	9a00      	ldr	r2, [sp, #0]
 8006f6a:	2a0e      	cmp	r2, #14
 8006f6c:	f300 8144 	bgt.w	80071f8 <_dtoa_r+0x700>
 8006f70:	4b67      	ldr	r3, [pc, #412]	; (8007110 <_dtoa_r+0x618>)
 8006f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	f280 80d5 	bge.w	800712c <_dtoa_r+0x634>
 8006f82:	9b03      	ldr	r3, [sp, #12]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f300 80d1 	bgt.w	800712c <_dtoa_r+0x634>
 8006f8a:	f040 826f 	bne.w	800746c <_dtoa_r+0x974>
 8006f8e:	4b65      	ldr	r3, [pc, #404]	; (8007124 <_dtoa_r+0x62c>)
 8006f90:	2200      	movs	r2, #0
 8006f92:	4640      	mov	r0, r8
 8006f94:	4649      	mov	r1, r9
 8006f96:	f7f9 fb2f 	bl	80005f8 <__aeabi_dmul>
 8006f9a:	4652      	mov	r2, sl
 8006f9c:	465b      	mov	r3, fp
 8006f9e:	f7f9 fdb1 	bl	8000b04 <__aeabi_dcmpge>
 8006fa2:	9e03      	ldr	r6, [sp, #12]
 8006fa4:	4637      	mov	r7, r6
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	f040 8245 	bne.w	8007436 <_dtoa_r+0x93e>
 8006fac:	9d01      	ldr	r5, [sp, #4]
 8006fae:	2331      	movs	r3, #49	; 0x31
 8006fb0:	f805 3b01 	strb.w	r3, [r5], #1
 8006fb4:	9b00      	ldr	r3, [sp, #0]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	e240      	b.n	800743e <_dtoa_r+0x946>
 8006fbc:	07f2      	lsls	r2, r6, #31
 8006fbe:	d505      	bpl.n	8006fcc <_dtoa_r+0x4d4>
 8006fc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc4:	f7f9 fb18 	bl	80005f8 <__aeabi_dmul>
 8006fc8:	3501      	adds	r5, #1
 8006fca:	2301      	movs	r3, #1
 8006fcc:	1076      	asrs	r6, r6, #1
 8006fce:	3708      	adds	r7, #8
 8006fd0:	e777      	b.n	8006ec2 <_dtoa_r+0x3ca>
 8006fd2:	2502      	movs	r5, #2
 8006fd4:	e779      	b.n	8006eca <_dtoa_r+0x3d2>
 8006fd6:	9f00      	ldr	r7, [sp, #0]
 8006fd8:	9e03      	ldr	r6, [sp, #12]
 8006fda:	e794      	b.n	8006f06 <_dtoa_r+0x40e>
 8006fdc:	9901      	ldr	r1, [sp, #4]
 8006fde:	4b4c      	ldr	r3, [pc, #304]	; (8007110 <_dtoa_r+0x618>)
 8006fe0:	4431      	add	r1, r6
 8006fe2:	910d      	str	r1, [sp, #52]	; 0x34
 8006fe4:	9908      	ldr	r1, [sp, #32]
 8006fe6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006fea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fee:	2900      	cmp	r1, #0
 8006ff0:	d043      	beq.n	800707a <_dtoa_r+0x582>
 8006ff2:	494d      	ldr	r1, [pc, #308]	; (8007128 <_dtoa_r+0x630>)
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	f7f9 fc29 	bl	800084c <__aeabi_ddiv>
 8006ffa:	4652      	mov	r2, sl
 8006ffc:	465b      	mov	r3, fp
 8006ffe:	f7f9 f943 	bl	8000288 <__aeabi_dsub>
 8007002:	9d01      	ldr	r5, [sp, #4]
 8007004:	4682      	mov	sl, r0
 8007006:	468b      	mov	fp, r1
 8007008:	4649      	mov	r1, r9
 800700a:	4640      	mov	r0, r8
 800700c:	f7f9 fda4 	bl	8000b58 <__aeabi_d2iz>
 8007010:	4606      	mov	r6, r0
 8007012:	f7f9 fa87 	bl	8000524 <__aeabi_i2d>
 8007016:	4602      	mov	r2, r0
 8007018:	460b      	mov	r3, r1
 800701a:	4640      	mov	r0, r8
 800701c:	4649      	mov	r1, r9
 800701e:	f7f9 f933 	bl	8000288 <__aeabi_dsub>
 8007022:	3630      	adds	r6, #48	; 0x30
 8007024:	f805 6b01 	strb.w	r6, [r5], #1
 8007028:	4652      	mov	r2, sl
 800702a:	465b      	mov	r3, fp
 800702c:	4680      	mov	r8, r0
 800702e:	4689      	mov	r9, r1
 8007030:	f7f9 fd54 	bl	8000adc <__aeabi_dcmplt>
 8007034:	2800      	cmp	r0, #0
 8007036:	d163      	bne.n	8007100 <_dtoa_r+0x608>
 8007038:	4642      	mov	r2, r8
 800703a:	464b      	mov	r3, r9
 800703c:	4936      	ldr	r1, [pc, #216]	; (8007118 <_dtoa_r+0x620>)
 800703e:	2000      	movs	r0, #0
 8007040:	f7f9 f922 	bl	8000288 <__aeabi_dsub>
 8007044:	4652      	mov	r2, sl
 8007046:	465b      	mov	r3, fp
 8007048:	f7f9 fd48 	bl	8000adc <__aeabi_dcmplt>
 800704c:	2800      	cmp	r0, #0
 800704e:	f040 80b5 	bne.w	80071bc <_dtoa_r+0x6c4>
 8007052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007054:	429d      	cmp	r5, r3
 8007056:	d081      	beq.n	8006f5c <_dtoa_r+0x464>
 8007058:	4b30      	ldr	r3, [pc, #192]	; (800711c <_dtoa_r+0x624>)
 800705a:	2200      	movs	r2, #0
 800705c:	4650      	mov	r0, sl
 800705e:	4659      	mov	r1, fp
 8007060:	f7f9 faca 	bl	80005f8 <__aeabi_dmul>
 8007064:	4b2d      	ldr	r3, [pc, #180]	; (800711c <_dtoa_r+0x624>)
 8007066:	4682      	mov	sl, r0
 8007068:	468b      	mov	fp, r1
 800706a:	4640      	mov	r0, r8
 800706c:	4649      	mov	r1, r9
 800706e:	2200      	movs	r2, #0
 8007070:	f7f9 fac2 	bl	80005f8 <__aeabi_dmul>
 8007074:	4680      	mov	r8, r0
 8007076:	4689      	mov	r9, r1
 8007078:	e7c6      	b.n	8007008 <_dtoa_r+0x510>
 800707a:	4650      	mov	r0, sl
 800707c:	4659      	mov	r1, fp
 800707e:	f7f9 fabb 	bl	80005f8 <__aeabi_dmul>
 8007082:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007084:	9d01      	ldr	r5, [sp, #4]
 8007086:	930f      	str	r3, [sp, #60]	; 0x3c
 8007088:	4682      	mov	sl, r0
 800708a:	468b      	mov	fp, r1
 800708c:	4649      	mov	r1, r9
 800708e:	4640      	mov	r0, r8
 8007090:	f7f9 fd62 	bl	8000b58 <__aeabi_d2iz>
 8007094:	4606      	mov	r6, r0
 8007096:	f7f9 fa45 	bl	8000524 <__aeabi_i2d>
 800709a:	3630      	adds	r6, #48	; 0x30
 800709c:	4602      	mov	r2, r0
 800709e:	460b      	mov	r3, r1
 80070a0:	4640      	mov	r0, r8
 80070a2:	4649      	mov	r1, r9
 80070a4:	f7f9 f8f0 	bl	8000288 <__aeabi_dsub>
 80070a8:	f805 6b01 	strb.w	r6, [r5], #1
 80070ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070ae:	429d      	cmp	r5, r3
 80070b0:	4680      	mov	r8, r0
 80070b2:	4689      	mov	r9, r1
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	d124      	bne.n	8007104 <_dtoa_r+0x60c>
 80070ba:	4b1b      	ldr	r3, [pc, #108]	; (8007128 <_dtoa_r+0x630>)
 80070bc:	4650      	mov	r0, sl
 80070be:	4659      	mov	r1, fp
 80070c0:	f7f9 f8e4 	bl	800028c <__adddf3>
 80070c4:	4602      	mov	r2, r0
 80070c6:	460b      	mov	r3, r1
 80070c8:	4640      	mov	r0, r8
 80070ca:	4649      	mov	r1, r9
 80070cc:	f7f9 fd24 	bl	8000b18 <__aeabi_dcmpgt>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d173      	bne.n	80071bc <_dtoa_r+0x6c4>
 80070d4:	4652      	mov	r2, sl
 80070d6:	465b      	mov	r3, fp
 80070d8:	4913      	ldr	r1, [pc, #76]	; (8007128 <_dtoa_r+0x630>)
 80070da:	2000      	movs	r0, #0
 80070dc:	f7f9 f8d4 	bl	8000288 <__aeabi_dsub>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4640      	mov	r0, r8
 80070e6:	4649      	mov	r1, r9
 80070e8:	f7f9 fcf8 	bl	8000adc <__aeabi_dcmplt>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f43f af35 	beq.w	8006f5c <_dtoa_r+0x464>
 80070f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80070f4:	1e6b      	subs	r3, r5, #1
 80070f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80070f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070fc:	2b30      	cmp	r3, #48	; 0x30
 80070fe:	d0f8      	beq.n	80070f2 <_dtoa_r+0x5fa>
 8007100:	9700      	str	r7, [sp, #0]
 8007102:	e049      	b.n	8007198 <_dtoa_r+0x6a0>
 8007104:	4b05      	ldr	r3, [pc, #20]	; (800711c <_dtoa_r+0x624>)
 8007106:	f7f9 fa77 	bl	80005f8 <__aeabi_dmul>
 800710a:	4680      	mov	r8, r0
 800710c:	4689      	mov	r9, r1
 800710e:	e7bd      	b.n	800708c <_dtoa_r+0x594>
 8007110:	08009090 	.word	0x08009090
 8007114:	08009068 	.word	0x08009068
 8007118:	3ff00000 	.word	0x3ff00000
 800711c:	40240000 	.word	0x40240000
 8007120:	401c0000 	.word	0x401c0000
 8007124:	40140000 	.word	0x40140000
 8007128:	3fe00000 	.word	0x3fe00000
 800712c:	9d01      	ldr	r5, [sp, #4]
 800712e:	4656      	mov	r6, sl
 8007130:	465f      	mov	r7, fp
 8007132:	4642      	mov	r2, r8
 8007134:	464b      	mov	r3, r9
 8007136:	4630      	mov	r0, r6
 8007138:	4639      	mov	r1, r7
 800713a:	f7f9 fb87 	bl	800084c <__aeabi_ddiv>
 800713e:	f7f9 fd0b 	bl	8000b58 <__aeabi_d2iz>
 8007142:	4682      	mov	sl, r0
 8007144:	f7f9 f9ee 	bl	8000524 <__aeabi_i2d>
 8007148:	4642      	mov	r2, r8
 800714a:	464b      	mov	r3, r9
 800714c:	f7f9 fa54 	bl	80005f8 <__aeabi_dmul>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4630      	mov	r0, r6
 8007156:	4639      	mov	r1, r7
 8007158:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800715c:	f7f9 f894 	bl	8000288 <__aeabi_dsub>
 8007160:	f805 6b01 	strb.w	r6, [r5], #1
 8007164:	9e01      	ldr	r6, [sp, #4]
 8007166:	9f03      	ldr	r7, [sp, #12]
 8007168:	1bae      	subs	r6, r5, r6
 800716a:	42b7      	cmp	r7, r6
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	d135      	bne.n	80071de <_dtoa_r+0x6e6>
 8007172:	f7f9 f88b 	bl	800028c <__adddf3>
 8007176:	4642      	mov	r2, r8
 8007178:	464b      	mov	r3, r9
 800717a:	4606      	mov	r6, r0
 800717c:	460f      	mov	r7, r1
 800717e:	f7f9 fccb 	bl	8000b18 <__aeabi_dcmpgt>
 8007182:	b9d0      	cbnz	r0, 80071ba <_dtoa_r+0x6c2>
 8007184:	4642      	mov	r2, r8
 8007186:	464b      	mov	r3, r9
 8007188:	4630      	mov	r0, r6
 800718a:	4639      	mov	r1, r7
 800718c:	f7f9 fc9c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007190:	b110      	cbz	r0, 8007198 <_dtoa_r+0x6a0>
 8007192:	f01a 0f01 	tst.w	sl, #1
 8007196:	d110      	bne.n	80071ba <_dtoa_r+0x6c2>
 8007198:	4620      	mov	r0, r4
 800719a:	ee18 1a10 	vmov	r1, s16
 800719e:	f000 faf3 	bl	8007788 <_Bfree>
 80071a2:	2300      	movs	r3, #0
 80071a4:	9800      	ldr	r0, [sp, #0]
 80071a6:	702b      	strb	r3, [r5, #0]
 80071a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071aa:	3001      	adds	r0, #1
 80071ac:	6018      	str	r0, [r3, #0]
 80071ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f43f acf1 	beq.w	8006b98 <_dtoa_r+0xa0>
 80071b6:	601d      	str	r5, [r3, #0]
 80071b8:	e4ee      	b.n	8006b98 <_dtoa_r+0xa0>
 80071ba:	9f00      	ldr	r7, [sp, #0]
 80071bc:	462b      	mov	r3, r5
 80071be:	461d      	mov	r5, r3
 80071c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071c4:	2a39      	cmp	r2, #57	; 0x39
 80071c6:	d106      	bne.n	80071d6 <_dtoa_r+0x6de>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d1f7      	bne.n	80071be <_dtoa_r+0x6c6>
 80071ce:	9901      	ldr	r1, [sp, #4]
 80071d0:	2230      	movs	r2, #48	; 0x30
 80071d2:	3701      	adds	r7, #1
 80071d4:	700a      	strb	r2, [r1, #0]
 80071d6:	781a      	ldrb	r2, [r3, #0]
 80071d8:	3201      	adds	r2, #1
 80071da:	701a      	strb	r2, [r3, #0]
 80071dc:	e790      	b.n	8007100 <_dtoa_r+0x608>
 80071de:	4ba6      	ldr	r3, [pc, #664]	; (8007478 <_dtoa_r+0x980>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	f7f9 fa09 	bl	80005f8 <__aeabi_dmul>
 80071e6:	2200      	movs	r2, #0
 80071e8:	2300      	movs	r3, #0
 80071ea:	4606      	mov	r6, r0
 80071ec:	460f      	mov	r7, r1
 80071ee:	f7f9 fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d09d      	beq.n	8007132 <_dtoa_r+0x63a>
 80071f6:	e7cf      	b.n	8007198 <_dtoa_r+0x6a0>
 80071f8:	9a08      	ldr	r2, [sp, #32]
 80071fa:	2a00      	cmp	r2, #0
 80071fc:	f000 80d7 	beq.w	80073ae <_dtoa_r+0x8b6>
 8007200:	9a06      	ldr	r2, [sp, #24]
 8007202:	2a01      	cmp	r2, #1
 8007204:	f300 80ba 	bgt.w	800737c <_dtoa_r+0x884>
 8007208:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800720a:	2a00      	cmp	r2, #0
 800720c:	f000 80b2 	beq.w	8007374 <_dtoa_r+0x87c>
 8007210:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007214:	9e07      	ldr	r6, [sp, #28]
 8007216:	9d04      	ldr	r5, [sp, #16]
 8007218:	9a04      	ldr	r2, [sp, #16]
 800721a:	441a      	add	r2, r3
 800721c:	9204      	str	r2, [sp, #16]
 800721e:	9a05      	ldr	r2, [sp, #20]
 8007220:	2101      	movs	r1, #1
 8007222:	441a      	add	r2, r3
 8007224:	4620      	mov	r0, r4
 8007226:	9205      	str	r2, [sp, #20]
 8007228:	f000 fb66 	bl	80078f8 <__i2b>
 800722c:	4607      	mov	r7, r0
 800722e:	2d00      	cmp	r5, #0
 8007230:	dd0c      	ble.n	800724c <_dtoa_r+0x754>
 8007232:	9b05      	ldr	r3, [sp, #20]
 8007234:	2b00      	cmp	r3, #0
 8007236:	dd09      	ble.n	800724c <_dtoa_r+0x754>
 8007238:	42ab      	cmp	r3, r5
 800723a:	9a04      	ldr	r2, [sp, #16]
 800723c:	bfa8      	it	ge
 800723e:	462b      	movge	r3, r5
 8007240:	1ad2      	subs	r2, r2, r3
 8007242:	9204      	str	r2, [sp, #16]
 8007244:	9a05      	ldr	r2, [sp, #20]
 8007246:	1aed      	subs	r5, r5, r3
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	9b07      	ldr	r3, [sp, #28]
 800724e:	b31b      	cbz	r3, 8007298 <_dtoa_r+0x7a0>
 8007250:	9b08      	ldr	r3, [sp, #32]
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 80af 	beq.w	80073b6 <_dtoa_r+0x8be>
 8007258:	2e00      	cmp	r6, #0
 800725a:	dd13      	ble.n	8007284 <_dtoa_r+0x78c>
 800725c:	4639      	mov	r1, r7
 800725e:	4632      	mov	r2, r6
 8007260:	4620      	mov	r0, r4
 8007262:	f000 fc09 	bl	8007a78 <__pow5mult>
 8007266:	ee18 2a10 	vmov	r2, s16
 800726a:	4601      	mov	r1, r0
 800726c:	4607      	mov	r7, r0
 800726e:	4620      	mov	r0, r4
 8007270:	f000 fb58 	bl	8007924 <__multiply>
 8007274:	ee18 1a10 	vmov	r1, s16
 8007278:	4680      	mov	r8, r0
 800727a:	4620      	mov	r0, r4
 800727c:	f000 fa84 	bl	8007788 <_Bfree>
 8007280:	ee08 8a10 	vmov	s16, r8
 8007284:	9b07      	ldr	r3, [sp, #28]
 8007286:	1b9a      	subs	r2, r3, r6
 8007288:	d006      	beq.n	8007298 <_dtoa_r+0x7a0>
 800728a:	ee18 1a10 	vmov	r1, s16
 800728e:	4620      	mov	r0, r4
 8007290:	f000 fbf2 	bl	8007a78 <__pow5mult>
 8007294:	ee08 0a10 	vmov	s16, r0
 8007298:	2101      	movs	r1, #1
 800729a:	4620      	mov	r0, r4
 800729c:	f000 fb2c 	bl	80078f8 <__i2b>
 80072a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	4606      	mov	r6, r0
 80072a6:	f340 8088 	ble.w	80073ba <_dtoa_r+0x8c2>
 80072aa:	461a      	mov	r2, r3
 80072ac:	4601      	mov	r1, r0
 80072ae:	4620      	mov	r0, r4
 80072b0:	f000 fbe2 	bl	8007a78 <__pow5mult>
 80072b4:	9b06      	ldr	r3, [sp, #24]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	4606      	mov	r6, r0
 80072ba:	f340 8081 	ble.w	80073c0 <_dtoa_r+0x8c8>
 80072be:	f04f 0800 	mov.w	r8, #0
 80072c2:	6933      	ldr	r3, [r6, #16]
 80072c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80072c8:	6918      	ldr	r0, [r3, #16]
 80072ca:	f000 fac5 	bl	8007858 <__hi0bits>
 80072ce:	f1c0 0020 	rsb	r0, r0, #32
 80072d2:	9b05      	ldr	r3, [sp, #20]
 80072d4:	4418      	add	r0, r3
 80072d6:	f010 001f 	ands.w	r0, r0, #31
 80072da:	f000 8092 	beq.w	8007402 <_dtoa_r+0x90a>
 80072de:	f1c0 0320 	rsb	r3, r0, #32
 80072e2:	2b04      	cmp	r3, #4
 80072e4:	f340 808a 	ble.w	80073fc <_dtoa_r+0x904>
 80072e8:	f1c0 001c 	rsb	r0, r0, #28
 80072ec:	9b04      	ldr	r3, [sp, #16]
 80072ee:	4403      	add	r3, r0
 80072f0:	9304      	str	r3, [sp, #16]
 80072f2:	9b05      	ldr	r3, [sp, #20]
 80072f4:	4403      	add	r3, r0
 80072f6:	4405      	add	r5, r0
 80072f8:	9305      	str	r3, [sp, #20]
 80072fa:	9b04      	ldr	r3, [sp, #16]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	dd07      	ble.n	8007310 <_dtoa_r+0x818>
 8007300:	ee18 1a10 	vmov	r1, s16
 8007304:	461a      	mov	r2, r3
 8007306:	4620      	mov	r0, r4
 8007308:	f000 fc10 	bl	8007b2c <__lshift>
 800730c:	ee08 0a10 	vmov	s16, r0
 8007310:	9b05      	ldr	r3, [sp, #20]
 8007312:	2b00      	cmp	r3, #0
 8007314:	dd05      	ble.n	8007322 <_dtoa_r+0x82a>
 8007316:	4631      	mov	r1, r6
 8007318:	461a      	mov	r2, r3
 800731a:	4620      	mov	r0, r4
 800731c:	f000 fc06 	bl	8007b2c <__lshift>
 8007320:	4606      	mov	r6, r0
 8007322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d06e      	beq.n	8007406 <_dtoa_r+0x90e>
 8007328:	ee18 0a10 	vmov	r0, s16
 800732c:	4631      	mov	r1, r6
 800732e:	f000 fc6d 	bl	8007c0c <__mcmp>
 8007332:	2800      	cmp	r0, #0
 8007334:	da67      	bge.n	8007406 <_dtoa_r+0x90e>
 8007336:	9b00      	ldr	r3, [sp, #0]
 8007338:	3b01      	subs	r3, #1
 800733a:	ee18 1a10 	vmov	r1, s16
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	220a      	movs	r2, #10
 8007342:	2300      	movs	r3, #0
 8007344:	4620      	mov	r0, r4
 8007346:	f000 fa41 	bl	80077cc <__multadd>
 800734a:	9b08      	ldr	r3, [sp, #32]
 800734c:	ee08 0a10 	vmov	s16, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 81b1 	beq.w	80076b8 <_dtoa_r+0xbc0>
 8007356:	2300      	movs	r3, #0
 8007358:	4639      	mov	r1, r7
 800735a:	220a      	movs	r2, #10
 800735c:	4620      	mov	r0, r4
 800735e:	f000 fa35 	bl	80077cc <__multadd>
 8007362:	9b02      	ldr	r3, [sp, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	4607      	mov	r7, r0
 8007368:	f300 808e 	bgt.w	8007488 <_dtoa_r+0x990>
 800736c:	9b06      	ldr	r3, [sp, #24]
 800736e:	2b02      	cmp	r3, #2
 8007370:	dc51      	bgt.n	8007416 <_dtoa_r+0x91e>
 8007372:	e089      	b.n	8007488 <_dtoa_r+0x990>
 8007374:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007376:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800737a:	e74b      	b.n	8007214 <_dtoa_r+0x71c>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	1e5e      	subs	r6, r3, #1
 8007380:	9b07      	ldr	r3, [sp, #28]
 8007382:	42b3      	cmp	r3, r6
 8007384:	bfbf      	itttt	lt
 8007386:	9b07      	ldrlt	r3, [sp, #28]
 8007388:	9607      	strlt	r6, [sp, #28]
 800738a:	1af2      	sublt	r2, r6, r3
 800738c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800738e:	bfb6      	itet	lt
 8007390:	189b      	addlt	r3, r3, r2
 8007392:	1b9e      	subge	r6, r3, r6
 8007394:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007396:	9b03      	ldr	r3, [sp, #12]
 8007398:	bfb8      	it	lt
 800739a:	2600      	movlt	r6, #0
 800739c:	2b00      	cmp	r3, #0
 800739e:	bfb7      	itett	lt
 80073a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80073a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80073a8:	1a9d      	sublt	r5, r3, r2
 80073aa:	2300      	movlt	r3, #0
 80073ac:	e734      	b.n	8007218 <_dtoa_r+0x720>
 80073ae:	9e07      	ldr	r6, [sp, #28]
 80073b0:	9d04      	ldr	r5, [sp, #16]
 80073b2:	9f08      	ldr	r7, [sp, #32]
 80073b4:	e73b      	b.n	800722e <_dtoa_r+0x736>
 80073b6:	9a07      	ldr	r2, [sp, #28]
 80073b8:	e767      	b.n	800728a <_dtoa_r+0x792>
 80073ba:	9b06      	ldr	r3, [sp, #24]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	dc18      	bgt.n	80073f2 <_dtoa_r+0x8fa>
 80073c0:	f1ba 0f00 	cmp.w	sl, #0
 80073c4:	d115      	bne.n	80073f2 <_dtoa_r+0x8fa>
 80073c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073ca:	b993      	cbnz	r3, 80073f2 <_dtoa_r+0x8fa>
 80073cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80073d0:	0d1b      	lsrs	r3, r3, #20
 80073d2:	051b      	lsls	r3, r3, #20
 80073d4:	b183      	cbz	r3, 80073f8 <_dtoa_r+0x900>
 80073d6:	9b04      	ldr	r3, [sp, #16]
 80073d8:	3301      	adds	r3, #1
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	9b05      	ldr	r3, [sp, #20]
 80073de:	3301      	adds	r3, #1
 80073e0:	9305      	str	r3, [sp, #20]
 80073e2:	f04f 0801 	mov.w	r8, #1
 80073e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f47f af6a 	bne.w	80072c2 <_dtoa_r+0x7ca>
 80073ee:	2001      	movs	r0, #1
 80073f0:	e76f      	b.n	80072d2 <_dtoa_r+0x7da>
 80073f2:	f04f 0800 	mov.w	r8, #0
 80073f6:	e7f6      	b.n	80073e6 <_dtoa_r+0x8ee>
 80073f8:	4698      	mov	r8, r3
 80073fa:	e7f4      	b.n	80073e6 <_dtoa_r+0x8ee>
 80073fc:	f43f af7d 	beq.w	80072fa <_dtoa_r+0x802>
 8007400:	4618      	mov	r0, r3
 8007402:	301c      	adds	r0, #28
 8007404:	e772      	b.n	80072ec <_dtoa_r+0x7f4>
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	dc37      	bgt.n	800747c <_dtoa_r+0x984>
 800740c:	9b06      	ldr	r3, [sp, #24]
 800740e:	2b02      	cmp	r3, #2
 8007410:	dd34      	ble.n	800747c <_dtoa_r+0x984>
 8007412:	9b03      	ldr	r3, [sp, #12]
 8007414:	9302      	str	r3, [sp, #8]
 8007416:	9b02      	ldr	r3, [sp, #8]
 8007418:	b96b      	cbnz	r3, 8007436 <_dtoa_r+0x93e>
 800741a:	4631      	mov	r1, r6
 800741c:	2205      	movs	r2, #5
 800741e:	4620      	mov	r0, r4
 8007420:	f000 f9d4 	bl	80077cc <__multadd>
 8007424:	4601      	mov	r1, r0
 8007426:	4606      	mov	r6, r0
 8007428:	ee18 0a10 	vmov	r0, s16
 800742c:	f000 fbee 	bl	8007c0c <__mcmp>
 8007430:	2800      	cmp	r0, #0
 8007432:	f73f adbb 	bgt.w	8006fac <_dtoa_r+0x4b4>
 8007436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007438:	9d01      	ldr	r5, [sp, #4]
 800743a:	43db      	mvns	r3, r3
 800743c:	9300      	str	r3, [sp, #0]
 800743e:	f04f 0800 	mov.w	r8, #0
 8007442:	4631      	mov	r1, r6
 8007444:	4620      	mov	r0, r4
 8007446:	f000 f99f 	bl	8007788 <_Bfree>
 800744a:	2f00      	cmp	r7, #0
 800744c:	f43f aea4 	beq.w	8007198 <_dtoa_r+0x6a0>
 8007450:	f1b8 0f00 	cmp.w	r8, #0
 8007454:	d005      	beq.n	8007462 <_dtoa_r+0x96a>
 8007456:	45b8      	cmp	r8, r7
 8007458:	d003      	beq.n	8007462 <_dtoa_r+0x96a>
 800745a:	4641      	mov	r1, r8
 800745c:	4620      	mov	r0, r4
 800745e:	f000 f993 	bl	8007788 <_Bfree>
 8007462:	4639      	mov	r1, r7
 8007464:	4620      	mov	r0, r4
 8007466:	f000 f98f 	bl	8007788 <_Bfree>
 800746a:	e695      	b.n	8007198 <_dtoa_r+0x6a0>
 800746c:	2600      	movs	r6, #0
 800746e:	4637      	mov	r7, r6
 8007470:	e7e1      	b.n	8007436 <_dtoa_r+0x93e>
 8007472:	9700      	str	r7, [sp, #0]
 8007474:	4637      	mov	r7, r6
 8007476:	e599      	b.n	8006fac <_dtoa_r+0x4b4>
 8007478:	40240000 	.word	0x40240000
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 80ca 	beq.w	8007618 <_dtoa_r+0xb20>
 8007484:	9b03      	ldr	r3, [sp, #12]
 8007486:	9302      	str	r3, [sp, #8]
 8007488:	2d00      	cmp	r5, #0
 800748a:	dd05      	ble.n	8007498 <_dtoa_r+0x9a0>
 800748c:	4639      	mov	r1, r7
 800748e:	462a      	mov	r2, r5
 8007490:	4620      	mov	r0, r4
 8007492:	f000 fb4b 	bl	8007b2c <__lshift>
 8007496:	4607      	mov	r7, r0
 8007498:	f1b8 0f00 	cmp.w	r8, #0
 800749c:	d05b      	beq.n	8007556 <_dtoa_r+0xa5e>
 800749e:	6879      	ldr	r1, [r7, #4]
 80074a0:	4620      	mov	r0, r4
 80074a2:	f000 f931 	bl	8007708 <_Balloc>
 80074a6:	4605      	mov	r5, r0
 80074a8:	b928      	cbnz	r0, 80074b6 <_dtoa_r+0x9be>
 80074aa:	4b87      	ldr	r3, [pc, #540]	; (80076c8 <_dtoa_r+0xbd0>)
 80074ac:	4602      	mov	r2, r0
 80074ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80074b2:	f7ff bb3b 	b.w	8006b2c <_dtoa_r+0x34>
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	3202      	adds	r2, #2
 80074ba:	0092      	lsls	r2, r2, #2
 80074bc:	f107 010c 	add.w	r1, r7, #12
 80074c0:	300c      	adds	r0, #12
 80074c2:	f000 f913 	bl	80076ec <memcpy>
 80074c6:	2201      	movs	r2, #1
 80074c8:	4629      	mov	r1, r5
 80074ca:	4620      	mov	r0, r4
 80074cc:	f000 fb2e 	bl	8007b2c <__lshift>
 80074d0:	9b01      	ldr	r3, [sp, #4]
 80074d2:	f103 0901 	add.w	r9, r3, #1
 80074d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80074da:	4413      	add	r3, r2
 80074dc:	9305      	str	r3, [sp, #20]
 80074de:	f00a 0301 	and.w	r3, sl, #1
 80074e2:	46b8      	mov	r8, r7
 80074e4:	9304      	str	r3, [sp, #16]
 80074e6:	4607      	mov	r7, r0
 80074e8:	4631      	mov	r1, r6
 80074ea:	ee18 0a10 	vmov	r0, s16
 80074ee:	f7ff fa75 	bl	80069dc <quorem>
 80074f2:	4641      	mov	r1, r8
 80074f4:	9002      	str	r0, [sp, #8]
 80074f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80074fa:	ee18 0a10 	vmov	r0, s16
 80074fe:	f000 fb85 	bl	8007c0c <__mcmp>
 8007502:	463a      	mov	r2, r7
 8007504:	9003      	str	r0, [sp, #12]
 8007506:	4631      	mov	r1, r6
 8007508:	4620      	mov	r0, r4
 800750a:	f000 fb9b 	bl	8007c44 <__mdiff>
 800750e:	68c2      	ldr	r2, [r0, #12]
 8007510:	f109 3bff 	add.w	fp, r9, #4294967295
 8007514:	4605      	mov	r5, r0
 8007516:	bb02      	cbnz	r2, 800755a <_dtoa_r+0xa62>
 8007518:	4601      	mov	r1, r0
 800751a:	ee18 0a10 	vmov	r0, s16
 800751e:	f000 fb75 	bl	8007c0c <__mcmp>
 8007522:	4602      	mov	r2, r0
 8007524:	4629      	mov	r1, r5
 8007526:	4620      	mov	r0, r4
 8007528:	9207      	str	r2, [sp, #28]
 800752a:	f000 f92d 	bl	8007788 <_Bfree>
 800752e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007532:	ea43 0102 	orr.w	r1, r3, r2
 8007536:	9b04      	ldr	r3, [sp, #16]
 8007538:	430b      	orrs	r3, r1
 800753a:	464d      	mov	r5, r9
 800753c:	d10f      	bne.n	800755e <_dtoa_r+0xa66>
 800753e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007542:	d02a      	beq.n	800759a <_dtoa_r+0xaa2>
 8007544:	9b03      	ldr	r3, [sp, #12]
 8007546:	2b00      	cmp	r3, #0
 8007548:	dd02      	ble.n	8007550 <_dtoa_r+0xa58>
 800754a:	9b02      	ldr	r3, [sp, #8]
 800754c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007550:	f88b a000 	strb.w	sl, [fp]
 8007554:	e775      	b.n	8007442 <_dtoa_r+0x94a>
 8007556:	4638      	mov	r0, r7
 8007558:	e7ba      	b.n	80074d0 <_dtoa_r+0x9d8>
 800755a:	2201      	movs	r2, #1
 800755c:	e7e2      	b.n	8007524 <_dtoa_r+0xa2c>
 800755e:	9b03      	ldr	r3, [sp, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	db04      	blt.n	800756e <_dtoa_r+0xa76>
 8007564:	9906      	ldr	r1, [sp, #24]
 8007566:	430b      	orrs	r3, r1
 8007568:	9904      	ldr	r1, [sp, #16]
 800756a:	430b      	orrs	r3, r1
 800756c:	d122      	bne.n	80075b4 <_dtoa_r+0xabc>
 800756e:	2a00      	cmp	r2, #0
 8007570:	ddee      	ble.n	8007550 <_dtoa_r+0xa58>
 8007572:	ee18 1a10 	vmov	r1, s16
 8007576:	2201      	movs	r2, #1
 8007578:	4620      	mov	r0, r4
 800757a:	f000 fad7 	bl	8007b2c <__lshift>
 800757e:	4631      	mov	r1, r6
 8007580:	ee08 0a10 	vmov	s16, r0
 8007584:	f000 fb42 	bl	8007c0c <__mcmp>
 8007588:	2800      	cmp	r0, #0
 800758a:	dc03      	bgt.n	8007594 <_dtoa_r+0xa9c>
 800758c:	d1e0      	bne.n	8007550 <_dtoa_r+0xa58>
 800758e:	f01a 0f01 	tst.w	sl, #1
 8007592:	d0dd      	beq.n	8007550 <_dtoa_r+0xa58>
 8007594:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007598:	d1d7      	bne.n	800754a <_dtoa_r+0xa52>
 800759a:	2339      	movs	r3, #57	; 0x39
 800759c:	f88b 3000 	strb.w	r3, [fp]
 80075a0:	462b      	mov	r3, r5
 80075a2:	461d      	mov	r5, r3
 80075a4:	3b01      	subs	r3, #1
 80075a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80075aa:	2a39      	cmp	r2, #57	; 0x39
 80075ac:	d071      	beq.n	8007692 <_dtoa_r+0xb9a>
 80075ae:	3201      	adds	r2, #1
 80075b0:	701a      	strb	r2, [r3, #0]
 80075b2:	e746      	b.n	8007442 <_dtoa_r+0x94a>
 80075b4:	2a00      	cmp	r2, #0
 80075b6:	dd07      	ble.n	80075c8 <_dtoa_r+0xad0>
 80075b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075bc:	d0ed      	beq.n	800759a <_dtoa_r+0xaa2>
 80075be:	f10a 0301 	add.w	r3, sl, #1
 80075c2:	f88b 3000 	strb.w	r3, [fp]
 80075c6:	e73c      	b.n	8007442 <_dtoa_r+0x94a>
 80075c8:	9b05      	ldr	r3, [sp, #20]
 80075ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 80075ce:	4599      	cmp	r9, r3
 80075d0:	d047      	beq.n	8007662 <_dtoa_r+0xb6a>
 80075d2:	ee18 1a10 	vmov	r1, s16
 80075d6:	2300      	movs	r3, #0
 80075d8:	220a      	movs	r2, #10
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 f8f6 	bl	80077cc <__multadd>
 80075e0:	45b8      	cmp	r8, r7
 80075e2:	ee08 0a10 	vmov	s16, r0
 80075e6:	f04f 0300 	mov.w	r3, #0
 80075ea:	f04f 020a 	mov.w	r2, #10
 80075ee:	4641      	mov	r1, r8
 80075f0:	4620      	mov	r0, r4
 80075f2:	d106      	bne.n	8007602 <_dtoa_r+0xb0a>
 80075f4:	f000 f8ea 	bl	80077cc <__multadd>
 80075f8:	4680      	mov	r8, r0
 80075fa:	4607      	mov	r7, r0
 80075fc:	f109 0901 	add.w	r9, r9, #1
 8007600:	e772      	b.n	80074e8 <_dtoa_r+0x9f0>
 8007602:	f000 f8e3 	bl	80077cc <__multadd>
 8007606:	4639      	mov	r1, r7
 8007608:	4680      	mov	r8, r0
 800760a:	2300      	movs	r3, #0
 800760c:	220a      	movs	r2, #10
 800760e:	4620      	mov	r0, r4
 8007610:	f000 f8dc 	bl	80077cc <__multadd>
 8007614:	4607      	mov	r7, r0
 8007616:	e7f1      	b.n	80075fc <_dtoa_r+0xb04>
 8007618:	9b03      	ldr	r3, [sp, #12]
 800761a:	9302      	str	r3, [sp, #8]
 800761c:	9d01      	ldr	r5, [sp, #4]
 800761e:	ee18 0a10 	vmov	r0, s16
 8007622:	4631      	mov	r1, r6
 8007624:	f7ff f9da 	bl	80069dc <quorem>
 8007628:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800762c:	9b01      	ldr	r3, [sp, #4]
 800762e:	f805 ab01 	strb.w	sl, [r5], #1
 8007632:	1aea      	subs	r2, r5, r3
 8007634:	9b02      	ldr	r3, [sp, #8]
 8007636:	4293      	cmp	r3, r2
 8007638:	dd09      	ble.n	800764e <_dtoa_r+0xb56>
 800763a:	ee18 1a10 	vmov	r1, s16
 800763e:	2300      	movs	r3, #0
 8007640:	220a      	movs	r2, #10
 8007642:	4620      	mov	r0, r4
 8007644:	f000 f8c2 	bl	80077cc <__multadd>
 8007648:	ee08 0a10 	vmov	s16, r0
 800764c:	e7e7      	b.n	800761e <_dtoa_r+0xb26>
 800764e:	9b02      	ldr	r3, [sp, #8]
 8007650:	2b00      	cmp	r3, #0
 8007652:	bfc8      	it	gt
 8007654:	461d      	movgt	r5, r3
 8007656:	9b01      	ldr	r3, [sp, #4]
 8007658:	bfd8      	it	le
 800765a:	2501      	movle	r5, #1
 800765c:	441d      	add	r5, r3
 800765e:	f04f 0800 	mov.w	r8, #0
 8007662:	ee18 1a10 	vmov	r1, s16
 8007666:	2201      	movs	r2, #1
 8007668:	4620      	mov	r0, r4
 800766a:	f000 fa5f 	bl	8007b2c <__lshift>
 800766e:	4631      	mov	r1, r6
 8007670:	ee08 0a10 	vmov	s16, r0
 8007674:	f000 faca 	bl	8007c0c <__mcmp>
 8007678:	2800      	cmp	r0, #0
 800767a:	dc91      	bgt.n	80075a0 <_dtoa_r+0xaa8>
 800767c:	d102      	bne.n	8007684 <_dtoa_r+0xb8c>
 800767e:	f01a 0f01 	tst.w	sl, #1
 8007682:	d18d      	bne.n	80075a0 <_dtoa_r+0xaa8>
 8007684:	462b      	mov	r3, r5
 8007686:	461d      	mov	r5, r3
 8007688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800768c:	2a30      	cmp	r2, #48	; 0x30
 800768e:	d0fa      	beq.n	8007686 <_dtoa_r+0xb8e>
 8007690:	e6d7      	b.n	8007442 <_dtoa_r+0x94a>
 8007692:	9a01      	ldr	r2, [sp, #4]
 8007694:	429a      	cmp	r2, r3
 8007696:	d184      	bne.n	80075a2 <_dtoa_r+0xaaa>
 8007698:	9b00      	ldr	r3, [sp, #0]
 800769a:	3301      	adds	r3, #1
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	2331      	movs	r3, #49	; 0x31
 80076a0:	7013      	strb	r3, [r2, #0]
 80076a2:	e6ce      	b.n	8007442 <_dtoa_r+0x94a>
 80076a4:	4b09      	ldr	r3, [pc, #36]	; (80076cc <_dtoa_r+0xbd4>)
 80076a6:	f7ff ba95 	b.w	8006bd4 <_dtoa_r+0xdc>
 80076aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f47f aa6e 	bne.w	8006b8e <_dtoa_r+0x96>
 80076b2:	4b07      	ldr	r3, [pc, #28]	; (80076d0 <_dtoa_r+0xbd8>)
 80076b4:	f7ff ba8e 	b.w	8006bd4 <_dtoa_r+0xdc>
 80076b8:	9b02      	ldr	r3, [sp, #8]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	dcae      	bgt.n	800761c <_dtoa_r+0xb24>
 80076be:	9b06      	ldr	r3, [sp, #24]
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	f73f aea8 	bgt.w	8007416 <_dtoa_r+0x91e>
 80076c6:	e7a9      	b.n	800761c <_dtoa_r+0xb24>
 80076c8:	08008ffb 	.word	0x08008ffb
 80076cc:	08008f58 	.word	0x08008f58
 80076d0:	08008f7c 	.word	0x08008f7c

080076d4 <_localeconv_r>:
 80076d4:	4800      	ldr	r0, [pc, #0]	; (80076d8 <_localeconv_r+0x4>)
 80076d6:	4770      	bx	lr
 80076d8:	20000160 	.word	0x20000160

080076dc <malloc>:
 80076dc:	4b02      	ldr	r3, [pc, #8]	; (80076e8 <malloc+0xc>)
 80076de:	4601      	mov	r1, r0
 80076e0:	6818      	ldr	r0, [r3, #0]
 80076e2:	f000 bc17 	b.w	8007f14 <_malloc_r>
 80076e6:	bf00      	nop
 80076e8:	2000000c 	.word	0x2000000c

080076ec <memcpy>:
 80076ec:	440a      	add	r2, r1
 80076ee:	4291      	cmp	r1, r2
 80076f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80076f4:	d100      	bne.n	80076f8 <memcpy+0xc>
 80076f6:	4770      	bx	lr
 80076f8:	b510      	push	{r4, lr}
 80076fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007702:	4291      	cmp	r1, r2
 8007704:	d1f9      	bne.n	80076fa <memcpy+0xe>
 8007706:	bd10      	pop	{r4, pc}

08007708 <_Balloc>:
 8007708:	b570      	push	{r4, r5, r6, lr}
 800770a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800770c:	4604      	mov	r4, r0
 800770e:	460d      	mov	r5, r1
 8007710:	b976      	cbnz	r6, 8007730 <_Balloc+0x28>
 8007712:	2010      	movs	r0, #16
 8007714:	f7ff ffe2 	bl	80076dc <malloc>
 8007718:	4602      	mov	r2, r0
 800771a:	6260      	str	r0, [r4, #36]	; 0x24
 800771c:	b920      	cbnz	r0, 8007728 <_Balloc+0x20>
 800771e:	4b18      	ldr	r3, [pc, #96]	; (8007780 <_Balloc+0x78>)
 8007720:	4818      	ldr	r0, [pc, #96]	; (8007784 <_Balloc+0x7c>)
 8007722:	2166      	movs	r1, #102	; 0x66
 8007724:	f000 fdd6 	bl	80082d4 <__assert_func>
 8007728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800772c:	6006      	str	r6, [r0, #0]
 800772e:	60c6      	str	r6, [r0, #12]
 8007730:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007732:	68f3      	ldr	r3, [r6, #12]
 8007734:	b183      	cbz	r3, 8007758 <_Balloc+0x50>
 8007736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007738:	68db      	ldr	r3, [r3, #12]
 800773a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800773e:	b9b8      	cbnz	r0, 8007770 <_Balloc+0x68>
 8007740:	2101      	movs	r1, #1
 8007742:	fa01 f605 	lsl.w	r6, r1, r5
 8007746:	1d72      	adds	r2, r6, #5
 8007748:	0092      	lsls	r2, r2, #2
 800774a:	4620      	mov	r0, r4
 800774c:	f000 fb60 	bl	8007e10 <_calloc_r>
 8007750:	b160      	cbz	r0, 800776c <_Balloc+0x64>
 8007752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007756:	e00e      	b.n	8007776 <_Balloc+0x6e>
 8007758:	2221      	movs	r2, #33	; 0x21
 800775a:	2104      	movs	r1, #4
 800775c:	4620      	mov	r0, r4
 800775e:	f000 fb57 	bl	8007e10 <_calloc_r>
 8007762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007764:	60f0      	str	r0, [r6, #12]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d1e4      	bne.n	8007736 <_Balloc+0x2e>
 800776c:	2000      	movs	r0, #0
 800776e:	bd70      	pop	{r4, r5, r6, pc}
 8007770:	6802      	ldr	r2, [r0, #0]
 8007772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007776:	2300      	movs	r3, #0
 8007778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800777c:	e7f7      	b.n	800776e <_Balloc+0x66>
 800777e:	bf00      	nop
 8007780:	08008f89 	.word	0x08008f89
 8007784:	0800900c 	.word	0x0800900c

08007788 <_Bfree>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800778c:	4605      	mov	r5, r0
 800778e:	460c      	mov	r4, r1
 8007790:	b976      	cbnz	r6, 80077b0 <_Bfree+0x28>
 8007792:	2010      	movs	r0, #16
 8007794:	f7ff ffa2 	bl	80076dc <malloc>
 8007798:	4602      	mov	r2, r0
 800779a:	6268      	str	r0, [r5, #36]	; 0x24
 800779c:	b920      	cbnz	r0, 80077a8 <_Bfree+0x20>
 800779e:	4b09      	ldr	r3, [pc, #36]	; (80077c4 <_Bfree+0x3c>)
 80077a0:	4809      	ldr	r0, [pc, #36]	; (80077c8 <_Bfree+0x40>)
 80077a2:	218a      	movs	r1, #138	; 0x8a
 80077a4:	f000 fd96 	bl	80082d4 <__assert_func>
 80077a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077ac:	6006      	str	r6, [r0, #0]
 80077ae:	60c6      	str	r6, [r0, #12]
 80077b0:	b13c      	cbz	r4, 80077c2 <_Bfree+0x3a>
 80077b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077b4:	6862      	ldr	r2, [r4, #4]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077bc:	6021      	str	r1, [r4, #0]
 80077be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077c2:	bd70      	pop	{r4, r5, r6, pc}
 80077c4:	08008f89 	.word	0x08008f89
 80077c8:	0800900c 	.word	0x0800900c

080077cc <__multadd>:
 80077cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d0:	690d      	ldr	r5, [r1, #16]
 80077d2:	4607      	mov	r7, r0
 80077d4:	460c      	mov	r4, r1
 80077d6:	461e      	mov	r6, r3
 80077d8:	f101 0c14 	add.w	ip, r1, #20
 80077dc:	2000      	movs	r0, #0
 80077de:	f8dc 3000 	ldr.w	r3, [ip]
 80077e2:	b299      	uxth	r1, r3
 80077e4:	fb02 6101 	mla	r1, r2, r1, r6
 80077e8:	0c1e      	lsrs	r6, r3, #16
 80077ea:	0c0b      	lsrs	r3, r1, #16
 80077ec:	fb02 3306 	mla	r3, r2, r6, r3
 80077f0:	b289      	uxth	r1, r1
 80077f2:	3001      	adds	r0, #1
 80077f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077f8:	4285      	cmp	r5, r0
 80077fa:	f84c 1b04 	str.w	r1, [ip], #4
 80077fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007802:	dcec      	bgt.n	80077de <__multadd+0x12>
 8007804:	b30e      	cbz	r6, 800784a <__multadd+0x7e>
 8007806:	68a3      	ldr	r3, [r4, #8]
 8007808:	42ab      	cmp	r3, r5
 800780a:	dc19      	bgt.n	8007840 <__multadd+0x74>
 800780c:	6861      	ldr	r1, [r4, #4]
 800780e:	4638      	mov	r0, r7
 8007810:	3101      	adds	r1, #1
 8007812:	f7ff ff79 	bl	8007708 <_Balloc>
 8007816:	4680      	mov	r8, r0
 8007818:	b928      	cbnz	r0, 8007826 <__multadd+0x5a>
 800781a:	4602      	mov	r2, r0
 800781c:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <__multadd+0x84>)
 800781e:	480d      	ldr	r0, [pc, #52]	; (8007854 <__multadd+0x88>)
 8007820:	21b5      	movs	r1, #181	; 0xb5
 8007822:	f000 fd57 	bl	80082d4 <__assert_func>
 8007826:	6922      	ldr	r2, [r4, #16]
 8007828:	3202      	adds	r2, #2
 800782a:	f104 010c 	add.w	r1, r4, #12
 800782e:	0092      	lsls	r2, r2, #2
 8007830:	300c      	adds	r0, #12
 8007832:	f7ff ff5b 	bl	80076ec <memcpy>
 8007836:	4621      	mov	r1, r4
 8007838:	4638      	mov	r0, r7
 800783a:	f7ff ffa5 	bl	8007788 <_Bfree>
 800783e:	4644      	mov	r4, r8
 8007840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007844:	3501      	adds	r5, #1
 8007846:	615e      	str	r6, [r3, #20]
 8007848:	6125      	str	r5, [r4, #16]
 800784a:	4620      	mov	r0, r4
 800784c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007850:	08008ffb 	.word	0x08008ffb
 8007854:	0800900c 	.word	0x0800900c

08007858 <__hi0bits>:
 8007858:	0c03      	lsrs	r3, r0, #16
 800785a:	041b      	lsls	r3, r3, #16
 800785c:	b9d3      	cbnz	r3, 8007894 <__hi0bits+0x3c>
 800785e:	0400      	lsls	r0, r0, #16
 8007860:	2310      	movs	r3, #16
 8007862:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007866:	bf04      	itt	eq
 8007868:	0200      	lsleq	r0, r0, #8
 800786a:	3308      	addeq	r3, #8
 800786c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007870:	bf04      	itt	eq
 8007872:	0100      	lsleq	r0, r0, #4
 8007874:	3304      	addeq	r3, #4
 8007876:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800787a:	bf04      	itt	eq
 800787c:	0080      	lsleq	r0, r0, #2
 800787e:	3302      	addeq	r3, #2
 8007880:	2800      	cmp	r0, #0
 8007882:	db05      	blt.n	8007890 <__hi0bits+0x38>
 8007884:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007888:	f103 0301 	add.w	r3, r3, #1
 800788c:	bf08      	it	eq
 800788e:	2320      	moveq	r3, #32
 8007890:	4618      	mov	r0, r3
 8007892:	4770      	bx	lr
 8007894:	2300      	movs	r3, #0
 8007896:	e7e4      	b.n	8007862 <__hi0bits+0xa>

08007898 <__lo0bits>:
 8007898:	6803      	ldr	r3, [r0, #0]
 800789a:	f013 0207 	ands.w	r2, r3, #7
 800789e:	4601      	mov	r1, r0
 80078a0:	d00b      	beq.n	80078ba <__lo0bits+0x22>
 80078a2:	07da      	lsls	r2, r3, #31
 80078a4:	d423      	bmi.n	80078ee <__lo0bits+0x56>
 80078a6:	0798      	lsls	r0, r3, #30
 80078a8:	bf49      	itett	mi
 80078aa:	085b      	lsrmi	r3, r3, #1
 80078ac:	089b      	lsrpl	r3, r3, #2
 80078ae:	2001      	movmi	r0, #1
 80078b0:	600b      	strmi	r3, [r1, #0]
 80078b2:	bf5c      	itt	pl
 80078b4:	600b      	strpl	r3, [r1, #0]
 80078b6:	2002      	movpl	r0, #2
 80078b8:	4770      	bx	lr
 80078ba:	b298      	uxth	r0, r3
 80078bc:	b9a8      	cbnz	r0, 80078ea <__lo0bits+0x52>
 80078be:	0c1b      	lsrs	r3, r3, #16
 80078c0:	2010      	movs	r0, #16
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	b90a      	cbnz	r2, 80078ca <__lo0bits+0x32>
 80078c6:	3008      	adds	r0, #8
 80078c8:	0a1b      	lsrs	r3, r3, #8
 80078ca:	071a      	lsls	r2, r3, #28
 80078cc:	bf04      	itt	eq
 80078ce:	091b      	lsreq	r3, r3, #4
 80078d0:	3004      	addeq	r0, #4
 80078d2:	079a      	lsls	r2, r3, #30
 80078d4:	bf04      	itt	eq
 80078d6:	089b      	lsreq	r3, r3, #2
 80078d8:	3002      	addeq	r0, #2
 80078da:	07da      	lsls	r2, r3, #31
 80078dc:	d403      	bmi.n	80078e6 <__lo0bits+0x4e>
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	f100 0001 	add.w	r0, r0, #1
 80078e4:	d005      	beq.n	80078f2 <__lo0bits+0x5a>
 80078e6:	600b      	str	r3, [r1, #0]
 80078e8:	4770      	bx	lr
 80078ea:	4610      	mov	r0, r2
 80078ec:	e7e9      	b.n	80078c2 <__lo0bits+0x2a>
 80078ee:	2000      	movs	r0, #0
 80078f0:	4770      	bx	lr
 80078f2:	2020      	movs	r0, #32
 80078f4:	4770      	bx	lr
	...

080078f8 <__i2b>:
 80078f8:	b510      	push	{r4, lr}
 80078fa:	460c      	mov	r4, r1
 80078fc:	2101      	movs	r1, #1
 80078fe:	f7ff ff03 	bl	8007708 <_Balloc>
 8007902:	4602      	mov	r2, r0
 8007904:	b928      	cbnz	r0, 8007912 <__i2b+0x1a>
 8007906:	4b05      	ldr	r3, [pc, #20]	; (800791c <__i2b+0x24>)
 8007908:	4805      	ldr	r0, [pc, #20]	; (8007920 <__i2b+0x28>)
 800790a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800790e:	f000 fce1 	bl	80082d4 <__assert_func>
 8007912:	2301      	movs	r3, #1
 8007914:	6144      	str	r4, [r0, #20]
 8007916:	6103      	str	r3, [r0, #16]
 8007918:	bd10      	pop	{r4, pc}
 800791a:	bf00      	nop
 800791c:	08008ffb 	.word	0x08008ffb
 8007920:	0800900c 	.word	0x0800900c

08007924 <__multiply>:
 8007924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007928:	4691      	mov	r9, r2
 800792a:	690a      	ldr	r2, [r1, #16]
 800792c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007930:	429a      	cmp	r2, r3
 8007932:	bfb8      	it	lt
 8007934:	460b      	movlt	r3, r1
 8007936:	460c      	mov	r4, r1
 8007938:	bfbc      	itt	lt
 800793a:	464c      	movlt	r4, r9
 800793c:	4699      	movlt	r9, r3
 800793e:	6927      	ldr	r7, [r4, #16]
 8007940:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007944:	68a3      	ldr	r3, [r4, #8]
 8007946:	6861      	ldr	r1, [r4, #4]
 8007948:	eb07 060a 	add.w	r6, r7, sl
 800794c:	42b3      	cmp	r3, r6
 800794e:	b085      	sub	sp, #20
 8007950:	bfb8      	it	lt
 8007952:	3101      	addlt	r1, #1
 8007954:	f7ff fed8 	bl	8007708 <_Balloc>
 8007958:	b930      	cbnz	r0, 8007968 <__multiply+0x44>
 800795a:	4602      	mov	r2, r0
 800795c:	4b44      	ldr	r3, [pc, #272]	; (8007a70 <__multiply+0x14c>)
 800795e:	4845      	ldr	r0, [pc, #276]	; (8007a74 <__multiply+0x150>)
 8007960:	f240 115d 	movw	r1, #349	; 0x15d
 8007964:	f000 fcb6 	bl	80082d4 <__assert_func>
 8007968:	f100 0514 	add.w	r5, r0, #20
 800796c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007970:	462b      	mov	r3, r5
 8007972:	2200      	movs	r2, #0
 8007974:	4543      	cmp	r3, r8
 8007976:	d321      	bcc.n	80079bc <__multiply+0x98>
 8007978:	f104 0314 	add.w	r3, r4, #20
 800797c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007980:	f109 0314 	add.w	r3, r9, #20
 8007984:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007988:	9202      	str	r2, [sp, #8]
 800798a:	1b3a      	subs	r2, r7, r4
 800798c:	3a15      	subs	r2, #21
 800798e:	f022 0203 	bic.w	r2, r2, #3
 8007992:	3204      	adds	r2, #4
 8007994:	f104 0115 	add.w	r1, r4, #21
 8007998:	428f      	cmp	r7, r1
 800799a:	bf38      	it	cc
 800799c:	2204      	movcc	r2, #4
 800799e:	9201      	str	r2, [sp, #4]
 80079a0:	9a02      	ldr	r2, [sp, #8]
 80079a2:	9303      	str	r3, [sp, #12]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d80c      	bhi.n	80079c2 <__multiply+0x9e>
 80079a8:	2e00      	cmp	r6, #0
 80079aa:	dd03      	ble.n	80079b4 <__multiply+0x90>
 80079ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d05a      	beq.n	8007a6a <__multiply+0x146>
 80079b4:	6106      	str	r6, [r0, #16]
 80079b6:	b005      	add	sp, #20
 80079b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079bc:	f843 2b04 	str.w	r2, [r3], #4
 80079c0:	e7d8      	b.n	8007974 <__multiply+0x50>
 80079c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80079c6:	f1ba 0f00 	cmp.w	sl, #0
 80079ca:	d024      	beq.n	8007a16 <__multiply+0xf2>
 80079cc:	f104 0e14 	add.w	lr, r4, #20
 80079d0:	46a9      	mov	r9, r5
 80079d2:	f04f 0c00 	mov.w	ip, #0
 80079d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80079da:	f8d9 1000 	ldr.w	r1, [r9]
 80079de:	fa1f fb82 	uxth.w	fp, r2
 80079e2:	b289      	uxth	r1, r1
 80079e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80079e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80079ec:	f8d9 2000 	ldr.w	r2, [r9]
 80079f0:	4461      	add	r1, ip
 80079f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80079fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80079fe:	b289      	uxth	r1, r1
 8007a00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a04:	4577      	cmp	r7, lr
 8007a06:	f849 1b04 	str.w	r1, [r9], #4
 8007a0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a0e:	d8e2      	bhi.n	80079d6 <__multiply+0xb2>
 8007a10:	9a01      	ldr	r2, [sp, #4]
 8007a12:	f845 c002 	str.w	ip, [r5, r2]
 8007a16:	9a03      	ldr	r2, [sp, #12]
 8007a18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a1c:	3304      	adds	r3, #4
 8007a1e:	f1b9 0f00 	cmp.w	r9, #0
 8007a22:	d020      	beq.n	8007a66 <__multiply+0x142>
 8007a24:	6829      	ldr	r1, [r5, #0]
 8007a26:	f104 0c14 	add.w	ip, r4, #20
 8007a2a:	46ae      	mov	lr, r5
 8007a2c:	f04f 0a00 	mov.w	sl, #0
 8007a30:	f8bc b000 	ldrh.w	fp, [ip]
 8007a34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a38:	fb09 220b 	mla	r2, r9, fp, r2
 8007a3c:	4492      	add	sl, r2
 8007a3e:	b289      	uxth	r1, r1
 8007a40:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a44:	f84e 1b04 	str.w	r1, [lr], #4
 8007a48:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a4c:	f8be 1000 	ldrh.w	r1, [lr]
 8007a50:	0c12      	lsrs	r2, r2, #16
 8007a52:	fb09 1102 	mla	r1, r9, r2, r1
 8007a56:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007a5a:	4567      	cmp	r7, ip
 8007a5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a60:	d8e6      	bhi.n	8007a30 <__multiply+0x10c>
 8007a62:	9a01      	ldr	r2, [sp, #4]
 8007a64:	50a9      	str	r1, [r5, r2]
 8007a66:	3504      	adds	r5, #4
 8007a68:	e79a      	b.n	80079a0 <__multiply+0x7c>
 8007a6a:	3e01      	subs	r6, #1
 8007a6c:	e79c      	b.n	80079a8 <__multiply+0x84>
 8007a6e:	bf00      	nop
 8007a70:	08008ffb 	.word	0x08008ffb
 8007a74:	0800900c 	.word	0x0800900c

08007a78 <__pow5mult>:
 8007a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a7c:	4615      	mov	r5, r2
 8007a7e:	f012 0203 	ands.w	r2, r2, #3
 8007a82:	4606      	mov	r6, r0
 8007a84:	460f      	mov	r7, r1
 8007a86:	d007      	beq.n	8007a98 <__pow5mult+0x20>
 8007a88:	4c25      	ldr	r4, [pc, #148]	; (8007b20 <__pow5mult+0xa8>)
 8007a8a:	3a01      	subs	r2, #1
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a92:	f7ff fe9b 	bl	80077cc <__multadd>
 8007a96:	4607      	mov	r7, r0
 8007a98:	10ad      	asrs	r5, r5, #2
 8007a9a:	d03d      	beq.n	8007b18 <__pow5mult+0xa0>
 8007a9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007a9e:	b97c      	cbnz	r4, 8007ac0 <__pow5mult+0x48>
 8007aa0:	2010      	movs	r0, #16
 8007aa2:	f7ff fe1b 	bl	80076dc <malloc>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	6270      	str	r0, [r6, #36]	; 0x24
 8007aaa:	b928      	cbnz	r0, 8007ab8 <__pow5mult+0x40>
 8007aac:	4b1d      	ldr	r3, [pc, #116]	; (8007b24 <__pow5mult+0xac>)
 8007aae:	481e      	ldr	r0, [pc, #120]	; (8007b28 <__pow5mult+0xb0>)
 8007ab0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ab4:	f000 fc0e 	bl	80082d4 <__assert_func>
 8007ab8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007abc:	6004      	str	r4, [r0, #0]
 8007abe:	60c4      	str	r4, [r0, #12]
 8007ac0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007ac4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ac8:	b94c      	cbnz	r4, 8007ade <__pow5mult+0x66>
 8007aca:	f240 2171 	movw	r1, #625	; 0x271
 8007ace:	4630      	mov	r0, r6
 8007ad0:	f7ff ff12 	bl	80078f8 <__i2b>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ada:	4604      	mov	r4, r0
 8007adc:	6003      	str	r3, [r0, #0]
 8007ade:	f04f 0900 	mov.w	r9, #0
 8007ae2:	07eb      	lsls	r3, r5, #31
 8007ae4:	d50a      	bpl.n	8007afc <__pow5mult+0x84>
 8007ae6:	4639      	mov	r1, r7
 8007ae8:	4622      	mov	r2, r4
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7ff ff1a 	bl	8007924 <__multiply>
 8007af0:	4639      	mov	r1, r7
 8007af2:	4680      	mov	r8, r0
 8007af4:	4630      	mov	r0, r6
 8007af6:	f7ff fe47 	bl	8007788 <_Bfree>
 8007afa:	4647      	mov	r7, r8
 8007afc:	106d      	asrs	r5, r5, #1
 8007afe:	d00b      	beq.n	8007b18 <__pow5mult+0xa0>
 8007b00:	6820      	ldr	r0, [r4, #0]
 8007b02:	b938      	cbnz	r0, 8007b14 <__pow5mult+0x9c>
 8007b04:	4622      	mov	r2, r4
 8007b06:	4621      	mov	r1, r4
 8007b08:	4630      	mov	r0, r6
 8007b0a:	f7ff ff0b 	bl	8007924 <__multiply>
 8007b0e:	6020      	str	r0, [r4, #0]
 8007b10:	f8c0 9000 	str.w	r9, [r0]
 8007b14:	4604      	mov	r4, r0
 8007b16:	e7e4      	b.n	8007ae2 <__pow5mult+0x6a>
 8007b18:	4638      	mov	r0, r7
 8007b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1e:	bf00      	nop
 8007b20:	08009158 	.word	0x08009158
 8007b24:	08008f89 	.word	0x08008f89
 8007b28:	0800900c 	.word	0x0800900c

08007b2c <__lshift>:
 8007b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b30:	460c      	mov	r4, r1
 8007b32:	6849      	ldr	r1, [r1, #4]
 8007b34:	6923      	ldr	r3, [r4, #16]
 8007b36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b3a:	68a3      	ldr	r3, [r4, #8]
 8007b3c:	4607      	mov	r7, r0
 8007b3e:	4691      	mov	r9, r2
 8007b40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b44:	f108 0601 	add.w	r6, r8, #1
 8007b48:	42b3      	cmp	r3, r6
 8007b4a:	db0b      	blt.n	8007b64 <__lshift+0x38>
 8007b4c:	4638      	mov	r0, r7
 8007b4e:	f7ff fddb 	bl	8007708 <_Balloc>
 8007b52:	4605      	mov	r5, r0
 8007b54:	b948      	cbnz	r0, 8007b6a <__lshift+0x3e>
 8007b56:	4602      	mov	r2, r0
 8007b58:	4b2a      	ldr	r3, [pc, #168]	; (8007c04 <__lshift+0xd8>)
 8007b5a:	482b      	ldr	r0, [pc, #172]	; (8007c08 <__lshift+0xdc>)
 8007b5c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007b60:	f000 fbb8 	bl	80082d4 <__assert_func>
 8007b64:	3101      	adds	r1, #1
 8007b66:	005b      	lsls	r3, r3, #1
 8007b68:	e7ee      	b.n	8007b48 <__lshift+0x1c>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	f100 0114 	add.w	r1, r0, #20
 8007b70:	f100 0210 	add.w	r2, r0, #16
 8007b74:	4618      	mov	r0, r3
 8007b76:	4553      	cmp	r3, sl
 8007b78:	db37      	blt.n	8007bea <__lshift+0xbe>
 8007b7a:	6920      	ldr	r0, [r4, #16]
 8007b7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b80:	f104 0314 	add.w	r3, r4, #20
 8007b84:	f019 091f 	ands.w	r9, r9, #31
 8007b88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b8c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007b90:	d02f      	beq.n	8007bf2 <__lshift+0xc6>
 8007b92:	f1c9 0e20 	rsb	lr, r9, #32
 8007b96:	468a      	mov	sl, r1
 8007b98:	f04f 0c00 	mov.w	ip, #0
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	fa02 f209 	lsl.w	r2, r2, r9
 8007ba2:	ea42 020c 	orr.w	r2, r2, ip
 8007ba6:	f84a 2b04 	str.w	r2, [sl], #4
 8007baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bae:	4298      	cmp	r0, r3
 8007bb0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bb4:	d8f2      	bhi.n	8007b9c <__lshift+0x70>
 8007bb6:	1b03      	subs	r3, r0, r4
 8007bb8:	3b15      	subs	r3, #21
 8007bba:	f023 0303 	bic.w	r3, r3, #3
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	f104 0215 	add.w	r2, r4, #21
 8007bc4:	4290      	cmp	r0, r2
 8007bc6:	bf38      	it	cc
 8007bc8:	2304      	movcc	r3, #4
 8007bca:	f841 c003 	str.w	ip, [r1, r3]
 8007bce:	f1bc 0f00 	cmp.w	ip, #0
 8007bd2:	d001      	beq.n	8007bd8 <__lshift+0xac>
 8007bd4:	f108 0602 	add.w	r6, r8, #2
 8007bd8:	3e01      	subs	r6, #1
 8007bda:	4638      	mov	r0, r7
 8007bdc:	612e      	str	r6, [r5, #16]
 8007bde:	4621      	mov	r1, r4
 8007be0:	f7ff fdd2 	bl	8007788 <_Bfree>
 8007be4:	4628      	mov	r0, r5
 8007be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bea:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bee:	3301      	adds	r3, #1
 8007bf0:	e7c1      	b.n	8007b76 <__lshift+0x4a>
 8007bf2:	3904      	subs	r1, #4
 8007bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bfc:	4298      	cmp	r0, r3
 8007bfe:	d8f9      	bhi.n	8007bf4 <__lshift+0xc8>
 8007c00:	e7ea      	b.n	8007bd8 <__lshift+0xac>
 8007c02:	bf00      	nop
 8007c04:	08008ffb 	.word	0x08008ffb
 8007c08:	0800900c 	.word	0x0800900c

08007c0c <__mcmp>:
 8007c0c:	b530      	push	{r4, r5, lr}
 8007c0e:	6902      	ldr	r2, [r0, #16]
 8007c10:	690c      	ldr	r4, [r1, #16]
 8007c12:	1b12      	subs	r2, r2, r4
 8007c14:	d10e      	bne.n	8007c34 <__mcmp+0x28>
 8007c16:	f100 0314 	add.w	r3, r0, #20
 8007c1a:	3114      	adds	r1, #20
 8007c1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c2c:	42a5      	cmp	r5, r4
 8007c2e:	d003      	beq.n	8007c38 <__mcmp+0x2c>
 8007c30:	d305      	bcc.n	8007c3e <__mcmp+0x32>
 8007c32:	2201      	movs	r2, #1
 8007c34:	4610      	mov	r0, r2
 8007c36:	bd30      	pop	{r4, r5, pc}
 8007c38:	4283      	cmp	r3, r0
 8007c3a:	d3f3      	bcc.n	8007c24 <__mcmp+0x18>
 8007c3c:	e7fa      	b.n	8007c34 <__mcmp+0x28>
 8007c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c42:	e7f7      	b.n	8007c34 <__mcmp+0x28>

08007c44 <__mdiff>:
 8007c44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c48:	460c      	mov	r4, r1
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	4611      	mov	r1, r2
 8007c4e:	4620      	mov	r0, r4
 8007c50:	4690      	mov	r8, r2
 8007c52:	f7ff ffdb 	bl	8007c0c <__mcmp>
 8007c56:	1e05      	subs	r5, r0, #0
 8007c58:	d110      	bne.n	8007c7c <__mdiff+0x38>
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	f7ff fd53 	bl	8007708 <_Balloc>
 8007c62:	b930      	cbnz	r0, 8007c72 <__mdiff+0x2e>
 8007c64:	4b3a      	ldr	r3, [pc, #232]	; (8007d50 <__mdiff+0x10c>)
 8007c66:	4602      	mov	r2, r0
 8007c68:	f240 2132 	movw	r1, #562	; 0x232
 8007c6c:	4839      	ldr	r0, [pc, #228]	; (8007d54 <__mdiff+0x110>)
 8007c6e:	f000 fb31 	bl	80082d4 <__assert_func>
 8007c72:	2301      	movs	r3, #1
 8007c74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7c:	bfa4      	itt	ge
 8007c7e:	4643      	movge	r3, r8
 8007c80:	46a0      	movge	r8, r4
 8007c82:	4630      	mov	r0, r6
 8007c84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c88:	bfa6      	itte	ge
 8007c8a:	461c      	movge	r4, r3
 8007c8c:	2500      	movge	r5, #0
 8007c8e:	2501      	movlt	r5, #1
 8007c90:	f7ff fd3a 	bl	8007708 <_Balloc>
 8007c94:	b920      	cbnz	r0, 8007ca0 <__mdiff+0x5c>
 8007c96:	4b2e      	ldr	r3, [pc, #184]	; (8007d50 <__mdiff+0x10c>)
 8007c98:	4602      	mov	r2, r0
 8007c9a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007c9e:	e7e5      	b.n	8007c6c <__mdiff+0x28>
 8007ca0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ca4:	6926      	ldr	r6, [r4, #16]
 8007ca6:	60c5      	str	r5, [r0, #12]
 8007ca8:	f104 0914 	add.w	r9, r4, #20
 8007cac:	f108 0514 	add.w	r5, r8, #20
 8007cb0:	f100 0e14 	add.w	lr, r0, #20
 8007cb4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007cb8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007cbc:	f108 0210 	add.w	r2, r8, #16
 8007cc0:	46f2      	mov	sl, lr
 8007cc2:	2100      	movs	r1, #0
 8007cc4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007cc8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007ccc:	fa1f f883 	uxth.w	r8, r3
 8007cd0:	fa11 f18b 	uxtah	r1, r1, fp
 8007cd4:	0c1b      	lsrs	r3, r3, #16
 8007cd6:	eba1 0808 	sub.w	r8, r1, r8
 8007cda:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007cde:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007ce2:	fa1f f888 	uxth.w	r8, r8
 8007ce6:	1419      	asrs	r1, r3, #16
 8007ce8:	454e      	cmp	r6, r9
 8007cea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007cee:	f84a 3b04 	str.w	r3, [sl], #4
 8007cf2:	d8e7      	bhi.n	8007cc4 <__mdiff+0x80>
 8007cf4:	1b33      	subs	r3, r6, r4
 8007cf6:	3b15      	subs	r3, #21
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	3415      	adds	r4, #21
 8007d00:	42a6      	cmp	r6, r4
 8007d02:	bf38      	it	cc
 8007d04:	2304      	movcc	r3, #4
 8007d06:	441d      	add	r5, r3
 8007d08:	4473      	add	r3, lr
 8007d0a:	469e      	mov	lr, r3
 8007d0c:	462e      	mov	r6, r5
 8007d0e:	4566      	cmp	r6, ip
 8007d10:	d30e      	bcc.n	8007d30 <__mdiff+0xec>
 8007d12:	f10c 0203 	add.w	r2, ip, #3
 8007d16:	1b52      	subs	r2, r2, r5
 8007d18:	f022 0203 	bic.w	r2, r2, #3
 8007d1c:	3d03      	subs	r5, #3
 8007d1e:	45ac      	cmp	ip, r5
 8007d20:	bf38      	it	cc
 8007d22:	2200      	movcc	r2, #0
 8007d24:	441a      	add	r2, r3
 8007d26:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007d2a:	b17b      	cbz	r3, 8007d4c <__mdiff+0x108>
 8007d2c:	6107      	str	r7, [r0, #16]
 8007d2e:	e7a3      	b.n	8007c78 <__mdiff+0x34>
 8007d30:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d34:	fa11 f288 	uxtah	r2, r1, r8
 8007d38:	1414      	asrs	r4, r2, #16
 8007d3a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d3e:	b292      	uxth	r2, r2
 8007d40:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d44:	f84e 2b04 	str.w	r2, [lr], #4
 8007d48:	1421      	asrs	r1, r4, #16
 8007d4a:	e7e0      	b.n	8007d0e <__mdiff+0xca>
 8007d4c:	3f01      	subs	r7, #1
 8007d4e:	e7ea      	b.n	8007d26 <__mdiff+0xe2>
 8007d50:	08008ffb 	.word	0x08008ffb
 8007d54:	0800900c 	.word	0x0800900c

08007d58 <__d2b>:
 8007d58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	4689      	mov	r9, r1
 8007d5e:	2101      	movs	r1, #1
 8007d60:	ec57 6b10 	vmov	r6, r7, d0
 8007d64:	4690      	mov	r8, r2
 8007d66:	f7ff fccf 	bl	8007708 <_Balloc>
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	b930      	cbnz	r0, 8007d7c <__d2b+0x24>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	4b25      	ldr	r3, [pc, #148]	; (8007e08 <__d2b+0xb0>)
 8007d72:	4826      	ldr	r0, [pc, #152]	; (8007e0c <__d2b+0xb4>)
 8007d74:	f240 310a 	movw	r1, #778	; 0x30a
 8007d78:	f000 faac 	bl	80082d4 <__assert_func>
 8007d7c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007d80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d84:	bb35      	cbnz	r5, 8007dd4 <__d2b+0x7c>
 8007d86:	2e00      	cmp	r6, #0
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	d028      	beq.n	8007dde <__d2b+0x86>
 8007d8c:	4668      	mov	r0, sp
 8007d8e:	9600      	str	r6, [sp, #0]
 8007d90:	f7ff fd82 	bl	8007898 <__lo0bits>
 8007d94:	9900      	ldr	r1, [sp, #0]
 8007d96:	b300      	cbz	r0, 8007dda <__d2b+0x82>
 8007d98:	9a01      	ldr	r2, [sp, #4]
 8007d9a:	f1c0 0320 	rsb	r3, r0, #32
 8007d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007da2:	430b      	orrs	r3, r1
 8007da4:	40c2      	lsrs	r2, r0
 8007da6:	6163      	str	r3, [r4, #20]
 8007da8:	9201      	str	r2, [sp, #4]
 8007daa:	9b01      	ldr	r3, [sp, #4]
 8007dac:	61a3      	str	r3, [r4, #24]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	bf14      	ite	ne
 8007db2:	2202      	movne	r2, #2
 8007db4:	2201      	moveq	r2, #1
 8007db6:	6122      	str	r2, [r4, #16]
 8007db8:	b1d5      	cbz	r5, 8007df0 <__d2b+0x98>
 8007dba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007dbe:	4405      	add	r5, r0
 8007dc0:	f8c9 5000 	str.w	r5, [r9]
 8007dc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007dc8:	f8c8 0000 	str.w	r0, [r8]
 8007dcc:	4620      	mov	r0, r4
 8007dce:	b003      	add	sp, #12
 8007dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007dd8:	e7d5      	b.n	8007d86 <__d2b+0x2e>
 8007dda:	6161      	str	r1, [r4, #20]
 8007ddc:	e7e5      	b.n	8007daa <__d2b+0x52>
 8007dde:	a801      	add	r0, sp, #4
 8007de0:	f7ff fd5a 	bl	8007898 <__lo0bits>
 8007de4:	9b01      	ldr	r3, [sp, #4]
 8007de6:	6163      	str	r3, [r4, #20]
 8007de8:	2201      	movs	r2, #1
 8007dea:	6122      	str	r2, [r4, #16]
 8007dec:	3020      	adds	r0, #32
 8007dee:	e7e3      	b.n	8007db8 <__d2b+0x60>
 8007df0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007df4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007df8:	f8c9 0000 	str.w	r0, [r9]
 8007dfc:	6918      	ldr	r0, [r3, #16]
 8007dfe:	f7ff fd2b 	bl	8007858 <__hi0bits>
 8007e02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e06:	e7df      	b.n	8007dc8 <__d2b+0x70>
 8007e08:	08008ffb 	.word	0x08008ffb
 8007e0c:	0800900c 	.word	0x0800900c

08007e10 <_calloc_r>:
 8007e10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e12:	fba1 2402 	umull	r2, r4, r1, r2
 8007e16:	b94c      	cbnz	r4, 8007e2c <_calloc_r+0x1c>
 8007e18:	4611      	mov	r1, r2
 8007e1a:	9201      	str	r2, [sp, #4]
 8007e1c:	f000 f87a 	bl	8007f14 <_malloc_r>
 8007e20:	9a01      	ldr	r2, [sp, #4]
 8007e22:	4605      	mov	r5, r0
 8007e24:	b930      	cbnz	r0, 8007e34 <_calloc_r+0x24>
 8007e26:	4628      	mov	r0, r5
 8007e28:	b003      	add	sp, #12
 8007e2a:	bd30      	pop	{r4, r5, pc}
 8007e2c:	220c      	movs	r2, #12
 8007e2e:	6002      	str	r2, [r0, #0]
 8007e30:	2500      	movs	r5, #0
 8007e32:	e7f8      	b.n	8007e26 <_calloc_r+0x16>
 8007e34:	4621      	mov	r1, r4
 8007e36:	f7fe f93f 	bl	80060b8 <memset>
 8007e3a:	e7f4      	b.n	8007e26 <_calloc_r+0x16>

08007e3c <_free_r>:
 8007e3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e3e:	2900      	cmp	r1, #0
 8007e40:	d044      	beq.n	8007ecc <_free_r+0x90>
 8007e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e46:	9001      	str	r0, [sp, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f1a1 0404 	sub.w	r4, r1, #4
 8007e4e:	bfb8      	it	lt
 8007e50:	18e4      	addlt	r4, r4, r3
 8007e52:	f000 fa9b 	bl	800838c <__malloc_lock>
 8007e56:	4a1e      	ldr	r2, [pc, #120]	; (8007ed0 <_free_r+0x94>)
 8007e58:	9801      	ldr	r0, [sp, #4]
 8007e5a:	6813      	ldr	r3, [r2, #0]
 8007e5c:	b933      	cbnz	r3, 8007e6c <_free_r+0x30>
 8007e5e:	6063      	str	r3, [r4, #4]
 8007e60:	6014      	str	r4, [r2, #0]
 8007e62:	b003      	add	sp, #12
 8007e64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e68:	f000 ba96 	b.w	8008398 <__malloc_unlock>
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	d908      	bls.n	8007e82 <_free_r+0x46>
 8007e70:	6825      	ldr	r5, [r4, #0]
 8007e72:	1961      	adds	r1, r4, r5
 8007e74:	428b      	cmp	r3, r1
 8007e76:	bf01      	itttt	eq
 8007e78:	6819      	ldreq	r1, [r3, #0]
 8007e7a:	685b      	ldreq	r3, [r3, #4]
 8007e7c:	1949      	addeq	r1, r1, r5
 8007e7e:	6021      	streq	r1, [r4, #0]
 8007e80:	e7ed      	b.n	8007e5e <_free_r+0x22>
 8007e82:	461a      	mov	r2, r3
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	b10b      	cbz	r3, 8007e8c <_free_r+0x50>
 8007e88:	42a3      	cmp	r3, r4
 8007e8a:	d9fa      	bls.n	8007e82 <_free_r+0x46>
 8007e8c:	6811      	ldr	r1, [r2, #0]
 8007e8e:	1855      	adds	r5, r2, r1
 8007e90:	42a5      	cmp	r5, r4
 8007e92:	d10b      	bne.n	8007eac <_free_r+0x70>
 8007e94:	6824      	ldr	r4, [r4, #0]
 8007e96:	4421      	add	r1, r4
 8007e98:	1854      	adds	r4, r2, r1
 8007e9a:	42a3      	cmp	r3, r4
 8007e9c:	6011      	str	r1, [r2, #0]
 8007e9e:	d1e0      	bne.n	8007e62 <_free_r+0x26>
 8007ea0:	681c      	ldr	r4, [r3, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	6053      	str	r3, [r2, #4]
 8007ea6:	4421      	add	r1, r4
 8007ea8:	6011      	str	r1, [r2, #0]
 8007eaa:	e7da      	b.n	8007e62 <_free_r+0x26>
 8007eac:	d902      	bls.n	8007eb4 <_free_r+0x78>
 8007eae:	230c      	movs	r3, #12
 8007eb0:	6003      	str	r3, [r0, #0]
 8007eb2:	e7d6      	b.n	8007e62 <_free_r+0x26>
 8007eb4:	6825      	ldr	r5, [r4, #0]
 8007eb6:	1961      	adds	r1, r4, r5
 8007eb8:	428b      	cmp	r3, r1
 8007eba:	bf04      	itt	eq
 8007ebc:	6819      	ldreq	r1, [r3, #0]
 8007ebe:	685b      	ldreq	r3, [r3, #4]
 8007ec0:	6063      	str	r3, [r4, #4]
 8007ec2:	bf04      	itt	eq
 8007ec4:	1949      	addeq	r1, r1, r5
 8007ec6:	6021      	streq	r1, [r4, #0]
 8007ec8:	6054      	str	r4, [r2, #4]
 8007eca:	e7ca      	b.n	8007e62 <_free_r+0x26>
 8007ecc:	b003      	add	sp, #12
 8007ece:	bd30      	pop	{r4, r5, pc}
 8007ed0:	2000048c 	.word	0x2000048c

08007ed4 <sbrk_aligned>:
 8007ed4:	b570      	push	{r4, r5, r6, lr}
 8007ed6:	4e0e      	ldr	r6, [pc, #56]	; (8007f10 <sbrk_aligned+0x3c>)
 8007ed8:	460c      	mov	r4, r1
 8007eda:	6831      	ldr	r1, [r6, #0]
 8007edc:	4605      	mov	r5, r0
 8007ede:	b911      	cbnz	r1, 8007ee6 <sbrk_aligned+0x12>
 8007ee0:	f000 f9e8 	bl	80082b4 <_sbrk_r>
 8007ee4:	6030      	str	r0, [r6, #0]
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	4628      	mov	r0, r5
 8007eea:	f000 f9e3 	bl	80082b4 <_sbrk_r>
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	d00a      	beq.n	8007f08 <sbrk_aligned+0x34>
 8007ef2:	1cc4      	adds	r4, r0, #3
 8007ef4:	f024 0403 	bic.w	r4, r4, #3
 8007ef8:	42a0      	cmp	r0, r4
 8007efa:	d007      	beq.n	8007f0c <sbrk_aligned+0x38>
 8007efc:	1a21      	subs	r1, r4, r0
 8007efe:	4628      	mov	r0, r5
 8007f00:	f000 f9d8 	bl	80082b4 <_sbrk_r>
 8007f04:	3001      	adds	r0, #1
 8007f06:	d101      	bne.n	8007f0c <sbrk_aligned+0x38>
 8007f08:	f04f 34ff 	mov.w	r4, #4294967295
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	bd70      	pop	{r4, r5, r6, pc}
 8007f10:	20000490 	.word	0x20000490

08007f14 <_malloc_r>:
 8007f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	1ccd      	adds	r5, r1, #3
 8007f1a:	f025 0503 	bic.w	r5, r5, #3
 8007f1e:	3508      	adds	r5, #8
 8007f20:	2d0c      	cmp	r5, #12
 8007f22:	bf38      	it	cc
 8007f24:	250c      	movcc	r5, #12
 8007f26:	2d00      	cmp	r5, #0
 8007f28:	4607      	mov	r7, r0
 8007f2a:	db01      	blt.n	8007f30 <_malloc_r+0x1c>
 8007f2c:	42a9      	cmp	r1, r5
 8007f2e:	d905      	bls.n	8007f3c <_malloc_r+0x28>
 8007f30:	230c      	movs	r3, #12
 8007f32:	603b      	str	r3, [r7, #0]
 8007f34:	2600      	movs	r6, #0
 8007f36:	4630      	mov	r0, r6
 8007f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f3c:	4e2e      	ldr	r6, [pc, #184]	; (8007ff8 <_malloc_r+0xe4>)
 8007f3e:	f000 fa25 	bl	800838c <__malloc_lock>
 8007f42:	6833      	ldr	r3, [r6, #0]
 8007f44:	461c      	mov	r4, r3
 8007f46:	bb34      	cbnz	r4, 8007f96 <_malloc_r+0x82>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4638      	mov	r0, r7
 8007f4c:	f7ff ffc2 	bl	8007ed4 <sbrk_aligned>
 8007f50:	1c43      	adds	r3, r0, #1
 8007f52:	4604      	mov	r4, r0
 8007f54:	d14d      	bne.n	8007ff2 <_malloc_r+0xde>
 8007f56:	6834      	ldr	r4, [r6, #0]
 8007f58:	4626      	mov	r6, r4
 8007f5a:	2e00      	cmp	r6, #0
 8007f5c:	d140      	bne.n	8007fe0 <_malloc_r+0xcc>
 8007f5e:	6823      	ldr	r3, [r4, #0]
 8007f60:	4631      	mov	r1, r6
 8007f62:	4638      	mov	r0, r7
 8007f64:	eb04 0803 	add.w	r8, r4, r3
 8007f68:	f000 f9a4 	bl	80082b4 <_sbrk_r>
 8007f6c:	4580      	cmp	r8, r0
 8007f6e:	d13a      	bne.n	8007fe6 <_malloc_r+0xd2>
 8007f70:	6821      	ldr	r1, [r4, #0]
 8007f72:	3503      	adds	r5, #3
 8007f74:	1a6d      	subs	r5, r5, r1
 8007f76:	f025 0503 	bic.w	r5, r5, #3
 8007f7a:	3508      	adds	r5, #8
 8007f7c:	2d0c      	cmp	r5, #12
 8007f7e:	bf38      	it	cc
 8007f80:	250c      	movcc	r5, #12
 8007f82:	4629      	mov	r1, r5
 8007f84:	4638      	mov	r0, r7
 8007f86:	f7ff ffa5 	bl	8007ed4 <sbrk_aligned>
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	d02b      	beq.n	8007fe6 <_malloc_r+0xd2>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	442b      	add	r3, r5
 8007f92:	6023      	str	r3, [r4, #0]
 8007f94:	e00e      	b.n	8007fb4 <_malloc_r+0xa0>
 8007f96:	6822      	ldr	r2, [r4, #0]
 8007f98:	1b52      	subs	r2, r2, r5
 8007f9a:	d41e      	bmi.n	8007fda <_malloc_r+0xc6>
 8007f9c:	2a0b      	cmp	r2, #11
 8007f9e:	d916      	bls.n	8007fce <_malloc_r+0xba>
 8007fa0:	1961      	adds	r1, r4, r5
 8007fa2:	42a3      	cmp	r3, r4
 8007fa4:	6025      	str	r5, [r4, #0]
 8007fa6:	bf18      	it	ne
 8007fa8:	6059      	strne	r1, [r3, #4]
 8007faa:	6863      	ldr	r3, [r4, #4]
 8007fac:	bf08      	it	eq
 8007fae:	6031      	streq	r1, [r6, #0]
 8007fb0:	5162      	str	r2, [r4, r5]
 8007fb2:	604b      	str	r3, [r1, #4]
 8007fb4:	4638      	mov	r0, r7
 8007fb6:	f104 060b 	add.w	r6, r4, #11
 8007fba:	f000 f9ed 	bl	8008398 <__malloc_unlock>
 8007fbe:	f026 0607 	bic.w	r6, r6, #7
 8007fc2:	1d23      	adds	r3, r4, #4
 8007fc4:	1af2      	subs	r2, r6, r3
 8007fc6:	d0b6      	beq.n	8007f36 <_malloc_r+0x22>
 8007fc8:	1b9b      	subs	r3, r3, r6
 8007fca:	50a3      	str	r3, [r4, r2]
 8007fcc:	e7b3      	b.n	8007f36 <_malloc_r+0x22>
 8007fce:	6862      	ldr	r2, [r4, #4]
 8007fd0:	42a3      	cmp	r3, r4
 8007fd2:	bf0c      	ite	eq
 8007fd4:	6032      	streq	r2, [r6, #0]
 8007fd6:	605a      	strne	r2, [r3, #4]
 8007fd8:	e7ec      	b.n	8007fb4 <_malloc_r+0xa0>
 8007fda:	4623      	mov	r3, r4
 8007fdc:	6864      	ldr	r4, [r4, #4]
 8007fde:	e7b2      	b.n	8007f46 <_malloc_r+0x32>
 8007fe0:	4634      	mov	r4, r6
 8007fe2:	6876      	ldr	r6, [r6, #4]
 8007fe4:	e7b9      	b.n	8007f5a <_malloc_r+0x46>
 8007fe6:	230c      	movs	r3, #12
 8007fe8:	603b      	str	r3, [r7, #0]
 8007fea:	4638      	mov	r0, r7
 8007fec:	f000 f9d4 	bl	8008398 <__malloc_unlock>
 8007ff0:	e7a1      	b.n	8007f36 <_malloc_r+0x22>
 8007ff2:	6025      	str	r5, [r4, #0]
 8007ff4:	e7de      	b.n	8007fb4 <_malloc_r+0xa0>
 8007ff6:	bf00      	nop
 8007ff8:	2000048c 	.word	0x2000048c

08007ffc <__ssputs_r>:
 8007ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008000:	688e      	ldr	r6, [r1, #8]
 8008002:	429e      	cmp	r6, r3
 8008004:	4682      	mov	sl, r0
 8008006:	460c      	mov	r4, r1
 8008008:	4690      	mov	r8, r2
 800800a:	461f      	mov	r7, r3
 800800c:	d838      	bhi.n	8008080 <__ssputs_r+0x84>
 800800e:	898a      	ldrh	r2, [r1, #12]
 8008010:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008014:	d032      	beq.n	800807c <__ssputs_r+0x80>
 8008016:	6825      	ldr	r5, [r4, #0]
 8008018:	6909      	ldr	r1, [r1, #16]
 800801a:	eba5 0901 	sub.w	r9, r5, r1
 800801e:	6965      	ldr	r5, [r4, #20]
 8008020:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008024:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008028:	3301      	adds	r3, #1
 800802a:	444b      	add	r3, r9
 800802c:	106d      	asrs	r5, r5, #1
 800802e:	429d      	cmp	r5, r3
 8008030:	bf38      	it	cc
 8008032:	461d      	movcc	r5, r3
 8008034:	0553      	lsls	r3, r2, #21
 8008036:	d531      	bpl.n	800809c <__ssputs_r+0xa0>
 8008038:	4629      	mov	r1, r5
 800803a:	f7ff ff6b 	bl	8007f14 <_malloc_r>
 800803e:	4606      	mov	r6, r0
 8008040:	b950      	cbnz	r0, 8008058 <__ssputs_r+0x5c>
 8008042:	230c      	movs	r3, #12
 8008044:	f8ca 3000 	str.w	r3, [sl]
 8008048:	89a3      	ldrh	r3, [r4, #12]
 800804a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	f04f 30ff 	mov.w	r0, #4294967295
 8008054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008058:	6921      	ldr	r1, [r4, #16]
 800805a:	464a      	mov	r2, r9
 800805c:	f7ff fb46 	bl	80076ec <memcpy>
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008066:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800806a:	81a3      	strh	r3, [r4, #12]
 800806c:	6126      	str	r6, [r4, #16]
 800806e:	6165      	str	r5, [r4, #20]
 8008070:	444e      	add	r6, r9
 8008072:	eba5 0509 	sub.w	r5, r5, r9
 8008076:	6026      	str	r6, [r4, #0]
 8008078:	60a5      	str	r5, [r4, #8]
 800807a:	463e      	mov	r6, r7
 800807c:	42be      	cmp	r6, r7
 800807e:	d900      	bls.n	8008082 <__ssputs_r+0x86>
 8008080:	463e      	mov	r6, r7
 8008082:	6820      	ldr	r0, [r4, #0]
 8008084:	4632      	mov	r2, r6
 8008086:	4641      	mov	r1, r8
 8008088:	f000 f966 	bl	8008358 <memmove>
 800808c:	68a3      	ldr	r3, [r4, #8]
 800808e:	1b9b      	subs	r3, r3, r6
 8008090:	60a3      	str	r3, [r4, #8]
 8008092:	6823      	ldr	r3, [r4, #0]
 8008094:	4433      	add	r3, r6
 8008096:	6023      	str	r3, [r4, #0]
 8008098:	2000      	movs	r0, #0
 800809a:	e7db      	b.n	8008054 <__ssputs_r+0x58>
 800809c:	462a      	mov	r2, r5
 800809e:	f000 f981 	bl	80083a4 <_realloc_r>
 80080a2:	4606      	mov	r6, r0
 80080a4:	2800      	cmp	r0, #0
 80080a6:	d1e1      	bne.n	800806c <__ssputs_r+0x70>
 80080a8:	6921      	ldr	r1, [r4, #16]
 80080aa:	4650      	mov	r0, sl
 80080ac:	f7ff fec6 	bl	8007e3c <_free_r>
 80080b0:	e7c7      	b.n	8008042 <__ssputs_r+0x46>
	...

080080b4 <_svfiprintf_r>:
 80080b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b8:	4698      	mov	r8, r3
 80080ba:	898b      	ldrh	r3, [r1, #12]
 80080bc:	061b      	lsls	r3, r3, #24
 80080be:	b09d      	sub	sp, #116	; 0x74
 80080c0:	4607      	mov	r7, r0
 80080c2:	460d      	mov	r5, r1
 80080c4:	4614      	mov	r4, r2
 80080c6:	d50e      	bpl.n	80080e6 <_svfiprintf_r+0x32>
 80080c8:	690b      	ldr	r3, [r1, #16]
 80080ca:	b963      	cbnz	r3, 80080e6 <_svfiprintf_r+0x32>
 80080cc:	2140      	movs	r1, #64	; 0x40
 80080ce:	f7ff ff21 	bl	8007f14 <_malloc_r>
 80080d2:	6028      	str	r0, [r5, #0]
 80080d4:	6128      	str	r0, [r5, #16]
 80080d6:	b920      	cbnz	r0, 80080e2 <_svfiprintf_r+0x2e>
 80080d8:	230c      	movs	r3, #12
 80080da:	603b      	str	r3, [r7, #0]
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295
 80080e0:	e0d1      	b.n	8008286 <_svfiprintf_r+0x1d2>
 80080e2:	2340      	movs	r3, #64	; 0x40
 80080e4:	616b      	str	r3, [r5, #20]
 80080e6:	2300      	movs	r3, #0
 80080e8:	9309      	str	r3, [sp, #36]	; 0x24
 80080ea:	2320      	movs	r3, #32
 80080ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80080f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80080f4:	2330      	movs	r3, #48	; 0x30
 80080f6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082a0 <_svfiprintf_r+0x1ec>
 80080fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80080fe:	f04f 0901 	mov.w	r9, #1
 8008102:	4623      	mov	r3, r4
 8008104:	469a      	mov	sl, r3
 8008106:	f813 2b01 	ldrb.w	r2, [r3], #1
 800810a:	b10a      	cbz	r2, 8008110 <_svfiprintf_r+0x5c>
 800810c:	2a25      	cmp	r2, #37	; 0x25
 800810e:	d1f9      	bne.n	8008104 <_svfiprintf_r+0x50>
 8008110:	ebba 0b04 	subs.w	fp, sl, r4
 8008114:	d00b      	beq.n	800812e <_svfiprintf_r+0x7a>
 8008116:	465b      	mov	r3, fp
 8008118:	4622      	mov	r2, r4
 800811a:	4629      	mov	r1, r5
 800811c:	4638      	mov	r0, r7
 800811e:	f7ff ff6d 	bl	8007ffc <__ssputs_r>
 8008122:	3001      	adds	r0, #1
 8008124:	f000 80aa 	beq.w	800827c <_svfiprintf_r+0x1c8>
 8008128:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800812a:	445a      	add	r2, fp
 800812c:	9209      	str	r2, [sp, #36]	; 0x24
 800812e:	f89a 3000 	ldrb.w	r3, [sl]
 8008132:	2b00      	cmp	r3, #0
 8008134:	f000 80a2 	beq.w	800827c <_svfiprintf_r+0x1c8>
 8008138:	2300      	movs	r3, #0
 800813a:	f04f 32ff 	mov.w	r2, #4294967295
 800813e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008142:	f10a 0a01 	add.w	sl, sl, #1
 8008146:	9304      	str	r3, [sp, #16]
 8008148:	9307      	str	r3, [sp, #28]
 800814a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800814e:	931a      	str	r3, [sp, #104]	; 0x68
 8008150:	4654      	mov	r4, sl
 8008152:	2205      	movs	r2, #5
 8008154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008158:	4851      	ldr	r0, [pc, #324]	; (80082a0 <_svfiprintf_r+0x1ec>)
 800815a:	f7f8 f841 	bl	80001e0 <memchr>
 800815e:	9a04      	ldr	r2, [sp, #16]
 8008160:	b9d8      	cbnz	r0, 800819a <_svfiprintf_r+0xe6>
 8008162:	06d0      	lsls	r0, r2, #27
 8008164:	bf44      	itt	mi
 8008166:	2320      	movmi	r3, #32
 8008168:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800816c:	0711      	lsls	r1, r2, #28
 800816e:	bf44      	itt	mi
 8008170:	232b      	movmi	r3, #43	; 0x2b
 8008172:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008176:	f89a 3000 	ldrb.w	r3, [sl]
 800817a:	2b2a      	cmp	r3, #42	; 0x2a
 800817c:	d015      	beq.n	80081aa <_svfiprintf_r+0xf6>
 800817e:	9a07      	ldr	r2, [sp, #28]
 8008180:	4654      	mov	r4, sl
 8008182:	2000      	movs	r0, #0
 8008184:	f04f 0c0a 	mov.w	ip, #10
 8008188:	4621      	mov	r1, r4
 800818a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800818e:	3b30      	subs	r3, #48	; 0x30
 8008190:	2b09      	cmp	r3, #9
 8008192:	d94e      	bls.n	8008232 <_svfiprintf_r+0x17e>
 8008194:	b1b0      	cbz	r0, 80081c4 <_svfiprintf_r+0x110>
 8008196:	9207      	str	r2, [sp, #28]
 8008198:	e014      	b.n	80081c4 <_svfiprintf_r+0x110>
 800819a:	eba0 0308 	sub.w	r3, r0, r8
 800819e:	fa09 f303 	lsl.w	r3, r9, r3
 80081a2:	4313      	orrs	r3, r2
 80081a4:	9304      	str	r3, [sp, #16]
 80081a6:	46a2      	mov	sl, r4
 80081a8:	e7d2      	b.n	8008150 <_svfiprintf_r+0x9c>
 80081aa:	9b03      	ldr	r3, [sp, #12]
 80081ac:	1d19      	adds	r1, r3, #4
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	9103      	str	r1, [sp, #12]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	bfbb      	ittet	lt
 80081b6:	425b      	neglt	r3, r3
 80081b8:	f042 0202 	orrlt.w	r2, r2, #2
 80081bc:	9307      	strge	r3, [sp, #28]
 80081be:	9307      	strlt	r3, [sp, #28]
 80081c0:	bfb8      	it	lt
 80081c2:	9204      	strlt	r2, [sp, #16]
 80081c4:	7823      	ldrb	r3, [r4, #0]
 80081c6:	2b2e      	cmp	r3, #46	; 0x2e
 80081c8:	d10c      	bne.n	80081e4 <_svfiprintf_r+0x130>
 80081ca:	7863      	ldrb	r3, [r4, #1]
 80081cc:	2b2a      	cmp	r3, #42	; 0x2a
 80081ce:	d135      	bne.n	800823c <_svfiprintf_r+0x188>
 80081d0:	9b03      	ldr	r3, [sp, #12]
 80081d2:	1d1a      	adds	r2, r3, #4
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	9203      	str	r2, [sp, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	bfb8      	it	lt
 80081dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80081e0:	3402      	adds	r4, #2
 80081e2:	9305      	str	r3, [sp, #20]
 80081e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082b0 <_svfiprintf_r+0x1fc>
 80081e8:	7821      	ldrb	r1, [r4, #0]
 80081ea:	2203      	movs	r2, #3
 80081ec:	4650      	mov	r0, sl
 80081ee:	f7f7 fff7 	bl	80001e0 <memchr>
 80081f2:	b140      	cbz	r0, 8008206 <_svfiprintf_r+0x152>
 80081f4:	2340      	movs	r3, #64	; 0x40
 80081f6:	eba0 000a 	sub.w	r0, r0, sl
 80081fa:	fa03 f000 	lsl.w	r0, r3, r0
 80081fe:	9b04      	ldr	r3, [sp, #16]
 8008200:	4303      	orrs	r3, r0
 8008202:	3401      	adds	r4, #1
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800820a:	4826      	ldr	r0, [pc, #152]	; (80082a4 <_svfiprintf_r+0x1f0>)
 800820c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008210:	2206      	movs	r2, #6
 8008212:	f7f7 ffe5 	bl	80001e0 <memchr>
 8008216:	2800      	cmp	r0, #0
 8008218:	d038      	beq.n	800828c <_svfiprintf_r+0x1d8>
 800821a:	4b23      	ldr	r3, [pc, #140]	; (80082a8 <_svfiprintf_r+0x1f4>)
 800821c:	bb1b      	cbnz	r3, 8008266 <_svfiprintf_r+0x1b2>
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	3307      	adds	r3, #7
 8008222:	f023 0307 	bic.w	r3, r3, #7
 8008226:	3308      	adds	r3, #8
 8008228:	9303      	str	r3, [sp, #12]
 800822a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800822c:	4433      	add	r3, r6
 800822e:	9309      	str	r3, [sp, #36]	; 0x24
 8008230:	e767      	b.n	8008102 <_svfiprintf_r+0x4e>
 8008232:	fb0c 3202 	mla	r2, ip, r2, r3
 8008236:	460c      	mov	r4, r1
 8008238:	2001      	movs	r0, #1
 800823a:	e7a5      	b.n	8008188 <_svfiprintf_r+0xd4>
 800823c:	2300      	movs	r3, #0
 800823e:	3401      	adds	r4, #1
 8008240:	9305      	str	r3, [sp, #20]
 8008242:	4619      	mov	r1, r3
 8008244:	f04f 0c0a 	mov.w	ip, #10
 8008248:	4620      	mov	r0, r4
 800824a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800824e:	3a30      	subs	r2, #48	; 0x30
 8008250:	2a09      	cmp	r2, #9
 8008252:	d903      	bls.n	800825c <_svfiprintf_r+0x1a8>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0c5      	beq.n	80081e4 <_svfiprintf_r+0x130>
 8008258:	9105      	str	r1, [sp, #20]
 800825a:	e7c3      	b.n	80081e4 <_svfiprintf_r+0x130>
 800825c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008260:	4604      	mov	r4, r0
 8008262:	2301      	movs	r3, #1
 8008264:	e7f0      	b.n	8008248 <_svfiprintf_r+0x194>
 8008266:	ab03      	add	r3, sp, #12
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	462a      	mov	r2, r5
 800826c:	4b0f      	ldr	r3, [pc, #60]	; (80082ac <_svfiprintf_r+0x1f8>)
 800826e:	a904      	add	r1, sp, #16
 8008270:	4638      	mov	r0, r7
 8008272:	f7fd ffc9 	bl	8006208 <_printf_float>
 8008276:	1c42      	adds	r2, r0, #1
 8008278:	4606      	mov	r6, r0
 800827a:	d1d6      	bne.n	800822a <_svfiprintf_r+0x176>
 800827c:	89ab      	ldrh	r3, [r5, #12]
 800827e:	065b      	lsls	r3, r3, #25
 8008280:	f53f af2c 	bmi.w	80080dc <_svfiprintf_r+0x28>
 8008284:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008286:	b01d      	add	sp, #116	; 0x74
 8008288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800828c:	ab03      	add	r3, sp, #12
 800828e:	9300      	str	r3, [sp, #0]
 8008290:	462a      	mov	r2, r5
 8008292:	4b06      	ldr	r3, [pc, #24]	; (80082ac <_svfiprintf_r+0x1f8>)
 8008294:	a904      	add	r1, sp, #16
 8008296:	4638      	mov	r0, r7
 8008298:	f7fe fa5a 	bl	8006750 <_printf_i>
 800829c:	e7eb      	b.n	8008276 <_svfiprintf_r+0x1c2>
 800829e:	bf00      	nop
 80082a0:	08009164 	.word	0x08009164
 80082a4:	0800916e 	.word	0x0800916e
 80082a8:	08006209 	.word	0x08006209
 80082ac:	08007ffd 	.word	0x08007ffd
 80082b0:	0800916a 	.word	0x0800916a

080082b4 <_sbrk_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d06      	ldr	r5, [pc, #24]	; (80082d0 <_sbrk_r+0x1c>)
 80082b8:	2300      	movs	r3, #0
 80082ba:	4604      	mov	r4, r0
 80082bc:	4608      	mov	r0, r1
 80082be:	602b      	str	r3, [r5, #0]
 80082c0:	f7f9 fac4 	bl	800184c <_sbrk>
 80082c4:	1c43      	adds	r3, r0, #1
 80082c6:	d102      	bne.n	80082ce <_sbrk_r+0x1a>
 80082c8:	682b      	ldr	r3, [r5, #0]
 80082ca:	b103      	cbz	r3, 80082ce <_sbrk_r+0x1a>
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	bd38      	pop	{r3, r4, r5, pc}
 80082d0:	20000494 	.word	0x20000494

080082d4 <__assert_func>:
 80082d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082d6:	4614      	mov	r4, r2
 80082d8:	461a      	mov	r2, r3
 80082da:	4b09      	ldr	r3, [pc, #36]	; (8008300 <__assert_func+0x2c>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4605      	mov	r5, r0
 80082e0:	68d8      	ldr	r0, [r3, #12]
 80082e2:	b14c      	cbz	r4, 80082f8 <__assert_func+0x24>
 80082e4:	4b07      	ldr	r3, [pc, #28]	; (8008304 <__assert_func+0x30>)
 80082e6:	9100      	str	r1, [sp, #0]
 80082e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082ec:	4906      	ldr	r1, [pc, #24]	; (8008308 <__assert_func+0x34>)
 80082ee:	462b      	mov	r3, r5
 80082f0:	f000 f80e 	bl	8008310 <fiprintf>
 80082f4:	f000 faac 	bl	8008850 <abort>
 80082f8:	4b04      	ldr	r3, [pc, #16]	; (800830c <__assert_func+0x38>)
 80082fa:	461c      	mov	r4, r3
 80082fc:	e7f3      	b.n	80082e6 <__assert_func+0x12>
 80082fe:	bf00      	nop
 8008300:	2000000c 	.word	0x2000000c
 8008304:	08009175 	.word	0x08009175
 8008308:	08009182 	.word	0x08009182
 800830c:	080091b0 	.word	0x080091b0

08008310 <fiprintf>:
 8008310:	b40e      	push	{r1, r2, r3}
 8008312:	b503      	push	{r0, r1, lr}
 8008314:	4601      	mov	r1, r0
 8008316:	ab03      	add	r3, sp, #12
 8008318:	4805      	ldr	r0, [pc, #20]	; (8008330 <fiprintf+0x20>)
 800831a:	f853 2b04 	ldr.w	r2, [r3], #4
 800831e:	6800      	ldr	r0, [r0, #0]
 8008320:	9301      	str	r3, [sp, #4]
 8008322:	f000 f897 	bl	8008454 <_vfiprintf_r>
 8008326:	b002      	add	sp, #8
 8008328:	f85d eb04 	ldr.w	lr, [sp], #4
 800832c:	b003      	add	sp, #12
 800832e:	4770      	bx	lr
 8008330:	2000000c 	.word	0x2000000c

08008334 <__ascii_mbtowc>:
 8008334:	b082      	sub	sp, #8
 8008336:	b901      	cbnz	r1, 800833a <__ascii_mbtowc+0x6>
 8008338:	a901      	add	r1, sp, #4
 800833a:	b142      	cbz	r2, 800834e <__ascii_mbtowc+0x1a>
 800833c:	b14b      	cbz	r3, 8008352 <__ascii_mbtowc+0x1e>
 800833e:	7813      	ldrb	r3, [r2, #0]
 8008340:	600b      	str	r3, [r1, #0]
 8008342:	7812      	ldrb	r2, [r2, #0]
 8008344:	1e10      	subs	r0, r2, #0
 8008346:	bf18      	it	ne
 8008348:	2001      	movne	r0, #1
 800834a:	b002      	add	sp, #8
 800834c:	4770      	bx	lr
 800834e:	4610      	mov	r0, r2
 8008350:	e7fb      	b.n	800834a <__ascii_mbtowc+0x16>
 8008352:	f06f 0001 	mvn.w	r0, #1
 8008356:	e7f8      	b.n	800834a <__ascii_mbtowc+0x16>

08008358 <memmove>:
 8008358:	4288      	cmp	r0, r1
 800835a:	b510      	push	{r4, lr}
 800835c:	eb01 0402 	add.w	r4, r1, r2
 8008360:	d902      	bls.n	8008368 <memmove+0x10>
 8008362:	4284      	cmp	r4, r0
 8008364:	4623      	mov	r3, r4
 8008366:	d807      	bhi.n	8008378 <memmove+0x20>
 8008368:	1e43      	subs	r3, r0, #1
 800836a:	42a1      	cmp	r1, r4
 800836c:	d008      	beq.n	8008380 <memmove+0x28>
 800836e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008372:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008376:	e7f8      	b.n	800836a <memmove+0x12>
 8008378:	4402      	add	r2, r0
 800837a:	4601      	mov	r1, r0
 800837c:	428a      	cmp	r2, r1
 800837e:	d100      	bne.n	8008382 <memmove+0x2a>
 8008380:	bd10      	pop	{r4, pc}
 8008382:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008386:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800838a:	e7f7      	b.n	800837c <memmove+0x24>

0800838c <__malloc_lock>:
 800838c:	4801      	ldr	r0, [pc, #4]	; (8008394 <__malloc_lock+0x8>)
 800838e:	f000 bc1f 	b.w	8008bd0 <__retarget_lock_acquire_recursive>
 8008392:	bf00      	nop
 8008394:	20000498 	.word	0x20000498

08008398 <__malloc_unlock>:
 8008398:	4801      	ldr	r0, [pc, #4]	; (80083a0 <__malloc_unlock+0x8>)
 800839a:	f000 bc1a 	b.w	8008bd2 <__retarget_lock_release_recursive>
 800839e:	bf00      	nop
 80083a0:	20000498 	.word	0x20000498

080083a4 <_realloc_r>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	4680      	mov	r8, r0
 80083aa:	4614      	mov	r4, r2
 80083ac:	460e      	mov	r6, r1
 80083ae:	b921      	cbnz	r1, 80083ba <_realloc_r+0x16>
 80083b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083b4:	4611      	mov	r1, r2
 80083b6:	f7ff bdad 	b.w	8007f14 <_malloc_r>
 80083ba:	b92a      	cbnz	r2, 80083c8 <_realloc_r+0x24>
 80083bc:	f7ff fd3e 	bl	8007e3c <_free_r>
 80083c0:	4625      	mov	r5, r4
 80083c2:	4628      	mov	r0, r5
 80083c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083c8:	f000 fc6a 	bl	8008ca0 <_malloc_usable_size_r>
 80083cc:	4284      	cmp	r4, r0
 80083ce:	4607      	mov	r7, r0
 80083d0:	d802      	bhi.n	80083d8 <_realloc_r+0x34>
 80083d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083d6:	d812      	bhi.n	80083fe <_realloc_r+0x5a>
 80083d8:	4621      	mov	r1, r4
 80083da:	4640      	mov	r0, r8
 80083dc:	f7ff fd9a 	bl	8007f14 <_malloc_r>
 80083e0:	4605      	mov	r5, r0
 80083e2:	2800      	cmp	r0, #0
 80083e4:	d0ed      	beq.n	80083c2 <_realloc_r+0x1e>
 80083e6:	42bc      	cmp	r4, r7
 80083e8:	4622      	mov	r2, r4
 80083ea:	4631      	mov	r1, r6
 80083ec:	bf28      	it	cs
 80083ee:	463a      	movcs	r2, r7
 80083f0:	f7ff f97c 	bl	80076ec <memcpy>
 80083f4:	4631      	mov	r1, r6
 80083f6:	4640      	mov	r0, r8
 80083f8:	f7ff fd20 	bl	8007e3c <_free_r>
 80083fc:	e7e1      	b.n	80083c2 <_realloc_r+0x1e>
 80083fe:	4635      	mov	r5, r6
 8008400:	e7df      	b.n	80083c2 <_realloc_r+0x1e>

08008402 <__sfputc_r>:
 8008402:	6893      	ldr	r3, [r2, #8]
 8008404:	3b01      	subs	r3, #1
 8008406:	2b00      	cmp	r3, #0
 8008408:	b410      	push	{r4}
 800840a:	6093      	str	r3, [r2, #8]
 800840c:	da08      	bge.n	8008420 <__sfputc_r+0x1e>
 800840e:	6994      	ldr	r4, [r2, #24]
 8008410:	42a3      	cmp	r3, r4
 8008412:	db01      	blt.n	8008418 <__sfputc_r+0x16>
 8008414:	290a      	cmp	r1, #10
 8008416:	d103      	bne.n	8008420 <__sfputc_r+0x1e>
 8008418:	f85d 4b04 	ldr.w	r4, [sp], #4
 800841c:	f000 b94a 	b.w	80086b4 <__swbuf_r>
 8008420:	6813      	ldr	r3, [r2, #0]
 8008422:	1c58      	adds	r0, r3, #1
 8008424:	6010      	str	r0, [r2, #0]
 8008426:	7019      	strb	r1, [r3, #0]
 8008428:	4608      	mov	r0, r1
 800842a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800842e:	4770      	bx	lr

08008430 <__sfputs_r>:
 8008430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	4614      	mov	r4, r2
 8008438:	18d5      	adds	r5, r2, r3
 800843a:	42ac      	cmp	r4, r5
 800843c:	d101      	bne.n	8008442 <__sfputs_r+0x12>
 800843e:	2000      	movs	r0, #0
 8008440:	e007      	b.n	8008452 <__sfputs_r+0x22>
 8008442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008446:	463a      	mov	r2, r7
 8008448:	4630      	mov	r0, r6
 800844a:	f7ff ffda 	bl	8008402 <__sfputc_r>
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	d1f3      	bne.n	800843a <__sfputs_r+0xa>
 8008452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008454 <_vfiprintf_r>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	460d      	mov	r5, r1
 800845a:	b09d      	sub	sp, #116	; 0x74
 800845c:	4614      	mov	r4, r2
 800845e:	4698      	mov	r8, r3
 8008460:	4606      	mov	r6, r0
 8008462:	b118      	cbz	r0, 800846c <_vfiprintf_r+0x18>
 8008464:	6983      	ldr	r3, [r0, #24]
 8008466:	b90b      	cbnz	r3, 800846c <_vfiprintf_r+0x18>
 8008468:	f000 fb14 	bl	8008a94 <__sinit>
 800846c:	4b89      	ldr	r3, [pc, #548]	; (8008694 <_vfiprintf_r+0x240>)
 800846e:	429d      	cmp	r5, r3
 8008470:	d11b      	bne.n	80084aa <_vfiprintf_r+0x56>
 8008472:	6875      	ldr	r5, [r6, #4]
 8008474:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008476:	07d9      	lsls	r1, r3, #31
 8008478:	d405      	bmi.n	8008486 <_vfiprintf_r+0x32>
 800847a:	89ab      	ldrh	r3, [r5, #12]
 800847c:	059a      	lsls	r2, r3, #22
 800847e:	d402      	bmi.n	8008486 <_vfiprintf_r+0x32>
 8008480:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008482:	f000 fba5 	bl	8008bd0 <__retarget_lock_acquire_recursive>
 8008486:	89ab      	ldrh	r3, [r5, #12]
 8008488:	071b      	lsls	r3, r3, #28
 800848a:	d501      	bpl.n	8008490 <_vfiprintf_r+0x3c>
 800848c:	692b      	ldr	r3, [r5, #16]
 800848e:	b9eb      	cbnz	r3, 80084cc <_vfiprintf_r+0x78>
 8008490:	4629      	mov	r1, r5
 8008492:	4630      	mov	r0, r6
 8008494:	f000 f96e 	bl	8008774 <__swsetup_r>
 8008498:	b1c0      	cbz	r0, 80084cc <_vfiprintf_r+0x78>
 800849a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800849c:	07dc      	lsls	r4, r3, #31
 800849e:	d50e      	bpl.n	80084be <_vfiprintf_r+0x6a>
 80084a0:	f04f 30ff 	mov.w	r0, #4294967295
 80084a4:	b01d      	add	sp, #116	; 0x74
 80084a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084aa:	4b7b      	ldr	r3, [pc, #492]	; (8008698 <_vfiprintf_r+0x244>)
 80084ac:	429d      	cmp	r5, r3
 80084ae:	d101      	bne.n	80084b4 <_vfiprintf_r+0x60>
 80084b0:	68b5      	ldr	r5, [r6, #8]
 80084b2:	e7df      	b.n	8008474 <_vfiprintf_r+0x20>
 80084b4:	4b79      	ldr	r3, [pc, #484]	; (800869c <_vfiprintf_r+0x248>)
 80084b6:	429d      	cmp	r5, r3
 80084b8:	bf08      	it	eq
 80084ba:	68f5      	ldreq	r5, [r6, #12]
 80084bc:	e7da      	b.n	8008474 <_vfiprintf_r+0x20>
 80084be:	89ab      	ldrh	r3, [r5, #12]
 80084c0:	0598      	lsls	r0, r3, #22
 80084c2:	d4ed      	bmi.n	80084a0 <_vfiprintf_r+0x4c>
 80084c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084c6:	f000 fb84 	bl	8008bd2 <__retarget_lock_release_recursive>
 80084ca:	e7e9      	b.n	80084a0 <_vfiprintf_r+0x4c>
 80084cc:	2300      	movs	r3, #0
 80084ce:	9309      	str	r3, [sp, #36]	; 0x24
 80084d0:	2320      	movs	r3, #32
 80084d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80084da:	2330      	movs	r3, #48	; 0x30
 80084dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80086a0 <_vfiprintf_r+0x24c>
 80084e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80084e4:	f04f 0901 	mov.w	r9, #1
 80084e8:	4623      	mov	r3, r4
 80084ea:	469a      	mov	sl, r3
 80084ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084f0:	b10a      	cbz	r2, 80084f6 <_vfiprintf_r+0xa2>
 80084f2:	2a25      	cmp	r2, #37	; 0x25
 80084f4:	d1f9      	bne.n	80084ea <_vfiprintf_r+0x96>
 80084f6:	ebba 0b04 	subs.w	fp, sl, r4
 80084fa:	d00b      	beq.n	8008514 <_vfiprintf_r+0xc0>
 80084fc:	465b      	mov	r3, fp
 80084fe:	4622      	mov	r2, r4
 8008500:	4629      	mov	r1, r5
 8008502:	4630      	mov	r0, r6
 8008504:	f7ff ff94 	bl	8008430 <__sfputs_r>
 8008508:	3001      	adds	r0, #1
 800850a:	f000 80aa 	beq.w	8008662 <_vfiprintf_r+0x20e>
 800850e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008510:	445a      	add	r2, fp
 8008512:	9209      	str	r2, [sp, #36]	; 0x24
 8008514:	f89a 3000 	ldrb.w	r3, [sl]
 8008518:	2b00      	cmp	r3, #0
 800851a:	f000 80a2 	beq.w	8008662 <_vfiprintf_r+0x20e>
 800851e:	2300      	movs	r3, #0
 8008520:	f04f 32ff 	mov.w	r2, #4294967295
 8008524:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008528:	f10a 0a01 	add.w	sl, sl, #1
 800852c:	9304      	str	r3, [sp, #16]
 800852e:	9307      	str	r3, [sp, #28]
 8008530:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008534:	931a      	str	r3, [sp, #104]	; 0x68
 8008536:	4654      	mov	r4, sl
 8008538:	2205      	movs	r2, #5
 800853a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800853e:	4858      	ldr	r0, [pc, #352]	; (80086a0 <_vfiprintf_r+0x24c>)
 8008540:	f7f7 fe4e 	bl	80001e0 <memchr>
 8008544:	9a04      	ldr	r2, [sp, #16]
 8008546:	b9d8      	cbnz	r0, 8008580 <_vfiprintf_r+0x12c>
 8008548:	06d1      	lsls	r1, r2, #27
 800854a:	bf44      	itt	mi
 800854c:	2320      	movmi	r3, #32
 800854e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008552:	0713      	lsls	r3, r2, #28
 8008554:	bf44      	itt	mi
 8008556:	232b      	movmi	r3, #43	; 0x2b
 8008558:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800855c:	f89a 3000 	ldrb.w	r3, [sl]
 8008560:	2b2a      	cmp	r3, #42	; 0x2a
 8008562:	d015      	beq.n	8008590 <_vfiprintf_r+0x13c>
 8008564:	9a07      	ldr	r2, [sp, #28]
 8008566:	4654      	mov	r4, sl
 8008568:	2000      	movs	r0, #0
 800856a:	f04f 0c0a 	mov.w	ip, #10
 800856e:	4621      	mov	r1, r4
 8008570:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008574:	3b30      	subs	r3, #48	; 0x30
 8008576:	2b09      	cmp	r3, #9
 8008578:	d94e      	bls.n	8008618 <_vfiprintf_r+0x1c4>
 800857a:	b1b0      	cbz	r0, 80085aa <_vfiprintf_r+0x156>
 800857c:	9207      	str	r2, [sp, #28]
 800857e:	e014      	b.n	80085aa <_vfiprintf_r+0x156>
 8008580:	eba0 0308 	sub.w	r3, r0, r8
 8008584:	fa09 f303 	lsl.w	r3, r9, r3
 8008588:	4313      	orrs	r3, r2
 800858a:	9304      	str	r3, [sp, #16]
 800858c:	46a2      	mov	sl, r4
 800858e:	e7d2      	b.n	8008536 <_vfiprintf_r+0xe2>
 8008590:	9b03      	ldr	r3, [sp, #12]
 8008592:	1d19      	adds	r1, r3, #4
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	9103      	str	r1, [sp, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	bfbb      	ittet	lt
 800859c:	425b      	neglt	r3, r3
 800859e:	f042 0202 	orrlt.w	r2, r2, #2
 80085a2:	9307      	strge	r3, [sp, #28]
 80085a4:	9307      	strlt	r3, [sp, #28]
 80085a6:	bfb8      	it	lt
 80085a8:	9204      	strlt	r2, [sp, #16]
 80085aa:	7823      	ldrb	r3, [r4, #0]
 80085ac:	2b2e      	cmp	r3, #46	; 0x2e
 80085ae:	d10c      	bne.n	80085ca <_vfiprintf_r+0x176>
 80085b0:	7863      	ldrb	r3, [r4, #1]
 80085b2:	2b2a      	cmp	r3, #42	; 0x2a
 80085b4:	d135      	bne.n	8008622 <_vfiprintf_r+0x1ce>
 80085b6:	9b03      	ldr	r3, [sp, #12]
 80085b8:	1d1a      	adds	r2, r3, #4
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	9203      	str	r2, [sp, #12]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	bfb8      	it	lt
 80085c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80085c6:	3402      	adds	r4, #2
 80085c8:	9305      	str	r3, [sp, #20]
 80085ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80086b0 <_vfiprintf_r+0x25c>
 80085ce:	7821      	ldrb	r1, [r4, #0]
 80085d0:	2203      	movs	r2, #3
 80085d2:	4650      	mov	r0, sl
 80085d4:	f7f7 fe04 	bl	80001e0 <memchr>
 80085d8:	b140      	cbz	r0, 80085ec <_vfiprintf_r+0x198>
 80085da:	2340      	movs	r3, #64	; 0x40
 80085dc:	eba0 000a 	sub.w	r0, r0, sl
 80085e0:	fa03 f000 	lsl.w	r0, r3, r0
 80085e4:	9b04      	ldr	r3, [sp, #16]
 80085e6:	4303      	orrs	r3, r0
 80085e8:	3401      	adds	r4, #1
 80085ea:	9304      	str	r3, [sp, #16]
 80085ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085f0:	482c      	ldr	r0, [pc, #176]	; (80086a4 <_vfiprintf_r+0x250>)
 80085f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80085f6:	2206      	movs	r2, #6
 80085f8:	f7f7 fdf2 	bl	80001e0 <memchr>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	d03f      	beq.n	8008680 <_vfiprintf_r+0x22c>
 8008600:	4b29      	ldr	r3, [pc, #164]	; (80086a8 <_vfiprintf_r+0x254>)
 8008602:	bb1b      	cbnz	r3, 800864c <_vfiprintf_r+0x1f8>
 8008604:	9b03      	ldr	r3, [sp, #12]
 8008606:	3307      	adds	r3, #7
 8008608:	f023 0307 	bic.w	r3, r3, #7
 800860c:	3308      	adds	r3, #8
 800860e:	9303      	str	r3, [sp, #12]
 8008610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008612:	443b      	add	r3, r7
 8008614:	9309      	str	r3, [sp, #36]	; 0x24
 8008616:	e767      	b.n	80084e8 <_vfiprintf_r+0x94>
 8008618:	fb0c 3202 	mla	r2, ip, r2, r3
 800861c:	460c      	mov	r4, r1
 800861e:	2001      	movs	r0, #1
 8008620:	e7a5      	b.n	800856e <_vfiprintf_r+0x11a>
 8008622:	2300      	movs	r3, #0
 8008624:	3401      	adds	r4, #1
 8008626:	9305      	str	r3, [sp, #20]
 8008628:	4619      	mov	r1, r3
 800862a:	f04f 0c0a 	mov.w	ip, #10
 800862e:	4620      	mov	r0, r4
 8008630:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008634:	3a30      	subs	r2, #48	; 0x30
 8008636:	2a09      	cmp	r2, #9
 8008638:	d903      	bls.n	8008642 <_vfiprintf_r+0x1ee>
 800863a:	2b00      	cmp	r3, #0
 800863c:	d0c5      	beq.n	80085ca <_vfiprintf_r+0x176>
 800863e:	9105      	str	r1, [sp, #20]
 8008640:	e7c3      	b.n	80085ca <_vfiprintf_r+0x176>
 8008642:	fb0c 2101 	mla	r1, ip, r1, r2
 8008646:	4604      	mov	r4, r0
 8008648:	2301      	movs	r3, #1
 800864a:	e7f0      	b.n	800862e <_vfiprintf_r+0x1da>
 800864c:	ab03      	add	r3, sp, #12
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	462a      	mov	r2, r5
 8008652:	4b16      	ldr	r3, [pc, #88]	; (80086ac <_vfiprintf_r+0x258>)
 8008654:	a904      	add	r1, sp, #16
 8008656:	4630      	mov	r0, r6
 8008658:	f7fd fdd6 	bl	8006208 <_printf_float>
 800865c:	4607      	mov	r7, r0
 800865e:	1c78      	adds	r0, r7, #1
 8008660:	d1d6      	bne.n	8008610 <_vfiprintf_r+0x1bc>
 8008662:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008664:	07d9      	lsls	r1, r3, #31
 8008666:	d405      	bmi.n	8008674 <_vfiprintf_r+0x220>
 8008668:	89ab      	ldrh	r3, [r5, #12]
 800866a:	059a      	lsls	r2, r3, #22
 800866c:	d402      	bmi.n	8008674 <_vfiprintf_r+0x220>
 800866e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008670:	f000 faaf 	bl	8008bd2 <__retarget_lock_release_recursive>
 8008674:	89ab      	ldrh	r3, [r5, #12]
 8008676:	065b      	lsls	r3, r3, #25
 8008678:	f53f af12 	bmi.w	80084a0 <_vfiprintf_r+0x4c>
 800867c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800867e:	e711      	b.n	80084a4 <_vfiprintf_r+0x50>
 8008680:	ab03      	add	r3, sp, #12
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	462a      	mov	r2, r5
 8008686:	4b09      	ldr	r3, [pc, #36]	; (80086ac <_vfiprintf_r+0x258>)
 8008688:	a904      	add	r1, sp, #16
 800868a:	4630      	mov	r0, r6
 800868c:	f7fe f860 	bl	8006750 <_printf_i>
 8008690:	e7e4      	b.n	800865c <_vfiprintf_r+0x208>
 8008692:	bf00      	nop
 8008694:	080092dc 	.word	0x080092dc
 8008698:	080092fc 	.word	0x080092fc
 800869c:	080092bc 	.word	0x080092bc
 80086a0:	08009164 	.word	0x08009164
 80086a4:	0800916e 	.word	0x0800916e
 80086a8:	08006209 	.word	0x08006209
 80086ac:	08008431 	.word	0x08008431
 80086b0:	0800916a 	.word	0x0800916a

080086b4 <__swbuf_r>:
 80086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b6:	460e      	mov	r6, r1
 80086b8:	4614      	mov	r4, r2
 80086ba:	4605      	mov	r5, r0
 80086bc:	b118      	cbz	r0, 80086c6 <__swbuf_r+0x12>
 80086be:	6983      	ldr	r3, [r0, #24]
 80086c0:	b90b      	cbnz	r3, 80086c6 <__swbuf_r+0x12>
 80086c2:	f000 f9e7 	bl	8008a94 <__sinit>
 80086c6:	4b21      	ldr	r3, [pc, #132]	; (800874c <__swbuf_r+0x98>)
 80086c8:	429c      	cmp	r4, r3
 80086ca:	d12b      	bne.n	8008724 <__swbuf_r+0x70>
 80086cc:	686c      	ldr	r4, [r5, #4]
 80086ce:	69a3      	ldr	r3, [r4, #24]
 80086d0:	60a3      	str	r3, [r4, #8]
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	071a      	lsls	r2, r3, #28
 80086d6:	d52f      	bpl.n	8008738 <__swbuf_r+0x84>
 80086d8:	6923      	ldr	r3, [r4, #16]
 80086da:	b36b      	cbz	r3, 8008738 <__swbuf_r+0x84>
 80086dc:	6923      	ldr	r3, [r4, #16]
 80086de:	6820      	ldr	r0, [r4, #0]
 80086e0:	1ac0      	subs	r0, r0, r3
 80086e2:	6963      	ldr	r3, [r4, #20]
 80086e4:	b2f6      	uxtb	r6, r6
 80086e6:	4283      	cmp	r3, r0
 80086e8:	4637      	mov	r7, r6
 80086ea:	dc04      	bgt.n	80086f6 <__swbuf_r+0x42>
 80086ec:	4621      	mov	r1, r4
 80086ee:	4628      	mov	r0, r5
 80086f0:	f000 f93c 	bl	800896c <_fflush_r>
 80086f4:	bb30      	cbnz	r0, 8008744 <__swbuf_r+0x90>
 80086f6:	68a3      	ldr	r3, [r4, #8]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	60a3      	str	r3, [r4, #8]
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	6022      	str	r2, [r4, #0]
 8008702:	701e      	strb	r6, [r3, #0]
 8008704:	6963      	ldr	r3, [r4, #20]
 8008706:	3001      	adds	r0, #1
 8008708:	4283      	cmp	r3, r0
 800870a:	d004      	beq.n	8008716 <__swbuf_r+0x62>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	07db      	lsls	r3, r3, #31
 8008710:	d506      	bpl.n	8008720 <__swbuf_r+0x6c>
 8008712:	2e0a      	cmp	r6, #10
 8008714:	d104      	bne.n	8008720 <__swbuf_r+0x6c>
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f000 f927 	bl	800896c <_fflush_r>
 800871e:	b988      	cbnz	r0, 8008744 <__swbuf_r+0x90>
 8008720:	4638      	mov	r0, r7
 8008722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008724:	4b0a      	ldr	r3, [pc, #40]	; (8008750 <__swbuf_r+0x9c>)
 8008726:	429c      	cmp	r4, r3
 8008728:	d101      	bne.n	800872e <__swbuf_r+0x7a>
 800872a:	68ac      	ldr	r4, [r5, #8]
 800872c:	e7cf      	b.n	80086ce <__swbuf_r+0x1a>
 800872e:	4b09      	ldr	r3, [pc, #36]	; (8008754 <__swbuf_r+0xa0>)
 8008730:	429c      	cmp	r4, r3
 8008732:	bf08      	it	eq
 8008734:	68ec      	ldreq	r4, [r5, #12]
 8008736:	e7ca      	b.n	80086ce <__swbuf_r+0x1a>
 8008738:	4621      	mov	r1, r4
 800873a:	4628      	mov	r0, r5
 800873c:	f000 f81a 	bl	8008774 <__swsetup_r>
 8008740:	2800      	cmp	r0, #0
 8008742:	d0cb      	beq.n	80086dc <__swbuf_r+0x28>
 8008744:	f04f 37ff 	mov.w	r7, #4294967295
 8008748:	e7ea      	b.n	8008720 <__swbuf_r+0x6c>
 800874a:	bf00      	nop
 800874c:	080092dc 	.word	0x080092dc
 8008750:	080092fc 	.word	0x080092fc
 8008754:	080092bc 	.word	0x080092bc

08008758 <__ascii_wctomb>:
 8008758:	b149      	cbz	r1, 800876e <__ascii_wctomb+0x16>
 800875a:	2aff      	cmp	r2, #255	; 0xff
 800875c:	bf85      	ittet	hi
 800875e:	238a      	movhi	r3, #138	; 0x8a
 8008760:	6003      	strhi	r3, [r0, #0]
 8008762:	700a      	strbls	r2, [r1, #0]
 8008764:	f04f 30ff 	movhi.w	r0, #4294967295
 8008768:	bf98      	it	ls
 800876a:	2001      	movls	r0, #1
 800876c:	4770      	bx	lr
 800876e:	4608      	mov	r0, r1
 8008770:	4770      	bx	lr
	...

08008774 <__swsetup_r>:
 8008774:	4b32      	ldr	r3, [pc, #200]	; (8008840 <__swsetup_r+0xcc>)
 8008776:	b570      	push	{r4, r5, r6, lr}
 8008778:	681d      	ldr	r5, [r3, #0]
 800877a:	4606      	mov	r6, r0
 800877c:	460c      	mov	r4, r1
 800877e:	b125      	cbz	r5, 800878a <__swsetup_r+0x16>
 8008780:	69ab      	ldr	r3, [r5, #24]
 8008782:	b913      	cbnz	r3, 800878a <__swsetup_r+0x16>
 8008784:	4628      	mov	r0, r5
 8008786:	f000 f985 	bl	8008a94 <__sinit>
 800878a:	4b2e      	ldr	r3, [pc, #184]	; (8008844 <__swsetup_r+0xd0>)
 800878c:	429c      	cmp	r4, r3
 800878e:	d10f      	bne.n	80087b0 <__swsetup_r+0x3c>
 8008790:	686c      	ldr	r4, [r5, #4]
 8008792:	89a3      	ldrh	r3, [r4, #12]
 8008794:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008798:	0719      	lsls	r1, r3, #28
 800879a:	d42c      	bmi.n	80087f6 <__swsetup_r+0x82>
 800879c:	06dd      	lsls	r5, r3, #27
 800879e:	d411      	bmi.n	80087c4 <__swsetup_r+0x50>
 80087a0:	2309      	movs	r3, #9
 80087a2:	6033      	str	r3, [r6, #0]
 80087a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80087a8:	81a3      	strh	r3, [r4, #12]
 80087aa:	f04f 30ff 	mov.w	r0, #4294967295
 80087ae:	e03e      	b.n	800882e <__swsetup_r+0xba>
 80087b0:	4b25      	ldr	r3, [pc, #148]	; (8008848 <__swsetup_r+0xd4>)
 80087b2:	429c      	cmp	r4, r3
 80087b4:	d101      	bne.n	80087ba <__swsetup_r+0x46>
 80087b6:	68ac      	ldr	r4, [r5, #8]
 80087b8:	e7eb      	b.n	8008792 <__swsetup_r+0x1e>
 80087ba:	4b24      	ldr	r3, [pc, #144]	; (800884c <__swsetup_r+0xd8>)
 80087bc:	429c      	cmp	r4, r3
 80087be:	bf08      	it	eq
 80087c0:	68ec      	ldreq	r4, [r5, #12]
 80087c2:	e7e6      	b.n	8008792 <__swsetup_r+0x1e>
 80087c4:	0758      	lsls	r0, r3, #29
 80087c6:	d512      	bpl.n	80087ee <__swsetup_r+0x7a>
 80087c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087ca:	b141      	cbz	r1, 80087de <__swsetup_r+0x6a>
 80087cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087d0:	4299      	cmp	r1, r3
 80087d2:	d002      	beq.n	80087da <__swsetup_r+0x66>
 80087d4:	4630      	mov	r0, r6
 80087d6:	f7ff fb31 	bl	8007e3c <_free_r>
 80087da:	2300      	movs	r3, #0
 80087dc:	6363      	str	r3, [r4, #52]	; 0x34
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80087e4:	81a3      	strh	r3, [r4, #12]
 80087e6:	2300      	movs	r3, #0
 80087e8:	6063      	str	r3, [r4, #4]
 80087ea:	6923      	ldr	r3, [r4, #16]
 80087ec:	6023      	str	r3, [r4, #0]
 80087ee:	89a3      	ldrh	r3, [r4, #12]
 80087f0:	f043 0308 	orr.w	r3, r3, #8
 80087f4:	81a3      	strh	r3, [r4, #12]
 80087f6:	6923      	ldr	r3, [r4, #16]
 80087f8:	b94b      	cbnz	r3, 800880e <__swsetup_r+0x9a>
 80087fa:	89a3      	ldrh	r3, [r4, #12]
 80087fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008804:	d003      	beq.n	800880e <__swsetup_r+0x9a>
 8008806:	4621      	mov	r1, r4
 8008808:	4630      	mov	r0, r6
 800880a:	f000 fa09 	bl	8008c20 <__smakebuf_r>
 800880e:	89a0      	ldrh	r0, [r4, #12]
 8008810:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008814:	f010 0301 	ands.w	r3, r0, #1
 8008818:	d00a      	beq.n	8008830 <__swsetup_r+0xbc>
 800881a:	2300      	movs	r3, #0
 800881c:	60a3      	str	r3, [r4, #8]
 800881e:	6963      	ldr	r3, [r4, #20]
 8008820:	425b      	negs	r3, r3
 8008822:	61a3      	str	r3, [r4, #24]
 8008824:	6923      	ldr	r3, [r4, #16]
 8008826:	b943      	cbnz	r3, 800883a <__swsetup_r+0xc6>
 8008828:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800882c:	d1ba      	bne.n	80087a4 <__swsetup_r+0x30>
 800882e:	bd70      	pop	{r4, r5, r6, pc}
 8008830:	0781      	lsls	r1, r0, #30
 8008832:	bf58      	it	pl
 8008834:	6963      	ldrpl	r3, [r4, #20]
 8008836:	60a3      	str	r3, [r4, #8]
 8008838:	e7f4      	b.n	8008824 <__swsetup_r+0xb0>
 800883a:	2000      	movs	r0, #0
 800883c:	e7f7      	b.n	800882e <__swsetup_r+0xba>
 800883e:	bf00      	nop
 8008840:	2000000c 	.word	0x2000000c
 8008844:	080092dc 	.word	0x080092dc
 8008848:	080092fc 	.word	0x080092fc
 800884c:	080092bc 	.word	0x080092bc

08008850 <abort>:
 8008850:	b508      	push	{r3, lr}
 8008852:	2006      	movs	r0, #6
 8008854:	f000 fa54 	bl	8008d00 <raise>
 8008858:	2001      	movs	r0, #1
 800885a:	f7f8 ff7f 	bl	800175c <_exit>
	...

08008860 <__sflush_r>:
 8008860:	898a      	ldrh	r2, [r1, #12]
 8008862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008866:	4605      	mov	r5, r0
 8008868:	0710      	lsls	r0, r2, #28
 800886a:	460c      	mov	r4, r1
 800886c:	d458      	bmi.n	8008920 <__sflush_r+0xc0>
 800886e:	684b      	ldr	r3, [r1, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	dc05      	bgt.n	8008880 <__sflush_r+0x20>
 8008874:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	dc02      	bgt.n	8008880 <__sflush_r+0x20>
 800887a:	2000      	movs	r0, #0
 800887c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008880:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008882:	2e00      	cmp	r6, #0
 8008884:	d0f9      	beq.n	800887a <__sflush_r+0x1a>
 8008886:	2300      	movs	r3, #0
 8008888:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800888c:	682f      	ldr	r7, [r5, #0]
 800888e:	602b      	str	r3, [r5, #0]
 8008890:	d032      	beq.n	80088f8 <__sflush_r+0x98>
 8008892:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	075a      	lsls	r2, r3, #29
 8008898:	d505      	bpl.n	80088a6 <__sflush_r+0x46>
 800889a:	6863      	ldr	r3, [r4, #4]
 800889c:	1ac0      	subs	r0, r0, r3
 800889e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088a0:	b10b      	cbz	r3, 80088a6 <__sflush_r+0x46>
 80088a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088a4:	1ac0      	subs	r0, r0, r3
 80088a6:	2300      	movs	r3, #0
 80088a8:	4602      	mov	r2, r0
 80088aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088ac:	6a21      	ldr	r1, [r4, #32]
 80088ae:	4628      	mov	r0, r5
 80088b0:	47b0      	blx	r6
 80088b2:	1c43      	adds	r3, r0, #1
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	d106      	bne.n	80088c6 <__sflush_r+0x66>
 80088b8:	6829      	ldr	r1, [r5, #0]
 80088ba:	291d      	cmp	r1, #29
 80088bc:	d82c      	bhi.n	8008918 <__sflush_r+0xb8>
 80088be:	4a2a      	ldr	r2, [pc, #168]	; (8008968 <__sflush_r+0x108>)
 80088c0:	40ca      	lsrs	r2, r1
 80088c2:	07d6      	lsls	r6, r2, #31
 80088c4:	d528      	bpl.n	8008918 <__sflush_r+0xb8>
 80088c6:	2200      	movs	r2, #0
 80088c8:	6062      	str	r2, [r4, #4]
 80088ca:	04d9      	lsls	r1, r3, #19
 80088cc:	6922      	ldr	r2, [r4, #16]
 80088ce:	6022      	str	r2, [r4, #0]
 80088d0:	d504      	bpl.n	80088dc <__sflush_r+0x7c>
 80088d2:	1c42      	adds	r2, r0, #1
 80088d4:	d101      	bne.n	80088da <__sflush_r+0x7a>
 80088d6:	682b      	ldr	r3, [r5, #0]
 80088d8:	b903      	cbnz	r3, 80088dc <__sflush_r+0x7c>
 80088da:	6560      	str	r0, [r4, #84]	; 0x54
 80088dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088de:	602f      	str	r7, [r5, #0]
 80088e0:	2900      	cmp	r1, #0
 80088e2:	d0ca      	beq.n	800887a <__sflush_r+0x1a>
 80088e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088e8:	4299      	cmp	r1, r3
 80088ea:	d002      	beq.n	80088f2 <__sflush_r+0x92>
 80088ec:	4628      	mov	r0, r5
 80088ee:	f7ff faa5 	bl	8007e3c <_free_r>
 80088f2:	2000      	movs	r0, #0
 80088f4:	6360      	str	r0, [r4, #52]	; 0x34
 80088f6:	e7c1      	b.n	800887c <__sflush_r+0x1c>
 80088f8:	6a21      	ldr	r1, [r4, #32]
 80088fa:	2301      	movs	r3, #1
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b0      	blx	r6
 8008900:	1c41      	adds	r1, r0, #1
 8008902:	d1c7      	bne.n	8008894 <__sflush_r+0x34>
 8008904:	682b      	ldr	r3, [r5, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d0c4      	beq.n	8008894 <__sflush_r+0x34>
 800890a:	2b1d      	cmp	r3, #29
 800890c:	d001      	beq.n	8008912 <__sflush_r+0xb2>
 800890e:	2b16      	cmp	r3, #22
 8008910:	d101      	bne.n	8008916 <__sflush_r+0xb6>
 8008912:	602f      	str	r7, [r5, #0]
 8008914:	e7b1      	b.n	800887a <__sflush_r+0x1a>
 8008916:	89a3      	ldrh	r3, [r4, #12]
 8008918:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800891c:	81a3      	strh	r3, [r4, #12]
 800891e:	e7ad      	b.n	800887c <__sflush_r+0x1c>
 8008920:	690f      	ldr	r7, [r1, #16]
 8008922:	2f00      	cmp	r7, #0
 8008924:	d0a9      	beq.n	800887a <__sflush_r+0x1a>
 8008926:	0793      	lsls	r3, r2, #30
 8008928:	680e      	ldr	r6, [r1, #0]
 800892a:	bf08      	it	eq
 800892c:	694b      	ldreq	r3, [r1, #20]
 800892e:	600f      	str	r7, [r1, #0]
 8008930:	bf18      	it	ne
 8008932:	2300      	movne	r3, #0
 8008934:	eba6 0807 	sub.w	r8, r6, r7
 8008938:	608b      	str	r3, [r1, #8]
 800893a:	f1b8 0f00 	cmp.w	r8, #0
 800893e:	dd9c      	ble.n	800887a <__sflush_r+0x1a>
 8008940:	6a21      	ldr	r1, [r4, #32]
 8008942:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008944:	4643      	mov	r3, r8
 8008946:	463a      	mov	r2, r7
 8008948:	4628      	mov	r0, r5
 800894a:	47b0      	blx	r6
 800894c:	2800      	cmp	r0, #0
 800894e:	dc06      	bgt.n	800895e <__sflush_r+0xfe>
 8008950:	89a3      	ldrh	r3, [r4, #12]
 8008952:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008956:	81a3      	strh	r3, [r4, #12]
 8008958:	f04f 30ff 	mov.w	r0, #4294967295
 800895c:	e78e      	b.n	800887c <__sflush_r+0x1c>
 800895e:	4407      	add	r7, r0
 8008960:	eba8 0800 	sub.w	r8, r8, r0
 8008964:	e7e9      	b.n	800893a <__sflush_r+0xda>
 8008966:	bf00      	nop
 8008968:	20400001 	.word	0x20400001

0800896c <_fflush_r>:
 800896c:	b538      	push	{r3, r4, r5, lr}
 800896e:	690b      	ldr	r3, [r1, #16]
 8008970:	4605      	mov	r5, r0
 8008972:	460c      	mov	r4, r1
 8008974:	b913      	cbnz	r3, 800897c <_fflush_r+0x10>
 8008976:	2500      	movs	r5, #0
 8008978:	4628      	mov	r0, r5
 800897a:	bd38      	pop	{r3, r4, r5, pc}
 800897c:	b118      	cbz	r0, 8008986 <_fflush_r+0x1a>
 800897e:	6983      	ldr	r3, [r0, #24]
 8008980:	b90b      	cbnz	r3, 8008986 <_fflush_r+0x1a>
 8008982:	f000 f887 	bl	8008a94 <__sinit>
 8008986:	4b14      	ldr	r3, [pc, #80]	; (80089d8 <_fflush_r+0x6c>)
 8008988:	429c      	cmp	r4, r3
 800898a:	d11b      	bne.n	80089c4 <_fflush_r+0x58>
 800898c:	686c      	ldr	r4, [r5, #4]
 800898e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d0ef      	beq.n	8008976 <_fflush_r+0xa>
 8008996:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008998:	07d0      	lsls	r0, r2, #31
 800899a:	d404      	bmi.n	80089a6 <_fflush_r+0x3a>
 800899c:	0599      	lsls	r1, r3, #22
 800899e:	d402      	bmi.n	80089a6 <_fflush_r+0x3a>
 80089a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089a2:	f000 f915 	bl	8008bd0 <__retarget_lock_acquire_recursive>
 80089a6:	4628      	mov	r0, r5
 80089a8:	4621      	mov	r1, r4
 80089aa:	f7ff ff59 	bl	8008860 <__sflush_r>
 80089ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089b0:	07da      	lsls	r2, r3, #31
 80089b2:	4605      	mov	r5, r0
 80089b4:	d4e0      	bmi.n	8008978 <_fflush_r+0xc>
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	059b      	lsls	r3, r3, #22
 80089ba:	d4dd      	bmi.n	8008978 <_fflush_r+0xc>
 80089bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089be:	f000 f908 	bl	8008bd2 <__retarget_lock_release_recursive>
 80089c2:	e7d9      	b.n	8008978 <_fflush_r+0xc>
 80089c4:	4b05      	ldr	r3, [pc, #20]	; (80089dc <_fflush_r+0x70>)
 80089c6:	429c      	cmp	r4, r3
 80089c8:	d101      	bne.n	80089ce <_fflush_r+0x62>
 80089ca:	68ac      	ldr	r4, [r5, #8]
 80089cc:	e7df      	b.n	800898e <_fflush_r+0x22>
 80089ce:	4b04      	ldr	r3, [pc, #16]	; (80089e0 <_fflush_r+0x74>)
 80089d0:	429c      	cmp	r4, r3
 80089d2:	bf08      	it	eq
 80089d4:	68ec      	ldreq	r4, [r5, #12]
 80089d6:	e7da      	b.n	800898e <_fflush_r+0x22>
 80089d8:	080092dc 	.word	0x080092dc
 80089dc:	080092fc 	.word	0x080092fc
 80089e0:	080092bc 	.word	0x080092bc

080089e4 <std>:
 80089e4:	2300      	movs	r3, #0
 80089e6:	b510      	push	{r4, lr}
 80089e8:	4604      	mov	r4, r0
 80089ea:	e9c0 3300 	strd	r3, r3, [r0]
 80089ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089f2:	6083      	str	r3, [r0, #8]
 80089f4:	8181      	strh	r1, [r0, #12]
 80089f6:	6643      	str	r3, [r0, #100]	; 0x64
 80089f8:	81c2      	strh	r2, [r0, #14]
 80089fa:	6183      	str	r3, [r0, #24]
 80089fc:	4619      	mov	r1, r3
 80089fe:	2208      	movs	r2, #8
 8008a00:	305c      	adds	r0, #92	; 0x5c
 8008a02:	f7fd fb59 	bl	80060b8 <memset>
 8008a06:	4b05      	ldr	r3, [pc, #20]	; (8008a1c <std+0x38>)
 8008a08:	6263      	str	r3, [r4, #36]	; 0x24
 8008a0a:	4b05      	ldr	r3, [pc, #20]	; (8008a20 <std+0x3c>)
 8008a0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a0e:	4b05      	ldr	r3, [pc, #20]	; (8008a24 <std+0x40>)
 8008a10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a12:	4b05      	ldr	r3, [pc, #20]	; (8008a28 <std+0x44>)
 8008a14:	6224      	str	r4, [r4, #32]
 8008a16:	6323      	str	r3, [r4, #48]	; 0x30
 8008a18:	bd10      	pop	{r4, pc}
 8008a1a:	bf00      	nop
 8008a1c:	08008d39 	.word	0x08008d39
 8008a20:	08008d5b 	.word	0x08008d5b
 8008a24:	08008d93 	.word	0x08008d93
 8008a28:	08008db7 	.word	0x08008db7

08008a2c <_cleanup_r>:
 8008a2c:	4901      	ldr	r1, [pc, #4]	; (8008a34 <_cleanup_r+0x8>)
 8008a2e:	f000 b8af 	b.w	8008b90 <_fwalk_reent>
 8008a32:	bf00      	nop
 8008a34:	0800896d 	.word	0x0800896d

08008a38 <__sfmoreglue>:
 8008a38:	b570      	push	{r4, r5, r6, lr}
 8008a3a:	2268      	movs	r2, #104	; 0x68
 8008a3c:	1e4d      	subs	r5, r1, #1
 8008a3e:	4355      	muls	r5, r2
 8008a40:	460e      	mov	r6, r1
 8008a42:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a46:	f7ff fa65 	bl	8007f14 <_malloc_r>
 8008a4a:	4604      	mov	r4, r0
 8008a4c:	b140      	cbz	r0, 8008a60 <__sfmoreglue+0x28>
 8008a4e:	2100      	movs	r1, #0
 8008a50:	e9c0 1600 	strd	r1, r6, [r0]
 8008a54:	300c      	adds	r0, #12
 8008a56:	60a0      	str	r0, [r4, #8]
 8008a58:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a5c:	f7fd fb2c 	bl	80060b8 <memset>
 8008a60:	4620      	mov	r0, r4
 8008a62:	bd70      	pop	{r4, r5, r6, pc}

08008a64 <__sfp_lock_acquire>:
 8008a64:	4801      	ldr	r0, [pc, #4]	; (8008a6c <__sfp_lock_acquire+0x8>)
 8008a66:	f000 b8b3 	b.w	8008bd0 <__retarget_lock_acquire_recursive>
 8008a6a:	bf00      	nop
 8008a6c:	20000499 	.word	0x20000499

08008a70 <__sfp_lock_release>:
 8008a70:	4801      	ldr	r0, [pc, #4]	; (8008a78 <__sfp_lock_release+0x8>)
 8008a72:	f000 b8ae 	b.w	8008bd2 <__retarget_lock_release_recursive>
 8008a76:	bf00      	nop
 8008a78:	20000499 	.word	0x20000499

08008a7c <__sinit_lock_acquire>:
 8008a7c:	4801      	ldr	r0, [pc, #4]	; (8008a84 <__sinit_lock_acquire+0x8>)
 8008a7e:	f000 b8a7 	b.w	8008bd0 <__retarget_lock_acquire_recursive>
 8008a82:	bf00      	nop
 8008a84:	2000049a 	.word	0x2000049a

08008a88 <__sinit_lock_release>:
 8008a88:	4801      	ldr	r0, [pc, #4]	; (8008a90 <__sinit_lock_release+0x8>)
 8008a8a:	f000 b8a2 	b.w	8008bd2 <__retarget_lock_release_recursive>
 8008a8e:	bf00      	nop
 8008a90:	2000049a 	.word	0x2000049a

08008a94 <__sinit>:
 8008a94:	b510      	push	{r4, lr}
 8008a96:	4604      	mov	r4, r0
 8008a98:	f7ff fff0 	bl	8008a7c <__sinit_lock_acquire>
 8008a9c:	69a3      	ldr	r3, [r4, #24]
 8008a9e:	b11b      	cbz	r3, 8008aa8 <__sinit+0x14>
 8008aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aa4:	f7ff bff0 	b.w	8008a88 <__sinit_lock_release>
 8008aa8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008aac:	6523      	str	r3, [r4, #80]	; 0x50
 8008aae:	4b13      	ldr	r3, [pc, #76]	; (8008afc <__sinit+0x68>)
 8008ab0:	4a13      	ldr	r2, [pc, #76]	; (8008b00 <__sinit+0x6c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ab6:	42a3      	cmp	r3, r4
 8008ab8:	bf04      	itt	eq
 8008aba:	2301      	moveq	r3, #1
 8008abc:	61a3      	streq	r3, [r4, #24]
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f000 f820 	bl	8008b04 <__sfp>
 8008ac4:	6060      	str	r0, [r4, #4]
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	f000 f81c 	bl	8008b04 <__sfp>
 8008acc:	60a0      	str	r0, [r4, #8]
 8008ace:	4620      	mov	r0, r4
 8008ad0:	f000 f818 	bl	8008b04 <__sfp>
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	60e0      	str	r0, [r4, #12]
 8008ad8:	2104      	movs	r1, #4
 8008ada:	6860      	ldr	r0, [r4, #4]
 8008adc:	f7ff ff82 	bl	80089e4 <std>
 8008ae0:	68a0      	ldr	r0, [r4, #8]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	2109      	movs	r1, #9
 8008ae6:	f7ff ff7d 	bl	80089e4 <std>
 8008aea:	68e0      	ldr	r0, [r4, #12]
 8008aec:	2202      	movs	r2, #2
 8008aee:	2112      	movs	r1, #18
 8008af0:	f7ff ff78 	bl	80089e4 <std>
 8008af4:	2301      	movs	r3, #1
 8008af6:	61a3      	str	r3, [r4, #24]
 8008af8:	e7d2      	b.n	8008aa0 <__sinit+0xc>
 8008afa:	bf00      	nop
 8008afc:	08008f44 	.word	0x08008f44
 8008b00:	08008a2d 	.word	0x08008a2d

08008b04 <__sfp>:
 8008b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b06:	4607      	mov	r7, r0
 8008b08:	f7ff ffac 	bl	8008a64 <__sfp_lock_acquire>
 8008b0c:	4b1e      	ldr	r3, [pc, #120]	; (8008b88 <__sfp+0x84>)
 8008b0e:	681e      	ldr	r6, [r3, #0]
 8008b10:	69b3      	ldr	r3, [r6, #24]
 8008b12:	b913      	cbnz	r3, 8008b1a <__sfp+0x16>
 8008b14:	4630      	mov	r0, r6
 8008b16:	f7ff ffbd 	bl	8008a94 <__sinit>
 8008b1a:	3648      	adds	r6, #72	; 0x48
 8008b1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b20:	3b01      	subs	r3, #1
 8008b22:	d503      	bpl.n	8008b2c <__sfp+0x28>
 8008b24:	6833      	ldr	r3, [r6, #0]
 8008b26:	b30b      	cbz	r3, 8008b6c <__sfp+0x68>
 8008b28:	6836      	ldr	r6, [r6, #0]
 8008b2a:	e7f7      	b.n	8008b1c <__sfp+0x18>
 8008b2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b30:	b9d5      	cbnz	r5, 8008b68 <__sfp+0x64>
 8008b32:	4b16      	ldr	r3, [pc, #88]	; (8008b8c <__sfp+0x88>)
 8008b34:	60e3      	str	r3, [r4, #12]
 8008b36:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b3a:	6665      	str	r5, [r4, #100]	; 0x64
 8008b3c:	f000 f847 	bl	8008bce <__retarget_lock_init_recursive>
 8008b40:	f7ff ff96 	bl	8008a70 <__sfp_lock_release>
 8008b44:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b48:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b4c:	6025      	str	r5, [r4, #0]
 8008b4e:	61a5      	str	r5, [r4, #24]
 8008b50:	2208      	movs	r2, #8
 8008b52:	4629      	mov	r1, r5
 8008b54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b58:	f7fd faae 	bl	80060b8 <memset>
 8008b5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b64:	4620      	mov	r0, r4
 8008b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b68:	3468      	adds	r4, #104	; 0x68
 8008b6a:	e7d9      	b.n	8008b20 <__sfp+0x1c>
 8008b6c:	2104      	movs	r1, #4
 8008b6e:	4638      	mov	r0, r7
 8008b70:	f7ff ff62 	bl	8008a38 <__sfmoreglue>
 8008b74:	4604      	mov	r4, r0
 8008b76:	6030      	str	r0, [r6, #0]
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d1d5      	bne.n	8008b28 <__sfp+0x24>
 8008b7c:	f7ff ff78 	bl	8008a70 <__sfp_lock_release>
 8008b80:	230c      	movs	r3, #12
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	e7ee      	b.n	8008b64 <__sfp+0x60>
 8008b86:	bf00      	nop
 8008b88:	08008f44 	.word	0x08008f44
 8008b8c:	ffff0001 	.word	0xffff0001

08008b90 <_fwalk_reent>:
 8008b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b94:	4606      	mov	r6, r0
 8008b96:	4688      	mov	r8, r1
 8008b98:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b9c:	2700      	movs	r7, #0
 8008b9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ba2:	f1b9 0901 	subs.w	r9, r9, #1
 8008ba6:	d505      	bpl.n	8008bb4 <_fwalk_reent+0x24>
 8008ba8:	6824      	ldr	r4, [r4, #0]
 8008baa:	2c00      	cmp	r4, #0
 8008bac:	d1f7      	bne.n	8008b9e <_fwalk_reent+0xe>
 8008bae:	4638      	mov	r0, r7
 8008bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bb4:	89ab      	ldrh	r3, [r5, #12]
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d907      	bls.n	8008bca <_fwalk_reent+0x3a>
 8008bba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	d003      	beq.n	8008bca <_fwalk_reent+0x3a>
 8008bc2:	4629      	mov	r1, r5
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	47c0      	blx	r8
 8008bc8:	4307      	orrs	r7, r0
 8008bca:	3568      	adds	r5, #104	; 0x68
 8008bcc:	e7e9      	b.n	8008ba2 <_fwalk_reent+0x12>

08008bce <__retarget_lock_init_recursive>:
 8008bce:	4770      	bx	lr

08008bd0 <__retarget_lock_acquire_recursive>:
 8008bd0:	4770      	bx	lr

08008bd2 <__retarget_lock_release_recursive>:
 8008bd2:	4770      	bx	lr

08008bd4 <__swhatbuf_r>:
 8008bd4:	b570      	push	{r4, r5, r6, lr}
 8008bd6:	460e      	mov	r6, r1
 8008bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bdc:	2900      	cmp	r1, #0
 8008bde:	b096      	sub	sp, #88	; 0x58
 8008be0:	4614      	mov	r4, r2
 8008be2:	461d      	mov	r5, r3
 8008be4:	da08      	bge.n	8008bf8 <__swhatbuf_r+0x24>
 8008be6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008bea:	2200      	movs	r2, #0
 8008bec:	602a      	str	r2, [r5, #0]
 8008bee:	061a      	lsls	r2, r3, #24
 8008bf0:	d410      	bmi.n	8008c14 <__swhatbuf_r+0x40>
 8008bf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bf6:	e00e      	b.n	8008c16 <__swhatbuf_r+0x42>
 8008bf8:	466a      	mov	r2, sp
 8008bfa:	f000 f903 	bl	8008e04 <_fstat_r>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	dbf1      	blt.n	8008be6 <__swhatbuf_r+0x12>
 8008c02:	9a01      	ldr	r2, [sp, #4]
 8008c04:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c08:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c0c:	425a      	negs	r2, r3
 8008c0e:	415a      	adcs	r2, r3
 8008c10:	602a      	str	r2, [r5, #0]
 8008c12:	e7ee      	b.n	8008bf2 <__swhatbuf_r+0x1e>
 8008c14:	2340      	movs	r3, #64	; 0x40
 8008c16:	2000      	movs	r0, #0
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	b016      	add	sp, #88	; 0x58
 8008c1c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c20 <__smakebuf_r>:
 8008c20:	898b      	ldrh	r3, [r1, #12]
 8008c22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c24:	079d      	lsls	r5, r3, #30
 8008c26:	4606      	mov	r6, r0
 8008c28:	460c      	mov	r4, r1
 8008c2a:	d507      	bpl.n	8008c3c <__smakebuf_r+0x1c>
 8008c2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c30:	6023      	str	r3, [r4, #0]
 8008c32:	6123      	str	r3, [r4, #16]
 8008c34:	2301      	movs	r3, #1
 8008c36:	6163      	str	r3, [r4, #20]
 8008c38:	b002      	add	sp, #8
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	ab01      	add	r3, sp, #4
 8008c3e:	466a      	mov	r2, sp
 8008c40:	f7ff ffc8 	bl	8008bd4 <__swhatbuf_r>
 8008c44:	9900      	ldr	r1, [sp, #0]
 8008c46:	4605      	mov	r5, r0
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f7ff f963 	bl	8007f14 <_malloc_r>
 8008c4e:	b948      	cbnz	r0, 8008c64 <__smakebuf_r+0x44>
 8008c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c54:	059a      	lsls	r2, r3, #22
 8008c56:	d4ef      	bmi.n	8008c38 <__smakebuf_r+0x18>
 8008c58:	f023 0303 	bic.w	r3, r3, #3
 8008c5c:	f043 0302 	orr.w	r3, r3, #2
 8008c60:	81a3      	strh	r3, [r4, #12]
 8008c62:	e7e3      	b.n	8008c2c <__smakebuf_r+0xc>
 8008c64:	4b0d      	ldr	r3, [pc, #52]	; (8008c9c <__smakebuf_r+0x7c>)
 8008c66:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c68:	89a3      	ldrh	r3, [r4, #12]
 8008c6a:	6020      	str	r0, [r4, #0]
 8008c6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c70:	81a3      	strh	r3, [r4, #12]
 8008c72:	9b00      	ldr	r3, [sp, #0]
 8008c74:	6163      	str	r3, [r4, #20]
 8008c76:	9b01      	ldr	r3, [sp, #4]
 8008c78:	6120      	str	r0, [r4, #16]
 8008c7a:	b15b      	cbz	r3, 8008c94 <__smakebuf_r+0x74>
 8008c7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c80:	4630      	mov	r0, r6
 8008c82:	f000 f8d1 	bl	8008e28 <_isatty_r>
 8008c86:	b128      	cbz	r0, 8008c94 <__smakebuf_r+0x74>
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	f023 0303 	bic.w	r3, r3, #3
 8008c8e:	f043 0301 	orr.w	r3, r3, #1
 8008c92:	81a3      	strh	r3, [r4, #12]
 8008c94:	89a0      	ldrh	r0, [r4, #12]
 8008c96:	4305      	orrs	r5, r0
 8008c98:	81a5      	strh	r5, [r4, #12]
 8008c9a:	e7cd      	b.n	8008c38 <__smakebuf_r+0x18>
 8008c9c:	08008a2d 	.word	0x08008a2d

08008ca0 <_malloc_usable_size_r>:
 8008ca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ca4:	1f18      	subs	r0, r3, #4
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	bfbc      	itt	lt
 8008caa:	580b      	ldrlt	r3, [r1, r0]
 8008cac:	18c0      	addlt	r0, r0, r3
 8008cae:	4770      	bx	lr

08008cb0 <_raise_r>:
 8008cb0:	291f      	cmp	r1, #31
 8008cb2:	b538      	push	{r3, r4, r5, lr}
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	460d      	mov	r5, r1
 8008cb8:	d904      	bls.n	8008cc4 <_raise_r+0x14>
 8008cba:	2316      	movs	r3, #22
 8008cbc:	6003      	str	r3, [r0, #0]
 8008cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc2:	bd38      	pop	{r3, r4, r5, pc}
 8008cc4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008cc6:	b112      	cbz	r2, 8008cce <_raise_r+0x1e>
 8008cc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ccc:	b94b      	cbnz	r3, 8008ce2 <_raise_r+0x32>
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f000 f830 	bl	8008d34 <_getpid_r>
 8008cd4:	462a      	mov	r2, r5
 8008cd6:	4601      	mov	r1, r0
 8008cd8:	4620      	mov	r0, r4
 8008cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cde:	f000 b817 	b.w	8008d10 <_kill_r>
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d00a      	beq.n	8008cfc <_raise_r+0x4c>
 8008ce6:	1c59      	adds	r1, r3, #1
 8008ce8:	d103      	bne.n	8008cf2 <_raise_r+0x42>
 8008cea:	2316      	movs	r3, #22
 8008cec:	6003      	str	r3, [r0, #0]
 8008cee:	2001      	movs	r0, #1
 8008cf0:	e7e7      	b.n	8008cc2 <_raise_r+0x12>
 8008cf2:	2400      	movs	r4, #0
 8008cf4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	4798      	blx	r3
 8008cfc:	2000      	movs	r0, #0
 8008cfe:	e7e0      	b.n	8008cc2 <_raise_r+0x12>

08008d00 <raise>:
 8008d00:	4b02      	ldr	r3, [pc, #8]	; (8008d0c <raise+0xc>)
 8008d02:	4601      	mov	r1, r0
 8008d04:	6818      	ldr	r0, [r3, #0]
 8008d06:	f7ff bfd3 	b.w	8008cb0 <_raise_r>
 8008d0a:	bf00      	nop
 8008d0c:	2000000c 	.word	0x2000000c

08008d10 <_kill_r>:
 8008d10:	b538      	push	{r3, r4, r5, lr}
 8008d12:	4d07      	ldr	r5, [pc, #28]	; (8008d30 <_kill_r+0x20>)
 8008d14:	2300      	movs	r3, #0
 8008d16:	4604      	mov	r4, r0
 8008d18:	4608      	mov	r0, r1
 8008d1a:	4611      	mov	r1, r2
 8008d1c:	602b      	str	r3, [r5, #0]
 8008d1e:	f7f8 fd0d 	bl	800173c <_kill>
 8008d22:	1c43      	adds	r3, r0, #1
 8008d24:	d102      	bne.n	8008d2c <_kill_r+0x1c>
 8008d26:	682b      	ldr	r3, [r5, #0]
 8008d28:	b103      	cbz	r3, 8008d2c <_kill_r+0x1c>
 8008d2a:	6023      	str	r3, [r4, #0]
 8008d2c:	bd38      	pop	{r3, r4, r5, pc}
 8008d2e:	bf00      	nop
 8008d30:	20000494 	.word	0x20000494

08008d34 <_getpid_r>:
 8008d34:	f7f8 bcfa 	b.w	800172c <_getpid>

08008d38 <__sread>:
 8008d38:	b510      	push	{r4, lr}
 8008d3a:	460c      	mov	r4, r1
 8008d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d40:	f000 f894 	bl	8008e6c <_read_r>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	bfab      	itete	ge
 8008d48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d4a:	89a3      	ldrhlt	r3, [r4, #12]
 8008d4c:	181b      	addge	r3, r3, r0
 8008d4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d52:	bfac      	ite	ge
 8008d54:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d56:	81a3      	strhlt	r3, [r4, #12]
 8008d58:	bd10      	pop	{r4, pc}

08008d5a <__swrite>:
 8008d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d5e:	461f      	mov	r7, r3
 8008d60:	898b      	ldrh	r3, [r1, #12]
 8008d62:	05db      	lsls	r3, r3, #23
 8008d64:	4605      	mov	r5, r0
 8008d66:	460c      	mov	r4, r1
 8008d68:	4616      	mov	r6, r2
 8008d6a:	d505      	bpl.n	8008d78 <__swrite+0x1e>
 8008d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d70:	2302      	movs	r3, #2
 8008d72:	2200      	movs	r2, #0
 8008d74:	f000 f868 	bl	8008e48 <_lseek_r>
 8008d78:	89a3      	ldrh	r3, [r4, #12]
 8008d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d82:	81a3      	strh	r3, [r4, #12]
 8008d84:	4632      	mov	r2, r6
 8008d86:	463b      	mov	r3, r7
 8008d88:	4628      	mov	r0, r5
 8008d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8e:	f000 b817 	b.w	8008dc0 <_write_r>

08008d92 <__sseek>:
 8008d92:	b510      	push	{r4, lr}
 8008d94:	460c      	mov	r4, r1
 8008d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d9a:	f000 f855 	bl	8008e48 <_lseek_r>
 8008d9e:	1c43      	adds	r3, r0, #1
 8008da0:	89a3      	ldrh	r3, [r4, #12]
 8008da2:	bf15      	itete	ne
 8008da4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008da6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008daa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008dae:	81a3      	strheq	r3, [r4, #12]
 8008db0:	bf18      	it	ne
 8008db2:	81a3      	strhne	r3, [r4, #12]
 8008db4:	bd10      	pop	{r4, pc}

08008db6 <__sclose>:
 8008db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dba:	f000 b813 	b.w	8008de4 <_close_r>
	...

08008dc0 <_write_r>:
 8008dc0:	b538      	push	{r3, r4, r5, lr}
 8008dc2:	4d07      	ldr	r5, [pc, #28]	; (8008de0 <_write_r+0x20>)
 8008dc4:	4604      	mov	r4, r0
 8008dc6:	4608      	mov	r0, r1
 8008dc8:	4611      	mov	r1, r2
 8008dca:	2200      	movs	r2, #0
 8008dcc:	602a      	str	r2, [r5, #0]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	f7f8 fceb 	bl	80017aa <_write>
 8008dd4:	1c43      	adds	r3, r0, #1
 8008dd6:	d102      	bne.n	8008dde <_write_r+0x1e>
 8008dd8:	682b      	ldr	r3, [r5, #0]
 8008dda:	b103      	cbz	r3, 8008dde <_write_r+0x1e>
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	bd38      	pop	{r3, r4, r5, pc}
 8008de0:	20000494 	.word	0x20000494

08008de4 <_close_r>:
 8008de4:	b538      	push	{r3, r4, r5, lr}
 8008de6:	4d06      	ldr	r5, [pc, #24]	; (8008e00 <_close_r+0x1c>)
 8008de8:	2300      	movs	r3, #0
 8008dea:	4604      	mov	r4, r0
 8008dec:	4608      	mov	r0, r1
 8008dee:	602b      	str	r3, [r5, #0]
 8008df0:	f7f8 fcf7 	bl	80017e2 <_close>
 8008df4:	1c43      	adds	r3, r0, #1
 8008df6:	d102      	bne.n	8008dfe <_close_r+0x1a>
 8008df8:	682b      	ldr	r3, [r5, #0]
 8008dfa:	b103      	cbz	r3, 8008dfe <_close_r+0x1a>
 8008dfc:	6023      	str	r3, [r4, #0]
 8008dfe:	bd38      	pop	{r3, r4, r5, pc}
 8008e00:	20000494 	.word	0x20000494

08008e04 <_fstat_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	4d07      	ldr	r5, [pc, #28]	; (8008e24 <_fstat_r+0x20>)
 8008e08:	2300      	movs	r3, #0
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	4608      	mov	r0, r1
 8008e0e:	4611      	mov	r1, r2
 8008e10:	602b      	str	r3, [r5, #0]
 8008e12:	f7f8 fcf2 	bl	80017fa <_fstat>
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	d102      	bne.n	8008e20 <_fstat_r+0x1c>
 8008e1a:	682b      	ldr	r3, [r5, #0]
 8008e1c:	b103      	cbz	r3, 8008e20 <_fstat_r+0x1c>
 8008e1e:	6023      	str	r3, [r4, #0]
 8008e20:	bd38      	pop	{r3, r4, r5, pc}
 8008e22:	bf00      	nop
 8008e24:	20000494 	.word	0x20000494

08008e28 <_isatty_r>:
 8008e28:	b538      	push	{r3, r4, r5, lr}
 8008e2a:	4d06      	ldr	r5, [pc, #24]	; (8008e44 <_isatty_r+0x1c>)
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	4604      	mov	r4, r0
 8008e30:	4608      	mov	r0, r1
 8008e32:	602b      	str	r3, [r5, #0]
 8008e34:	f7f8 fcf1 	bl	800181a <_isatty>
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	d102      	bne.n	8008e42 <_isatty_r+0x1a>
 8008e3c:	682b      	ldr	r3, [r5, #0]
 8008e3e:	b103      	cbz	r3, 8008e42 <_isatty_r+0x1a>
 8008e40:	6023      	str	r3, [r4, #0]
 8008e42:	bd38      	pop	{r3, r4, r5, pc}
 8008e44:	20000494 	.word	0x20000494

08008e48 <_lseek_r>:
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4d07      	ldr	r5, [pc, #28]	; (8008e68 <_lseek_r+0x20>)
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	4608      	mov	r0, r1
 8008e50:	4611      	mov	r1, r2
 8008e52:	2200      	movs	r2, #0
 8008e54:	602a      	str	r2, [r5, #0]
 8008e56:	461a      	mov	r2, r3
 8008e58:	f7f8 fcea 	bl	8001830 <_lseek>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_lseek_r+0x1e>
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_lseek_r+0x1e>
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	20000494 	.word	0x20000494

08008e6c <_read_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4d07      	ldr	r5, [pc, #28]	; (8008e8c <_read_r+0x20>)
 8008e70:	4604      	mov	r4, r0
 8008e72:	4608      	mov	r0, r1
 8008e74:	4611      	mov	r1, r2
 8008e76:	2200      	movs	r2, #0
 8008e78:	602a      	str	r2, [r5, #0]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f7f8 fc78 	bl	8001770 <_read>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_read_r+0x1e>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_read_r+0x1e>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	20000494 	.word	0x20000494

08008e90 <_init>:
 8008e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e92:	bf00      	nop
 8008e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e96:	bc08      	pop	{r3}
 8008e98:	469e      	mov	lr, r3
 8008e9a:	4770      	bx	lr

08008e9c <_fini>:
 8008e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9e:	bf00      	nop
 8008ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ea2:	bc08      	pop	{r3}
 8008ea4:	469e      	mov	lr, r3
 8008ea6:	4770      	bx	lr
