// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.294286,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=19,HLS_SYN_DSP=52,HLS_SYN_FF=2030,HLS_SYN_LUT=4259,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [13:0] p_Val2_7_fu_374_p4;
reg  signed [13:0] p_Val2_7_reg_1490;
reg   [13:0] p_Val2_7_reg_1490_pp0_iter1_reg;
wire  signed [13:0] p_Val2_1_fu_384_p4;
reg  signed [13:0] p_Val2_1_reg_1500;
reg  signed [13:0] p_Val2_1_reg_1500_pp0_iter1_reg;
wire  signed [13:0] p_Val2_s_fu_394_p4;
reg  signed [13:0] p_Val2_s_reg_1506;
reg  signed [13:0] p_Val2_s_reg_1506_pp0_iter1_reg;
wire  signed [21:0] sext_ln1118_2_fu_404_p1;
reg  signed [21:0] sext_ln1118_2_reg_1515;
wire   [13:0] add_ln703_fu_408_p2;
reg   [13:0] add_ln703_reg_1520;
wire  signed [13:0] p_Val2_6_fu_414_p4;
reg   [13:0] p_Val2_6_reg_1525;
reg  signed [13:0] p_Val2_6_reg_1525_pp0_iter1_reg;
wire  signed [21:0] mul_ln1192_1_fu_1310_p2;
reg  signed [21:0] mul_ln1192_1_reg_1535;
wire   [13:0] sub_ln703_1_fu_430_p2;
reg   [13:0] sub_ln703_1_reg_1540;
wire   [13:0] add_ln703_2_fu_436_p2;
reg   [13:0] add_ln703_2_reg_1545;
reg   [13:0] p_Val2_13_reg_1550;
reg  signed [13:0] p_Val2_13_reg_1550_pp0_iter1_reg;
reg   [13:0] trunc_ln708_2_reg_1562;
wire  signed [14:0] lhs_V_2_fu_465_p1;
reg  signed [14:0] lhs_V_2_reg_1567;
wire  signed [14:0] ret_V_37_fu_471_p2;
reg  signed [14:0] ret_V_37_reg_1572;
wire   [8:0] grp_operator_s_fu_241_ap_return;
reg  signed [8:0] p_s_reg_1577;
reg   [13:0] trunc_ln_reg_1583;
wire   [6:0] grp_operator_1_fu_311_ap_return;
reg   [6:0] p_Val2_s_20_reg_1588;
wire  signed [27:0] r_V_13_fu_1331_p2;
reg  signed [27:0] r_V_13_reg_1593;
wire  signed [31:0] r_V_16_fu_1337_p2;
reg  signed [31:0] r_V_16_reg_1599;
wire  signed [21:0] mul_ln728_fu_1343_p2;
reg  signed [21:0] mul_ln728_reg_1604;
wire   [9:0] ret_V_19_fu_519_p2;
reg   [9:0] ret_V_19_reg_1609;
reg   [13:0] trunc_ln708_6_reg_1614;
wire  signed [23:0] grp_fu_1357_p3;
reg  signed [23:0] ret_V_23_reg_1619;
reg   [13:0] trunc_ln708_9_reg_1624;
wire  signed [20:0] ret_V_31_fu_1374_p2;
reg  signed [20:0] ret_V_31_reg_1629;
wire  signed [18:0] grp_fu_1380_p4;
reg  signed [18:0] ret_V_32_reg_1634;
wire   [13:0] add_ln703_1_fu_585_p2;
reg   [13:0] add_ln703_1_reg_1639;
wire  signed [20:0] grp_fu_1390_p3;
reg  signed [20:0] ret_V_9_reg_1644;
wire   [6:0] grp_operator_1_fu_332_ap_return;
reg  signed [6:0] p_Val2_14_reg_1649;
wire  signed [13:0] r_V_31_fu_636_p2;
reg  signed [13:0] r_V_31_reg_1654;
wire   [8:0] grp_operator_s_fu_262_ap_return;
reg   [8:0] p_Val2_16_reg_1660;
wire  signed [6:0] grp_operator_1_fu_339_ap_return;
reg  signed [6:0] p_8_reg_1665;
reg  signed [6:0] p_8_reg_1665_pp0_iter3_reg;
wire   [13:0] add_ln703_3_fu_642_p2;
reg   [13:0] add_ln703_3_reg_1670;
wire   [31:0] r_V_10_fu_729_p2;
reg   [31:0] r_V_10_reg_1675;
wire  signed [22:0] grp_fu_1414_p3;
reg  signed [22:0] ret_V_12_reg_1680;
wire   [29:0] add_ln700_1_fu_750_p2;
reg   [29:0] add_ln700_1_reg_1685;
wire   [59:0] r_V_17_fu_790_p2;
reg   [59:0] r_V_17_reg_1690;
wire   [17:0] r_V_18_fu_796_p2;
reg   [17:0] r_V_18_reg_1695;
reg   [13:0] trunc_ln708_4_reg_1700;
wire  signed [30:0] grp_fu_1431_p3;
reg  signed [30:0] ret_V_41_reg_1705;
reg   [13:0] trunc_ln708_7_reg_1710;
reg   [13:0] trunc_ln708_s_reg_1715;
reg   [13:0] trunc_ln708_3_reg_1720;
wire  signed [29:0] grp_fu_1468_p4;
reg  signed [29:0] add_ln700_reg_1725;
wire  signed [41:0] r_V_4_fu_1478_p2;
reg  signed [41:0] r_V_4_reg_1730;
wire   [8:0] grp_operator_s_fu_276_ap_return;
reg   [8:0] p_9_reg_1735;
reg   [8:0] p_9_reg_1735_pp0_iter4_reg;
wire   [45:0] sub_ln700_fu_972_p2;
reg   [45:0] sub_ln700_reg_1740;
wire   [61:0] mul_ln700_2_fu_984_p2;
reg   [61:0] mul_ln700_2_reg_1745;
wire   [45:0] r_V_20_fu_1002_p2;
reg   [45:0] r_V_20_reg_1750;
wire   [13:0] r_V_21_fu_1012_p2;
reg   [13:0] r_V_21_reg_1755;
wire   [7:0] ret_V_26_fu_1021_p2;
reg   [7:0] ret_V_26_reg_1760;
wire   [6:0] grp_operator_1_fu_353_ap_return;
reg   [6:0] p_7_reg_1765;
reg   [13:0] trunc_ln708_1_reg_1770;
reg   [13:0] trunc_ln708_1_reg_1770_pp0_iter5_reg;
reg   [13:0] trunc_ln708_1_reg_1770_pp0_iter6_reg;
wire   [48:0] mul_ln1192_2_fu_1070_p2;
reg   [48:0] mul_ln1192_2_reg_1775;
wire   [8:0] grp_operator_s_fu_290_ap_return;
reg   [8:0] p_3_reg_1780;
reg   [8:0] p_3_reg_1780_pp0_iter5_reg;
reg   [13:0] trunc_ln708_5_reg_1785;
reg   [13:0] trunc_ln708_5_reg_1785_pp0_iter5_reg;
reg   [13:0] trunc_ln708_5_reg_1785_pp0_iter6_reg;
wire   [54:0] mul_ln1192_6_fu_1122_p2;
reg   [54:0] mul_ln1192_6_reg_1790;
wire   [13:0] r_V_22_fu_1132_p2;
reg   [13:0] r_V_22_reg_1795;
wire  signed [31:0] r_V_25_fu_1484_p2;
reg  signed [31:0] r_V_25_reg_1800;
wire   [6:0] grp_operator_1_fu_367_ap_return;
reg   [6:0] p_10_reg_1805;
wire   [8:0] grp_operator_s_fu_304_ap_return;
reg   [8:0] p_11_reg_1810;
wire   [50:0] mul_ln1192_3_fu_1170_p2;
reg   [50:0] mul_ln1192_3_reg_1815;
wire   [66:0] mul_ln1192_7_fu_1182_p2;
reg   [66:0] mul_ln1192_7_reg_1820;
wire   [45:0] mul_ln1192_10_fu_1204_p2;
reg   [45:0] mul_ln1192_10_reg_1825;
wire   [17:0] r_V_27_fu_1213_p2;
reg   [17:0] r_V_27_reg_1830;
wire   [58:0] mul_ln1192_4_fu_1225_p2;
reg   [58:0] mul_ln1192_4_reg_1835;
reg   [8:0] tmp_8_reg_1840;
wire   [56:0] mul_ln1192_11_fu_1256_p2;
reg   [56:0] mul_ln1192_11_reg_1845;
reg    ap_block_pp0_stage0_subdone;
reg    grp_operator_s_fu_241_ap_start;
wire    grp_operator_s_fu_241_ap_done;
wire    grp_operator_s_fu_241_ap_idle;
wire    grp_operator_s_fu_241_ap_ready;
reg    grp_operator_s_fu_241_ap_ce;
wire   [13:0] grp_operator_s_fu_241_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call32;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call32;
reg    ap_block_pp0_stage0_11001_ignoreCallOp16;
reg    grp_operator_s_fu_248_ap_start;
wire    grp_operator_s_fu_248_ap_done;
wire    grp_operator_s_fu_248_ap_idle;
wire    grp_operator_s_fu_248_ap_ready;
reg    grp_operator_s_fu_248_ap_ce;
wire   [13:0] grp_operator_s_fu_248_n_V;
wire   [8:0] grp_operator_s_fu_248_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call177;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call177;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call177;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call177;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call177;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call177;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call177;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call177;
reg    ap_block_pp0_stage0_11001_ignoreCallOp25;
wire    grp_operator_s_fu_255_ap_start;
wire    grp_operator_s_fu_255_ap_done;
wire    grp_operator_s_fu_255_ap_idle;
wire    grp_operator_s_fu_255_ap_ready;
reg    grp_operator_s_fu_255_ap_ce;
wire   [8:0] grp_operator_s_fu_255_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp39;
wire    grp_operator_s_fu_262_ap_start;
wire    grp_operator_s_fu_262_ap_done;
wire    grp_operator_s_fu_262_ap_idle;
wire    grp_operator_s_fu_262_ap_ready;
reg    grp_operator_s_fu_262_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call88;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call88;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire    grp_operator_s_fu_269_ap_start;
wire    grp_operator_s_fu_269_ap_done;
wire    grp_operator_s_fu_269_ap_idle;
wire    grp_operator_s_fu_269_ap_ready;
reg    grp_operator_s_fu_269_ap_ce;
wire  signed [8:0] grp_operator_s_fu_269_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire    grp_operator_s_fu_276_ap_start;
wire    grp_operator_s_fu_276_ap_done;
wire    grp_operator_s_fu_276_ap_idle;
wire    grp_operator_s_fu_276_ap_ready;
reg    grp_operator_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire    grp_operator_s_fu_283_ap_start;
wire    grp_operator_s_fu_283_ap_done;
wire    grp_operator_s_fu_283_ap_idle;
wire    grp_operator_s_fu_283_ap_ready;
reg    grp_operator_s_fu_283_ap_ce;
wire   [8:0] grp_operator_s_fu_283_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call57;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call57;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call57;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call57;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call57;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call57;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call57;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call57;
reg    ap_block_pp0_stage0_11001_ignoreCallOp177;
wire    grp_operator_s_fu_290_ap_start;
wire    grp_operator_s_fu_290_ap_done;
wire    grp_operator_s_fu_290_ap_idle;
wire    grp_operator_s_fu_290_ap_ready;
reg    grp_operator_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call105;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call105;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call105;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call105;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call105;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call105;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call105;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call105;
reg    ap_block_pp0_stage0_11001_ignoreCallOp186;
wire    grp_operator_s_fu_297_ap_start;
wire    grp_operator_s_fu_297_ap_done;
wire    grp_operator_s_fu_297_ap_idle;
wire    grp_operator_s_fu_297_ap_ready;
reg    grp_operator_s_fu_297_ap_ce;
wire   [8:0] grp_operator_s_fu_297_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp195;
wire    grp_operator_s_fu_304_ap_start;
wire    grp_operator_s_fu_304_ap_done;
wire    grp_operator_s_fu_304_ap_idle;
wire    grp_operator_s_fu_304_ap_ready;
reg    grp_operator_s_fu_304_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call249;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call249;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call249;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call249;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call249;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call249;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call249;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call249;
reg    ap_block_pp0_stage0_11001_ignoreCallOp208;
reg    grp_operator_1_fu_311_ap_start;
wire    grp_operator_1_fu_311_ap_done;
wire    grp_operator_1_fu_311_ap_idle;
wire    grp_operator_1_fu_311_ap_ready;
reg    grp_operator_1_fu_311_ap_ce;
wire   [13:0] grp_operator_1_fu_311_n_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call67;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire    grp_operator_1_fu_318_ap_start;
wire    grp_operator_1_fu_318_ap_done;
wire    grp_operator_1_fu_318_ap_idle;
wire    grp_operator_1_fu_318_ap_ready;
reg    grp_operator_1_fu_318_ap_ce;
wire  signed [6:0] grp_operator_1_fu_318_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call26;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire    grp_operator_1_fu_325_ap_start;
wire    grp_operator_1_fu_325_ap_done;
wire    grp_operator_1_fu_325_ap_idle;
wire    grp_operator_1_fu_325_ap_ready;
reg    grp_operator_1_fu_325_ap_ce;
wire  signed [6:0] grp_operator_1_fu_325_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call72;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call72;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire    grp_operator_1_fu_332_ap_start;
wire    grp_operator_1_fu_332_ap_done;
wire    grp_operator_1_fu_332_ap_idle;
wire    grp_operator_1_fu_332_ap_ready;
reg    grp_operator_1_fu_332_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp40;
wire    grp_operator_1_fu_339_ap_start;
wire    grp_operator_1_fu_339_ap_done;
wire    grp_operator_1_fu_339_ap_idle;
wire    grp_operator_1_fu_339_ap_ready;
reg    grp_operator_1_fu_339_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call95;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire    grp_operator_1_fu_346_ap_start;
wire    grp_operator_1_fu_346_ap_done;
wire    grp_operator_1_fu_346_ap_idle;
wire    grp_operator_1_fu_346_ap_ready;
reg    grp_operator_1_fu_346_ap_ce;
wire   [6:0] grp_operator_1_fu_346_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp150;
wire    grp_operator_1_fu_353_ap_start;
wire    grp_operator_1_fu_353_ap_done;
wire    grp_operator_1_fu_353_ap_idle;
wire    grp_operator_1_fu_353_ap_ready;
reg    grp_operator_1_fu_353_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call227;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call227;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call227;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call227;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call227;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call227;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call227;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call227;
reg    ap_block_pp0_stage0_11001_ignoreCallOp157;
wire    grp_operator_1_fu_360_ap_start;
wire    grp_operator_1_fu_360_ap_done;
wire    grp_operator_1_fu_360_ap_idle;
wire    grp_operator_1_fu_360_ap_ready;
reg    grp_operator_1_fu_360_ap_ce;
wire   [6:0] grp_operator_1_fu_360_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call210;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call210;
reg    ap_block_pp0_stage0_11001_ignoreCallOp203;
wire    grp_operator_1_fu_367_ap_start;
wire    grp_operator_1_fu_367_ap_done;
wire    grp_operator_1_fu_367_ap_idle;
wire    grp_operator_1_fu_367_ap_ready;
reg    grp_operator_1_fu_367_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call238;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call238;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call238;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call238;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call238;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call238;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call238;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call238;
reg    ap_block_pp0_stage0_11001_ignoreCallOp207;
reg    grp_operator_s_fu_255_ap_start_reg;
reg    grp_operator_s_fu_262_ap_start_reg;
reg    grp_operator_s_fu_269_ap_start_reg;
reg    grp_operator_s_fu_276_ap_start_reg;
reg    grp_operator_s_fu_283_ap_start_reg;
reg    grp_operator_s_fu_290_ap_start_reg;
reg    grp_operator_s_fu_297_ap_start_reg;
reg    grp_operator_s_fu_304_ap_start_reg;
reg    grp_operator_1_fu_318_ap_start_reg;
reg    grp_operator_1_fu_325_ap_start_reg;
reg    grp_operator_1_fu_332_ap_start_reg;
reg    grp_operator_1_fu_339_ap_start_reg;
reg    grp_operator_1_fu_346_ap_start_reg;
reg    grp_operator_1_fu_353_ap_start_reg;
reg    grp_operator_1_fu_360_ap_start_reg;
reg    grp_operator_1_fu_367_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [21:0] r_V_32_fu_1316_p2;
wire  signed [14:0] rhs_V_2_fu_468_p1;
wire  signed [21:0] grp_fu_1323_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_33_fu_480_p2;
wire  signed [15:0] lhs_V_3_fu_501_p1;
wire   [15:0] ret_V_14_fu_505_p2;
wire  signed [9:0] sext_ln703_4_fu_515_p1;
wire  signed [21:0] grp_fu_1348_p3;
wire  signed [21:0] grp_fu_1365_p3;
wire  signed [8:0] r_V_28_fu_568_p0;
wire  signed [14:0] r_V_28_fu_568_p2;
wire   [13:0] sub_ln703_fu_581_p2;
wire  signed [14:0] r_V_fu_555_p1;
wire   [14:0] r_V_30_fu_591_p2;
wire  signed [14:0] sext_ln703_1_fu_597_p1;
wire   [14:0] ret_V_35_fu_600_p2;
wire  signed [14:0] ret_V_fu_606_p2;
wire  signed [16:0] tmp_2_fu_620_p3;
wire  signed [6:0] sext_ln1116_1_fu_632_p0;
wire  signed [6:0] r_V_31_fu_636_p0;
wire  signed [13:0] sext_ln1116_1_fu_632_p1;
wire  signed [6:0] r_V_31_fu_636_p1;
wire  signed [27:0] r_V_6_fu_1398_p2;
wire   [25:0] trunc_ln1118_fu_647_p1;
wire   [17:0] shl_ln1118_2_fu_665_p3;
wire   [15:0] shl_ln1118_3_fu_676_p3;
wire  signed [18:0] sext_ln1118_10_fu_672_p1;
wire  signed [18:0] sext_ln1118_11_fu_683_p1;
wire   [18:0] r_V_33_fu_687_p2;
wire   [26:0] rhs_V_1_fu_693_p3;
wire   [29:0] shl_ln1118_1_fu_650_p3;
wire   [29:0] tmp_7_fu_657_p3;
wire  signed [27:0] r_V_9_fu_1406_p2;
wire   [29:0] shl_ln1118_5_fu_718_p3;
wire   [31:0] shl_ln1118_4_fu_711_p3;
wire  signed [31:0] sext_ln1118_12_fu_725_p1;
wire  signed [21:0] lhs_V_1_fu_739_p3;
wire  signed [29:0] sext_ln1192_9_fu_701_p1;
wire   [29:0] sub_ln1192_fu_705_p2;
wire   [29:0] shl_ln1118_7_fu_766_p3;
wire   [31:0] shl_ln1118_6_fu_759_p3;
wire  signed [31:0] sext_ln1118_15_fu_773_p1;
wire   [31:0] r_V_14_fu_777_p2;
wire  signed [31:0] r_V_17_fu_790_p0;
wire  signed [31:0] r_V_17_fu_790_p1;
wire  signed [8:0] r_V_18_fu_796_p0;
wire  signed [17:0] sext_ln1118_4_fu_562_p1;
wire  signed [8:0] r_V_18_fu_796_p1;
wire  signed [14:0] rhs_V_3_fu_756_p1;
wire   [14:0] ret_V_38_fu_802_p2;
wire  signed [15:0] lhs_V_4_fu_807_p1;
wire   [15:0] ret_V_16_fu_811_p2;
wire  signed [21:0] grp_fu_1422_p3;
wire  signed [9:0] r_V_19_fu_840_p0;
wire  signed [19:0] sext_ln1116_7_fu_837_p1;
wire  signed [9:0] r_V_19_fu_840_p1;
wire  signed [19:0] r_V_19_fu_840_p2;
wire  signed [29:0] lhs_V_6_fu_850_p3;
wire  signed [29:0] grp_fu_1439_p3;
wire  signed [21:0] grp_fu_1448_p4;
wire  signed [21:0] grp_fu_1459_p3;
wire  signed [28:0] lhs_V_fu_915_p3;
wire   [16:0] tmp_3_fu_929_p3;
wire  signed [17:0] sext_ln1118_7_fu_926_p1;
wire  signed [17:0] sext_ln1193_4_fu_936_p1;
wire  signed [17:0] ret_V_10_fu_940_p2;
wire  signed [31:0] mul_ln700_1_fu_959_p0;
wire  signed [22:0] mul_ln700_1_fu_959_p1;
wire   [45:0] shl_ln1_fu_965_p3;
wire   [45:0] mul_ln700_1_fu_959_p2;
wire  signed [59:0] mul_ln700_2_fu_984_p0;
wire  signed [17:0] mul_ln700_2_fu_984_p1;
(* use_dsp48 = "no" *) wire   [30:0] ret_V_21_fu_990_p2;
wire  signed [30:0] r_V_20_fu_1002_p0;
wire  signed [13:0] r_V_20_fu_1002_p1;
wire  signed [6:0] r_V_21_fu_1012_p0;
wire  signed [13:0] sext_ln1116_8_fu_1008_p1;
wire  signed [6:0] r_V_21_fu_1012_p1;
wire  signed [7:0] sext_ln1192_15_fu_1018_p1;
wire  signed [8:0] r_V_29_fu_1031_p0;
wire  signed [17:0] sext_ln1116_fu_1027_p1;
wire  signed [8:0] r_V_29_fu_1031_p1;
wire   [17:0] r_V_29_fu_1031_p2;
wire   [25:0] tmp_1_fu_1037_p3;
wire  signed [29:0] rhs_V_fu_1045_p1;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_34_fu_1049_p2;
wire  signed [38:0] mul_ln1192_2_fu_1070_p0;
wire  signed [6:0] mul_ln1192_2_fu_1070_p1;
wire   [61:0] shl_ln700_1_fu_1076_p3;
wire   [56:0] tmp_9_fu_1088_p3;
wire  signed [61:0] rhs_V_4_fu_1096_p1;
wire   [61:0] sub_ln700_1_fu_1083_p2;
wire   [61:0] ret_V_40_fu_1100_p2;
wire  signed [44:0] mul_ln1192_6_fu_1122_p0;
wire  signed [13:0] mul_ln1192_6_fu_1122_p1;
wire  signed [6:0] r_V_22_fu_1132_p0;
wire  signed [13:0] sext_ln1116_9_fu_1128_p1;
wire  signed [6:0] r_V_22_fu_1132_p1;
wire   [7:0] r_V_23_fu_1141_p0;
wire   [15:0] zext_ln1118_fu_1138_p1;
wire   [7:0] r_V_23_fu_1141_p1;
wire  signed [6:0] r_V_24_fu_1150_p0;
wire  signed [13:0] sext_ln1116_10_fu_1147_p1;
wire  signed [6:0] r_V_24_fu_1150_p1;
wire   [15:0] r_V_23_fu_1141_p2;
wire  signed [13:0] r_V_24_fu_1150_p2;
wire  signed [45:0] mul_ln1192_3_fu_1170_p0;
wire  signed [8:0] mul_ln1192_3_fu_1170_p1;
wire  signed [54:0] mul_ln1192_7_fu_1182_p0;
wire  signed [13:0] mul_ln1192_7_fu_1182_p1;
wire  signed [6:0] r_V_26_fu_1191_p0;
wire  signed [13:0] sext_ln1116_11_fu_1188_p1;
wire  signed [6:0] r_V_26_fu_1191_p1;
wire   [13:0] r_V_26_fu_1191_p2;
wire  signed [29:0] mul_ln1192_10_fu_1204_p0;
wire  signed [13:0] mul_ln1192_10_fu_1204_p1;
wire  signed [8:0] r_V_27_fu_1213_p0;
wire  signed [17:0] sext_ln1116_12_fu_1210_p1;
wire  signed [8:0] r_V_27_fu_1213_p1;
wire  signed [50:0] mul_ln1192_4_fu_1225_p0;
wire  signed [8:0] mul_ln1192_4_fu_1225_p1;
wire  signed [72:0] sext_ln1192_14_fu_1231_p1;
wire   [72:0] ret_V_44_fu_1234_p2;
wire  signed [43:0] mul_ln1192_11_fu_1256_p0;
wire  signed [17:0] mul_ln1192_11_fu_1256_p1;
wire   [58:0] ret_V_36_fu_1262_p2;
wire   [10:0] tmp_fu_1267_p4;
wire  signed [64:0] sext_ln1192_21_fu_1286_p1;
wire   [64:0] ret_V_48_fu_1289_p2;
wire   [8:0] tmp_10_fu_1295_p4;
wire  signed [13:0] mul_ln1192_1_fu_1310_p0;
wire  signed [8:0] mul_ln1192_1_fu_1310_p1;
wire  signed [13:0] r_V_32_fu_1316_p0;
wire   [7:0] r_V_32_fu_1316_p1;
wire   [8:0] grp_fu_1323_p1;
wire  signed [13:0] r_V_13_fu_1331_p0;
wire  signed [27:0] r_V_12_fu_495_p1;
wire  signed [13:0] r_V_13_fu_1331_p1;
wire  signed [15:0] r_V_16_fu_1337_p0;
wire  signed [31:0] r_V_15_fu_511_p1;
wire  signed [15:0] r_V_16_fu_1337_p1;
wire  signed [13:0] mul_ln728_fu_1343_p0;
wire  signed [8:0] mul_ln728_fu_1343_p1;
wire  signed [13:0] grp_fu_1348_p0;
wire  signed [21:0] sext_ln1116_3_fu_498_p1;
wire   [10:0] grp_fu_1348_p1;
wire   [16:0] grp_fu_1348_p2;
wire   [10:0] grp_fu_1357_p1;
wire   [19:0] grp_fu_1357_p2;
wire  signed [13:0] grp_fu_1365_p0;
wire   [10:0] grp_fu_1365_p1;
wire   [14:0] grp_fu_1365_p2;
wire   [6:0] ret_V_31_fu_1374_p1;
wire  signed [13:0] grp_fu_1380_p0;
wire   [5:0] grp_fu_1380_p2;
wire  signed [13:0] r_V_6_fu_1398_p0;
wire  signed [27:0] r_V_5_fu_552_p1;
wire  signed [13:0] r_V_6_fu_1398_p1;
wire  signed [13:0] r_V_9_fu_1406_p0;
wire  signed [27:0] r_V_8_fu_578_p1;
wire  signed [13:0] r_V_9_fu_1406_p1;
wire  signed [15:0] grp_fu_1422_p0;
wire  signed [21:0] sext_ln1118_17_fu_817_p1;
wire  signed [15:0] grp_fu_1422_p1;
wire   [21:0] grp_fu_1422_p2;
wire  signed [8:0] grp_fu_1431_p1;
wire   [29:0] grp_fu_1439_p2;
wire  signed [13:0] grp_fu_1448_p0;
wire  signed [13:0] grp_fu_1448_p1;
wire   [7:0] grp_fu_1448_p2;
wire   [15:0] grp_fu_1448_p3;
wire   [11:0] grp_fu_1459_p1;
wire   [21:0] grp_fu_1459_p2;
wire  signed [17:0] grp_fu_1468_p1;
wire   [15:0] r_V_25_fu_1484_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] r_V_25_fu_1484_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_operator_s_fu_255_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_262_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_269_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_276_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_283_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_290_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_297_ap_start_reg = 1'b0;
#0 grp_operator_s_fu_304_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_318_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_325_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_332_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_339_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_346_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_353_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_360_ap_start_reg = 1'b0;
#0 grp_operator_1_fu_367_ap_start_reg = 1'b0;
end

operator_s grp_operator_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_241_ap_start),
    .ap_done(grp_operator_s_fu_241_ap_done),
    .ap_idle(grp_operator_s_fu_241_ap_idle),
    .ap_ready(grp_operator_s_fu_241_ap_ready),
    .ap_ce(grp_operator_s_fu_241_ap_ce),
    .n_V(grp_operator_s_fu_241_n_V),
    .ap_return(grp_operator_s_fu_241_ap_return)
);

operator_s grp_operator_s_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_248_ap_start),
    .ap_done(grp_operator_s_fu_248_ap_done),
    .ap_idle(grp_operator_s_fu_248_ap_idle),
    .ap_ready(grp_operator_s_fu_248_ap_ready),
    .ap_ce(grp_operator_s_fu_248_ap_ce),
    .n_V(grp_operator_s_fu_248_n_V),
    .ap_return(grp_operator_s_fu_248_ap_return)
);

operator_s grp_operator_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_255_ap_start),
    .ap_done(grp_operator_s_fu_255_ap_done),
    .ap_idle(grp_operator_s_fu_255_ap_idle),
    .ap_ready(grp_operator_s_fu_255_ap_ready),
    .ap_ce(grp_operator_s_fu_255_ap_ce),
    .n_V(add_ln703_2_reg_1545),
    .ap_return(grp_operator_s_fu_255_ap_return)
);

operator_s grp_operator_s_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_262_ap_start),
    .ap_done(grp_operator_s_fu_262_ap_done),
    .ap_idle(grp_operator_s_fu_262_ap_idle),
    .ap_ready(grp_operator_s_fu_262_ap_ready),
    .ap_ce(grp_operator_s_fu_262_ap_ce),
    .n_V(trunc_ln708_2_reg_1562),
    .ap_return(grp_operator_s_fu_262_ap_return)
);

operator_s grp_operator_s_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_269_ap_start),
    .ap_done(grp_operator_s_fu_269_ap_done),
    .ap_idle(grp_operator_s_fu_269_ap_idle),
    .ap_ready(grp_operator_s_fu_269_ap_ready),
    .ap_ce(grp_operator_s_fu_269_ap_ce),
    .n_V(trunc_ln_reg_1583),
    .ap_return(grp_operator_s_fu_269_ap_return)
);

operator_s grp_operator_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_276_ap_start),
    .ap_done(grp_operator_s_fu_276_ap_done),
    .ap_idle(grp_operator_s_fu_276_ap_idle),
    .ap_ready(grp_operator_s_fu_276_ap_ready),
    .ap_ce(grp_operator_s_fu_276_ap_ce),
    .n_V(p_Val2_7_reg_1490_pp0_iter1_reg),
    .ap_return(grp_operator_s_fu_276_ap_return)
);

operator_s grp_operator_s_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_283_ap_start),
    .ap_done(grp_operator_s_fu_283_ap_done),
    .ap_idle(grp_operator_s_fu_283_ap_idle),
    .ap_ready(grp_operator_s_fu_283_ap_ready),
    .ap_ce(grp_operator_s_fu_283_ap_ce),
    .n_V(add_ln703_1_reg_1639),
    .ap_return(grp_operator_s_fu_283_ap_return)
);

operator_s grp_operator_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_290_ap_start),
    .ap_done(grp_operator_s_fu_290_ap_done),
    .ap_idle(grp_operator_s_fu_290_ap_idle),
    .ap_ready(grp_operator_s_fu_290_ap_ready),
    .ap_ce(grp_operator_s_fu_290_ap_ce),
    .n_V(add_ln703_3_reg_1670),
    .ap_return(grp_operator_s_fu_290_ap_return)
);

operator_s grp_operator_s_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_297_ap_start),
    .ap_done(grp_operator_s_fu_297_ap_done),
    .ap_idle(grp_operator_s_fu_297_ap_idle),
    .ap_ready(grp_operator_s_fu_297_ap_ready),
    .ap_ce(grp_operator_s_fu_297_ap_ce),
    .n_V(trunc_ln708_4_reg_1700),
    .ap_return(grp_operator_s_fu_297_ap_return)
);

operator_s grp_operator_s_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_s_fu_304_ap_start),
    .ap_done(grp_operator_s_fu_304_ap_done),
    .ap_idle(grp_operator_s_fu_304_ap_idle),
    .ap_ready(grp_operator_s_fu_304_ap_ready),
    .ap_ce(grp_operator_s_fu_304_ap_ce),
    .n_V(trunc_ln708_3_reg_1720),
    .ap_return(grp_operator_s_fu_304_ap_return)
);

operator_1 grp_operator_1_fu_311(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_311_ap_start),
    .ap_done(grp_operator_1_fu_311_ap_done),
    .ap_idle(grp_operator_1_fu_311_ap_idle),
    .ap_ready(grp_operator_1_fu_311_ap_ready),
    .ap_ce(grp_operator_1_fu_311_ap_ce),
    .n_V(grp_operator_1_fu_311_n_V),
    .ap_return(grp_operator_1_fu_311_ap_return)
);

operator_1 grp_operator_1_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_318_ap_start),
    .ap_done(grp_operator_1_fu_318_ap_done),
    .ap_idle(grp_operator_1_fu_318_ap_idle),
    .ap_ready(grp_operator_1_fu_318_ap_ready),
    .ap_ce(grp_operator_1_fu_318_ap_ce),
    .n_V(add_ln703_reg_1520),
    .ap_return(grp_operator_1_fu_318_ap_return)
);

operator_1 grp_operator_1_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_325_ap_start),
    .ap_done(grp_operator_1_fu_325_ap_done),
    .ap_idle(grp_operator_1_fu_325_ap_idle),
    .ap_ready(grp_operator_1_fu_325_ap_ready),
    .ap_ce(grp_operator_1_fu_325_ap_ce),
    .n_V(sub_ln703_1_reg_1540),
    .ap_return(grp_operator_1_fu_325_ap_return)
);

operator_1 grp_operator_1_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_332_ap_start),
    .ap_done(grp_operator_1_fu_332_ap_done),
    .ap_idle(grp_operator_1_fu_332_ap_idle),
    .ap_ready(grp_operator_1_fu_332_ap_ready),
    .ap_ce(grp_operator_1_fu_332_ap_ce),
    .n_V(p_Val2_13_reg_1550),
    .ap_return(grp_operator_1_fu_332_ap_return)
);

operator_1 grp_operator_1_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_339_ap_start),
    .ap_done(grp_operator_1_fu_339_ap_done),
    .ap_idle(grp_operator_1_fu_339_ap_idle),
    .ap_ready(grp_operator_1_fu_339_ap_ready),
    .ap_ce(grp_operator_1_fu_339_ap_ce),
    .n_V(p_Val2_6_reg_1525),
    .ap_return(grp_operator_1_fu_339_ap_return)
);

operator_1 grp_operator_1_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_346_ap_start),
    .ap_done(grp_operator_1_fu_346_ap_done),
    .ap_idle(grp_operator_1_fu_346_ap_idle),
    .ap_ready(grp_operator_1_fu_346_ap_ready),
    .ap_ce(grp_operator_1_fu_346_ap_ce),
    .n_V(trunc_ln708_6_reg_1614),
    .ap_return(grp_operator_1_fu_346_ap_return)
);

operator_1 grp_operator_1_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_353_ap_start),
    .ap_done(grp_operator_1_fu_353_ap_done),
    .ap_idle(grp_operator_1_fu_353_ap_idle),
    .ap_ready(grp_operator_1_fu_353_ap_ready),
    .ap_ce(grp_operator_1_fu_353_ap_ce),
    .n_V(trunc_ln708_9_reg_1624),
    .ap_return(grp_operator_1_fu_353_ap_return)
);

operator_1 grp_operator_1_fu_360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_360_ap_start),
    .ap_done(grp_operator_1_fu_360_ap_done),
    .ap_idle(grp_operator_1_fu_360_ap_idle),
    .ap_ready(grp_operator_1_fu_360_ap_ready),
    .ap_ce(grp_operator_1_fu_360_ap_ce),
    .n_V(trunc_ln708_7_reg_1710),
    .ap_return(grp_operator_1_fu_360_ap_return)
);

operator_1 grp_operator_1_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_1_fu_367_ap_start),
    .ap_done(grp_operator_1_fu_367_ap_done),
    .ap_idle(grp_operator_1_fu_367_ap_idle),
    .ap_ready(grp_operator_1_fu_367_ap_ready),
    .ap_ce(grp_operator_1_fu_367_ap_ce),
    .n_V(trunc_ln708_s_reg_1715),
    .ap_return(grp_operator_1_fu_367_ap_return)
);

myproject_mul_mul_14s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9s_22_1_1_U5(
    .din0(mul_ln1192_1_fu_1310_p0),
    .din1(mul_ln1192_1_fu_1310_p1),
    .dout(mul_ln1192_1_fu_1310_p2)
);

myproject_mul_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_8ns_22_1_1_U6(
    .din0(r_V_32_fu_1316_p0),
    .din1(r_V_32_fu_1316_p1),
    .dout(r_V_32_fu_1316_p2)
);

myproject_mac_muladd_14s_9ns_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_9ns_22s_22_1_1_U7(
    .din0(p_Val2_6_reg_1525),
    .din1(grp_fu_1323_p1),
    .din2(mul_ln1192_1_reg_1535),
    .dout(grp_fu_1323_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U8(
    .din0(r_V_13_fu_1331_p0),
    .din1(r_V_13_fu_1331_p1),
    .dout(r_V_13_fu_1331_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U9(
    .din0(r_V_16_fu_1337_p0),
    .din1(r_V_16_fu_1337_p1),
    .dout(r_V_16_fu_1337_p2)
);

myproject_mul_mul_14s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9s_22_1_1_U10(
    .din0(mul_ln728_fu_1343_p0),
    .din1(mul_ln728_fu_1343_p1),
    .dout(mul_ln728_fu_1343_p2)
);

myproject_mac_muladd_14s_11ns_17ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_17ns_22_1_1_U11(
    .din0(grp_fu_1348_p0),
    .din1(grp_fu_1348_p1),
    .din2(grp_fu_1348_p2),
    .dout(grp_fu_1348_p3)
);

myproject_mac_muladd_14s_11ns_20ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_14s_11ns_20ns_24_1_1_U12(
    .din0(p_Val2_7_reg_1490),
    .din1(grp_fu_1357_p1),
    .din2(grp_fu_1357_p2),
    .dout(grp_fu_1357_p3)
);

myproject_mac_muladd_14s_11ns_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_15ns_22_1_1_U13(
    .din0(grp_fu_1365_p0),
    .din1(grp_fu_1365_p1),
    .din2(grp_fu_1365_p2),
    .dout(grp_fu_1365_p3)
);

myproject_mul_mul_15s_7ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_15s_7ns_21_1_1_U14(
    .din0(ret_V_37_reg_1572),
    .din1(ret_V_31_fu_1374_p1),
    .dout(ret_V_31_fu_1374_p2)
);

myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 15 ),
    .dout_WIDTH( 19 ))
myproject_ama_submuladd_14s_7s_6ns_15s_19_1_1_U15(
    .din0(grp_fu_1380_p0),
    .din1(grp_operator_1_fu_318_ap_return),
    .din2(grp_fu_1380_p2),
    .din3(r_V_28_fu_568_p2),
    .dout(grp_fu_1380_p4)
);

myproject_mac_mul_sub_15s_7s_17s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 21 ))
myproject_mac_mul_sub_15s_7s_17s_21_1_1_U16(
    .din0(ret_V_fu_606_p2),
    .din1(grp_operator_1_fu_325_ap_return),
    .din2(tmp_2_fu_620_p3),
    .dout(grp_fu_1390_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U17(
    .din0(r_V_6_fu_1398_p0),
    .din1(r_V_6_fu_1398_p1),
    .dout(r_V_6_fu_1398_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U18(
    .din0(r_V_9_fu_1406_p0),
    .din1(r_V_9_fu_1406_p1),
    .dout(r_V_9_fu_1406_p2)
);

myproject_mac_muladd_14s_7s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
myproject_mac_muladd_14s_7s_22s_23_1_1_U19(
    .din0(p_Val2_1_reg_1500_pp0_iter1_reg),
    .din1(grp_operator_1_fu_339_ap_return),
    .din2(lhs_V_1_fu_739_p3),
    .dout(grp_fu_1414_p3)
);

myproject_mac_mulsub_16s_16s_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_mulsub_16s_16s_22ns_22_1_1_U20(
    .din0(grp_fu_1422_p0),
    .din1(grp_fu_1422_p1),
    .din2(grp_fu_1422_p2),
    .dout(grp_fu_1422_p3)
);

myproject_mac_muladd_20s_9s_30s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
myproject_mac_muladd_20s_9s_30s_31_1_1_U21(
    .din0(r_V_19_fu_840_p2),
    .din1(grp_fu_1431_p1),
    .din2(lhs_V_6_fu_850_p3),
    .dout(grp_fu_1431_p3)
);

myproject_mac_muladd_24s_14s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_24s_14s_30ns_30_1_1_U22(
    .din0(ret_V_23_reg_1619),
    .din1(p_Val2_7_reg_1490_pp0_iter1_reg),
    .din2(grp_fu_1439_p2),
    .dout(grp_fu_1439_p3)
);

myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U23(
    .din0(grp_fu_1448_p0),
    .din1(grp_fu_1448_p1),
    .din2(grp_fu_1448_p2),
    .din3(grp_fu_1448_p3),
    .dout(grp_fu_1448_p4)
);

myproject_mac_muladd_14s_12ns_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_12ns_22ns_22_1_1_U24(
    .din0(p_Val2_7_reg_1490_pp0_iter1_reg),
    .din1(grp_fu_1459_p1),
    .din2(grp_fu_1459_p2),
    .dout(grp_fu_1459_p3)
);

myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmuladd_19s_18s_9s_29s_30_1_1_U25(
    .din0(ret_V_32_reg_1634),
    .din1(grp_fu_1468_p1),
    .din2(grp_operator_s_fu_269_ap_return),
    .din3(lhs_V_fu_915_p3),
    .dout(grp_fu_1468_p4)
);

myproject_mul_mul_21s_18s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_21s_18s_42_1_1_U26(
    .din0(ret_V_9_reg_1644),
    .din1(ret_V_10_fu_940_p2),
    .dout(r_V_4_fu_1478_p2)
);

myproject_mul_mul_16ns_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16ns_14s_32_1_1_U27(
    .din0(r_V_25_fu_1484_p0),
    .din1(r_V_24_fu_1150_p2),
    .dout(r_V_25_fu_1484_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_318_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_318_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_318_ap_ready == 1'b1)) begin
            grp_operator_1_fu_318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_325_ap_ready == 1'b1)) begin
            grp_operator_1_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_332_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_332_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_332_ap_ready == 1'b1)) begin
            grp_operator_1_fu_332_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_339_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_339_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_339_ap_ready == 1'b1)) begin
            grp_operator_1_fu_339_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_346_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_346_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_346_ap_ready == 1'b1)) begin
            grp_operator_1_fu_346_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_353_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_1_fu_353_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_353_ap_ready == 1'b1)) begin
            grp_operator_1_fu_353_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_360_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_1_fu_360_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_360_ap_ready == 1'b1)) begin
            grp_operator_1_fu_360_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_1_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_1_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_operator_1_fu_367_ap_ready == 1'b1)) begin
            grp_operator_1_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_255_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_255_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_255_ap_ready == 1'b1)) begin
            grp_operator_s_fu_255_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_262_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_262_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_262_ap_ready == 1'b1)) begin
            grp_operator_s_fu_262_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_269_ap_ready == 1'b1)) begin
            grp_operator_s_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_operator_s_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_276_ap_ready == 1'b1)) begin
            grp_operator_s_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_283_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_283_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_283_ap_ready == 1'b1)) begin
            grp_operator_s_fu_283_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_290_ap_ready == 1'b1)) begin
            grp_operator_s_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_297_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_297_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_297_ap_ready == 1'b1)) begin
            grp_operator_s_fu_297_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_s_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_operator_s_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_operator_s_fu_304_ap_ready == 1'b1)) begin
            grp_operator_s_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1685[29 : 2] <= add_ln700_1_fu_750_p2[29 : 2];
        add_ln703_1_reg_1639 <= add_ln703_1_fu_585_p2;
        add_ln703_3_reg_1670 <= add_ln703_3_fu_642_p2;
        mul_ln1192_10_reg_1825 <= mul_ln1192_10_fu_1204_p2;
        mul_ln1192_11_reg_1845 <= mul_ln1192_11_fu_1256_p2;
        mul_ln1192_2_reg_1775 <= mul_ln1192_2_fu_1070_p2;
        mul_ln1192_3_reg_1815 <= mul_ln1192_3_fu_1170_p2;
        mul_ln1192_4_reg_1835 <= mul_ln1192_4_fu_1225_p2;
        mul_ln1192_6_reg_1790 <= mul_ln1192_6_fu_1122_p2;
        mul_ln1192_7_reg_1820 <= mul_ln1192_7_fu_1182_p2;
        mul_ln700_2_reg_1745 <= mul_ln700_2_fu_984_p2;
        p_10_reg_1805 <= grp_operator_1_fu_367_ap_return;
        p_11_reg_1810 <= grp_operator_s_fu_304_ap_return;
        p_3_reg_1780 <= grp_operator_s_fu_290_ap_return;
        p_3_reg_1780_pp0_iter5_reg <= p_3_reg_1780;
        p_7_reg_1765 <= grp_operator_1_fu_353_ap_return;
        p_8_reg_1665 <= grp_operator_1_fu_339_ap_return;
        p_8_reg_1665_pp0_iter3_reg <= p_8_reg_1665;
        p_9_reg_1735 <= grp_operator_s_fu_276_ap_return;
        p_9_reg_1735_pp0_iter4_reg <= p_9_reg_1735;
        p_Val2_14_reg_1649 <= grp_operator_1_fu_332_ap_return;
        p_Val2_16_reg_1660 <= grp_operator_s_fu_262_ap_return;
        r_V_10_reg_1675[31 : 2] <= r_V_10_fu_729_p2[31 : 2];
        r_V_17_reg_1690 <= r_V_17_fu_790_p2;
        r_V_18_reg_1695 <= r_V_18_fu_796_p2;
        r_V_20_reg_1750 <= r_V_20_fu_1002_p2;
        r_V_21_reg_1755 <= r_V_21_fu_1012_p2;
        r_V_22_reg_1795 <= r_V_22_fu_1132_p2;
        r_V_25_reg_1800 <= r_V_25_fu_1484_p2;
        r_V_27_reg_1830 <= r_V_27_fu_1213_p2;
        r_V_31_reg_1654 <= r_V_31_fu_636_p2;
        r_V_4_reg_1730 <= r_V_4_fu_1478_p2;
        ret_V_26_reg_1760 <= ret_V_26_fu_1021_p2;
        ret_V_31_reg_1629 <= ret_V_31_fu_1374_p2;
        sub_ln700_reg_1740 <= sub_ln700_fu_972_p2;
        tmp_8_reg_1840 <= {{ret_V_44_fu_1234_p2[72:64]}};
        trunc_ln708_1_reg_1770 <= {{ret_V_34_fu_1049_p2[29:16]}};
        trunc_ln708_1_reg_1770_pp0_iter5_reg <= trunc_ln708_1_reg_1770;
        trunc_ln708_1_reg_1770_pp0_iter6_reg <= trunc_ln708_1_reg_1770_pp0_iter5_reg;
        trunc_ln708_3_reg_1720 <= {{grp_fu_1459_p3[21:8]}};
        trunc_ln708_4_reg_1700 <= {{grp_fu_1422_p3[21:8]}};
        trunc_ln708_5_reg_1785 <= {{ret_V_40_fu_1100_p2[61:48]}};
        trunc_ln708_5_reg_1785_pp0_iter5_reg <= trunc_ln708_5_reg_1785;
        trunc_ln708_5_reg_1785_pp0_iter6_reg <= trunc_ln708_5_reg_1785_pp0_iter5_reg;
        trunc_ln708_7_reg_1710 <= {{grp_fu_1439_p3[29:16]}};
        trunc_ln708_s_reg_1715 <= {{grp_fu_1448_p4[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln700_reg_1725 <= grp_fu_1468_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln703_2_reg_1545 <= add_ln703_2_fu_436_p2;
        add_ln703_reg_1520 <= add_ln703_fu_408_p2;
        lhs_V_2_reg_1567 <= lhs_V_2_fu_465_p1;
        mul_ln1192_1_reg_1535 <= mul_ln1192_1_fu_1310_p2;
        mul_ln728_reg_1604 <= mul_ln728_fu_1343_p2;
        p_Val2_13_reg_1550 <= {{x_V_in_sig[55:42]}};
        p_Val2_13_reg_1550_pp0_iter1_reg <= p_Val2_13_reg_1550;
        p_Val2_1_reg_1500 <= {{x_V_in_sig[69:56]}};
        p_Val2_1_reg_1500_pp0_iter1_reg <= p_Val2_1_reg_1500;
        p_Val2_6_reg_1525 <= {{x_V_in_sig[41:28]}};
        p_Val2_6_reg_1525_pp0_iter1_reg <= p_Val2_6_reg_1525;
        p_Val2_7_reg_1490 <= {{x_V_in_sig[209:196]}};
        p_Val2_7_reg_1490_pp0_iter1_reg <= p_Val2_7_reg_1490;
        p_Val2_s_20_reg_1588 <= grp_operator_1_fu_311_ap_return;
        p_Val2_s_reg_1506 <= {{x_V_in_sig[223:210]}};
        p_Val2_s_reg_1506_pp0_iter1_reg <= p_Val2_s_reg_1506;
        p_s_reg_1577 <= grp_operator_s_fu_241_ap_return;
        r_V_13_reg_1593 <= r_V_13_fu_1331_p2;
        r_V_16_reg_1599 <= r_V_16_fu_1337_p2;
        ret_V_19_reg_1609 <= ret_V_19_fu_519_p2;
        ret_V_37_reg_1572 <= ret_V_37_fu_471_p2;
        sext_ln1118_2_reg_1515 <= sext_ln1118_2_fu_404_p1;
        sub_ln703_1_reg_1540 <= sub_ln703_1_fu_430_p2;
        trunc_ln708_2_reg_1562 <= {{r_V_32_fu_1316_p2[21:8]}};
        trunc_ln708_6_reg_1614 <= {{grp_fu_1348_p3[21:8]}};
        trunc_ln708_9_reg_1624 <= {{grp_fu_1365_p3[21:8]}};
        trunc_ln_reg_1583 <= {{ret_V_33_fu_480_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ret_V_12_reg_1680 <= grp_fu_1414_p3;
        ret_V_32_reg_1634 <= grp_fu_1380_p4;
        ret_V_41_reg_1705 <= grp_fu_1431_p3;
        ret_V_9_reg_1644 <= grp_fu_1390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_23_reg_1619 <= grp_fu_1357_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_311_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_311_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_311_ap_start = 1'b1;
    end else begin
        grp_operator_1_fu_311_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_318_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_325_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_332_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_332_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_339_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_339_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp150) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_346_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_346_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp157) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_353_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_353_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp203) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_360_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_360_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp207) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_1_fu_367_ap_ce = 1'b1;
    end else begin
        grp_operator_1_fu_367_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp16) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_241_ap_start = 1'b1;
    end else begin
        grp_operator_s_fu_241_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_248_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_248_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_248_ap_start = 1'b1;
    end else begin
        grp_operator_s_fu_248_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp39) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_262_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_262_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_269_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp177) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_283_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_283_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp186) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp195) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_297_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_297_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp208) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_operator_s_fu_304_ap_ce = 1'b1;
    end else begin
        grp_operator_s_fu_304_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_750_p2 = ($signed(sext_ln1192_9_fu_701_p1) + $signed(sub_ln1192_fu_705_p2));

assign add_ln703_1_fu_585_p2 = (sub_ln703_fu_581_p2 + 14'd74);

assign add_ln703_2_fu_436_p2 = ($signed(p_Val2_6_fu_414_p4) + $signed(14'd16285));

assign add_ln703_3_fu_642_p2 = ($signed(p_Val2_13_reg_1550_pp0_iter1_reg) + $signed(14'd16370));

assign add_ln703_fu_408_p2 = ($signed(p_Val2_1_fu_384_p4) + $signed(p_Val2_s_fu_394_p4));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp150 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp157 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp16 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp177 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp186 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp195 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp203 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp207 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp208 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp25 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp39 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp40 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call105 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call177 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call210 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call227 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call238 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call249 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call26 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call32 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call57 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call67 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call72 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call88 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call95 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call105 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call227 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call249 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1323_p1 = 22'd181;

assign grp_fu_1348_p0 = sext_ln1116_3_fu_498_p1;

assign grp_fu_1348_p1 = 22'd604;

assign grp_fu_1348_p2 = 22'd55808;

assign grp_fu_1357_p1 = 24'd604;

assign grp_fu_1357_p2 = 24'd289536;

assign grp_fu_1365_p0 = sext_ln1116_3_fu_498_p1;

assign grp_fu_1365_p1 = 22'd733;

assign grp_fu_1365_p2 = 22'd11264;

assign grp_fu_1380_p0 = r_V_fu_555_p1;

assign grp_fu_1380_p2 = 19'd22;

assign grp_fu_1422_p0 = sext_ln1118_17_fu_817_p1;

assign grp_fu_1422_p1 = sext_ln1118_17_fu_817_p1;

assign grp_fu_1422_p2 = {{p_Val2_6_reg_1525_pp0_iter1_reg}, {8'd0}};

assign grp_fu_1431_p1 = 29'd536870738;

assign grp_fu_1439_p2 = {{p_Val2_13_reg_1550_pp0_iter1_reg}, {16'd0}};

assign grp_fu_1448_p0 = r_V_fu_555_p1;

assign grp_fu_1448_p1 = rhs_V_3_fu_756_p1;

assign grp_fu_1448_p2 = 22'd113;

assign grp_fu_1448_p3 = 22'd25088;

assign grp_fu_1459_p1 = 22'd1251;

assign grp_fu_1459_p2 = {{p_Val2_13_reg_1550_pp0_iter1_reg}, {8'd0}};

assign grp_fu_1468_p1 = 20'd968704;

assign grp_operator_1_fu_311_n_V = x_V_in_sig[13:0];

assign grp_operator_1_fu_318_ap_start = grp_operator_1_fu_318_ap_start_reg;

assign grp_operator_1_fu_325_ap_start = grp_operator_1_fu_325_ap_start_reg;

assign grp_operator_1_fu_332_ap_start = grp_operator_1_fu_332_ap_start_reg;

assign grp_operator_1_fu_339_ap_start = grp_operator_1_fu_339_ap_start_reg;

assign grp_operator_1_fu_346_ap_start = grp_operator_1_fu_346_ap_start_reg;

assign grp_operator_1_fu_353_ap_start = grp_operator_1_fu_353_ap_start_reg;

assign grp_operator_1_fu_360_ap_start = grp_operator_1_fu_360_ap_start_reg;

assign grp_operator_1_fu_367_ap_start = grp_operator_1_fu_367_ap_start_reg;

assign grp_operator_s_fu_241_n_V = {{x_V_in_sig[41:28]}};

assign grp_operator_s_fu_248_n_V = {{x_V_in_sig[55:42]}};

assign grp_operator_s_fu_255_ap_start = grp_operator_s_fu_255_ap_start_reg;

assign grp_operator_s_fu_262_ap_start = grp_operator_s_fu_262_ap_start_reg;

assign grp_operator_s_fu_269_ap_start = grp_operator_s_fu_269_ap_start_reg;

assign grp_operator_s_fu_276_ap_start = grp_operator_s_fu_276_ap_start_reg;

assign grp_operator_s_fu_283_ap_start = grp_operator_s_fu_283_ap_start_reg;

assign grp_operator_s_fu_290_ap_start = grp_operator_s_fu_290_ap_start_reg;

assign grp_operator_s_fu_297_ap_start = grp_operator_s_fu_297_ap_start_reg;

assign grp_operator_s_fu_304_ap_start = grp_operator_s_fu_304_ap_start_reg;

assign lhs_V_1_fu_739_p3 = {{p_Val2_s_reg_1506_pp0_iter1_reg}, {8'd0}};

assign lhs_V_2_fu_465_p1 = p_Val2_7_reg_1490;

assign lhs_V_3_fu_501_p1 = ret_V_37_fu_471_p2;

assign lhs_V_4_fu_807_p1 = $signed(ret_V_38_fu_802_p2);

assign lhs_V_6_fu_850_p3 = {{mul_ln728_reg_1604}, {8'd0}};

assign lhs_V_fu_915_p3 = {{ret_V_31_reg_1629}, {8'd0}};

assign mul_ln1192_10_fu_1204_p0 = r_V_25_reg_1800;

assign mul_ln1192_10_fu_1204_p1 = r_V_26_fu_1191_p2;

assign mul_ln1192_10_fu_1204_p2 = ($signed(mul_ln1192_10_fu_1204_p0) * $signed(mul_ln1192_10_fu_1204_p1));

assign mul_ln1192_11_fu_1256_p0 = mul_ln1192_10_reg_1825;

assign mul_ln1192_11_fu_1256_p1 = r_V_27_reg_1830;

assign mul_ln1192_11_fu_1256_p2 = ($signed(mul_ln1192_11_fu_1256_p0) * $signed(mul_ln1192_11_fu_1256_p1));

assign mul_ln1192_1_fu_1310_p0 = sext_ln1118_2_fu_404_p1;

assign mul_ln1192_1_fu_1310_p1 = 22'd4194123;

assign mul_ln1192_2_fu_1070_p0 = r_V_4_reg_1730;

assign mul_ln1192_2_fu_1070_p1 = p_8_reg_1665_pp0_iter3_reg;

assign mul_ln1192_2_fu_1070_p2 = ($signed(mul_ln1192_2_fu_1070_p0) * $signed(mul_ln1192_2_fu_1070_p1));

assign mul_ln1192_3_fu_1170_p0 = mul_ln1192_2_reg_1775;

assign mul_ln1192_3_fu_1170_p1 = p_9_reg_1735_pp0_iter4_reg;

assign mul_ln1192_3_fu_1170_p2 = ($signed(mul_ln1192_3_fu_1170_p0) * $signed(mul_ln1192_3_fu_1170_p1));

assign mul_ln1192_4_fu_1225_p0 = mul_ln1192_3_reg_1815;

assign mul_ln1192_4_fu_1225_p1 = p_3_reg_1780_pp0_iter5_reg;

assign mul_ln1192_4_fu_1225_p2 = ($signed(mul_ln1192_4_fu_1225_p0) * $signed(mul_ln1192_4_fu_1225_p1));

assign mul_ln1192_6_fu_1122_p0 = r_V_20_reg_1750;

assign mul_ln1192_6_fu_1122_p1 = r_V_21_reg_1755;

assign mul_ln1192_6_fu_1122_p2 = ($signed(mul_ln1192_6_fu_1122_p0) * $signed(mul_ln1192_6_fu_1122_p1));

assign mul_ln1192_7_fu_1182_p0 = mul_ln1192_6_reg_1790;

assign mul_ln1192_7_fu_1182_p1 = r_V_22_reg_1795;

assign mul_ln1192_7_fu_1182_p2 = ($signed(mul_ln1192_7_fu_1182_p0) * $signed(mul_ln1192_7_fu_1182_p1));

assign mul_ln700_1_fu_959_p0 = r_V_10_reg_1675;

assign mul_ln700_1_fu_959_p1 = ret_V_12_reg_1680;

assign mul_ln700_1_fu_959_p2 = ($signed(mul_ln700_1_fu_959_p0) * $signed(mul_ln700_1_fu_959_p1));

assign mul_ln700_2_fu_984_p0 = r_V_17_reg_1690;

assign mul_ln700_2_fu_984_p1 = r_V_18_reg_1695;

assign mul_ln700_2_fu_984_p2 = ($signed(mul_ln700_2_fu_984_p0) * $signed(mul_ln700_2_fu_984_p1));

assign mul_ln728_fu_1343_p0 = sext_ln1118_2_reg_1515;

assign mul_ln728_fu_1343_p1 = 22'd4194130;

assign p_Val2_1_fu_384_p4 = {{x_V_in_sig[69:56]}};

assign p_Val2_6_fu_414_p4 = {{x_V_in_sig[41:28]}};

assign p_Val2_7_fu_374_p4 = {{x_V_in_sig[209:196]}};

assign p_Val2_s_fu_394_p4 = {{x_V_in_sig[223:210]}};

assign r_V_10_fu_729_p2 = ($signed(shl_ln1118_4_fu_711_p3) - $signed(sext_ln1118_12_fu_725_p1));

assign r_V_12_fu_495_p1 = $signed(p_Val2_13_reg_1550);

assign r_V_13_fu_1331_p0 = r_V_12_fu_495_p1;

assign r_V_13_fu_1331_p1 = r_V_12_fu_495_p1;

assign r_V_14_fu_777_p2 = ($signed(shl_ln1118_6_fu_759_p3) - $signed(sext_ln1118_15_fu_773_p1));

assign r_V_15_fu_511_p1 = $signed(ret_V_14_fu_505_p2);

assign r_V_16_fu_1337_p0 = r_V_15_fu_511_p1;

assign r_V_16_fu_1337_p1 = r_V_15_fu_511_p1;

assign r_V_17_fu_790_p0 = r_V_14_fu_777_p2;

assign r_V_17_fu_790_p1 = r_V_16_reg_1599;

assign r_V_17_fu_790_p2 = ($signed(r_V_17_fu_790_p0) * $signed(r_V_17_fu_790_p1));

assign r_V_18_fu_796_p0 = sext_ln1118_4_fu_562_p1;

assign r_V_18_fu_796_p1 = sext_ln1118_4_fu_562_p1;

assign r_V_18_fu_796_p2 = ($signed(r_V_18_fu_796_p0) * $signed(r_V_18_fu_796_p1));

assign r_V_19_fu_840_p0 = sext_ln1116_7_fu_837_p1;

assign r_V_19_fu_840_p1 = sext_ln1116_7_fu_837_p1;

assign r_V_19_fu_840_p2 = ($signed(r_V_19_fu_840_p0) * $signed(r_V_19_fu_840_p1));

assign r_V_20_fu_1002_p0 = ret_V_21_fu_990_p2;

assign r_V_20_fu_1002_p1 = r_V_31_reg_1654;

assign r_V_20_fu_1002_p2 = ($signed(r_V_20_fu_1002_p0) * $signed(r_V_20_fu_1002_p1));

assign r_V_21_fu_1012_p0 = sext_ln1116_8_fu_1008_p1;

assign r_V_21_fu_1012_p1 = sext_ln1116_8_fu_1008_p1;

assign r_V_21_fu_1012_p2 = ($signed(r_V_21_fu_1012_p0) * $signed(r_V_21_fu_1012_p1));

assign r_V_22_fu_1132_p0 = sext_ln1116_9_fu_1128_p1;

assign r_V_22_fu_1132_p1 = sext_ln1116_9_fu_1128_p1;

assign r_V_22_fu_1132_p2 = ($signed(r_V_22_fu_1132_p0) * $signed(r_V_22_fu_1132_p1));

assign r_V_23_fu_1141_p0 = zext_ln1118_fu_1138_p1;

assign r_V_23_fu_1141_p1 = zext_ln1118_fu_1138_p1;

assign r_V_23_fu_1141_p2 = (r_V_23_fu_1141_p0 * r_V_23_fu_1141_p1);

assign r_V_24_fu_1150_p0 = sext_ln1116_10_fu_1147_p1;

assign r_V_24_fu_1150_p1 = sext_ln1116_10_fu_1147_p1;

assign r_V_24_fu_1150_p2 = ($signed(r_V_24_fu_1150_p0) * $signed(r_V_24_fu_1150_p1));

assign r_V_25_fu_1484_p0 = r_V_25_fu_1484_p00;

assign r_V_25_fu_1484_p00 = r_V_23_fu_1141_p2;

assign r_V_26_fu_1191_p0 = sext_ln1116_11_fu_1188_p1;

assign r_V_26_fu_1191_p1 = sext_ln1116_11_fu_1188_p1;

assign r_V_26_fu_1191_p2 = ($signed(r_V_26_fu_1191_p0) * $signed(r_V_26_fu_1191_p1));

assign r_V_27_fu_1213_p0 = sext_ln1116_12_fu_1210_p1;

assign r_V_27_fu_1213_p1 = sext_ln1116_12_fu_1210_p1;

assign r_V_27_fu_1213_p2 = ($signed(r_V_27_fu_1213_p0) * $signed(r_V_27_fu_1213_p1));

assign r_V_28_fu_568_p0 = p_s_reg_1577;

assign r_V_28_fu_568_p2 = ($signed(r_V_28_fu_568_p0) * $signed('h16));

assign r_V_29_fu_1031_p0 = sext_ln1116_fu_1027_p1;

assign r_V_29_fu_1031_p1 = sext_ln1116_fu_1027_p1;

assign r_V_29_fu_1031_p2 = ($signed(r_V_29_fu_1031_p0) * $signed(r_V_29_fu_1031_p1));

assign r_V_30_fu_591_p2 = ($signed(15'd0) - $signed(r_V_fu_555_p1));

assign r_V_31_fu_636_p0 = sext_ln1116_1_fu_632_p1;

assign r_V_31_fu_636_p1 = sext_ln1116_1_fu_632_p1;

assign r_V_31_fu_636_p2 = ($signed(r_V_31_fu_636_p0) * $signed(r_V_31_fu_636_p1));

assign r_V_32_fu_1316_p0 = sext_ln1118_2_fu_404_p1;

assign r_V_32_fu_1316_p1 = 22'd98;

assign r_V_33_fu_687_p2 = ($signed(sext_ln1118_10_fu_672_p1) - $signed(sext_ln1118_11_fu_683_p1));

assign r_V_5_fu_552_p1 = p_Val2_s_reg_1506_pp0_iter1_reg;

assign r_V_6_fu_1398_p0 = r_V_5_fu_552_p1;

assign r_V_6_fu_1398_p1 = r_V_5_fu_552_p1;

assign r_V_8_fu_578_p1 = p_Val2_6_reg_1525_pp0_iter1_reg;

assign r_V_9_fu_1406_p0 = r_V_8_fu_578_p1;

assign r_V_9_fu_1406_p1 = r_V_8_fu_578_p1;

assign r_V_fu_555_p1 = p_Val2_s_reg_1506_pp0_iter1_reg;

assign ret_V_10_fu_940_p2 = ($signed(sext_ln1118_7_fu_926_p1) - $signed(sext_ln1193_4_fu_936_p1));

assign ret_V_14_fu_505_p2 = ($signed(lhs_V_3_fu_501_p1) + $signed(16'd140));

assign ret_V_16_fu_811_p2 = ($signed(lhs_V_4_fu_807_p1) + $signed(16'd178));

assign ret_V_19_fu_519_p2 = ($signed(sext_ln703_4_fu_515_p1) + $signed(10'd109));

assign ret_V_21_fu_990_p2 = ($signed(ret_V_41_reg_1705) + $signed(31'd28049408));

assign ret_V_26_fu_1021_p2 = ($signed(sext_ln1192_15_fu_1018_p1) + $signed(8'd121));

assign ret_V_31_fu_1374_p1 = 21'd46;

assign ret_V_33_fu_480_p2 = ($signed(grp_fu_1323_p3) + $signed(22'd51200));

assign ret_V_34_fu_1049_p2 = ($signed(rhs_V_fu_1045_p1) + $signed(add_ln700_reg_1725));

assign ret_V_35_fu_600_p2 = ($signed(r_V_30_fu_591_p2) - $signed(sext_ln703_1_fu_597_p1));

assign ret_V_36_fu_1262_p2 = ($signed(mul_ln1192_4_reg_1835) + $signed(59'd513410357520236544));

assign ret_V_37_fu_471_p2 = ($signed(lhs_V_2_fu_465_p1) - $signed(rhs_V_2_fu_468_p1));

assign ret_V_38_fu_802_p2 = ($signed(lhs_V_2_reg_1567) - $signed(rhs_V_3_fu_756_p1));

assign ret_V_40_fu_1100_p2 = ($signed(rhs_V_4_fu_1096_p1) + $signed(sub_ln700_1_fu_1083_p2));

assign ret_V_44_fu_1234_p2 = ($signed(sext_ln1192_14_fu_1231_p1) + $signed(73'd4925280667680450281472));

assign ret_V_48_fu_1289_p2 = ($signed(sext_ln1192_21_fu_1286_p1) + $signed(65'd18879089637937119232));

assign ret_V_fu_606_p2 = (ret_V_35_fu_600_p2 + 15'd830);

assign rhs_V_1_fu_693_p3 = {{r_V_33_fu_687_p2}, {8'd0}};

assign rhs_V_2_fu_468_p1 = p_Val2_1_reg_1500;

assign rhs_V_3_fu_756_p1 = p_Val2_13_reg_1550_pp0_iter1_reg;

assign rhs_V_4_fu_1096_p1 = $signed(tmp_9_fu_1088_p3);

assign rhs_V_fu_1045_p1 = $signed(tmp_1_fu_1037_p3);

assign sext_ln1116_10_fu_1147_p1 = $signed(p_7_reg_1765);

assign sext_ln1116_11_fu_1188_p1 = $signed(p_10_reg_1805);

assign sext_ln1116_12_fu_1210_p1 = $signed(p_11_reg_1810);

assign sext_ln1116_1_fu_632_p0 = grp_operator_1_fu_332_ap_return;

assign sext_ln1116_1_fu_632_p1 = sext_ln1116_1_fu_632_p0;

assign sext_ln1116_3_fu_498_p1 = $signed(p_Val2_13_reg_1550);

assign sext_ln1116_7_fu_837_p1 = $signed(ret_V_19_reg_1609);

assign sext_ln1116_8_fu_1008_p1 = $signed(grp_operator_1_fu_346_ap_return);

assign sext_ln1116_9_fu_1128_p1 = $signed(grp_operator_1_fu_360_ap_return);

assign sext_ln1116_fu_1027_p1 = $signed(grp_operator_s_fu_283_ap_return);

assign sext_ln1118_10_fu_672_p1 = $signed(shl_ln1118_2_fu_665_p3);

assign sext_ln1118_11_fu_683_p1 = $signed(shl_ln1118_3_fu_676_p3);

assign sext_ln1118_12_fu_725_p1 = $signed(shl_ln1118_5_fu_718_p3);

assign sext_ln1118_15_fu_773_p1 = $signed(shl_ln1118_7_fu_766_p3);

assign sext_ln1118_17_fu_817_p1 = $signed(ret_V_16_fu_811_p2);

assign sext_ln1118_2_fu_404_p1 = p_Val2_s_fu_394_p4;

assign sext_ln1118_4_fu_562_p1 = p_s_reg_1577;

assign sext_ln1118_7_fu_926_p1 = r_V_31_reg_1654;

assign sext_ln1192_14_fu_1231_p1 = $signed(mul_ln1192_7_reg_1820);

assign sext_ln1192_15_fu_1018_p1 = p_Val2_14_reg_1649;

assign sext_ln1192_21_fu_1286_p1 = $signed(mul_ln1192_11_reg_1845);

assign sext_ln1192_9_fu_701_p1 = $signed(rhs_V_1_fu_693_p3);

assign sext_ln1193_4_fu_936_p1 = $signed(tmp_3_fu_929_p3);

assign sext_ln703_1_fu_597_p1 = $signed(p_Val2_s_20_reg_1588);

assign sext_ln703_4_fu_515_p1 = $signed(grp_operator_s_fu_248_ap_return);

assign shl_ln1118_1_fu_650_p3 = {{r_V_6_fu_1398_p2}, {2'd0}};

assign shl_ln1118_2_fu_665_p3 = {{p_Val2_s_reg_1506_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_3_fu_676_p3 = {{p_Val2_s_reg_1506_pp0_iter1_reg}, {2'd0}};

assign shl_ln1118_4_fu_711_p3 = {{r_V_9_fu_1406_p2}, {4'd0}};

assign shl_ln1118_5_fu_718_p3 = {{r_V_9_fu_1406_p2}, {2'd0}};

assign shl_ln1118_6_fu_759_p3 = {{r_V_13_reg_1593}, {4'd0}};

assign shl_ln1118_7_fu_766_p3 = {{r_V_13_reg_1593}, {2'd0}};

assign shl_ln1_fu_965_p3 = {{add_ln700_1_reg_1685}, {16'd0}};

assign shl_ln700_1_fu_1076_p3 = {{sub_ln700_reg_1740}, {16'd0}};

assign sub_ln1192_fu_705_p2 = (shl_ln1118_1_fu_650_p3 - tmp_7_fu_657_p3);

assign sub_ln700_1_fu_1083_p2 = (shl_ln700_1_fu_1076_p3 - mul_ln700_2_reg_1745);

assign sub_ln700_fu_972_p2 = (shl_ln1_fu_965_p3 - mul_ln700_1_fu_959_p2);

assign sub_ln703_1_fu_430_p2 = ($signed(p_Val2_7_fu_374_p4) - $signed(p_Val2_1_fu_384_p4));

assign sub_ln703_fu_581_p2 = ($signed(p_Val2_7_reg_1490_pp0_iter1_reg) - $signed(p_Val2_6_reg_1525_pp0_iter1_reg));

assign tmp_10_fu_1295_p4 = {{ret_V_48_fu_1289_p2[64:56]}};

assign tmp_1_fu_1037_p3 = {{r_V_29_fu_1031_p2}, {8'd0}};

assign tmp_2_fu_620_p3 = {{grp_operator_s_fu_255_ap_return}, {8'd0}};

assign tmp_3_fu_929_p3 = {{p_Val2_16_reg_1660}, {8'd0}};

assign tmp_7_fu_657_p3 = {{trunc_ln1118_fu_647_p1}, {4'd0}};

assign tmp_9_fu_1088_p3 = {{grp_operator_s_fu_297_ap_return}, {48'd0}};

assign tmp_fu_1267_p4 = {{ret_V_36_fu_1262_p2[58:48]}};

assign trunc_ln1118_fu_647_p1 = r_V_6_fu_1398_p2[25:0];

assign y_0_V = trunc_ln708_1_reg_1770_pp0_iter6_reg;

assign y_1_V = $signed(tmp_fu_1267_p4);

assign y_2_V = trunc_ln708_5_reg_1785_pp0_iter6_reg;

assign y_3_V = $signed(tmp_8_reg_1840);

assign y_4_V = $signed(tmp_10_fu_1295_p4);

assign zext_ln1118_fu_1138_p1 = ret_V_26_reg_1760;

always @ (posedge ap_clk) begin
    r_V_10_reg_1675[1:0] <= 2'b00;
    add_ln700_1_reg_1685[1:0] <= 2'b00;
end

endmodule //myproject
