#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb 24 15:51:42 2024
# Process ID: 20768
# Current directory: C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18976 C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\Pj_0_Timer3_ip\Pj_0_Timer3_ip.xpr
# Log file: C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip/vivado.log
# Journal file: C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip\vivado.jou
# Running On: DESKTOP-PSI6TK2, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8285 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip/Pj_0_Timer3_ip.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/chajunwon/fpga_ex/project_0_watch/pj_0_timer3/pj_0_timer3_ip/pj_0_timer3_ip.srcs/sources_1/imports/pj_0_timer3 -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip/Pj_0_Timer3_ip.srcs/sources_1/imports/pj_0_timer3
open_project C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/Pj_0_Timer3_pj.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/Pj_0_Timer3_pj.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets sw_1] [get_bd_cells watch_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:watch:1.0 watch_0
endgroup
connect_bd_net [get_bd_ports sw] [get_bd_pins watch_0/sw]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/watch_0/s00_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins watch_0/s00_axi]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/design_1_wrapper.xsa
set_property display_name 0_watch_v1_0 [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project Pj_0_Timer3_ip
update_ip_catalog -rebuild -repo_path c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip/Pj_0_Timer3_ip.srcs/sources_1/imports/pj_0_timer3
current_project Pj_0_Timer3_pj
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets sw_1] [get_bd_cells watch_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:watch:1.0 watch_0
endgroup
set_property location {13 180} [get_bd_ports sw]
connect_bd_net [get_bd_ports sw] [get_bd_pins watch_0/sw]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/watch_0/s00_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins watch_0/s00_axi]
regenerate_bd_layout
validate_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/Pj_0_Timer3_pj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/Pj_0_Timer3_pj.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_pj/Pj_0_Timer3_pj.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
create_project 0_Pj_0_Timer3 C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3 -part xc7z010clg400-1
set_property board_part digilentinc.com:arty-z7-10:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property  ip_repo_paths  C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/Pj_0_Timer3_ip [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:watch:1.0 watch_0
endgroup
set_property -dict [list \
  CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
create_bd_port -dir I -from 1 -to 0 sw
connect_bd_net [get_bd_ports sw] [get_bd_pins watch_0/sw]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/watch_0/s00_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins watch_0/s00_axi]
regenerate_bd_layout
validate_bd_design
add_files -fileset constrs_1 -norecurse C:/Users/Chajunwon/FPGA_Ex/Arty-Z7-10-Master.xdc
import_files -fileset constrs_1 C:/Users/Chajunwon/FPGA_Ex/Arty-Z7-10-Master.xdc
make_wrapper -files [get_files C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper.xsa
current_project Pj_0_Timer3_ip
close_project
close_project
save_bd_design
