186
1|The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013.|n/a
2|Mapping on multi/many-core systems: survey of current and emerging trends.|Amit Kumar Singh,Muhammad Shafique,Akash Kumar,Jörg Henkel|119|108|0|20
3|Workload and user experience-aware dynamic reliability management in multicore processors.|Pietro Mercati,Andrea Bartolini,Francesco Paterna,Tajana Simunic Rosing,Luca Benini|22|20|0|4
4|Liveness evaluation of a cyclo-static DataFlow graph.|Mohamed Benazouz,Alix Munier Kordon,Thomas Hujsa,Bruno Bodin|3|3|0|1
5|Double patterning lithography-aware analog placement.|Hsing-Chih Chang Chien,Hung-Chih Ou,Tung-Chieh Chen,Ta-Yu Kuan,Yao-Wen Chang|2|2|0|1
6|Simultaneous analog placement and routing with current flow and current density considerations.|Hung-Chih Ou,Hsing-Chih Chang Chien,Yao-Wen Chang|13|12|9|1
7|Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits.|Kuan-Hsien Ho,Hung-Chih Ou,Yao-Wen Chang,Hui-Fang Tsao|3|3|0|0
8|Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine.|Beiye Liu,Miao Hu,Hai Li,Zhi-Hong Mao,Yiran Chen,Tingwen Huang,Wei Zhang|16|16|0|9
9|Dynamic behavior of cell signaling networks: model design and analysis automation.|Natasa Miskov-Zivanov,Diana Marculescu,James R. Faeder|5|5|0|5
10|Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance.|Jason Cong,Bingjun Xiao|1|1|0|1
11|An efficient and effective analytical placer for FPGAs.|Tzu-Hen Lin,Pritha Banerjee,Yao-Wen Chang|13|12|0|3
12|Throughput-oriented kernel porting onto FPGAs.|Alexandros Papakonstantinou,Deming Chen,Wen-mei W. Hwu,Jason Cong,Yun Liang|7|5|0|3
13|Memory partitioning for multidimensional arrays in high-level synthesis.|Yuxin Wang,Peng Li,Peng Zhang,Chen Zhang,Jason Cong|26|23|0|4
14|Balancing security and utility in medical devices?|Masoud Rostami,Wayne Burleson,Farinaz Koushanfar,Ari Juels|16|16|0|2
15|Towards trustworthy medical devices and body area networks.|Meng Zhang,Anand Raghunathan,Niraj K. Jha|8|8|0|0
16|Low-energy encryption for medical devices: security adds an extra design dimension.|Junfeng Fan,Oscar Reparaz,Vladimir Rozic,Ingrid Verbauwhede|3|3|0|0
17|Aging-aware compiler-directed VLIW assignment for GPGPU architectures.|Abbas Rahimi,Luca Benini,Rajesh K. Gupta|13|13|0|4
18|Exploiting program-level masking and error propagation for constrained reliability optimization.|Muhammad Shafique,Semeen Rehman,Pau Vilimelis Aceituno,Jörg Henkel|23|20|0|10
19|REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).|Mahdi Hamzeh,Aviral Shrivastava,Sarma B. K. Vrudhula|22|22|0|3
20|Polyhedral model based mapping optimization of loop nests for CGRAs.|Dajiang Liu,Shouyi Yin,Leibo Liu,Shaojun Wei|19|19|0|8
21|Improving energy gains of inexact DSP hardware through reciprocative error compensation.|Lingamneni Avinash,Arindam Basu,Christian C. Enz,Krishna V. Palem,Christian Piguet|7|7|0|6
22|Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.|Harry Wagstaff,Miles Gould,Björn Franke,Nigel P. Topham|10|9|0|3
23|XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs.|Su Myat Min,Haris Javaid,Sri Parameswaran|3|3|0|2
24|Towards variation-aware system-level power estimation of DRAMs: an empirical approach.|Karthik Chandrasekar,Christian Weis,Benny Akesson,Norbert Wehn,Kees Goossens|7|7|0|4
25|TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes.|Arindam Mallik,Paul Zuber,Tsung-Te Liu,Bharani Chava,Bhavana Ballal,Pablo Royer Del Bario,Rogier Baert,Kris Croes,Julien Ryckaert,Mustafa Badaroglu,Abdelkarim Mercha,Diederik Verkest|6|4|0|0
26|Stitch-aware routing for multiple e-beam lithography.|Shao-Yun Fang,Iou-Jen Liu,Yao-Wen Chang|4|3|0|2
27|Automatic design rule correction in presence of multiple grids and track patterns.|Nitin Salodkar,Subramanian Rajagopalan,Sambuddha Bhattacharya,Shabbir H. Batterywala|1|1|0|1
28|Multiple chip planning for chip-interposer codesign.|Yuan-Kai Ho,Yao-Wen Chang|10|10|0|0
29|GPU-based n-detect transition fault ATPG.|Kuan-Yu Liao,Sheng-Chang Hsu,James Chien-Mo Li|3|3|0|2
30|Post-silicon conformance checking with virtual prototypes.|Li Lei,Fei Xie,Kai Cong|9|5|0|6
31|On testing timing-speculative circuits.|Feng Yuan,Yannan Liu,Wen-Ben Jone,Qiang Xu|8|7|0|4
32|An ATE assisted DFD technique for volume diagnosis of scan chains.|Subhadip Kundu,Santanu Chattopadhyay,Indranil Sengupta,Rohit Kapur|3|2|0|1
33|Predicting future technology performance.|Asen Asenov,Craig Alexander,Craig Riddet,Ewan Towie|5|5|0|1
34|Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies.|Veit Kleeberger,Helmut E. Graeb,Ulf Schlichtmann|14|13|0|5
35|The ITRS design technology and system drivers roadmap: process and status.|Andrew B. Kahng|11|11|0|3
36|Proactive circuit allocation in multiplane NoCs.|Ahmed Abousamra,Alex K. Jones,Rami G. Melhem|6|6|0|2
37|A heterogeneous multiple network-on-chip design: an application-aware approach.|Asit K. Mishra,Onur Mutlu,Chita R. Das|31|30|0|4
38|Designing energy-efficient NoC for real-time embedded systems through slack optimization.|Jia Zhan,Nikolay Stoimenov,Jin Ouyang,Lothar Thiele,Vijaykrishnan Narayanan,Yuan Xie|14|13|0|2
39|RISO: relaxed network-on-chip isolation for cloud processors.|Hang Lu,Guihai Yan,Yinhe Han,Binzhang Fu,Xiaowei Li|5|4|0|2
40|Smart hill climbing for agile dynamic mapping in many-core systems.|Mohammad Fattah,Masoud Daneshtalab,Pasi Liljeberg,Juha Plosila|25|24|0|12
41|HCI-tolerant NoC router microarchitecture.|Dean Michael Ancajas,James McCabe Nickerson,Koushik Chakraborty,Sanghamitra Roy|1|1|0|1
42|Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.|Alireza Shafaei,Mehdi Saeedi,Massoud Pedram|12|11|0|2
43|LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric.|Mohammad Javad Dousti,Massoud Pedram|4|4|0|2
44|Pareto epsilon-dominance and identifiable solutions for BioCAD modeling.|Claudio Angione,Jole Costanza,Giovanni Carapezza,Pietro Liò,Giuseppe Nicosia|2|2|0|2
45|Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations.|Yan Luo,Krishnendu Chakrabarty,Tsung-Yi Ho|15|12|0|5
46|Gene modification identification under flux capacity uncertainty.|Mona Yousofshahi,Michael Orshansky,Kyongbum Lee,Soha Hassoun|0|0|0|0
47|A field-programmable pin-constrained digital microfluidic biochip.|Daniel Grissom,Philip Brisk|16|14|0|6
48|BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.|Luca Gaetano Amarù,Pierre-Emmanuel Gaillardon,Giovanni De Micheli|15|15|0|9
49|Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures.|Subhendu Roy,Mihir R. Choudhury,Ruchir Puri,David Z. Pan|5|5|0|3
50|Synthesis of feedback decoders for initialized encoders.|Kuan-Hua Tu,Jie-Hong R. Jiang|1|1|0|0
51|On learning-based methods for design-space exploration with high-level synthesis.|Hung-Yi Liu,Luca P. Carloni|26|26|0|1
52|Runtime dependency analysis for loop pipelining in high-level synthesis.|Mythri Alle,Antoine Morvan,Steven Derrien|6|6|0|1
53|A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.|Alessandro Antonio Nacci,Vincenzo Rana,Francesco Bruschi,Donatella Sciuto,Ivan Beretta,David Atienza|12|11|0|1
54|Cross-layer racetrack memory design for ultra high density and low power consumption.|Zhenyu Sun,Wenqing Wu,Hai Helen Li|27|25|0|7
55|Improving the energy efficiency of hardware-assisted watchpoint systems.|Vasileios Karakostas,Sasa Tomic,Osman S. Unsal,Mario Nemirovsky,Adrián Cristal|0|0|0|0
56|Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks.|Naoya Onizawa,Warren J. Gross|0|0|0|0
57|Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints.|Debashis Banerjee,Shyam Kumar Devarakond,Shreyas Sen,Abhijit Chatterjee|11|10|0|5
58|Improving charging efficiency with workload scheduling in energy harvesting embedded systems.|Yukan Zhang,Yang Ge,Qinru Qiu|8|7|0|0
59|Creation of ESL power models for communication architectures using automatic calibration.|Stefan Schürmans,Diandian Zhang,Dominik Auras,Rainer Leupers,Gerd Ascheid,Xiaotao Chen,Lun Wang|12|11|0|3
60|A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique.|Raj Chakraborty,Charles Lamech,Dhruva Acharyya,Jim Plusquellic|6|5|0|2
61|RESP: a robust physical unclonable function retrofitted into embedded SRAM array.|Yu Zheng,Maryamsadat Hashemian,Swarup Bhunia|13|12|0|2
62|VeriTrust: verification for hardware trust.|Jie Zhang,Feng Yuan,Lingxiao Wei,Zelong Sun,Qiang Xu|19|19|0|5
63|RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors.|Tuo Li,Muhammad Shafique,Jude Angelo Ambrose,Semeen Rehman,Jörg Henkel,Sri Parameswaran|12|9|0|5
64|ABCD-L: approximating continuous linear systems using boolean models.|Karthik V. Aadithya,Jaijeet S. Roychowdhury|4|4|0|4
65|Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data.|Fa Wang,Wangyang Zhang,Shupeng Sun,Xin Li,Chenjie Gu|22|20|0|14
66|Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation.|Chenjie Gu,Eli Chiprout,Xin Li|14|14|0|8
67|Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis.|Honghuang Lin,Peng Li,Chris J. Myers|11|10|0|1
68|Machine-learning-based hotspot detection using topological classification and critical feature extraction.|Yen-Ting Yu,Geng-He Lin,Iris Hui-Ru Jiang,Charles Chiang|15|15|0|1
69|A novel fuzzy matching model for lithography hotspot detection.|Sheng-Yuan Lin,Jing-Yi Chen,Jin-Cheng Li,Wan-Yu Wen,Shih-Chieh Chang|16|16|0|1
70|An efficient layout decomposition approach for triple patterning lithography.|Jian Kuang,Evangeline F. Y. Young|39|35|0|3
71|E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system.|Bei Yu,Kun Yuan,Jhih-Rong Gao,David Z. Pan|14|12|0|5
72|Automatic clustering of wafer spatial signatures.|Wangyang Zhang,Xin Li,Sharad Saxena,Andrzej J. Strojwas,Rob A. Rutenbar|5|5|0|1
73|Multidimensional analog test metrics estimation using extreme value theory and statistical blockade.|Haralampos-G. D. Stratigopoulos,Pierre Faubet,Yoann Courant,Firas Mohamed|4|4|0|3
74|High-throughput TSV testing and characterization for 3D integration using thermal mapping.|Kapil Dev,Gary Woods,Sherief Reda|3|3|0|0
75|On effective and efficient in-field TSV repair for stacked 3D ICs.|Li Jiang,Fangming Ye,Qiang Xu,Krishnendu Chakrabarty,Bill Eklow|21|21|0|6
76|Cloud platforms and embedded computing: the operating systems of the future.|Jan S. Rellermeyer,Seong-Won Lee,Michael Kistler|5|5|0|0
77|Tessellation: refactoring the OS around explicit resource containers with continuous adaptation.|Juan A. Colmenares,Gage Eads,Steven A. Hofmeyr,Sarah Bird,Miquel Moretó,David Chou,Brian Gluzman,Eric Roman,Davide B. Bartolini,Nitesh Mor,Krste Asanovic,John Kubiatowicz|31|29|0|1
78|The autonomic operating system research project: achievements and future directions.|Davide B. Bartolini,Riccardo Cattaneo,Gianluca Durelli,Martina Maggio,Marco D. Santambrogio,Filippo Sironi|13|13|0|5
79|Role of power grid in side channel attack and power-grid-aware secure design.|Xinmu Wang,Wen Yueh,Debapriya Basu Roy,Seetharam Narasimhan,Yu Zheng,Saibal Mukhopadhyay,Debdeep Mukhopadhyay,Swarup Bhunia|9|8|0|1
80|NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters.|Xueyang Wang,Ramesh Karri|10|9|0|2
81|High-performance hardware monitors to protect network processors from data plane attacks.|Harikrishnan Chandrikakutty,Deepak Unnikrishnan,Russell Tessier,Tilman Wolf|10|10|0|4
82|Compiler-based side channel vulnerability analysis and optimized countermeasures application.|Giovanni Agosta,Alessandro Barenghi,Massimo Maggi,Gerardo Pelosi|14|14|0|9
83|Lighting the dark silicon by exploiting heterogeneity on future processors.|Ying Zhang,Lu Peng,Xin Fu,Yue Hu|12|11|1|1
84|Simultaneous multithreading support in embedded distributed memory MPSoCs.|Rafael Garibotti,Luciano Ost,Rémi Busseuil,Mamady kourouma,Chris Adeniyi-Jones,Gilles Sassatelli,Michel Robert|8|8|0|1
85|APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation.|Bojan Maric,Jaume Abella,Mateo Valero|8|8|0|1
86|An optimized page translation for mobile virtualization.|Yuan-Cheng Lee,Chih-wen Hsueh|2|1|0|1
87|Scalable vectorless power grid current integrity verification.|Zhuo Feng|1|1|0|0
88|Constraint abstraction for vectorless power grid verification.|Xuanxing Xiong,Jia Wang|7|6|0|2
89|The impact of electromigration in copper interconnects on power grid integrity.|Vivek Mishra,Sachin S. Sapatnekar|17|16|0|3
90|TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations.|Lengfei Han,Xueqian Zhao,Zhuo Feng|3|2|0|0
91|An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem.|Juyeon Kim,Deokjin Joo,Taewhan Kim|15|12|0|7
92|Smart non-default routing for clock power reduction.|Andrew B. Kahng,Seokhyeong Kang,Hyein Lee|4|4|0|0
93|Routing congestion estimation with real design constraints.|Wen-Hao Liu,Yaoguang Wei,Cliff C. N. Sze,Charles J. Alpert,Zhuo Li,Yih-Lang Li,Natarajan Viswanathan|10|10|0|3
94|Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography.|Yuelin Du,Qiang Ma,Hua Song,James Shiely,Gerard Luk-Pat,Alexander Miloslavsky,Martin D. F. Wong|16|16|0|3
95|21st century digital design tools.|William J. Dally,Chris Malachowsky,Stephen W. Keckler|7|7|0|0
96|System architecture and software design for electric vehicles.|Martin Lukasiewycz,Sebastian Steinhorst,Sidharta Andalam,Florian Sagstetter,Peter Waszecki,Wanli Chang,Matthias Kauer,Philipp Mundhenk,Shanker Shreejith,Suhaib A. Fahmy,Samarjit Chakraborty|13|13|0|2
97|Model-based development and verification of control software for electric vehicles.|Dip Goswami,Martin Lukasiewycz,Matthias Kauer,Sebastian Steinhorst,Alejandro Masrur,Samarjit Chakraborty,S. Ramesh|5|3|0|0
98|Hybrid energy storage systems and battery management for electric vehicles.|Sangyoung Park,Younghyun Kim,Naehyuck Chang|17|16|0|5
99|Reliability challenges for electric vehicles: from devices to architecture and systems software.|Georg Georgakos,Ulf Schlichtmann,Reinhard Schneider,Samarjit Chakraborty|7|5|0|1
100|Reliable on-chip systems in the nano-era: lessons learnt and future trends.|Jörg Henkel,Lars Bauer,Nikil Dutt,Puneet Gupta,Sani R. Nassif,Muhammad Shafique,Mehdi Baradaran Tahoori,Norbert Wehn|57|52|0|28
101|A layout-based approach for multiple event transient analysis.|Mojtaba Ebrahimi,Hossein Asadi,Mehdi Baradaran Tahoori|19|16|0|8
102|Quantitative evaluation of soft error injection techniques for robust system design.|Hyungmin Cho,Shahrzad Mirkhani,Chen-Yong Cher,Jacob A. Abraham,Subhasish Mitra|51|49|0|6
103|Efficiently tolerating timing violations in pipelined microprocessors.|Koushik Chakraborty,Brennan Cozzens,Sanghamitra Roy,Dean Michael Ancajas|5|5|0|2
104|Hierarchical decoding of double error correcting codes for high speed reliable memories.|Zhen Wang|8|8|0|0
105|Power benefit study for ultra-high density transistor-level monolithic 3D ICs.|Young-Joon Lee,Daniel B. Limbrick,Sung Kyu Lim|13|12|0|7
106|Rapid exploration of processing and design guidelines to overcome carbon nanotube variations.|Gage Hills,Jie Zhang,Charles Mackin,Max M. Shulaker,Hai Wei,H.-S. Philip Wong,Subhasish Mitra|5|5|0|2
107|Minimum-energy state guided physical design for nanomagnet logic.|Shiliang Liu,György Csaba,Xiaobo Sharon Hu,Edit Varga,Michael T. Niemier,Gary H. Bernstein,Wolfgang Porod|2|2|0|2
108|Ultra low power associative computing with spin neurons and resistive crossbar memory.|Mrigank Sharad,Deliang Fan,Kaushik Roy|16|16|0|8
109|Understanding the trade-offs in multi-level cell ReRAM memory design.|Cong Xu,Dimin Niu,Naveen Muralimanohar,Norman P. Jouppi,Yuan Xie|16|15|0|3
110|Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.|Amit Ranjan Trivedi,Sergio Carlo,Saibal Mukhopadhyay|32|30|0|4
111|Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.|Andrea Calimera,Enrico Macii,Massimo Poncino|2|2|0|0
112|Relax-and-retime: a methodology for energy-efficient recovery based design.|Shankar Ganesh Ramasubramanian,Swagath Venkataramani,Adithya Parandhaman,Anand Raghunathan|11|10|0|0
113|Post-placement voltage island generation for timing-speculative circuits.|Rong Ye,Feng Yuan,Zelong Sun,Wen-Ben Jone,Qiang Xu|n/a
114|Analysis and characterization of inherent application resilience for approximate computing.|Vinay K. Chippa,Srimat T. Chakradhar,Kaushik Roy,Anand Raghunathan|56|53|1|7
115|Dynamic voltage and frequency scaling for shared resources in multicore processor designs.|Xi Chen,Zheng Xu,Hyungjun Kim,Paul V. Gratz,Jiang Hu,Michael Kishinevsky,Ümit Y. Ogras,Raid Zuhair Ayoub|17|17|0|3
116|Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.|Amit Kumar Singh,Anup Das,Akash Kumar|18|16|0|5
117|Verifying SystemC using an intermediate verification language and symbolic simulation.|Hoang M. Le,Daniel Große,Vladimir Herdt,Rolf Drechsler|10|9|0|3
118|Handling design and implementation optimizations in equivalence checking for behavioral synthesis.|Zhenkun Yang,Sandip Ray,Kecheng Hao,Fei Xie|4|3|0|3
119|A counterexample-guided interpolant generation algorithm for SAT-based model checking.|Cheng-Yin Wu,Chi-An Wu,Chien-Yu Lai,Chung-Yang (Ric) Huang|6|4|0|3
120|A robust constraint solving framework for multiple constraint sets in constrained random verification.|Bo-Han Wu,Chung-Yang (Ric) Huang|1|1|0|1
121|Simulation knowledge extraction and reuse in constrained random processor verification.|Wen Chen,Li-C. Wang,Jay Bhadra,Magdy S. Abadir|9|8|0|4
122|Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.|Adam B. Kinsman,Ho Fai Ko,Nicola Nicolici|4|4|0|4
123|The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.|J. P. Grossman,Brian Towles,Joseph A. Bank,David E. Shaw|1|1|0|0
124|Towards structured ASICs using polarity-tunable Si nanowire transistors.|Pierre-Emmanuel Gaillardon,Michele De Marchi,Luca Gaetano Amarù,Shashikanth Bobba,Davide Sacchetto,Yusuf Leblebici,Giovanni De Micheli|0|0|0|0
125|Sacha: the Stanford carbon nanotube controlled handshaking robot.|Max M. Shulaker,Jelle Van Rethy,Gage Hills,Hong-Yu Chen,Georges G. E. Gielen,H.-S. Philip Wong,Subhasish Mitra|4|4|0|1
126|Electrical artificial skin using ultraflexible organic transistor.|Tsuyoshi Sekitani,Tomoyuki Yokota,Makoto Takamiya,Takayasu Sakurai,Takao Someya|1|1|0|0
127|Non-volatile FPGAs based on spintronic devices.|Olivier Goncalves,Guillaume Prenat,Gregory di Pendina,Bernard Dieny|7|7|0|0
128|Relays do not leak: CMOS does.|Hossein Fariborzi,Fred Chen,Rhesa Nathanael,I.-Ru Chen,Louis Hutin,Rinus Lee,Tsu-Jae King Liu,Vladimir Stojanovic|10|10|0|0
129|Single-photon image sensors.|Edoardo Charbon,Francesco Regazzoni|0|0|0|0
130|A novel analytical method for worst case response time estimation of distributed embedded systems.|Jinwoo Kim,Hyunok Oh,Junchul Choi,Hyojin Ha,Soonhoi Ha|8|8|0|1
131|Optimizations for configuring and mapping software pipelines in many core systems.|Janmartin Jahn,Santiago Pagani,Sebastian Kobbe,Jian-Jia Chen,Jörg Henkel|7|6|0|2
132|A scenario-based run-time task mapping algorithm for MPSoCs.|Wei Quan,Andy D. Pimentel|22|19|0|7
133|Early exploration for platform architecture instantiation with multi-mode application partitioning.|Prashant Agrawal,Praveen Raghavan,Matthias Hartmann,Namita Sharma,Liesbet Van der Perre,Francky Catthoor|5|5|0|4
134|CoARX: a coprocessor for ARX-based cryptographic algorithms.|Khawar Shahzad,Ayesha Khalid,Zoltán Endre Rákossy,Goutam Paul,Anupam Chattopadhyay|7|6|0|3
135|Reconfigurable pipelined coprocessor for multi-mode communication transmission.|Liang Tang,Jude Angelo Ambrose,Sri Parameswaran|3|3|0|0
136|Accelerators for biologically-inspired attention and recognition.|Mi Sun Park,Chuanjun Zhang,Michael DeBole,Srinidhi Kestur|2|2|0|0
137|Stochastic circuits for real-time image-processing applications.|Armin Alaghi,Cheng Li,John P. Hayes|46|46|0|13
138|An event-driven simulation methodology for integrated switching power supplies in SystemVerilog.|Ji-Eun Jang,Myeong-Jae Park,Jaeha Kim|4|3|0|1
139|A new time-stepping method for circuit simulation.|G. Peter Fang|1|1|0|0
140|Time-domain segmentation based massively parallel simulation for ADCs.|Zuochang Ye,Bichen Wu,Song Han,Yang Li|2|2|0|0
141|A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics.|Bangda Zhou,Haixin Liu,Dan Jiao|6|6|0|6
142|FPGA code accelerators - the compiler perspective.|Walid A. Najjar,Jason R. Villarreal|3|3|0|0
143|Can CAD cure cancer?|Smita Krishnaswamy,Bernd Bodenmiller,Dana Pe'er|n/a
144|Let's put the car in your phone!|Martin Geier,Martin Becker,Daniel Yunge,Benedikt Dietrich,Reinhard Schneider,Dip Goswami,Samarjit Chakraborty|2|2|0|0
145|The undetectable and unprovable hardware trojan horse.|Sheng Wei,Miodrag Potkonjak|15|14|0|4
146|Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power.|Swaroop Ghosh|9|9|0|8
147|Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching.|Emilio Wuerges,Rômulo Silva de Oliveira,Luiz C. V. dos Santos|1|1|0|1
148|Integrated instruction cache analysis and locking in multitasking real-time systems.|Huping Ding,Yun Liang,Tulika Mitra|7|7|0|2
149|Precise timing analysis for direct-mapped caches.|Sidharta Andalam,Alain Girault,Roopak Sinha,Partha S. Roop,Jan Reineke|1|1|0|0
150|SSDM: smart stack data management for software managed multicores (SMMs).|Jing Lu,Ke Bai,Aviral Shrivastava|17|16|1|5
151|Taming the complexity of coordinated place and route.|Jin Hu,Myung-Chul Kim,Igor L. Markov|10|10|0|1
152|Routability-driven placement for hierarchical mixed-size circuit designs.|Meng-Kai Hsu,Yi-Fang Chen,Chau-Chin Huang,Tung-Chieh Chen,Yao-Wen Chang|16|15|0|5
153|Ripple 2.0: high quality routability-driven placement via global router integration.|Xu He,Tao Huang,Wing-Kai Chow,Jian Kuang,Ka-Chun Lam,Wenzan Cai,Evangeline F. Y. Young|19|18|0|3
154|Optimization of placement solutions for routability.|Wen-Hao Liu,Cheng-Kok Koh,Yih-Lang Li|15|14|0|6
155|Exploration with upgradeable models using statistical methods for physical model emulation.|Bailey Miller,Frank Vahid,Tony Givargis|1|1|0|0
156|Modular system-level architecture for concurrent cell balancing.|Matthias Kauer,Swaminathan Naranayaswami,Sebastian Steinhorst,Martin Lukasiewycz,Samarjit Chakraborty,Lars Hedrich|8|8|0|7
157|A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.|Nicola Bombieri,Hung-Yi Liu,Franco Fummi,Luca P. Carloni|1|1|0|0
158|DMR3D: dynamic memory relocation in 3D multicore systems.|Dean Michael Ancajas,Koushik Chakraborty,Sanghamitra Roy|2|2|0|0
159|Power gating applied to MP-SoCs for standby-mode power management.|David Flynn|1|1|0|0
160|Power management and delivery for high-performance microprocessors.|Tanay Karnik,Mondira (Mandy) Pant,Shekhar Borkar|1|1|0|0
161|Flexible on-chip power delivery for energy efficient heterogeneous systems.|Benton H. Calhoun,Kyle Craig|2|2|0|0
162|Power and signal integrity challenges in 3D systems.|Miguel Corbalan,Anup Keval,Thomas Toms,Durodami Lisk,Riko Radojcic,Matt Nowak|5|5|0|0
163|Underpowering NAND flash: profits and perils.|Hung-Wei Tseng,Laura M. Grupp,Steven Swanson|4|4|0|1
164|New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices.|Ming-Chang Yang,Yuan-Hao Chang,Che-Wei Tsao,Po-Chun Huang|8|6|0|0
165|SAW: system-assisted wear leveling on the write endurance of NAND flash devices.|Chundong Wang,Weng-Fai Wong|9|8|0|2
166|Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design.|Che-Wei Tsao,Yuan-Hao Chang,Ming-Chang Yang|10|9|0|4
167|DuraCache: a durable SSD cache using MLC NAND flash.|Ren-Shuo Liu,Chia-Lin Yang,Cheng-Hsuan Li,Geng-You Chen|17|17|0|3
168|Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC.|Devendra Rai,Lars Schor,Nikolay Stoimenov,Lothar Thiele|2|2|0|0
169|Distributed run-time resource management for malleable applications on many-core platforms.|Iraklis Anagnostopoulos,Vasileios Tsoutsouras,Alexandros Bartzas,Dimitrios Soudris|10|8|0|1
170|netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems.|YoungHoon Jung,Jinhyung Park,Michele Petracca,Luca P. Carloni|14|13|0|4
171|Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems.|Jiali Teddy Zhai,Mohamed Bamakhrama,Todor Stefanov|15|14|0|5
172|On robust task-accurate performance estimation.|Yang Xu,Bo Wang,Ralph Hasholzner,Rafael Rosales,Jürgen Teich|3|3|0|0
173|Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors.|Philip Axer,Rolf Ernst|3|3|0|0
174|HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.|Yatish Turakhia,Bharathwaj Raghunathan,Siddharth Garg,Diana Marculescu|n/a
175|Hierarchical power management for asymmetric multi-core in dark silicon era.|Thannirmalai Somu Muthukaruppan,Mihai Pricopi,Vanchinathan Venkataramani,Tulika Mitra,Sanjay Vishin|49|48|0|0
176|Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor.|Sai Manoj Pudukotai Dinakarrao,Kanwen Wang,Hao Yu|4|3|0|1
177|Techniques for energy-efficient power budgeting in data centers.|Xin Zhan,Sherief Reda|9|9|0|1
178|Temperature aware thread block scheduling in GPGPUs.|Rajib Nath,Raid Zuhair Ayoub,Tajana Simunic Rosing|3|3|0|0
179|VAWOM: temperature and process variation aware wearout management in 3D multicore architecture.|Hossein Tajik,Houman Homayoun,Nikil Dutt|2|2|0|0
180|On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery.|Sergio Carlo,Wen Yueh,Saibal Mukhopadhyay|2|2|0|1
181|Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs.|Taigon Song,Chang Liu,Yarui Peng,Sung Kyu Lim|21|20|0|6
182|An accurate semi-analytical framework for full-chip TSV-induced stress modeling.|Yang Li,David Z. Pan|0|0|0|0
183|Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization.|Vimitha Kuruvilla,Debjit Sinha,Jeff Piaget,Chandu Visweswariah,Nitin Chandrachoodan|1|1|0|0
184|InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits.|Feng Yuan,Qiang Xu|6|4|0|1
185|Improving PUF security with regression-based distiller.|Chi-En Daniel Yin,Gang Qu|14|13|0|3
186|On the convergence of mainstream and mission-critical markets.|Sylvain Girbal,Miquel Moretó,Arnaud Grasset,Jaume Abella,Eduardo Quiñones,Francisco J. Cazorla,Sami Yehia|1|1|0|0
