INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab06/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab10/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab09/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab10/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab08/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab05/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab05/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab08/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab05/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab09/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Universty Files/Solution 5,6,7,8,9,10/CALab07/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
