# Benchmark "mux" written by ABC on Sat Oct 19 01:02:17 2024
.model mux
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins_valid[0] \
 ins_valid[1] ins_valid[2] index[0] index[1] index_valid outs_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] index_ready outs[0] outs[1] \
 outs[2] outs[3] outs[4] outs_valid

.latch        n70 tehb_inst.dataReg[0]  0
.latch        n75 tehb_inst.dataReg[1]  0
.latch        n80 tehb_inst.dataReg[2]  0
.latch        n85 tehb_inst.dataReg[3]  0
.latch        n90 tehb_inst.dataReg[4]  0
.latch        n95 tehb_inst.control.fullReg  0

.names index[1] index_valid new_n53
01 1
.names ins_valid[0] index[0] new_n54
10 1
.names new_n53 new_n54 new_n55
11 1
.names tehb_inst.control.fullReg new_n55 new_n56
01 1
.names ins_valid[0] new_n56 new_n57
10 1
.names rst new_n57 ins_ready[0]
00 1
.names ins_valid[1] index[0] new_n59
11 1
.names new_n53 new_n59 new_n60
11 1
.names tehb_inst.control.fullReg new_n60 new_n61
01 1
.names ins_valid[1] new_n61 new_n62
10 1
.names rst new_n62 ins_ready[1]
00 1
.names ins_valid[2] index[0] new_n64
10 1
.names index[1] index_valid new_n65
11 1
.names new_n64 new_n65 new_n66
11 1
.names tehb_inst.control.fullReg new_n66 new_n67
01 1
.names ins_valid[2] new_n67 new_n68
10 1
.names rst new_n68 ins_ready[2]
00 1
.names new_n55 new_n60 new_n70_1
00 1
.names new_n66 new_n70_1 new_n71
01 1
.names rst new_n71 new_n72
00 1
.names tehb_inst.control.fullReg new_n72 new_n73
01 1
.names index_valid new_n73 index_ready
10 0
.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n75_1
11 1
.names ins[0] new_n66 new_n76
10 1
.names ins[10] new_n66 new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names new_n60 new_n78 new_n79
00 1
.names ins[5] new_n60 new_n80_1
11 1
.names new_n79 new_n80_1 new_n81
00 1
.names new_n55 new_n81 new_n82
00 1
.names ins[0] new_n55 new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names rst new_n84 new_n85_1
00 1
.names tehb_inst.control.fullReg new_n85_1 new_n86
01 1
.names new_n75_1 new_n86 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n88
11 1
.names ins[1] new_n66 new_n89
10 1
.names ins[11] new_n66 new_n90_1
11 1
.names new_n89 new_n90_1 new_n91
00 1
.names new_n60 new_n91 new_n92
00 1
.names ins[6] new_n60 new_n93
11 1
.names new_n92 new_n93 new_n94
00 1
.names new_n55 new_n94 new_n95_1
00 1
.names ins[1] new_n55 new_n96
11 1
.names new_n95_1 new_n96 new_n97
00 1
.names rst new_n97 new_n98
00 1
.names tehb_inst.control.fullReg new_n98 new_n99
01 1
.names new_n88 new_n99 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n101
11 1
.names ins[2] new_n66 new_n102
10 1
.names ins[12] new_n66 new_n103
11 1
.names new_n102 new_n103 new_n104
00 1
.names new_n60 new_n104 new_n105
00 1
.names ins[7] new_n60 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names new_n55 new_n107 new_n108
00 1
.names ins[2] new_n55 new_n109
11 1
.names new_n108 new_n109 new_n110
00 1
.names rst new_n110 new_n111
00 1
.names tehb_inst.control.fullReg new_n111 new_n112
01 1
.names new_n101 new_n112 outs[2]
00 0
.names tehb_inst.dataReg[3] tehb_inst.control.fullReg new_n114
11 1
.names ins[3] new_n66 new_n115
10 1
.names ins[13] new_n66 new_n116
11 1
.names new_n115 new_n116 new_n117
00 1
.names new_n60 new_n117 new_n118
00 1
.names ins[8] new_n60 new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names new_n55 new_n120 new_n121
00 1
.names ins[3] new_n55 new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names rst new_n123 new_n124
00 1
.names tehb_inst.control.fullReg new_n124 new_n125
01 1
.names new_n114 new_n125 outs[3]
00 0
.names tehb_inst.dataReg[4] tehb_inst.control.fullReg new_n127
11 1
.names ins[4] new_n66 new_n128
10 1
.names ins[14] new_n66 new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names new_n60 new_n130 new_n131
00 1
.names ins[9] new_n60 new_n132
11 1
.names new_n131 new_n132 new_n133
00 1
.names new_n55 new_n133 new_n134
00 1
.names ins[4] new_n55 new_n135
11 1
.names new_n134 new_n135 new_n136
00 1
.names rst new_n136 new_n137
00 1
.names tehb_inst.control.fullReg new_n137 new_n138
01 1
.names new_n127 new_n138 outs[4]
00 0
.names tehb_inst.control.fullReg new_n72 outs_valid
00 0
.names outs_ready new_n73 new_n141
01 1
.names tehb_inst.dataReg[0] new_n141 new_n142
10 1
.names new_n85_1 new_n141 new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names rst new_n144 n70
00 1
.names tehb_inst.dataReg[1] new_n141 new_n146
10 1
.names new_n98 new_n141 new_n147
11 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 n75
00 1
.names tehb_inst.dataReg[2] new_n141 new_n150
10 1
.names new_n111 new_n141 new_n151
11 1
.names new_n150 new_n151 new_n152
00 1
.names rst new_n152 n80
00 1
.names tehb_inst.dataReg[3] new_n141 new_n154
10 1
.names new_n124 new_n141 new_n155
11 1
.names new_n154 new_n155 new_n156
00 1
.names rst new_n156 n85
00 1
.names tehb_inst.dataReg[4] new_n141 new_n158
10 1
.names new_n137 new_n141 new_n159
11 1
.names new_n158 new_n159 new_n160
00 1
.names rst new_n160 n90
00 1
.names rst outs_ready new_n162
00 1
.names outs_valid new_n162 n95
11 1
.end
