;NAME		DEFAULT	    FORMAT  	TITLE
=====   	==========  ======= 	==========================
VLG_FILE	design.v    VERILOG 	"Verilog Netlist File"
VHD_FILE	design.vhd  VHDL	"VHDL Netlist File"
SDC_FILE	design.sdc  SDC	   	"Timing Constraint File"
DEF_FILE	design.def  DEF	   	"Physical Design File"
SPEF_FILE	design.spef SPEF   	"RC Extraction File"
SDF_FILE	design.sdf  SDF	   	"Standard Delay File"
STA_RPT		sta.rpt	    RPT	   	"Timing Report"

