/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [19:0] _03_;
  reg [47:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_20z & celloutsig_0_28z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[20] & celloutsig_1_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[1] & celloutsig_0_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z[8] & celloutsig_1_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z & in_data[104]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z[1]) & (celloutsig_0_0z[2] | in_data[0]));
  assign celloutsig_1_4z = ~((in_data[175] | celloutsig_1_3z) & (in_data[112] | in_data[189]));
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_4z) & (celloutsig_1_3z | celloutsig_1_5z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_3z) & (celloutsig_0_1z | in_data[62]));
  assign celloutsig_0_48z = ~(_02_ ^ celloutsig_0_2z[0]);
  reg [19:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 20'h00000;
    else _15_ <= { celloutsig_0_15z[4:2], celloutsig_0_13z, celloutsig_0_27z };
  assign { _03_[19:11], _01_, _03_[9:2], _00_, _02_ } = _15_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 48'h000000000000;
    else _04_ <= { in_data[79:60], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_47z = { _04_[12:4], celloutsig_0_43z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } & { _03_[14:11], _01_, _03_[9:2], _00_, _02_ };
  assign celloutsig_0_8z = in_data[54:52] & celloutsig_0_0z;
  assign celloutsig_0_41z = { celloutsig_0_2z[3:1], celloutsig_0_37z } <= { celloutsig_0_31z[1], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_10z = celloutsig_0_8z <= celloutsig_0_4z[7:5];
  assign celloutsig_0_12z = { celloutsig_0_4z[9], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z } <= { celloutsig_0_0z[2:1], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_14z[5:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z } <= { celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_13z = - _04_[11:6];
  assign celloutsig_0_14z = - _04_[36:26];
  assign celloutsig_0_43z = celloutsig_0_28z & celloutsig_0_41z;
  assign celloutsig_1_1z = celloutsig_1_0z[14] & celloutsig_1_0z[11];
  assign celloutsig_1_2z = in_data[125] & in_data[96];
  assign celloutsig_0_6z = celloutsig_0_4z[5] & celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_2z & celloutsig_1_10z;
  assign celloutsig_0_1z = in_data[45] & celloutsig_0_0z[1];
  assign celloutsig_0_28z = celloutsig_0_27z[0] & celloutsig_0_6z;
  assign celloutsig_0_31z = { celloutsig_0_21z[1], celloutsig_0_18z } >> celloutsig_0_27z;
  assign celloutsig_1_0z = in_data[166:145] >> in_data[151:130];
  assign celloutsig_1_18z = { in_data[179:173], celloutsig_1_2z } >> { in_data[172:166], celloutsig_1_9z };
  assign celloutsig_0_15z = celloutsig_0_4z[4:0] >> celloutsig_0_13z[5:1];
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_2z } >> celloutsig_0_15z;
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[94:92] - in_data[22:20];
  assign celloutsig_0_4z = { in_data[12], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[53:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[15:13], celloutsig_0_8z, celloutsig_0_8z } - { celloutsig_0_4z[6:1], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_14z[7:0], celloutsig_0_3z, celloutsig_0_12z } - { celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_14z[8:0], celloutsig_0_6z, celloutsig_0_6z } - { celloutsig_0_18z[7:2], celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_12z } - { celloutsig_0_18z[5:1], celloutsig_0_7z };
  assign celloutsig_0_27z = _04_[32:22] - { celloutsig_0_25z[4:1], celloutsig_0_13z, celloutsig_0_10z };
  assign { _03_[10], _03_[1:0] } = { _01_, _00_, _02_ };
  assign { out_data[135:128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
