# FIFO using verilog
A project to implement synchronous fifo and asynchronous fifo using verilog.
