-- generated by newgenasym Thu Aug 21 12:01:29 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \cdsot23-sm712\ is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end \cdsot23-sm712\;
