{"vcs1":{"timestamp_begin":1684328846.990308489, "rt":1.34, "ut":0.43, "st":0.21}}
{"vcselab":{"timestamp_begin":1684328848.417928237, "rt":1.43, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684328849.919563932, "rt":0.55, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328846.333765208}
{"VCS_COMP_START_TIME": 1684328846.333765208}
{"VCS_COMP_END_TIME": 1684328853.354357236}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330824}}
{"stitch_vcselab": {"peak_mem": 211888}}
