<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abf5068a19670c12e99ab4ebd8a5a82c9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8d6e29bba11c0f42e5b07aad0122e060"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a0e965e4e223f7dd3cad20aaffd10be03">PROCHOT_Status</a>:1</td></tr>
<tr class="separator:a8d6e29bba11c0f42e5b07aad0122e060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70ebcd2723a60caa33829fb4262392f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a62e31ab8679cff3bc8ebda1e5992074c">ThermalStatus</a>:1</td></tr>
<tr class="separator:ac70ebcd2723a60caa33829fb4262392f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5a3a2c1db38ed53c617ff80224ba33"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a4a1848a752b42b76d4e897bb8ab899f9">Reserved1</a>:2</td></tr>
<tr class="separator:afd5a3a2c1db38ed53c617ff80224ba33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c12d20747d4b6e47b187d404acc2102"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a16c1d5e540d172ed459c9055d45632bf">ResidencyStateRegulationStatus</a>:1</td></tr>
<tr class="separator:a9c12d20747d4b6e47b187d404acc2102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b883177be377b2e6d17f25f9f4328fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a35a2c541f1a171f43109cb25294df1fc">RunningAverageThermalLimitStatus</a>:1</td></tr>
<tr class="separator:a4b883177be377b2e6d17f25f9f4328fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ae83fe62e0f3dbc1516a49b4786195"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a1b1fe1d02c854acc433afd5aff801887">VRThermAlertStatus</a>:1</td></tr>
<tr class="separator:a49ae83fe62e0f3dbc1516a49b4786195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcc9ad8fa092373865c319f707f0512"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac022681caf7d360c4079efcad81ab200">VRThermDesignCurrentStatus</a>:1</td></tr>
<tr class="separator:aefcc9ad8fa092373865c319f707f0512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d69571b6bdc434f734ddf5393ef0b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae188ec4e3e23806da2f46035a0ac3a9b">OtherStatus</a>:1</td></tr>
<tr class="separator:ac2d69571b6bdc434f734ddf5393ef0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f41ec13c5eef2f4510808935a604295"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac63dc03ab4bd39bca2bf1e3d4d1c1680">Reserved2</a>:1</td></tr>
<tr class="separator:a3f41ec13c5eef2f4510808935a604295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b7c057e6c630f89d493d38bc2664bf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a39bacf63f2a6bae54fbfe3027d737470">PL1Status</a>:1</td></tr>
<tr class="separator:a50b7c057e6c630f89d493d38bc2664bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e148f180ae7e316539f1a56dc73728"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a1984f4f11c3b838652d34050e6e989b4">PL2Status</a>:1</td></tr>
<tr class="separator:aa6e148f180ae7e316539f1a56dc73728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675f6ee03aceab595e676d01ad55190e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a0778b48b939be99270dc665271323749">MaxTurboLimitStatus</a>:1</td></tr>
<tr class="separator:a675f6ee03aceab595e676d01ad55190e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8432bad83d22c206bd36d7bec1bbc849"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a9d582944ae5d4acdd0508b3d9f1bedf5">TurboTransitionAttenuationStatus</a>:1</td></tr>
<tr class="separator:a8432bad83d22c206bd36d7bec1bbc849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf08212cd9dad093ebfe0c225d4dec92"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a132023b0f8da6dfe04b703d91156028e">Reserved3</a>:2</td></tr>
<tr class="separator:abf08212cd9dad093ebfe0c225d4dec92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723624337cc64a7afa878439547849f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae3617cc6896dce8df2dacaa22a88235e">PROCHOT_Log</a>:1</td></tr>
<tr class="separator:a723624337cc64a7afa878439547849f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad52b0bd04eeaa6b53498f4ed291a2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ab8202557dea194b2328ae62d0ddb4f85">ThermalLog</a>:1</td></tr>
<tr class="separator:a6ad52b0bd04eeaa6b53498f4ed291a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5b785655285b677669a696babc7cf7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ad1bb224597986aafed77cd36576f96c8">Reserved4</a>:2</td></tr>
<tr class="separator:a0d5b785655285b677669a696babc7cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c474e651fcf1d006e516ae5315e3b65"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ac23d0ec235a7729a7f70e400a8d7ab23">ResidencyStateRegulationLog</a>:1</td></tr>
<tr class="separator:a4c474e651fcf1d006e516ae5315e3b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55247b2dc813a13c6369f2bfe37ac9d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#af873da0d97ad8ede112533506d1b40b8">RunningAverageThermalLimitLog</a>:1</td></tr>
<tr class="separator:a55247b2dc813a13c6369f2bfe37ac9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b0fd33b37b0d42428e79650819c113"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a6c62fd2bbfcfaaa27f4f8e1fc1da2f07">VRThermAlertLog</a>:1</td></tr>
<tr class="separator:a65b0fd33b37b0d42428e79650819c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4eb94e15d2ba48c2e0bf192427d92ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a9b3f7195e1f9b50978d134a8ba15da2e">VRThermalDesignCurrentLog</a>:1</td></tr>
<tr class="separator:ab4eb94e15d2ba48c2e0bf192427d92ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7476c964b2c67a32c0e6914c1e37e84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a8e0fcd40afdeaf34e2ec936f199f6e4c">OtherLog</a>:1</td></tr>
<tr class="separator:ae7476c964b2c67a32c0e6914c1e37e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e105d7843fe1bcd334bbd7b12b6162e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ae16b7c1d87d3f62d062b41a6c69320c4">Reserved5</a>:1</td></tr>
<tr class="separator:a9e105d7843fe1bcd334bbd7b12b6162e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272400ce048ccef41feb06ca403b1eb1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a479b5ba26612fe4bf3e36343b4d194da">PL1Log</a>:1</td></tr>
<tr class="separator:a272400ce048ccef41feb06ca403b1eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025c7cc7c00e99c65bb60f7dfd32ffd8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a7f8a9819326ba01d4e18926ddfab233f">PL2Log</a>:1</td></tr>
<tr class="separator:a025c7cc7c00e99c65bb60f7dfd32ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901d7d8b7157603bedbd18196f02c9e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a60075ff1b4a9d5384be8dad6037aef0b">MaxTurboLimitLog</a>:1</td></tr>
<tr class="separator:a901d7d8b7157603bedbd18196f02c9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884160971fc2a7cd59b7485ee8fc25f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a4e95a224899d9539e0a8d88e2564537e">TurboTransitionAttenuationLog</a>:1</td></tr>
<tr class="separator:a884160971fc2a7cd59b7485ee8fc25f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854890228f8a27a50f3a28d62225fdff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#aa2ae78fb67bf7dda6d93ca80642c5a81">Reserved6</a>:2</td></tr>
<tr class="separator:a854890228f8a27a50f3a28d62225fdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af290a05232d1226b881a8eb99c6ca269"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#ad3362b67e2cb09340099bf02994b1c17">Reserved7</a>:32</td></tr>
<tr class="separator:af290a05232d1226b881a8eb99c6ca269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5068a19670c12e99ab4ebd8a5a82c9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#abf5068a19670c12e99ab4ebd8a5a82c9">Bits</a></td></tr>
<tr class="separator:abf5068a19670c12e99ab4ebd8a5a82c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9c7af2104f5a35e9a8c843c675538b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#abb9c7af2104f5a35e9a8c843c675538b">Uint32</a></td></tr>
<tr class="separator:abb9c7af2104f5a35e9a8c843c675538b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104bb9b48192ba422a5184240d98bb0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html#a104bb9b48192ba422a5184240d98bb0e">Uint64</a></td></tr>
<tr class="separator:a104bb9b48192ba422a5184240d98bb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_skylake_msr_8h.html#a93025ac8c09f28cf235f03e63b83c603">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="abf5068a19670c12e99ab4ebd8a5a82c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a60075ff1b4a9d5384be8dad6037aef0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::MaxTurboLimitLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 28] Max Turbo Limit Log When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a0778b48b939be99270dc665271323749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::MaxTurboLimitStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Max Turbo Limit Status (R0) When set, frequency is reduced below the operating system request due to multi-core turbo limits. </p>

</div>
</div>
<a class="anchor" id="a8e0fcd40afdeaf34e2ec936f199f6e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::OtherLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 24] Other Log When set, indicates that the Other Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="ae188ec4e3e23806da2f46035a0ac3a9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::OtherStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] Other Status (R0) When set, frequency is reduced below the operating system request due to electrical or other constraints. </p>

</div>
</div>
<a class="anchor" id="a479b5ba26612fe4bf3e36343b4d194da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PL1Log</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 26] Package/Platform-Level PL1 Power Limiting Log When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a39bacf63f2a6bae54fbfe3027d737470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PL1Status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] Package/Platform-Level Power Limiting PL1 Status (R0) When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1. </p>

</div>
</div>
<a class="anchor" id="a7f8a9819326ba01d4e18926ddfab233f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PL2Log</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 27] Package/Platform-Level PL2 Power Limiting Log When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a1984f4f11c3b838652d34050e6e989b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PL2Status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Package/Platform-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3. </p>

</div>
</div>
<a class="anchor" id="ae3617cc6896dce8df2dacaa22a88235e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PROCHOT_Log</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a0e965e4e223f7dd3cad20aaffd10be03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::PROCHOT_Status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] PROCHOT Status (R0) When set, frequency is reduced below the operating system request due to assertion of external PROCHOT. </p>

</div>
</div>
<a class="anchor" id="a4a1848a752b42b76d4e897bb8ab899f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63dc03ab4bd39bca2bf1e3d4d1c1680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a132023b0f8da6dfe04b703d91156028e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1bb224597986aafed77cd36576f96c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae16b7c1d87d3f62d062b41a6c69320c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2ae78fb67bf7dda6d93ca80642c5a81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3362b67e2cb09340099bf02994b1c17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac23d0ec235a7729a7f70e400a8d7ab23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::ResidencyStateRegulationLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 20] Residency State Regulation Log When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a16c1d5e540d172ed459c9055d45632bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::ResidencyStateRegulationStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 4] Residency State Regulation Status (R0) When set, frequency is reduced below the operating system request due to residency state regulation limit. </p>

</div>
</div>
<a class="anchor" id="af873da0d97ad8ede112533506d1b40b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::RunningAverageThermalLimitLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 21] Running Average Thermal Limit Log When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a35a2c541f1a171f43109cb25294df1fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::RunningAverageThermalLimitStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 5] Running Average Thermal Limit Status (R0) When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL). </p>

</div>
</div>
<a class="anchor" id="ab8202557dea194b2328ae62d0ddb4f85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::ThermalLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 17] Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a62e31ab8679cff3bc8ebda1e5992074c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::ThermalStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] Thermal Status (R0) When set, frequency is reduced below the operating system request due to a thermal event. </p>

</div>
</div>
<a class="anchor" id="a4e95a224899d9539e0a8d88e2564537e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::TurboTransitionAttenuationLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 29] Turbo Transition Attenuation Log When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a9d582944ae5d4acdd0508b3d9f1bedf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::TurboTransitionAttenuationStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 13] Turbo Transition Attenuation Status (R0) When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes. </p>

</div>
</div>
<a class="anchor" id="abb9c7af2104f5a35e9a8c843c675538b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="a104bb9b48192ba422a5184240d98bb0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a9b3f7195e1f9b50978d134a8ba15da2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermalDesignCurrentLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] VR Thermal Design Current Log When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a6c62fd2bbfcfaaa27f4f8e1fc1da2f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermAlertLog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. </p>

</div>
</div>
<a class="anchor" id="a1b1fe1d02c854acc433afd5aff801887"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermAlertStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 6] VR Therm Alert Status (R0) When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR). </p>

</div>
</div>
<a class="anchor" id="ac022681caf7d360c4079efcad81ab200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER::VRThermDesignCurrentStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] VR Therm Design Current Status (R0) When set, frequency is reduced below the operating system request due to VR thermal design current limit. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___s_k_y_l_a_k_e___c_o_r_e___p_e_r_f___l_i_m_i_t___r_e_a_s_o_n_s___r_e_g_i_s_t_e_r.html">MSR_SKYLAKE_CORE_PERF_LIMIT_REASONS_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:55 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
