#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 28 07:46:31 2020
# Process ID: 106204
# Current directory: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1
# Command line: vivado -log project_1_stats_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_stats_0.tcl
# Log file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.vds
# Journal file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
162 Beta devices matching pattern found, 162 enabled.
source project_1_stats_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/debug_pins.xml'
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2248.367 ; gain = 0.000 ; free physical = 34401 ; free virtual = 494346
Command: synth_design -top project_1_stats_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 114910
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.832 ; gain = 153.684 ; free physical = 27871 ; free virtual = 488793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_stats_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/synth/project_1_stats_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'stats_top' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state10 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state11 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state12 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state13 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state14 bound to: 8'b10000000 
	Parameter C_S_AXI_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_top_CNTRL_s_axi' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_K_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_K_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_N_V_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_N_V_CTRL bound to: 7'b0011100 
	Parameter ADDR_MASK_V_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_MASK_V_DATA_1 bound to: 7'b0100100 
	Parameter ADDR_MASK_V_DATA_2 bound to: 7'b0101000 
	Parameter ADDR_MASK_V_DATA_3 bound to: 7'b0101100 
	Parameter ADDR_MASK_V_CTRL bound to: 7'b0110000 
	Parameter ADDR_NUM_BLOCKS_V_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_NUM_BLOCKS_V_CTRL bound to: 7'b0111000 
	Parameter ADDR_SRC_INC_PARITY_V_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_SRC_INC_PARITY_V_CTRL bound to: 7'b1000000 
	Parameter ADDR_RAW_BERR_V_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_RAW_BERR_V_CTRL bound to: 7'b1001000 
	Parameter ADDR_RAW_BLERR_V_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_RAW_BLERR_V_CTRL bound to: 7'b1010000 
	Parameter ADDR_COR_BERR_V_DATA_0 bound to: 7'b1010100 
	Parameter ADDR_COR_BERR_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_COR_BLERR_V_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_COR_BLERR_V_CTRL bound to: 7'b1100000 
	Parameter ADDR_ITER_CNT_V_DATA_0 bound to: 7'b1100100 
	Parameter ADDR_ITER_CNT_V_CTRL bound to: 7'b1101000 
	Parameter ADDR_BLOCK_CNT_V_DATA_0 bound to: 7'b1101100 
	Parameter ADDR_BLOCK_CNT_V_CTRL bound to: 7'b1110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:286]
INFO: [Synth 8-6155] done synthesizing module 'stats_top_CNTRL_s_axi' (1#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top_CNTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff_bit_cnt_V' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:252]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_num_diff_bit_cnt_V_rom' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:76]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:77]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:78]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:79]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:80]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:81]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:82]
INFO: [Synth 8-3876] $readmem data file './stats_num_diff_bit_cnt_V_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff_bit_cnt_V_rom' (2#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff_bit_cnt_V' (3#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff_bit_cnt_V.v:252]
INFO: [Synth 8-6155] done synthesizing module 'stats_num_diff' (4#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_num_diff.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:1262]
INFO: [Synth 8-6155] done synthesizing module 'stats_top' (5#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/54ed/hdl/verilog/stats_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'project_1_stats_0' (6#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/synth/project_1_stats_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2850.742 ; gain = 200.594 ; free physical = 29049 ; free virtual = 489984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.551 ; gain = 218.402 ; free physical = 28459 ; free virtual = 489385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2868.551 ; gain = 218.402 ; free physical = 28459 ; free virtual = 489386
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2868.551 ; gain = 0.000 ; free physical = 27991 ; free virtual = 488920
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/constraints/stats_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/constraints/stats_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.082 ; gain = 0.000 ; free physical = 26709 ; free virtual = 487717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3014.086 ; gain = 0.004 ; free physical = 26569 ; free virtual = 487580
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3014.086 ; gain = 363.938 ; free physical = 26407 ; free virtual = 487494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3014.086 ; gain = 363.938 ; free physical = 26403 ; free virtual = 487494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3014.086 ; gain = 363.938 ; free physical = 26392 ; free virtual = 487488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'stats_top_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'stats_top_CNTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'stats_top_CNTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3014.086 ; gain = 363.938 ; free physical = 27502 ; free virtual = 487313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 4     
	   5 Input    8 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 7     
	               32 Bit    Registers := 30    
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 96    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 49    
+---ROMs : 
	                    ROMs := 32    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	  19 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  19 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3014.086 ; gain = 363.938 ; free physical = 26209 ; free virtual = 486034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|stats_top   | q0_reg     | 256x4         | Block RAM      | 
|stats_top   | q1_reg     | 256x4         | Block RAM      | 
|stats_top   | q2_reg     | 256x4         | Block RAM      | 
|stats_top   | q3_reg     | 256x4         | Block RAM      | 
|stats_top   | q4_reg     | 256x4         | Block RAM      | 
|stats_top   | q5_reg     | 256x4         | Block RAM      | 
|stats_top   | q6_reg     | 256x4         | Block RAM      | 
|stats_top   | q7_reg     | 256x4         | Block RAM      | 
|stats_top   | q8_reg     | 256x4         | Block RAM      | 
|stats_top   | q9_reg     | 256x4         | Block RAM      | 
|stats_top   | q10_reg    | 256x4         | Block RAM      | 
|stats_top   | q11_reg    | 256x4         | Block RAM      | 
|stats_top   | q12_reg    | 256x4         | Block RAM      | 
|stats_top   | q13_reg    | 256x4         | Block RAM      | 
|stats_top   | q14_reg    | 256x4         | Block RAM      | 
|stats_top   | q15_reg    | 256x4         | Block RAM      | 
|stats_top   | q0_reg     | 256x4         | Block RAM      | 
|stats_top   | q1_reg     | 256x4         | Block RAM      | 
|stats_top   | q2_reg     | 256x4         | Block RAM      | 
|stats_top   | q3_reg     | 256x4         | Block RAM      | 
|stats_top   | q4_reg     | 256x4         | Block RAM      | 
|stats_top   | q5_reg     | 256x4         | Block RAM      | 
|stats_top   | q6_reg     | 256x4         | Block RAM      | 
|stats_top   | q7_reg     | 256x4         | Block RAM      | 
|stats_top   | q8_reg     | 256x4         | Block RAM      | 
|stats_top   | q9_reg     | 256x4         | Block RAM      | 
|stats_top   | q10_reg    | 256x4         | Block RAM      | 
|stats_top   | q11_reg    | 256x4         | Block RAM      | 
|stats_top   | q12_reg    | 256x4         | Block RAM      | 
|stats_top   | q13_reg    | 256x4         | Block RAM      | 
|stats_top   | q14_reg    | 256x4         | Block RAM      | 
|stats_top   | q15_reg    | 256x4         | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 3345.906 ; gain = 695.758 ; free physical = 35459 ; free virtual = 495307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:30 . Memory (MB): peak = 3425.188 ; gain = 775.039 ; free physical = 40685 ; free virtual = 500534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/q0_reg__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 3433.195 ; gain = 783.047 ; free physical = 40473 ; free virtual = 500321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40426 ; free virtual = 500275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40426 ; free virtual = 500275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40557 ; free virtual = 500409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40557 ; free virtual = 500408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40627 ; free virtual = 500478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40622 ; free virtual = 500473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|stats_top   | grp_num_diff_fu_325/bit_cnt_V_load_14_reg_789_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_325/bit_cnt_V_load_15_reg_794_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_333/bit_cnt_V_load_14_reg_789_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | grp_num_diff_fu_333/bit_cnt_V_load_15_reg_794_pp0_iter4_reg_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|stats_top   | tmp_1_reg_566_pp0_iter5_reg_reg[0]                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    53|
|2     |LUT1     |    10|
|3     |LUT2     |    98|
|4     |LUT3     |   361|
|5     |LUT4     |    77|
|6     |LUT5     |   286|
|7     |LUT6     |   587|
|8     |RAMB18E2 |    16|
|10    |SRL16E   |    17|
|11    |FDRE     |  2215|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.168 ; gain = 786.020 ; free physical = 40617 ; free virtual = 500468
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:23 . Memory (MB): peak = 3436.168 ; gain = 640.484 ; free physical = 40529 ; free virtual = 500380
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 3436.172 ; gain = 786.020 ; free physical = 40525 ; free virtual = 500376
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3448.137 ; gain = 0.000 ; free physical = 39667 ; free virtual = 499518
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q10_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q12_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q12_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q14_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q4_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q6_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q8_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3451.109 ; gain = 0.000 ; free physical = 39600 ; free virtual = 499444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:02:05 . Memory (MB): peak = 3451.109 ; gain = 1202.742 ; free physical = 39712 ; free virtual = 499557
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_stats_0, cache-ID = 8cc69a8a170713c1
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_stats_0_synth_1/project_1_stats_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_stats_0_utilization_synth.rpt -pb project_1_stats_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 07:49:02 2020...
