// Seed: 3950232581
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd18,
    parameter id_12 = 32'd28,
    parameter id_18 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  output logic [7:0] id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  nor primCall (
      id_1,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_20,
      id_21,
      id_22,
      id_24,
      id_3,
      id_4,
      id_5,
      id_8,
      id_9
  );
  inout wire _id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire _id_12;
  inout wire id_11;
  inout wire _id_10;
  module_0 modCall_1 ();
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_23[id_18(id_10)] = id_8[id_12];
endmodule
