H13018
s 00061/00059/00058
d D 1.2 02/01/07 23:28:57 staelin 3 2
c Fix the figure so the text doesn't spill out of the boxes so much.
cC
cK59207
e
s 00117/00000/00000
d D 1.1 02/01/04 13:03:48 staelin 2 1
cC
cF1
cK56866
cO-rw-rw-r--
e
s 00000/00000/00000
d D 1.0 02/01/04 13:03:48 staelin 1 0
c BitKeeper file /home/staelin/src/LMbench3/doc/lmbench3_arch.fig
cBlm@lm.bitmover.com|ChangeSet|20000131225335|47351|--LMBENCH--
cHfirewall.staelin.co.il
cK36452
cPdoc/lmbench3_arch.fig
cRa7ead34866f9f6a0
cV4
cX0x821
cZ+02:00
e
u
U
f e 0
f x 0x821
t
T
I 2
#FIG 3.2
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
I 3
6 900 1425 2100 2400
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 900 1950 2100 1950
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 900 2025 2100 2025
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1350 1950 1350 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1500 1950 1500 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1650 1950 1650 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1800 1950 1800 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1950 1950 1950 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1200 1950 1200 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1050 1950 1050 2100
E 3
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
D 3
	 150 750 375 750 375 975 150 975 150 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 450 750 675 750 675 975 450 975 450 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 750 750 975 750 975 975 750 975 750 750
E 3
I 3
	 900 1425 2100 1425 2100 2400 900 2400 900 1425
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 900 2100 2100 2100
4 0 0 50 0 0 12 0.0000 4 135 480 1275 1575 Cache\001
-6
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 150 525 3450 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 300 750 300 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 600 750 600 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 900 750 900 525
D 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 2100 1575 2100 1725 1275 1725
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1725 750 2025 750 2025 975 1725 975 1725 750
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1875 525 1875 750
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 2025 900 2100 900 2100 1350
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 4
	 1875 975 1875 1275 600 1275 600 1425
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1875 1350 2250 1350 2250 1575 1875 1575 1875 1350
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 600 2400 600 2625
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 150 2625 2250 2625
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
D 3
	 1200 750 1425 750 1425 975 1200 975 1200 750
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1350 750 1350 525
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
E 3
	 3075 75 3450 75 3450 300 3075 300 3075 75
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2550 300 2550 525
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2400 75 2775 75 2775 300 2400 300 2400 75
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1950 75 2325 75 2325 300 1950 300 1950 75
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3225 300 3225 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2100 300 2100 525
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 225 75 825 75 825 300 225 300 225 75
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 975 75 1575 75 1575 300 975 300 975 75
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1275 300 1275 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 525 300 525 525
I 3
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 600 2775 1800 2775 1800 3450 600 3450 600 2775
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 75 1950 1275 1950
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 75 2025 1275 2025
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 525 1950 525 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 675 1950 675 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 825 1950 825 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 975 1950 975 2100
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1125 1950 1125 2100
E 3
I 3
	 1125 2625 1125 2775
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 375 1950 375 2100
E 3
I 3
	 2775 525 2775 750
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 225 1950 225 2100
E 3
I 3
	 1950 750 1950 525
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 4
	 2775 975 2775 1275 1500 1275 1500 1425
E 3
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
D 3
	 75 1425 1275 1425 1275 2400 75 2400 75 1425
E 3
I 3
	 2925 1350 3375 1350 3375 1575 2925 1575 2925 1350
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 3000 900 3150 900 3150 1350
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 3150 1575 3150 1725 2100 1725
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 75 2100 1275 2100
E 3
I 3
	 898 1940 675 1875
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 4
D 3
	 1350 1950 1425 1950 1425 2100 1350 2100
E 3
I 3
	 2175 1950 2250 1950 2250 2100 2175 2100
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 1650 2025 1425 2025
E 3
I 3
	 2475 2025 2250 2025
E 3
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
D 3
	 1650 1875 1125 1950
E 3
I 3
	 1500 2400 1500 2625
E 3
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
D 3
	 600 2775 1800 2775 1800 3450 600 3450 600 2775
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 1125 2625 1125 2775
4 0 0 50 0 0 12 0.0000 4 135 150 225 900 r0\001
4 0 0 50 0 0 12 0.0000 4 135 150 525 900 r1\001
4 0 0 50 0 0 12 0.0000 4 135 150 825 900 r2\001
E 3
I 3
	 2625 750 3000 750 3000 975 2625 975 2625 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1875 750 2250 750 2250 975 1875 975 1875 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1125 750 1500 750 1500 975 1125 975 1125 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 675 750 1050 750 1050 975 675 975 675 750
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 225 750 600 750 600 975 225 975 225 750
E 3
4 0 0 50 0 0 12 0.0000 4 135 375 300 225 ALU\001
D 3
4 0 0 50 0 0 12 0.0000 4 135 300 1800 900 MA\001
4 0 0 50 0 0 12 0.0000 4 180 1500 600 1200 physical addressing\001
4 0 0 50 0 0 12 0.0000 4 135 330 1950 1500 TLB\001
4 0 0 50 0 0 12 0.0000 4 180 915 1425 2550 memory bus\001
E 3
4 0 0 50 0 0 12 0.0000 4 135 270 75 450 bus\001
D 3
4 0 0 50 0 0 12 0.0000 4 180 1245 450 675 integer registers\001
4 0 0 50 0 0 12 0.0000 4 15 135 1050 900 ...\001
4 0 0 50 0 0 12 0.0000 4 90 150 1275 900 rn\001
E 3
4 0 0 50 0 0 12 0.0000 4 135 150 3150 225 fn\001
4 0 0 50 0 0 12 0.0000 4 15 135 2850 225 ...\001
4 0 0 50 0 0 12 0.0000 4 180 1710 1725 450 floating point registers\001
4 0 0 50 0 0 12 0.0000 4 135 150 2475 225 f1\001
4 0 0 50 0 0 12 0.0000 4 135 150 2025 225 f0\001
4 0 0 50 0 0 12 0.0000 4 135 345 1050 225 FPU\001
D 3
4 0 0 50 0 0 12 0.0000 4 135 480 450 1575 Cache\001
4 0 0 50 0 0 12 0.0000 4 135 765 1725 1875 cache line\001
4 0 0 50 0 0 12 0.0000 4 180 900 1725 2025 set (2-way)\001
E 3
4 0 0 50 0 0 12 0.0000 4 135 600 900 2925 memory\001
I 3
4 0 0 50 0 0 12 0.0000 4 135 300 2700 900 MA\001
4 0 0 50 0 0 12 0.0000 4 180 1500 1350 1275 physical addressing\001
4 0 0 50 0 0 12 0.0000 4 135 765 150 1875 cache line\001
4 0 0 50 0 0 12 0.0000 4 180 900 2550 2025 set (2-way)\001
4 0 0 50 0 0 12 0.0000 4 135 330 3000 1500 TLB\001
4 0 0 50 0 0 12 0.0000 4 180 915 2325 2625 memory bus\001
4 0 0 50 0 0 12 0.0000 4 90 150 1950 900 rn\001
4 0 0 50 0 0 12 0.0000 4 15 135 1575 900 ...\001
4 0 0 50 0 0 12 0.0000 4 135 150 1200 900 r2\001
4 0 0 50 0 0 12 0.0000 4 135 150 750 900 r1\001
4 0 0 50 0 0 12 0.0000 4 135 150 300 900 r0\001
4 0 0 50 0 0 12 0.0000 4 180 1245 975 675 integer registers\001
E 3
E 2
I 1
E 1
