-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "05/29/2014 07:13:34"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ladder_fpga IS
    PORT (
	reset_n : IN std_logic;
	card_ser_num : IN std_logic_vector(5 DOWNTO 0);
	crc_error : INOUT std_logic;
	clock40mhz_fpga : IN std_logic;
	clock40mhz_xtal : IN std_logic;
	clock80mhz_adc : OUT std_logic;
	roboclock_horloge40_phase : OUT std_logic_vector(3 DOWNTO 0);
	roboclock_adc_phase : OUT std_logic_vector(7 DOWNTO 0);
	adc_cs_n : OUT std_logic_vector(7 DOWNTO 0);
	data_serial : IN std_logic_vector(15 DOWNTO 0);
	level_shifter_dac_ld_cs_n : OUT std_logic;
	level_shifter_dac_sdi : OUT std_logic;
	level_shifter_dac_sck : OUT std_logic;
	pilotage_magnd_hybride : OUT std_logic_vector(15 DOWNTO 0);
	pilotage_mvdd_hybride : OUT std_logic_vector(15 DOWNTO 0);
	des_lock : IN std_logic;
	rdo_to_ladder : IN std_logic_vector(20 DOWNTO 10);
	ladder_addr : IN std_logic_vector(2 DOWNTO 0);
	tokenin_echelle : IN std_logic;
	testin_echelle : IN std_logic;
	holdin_echelle : IN std_logic;
	ladder_fpga_sc_tck : IN std_logic;
	ladder_fpga_sc_tms : IN std_logic;
	ladder_fpga_sc_trstb : IN std_logic;
	ladder_fpga_sc_tdi : IN std_logic;
	des_bist_pass : IN std_logic;
	ladder_to_rdo : OUT std_logic_vector(21 DOWNTO 0);
	ladder_fpga_sc_tdo : OUT std_logic;
	fibre_mod_absent : IN std_logic;
	fibre_mod_scl : IN std_logic;
	fibre_mod_sda : IN std_logic;
	fibre_rx_loss : IN std_logic;
	fibre_tx_disable : OUT std_logic;
	fibre_tx_fault : IN std_logic;
	latchup_hybride : IN std_logic_vector(15 DOWNTO 0);
	mux_ref_latchup : OUT std_logic_vector(1 DOWNTO 0);
	test_16hybrides : OUT std_logic;
	hold_16hybrides : OUT std_logic;
	ladder_fpga_rclk_16hybrides : OUT std_logic;
	tokenin_hybride : OUT std_logic_vector(15 DOWNTO 0);
	tokenout_hybride : IN std_logic_vector(15 DOWNTO 0);
	temperature : INOUT std_logic;
	sc_tck_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tms_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_trstb_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tdi_hybride : OUT std_logic_vector(15 DOWNTO 0);
	sc_tdo_hybride : IN std_logic_vector(15 DOWNTO 0);
	usb_data : IN std_logic_vector(7 DOWNTO 0);
	usb_present : IN std_logic;
	usb_ready_n : IN std_logic;
	usb_read_n : OUT std_logic;
	usb_reset_n : OUT std_logic;
	usb_rx_empty : IN std_logic;
	usb_tx_full : IN std_logic;
	usb_write : OUT std_logic;
	debug_present_n : IN std_logic;
	xtal_en : IN std_logic;
	sc_serdes_ou_connec : IN std_logic;
	fpga_serdes_ou_connec : IN std_logic;
	spare_switch : IN std_logic;
	dbg_ladder_fpga_adc_bit_count_cs_integer : OUT std_logic_vector(3 DOWNTO 0);
	dbg_ladder_fpga_sc_bypass : OUT std_logic
	);
END ladder_fpga;

-- Design Ports Information
-- clock80mhz_adc	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_horloge40_phase[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_horloge40_phase[1]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_horloge40_phase[2]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_horloge40_phase[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[2]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[3]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[4]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[5]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[6]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- roboclock_adc_phase[7]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[0]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[2]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[3]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[4]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[5]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[6]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- adc_cs_n[7]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- level_shifter_dac_ld_cs_n	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- level_shifter_dac_sdi	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- level_shifter_dac_sck	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[4]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[5]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[8]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[9]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[11]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[12]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[13]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[14]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_magnd_hybride[15]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[1]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[2]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[4]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[7]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[8]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[9]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[10]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[11]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[12]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[13]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[14]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- pilotage_mvdd_hybride[15]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[3]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[5]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[6]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[7]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[8]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[9]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[10]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[11]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[13]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[14]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[15]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[16]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[17]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[18]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[19]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[20]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_to_rdo[21]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_fpga_sc_tdo	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- fibre_tx_disable	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- mux_ref_latchup[0]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- mux_ref_latchup[1]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- test_16hybrides	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- hold_16hybrides	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ladder_fpga_rclk_16hybrides	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[3]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[4]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[6]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[7]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[9]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[10]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[11]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[12]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[13]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[14]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- tokenin_hybride[15]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[0]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[3]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[4]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[5]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[7]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[8]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[9]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[10]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[11]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[12]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[13]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[14]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tck_hybride[15]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[1]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[4]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[9]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[10]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[11]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[12]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[13]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[14]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tms_hybride[15]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[1]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[3]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[4]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[5]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[6]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[7]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[8]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[9]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[10]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[11]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[12]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[13]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[14]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_trstb_hybride[15]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[2]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[3]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[5]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[6]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[7]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[8]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[9]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[10]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[11]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[12]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[13]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[14]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sc_tdi_hybride[15]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- usb_read_n	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- usb_reset_n	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- usb_write	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dbg_ladder_fpga_adc_bit_count_cs_integer[0]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dbg_ladder_fpga_adc_bit_count_cs_integer[1]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dbg_ladder_fpga_adc_bit_count_cs_integer[2]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dbg_ladder_fpga_adc_bit_count_cs_integer[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- dbg_ladder_fpga_sc_bypass	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- crc_error	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- temperature	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- spare_switch	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_tx_full	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_rx_empty	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[7]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[6]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[5]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[4]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_data[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[15]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[14]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[13]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[12]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[11]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[7]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[5]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[4]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[3]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenout_hybride[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fibre_tx_fault	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fibre_rx_loss	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fibre_mod_sda	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fibre_mod_scl	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fibre_mod_absent	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[20]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[19]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[18]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[17]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[16]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[15]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[14]	=>  Location: PIN_N17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[13]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[12]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[11]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- rdo_to_ladder[10]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- fpga_serdes_ou_connec	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_serdes_ou_connec	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- xtal_en	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- debug_present_n	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_ready_n	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- usb_present	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[15]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[14]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[13]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[12]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[11]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[10]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[9]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[7]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[6]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[4]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[2]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sc_tdo_hybride[0]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[15]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[14]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[13]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[12]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[11]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[10]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[8]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[7]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[3]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- latchup_hybride[0]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- des_bist_pass	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_fpga_sc_tdi	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_fpga_sc_trstb	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_fpga_sc_tms	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_fpga_sc_tck	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- holdin_echelle	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- testin_echelle	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- tokenin_echelle	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_addr[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_addr[1]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ladder_addr[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- des_lock	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[15]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[13]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[12]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[10]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[9]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[8]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[7]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[6]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[5]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[4]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[3]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[2]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- data_serial[0]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[5]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[2]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- card_ser_num[0]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- reset_n	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- clock40mhz_fpga	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- clock40mhz_xtal	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF ladder_fpga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_card_ser_num : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_clock40mhz_fpga : std_logic;
SIGNAL ww_clock40mhz_xtal : std_logic;
SIGNAL ww_clock80mhz_adc : std_logic;
SIGNAL ww_roboclock_horloge40_phase : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_roboclock_adc_phase : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_adc_cs_n : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_data_serial : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_level_shifter_dac_ld_cs_n : std_logic;
SIGNAL ww_level_shifter_dac_sdi : std_logic;
SIGNAL ww_level_shifter_dac_sck : std_logic;
SIGNAL ww_pilotage_magnd_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_pilotage_mvdd_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_des_lock : std_logic;
SIGNAL ww_rdo_to_ladder : std_logic_vector(20 DOWNTO 10);
SIGNAL ww_ladder_addr : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_tokenin_echelle : std_logic;
SIGNAL ww_testin_echelle : std_logic;
SIGNAL ww_holdin_echelle : std_logic;
SIGNAL ww_ladder_fpga_sc_tck : std_logic;
SIGNAL ww_ladder_fpga_sc_tms : std_logic;
SIGNAL ww_ladder_fpga_sc_trstb : std_logic;
SIGNAL ww_ladder_fpga_sc_tdi : std_logic;
SIGNAL ww_des_bist_pass : std_logic;
SIGNAL ww_ladder_to_rdo : std_logic_vector(21 DOWNTO 0);
SIGNAL ww_ladder_fpga_sc_tdo : std_logic;
SIGNAL ww_fibre_mod_absent : std_logic;
SIGNAL ww_fibre_mod_scl : std_logic;
SIGNAL ww_fibre_mod_sda : std_logic;
SIGNAL ww_fibre_rx_loss : std_logic;
SIGNAL ww_fibre_tx_disable : std_logic;
SIGNAL ww_fibre_tx_fault : std_logic;
SIGNAL ww_latchup_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_mux_ref_latchup : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_test_16hybrides : std_logic;
SIGNAL ww_hold_16hybrides : std_logic;
SIGNAL ww_ladder_fpga_rclk_16hybrides : std_logic;
SIGNAL ww_tokenin_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_tokenout_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tck_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tms_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_trstb_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tdi_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sc_tdo_hybride : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_usb_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_usb_present : std_logic;
SIGNAL ww_usb_ready_n : std_logic;
SIGNAL ww_usb_read_n : std_logic;
SIGNAL ww_usb_reset_n : std_logic;
SIGNAL ww_usb_rx_empty : std_logic;
SIGNAL ww_usb_tx_full : std_logic;
SIGNAL ww_usb_write : std_logic;
SIGNAL ww_debug_present_n : std_logic;
SIGNAL ww_xtal_en : std_logic;
SIGNAL ww_sc_serdes_ou_connec : std_logic;
SIGNAL ww_fpga_serdes_ou_connec : std_logic;
SIGNAL ww_spare_switch : std_logic;
SIGNAL ww_dbg_ladder_fpga_adc_bit_count_cs_integer : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_dbg_ladder_fpga_sc_bypass : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_n_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \G_629~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \testin_echelle_c~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \spare_switch_in~o\ : std_logic;
SIGNAL \usb_tx_full_in~o\ : std_logic;
SIGNAL \usb_rx_empty_in~o\ : std_logic;
SIGNAL \usb_data_in_7_~o\ : std_logic;
SIGNAL \usb_data_in_6_~o\ : std_logic;
SIGNAL \usb_data_in_5_~o\ : std_logic;
SIGNAL \usb_data_in_4_~o\ : std_logic;
SIGNAL \usb_data_in_3_~o\ : std_logic;
SIGNAL \usb_data_in_2_~o\ : std_logic;
SIGNAL \usb_data_in_1_~o\ : std_logic;
SIGNAL \usb_data_in_0_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_15_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_14_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_13_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_12_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_11_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_10_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_9_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_8_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_7_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_6_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_5_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_4_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_3_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_2_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_1_~o\ : std_logic;
SIGNAL \tokenout_hybride_in_0_~o\ : std_logic;
SIGNAL \fibre_tx_fault_in~o\ : std_logic;
SIGNAL \fibre_rx_loss_in~o\ : std_logic;
SIGNAL \fibre_mod_sda_in~o\ : std_logic;
SIGNAL \fibre_mod_scl_in~o\ : std_logic;
SIGNAL \fibre_mod_absent_in~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_20_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_19_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_18_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_17_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_16_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_15_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_14_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_13_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_12_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_11_~o\ : std_logic;
SIGNAL \rdo_to_ladder_in_10_~o\ : std_logic;
SIGNAL fpga_serdes_ou_connec_c : std_logic;
SIGNAL sc_serdes_ou_connec_c : std_logic;
SIGNAL xtal_en_c : std_logic;
SIGNAL des_bist_pass_c : std_logic;
SIGNAL temperature_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|sc_updateDR_0x09_11_ret\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|sc_updateDR_0x09_10_ret\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|sc_updateDR_0x09_1_ret\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|sc_updateDR_0x09_0_ret\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0_a3_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|scan_out\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5\ : std_logic;
SIGNAL \state_readout_ns_0_3__g0_0_a3_6\ : std_logic;
SIGNAL \state_readout_ns_0_3__g0_0_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_1_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\ : std_logic;
SIGNAL ladder_fpga_nbr_test_c0_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c8_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c10_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c0_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c2_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c10_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c11_combout : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_0__m2\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0_0_2__g1_a\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0_0_2__g1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_in_sync\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c4_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1\ : std_logic;
SIGNAL \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3\ : std_logic;
SIGNAL \comp_mesure_temperature|N_469_i_0_g0_a\ : std_logic;
SIGNAL \comp_mesure_temperature|N_469_i_0_g0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \state_readout_ns_a2_0_0__g0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_i_0_0__g0_0\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0_3__g0_0_a\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0_3__g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\ : std_logic;
SIGNAL tokenin_pulse_duration_c1 : std_logic;
SIGNAL tokenin_pulse_duration_n3_0_g0 : std_logic;
SIGNAL tokenin_pulse_duration_n1_0_g0 : std_logic;
SIGNAL \comp_mesure_temperature|N_467_i_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_8\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_14\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\ : std_logic;
SIGNAL \debug_present_n_c~_wirecell_combout\ : std_logic;
SIGNAL \crc_error~input_o\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \testin_echelle_c~clkctrl_outclk\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_in_sync~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_2~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_0~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_3~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_sc_tms_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0\ : std_logic;
SIGNAL G_629 : std_logic;
SIGNAL \G_629~clkctrl_outclk\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_3_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[10]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0_1_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[4]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\ : std_logic;
SIGNAL \clock40mhz_fpga~input_o\ : std_logic;
SIGNAL \clock40mhz_xtal~input_o\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL cnt_readout_c0_combout : std_logic;
SIGNAL tokenin_echelle_c : std_logic;
SIGNAL holdin_echelle_c : std_logic;
SIGNAL \state_readout_ns_0_1__g0_0\ : std_logic;
SIGNAL reset_n_c : std_logic;
SIGNAL \reset_n_c~clkctrl_outclk\ : std_logic;
SIGNAL cnt_readout_c2_cout : std_logic;
SIGNAL cnt_readout_c3_combout : std_logic;
SIGNAL un1_reset_n_2_x : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\ : std_logic;
SIGNAL cnt_readout_c3_cout : std_logic;
SIGNAL cnt_readout_c4_cout : std_logic;
SIGNAL cnt_readout_c5_combout : std_logic;
SIGNAL cnt_readout_c5_cout : std_logic;
SIGNAL cnt_readout_c6_combout : std_logic;
SIGNAL cnt_readout_c6_cout : std_logic;
SIGNAL cnt_readout_c7_combout : std_logic;
SIGNAL cnt_readout_c7_cout : std_logic;
SIGNAL cnt_readout_c8_combout : std_logic;
SIGNAL cnt_readout_c8_cout : std_logic;
SIGNAL cnt_readout_c9_combout : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7\ : std_logic;
SIGNAL cnt_readout_c4_combout : std_logic;
SIGNAL cnt_readout_c1_combout : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i\ : std_logic;
SIGNAL N_1074_i_0_369_i_a2_i : std_logic;
SIGNAL cnt_readout_c0_cout : std_logic;
SIGNAL cnt_readout_c1_cout : std_logic;
SIGNAL cnt_readout_c2_combout : std_logic;
SIGNAL \state_readout_ns_0_3__g0_0_a3_7\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\ : std_logic;
SIGNAL cnt_rclk_e0_0_g2 : std_logic;
SIGNAL \state_readout_ns_0_4__g0_0\ : std_logic;
SIGNAL cnt_rclk_e0_0_g0_e : std_logic;
SIGNAL cnt_rclk_e1_0_g2 : std_logic;
SIGNAL cnt_rclk_c1 : std_logic;
SIGNAL cnt_rclk_e2_0_g2 : std_logic;
SIGNAL cnt_rclk_e3_0_g2 : std_logic;
SIGNAL \state_readout_ns_0_3__g2\ : std_logic;
SIGNAL \state_readout_ns_0_3__g0_0\ : std_logic;
SIGNAL adc_cnt_enable : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ : std_logic;
SIGNAL ladder_fpga_sc_tdi_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_REG|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_REG|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_665\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_MUX_OUT|z_x\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_15_b_c|sc_updateDR_0x09_14_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|G_730\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_14_d_e|sc_updateDR_0x09_13_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|G_725\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_13_d_e|sc_updateDR_0x09_12_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|G_721\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_12_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|G_717\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_11_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|G_713\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|sc_updateDR_0x09_9_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|G_709\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|sc_updateDR_0x09_8_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|G_705\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|ff2_0\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_8_d_e|sc_updateDR_0x09_7_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|G_701\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|ff2_0\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|sc_updateDR_0x09_6_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|G_697\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|sc_updateDR_0x09_5_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|G_693\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|sc_updateDR_0x09_4_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|G_689\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff2_0\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|sc_updateDR_0x09_2_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|G_681\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|G_677\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff2_0\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff1\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff2en\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff2_0~feeder_combout\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|ff2_0\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_0_d_e|sc_updateDR_0x09_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|G_669\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_0_a2\ : std_logic;
SIGNAL ladder_fpga_sc_tck_c : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_0_a2_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_0_a2\ : std_logic;
SIGNAL \tokenin_echelle_in~feeder_combout\ : std_logic;
SIGNAL tokenin_echelle_in : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|pulse_a_l_ecriture_0\ : std_logic;
SIGNAL \allumage_hybride|a_4_d_e|sc_updateDR_0x09_3_ret\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|G_685\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1~feeder_combout\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|G_673\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_i_x\ : std_logic;
SIGNAL ladder_fpga_rclk_echelle : std_logic;
SIGNAL testin_echelle_c : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\ : std_logic;
SIGNAL test_16hybrides_x : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7\ : std_logic;
SIGNAL \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_15\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer[2]~_wirecell_combout\ : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer_del_del[2]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1 : std_logic;
SIGNAL \ladder_fpga_fifo21_wr_enable~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_wr_enable : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer[1]~_wirecell_combout\ : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer[3]~_wirecell_combout\ : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer_del_del[3]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g1_0_439_i : std_logic;
SIGNAL ladder_fpga_fifo21_wr_0_0_g0_i_o4 : std_logic;
SIGNAL ladder_fpga_fifo21_wr : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_empty_pipe : std_logic;
SIGNAL \ladder_fpga_mux_dataout[21]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[20]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\ : std_logic;
SIGNAL ladder_fpga_mux_status_count_integer_n1 : std_logic;
SIGNAL ladder_fpga_mux_status_count_integer_n2_0_g0 : std_logic;
SIGNAL \ladder_fpga_mux_statusout[20]~feeder_combout\ : std_logic;
SIGNAL \proc_ladder_fpga_data_packer.shiftreg_clr2_1\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_0__m4\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \ladder_fpga_adc_bit_count_cs_integer[0]~_wirecell_combout\ : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m8 : std_logic;
SIGNAL ladder_fpga_fifo21_input_11_sn_m3 : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_1__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_1__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_2__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_2__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_3__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_3__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_4__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_4__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_5__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_5__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_6__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_6__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_7__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_7__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_8__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_8__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_9__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_9__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_10__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_10__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_11__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_11__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_12__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_12__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_13__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_13__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_14__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_14__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_15__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_15__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_16__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_16__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_17__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_17__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_18__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_18__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_19__m2\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_19__m4\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a\ : std_logic;
SIGNAL \ladder_fpga_fifo21_input_1_0_20__g0_i_m2\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[19]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_statusout[19]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[18]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_statusout[18]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[17]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_14\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_5\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[16]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[15]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c0_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c11_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c8_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_989_i_0_g0\ : std_logic;
SIGNAL tokenin_pulse_duration_n2_0_g0 : std_logic;
SIGNAL tokenin_pulse_duration_n0_0_g0 : std_logic;
SIGNAL \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\ : std_logic;
SIGNAL \tokenin_pulse_ok~feeder_combout\ : std_logic;
SIGNAL tokenin_pulse_ok : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_987_i_0_g0\ : std_logic;
SIGNAL ladder_fpga_event_controller_state_226 : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegal_a : std_logic;
SIGNAL N_942_ip : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegalpipe1 : std_logic;
SIGNAL ladder_fpga_event_controller_state_illegalpipe2 : std_logic;
SIGNAL ladder_fpga_event_controller_state_236_x_i : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0\ : std_logic;
SIGNAL un1_ladder_fpga_event_controller_state_2 : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echellelde : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c3_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c2_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c6_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c7_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c9_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c10_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10\ : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c11_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c12_combout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c12_cout : std_logic;
SIGNAL ladder_fpga_nbr_rclk_echelle_c13_combout : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5\ : std_logic;
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i\ : std_logic;
SIGNAL ladder_fpga_busy : std_logic;
SIGNAL \ladder_fpga_mux_statusout[15]~feeder_combout\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[14]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_11\ : std_logic;
SIGNAL des_lock_c : std_logic;
SIGNAL usb_present_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_2\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[13]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_10\ : std_logic;
SIGNAL usb_ready_n_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|N_983_i_0_g0\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[12]~feeder_combout\ : std_logic;
SIGNAL debug_present_n_c : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_0\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[11]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_test_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c9_combout : std_logic;
SIGNAL ladder_fpga_nbr_test_c9_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c10_cout : std_logic;
SIGNAL ladder_fpga_nbr_test_c11_combout : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c0_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c14_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c15_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c16_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c16_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c17_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c17_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c18_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c19_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c20_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c20_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c21_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c19_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c18_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c15_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_0_1__g3_1\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_0_1__g0\ : std_logic;
SIGNAL \comp_mesure_temperature|sTemp_in~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|sTemp_in\ : std_logic;
SIGNAL \comp_mesure_temperature|N_479_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c9_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c11_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|N_48_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_cnt_0_sqmuxa_i_i_i\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c0_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c1_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c1_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c2_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c3_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c4_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c5_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c5_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c6_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c6_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c7_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c8_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c8_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c9_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c10_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c10_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c11_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c12_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c12_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c13_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c13_cout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c14_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_11__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_11\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_11__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_11~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|N_473_i_0_g0_a\ : std_logic;
SIGNAL \comp_mesure_temperature|N_471_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_473_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_11\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_11__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\ : std_logic;
SIGNAL \comp_mesure_temperature|N_475_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|N_477_i_0_g0_1\ : std_logic;
SIGNAL \comp_mesure_temperature|N_477_i_0_g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_11\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_11__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c7_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\ : std_logic;
SIGNAL \comp_mesure_temperature|un1_reset_sys_2_i_o2\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c4_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|N_465_i_0_g0_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_11\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[10]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_10\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_10\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_1_0_10__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_10\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_10__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_10\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[9]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_hold_c0_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c1_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c1_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c2_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c3_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c4_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c4_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c5_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c5_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c6_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c6_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c7_combout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c7_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c8_cout : std_logic;
SIGNAL ladder_fpga_nbr_hold_c9_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_9__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_9~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_9\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_9\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[8]~feeder_combout\ : std_logic;
SIGNAL ladder_fpga_nbr_hold_c8_combout : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_8__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_8\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_8\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[7]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_7~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_7__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_7~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_7\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_7\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[6]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_6\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_6__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_6~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_6\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[5]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_5__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_5\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_5\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[4]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_4__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_4\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_4\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[3]~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_3\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[2]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c3_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_2__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_2\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_2~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature3_2\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[1]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|cnt_c2_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_1__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_1\ : std_logic;
SIGNAL \ladder_fpga_mux_dataout[0]~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature0_1_0_3__g3\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature2_0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature1_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\ : std_logic;
SIGNAL N_864_i_0_g0 : std_logic;
SIGNAL N_866_i_0_g0 : std_logic;
SIGNAL un1_ladder_fpga_level_shifter_dac_state_4_0 : std_logic;
SIGNAL level_shifter_dac_load_indice_n2_i_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_load_indice_295_1 : std_logic;
SIGNAL level_shifter_dac_load_indice_n3_i_i_0_g0 : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1\ : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\ : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegal_2 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_119 : std_logic;
SIGNAL N_874_i_0_g0 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegal_a : std_logic;
SIGNAL N_805_ip : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegalpipe1 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_illegalpipe2 : std_logic;
SIGNAL ladder_fpga_level_shifter_dac_state_129_x_i : std_logic;
SIGNAL level_shifter_dac_load_indice_n0_i_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_load_indice_c0 : std_logic;
SIGNAL level_shifter_dac_load_indice_n1_i_i_0_g0 : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\ : std_logic;
SIGNAL N_871_i_0_g0 : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ : std_logic;
SIGNAL level_shifter_dac_sck_en : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL level_shifter_dac_sck_x : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15\ : std_logic;
SIGNAL \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u\ : std_logic;
SIGNAL level_shifter_dac_sdiz : std_logic;
SIGNAL \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\ : std_logic;
SIGNAL N_893_i_0_g0 : std_logic;
SIGNAL level_shifter_dac_ld_cs_nz : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n_1_0_0_g0\ : std_logic;
SIGNAL ladder_fpga_adc_select_n : std_logic;
SIGNAL \ladder_fpga_adc_select_n~_wirecell_combout\ : std_logic;
SIGNAL \ladder_fpga_sc_tck_c~clkctrl_outclk\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un6_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un17_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un28_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un39_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un50_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un61_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un72_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un83_roboclock_adc_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un8_roboclock_horloge40_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out~feeder_combout\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un19_roboclock_horloge40_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un30_roboclock_horloge40_phase_in\ : std_logic;
SIGNAL \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un41_roboclock_horloge40_phase_in\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_0_0_0_2__g0\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_out_e~feeder_combout\ : std_logic;
SIGNAL \comp_mesure_temperature|temperature_out_e\ : std_logic;
SIGNAL \comp_cycloneiii_crcblock~crcerror\ : std_logic;
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_o2_0\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_a2\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \comp_mesure_temperature|state_ns_0_0_o2\ : std_logic_vector(2 DOWNTO 2);
SIGNAL tokenin_pulse_duration : std_logic_vector(3 DOWNTO 0);
SIGNAL \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\ : std_logic_vector(13 DOWNTO 5);
SIGNAL latchup_hybride_c : std_logic_vector(15 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusout : std_logic_vector(20 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_4_x : std_logic_vector(12 DOWNTO 12);
SIGNAL ladder_fpga_mux_statusin_3_2_x : std_logic_vector(13 DOWNTO 13);
SIGNAL ladder_fpga_level_shifter_dac_state : std_logic_vector(6 DOWNTO 6);
SIGNAL ladder_fpga_fifo21_input : std_logic_vector(20 DOWNTO 0);
SIGNAL ladder_fpga_adc_bit_count_cs_integer_del_del : std_logic_vector(3 DOWNTO 0);
SIGNAL data_serial_m : std_logic_vector(15 DOWNTO 0);
SIGNAL card_ser_num_c : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\ : std_logic_vector(17 DOWNTO 3);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_i_o2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_0_o2_5\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_o2_2_1\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \comp_mesure_temperature|state_ns_i_0_a4_1_1\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_o2_4_1\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_o2_3\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_a4_0_1\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_0_0_o2_0\ : std_logic_vector(2 DOWNTO 2);
SIGNAL un26_ladder_fpga_nbr_rclk_echelle_combout : std_logic_vector(30 DOWNTO 19);
SIGNAL state_readout_ns_a2_1 : std_logic_vector(0 DOWNTO 0);
SIGNAL sc_tdo_hybride_c : std_logic_vector(15 DOWNTO 0);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\ : std_logic_vector(11 DOWNTO 2);
SIGNAL level_shifter_dac_load_indice : std_logic_vector(3 DOWNTO 0);
SIGNAL ladder_fpga_nbr_test : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_nbr_hold : std_logic_vector(11 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_6 : std_logic_vector(16 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_5 : std_logic_vector(16 DOWNTO 16);
SIGNAL ladder_fpga_mux_statusin_3_4 : std_logic_vector(16 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_3 : std_logic_vector(16 DOWNTO 0);
SIGNAL ladder_fpga_mux_status_count_integer : std_logic_vector(2 DOWNTO 0);
SIGNAL ladder_fpga_level_shifter_dac_state_ip : std_logic_vector(5 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_3 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_0 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state_ip : std_logic_vector(4 DOWNTO 0);
SIGNAL ladder_fpga_data_packer_temp : std_logic_vector(15 DOWNTO 0);
SIGNAL ladder_fpga_adc_bit_count_cs_integer_del : std_logic_vector(3 DOWNTO 0);
SIGNAL ladder_addr_c : std_logic_vector(2 DOWNTO 0);
SIGNAL data_serial_c : std_logic_vector(15 DOWNTO 0);
SIGNAL cnt_rclk : std_logic_vector(3 DOWNTO 0);
SIGNAL adc_cs_n_1 : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\ : std_logic_vector(14 DOWNTO 13);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\ : std_logic_vector(14 DOWNTO 13);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\ : std_logic_vector(17 DOWNTO 12);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(19 DOWNTO 19);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(17 DOWNTO 17);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(13 DOWNTO 13);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\ : std_logic_vector(11 DOWNTO 11);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ddr_out_inst|ALTDDIO_OUT_component|auto_generated|dataout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_i_o2_1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_i_i_a4_0\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \comp_mesure_temperature|state_ns_i_i_a2_1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_0_o2_4\ : std_logic_vector(8 DOWNTO 6);
SIGNAL \comp_mesure_temperature|state_ns_i_0_o2_1\ : std_logic_vector(6 DOWNTO 4);
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_o2_0\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \comp_mesure_temperature|state_ns_i_0_a4_1_1_a\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_i_0_a4_0_2\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_i_0_a2_1\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_o2_4\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_a4_1_0\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_0_0_o2_1\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \comp_mesure_temperature|cnt\ : std_logic_vector(21 DOWNTO 0);
SIGNAL un26_ladder_fpga_nbr_rclk_echelle_cout : std_logic_vector(31 DOWNTO 21);
SIGNAL state_readout : std_logic_vector(5 DOWNTO 0);
SIGNAL \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\ : std_logic_vector(11 DOWNTO 2);
SIGNAL ladder_fpga_nbr_rclk_echelle : std_logic_vector(13 DOWNTO 0);
SIGNAL ladder_fpga_mux_statusin_3_5_x : std_logic_vector(12 DOWNTO 12);
SIGNAL ladder_fpga_mux_statusin_3_3_a : std_logic_vector(16 DOWNTO 0);
SIGNAL ladder_fpga_mux_dataout : std_logic_vector(21 DOWNTO 0);
SIGNAL ladder_fpga_fifo21_input_11_1 : std_logic_vector(19 DOWNTO 0);
SIGNAL ladder_fpga_event_controller_state : std_logic_vector(5 DOWNTO 5);
SIGNAL ladder_fpga_adc_bit_count_cs_integer : std_logic_vector(3 DOWNTO 0);
SIGNAL cnt_readout : std_logic_vector(9 DOWNTO 0);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5\ : std_logic_vector(17 DOWNTO 17);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x\ : std_logic_vector(14 DOWNTO 14);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_i_o2_2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comp_mesure_temperature|state_ns_i_i_i_a4\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \comp_mesure_temperature|state_ns_i_0_o2_2\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \comp_mesure_temperature|state_ns_i_0_i_a2\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \comp_mesure_temperature|state_ns_i_0_a4_0\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \comp_mesure_temperature|state_ns_0_a4_1_1\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \comp_mesure_temperature|state\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ALT_INV_reset_n_c~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ : std_logic;
SIGNAL ALT_INV_un1_ladder_fpga_event_controller_state_2 : std_logic;
SIGNAL \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\ : std_logic;
SIGNAL ALT_INV_N_1074_i_0_369_i_a2_i : std_logic;
SIGNAL ALT_INV_ladder_fpga_mux_status_count_integer : std_logic_vector(2 DOWNTO 2);
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\ : std_logic;
SIGNAL ALT_INV_ladder_fpga_fifo21_empty_pipe : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\ : std_logic;
SIGNAL \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\ : std_logic;
SIGNAL ALT_INV_level_shifter_dac_ld_cs_nz : std_logic;
SIGNAL ALT_INV_ladder_fpga_rclk_echelle : std_logic;
SIGNAL ALT_INV_ladder_fpga_adc_bit_count_cs_integer : std_logic_vector(3 DOWNTO 0);
SIGNAL ALT_INV_reset_n_c : std_logic;
SIGNAL ALT_INV_holdin_echelle_c : std_logic;

BEGIN

ww_reset_n <= reset_n;
ww_card_ser_num <= card_ser_num;
ww_clock40mhz_fpga <= clock40mhz_fpga;
ww_clock40mhz_xtal <= clock40mhz_xtal;
clock80mhz_adc <= ww_clock80mhz_adc;
roboclock_horloge40_phase <= ww_roboclock_horloge40_phase;
roboclock_adc_phase <= ww_roboclock_adc_phase;
adc_cs_n <= ww_adc_cs_n;
ww_data_serial <= data_serial;
level_shifter_dac_ld_cs_n <= ww_level_shifter_dac_ld_cs_n;
level_shifter_dac_sdi <= ww_level_shifter_dac_sdi;
level_shifter_dac_sck <= ww_level_shifter_dac_sck;
pilotage_magnd_hybride <= ww_pilotage_magnd_hybride;
pilotage_mvdd_hybride <= ww_pilotage_mvdd_hybride;
ww_des_lock <= des_lock;
ww_rdo_to_ladder <= rdo_to_ladder;
ww_ladder_addr <= ladder_addr;
ww_tokenin_echelle <= tokenin_echelle;
ww_testin_echelle <= testin_echelle;
ww_holdin_echelle <= holdin_echelle;
ww_ladder_fpga_sc_tck <= ladder_fpga_sc_tck;
ww_ladder_fpga_sc_tms <= ladder_fpga_sc_tms;
ww_ladder_fpga_sc_trstb <= ladder_fpga_sc_trstb;
ww_ladder_fpga_sc_tdi <= ladder_fpga_sc_tdi;
ww_des_bist_pass <= des_bist_pass;
ladder_to_rdo <= ww_ladder_to_rdo;
ladder_fpga_sc_tdo <= ww_ladder_fpga_sc_tdo;
ww_fibre_mod_absent <= fibre_mod_absent;
ww_fibre_mod_scl <= fibre_mod_scl;
ww_fibre_mod_sda <= fibre_mod_sda;
ww_fibre_rx_loss <= fibre_rx_loss;
fibre_tx_disable <= ww_fibre_tx_disable;
ww_fibre_tx_fault <= fibre_tx_fault;
ww_latchup_hybride <= latchup_hybride;
mux_ref_latchup <= ww_mux_ref_latchup;
test_16hybrides <= ww_test_16hybrides;
hold_16hybrides <= ww_hold_16hybrides;
ladder_fpga_rclk_16hybrides <= ww_ladder_fpga_rclk_16hybrides;
tokenin_hybride <= ww_tokenin_hybride;
ww_tokenout_hybride <= tokenout_hybride;
sc_tck_hybride <= ww_sc_tck_hybride;
sc_tms_hybride <= ww_sc_tms_hybride;
sc_trstb_hybride <= ww_sc_trstb_hybride;
sc_tdi_hybride <= ww_sc_tdi_hybride;
ww_sc_tdo_hybride <= sc_tdo_hybride;
ww_usb_data <= usb_data;
ww_usb_present <= usb_present;
ww_usb_ready_n <= usb_ready_n;
usb_read_n <= ww_usb_read_n;
usb_reset_n <= ww_usb_reset_n;
ww_usb_rx_empty <= usb_rx_empty;
ww_usb_tx_full <= usb_tx_full;
usb_write <= ww_usb_write;
ww_debug_present_n <= debug_present_n;
ww_xtal_en <= xtal_en;
ww_sc_serdes_ou_connec <= sc_serdes_ou_connec;
ww_fpga_serdes_ou_connec <= fpga_serdes_ou_connec;
ww_spare_switch <= spare_switch;
dbg_ladder_fpga_adc_bit_count_cs_integer <= ww_dbg_ladder_fpga_adc_bit_count_cs_integer;
dbg_ladder_fpga_sc_bypass <= ww_dbg_ladder_fpga_sc_bypass;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\ <= (\clock40mhz_xtal~input_o\ & \clock40mhz_fpga~input_o\);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(0) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(0);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(1) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(1);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(2) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(2);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(3) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(3);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(4) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\(4);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(0) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\(0);
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(1) <= \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\(1);

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ladder_fpga_fifo21_input(20) & 
ladder_fpga_fifo21_input(19) & ladder_fpga_fifo21_input(18) & ladder_fpga_fifo21_input(17) & ladder_fpga_fifo21_input(16) & ladder_fpga_fifo21_input(15) & ladder_fpga_fifo21_input(14) & ladder_fpga_fifo21_input(13) & ladder_fpga_fifo21_input(12)
& ladder_fpga_fifo21_input(11) & ladder_fpga_fifo21_input(10) & ladder_fpga_fifo21_input(9) & ladder_fpga_fifo21_input(8) & ladder_fpga_fifo21_input(7) & ladder_fpga_fifo21_input(6) & ladder_fpga_fifo21_input(5) & ladder_fpga_fifo21_input(4)
& ladder_fpga_fifo21_input(3) & ladder_fpga_fifo21_input(2) & ladder_fpga_fifo21_input(1) & ladder_fpga_fifo21_input(0));

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3) & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2) & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0));

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4) & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(16);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(17);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(18);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(19);
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20) <= \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(20);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(1));

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(0));

\ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & ladder_fpga_sc_tck_c);

\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\);

\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk\(2));

\reset_n_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & reset_n_c);

\G_629~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & G_629);

\testin_echelle_c~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & testin_echelle_c);
\ALT_INV_reset_n_c~clkctrl_outclk\ <= NOT \reset_n_c~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\;
\ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\ <= NOT \ladder_fpga_sc_tck_c~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\ <= NOT \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\;
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ <= NOT \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\;
ALT_INV_un1_ladder_fpga_event_controller_state_2 <= NOT un1_ladder_fpga_event_controller_state_2;
\comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\ <= NOT \comp_mesure_temperature|un1_cnt_0_sqmuxa_i_i_i\;
ALT_INV_N_1074_i_0_369_i_a2_i <= NOT N_1074_i_0_369_i_a2_i;
ALT_INV_ladder_fpga_mux_status_count_integer(2) <= NOT ladder_fpga_mux_status_count_integer(2);
\COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\ <= NOT \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\;
ALT_INV_ladder_fpga_fifo21_empty_pipe <= NOT ladder_fpga_fifo21_empty_pipe;
\COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\ <= NOT \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\;
\COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\ <= NOT \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\;
ALT_INV_level_shifter_dac_ld_cs_nz <= NOT level_shifter_dac_ld_cs_nz;
ALT_INV_ladder_fpga_rclk_echelle <= NOT ladder_fpga_rclk_echelle;
ALT_INV_ladder_fpga_adc_bit_count_cs_integer(0) <= NOT ladder_fpga_adc_bit_count_cs_integer(0);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer(1) <= NOT ladder_fpga_adc_bit_count_cs_integer(1);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer(2) <= NOT ladder_fpga_adc_bit_count_cs_integer(2);
ALT_INV_ladder_fpga_adc_bit_count_cs_integer(3) <= NOT ladder_fpga_adc_bit_count_cs_integer(3);
ALT_INV_reset_n_c <= NOT reset_n_c;
ALT_INV_holdin_echelle_c <= NOT holdin_echelle_c;

-- Location: IOIBUF_X14_Y29_N8
fpga_serdes_ou_connec_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fpga_serdes_ou_connec,
	o => fpga_serdes_ou_connec_c);

-- Location: IOIBUF_X14_Y29_N22
sc_serdes_ou_connec_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_serdes_ou_connec,
	o => sc_serdes_ou_connec_c);

-- Location: IOIBUF_X37_Y29_N15
xtal_en_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_xtal_en,
	o => xtal_en_c);

-- Location: IOIBUF_X26_Y0_N1
\sc_tdo_hybride_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(15),
	o => sc_tdo_hybride_c(15));

-- Location: IOIBUF_X30_Y0_N29
\sc_tdo_hybride_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(14),
	o => sc_tdo_hybride_c(14));

-- Location: IOIBUF_X41_Y6_N22
\sc_tdo_hybride_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(13),
	o => sc_tdo_hybride_c(13));

-- Location: IOIBUF_X5_Y0_N29
\sc_tdo_hybride_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(12),
	o => sc_tdo_hybride_c(12));

-- Location: IOIBUF_X30_Y0_N1
\sc_tdo_hybride_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(11),
	o => sc_tdo_hybride_c(11));

-- Location: IOIBUF_X35_Y29_N8
\sc_tdo_hybride_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(10),
	o => sc_tdo_hybride_c(10));

-- Location: IOIBUF_X41_Y21_N22
\sc_tdo_hybride_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(9),
	o => sc_tdo_hybride_c(9));

-- Location: IOIBUF_X35_Y29_N22
\sc_tdo_hybride_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(7),
	o => sc_tdo_hybride_c(7));

-- Location: IOIBUF_X41_Y15_N15
\sc_tdo_hybride_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(6),
	o => sc_tdo_hybride_c(6));

-- Location: IOIBUF_X41_Y15_N1
\sc_tdo_hybride_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(4),
	o => sc_tdo_hybride_c(4));

-- Location: IOIBUF_X19_Y29_N1
\sc_tdo_hybride_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(3),
	o => sc_tdo_hybride_c(3));

-- Location: IOIBUF_X41_Y4_N8
\latchup_hybride_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(14),
	o => latchup_hybride_c(14));

-- Location: IOIBUF_X41_Y7_N22
\latchup_hybride_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(13),
	o => latchup_hybride_c(13));

-- Location: IOIBUF_X30_Y0_N22
\latchup_hybride_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(11),
	o => latchup_hybride_c(11));

-- Location: IOIBUF_X19_Y29_N29
\latchup_hybride_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(5),
	o => latchup_hybride_c(5));

-- Location: IOIBUF_X41_Y9_N15
\latchup_hybride_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(1),
	o => latchup_hybride_c(1));

-- Location: IOIBUF_X0_Y7_N15
des_bist_pass_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_des_bist_pass,
	o => des_bist_pass_c);

-- Location: IOIBUF_X0_Y10_N8
\ladder_addr_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(1),
	o => ladder_addr_c(1));

-- Location: IOIBUF_X0_Y11_N15
\ladder_addr_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(0),
	o => ladder_addr_c(0));

-- Location: IOIBUF_X0_Y21_N15
\card_ser_num_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(3),
	o => card_ser_num_c(3));

-- Location: IOIBUF_X5_Y29_N8
\card_ser_num_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(1),
	o => card_ser_num_c(1));

-- Location: IOIBUF_X3_Y29_N1
\card_ser_num_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(0),
	o => card_ser_num_c(0));

-- Location: IOIBUF_X0_Y26_N8
i : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => temperature,
	o => temperature_c);

-- Location: FF_X20_Y14_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N10
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- ((\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\))))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\);

-- Location: FF_X20_Y14_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\);

-- Location: FF_X20_Y14_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N26
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- ((!\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\);

-- Location: FF_X20_Y14_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\);

-- Location: FF_X16_Y15_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N20
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (!\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- ((!\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\);

-- Location: LCCOMB_X19_Y14_N30
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25_a_x\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\);

-- Location: FF_X20_Y14_N9
\allumage_hybride|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|scan_out_0\);

-- Location: FF_X20_Y14_N7
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\);

-- Location: FF_X20_Y14_N29
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N6
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (!\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- ((!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\))))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (((!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|scan_out_0\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\);

-- Location: LCCOMB_X20_Y14_N8
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ & 
-- ((\allumage_hybride|a_0_d_e|scan_out_0\))) # (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \allumage_hybride|a_0_d_e|scan_out_0\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21_a\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\);

-- Location: FF_X20_Y14_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\);

-- Location: FF_X22_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N0
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x\);

-- Location: LCCOMB_X20_Y14_N28
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18_a_x\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\);

-- Location: LCCOMB_X20_Y14_N4
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_21\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_18\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\);

-- Location: LCCOMB_X28_Y13_N2
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X28_Y13_N12
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\ & ((!sc_tdo_hybride_c(10)))) # 
-- (!\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => sc_tdo_hybride_c(10),
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\);

-- Location: LCCOMB_X20_Y13_N14
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & !\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\);

-- Location: FF_X24_Y13_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\);

-- Location: LCCOMB_X20_Y13_N26
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & !\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X20_Y13_N30
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\ = (\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!sc_tdo_hybride_c(14))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))) # (!\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\ & (((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(14),
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|un1_tdi_suivant\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\);

-- Location: LCCOMB_X20_Y13_N0
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (((!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\)))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ 
-- & ((\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(6)))) # (!\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\ & 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un1_tdi_suivant\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5_a\,
	datad => sc_tdo_hybride_c(6),
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5\);

-- Location: LCCOMB_X24_Y13_N26
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\);

-- Location: FF_X24_Y13_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\);

-- Location: LCCOMB_X23_Y13_N14
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y13_N28
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!sc_tdo_hybride_c(12))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))) # (!\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\ & (((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un1_tdi_suivant\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => sc_tdo_hybride_c(12),
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\);

-- Location: LCCOMB_X24_Y13_N4
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- ((!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (sc_tdo_hybride_c(4))))) # (!\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\ & 
-- (((!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un1_tdi_suivant\,
	datab => sc_tdo_hybride_c(4),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2_a\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2\);

-- Location: LCCOMB_X24_Y14_N12
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (((!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5\ & \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (((!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)) # (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_2\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_5\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\);

-- Location: FF_X21_Y13_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\);

-- Location: LCCOMB_X21_Y13_N14
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant\ = (\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\)) # (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ & ((sc_tdo_hybride_c(11)))) # (!\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => sc_tdo_hybride_c(11),
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X21_Y13_N2
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X21_Y13_N24
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ & (sc_tdo_hybride_c(3))) # (!\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\ & 
-- ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(3),
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un1_tdi_suivant\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x\);

-- Location: FF_X21_Y13_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\);

-- Location: LCCOMB_X21_Y13_N18
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\ & ((\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\))) # 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\ & (sc_tdo_hybride_c(7))))) # (!\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\ & (((\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(7),
	datab => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant\);

-- Location: FF_X21_Y13_N23
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\);

-- Location: LCCOMB_X21_Y13_N22
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\ & ((\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\)) # 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\ & ((sc_tdo_hybride_c(15)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\,
	datad => sc_tdo_hybride_c(15),
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X21_Y13_N10
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (((!\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant\ & \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (((!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)) # (!\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tdi_suivant\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tdi_suivant\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\);

-- Location: LCCOMB_X21_Y13_N6
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13\ = (\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\ & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x\ & 
-- ((!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)))) # (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\ & (((\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant\) # 
-- (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13_a\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tdi_suivant_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tdi_suivant\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13\);

-- Location: FF_X24_Y13_N9
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\);

-- Location: LCCOMB_X24_Y13_N8
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\ & \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y13_N2
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\ = (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!sc_tdo_hybride_c(13))) # 
-- (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))) # (!\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\ & (((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(13),
	datab => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un1_tdi_suivant\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\);

-- Location: PLL_1
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 8,
	c0_initial => 1,
	c0_low => 8,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 4,
	c1_initial => 1,
	c1_low => 4,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 80,
	c2_initial => 1,
	c2_low => 80,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "0",
	clk2_counter => "c2",
	clk2_divide_by => 10,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 25000,
	inclk1_input_frequency => 25000,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 16,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5773,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 195,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \ALT_INV_reset_n_c~clkctrl_outclk\,
	fbin => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\,
	clkswitch => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_INCLK_bus\,
	activeclock => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	locked => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLK_bus\,
	clkbad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll1_CLKBAD_bus\);

-- Location: LCCOMB_X11_Y8_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3\ = ladder_fpga_adc_bit_count_cs_integer(3) $ (((ladder_fpga_adc_bit_count_cs_integer(1)) # ((ladder_fpga_adc_bit_count_cs_integer(2)) # 
-- (ladder_fpga_adc_bit_count_cs_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(1),
	datab => ladder_fpga_adc_bit_count_cs_integer(2),
	datac => ladder_fpga_adc_bit_count_cs_integer(3),
	datad => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3\);

-- Location: LCCOMB_X19_Y14_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & !\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\);

-- Location: FF_X23_Y9_N3
\allumage_hybride|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_15_b_c|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|ff1\);

-- Location: FF_X16_Y14_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1\);

-- Location: FF_X20_Y10_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1\);

-- Location: FF_X17_Y14_N3
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\);

-- Location: FF_X20_Y10_N15
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1\);

-- Location: FF_X16_Y15_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\);

-- Location: FF_X12_Y11_N3
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1\);

-- Location: FF_X23_Y9_N19
\allumage_hybride|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_14_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|ff1\);

-- Location: FF_X23_Y9_N27
\allumage_hybride|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_13_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|ff1\);

-- Location: FF_X23_Y9_N11
\allumage_hybride|a_12_d_e|sc_updateDR_0x09_11_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|sc_updateDR_0x09_11_ret\);

-- Location: FF_X24_Y11_N29
\allumage_hybride|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_12_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|ff1\);

-- Location: FF_X23_Y9_N7
\allumage_hybride|a_11_d_e|sc_updateDR_0x09_10_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|sc_updateDR_0x09_10_ret\);

-- Location: FF_X24_Y11_N25
\allumage_hybride|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_11_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|ff1\);

-- Location: FF_X23_Y8_N31
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\);

-- Location: FF_X24_Y12_N13
\allumage_hybride|a_2_d_e|sc_updateDR_0x09_1_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_2_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|sc_updateDR_0x09_1_ret\);

-- Location: FF_X24_Y12_N23
\allumage_hybride|a_1_d_e|sc_updateDR_0x09_0_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|sc_updateDR_0x09_0_ret\);

-- Location: FF_X23_Y13_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\);

-- Location: FF_X23_Y13_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\);

-- Location: FF_X22_Y13_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\);

-- Location: FF_X22_Y13_N9
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\);

-- Location: FF_X20_Y13_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\);

-- Location: FF_X23_Y13_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\);

-- Location: M9K_X13_Y12_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => ladder_fpga_fifo21_wr,
	portbre => VCC,
	portbaddrstall => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	clk0 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => ladder_fpga_fifo21_wr,
	ena1 => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	clr1 => \ALT_INV_reset_n_c~clkctrl_outclk\,
	portadatain => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y8_N29
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(3));

-- Location: FF_X15_Y8_N23
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2));

-- Location: LCCOMB_X15_Y8_N22
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_2 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\ = (!level_shifter_dac_load_indice(1) & ((level_shifter_dac_load_indice(0) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2)))) # (!level_shifter_dac_load_indice(0) & 
-- (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(3),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(2),
	datad => level_shifter_dac_load_indice(0),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\);

-- Location: FF_X15_Y8_N11
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7));

-- Location: FF_X16_Y8_N19
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3));

-- Location: FF_X15_Y8_N7
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11));

-- Location: LCCOMB_X15_Y8_N6
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_11_x : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x\ = (level_shifter_dac_load_indice(3) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3)))) # (!level_shifter_dac_load_indice(3) & 
-- (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => level_shifter_dac_load_indice(3),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(11),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(3),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x\);

-- Location: LCCOMB_X15_Y8_N10
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\ = (level_shifter_dac_load_indice(2) & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x\)))) # (!level_shifter_dac_load_indice(2) & 
-- (((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7))) # (!level_shifter_dac_load_indice(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(2),
	datab => level_shifter_dac_load_indice(3),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(7),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_11_x\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\);

-- Location: FF_X16_Y8_N3
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(6));

-- Location: FF_X23_Y14_N27
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y15_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1_RNIQUHD1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0_a3_1\ = (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0_a3_1\);

-- Location: LCCOMB_X24_Y15_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNI390L_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0_a\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0_a\);

-- Location: LCCOMB_X24_Y15_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0_a\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & 
-- ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0_a\);

-- Location: FF_X16_Y14_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\);

-- Location: FF_X10_Y10_N27
\comp_mesure_temperature|temperature0_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_0__g3\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_0\);

-- Location: FF_X17_Y14_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N13
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\);

-- Location: FF_X16_Y15_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N5
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\);

-- Location: FF_X22_Y9_N15
\allumage_hybride|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|scan_out\);

-- Location: FF_X22_Y9_N9
\allumage_hybride|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y9_N10
\allumage_hybride|a_12_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_12_d_e|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_12_d_e|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_12_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_12_d_e|ff2_0\,
	combout => \allumage_hybride|a_12_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X24_Y11_N17
\allumage_hybride|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y9_N6
\allumage_hybride|a_11_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_11_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_11_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_11_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_11_d_e|ff1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_11_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X24_Y11_N31
\allumage_hybride|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|scan_out_0\);

-- Location: FF_X24_Y11_N23
\allumage_hybride|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|scan_out_0\);

-- Location: FF_X22_Y10_N31
\allumage_hybride|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y12_N12
\allumage_hybride|a_2_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_2_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_2_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_2_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_2_d_e|ff1\,
	combout => \allumage_hybride|a_2_d_e|pulse_a_l_ecriture_0\);

-- Location: LCCOMB_X24_Y12_N22
\allumage_hybride|a_1_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_1_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_1_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_1_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_1_d_e|ff1\,
	combout => \allumage_hybride|a_1_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X22_Y13_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\);

-- Location: FF_X22_Y13_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\);

-- Location: FF_X22_Y13_N15
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\);

-- Location: FF_X24_Y13_N7
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\);

-- Location: FF_X22_Y13_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\);

-- Location: FF_X22_Y13_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\);

-- Location: FF_X24_Y13_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\);

-- Location: LCCOMB_X15_Y13_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5\(17) = (ladder_fpga_mux_status_count_integer(0) & (\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5\(17));

-- Location: LCCOMB_X16_Y13_N30
\ladder_fpga_mux_statusin_3_4_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(16) = (ladder_fpga_mux_status_count_integer(0) & ((\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	combout => ladder_fpga_mux_statusin_3_4(16));

-- Location: LCCOMB_X9_Y11_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(13) = (ladder_fpga_mux_status_count_integer(0) & (ladder_addr_c(1))) # (!ladder_fpga_mux_status_count_integer(0) & ((card_ser_num_c(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_addr_c(1),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => card_ser_num_c(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(13));

-- Location: LCCOMB_X11_Y11_N30
\ladder_fpga_mux_statusin_3_5_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5_x(12) = (ladder_fpga_mux_status_count_integer(0) & (ladder_addr_c(0))) # (!ladder_fpga_mux_status_count_integer(0) & ((card_ser_num_c(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_addr_c(0),
	datab => ladder_fpga_mux_status_count_integer(0),
	datad => card_ser_num_c(0),
	combout => ladder_fpga_mux_statusin_3_5_x(12));

-- Location: LCCOMB_X9_Y13_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(12) = (ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_status_count_integer(0))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & 
-- (!\crc_error~input_o\)) # (!ladder_fpga_mux_status_count_integer(0) & ((\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => \crc_error~input_o\,
	datad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(12));

-- Location: FF_X10_Y4_N29
\ladder_fpga_nbr_hold_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(11));

-- Location: FF_X10_Y11_N27
\ladder_fpga_nbr_test_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(10));

-- Location: FF_X10_Y4_N27
\ladder_fpga_nbr_hold_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c10_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(10));

-- Location: LCCOMB_X11_Y11_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(10) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(10))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(10),
	datab => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(10),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(10));

-- Location: FF_X11_Y10_N1
\comp_mesure_temperature|temperature3_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_11__g3\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_9\);

-- Location: FF_X10_Y11_N23
\ladder_fpga_nbr_test_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(8));

-- Location: FF_X12_Y10_N27
\comp_mesure_temperature|temperature2_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_11__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_8\);

-- Location: FF_X11_Y10_N9
\comp_mesure_temperature|temperature3_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1_0_10__g3\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_8\);

-- Location: LCCOMB_X12_Y10_N26
\ladder_fpga_mux_statusin_3_3_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(8) = (ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_8\ & ((ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (((!ladder_fpga_mux_status_count_integer(1)) # (!\comp_mesure_temperature|temperature2_8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_8\,
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_mesure_temperature|temperature2_8\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3_a(8));

-- Location: LCCOMB_X11_Y11_N6
\ladder_fpga_mux_statusin_3_4_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(7) = (ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_test(7)))) # (!ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_hold(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(7),
	datab => ladder_fpga_nbr_test(7),
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_4(7));

-- Location: FF_X11_Y10_N27
\comp_mesure_temperature|temperature3_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_6\);

-- Location: LCCOMB_X10_Y11_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(5) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(5))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(5),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(5),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(5));

-- Location: FF_X11_Y10_N11
\comp_mesure_temperature|temperature2_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_8__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_5\);

-- Location: FF_X11_Y10_N17
\comp_mesure_temperature|temperature3_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_9__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_5\);

-- Location: LCCOMB_X11_Y10_N16
\ladder_fpga_mux_statusin_3_3_a_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(5) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & ((!\comp_mesure_temperature|temperature3_5\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (!\comp_mesure_temperature|temperature2_5\)))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature2_5\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature3_5\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(5));

-- Location: LCCOMB_X9_Y11_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(4) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(4))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datab => ladder_fpga_nbr_test(4),
	datac => ladder_fpga_nbr_hold(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(4));

-- Location: FF_X10_Y11_N13
\ladder_fpga_nbr_test_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(3));

-- Location: FF_X10_Y4_N13
\ladder_fpga_nbr_hold_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c3_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(3));

-- Location: LCCOMB_X9_Y11_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(3) = (ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_test(3)))) # (!ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_hold(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => ladder_fpga_nbr_hold(3),
	datad => ladder_fpga_nbr_test(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(3));

-- Location: FF_X11_Y9_N27
\comp_mesure_temperature|temperature0_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_3~feeder_combout\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_3\);

-- Location: FF_X10_Y11_N11
\ladder_fpga_nbr_test_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(2));

-- Location: FF_X10_Y4_N11
\ladder_fpga_nbr_hold_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c2_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(2));

-- Location: LCCOMB_X9_Y11_N10
\ladder_fpga_mux_statusin_3_4_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(2) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(2))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(2),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(2),
	combout => ladder_fpga_mux_statusin_3_4(2));

-- Location: FF_X9_Y10_N3
\comp_mesure_temperature|temperature1_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_2~feeder_combout\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_2\);

-- Location: LCCOMB_X11_Y11_N26
\ladder_fpga_mux_statusin_3_4_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(1) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(1))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(1),
	combout => ladder_fpga_mux_statusin_3_4(1));

-- Location: FF_X11_Y9_N31
\comp_mesure_temperature|temperature1_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_1~feeder_combout\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_1\);

-- Location: FF_X11_Y10_N23
\comp_mesure_temperature|temperature3_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_5__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_1\);

-- Location: FF_X10_Y11_N7
\ladder_fpga_nbr_test_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(0));

-- Location: FF_X10_Y4_N7
\ladder_fpga_nbr_hold_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c0_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(0));

-- Location: LCCOMB_X10_Y11_N2
\ladder_fpga_mux_statusin_3_4_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(0) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(0))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(0),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(0),
	combout => ladder_fpga_mux_statusin_3_4(0));

-- Location: FF_X11_Y10_N13
\comp_mesure_temperature|temperature3_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_0~feeder_combout\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_0\);

-- Location: LCCOMB_X16_Y8_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_RNI0SEM\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_4\);

-- Location: LCCOMB_X16_Y8_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_RNIIODN\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_4\);

-- Location: FF_X22_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\);

-- Location: LCCOMB_X8_Y8_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5\ = (cnt_readout(5)) # (cnt_readout(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(5),
	datad => cnt_readout(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5\);

-- Location: LCCOMB_X9_Y8_N8
\state_readout_RNO_2_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_3__g0_0_a3_6\ = (!cnt_readout(0) & (!cnt_readout(4) & (!cnt_readout(5) & !cnt_readout(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(0),
	datab => cnt_readout(4),
	datac => cnt_readout(5),
	datad => cnt_readout(6),
	combout => \state_readout_ns_0_3__g0_0_a3_6\);

-- Location: LCCOMB_X10_Y8_N10
\state_readout_RNO_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_3__g0_0_a\ = (\state_readout_ns_0_3__g0_0_a3_6\ & (cnt_readout(8) & (!cnt_readout(7) & state_readout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_readout_ns_0_3__g0_0_a3_6\,
	datab => cnt_readout(8),
	datac => cnt_readout(7),
	datad => state_readout(3),
	combout => \state_readout_ns_0_3__g0_0_a\);

-- Location: LCCOMB_X23_Y15_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_0\);

-- Location: LCCOMB_X21_Y15_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_1_x\ = (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_1_x\);

-- Location: LCCOMB_X22_Y15_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_5\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_5\);

-- Location: LCCOMB_X22_Y15_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0_1\);

-- Location: LCCOMB_X22_Y15_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_1\);

-- Location: FF_X16_Y9_N25
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\);

-- Location: LCCOMB_X19_Y14_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1\ = (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & 
-- !\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1\);

-- Location: FF_X19_Y9_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\);

-- Location: LCCOMB_X10_Y10_N26
\comp_mesure_temperature|temperature0_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g3\ = (\comp_mesure_temperature|cnt\(1)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(1),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_0__g3\);

-- Location: LCCOMB_X9_Y10_N30
\comp_mesure_temperature|state_ns_i_0_o2_1_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_1\(6) = (\comp_mesure_temperature|cnt\(13)) # ((\comp_mesure_temperature|cnt\(14)) # ((\comp_mesure_temperature|cnt\(15)) # (\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_1\(6));

-- Location: FF_X17_Y14_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\);

-- Location: FF_X19_Y9_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\);

-- Location: FF_X16_Y15_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\);

-- Location: FF_X19_Y9_N19
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\);

-- Location: FF_X7_Y13_N11
\ladder_fpga_nbr_rclk_echelle_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c4_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(4));

-- Location: FF_X7_Y13_N5
\ladder_fpga_nbr_rclk_echelle_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c1_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(1));

-- Location: LCCOMB_X8_Y13_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x\ = (tokenin_echelle_c & ladder_fpga_event_controller_state_ip(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_echelle_c,
	datac => ladder_fpga_event_controller_state_ip(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x\);

-- Location: LCCOMB_X8_Y13_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\ = (!ladder_fpga_event_controller_state_ip(4) & (!ladder_fpga_event_controller_state_ip(2) & !ladder_fpga_event_controller_state_ip(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\);

-- Location: LCCOMB_X10_Y11_N6
ladder_fpga_nbr_test_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c0_combout = ladder_fpga_nbr_test(0) $ (VCC)
-- ladder_fpga_nbr_test_c0_cout = CARRY(ladder_fpga_nbr_test(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(0),
	datad => VCC,
	combout => ladder_fpga_nbr_test_c0_combout,
	cout => ladder_fpga_nbr_test_c0_cout);

-- Location: LCCOMB_X10_Y11_N10
ladder_fpga_nbr_test_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c2_combout = (ladder_fpga_nbr_test(2) & (ladder_fpga_nbr_test_c1_cout $ (GND))) # (!ladder_fpga_nbr_test(2) & (!ladder_fpga_nbr_test_c1_cout & VCC))
-- ladder_fpga_nbr_test_c2_cout = CARRY((ladder_fpga_nbr_test(2) & !ladder_fpga_nbr_test_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(2),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c1_cout,
	combout => ladder_fpga_nbr_test_c2_combout,
	cout => ladder_fpga_nbr_test_c2_cout);

-- Location: LCCOMB_X10_Y11_N12
ladder_fpga_nbr_test_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c3_combout = (ladder_fpga_nbr_test(3) & (!ladder_fpga_nbr_test_c2_cout)) # (!ladder_fpga_nbr_test(3) & ((ladder_fpga_nbr_test_c2_cout) # (GND)))
-- ladder_fpga_nbr_test_c3_cout = CARRY((!ladder_fpga_nbr_test_c2_cout) # (!ladder_fpga_nbr_test(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(3),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c2_cout,
	combout => ladder_fpga_nbr_test_c3_combout,
	cout => ladder_fpga_nbr_test_c3_cout);

-- Location: LCCOMB_X10_Y11_N22
ladder_fpga_nbr_test_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c8_combout = (ladder_fpga_nbr_test(8) & (ladder_fpga_nbr_test_c7_cout $ (GND))) # (!ladder_fpga_nbr_test(8) & (!ladder_fpga_nbr_test_c7_cout & VCC))
-- ladder_fpga_nbr_test_c8_cout = CARRY((ladder_fpga_nbr_test(8) & !ladder_fpga_nbr_test_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(8),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c7_cout,
	combout => ladder_fpga_nbr_test_c8_combout,
	cout => ladder_fpga_nbr_test_c8_cout);

-- Location: LCCOMB_X10_Y11_N26
ladder_fpga_nbr_test_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c10_combout = (ladder_fpga_nbr_test(10) & (ladder_fpga_nbr_test_c9_cout $ (GND))) # (!ladder_fpga_nbr_test(10) & (!ladder_fpga_nbr_test_c9_cout & VCC))
-- ladder_fpga_nbr_test_c10_cout = CARRY((ladder_fpga_nbr_test(10) & !ladder_fpga_nbr_test_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(10),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c9_cout,
	combout => ladder_fpga_nbr_test_c10_combout,
	cout => ladder_fpga_nbr_test_c10_cout);

-- Location: LCCOMB_X10_Y4_N6
ladder_fpga_nbr_hold_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c0_combout = ladder_fpga_nbr_hold(0) $ (VCC)
-- ladder_fpga_nbr_hold_c0_cout = CARRY(ladder_fpga_nbr_hold(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(0),
	datad => VCC,
	combout => ladder_fpga_nbr_hold_c0_combout,
	cout => ladder_fpga_nbr_hold_c0_cout);

-- Location: LCCOMB_X10_Y4_N10
ladder_fpga_nbr_hold_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c2_combout = (ladder_fpga_nbr_hold(2) & (ladder_fpga_nbr_hold_c1_cout $ (GND))) # (!ladder_fpga_nbr_hold(2) & (!ladder_fpga_nbr_hold_c1_cout & VCC))
-- ladder_fpga_nbr_hold_c2_cout = CARRY((ladder_fpga_nbr_hold(2) & !ladder_fpga_nbr_hold_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(2),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c1_cout,
	combout => ladder_fpga_nbr_hold_c2_combout,
	cout => ladder_fpga_nbr_hold_c2_cout);

-- Location: LCCOMB_X10_Y4_N12
ladder_fpga_nbr_hold_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c3_combout = (ladder_fpga_nbr_hold(3) & (!ladder_fpga_nbr_hold_c2_cout)) # (!ladder_fpga_nbr_hold(3) & ((ladder_fpga_nbr_hold_c2_cout) # (GND)))
-- ladder_fpga_nbr_hold_c3_cout = CARRY((!ladder_fpga_nbr_hold_c2_cout) # (!ladder_fpga_nbr_hold(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(3),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c2_cout,
	combout => ladder_fpga_nbr_hold_c3_combout,
	cout => ladder_fpga_nbr_hold_c3_cout);

-- Location: LCCOMB_X10_Y4_N24
ladder_fpga_nbr_hold_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c9_combout = (ladder_fpga_nbr_hold(9) & (!ladder_fpga_nbr_hold_c8_cout)) # (!ladder_fpga_nbr_hold(9) & ((ladder_fpga_nbr_hold_c8_cout) # (GND)))
-- ladder_fpga_nbr_hold_c9_cout = CARRY((!ladder_fpga_nbr_hold_c8_cout) # (!ladder_fpga_nbr_hold(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(9),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c8_cout,
	combout => ladder_fpga_nbr_hold_c9_combout,
	cout => ladder_fpga_nbr_hold_c9_cout);

-- Location: LCCOMB_X10_Y4_N26
ladder_fpga_nbr_hold_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c10_combout = (ladder_fpga_nbr_hold(10) & (ladder_fpga_nbr_hold_c9_cout $ (GND))) # (!ladder_fpga_nbr_hold(10) & (!ladder_fpga_nbr_hold_c9_cout & VCC))
-- ladder_fpga_nbr_hold_c10_cout = CARRY((ladder_fpga_nbr_hold(10) & !ladder_fpga_nbr_hold_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(10),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c9_cout,
	combout => ladder_fpga_nbr_hold_c10_combout,
	cout => ladder_fpga_nbr_hold_c10_cout);

-- Location: LCCOMB_X10_Y4_N28
ladder_fpga_nbr_hold_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c11_combout = ladder_fpga_nbr_hold_c10_cout $ (ladder_fpga_nbr_hold(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_hold(11),
	cin => ladder_fpga_nbr_hold_c10_cout,
	combout => ladder_fpga_nbr_hold_c11_combout);

-- Location: FF_X9_Y9_N13
\comp_mesure_temperature|state_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_469_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(6));

-- Location: FF_X19_Y11_N11
\ladder_fpga_data_packer_temp_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(9));

-- Location: FF_X19_Y11_N31
\ladder_fpga_data_packer_temp_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(5));

-- Location: LCCOMB_X19_Y11_N10
\ladder_fpga_fifo21_input_11_1_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(5) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(5))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(5),
	datac => ladder_fpga_data_packer_temp(9),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(5));

-- Location: FF_X20_Y11_N29
\ladder_fpga_data_packer_temp_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(4));

-- Location: LCCOMB_X20_Y11_N30
\ladder_fpga_fifo21_input_11_1_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(4) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(4))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(4),
	datab => ladder_fpga_fifo21_input_11_sn_m3,
	datac => ladder_fpga_data_packer_temp(8),
	combout => ladder_fpga_fifo21_input_11_1(4));

-- Location: FF_X17_Y12_N23
\ladder_fpga_data_packer_temp_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(3));

-- Location: LCCOMB_X17_Y12_N12
\ladder_fpga_fifo21_input_11_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(3) = (ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(3)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(7),
	datac => ladder_fpga_data_packer_temp(3),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(3));

-- Location: LCCOMB_X19_Y11_N8
\ladder_fpga_fifo21_input_11_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(0) = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_data_packer_temp(8)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & 
-- (ladder_fpga_data_packer_temp(12))))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (ladder_fpga_data_packer_temp(12))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & 
-- ((ladder_fpga_data_packer_temp(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_data_packer_temp(12),
	datac => ladder_fpga_data_packer_temp(8),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	combout => ladder_fpga_fifo21_input_11_0(0));

-- Location: FF_X20_Y11_N27
\ladder_fpga_data_packer_temp_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(0));

-- Location: LCCOMB_X20_Y11_N26
\ladder_fpga_fifo21_input_11_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(0) = (ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(0)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(4),
	datac => ladder_fpga_data_packer_temp(0),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(0));

-- Location: LCCOMB_X19_Y11_N24
\ladder_fpga_fifo21_input_11_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(0) = (ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_0(0))) # (!ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_1(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8,
	datab => ladder_fpga_fifo21_input_11_0(0),
	datad => ladder_fpga_fifo21_input_11_1(0),
	combout => ladder_fpga_fifo21_input_11_3(0));

-- Location: LCCOMB_X16_Y13_N12
\ladder_fpga_fifo21_input_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_0__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(0)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(0),
	datad => ladder_fpga_fifo21_input_11_3(0),
	combout => \ladder_fpga_fifo21_input_1_0_0__m2\);

-- Location: FF_X21_Y14_N23
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X8_Y10_N6
\comp_mesure_temperature|state_ns_0_0_o2_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_o2_1\(2) = (((!\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt\(5))) # (!\comp_mesure_temperature|cnt\(9))) # (!\comp_mesure_temperature|cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datab => \comp_mesure_temperature|cnt\(5),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|cnt\(9),
	combout => \comp_mesure_temperature|state_ns_0_0_o2_1\(2));

-- Location: LCCOMB_X8_Y10_N8
\comp_mesure_temperature|state_ns_0_0_o2_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_o2\(2) = ((\comp_mesure_temperature|state_ns_0_0_o2_1\(2)) # (!\comp_mesure_temperature|cnt\(6))) # (!\comp_mesure_temperature|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(7),
	datac => \comp_mesure_temperature|cnt\(6),
	datad => \comp_mesure_temperature|state_ns_0_0_o2_1\(2),
	combout => \comp_mesure_temperature|state_ns_0_0_o2\(2));

-- Location: LCCOMB_X11_Y9_N0
\comp_mesure_temperature|state_RNO_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_0_2__g1_a\ = (!\comp_mesure_temperature|cnt\(12) & ((\comp_mesure_temperature|state_ns_0_0_o2\(2)) # (!\comp_mesure_temperature|cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0_o2\(2),
	datab => \comp_mesure_temperature|cnt\(10),
	datac => \comp_mesure_temperature|cnt\(12),
	combout => \comp_mesure_temperature|state_ns_0_0_0_2__g1_a\);

-- Location: LCCOMB_X7_Y9_N22
\comp_mesure_temperature|state_RNO_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_0_2__g1\ = (\comp_mesure_temperature|state\(10) & (!\comp_mesure_temperature|cnt\(11) & (!\comp_mesure_temperature|state_ns_i_0_o2_1\(6) & \comp_mesure_temperature|state_ns_0_0_0_2__g1_a\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(10),
	datab => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_1\(6),
	datad => \comp_mesure_temperature|state_ns_0_0_0_2__g1_a\,
	combout => \comp_mesure_temperature|state_ns_0_0_0_2__g1\);

-- Location: FF_X10_Y8_N3
\state_readout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \state_readout_ns_a2_0_0__g0_x\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state_readout(5));

-- Location: FF_X17_Y9_N23
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\);

-- Location: FF_X7_Y9_N5
\comp_mesure_temperature|state_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_i_i_0_0__g0_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(12));

-- Location: LCCOMB_X8_Y9_N26
\comp_mesure_temperature|state_ns_i_i_o2_2_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_o2_2\(0) = (((!\comp_mesure_temperature|cnt\(11)) # (!\comp_mesure_temperature|state_ns_i_0_o2_1\(4))) # (!\comp_mesure_temperature|cnt\(12))) # (!\comp_mesure_temperature|cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(10),
	datab => \comp_mesure_temperature|cnt\(12),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_1\(4),
	datad => \comp_mesure_temperature|cnt\(11),
	combout => \comp_mesure_temperature|state_ns_i_i_o2_2\(0));

-- Location: FF_X7_Y9_N1
\comp_mesure_temperature|temperature_in_sync_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature_in_sync~feeder_combout\,
	ena => G_629,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature_in_sync\);

-- Location: FF_X7_Y9_N19
\comp_mesure_temperature|state_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_0_0_3__g0_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(9));

-- Location: LCCOMB_X11_Y9_N22
\comp_mesure_temperature|state_ns_0_0_o2_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_o2_0\(2) = (\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1)) # ((\comp_mesure_temperature|cnt\(12)) # ((\comp_mesure_temperature|cnt\(15)) # (\comp_mesure_temperature|state_ns_i_0_o2_4\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datab => \comp_mesure_temperature|cnt\(12),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_4\(6),
	combout => \comp_mesure_temperature|state_ns_0_0_o2_0\(2));

-- Location: FF_X17_Y14_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N15
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\);

-- Location: FF_X16_Y15_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N25
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\);

-- Location: FF_X21_Y14_N31
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X7_Y13_N4
ladder_fpga_nbr_rclk_echelle_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c1_combout = (ladder_fpga_nbr_rclk_echelle(1) & (!ladder_fpga_nbr_rclk_echelle_c0_cout)) # (!ladder_fpga_nbr_rclk_echelle(1) & ((ladder_fpga_nbr_rclk_echelle_c0_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c1_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c0_cout) # (!ladder_fpga_nbr_rclk_echelle(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(1),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c0_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c1_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c1_cout);

-- Location: LCCOMB_X7_Y13_N10
ladder_fpga_nbr_rclk_echelle_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c4_combout = (ladder_fpga_nbr_rclk_echelle(4) & (ladder_fpga_nbr_rclk_echelle_c3_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(4) & (!ladder_fpga_nbr_rclk_echelle_c3_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c4_cout = CARRY((ladder_fpga_nbr_rclk_echelle(4) & !ladder_fpga_nbr_rclk_echelle_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c3_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c4_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c4_cout);

-- Location: LCCOMB_X5_Y13_N22
\un26_ladder_fpga_nbr_rclk_echelle_28_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(28) = (ladder_fpga_nbr_rclk_echelle(4) & (((!un26_ladder_fpga_nbr_rclk_echelle_cout(30))) # (!ladder_fpga_nbr_rclk_echelle(3)))) # (!ladder_fpga_nbr_rclk_echelle(4) & (((ladder_fpga_nbr_rclk_echelle(3) & 
-- un26_ladder_fpga_nbr_rclk_echelle_cout(30))) # (GND)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(28) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(30)) # (!ladder_fpga_nbr_rclk_echelle(3))) # (!ladder_fpga_nbr_rclk_echelle(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datab => ladder_fpga_nbr_rclk_echelle(3),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(30),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(28),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(28));

-- Location: LCCOMB_X6_Y13_N0
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(28),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4\);

-- Location: LCCOMB_X6_Y13_N18
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_1 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & !ladder_fpga_nbr_rclk_echelle(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => ladder_fpga_nbr_rclk_echelle(1),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_1\);

-- Location: LCCOMB_X5_Y13_N10
\un26_ladder_fpga_nbr_rclk_echelle_21_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(21) = (ladder_fpga_nbr_rclk_echelle(11) & (((!ladder_fpga_nbr_rclk_echelle(12) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(23)))) # (!ladder_fpga_nbr_rclk_echelle(11) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(23)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(21) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(23)) # (!ladder_fpga_nbr_rclk_echelle(11))) # (!ladder_fpga_nbr_rclk_echelle(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datab => ladder_fpga_nbr_rclk_echelle(11),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(23),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(21),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(21));

-- Location: LCCOMB_X5_Y13_N12
\un26_ladder_fpga_nbr_rclk_echelle_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(19) = un26_ladder_fpga_nbr_rclk_echelle_cout(21) $ (!ladder_fpga_nbr_rclk_echelle(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_rclk_echelle(13),
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(21),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(19));

-- Location: LCCOMB_X5_Y13_N26
\un26_ladder_fpga_nbr_rclk_echelle_24_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(24) = (ladder_fpga_nbr_rclk_echelle(8) & (((!un26_ladder_fpga_nbr_rclk_echelle_cout(26))) # (!ladder_fpga_nbr_rclk_echelle(7)))) # (!ladder_fpga_nbr_rclk_echelle(8) & (((ladder_fpga_nbr_rclk_echelle(7) & 
-- un26_ladder_fpga_nbr_rclk_echelle_cout(26))) # (GND)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(24) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(26)) # (!ladder_fpga_nbr_rclk_echelle(8))) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(7),
	datab => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(26),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(24),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(24));

-- Location: FF_X9_Y13_N5
\tokenin_pulse_duration_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => tokenin_pulse_duration_n3_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(3));

-- Location: FF_X9_Y13_N31
\tokenin_pulse_duration_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => tokenin_pulse_duration_n1_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(1));

-- Location: LCCOMB_X9_Y13_N22
proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\ = (tokenin_pulse_duration(3) & tokenin_pulse_duration(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tokenin_pulse_duration(3),
	datad => tokenin_pulse_duration(1),
	combout => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\);

-- Location: LCCOMB_X8_Y13_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3\ = (ladder_fpga_event_controller_state_ip(2) & ladder_fpga_busy)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => ladder_fpga_busy,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3\);

-- Location: FF_X9_Y9_N3
\comp_mesure_temperature|state_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_467_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(7));

-- Location: LCCOMB_X9_Y9_N20
\comp_mesure_temperature|state_RNO_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_469_i_0_g0_a\ = (!\comp_mesure_temperature|state\(7) & (((!\comp_mesure_temperature|state_ns_i_0_a4_1_1\(8) & !\comp_mesure_temperature|state\(8))) # (!\comp_mesure_temperature|state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(6),
	datab => \comp_mesure_temperature|state\(7),
	datac => \comp_mesure_temperature|state_ns_i_0_a4_1_1\(8),
	datad => \comp_mesure_temperature|state\(8),
	combout => \comp_mesure_temperature|N_469_i_0_g0_a\);

-- Location: LCCOMB_X9_Y9_N12
\comp_mesure_temperature|state_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_469_i_0_g0\ = (\comp_mesure_temperature|sTemp_in\ & (((\comp_mesure_temperature|state\(8) & \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\)) # (!\comp_mesure_temperature|N_469_i_0_g0_a\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(8),
	datab => \comp_mesure_temperature|N_469_i_0_g0_a\,
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\,
	combout => \comp_mesure_temperature|N_469_i_0_g0\);

-- Location: FF_X21_Y14_N27
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X10_Y8_N2
\state_readout_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_a2_0_0__g0_x\ = (state_readout(4)) # ((state_readout_ns_a2_1(0)) # (holdin_echelle_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(4),
	datac => state_readout_ns_a2_1(0),
	datad => holdin_echelle_c,
	combout => \state_readout_ns_a2_0_0__g0_x\);

-- Location: FF_X16_Y9_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(2),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\);

-- Location: FF_X19_Y9_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\);

-- Location: LCCOMB_X7_Y9_N4
\comp_mesure_temperature|state_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_0_0__g0_0\ = (!\comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\ & ((\comp_mesure_temperature|state\(12)) # (!\comp_mesure_temperature|state_ns_i_0_i_0_1__g2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\,
	datac => \comp_mesure_temperature|state\(12),
	datad => \comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\,
	combout => \comp_mesure_temperature|state_ns_i_i_0_0__g0_0\);

-- Location: LCCOMB_X10_Y9_N30
\comp_mesure_temperature|state_ns_i_i_i_a4_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_i_a4\(12) = (!\comp_mesure_temperature|state\(0) & (!\comp_mesure_temperature|state\(1) & ((\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\) # (!\comp_mesure_temperature|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(0),
	datab => \comp_mesure_temperature|state\(1),
	datac => \comp_mesure_temperature|state\(2),
	datad => \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\,
	combout => \comp_mesure_temperature|state_ns_i_i_i_a4\(12));

-- Location: LCCOMB_X11_Y9_N10
\comp_mesure_temperature|state_RNO_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_3__g0_0_a\ = (!\comp_mesure_temperature|cnt\(11) & (!\comp_mesure_temperature|state_ns_0_0_o2_0\(2) & ((\comp_mesure_temperature|state_ns_0_0_o2\(2)) # (!\comp_mesure_temperature|cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0_o2\(2),
	datab => \comp_mesure_temperature|cnt\(10),
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|state_ns_0_0_o2_0\(2),
	combout => \comp_mesure_temperature|state_ns_0_0_3__g0_0_a\);

-- Location: LCCOMB_X7_Y9_N18
\comp_mesure_temperature|state_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_3__g0_0\ = (\comp_mesure_temperature|state\(10) & (((\comp_mesure_temperature|state_ns_0_a4_1_1\(3) & \comp_mesure_temperature|state\(9))) # (!\comp_mesure_temperature|state_ns_0_0_3__g0_0_a\))) # 
-- (!\comp_mesure_temperature|state\(10) & (\comp_mesure_temperature|state_ns_0_a4_1_1\(3) & (\comp_mesure_temperature|state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(10),
	datab => \comp_mesure_temperature|state_ns_0_a4_1_1\(3),
	datac => \comp_mesure_temperature|state\(9),
	datad => \comp_mesure_temperature|state_ns_0_0_3__g0_0_a\,
	combout => \comp_mesure_temperature|state_ns_0_0_3__g0_0\);

-- Location: FF_X16_Y14_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\);

-- Location: FF_X19_Y9_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\);

-- Location: FF_X16_Y15_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\);

-- Location: FF_X19_Y9_N3
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\,
	asdata => ladder_addr_c(2),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\);

-- Location: FF_X21_Y14_N13
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\);

-- Location: LCCOMB_X9_Y13_N12
tokenin_pulse_duration_c1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_c1 = (tokenin_pulse_duration(1) & (\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\ $ (tokenin_pulse_duration(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\,
	datac => tokenin_pulse_duration(0),
	datad => tokenin_pulse_duration(1),
	combout => tokenin_pulse_duration_c1);

-- Location: LCCOMB_X9_Y13_N4
\tokenin_pulse_duration_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n3_0_g0 = (ladder_fpga_event_controller_state_ip(3) & (tokenin_pulse_duration(3) $ (((tokenin_pulse_duration_c1 & tokenin_pulse_duration(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_c1,
	datab => tokenin_pulse_duration(2),
	datac => tokenin_pulse_duration(3),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => tokenin_pulse_duration_n3_0_g0);

-- Location: LCCOMB_X9_Y13_N30
\tokenin_pulse_duration_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n1_0_g0 = (ladder_fpga_event_controller_state_ip(3) & (\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\ $ (tokenin_pulse_duration(1) $ (tokenin_pulse_duration(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\,
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => tokenin_pulse_duration(1),
	datad => tokenin_pulse_duration(0),
	combout => tokenin_pulse_duration_n1_0_g0);

-- Location: LCCOMB_X9_Y9_N2
\comp_mesure_temperature|state_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_467_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(7)) # (\comp_mesure_temperature|state\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state\(7),
	datad => \comp_mesure_temperature|state\(8),
	combout => \comp_mesure_temperature|N_467_i_0_g0\);

-- Location: FF_X17_Y9_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\);

-- Location: FF_X16_Y15_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N7
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\);

-- Location: FF_X21_Y14_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\);

-- Location: FF_X22_Y14_N21
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out\);

-- Location: FF_X16_Y9_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(3),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\);

-- Location: FF_X12_Y9_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\);

-- Location: FF_X17_Y14_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\);

-- Location: FF_X22_Y9_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\);

-- Location: FF_X16_Y15_N1
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\);

-- Location: FF_X20_Y9_N21
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\);

-- Location: FF_X21_Y14_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\);

-- Location: FF_X15_Y9_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X15_Y9_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X22_Y9_N27
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\);

-- Location: FF_X16_Y15_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N27
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0\);

-- Location: FF_X21_Y14_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\);

-- Location: FF_X22_Y14_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out\);

-- Location: FF_X12_Y9_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(4),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\);

-- Location: FF_X14_Y10_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\);

-- Location: FF_X16_Y14_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\);

-- Location: FF_X22_Y9_N19
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\);

-- Location: FF_X17_Y15_N7
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\);

-- Location: FF_X19_Y9_N9
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\);

-- Location: FF_X21_Y14_N21
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\);

-- Location: FF_X12_Y9_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X22_Y9_N7
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N3
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0\);

-- Location: FF_X21_Y14_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\);

-- Location: FF_X22_Y14_N31
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out\);

-- Location: FF_X12_Y9_N21
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\,
	asdata => card_ser_num_c(5),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\);

-- Location: FF_X14_Y10_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\);

-- Location: FF_X16_Y15_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\);

-- Location: FF_X22_Y9_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\);

-- Location: FF_X17_Y15_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\);

-- Location: FF_X19_Y9_N15
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\);

-- Location: FF_X21_Y14_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\);

-- Location: FF_X15_Y9_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X21_Y9_N15
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X20_Y9_N17
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\);

-- Location: FF_X21_Y14_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\);

-- Location: FF_X22_Y14_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|data_out\);

-- Location: FF_X15_Y9_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\);

-- Location: FF_X14_Y10_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\);

-- Location: FF_X15_Y15_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\);

-- Location: FF_X20_Y13_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\);

-- Location: FF_X17_Y15_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\);

-- Location: FF_X20_Y9_N11
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\);

-- Location: FF_X21_Y10_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\);

-- Location: FF_X15_Y9_N9
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X20_Y13_N19
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N1
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N31
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out\);

-- Location: FF_X20_Y10_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\);

-- Location: FF_X21_Y10_N27
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out\);

-- Location: FF_X21_Y9_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\,
	asdata => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\);

-- Location: FF_X14_Y10_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\);

-- Location: FF_X15_Y15_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\);

-- Location: FF_X23_Y13_N5
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\);

-- Location: FF_X17_Y15_N29
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\);

-- Location: FF_X21_Y10_N7
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\);

-- Location: FF_X21_Y10_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\);

-- Location: LCCOMB_X23_Y12_N6
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\ = (latchup_hybride_c(5) & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\ & (!latchup_hybride_c(4)))) # (!latchup_hybride_c(5) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\) # ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\ & !latchup_hybride_c(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(5),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\,
	datac => latchup_hybride_c(4),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\);

-- Location: LCCOMB_X22_Y12_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_8\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ & (((!latchup_hybride_c(7) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\)) # (!latchup_hybride_c(6)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\ & (((!latchup_hybride_c(7) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\,
	datab => latchup_hybride_c(6),
	datac => latchup_hybride_c(7),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_8\);

-- Location: LCCOMB_X22_Y12_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\ & (((!latchup_hybride_c(0) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\)) # (!latchup_hybride_c(1)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\ & (!latchup_hybride_c(0) & ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\,
	datab => latchup_hybride_c(0),
	datac => latchup_hybride_c(1),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\);

-- Location: LCCOMB_X22_Y12_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\ & (((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\ & !latchup_hybride_c(3))) # (!latchup_hybride_c(2)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\ & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\ & ((!latchup_hybride_c(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\,
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\,
	datac => latchup_hybride_c(2),
	datad => latchup_hybride_c(3),
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\);

-- Location: LCCOMB_X22_Y12_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_14\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_8\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\) # 
-- (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_5\,
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_8\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_6\,
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_7\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_14\);

-- Location: LCCOMB_X23_Y8_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\ = (latchup_hybride_c(13) & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\ & (!latchup_hybride_c(12)))) # (!latchup_hybride_c(13) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\) # ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\ & !latchup_hybride_c(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(13),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\,
	datac => latchup_hybride_c(12),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\);

-- Location: LCCOMB_X23_Y8_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\ = (latchup_hybride_c(14) & (((!latchup_hybride_c(15) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\)))) # (!latchup_hybride_c(14) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\) # ((!latchup_hybride_c(15) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(14),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\,
	datac => latchup_hybride_c(15),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\);

-- Location: LCCOMB_X23_Y8_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\ = (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\ & (((!latchup_hybride_c(8) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\)) # (!latchup_hybride_c(9)))) # 
-- (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\ & (((!latchup_hybride_c(8) & \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\,
	datab => latchup_hybride_c(9),
	datac => latchup_hybride_c(8),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\);

-- Location: LCCOMB_X23_Y8_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\ = (latchup_hybride_c(10) & (\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\ & (!latchup_hybride_c(11)))) # (!latchup_hybride_c(10) & 
-- ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\) # ((\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\ & !latchup_hybride_c(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(10),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\,
	datac => latchup_hybride_c(11),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\);

-- Location: LCCOMB_X23_Y8_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO_1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\) # ((\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\) # 
-- (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_1\,
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_4\,
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_2\,
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_3\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\);

-- Location: LCCOMB_X21_Y9_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\ = (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_14\) # (\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_14\,
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1_13\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1_3_0_g1\);

-- Location: FF_X12_Y9_N17
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0\);

-- Location: FF_X22_Y9_N17
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N31
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0\);

-- Location: FF_X22_Y10_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\);

-- Location: FF_X21_Y10_N23
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out\);

-- Location: FF_X12_Y9_N9
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(1),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\);

-- Location: FF_X14_Y10_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\);

-- Location: FF_X15_Y15_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\);

-- Location: FF_X22_Y9_N11
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\);

-- Location: FF_X17_Y15_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\);

-- Location: FF_X21_Y10_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\);

-- Location: FF_X12_Y9_N19
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0\);

-- Location: FF_X22_Y9_N29
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N19
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0\);

-- Location: FF_X21_Y10_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out\);

-- Location: FF_X12_Y9_N3
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clkbad\(0),
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\);

-- Location: FF_X14_Y10_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\);

-- Location: FF_X15_Y15_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\);

-- Location: FF_X23_Y12_N27
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\);

-- Location: FF_X17_Y15_N21
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\);

-- Location: FF_X12_Y9_N27
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0\);

-- Location: FF_X24_Y13_N1
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0\);

-- Location: FF_X12_Y9_N31
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\);

-- Location: FF_X14_Y10_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\);

-- Location: FF_X15_Y15_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\);

-- Location: FF_X23_Y13_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\);

-- Location: FF_X17_Y15_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\);

-- Location: FF_X12_Y9_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X24_Y13_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0\);

-- Location: FF_X12_Y9_N7
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\);

-- Location: FF_X16_Y10_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature0_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\);

-- Location: FF_X15_Y15_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\);

-- Location: FF_X23_Y13_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\);

-- Location: FF_X17_Y15_N3
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\);

-- Location: FF_X12_Y9_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\);

-- Location: FF_X15_Y15_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N9
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\);

-- Location: FF_X17_Y15_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0\);

-- Location: FF_X12_Y9_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_activeclock\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\);

-- Location: FF_X16_Y10_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\);

-- Location: FF_X15_Y14_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\);

-- Location: FF_X20_Y10_N1
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\);

-- Location: FF_X17_Y14_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\);

-- Location: FF_X14_Y15_N19
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N27
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N3
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N31
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\,
	asdata => testin_echelle_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\);

-- Location: FF_X16_Y10_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\);

-- Location: FF_X16_Y14_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\);

-- Location: FF_X20_Y10_N23
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\);

-- Location: FF_X14_Y14_N1
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\);

-- Location: FF_X14_Y15_N3
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N21
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N15
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N21
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\,
	asdata => holdin_echelle_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\);

-- Location: FF_X16_Y10_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\);

-- Location: FF_X17_Y14_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\);

-- Location: FF_X20_Y10_N25
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\);

-- Location: FF_X14_Y14_N13
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\);

-- Location: FF_X14_Y15_N15
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X17_Y10_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N19
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\);

-- Location: FF_X14_Y14_N31
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N17
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\);

-- Location: FF_X16_Y10_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\);

-- Location: FF_X17_Y14_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\);

-- Location: FF_X21_Y10_N13
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\);

-- Location: FF_X14_Y14_N29
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\);

-- Location: FF_X14_Y15_N29
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N9
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N9
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\,
	asdata => \crc_error~input_o\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\);

-- Location: FF_X20_Y10_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\);

-- Location: FF_X17_Y14_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\);

-- Location: FF_X14_Y14_N7
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\);

-- Location: FF_X14_Y15_N23
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X20_Y10_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N5
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N27
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\,
	asdata => \debug_present_n_c~_wirecell_combout\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\);

-- Location: FF_X16_Y10_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\);

-- Location: FF_X17_Y14_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\);

-- Location: FF_X14_Y14_N25
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\);

-- Location: FF_X14_Y15_N13
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\);

-- Location: FF_X17_Y10_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\);

-- Location: FF_X17_Y14_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N27
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N5
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\,
	asdata => xtal_en_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\);

-- Location: FF_X16_Y10_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\);

-- Location: FF_X16_Y14_N19
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\);

-- Location: FF_X14_Y14_N11
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\);

-- Location: FF_X14_Y15_N7
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N23
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N25
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\,
	asdata => sc_serdes_ou_connec_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\);

-- Location: FF_X16_Y10_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\);

-- Location: FF_X15_Y14_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\);

-- Location: FF_X14_Y14_N17
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\);

-- Location: FF_X14_Y15_N11
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N15
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X14_Y14_N21
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\);

-- Location: FF_X14_Y15_N1
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\,
	asdata => fpga_serdes_ou_connec_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\);

-- Location: FF_X16_Y10_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\);

-- Location: FF_X15_Y14_N1
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\);

-- Location: FF_X14_Y14_N19
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\);

-- Location: FF_X17_Y10_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N23
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0\);

-- Location: FF_X16_Y10_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\);

-- Location: FF_X15_Y14_N3
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\);

-- Location: FF_X16_Y10_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N27
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\);

-- Location: FF_X15_Y14_N17
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\);

-- Location: FF_X12_Y13_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N31
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature1_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\);

-- Location: FF_X15_Y14_N29
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\);

-- Location: FF_X12_Y13_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\);

-- Location: FF_X16_Y14_N3
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\);

-- Location: FF_X12_Y13_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\);

-- Location: FF_X16_Y14_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\);

-- Location: FF_X12_Y13_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N21
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\);

-- Location: FF_X15_Y14_N13
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\);

-- Location: FF_X12_Y13_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N5
\COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\);

-- Location: FF_X15_Y14_N11
\COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|ff1\);

-- Location: FF_X12_Y13_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\);

-- Location: FF_X15_Y14_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\);

-- Location: FF_X15_Y14_N7
\COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0\,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|ff1\);

-- Location: FF_X12_Y13_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\);

-- Location: FF_X16_Y14_N9
\COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0\);

-- Location: FF_X12_Y13_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\);

-- Location: FF_X16_Y14_N25
\COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1~feeder_combout\,
	asdata => VCC,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1\);

-- Location: FF_X12_Y13_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\);

-- Location: FF_X12_Y11_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\);

-- Location: FF_X12_Y11_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\);

-- Location: FF_X12_Y11_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\);

-- Location: FF_X12_Y11_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\);

-- Location: FF_X12_Y11_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N7
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature2_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\);

-- Location: FF_X12_Y11_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\);

-- Location: FF_X12_Y11_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\);

-- Location: FF_X12_Y11_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_1\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\);

-- Location: FF_X14_Y10_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_2\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\);

-- Location: FF_X15_Y10_N3
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_3\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\);

-- Location: FF_X15_Y10_N5
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N31
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_4\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\);

-- Location: FF_X15_Y10_N27
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_5\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\);

-- Location: FF_X15_Y10_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N21
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_6\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\);

-- Location: FF_X15_Y10_N17
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N13
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_7\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\);

-- Location: FF_X15_Y10_N11
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N19
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_8\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\);

-- Location: FF_X15_Y10_N29
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\);

-- Location: FF_X15_Y10_N9
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_9\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\);

-- Location: FF_X15_Y10_N23
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\);

-- Location: FF_X14_Y10_N15
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_10\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\);

-- Location: FF_X12_Y9_N1
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\);

-- Location: FF_X12_Y9_N25
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\,
	asdata => \comp_mesure_temperature|temperature3_11\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\);

-- Location: FF_X14_Y11_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X11_Y12_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1));

-- Location: FF_X11_Y12_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X11_Y12_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1) $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: FF_X11_Y12_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5));

-- Location: FF_X11_Y12_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X10_Y12_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3));

-- Location: FF_X10_Y12_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X10_Y12_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X10_Y12_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ = (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\);

-- Location: FF_X11_Y12_N27
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1));

-- Location: FF_X11_Y12_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5));

-- Location: FF_X10_Y12_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3));

-- Location: FF_X10_Y12_N3
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: FF_X10_Y12_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X10_Y12_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: FF_X14_Y12_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X14_Y11_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: FF_X14_Y12_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X15_Y12_N19
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X10_Y12_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X15_Y12_N18
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X4_Y5_N1
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	d => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X4_Y5_N20
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\ = (\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\ & 
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~q\,
	combout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|locked~combout\);

-- Location: LCCOMB_X10_Y15_N28
\debug_present_n_c~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \debug_present_n_c~_wirecell_combout\ = !debug_present_n_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => debug_present_n_c,
	combout => \debug_present_n_c~_wirecell_combout\);

-- Location: IOIBUF_X41_Y18_N15
\crc_error~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => crc_error,
	o => \crc_error~input_o\);

-- Location: CLKCTRL_G15
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\);

-- Location: CLKCTRL_G18
\testin_echelle_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \testin_echelle_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \testin_echelle_c~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y9_N2
\allumage_hybride|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \allumage_hybride|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N12
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N6
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X7_Y9_N0
\comp_mesure_temperature|temperature_in_sync~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature_in_sync~feeder_combout\ = temperature_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => temperature_c,
	combout => \comp_mesure_temperature|temperature_in_sync~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y8_N30
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N14
\allumage_hybride|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|scan_out~feeder_combout\ = \allumage_hybride|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_15_b_c|ff1\,
	combout => \allumage_hybride|a_15_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N26
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N18
\COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_0_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_0_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N8
\allumage_hybride|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_14_d_e|ff1\,
	combout => \allumage_hybride|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N16
\allumage_hybride|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_13_d_e|ff1\,
	combout => \allumage_hybride|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N30
\allumage_hybride|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_12_d_e|ff1\,
	combout => \allumage_hybride|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N22
\allumage_hybride|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_11_d_e|ff1\,
	combout => \allumage_hybride|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N30
\allumage_hybride|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_8_d_e|ff1\,
	combout => \allumage_hybride|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N26
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N14
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N30
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N10
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N0
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N26
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N30
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N14
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N6
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N14
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N2
\COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N18
\allumage_hybride|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|ff1~feeder_combout\ = \allumage_hybride|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_15_b_c|scan_out\,
	combout => \allumage_hybride|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N26
\allumage_hybride|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|ff1~feeder_combout\ = \allumage_hybride|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_14_d_e|scan_out_0\,
	combout => \allumage_hybride|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N28
\allumage_hybride|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|ff1~feeder_combout\ = \allumage_hybride|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_13_d_e|scan_out_0\,
	combout => \allumage_hybride|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N24
\allumage_hybride|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|ff1~feeder_combout\ = \allumage_hybride|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_12_d_e|scan_out_0\,
	combout => \allumage_hybride|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N2
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_15_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N28
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N18
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N8
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N12
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N0
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N12
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N4
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N2
\comp_mesure_temperature|temperature1_2~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_2~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_4__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_4__g3\,
	combout => \comp_mesure_temperature|temperature1_2~feeder_combout\);

-- Location: LCCOMB_X11_Y10_N12
\comp_mesure_temperature|temperature3_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_0~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_4__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_4__g3\,
	combout => \comp_mesure_temperature|temperature3_0~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N26
\comp_mesure_temperature|temperature0_3~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_3~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_3__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_3__g3\,
	combout => \comp_mesure_temperature|temperature0_3~feeder_combout\);

-- Location: LCCOMB_X11_Y9_N30
\comp_mesure_temperature|temperature1_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_3__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_3__g3\,
	combout => \comp_mesure_temperature|temperature1_1~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N22
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N18
\COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N14
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N24
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N20
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N30
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N2
\COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N12
\COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N6
\COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N6
\COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N16
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N26
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N26
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N30
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N14
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N18
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N8
\COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N20
\COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N6
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N2
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N14
\COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N6
\COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N6
\COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y9_N14
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N16
\COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N0
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N26
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N24
\COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N18
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N0
\COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N30
\COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_IDENT_REG|a_7_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N22
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|data_out~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N4
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N14
\COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N16
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N30
\COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N6
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X21_Y10_N4
\COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_15_b_c|data_out~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N10
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N18
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N28
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N18
\COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N2
\COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N26
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N0
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N6
\COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_11_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y15_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N8
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N14
\COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N0
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N18
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N10
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N26
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N2
\COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N30
\COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N22
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_13_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N2
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N18
\COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N20
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N14
\COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N20
\COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N24
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N14
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N18
\COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_ALIMS|a_15_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N30
\COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N16
\COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_15_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_15_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N28
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N8
\COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N8
\COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N22
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N4
\COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N26
\COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_17_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_17_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N12
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N26
\COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N4
\COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N18
\COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N6
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N20
\COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N22
\COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_19_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N24
\COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_19_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_19_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N24
\COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N10
\COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_ETAT_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N14
\COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N20
\COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_DEBUG_REG|a_20_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_20_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N22
\COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_21_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_21_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y10_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N26
\COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_22_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N30
\COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_23_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_23_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N12
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_24_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N2
\COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_24_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N6
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_25_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_25_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N20
\COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_26_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_26_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N4
\COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_27_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_27_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_28_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_28_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N8
\COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_VERSION_REG|a_29_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_29_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_30_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_31_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_32_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_33_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_34_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N6
\COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_35_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_36_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_37_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_38_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N2
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_39_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N4
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N30
\COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_40_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N26
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_41_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N20
\COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_42_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N16
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N12
\COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_43_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N10
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N18
\COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_44_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N28
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N8
\COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_45_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N22
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|scan_out_0~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N14
\COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_46_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X12_Y9_N0
\COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_TEMPERATURE|a_47_b_c|scan_out~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X14_Y12_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N2
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(5),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[5]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]~feeder_combout\);

-- Location: LCCOMB_X11_Y12_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\);

-- Location: LCCOMB_X10_Y12_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]~feeder_combout\);

-- Location: LCCOMB_X4_Y5_N0
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: IOOBUF_X26_Y29_N9
dbg_ladder_fpga_sc_bypass_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_sc_bypass);

-- Location: IOOBUF_X11_Y0_N2
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer(3),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(3));

-- Location: IOOBUF_X7_Y0_N16
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer(2),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(2));

-- Location: IOOBUF_X11_Y0_N23
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer(1),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(1));

-- Location: IOOBUF_X9_Y0_N16
\dbg_ladder_fpga_adc_bit_count_cs_integer_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_adc_bit_count_cs_integer(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_dbg_ladder_fpga_adc_bit_count_cs_integer(0));

-- Location: IOOBUF_X41_Y2_N23
usb_write_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_usb_write);

-- Location: IOOBUF_X11_Y29_N2
usb_reset_n_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => ALT_INV_reset_n_c,
	devoe => ww_devoe,
	o => ww_usb_reset_n);

-- Location: IOOBUF_X0_Y4_N23
usb_read_n_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_usb_read_n);

-- Location: IOOBUF_X3_Y0_N2
\sc_tdi_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(15));

-- Location: IOOBUF_X5_Y29_N2
\sc_tdi_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(14));

-- Location: IOOBUF_X41_Y6_N2
\sc_tdi_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(13));

-- Location: IOOBUF_X41_Y13_N16
\sc_tdi_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(12));

-- Location: IOOBUF_X35_Y29_N16
\sc_tdi_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(11));

-- Location: IOOBUF_X41_Y27_N16
\sc_tdi_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(10));

-- Location: IOOBUF_X30_Y29_N16
\sc_tdi_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(9));

-- Location: IOOBUF_X41_Y12_N16
\sc_tdi_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(8));

-- Location: IOOBUF_X28_Y0_N2
\sc_tdi_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(7));

-- Location: IOOBUF_X41_Y24_N2
\sc_tdi_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(6));

-- Location: IOOBUF_X16_Y0_N2
\sc_tdi_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(5));

-- Location: IOOBUF_X41_Y14_N16
\sc_tdi_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(4));

-- Location: IOOBUF_X41_Y21_N16
\sc_tdi_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(3));

-- Location: IOOBUF_X41_Y24_N16
\sc_tdi_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(2));

-- Location: IOOBUF_X21_Y29_N30
\sc_tdi_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(1));

-- Location: IOOBUF_X0_Y12_N2
\sc_tdi_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tdi_hybride(0));

-- Location: IOOBUF_X0_Y24_N2
\sc_trstb_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(15));

-- Location: IOOBUF_X0_Y13_N2
\sc_trstb_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(14));

-- Location: IOOBUF_X41_Y12_N23
\sc_trstb_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(13));

-- Location: IOOBUF_X41_Y22_N2
\sc_trstb_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(12));

-- Location: IOOBUF_X11_Y0_N9
\sc_trstb_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(11));

-- Location: IOOBUF_X39_Y0_N9
\sc_trstb_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(10));

-- Location: IOOBUF_X41_Y14_N23
\sc_trstb_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(9));

-- Location: IOOBUF_X41_Y7_N16
\sc_trstb_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(8));

-- Location: IOOBUF_X37_Y0_N2
\sc_trstb_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(7));

-- Location: IOOBUF_X41_Y14_N9
\sc_trstb_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(6));

-- Location: IOOBUF_X30_Y0_N9
\sc_trstb_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(5));

-- Location: IOOBUF_X41_Y3_N16
\sc_trstb_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(4));

-- Location: IOOBUF_X41_Y26_N9
\sc_trstb_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(3));

-- Location: IOOBUF_X37_Y29_N30
\sc_trstb_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(2));

-- Location: IOOBUF_X37_Y29_N23
\sc_trstb_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(1));

-- Location: IOOBUF_X28_Y29_N23
\sc_trstb_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => G_629,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_trstb_hybride(0));

-- Location: IOOBUF_X16_Y29_N9
\sc_tms_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(15));

-- Location: IOOBUF_X28_Y0_N30
\sc_tms_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(14));

-- Location: IOOBUF_X35_Y0_N9
\sc_tms_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(13));

-- Location: IOOBUF_X19_Y0_N16
\sc_tms_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(12));

-- Location: IOOBUF_X3_Y29_N23
\sc_tms_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(11));

-- Location: IOOBUF_X32_Y0_N2
\sc_tms_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(10));

-- Location: IOOBUF_X35_Y0_N30
\sc_tms_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(9));

-- Location: IOOBUF_X28_Y29_N2
\sc_tms_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(8));

-- Location: IOOBUF_X32_Y29_N9
\sc_tms_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(7));

-- Location: IOOBUF_X41_Y23_N23
\sc_tms_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(6));

-- Location: IOOBUF_X0_Y4_N16
\sc_tms_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(5));

-- Location: IOOBUF_X41_Y20_N9
\sc_tms_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(4));

-- Location: IOOBUF_X41_Y20_N16
\sc_tms_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(3));

-- Location: IOOBUF_X39_Y29_N2
\sc_tms_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(2));

-- Location: IOOBUF_X0_Y8_N9
\sc_tms_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(1));

-- Location: IOOBUF_X1_Y0_N9
\sc_tms_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tms_hybride(0));

-- Location: IOOBUF_X16_Y0_N16
\sc_tck_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(15));

-- Location: IOOBUF_X26_Y0_N23
\sc_tck_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(14));

-- Location: IOOBUF_X0_Y25_N16
\sc_tck_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(13));

-- Location: IOOBUF_X41_Y11_N2
\sc_tck_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(12));

-- Location: IOOBUF_X39_Y0_N16
\sc_tck_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(11));

-- Location: IOOBUF_X41_Y26_N2
\sc_tck_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(10));

-- Location: IOOBUF_X35_Y0_N23
\sc_tck_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(9));

-- Location: IOOBUF_X41_Y25_N23
\sc_tck_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(8));

-- Location: IOOBUF_X39_Y29_N9
\sc_tck_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(7));

-- Location: IOOBUF_X23_Y29_N2
\sc_tck_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(6));

-- Location: IOOBUF_X41_Y20_N2
\sc_tck_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(5));

-- Location: IOOBUF_X41_Y26_N23
\sc_tck_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(4));

-- Location: IOOBUF_X21_Y29_N2
\sc_tck_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(3));

-- Location: IOOBUF_X23_Y29_N23
\sc_tck_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(2));

-- Location: IOOBUF_X16_Y29_N16
\sc_tck_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_0_a2_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(1));

-- Location: IOOBUF_X41_Y24_N9
\sc_tck_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_0_a2\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_sc_tck_hybride(0));

-- Location: IOOBUF_X23_Y0_N16
\tokenin_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(15));

-- Location: IOOBUF_X0_Y22_N2
\tokenin_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(14));

-- Location: IOOBUF_X41_Y5_N16
\tokenin_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(13));

-- Location: IOOBUF_X41_Y25_N16
\tokenin_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(12));

-- Location: IOOBUF_X41_Y14_N2
\tokenin_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(11));

-- Location: IOOBUF_X32_Y29_N2
\tokenin_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(10));

-- Location: IOOBUF_X41_Y23_N9
\tokenin_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(9));

-- Location: IOOBUF_X35_Y29_N2
\tokenin_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(8));

-- Location: IOOBUF_X41_Y21_N2
\tokenin_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(7));

-- Location: IOOBUF_X41_Y25_N2
\tokenin_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(6));

-- Location: IOOBUF_X7_Y29_N23
\tokenin_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(5));

-- Location: IOOBUF_X41_Y24_N23
\tokenin_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(4));

-- Location: IOOBUF_X41_Y19_N23
\tokenin_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(3));

-- Location: IOOBUF_X26_Y29_N2
\tokenin_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(2));

-- Location: IOOBUF_X23_Y29_N9
\tokenin_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(1));

-- Location: IOOBUF_X16_Y29_N2
\tokenin_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_i_x\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_tokenin_hybride(0));

-- Location: IOOBUF_X26_Y29_N23
ladder_fpga_rclk_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_ladder_fpga_rclk_echelle,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_fpga_rclk_16hybrides);

-- Location: IOOBUF_X41_Y21_N9
hold_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_holdin_echelle_c,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_hold_16hybrides);

-- Location: IOOBUF_X26_Y29_N16
test_16hybrides_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => test_16hybrides_x,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_test_16hybrides);

-- Location: IOOBUF_X30_Y29_N23
\mux_ref_latchup_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_mux_ref_latchup(1));

-- Location: IOOBUF_X19_Y0_N30
\mux_ref_latchup_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_mux_ref_latchup(0));

-- Location: IOOBUF_X0_Y6_N9
fibre_tx_disable_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_fibre_tx_disable);

-- Location: IOOBUF_X0_Y5_N16
ladder_fpga_sc_tdo_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_15\,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_fpga_sc_tdo);

-- Location: IOOBUF_X1_Y29_N2
\ladder_to_rdo_out_21_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(21),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(21));

-- Location: IOOBUF_X0_Y25_N2
\ladder_to_rdo_out_20_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(20),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(20));

-- Location: IOOBUF_X0_Y12_N9
\ladder_to_rdo_out_19_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(19),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(19));

-- Location: IOOBUF_X0_Y11_N9
\ladder_to_rdo_out_18_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(18),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(18));

-- Location: IOOBUF_X0_Y21_N2
\ladder_to_rdo_out_17_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(17),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(17));

-- Location: IOOBUF_X19_Y0_N2
\ladder_to_rdo_out_16_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(16),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(16));

-- Location: IOOBUF_X0_Y23_N2
\ladder_to_rdo_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(15),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(15));

-- Location: IOOBUF_X9_Y29_N30
\ladder_to_rdo_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(14),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(14));

-- Location: IOOBUF_X0_Y20_N9
\ladder_to_rdo_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(13),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(13));

-- Location: IOOBUF_X19_Y0_N9
\ladder_to_rdo_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(12),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(12));

-- Location: IOOBUF_X0_Y21_N23
\ladder_to_rdo_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(11),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(11));

-- Location: IOOBUF_X0_Y13_N23
\ladder_to_rdo_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(10),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(10));

-- Location: IOOBUF_X0_Y7_N2
\ladder_to_rdo_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(9),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(9));

-- Location: IOOBUF_X0_Y12_N23
\ladder_to_rdo_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(8),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(8));

-- Location: IOOBUF_X26_Y0_N30
\ladder_to_rdo_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(7),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(7));

-- Location: IOOBUF_X1_Y29_N23
\ladder_to_rdo_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(6),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(6));

-- Location: IOOBUF_X0_Y12_N16
\ladder_to_rdo_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(5),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(5));

-- Location: IOOBUF_X0_Y2_N2
\ladder_to_rdo_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(4),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(4));

-- Location: IOOBUF_X0_Y24_N23
\ladder_to_rdo_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(3),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(3));

-- Location: IOOBUF_X0_Y10_N2
\ladder_to_rdo_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(2),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(2));

-- Location: IOOBUF_X0_Y9_N16
\ladder_to_rdo_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(1),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(1));

-- Location: IOOBUF_X14_Y29_N2
\ladder_to_rdo_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ladder_fpga_mux_dataout(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_ladder_to_rdo(0));

-- Location: IOOBUF_X11_Y0_N16
\pilotage_mvdd_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(15));

-- Location: IOOBUF_X41_Y8_N23
\pilotage_mvdd_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(14));

-- Location: IOOBUF_X26_Y0_N9
\pilotage_mvdd_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(13));

-- Location: IOOBUF_X41_Y26_N16
\pilotage_mvdd_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(12));

-- Location: IOOBUF_X7_Y0_N2
\pilotage_mvdd_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(11));

-- Location: IOOBUF_X16_Y0_N23
\pilotage_mvdd_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(10));

-- Location: IOOBUF_X41_Y3_N2
\pilotage_mvdd_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(9));

-- Location: IOOBUF_X41_Y8_N2
\pilotage_mvdd_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(8));

-- Location: IOOBUF_X41_Y18_N23
\pilotage_mvdd_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(7));

-- Location: IOOBUF_X41_Y8_N9
\pilotage_mvdd_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(6));

-- Location: IOOBUF_X41_Y19_N2
\pilotage_mvdd_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(5));

-- Location: IOOBUF_X23_Y29_N16
\pilotage_mvdd_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(4));

-- Location: IOOBUF_X14_Y29_N16
\pilotage_mvdd_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(3));

-- Location: IOOBUF_X41_Y20_N23
\pilotage_mvdd_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(2));

-- Location: IOOBUF_X0_Y22_N16
\pilotage_mvdd_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(1));

-- Location: IOOBUF_X0_Y22_N23
\pilotage_mvdd_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_mvdd_hybride(0));

-- Location: IOOBUF_X28_Y0_N23
\pilotage_magnd_hybride_out_15_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(15));

-- Location: IOOBUF_X0_Y5_N9
\pilotage_magnd_hybride_out_14_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(14));

-- Location: IOOBUF_X7_Y0_N9
\pilotage_magnd_hybride_out_13_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(13));

-- Location: IOOBUF_X37_Y0_N16
\pilotage_magnd_hybride_out_12_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(12));

-- Location: IOOBUF_X37_Y0_N23
\pilotage_magnd_hybride_out_11_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(11));

-- Location: IOOBUF_X35_Y0_N16
\pilotage_magnd_hybride_out_10_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(10));

-- Location: IOOBUF_X41_Y7_N2
\pilotage_magnd_hybride_out_9_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(9));

-- Location: IOOBUF_X41_Y17_N9
\pilotage_magnd_hybride_out_8_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(8));

-- Location: IOOBUF_X32_Y29_N30
\pilotage_magnd_hybride_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(7));

-- Location: IOOBUF_X26_Y29_N30
\pilotage_magnd_hybride_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(6));

-- Location: IOOBUF_X41_Y22_N16
\pilotage_magnd_hybride_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(5));

-- Location: IOOBUF_X21_Y29_N9
\pilotage_magnd_hybride_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(4));

-- Location: IOOBUF_X23_Y29_N30
\pilotage_magnd_hybride_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(3));

-- Location: IOOBUF_X28_Y29_N9
\pilotage_magnd_hybride_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(2));

-- Location: IOOBUF_X30_Y29_N9
\pilotage_magnd_hybride_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(1));

-- Location: IOOBUF_X0_Y22_N9
\pilotage_magnd_hybride_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	devoe => ww_devoe,
	o => ww_pilotage_magnd_hybride(0));

-- Location: IOOBUF_X14_Y0_N9
level_shifter_dac_sck_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => level_shifter_dac_sck_x,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_sck);

-- Location: IOOBUF_X14_Y0_N23
level_shifter_dac_sdi_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => level_shifter_dac_sdiz,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_sdi);

-- Location: IOOBUF_X9_Y0_N2
level_shifter_dac_ld_cs_n_out : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => ALT_INV_level_shifter_dac_ld_cs_nz,
	oe => VCC,
	devoe => ww_devoe,
	o => ww_level_shifter_dac_ld_cs_n);

-- Location: IOOBUF_X9_Y29_N16
\adc_cs_n_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(7));

-- Location: IOOBUF_X9_Y29_N2
\adc_cs_n_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(6));

-- Location: IOOBUF_X9_Y29_N9
\adc_cs_n_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(5));

-- Location: IOOBUF_X7_Y29_N16
\adc_cs_n_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(4));

-- Location: IOOBUF_X9_Y29_N23
\adc_cs_n_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(3));

-- Location: IOOBUF_X7_Y29_N2
\adc_cs_n_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(2));

-- Location: IOOBUF_X11_Y29_N9
\adc_cs_n_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(1));

-- Location: IOOBUF_X5_Y29_N16
\adc_cs_n_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => adc_cs_n_1(0),
	oe => VCC,
	devoe => ww_devoe,
	o => ww_adc_cs_n(0));

-- Location: IOOBUF_X32_Y0_N30
\roboclock_adc_phase_out_7_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un6_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(7));

-- Location: IOOBUF_X41_Y2_N2
\roboclock_adc_phase_out_6_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un17_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(6));

-- Location: IOOBUF_X39_Y0_N30
\roboclock_adc_phase_out_5_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un28_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(5));

-- Location: IOOBUF_X32_Y0_N23
\roboclock_adc_phase_out_4_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un39_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(4));

-- Location: IOOBUF_X41_Y18_N9
\roboclock_adc_phase_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un50_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(3));

-- Location: IOOBUF_X41_Y18_N2
\roboclock_adc_phase_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un61_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(2));

-- Location: IOOBUF_X37_Y29_N9
\roboclock_adc_phase_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un72_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(1));

-- Location: IOOBUF_X39_Y29_N30
\roboclock_adc_phase_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un83_roboclock_adc_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_adc_phase(0));

-- Location: IOOBUF_X0_Y27_N9
\roboclock_horloge40_phase_out_3_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un8_roboclock_horloge40_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(3));

-- Location: IOOBUF_X0_Y27_N16
\roboclock_horloge40_phase_out_2_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un19_roboclock_horloge40_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(2));

-- Location: IOOBUF_X0_Y26_N23
\roboclock_horloge40_phase_out_1_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un30_roboclock_horloge40_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(1));

-- Location: IOOBUF_X0_Y26_N16
\roboclock_horloge40_phase_out_0_\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	oe => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un41_roboclock_horloge40_phase_in\,
	devoe => ww_devoe,
	o => ww_roboclock_horloge40_phase(0));

-- Location: IOOBUF_X5_Y0_N2
\clock80mhz_adc~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ddr_out_inst|ALTDDIO_OUT_component|auto_generated|dataout\(0),
	devoe => ww_devoe,
	o => ww_clock80mhz_adc);

-- Location: IOOBUF_X41_Y18_N16
\crc_error~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comp_cycloneiii_crcblock~crcerror\,
	oe => VCC,
	devoe => ww_devoe,
	o => crc_error);

-- Location: IOOBUF_X0_Y26_N9
o : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \comp_mesure_temperature|temperature_out_e\,
	devoe => ww_devoe,
	o => temperature);

-- Location: LCCOMB_X21_Y14_N16
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\);

-- Location: IOIBUF_X0_Y23_N15
ladder_fpga_sc_tms_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tms,
	o => ladder_fpga_sc_tms_c);

-- Location: LCCOMB_X24_Y15_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNID50F_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\);

-- Location: LCCOMB_X23_Y15_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & (!ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0\);

-- Location: IOIBUF_X21_Y0_N15
ladder_fpga_sc_trstb_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_trstb,
	o => G_629);

-- Location: CLKCTRL_G19
\G_629~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \G_629~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \G_629~clkctrl_outclk\);

-- Location: FF_X23_Y15_N11
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3));

-- Location: LCCOMB_X22_Y15_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\);

-- Location: LCCOMB_X21_Y15_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_2\);

-- Location: LCCOMB_X21_Y15_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_2\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0_2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0\);

-- Location: FF_X21_Y15_N13
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_5_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6));

-- Location: LCCOMB_X21_Y15_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\);

-- Location: LCCOMB_X21_Y15_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_1\);

-- Location: LCCOMB_X21_Y15_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_5\ & (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_5\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0\);

-- Location: FF_X21_Y15_N11
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_9_1_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13));

-- Location: LCCOMB_X21_Y15_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0_3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\ 
-- & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0_3\);

-- Location: LCCOMB_X22_Y15_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0_3\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0_3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0\);

-- Location: FF_X22_Y15_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_4_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8));

-- Location: LCCOMB_X24_Y15_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0_a\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0_a\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0\);

-- Location: FF_X24_Y15_N23
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_4_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15));

-- Location: LCCOMB_X21_Y15_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_3_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_3_0\);

-- Location: LCCOMB_X21_Y15_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_1_x\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_3_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_1_x\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0_3_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0\);

-- Location: FF_X21_Y15_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr17_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7));

-- Location: LCCOMB_X21_Y15_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\);

-- Location: LCCOMB_X24_Y15_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0_RNINJOH1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0_a\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\ & 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ & !ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0_a\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	datad => ladder_fpga_sc_tms_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\);

-- Location: LCCOMB_X23_Y15_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[10]~feeder_combout\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[10]~feeder_combout\);

-- Location: FF_X23_Y15_N5
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[10]~feeder_combout\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10));

-- Location: LCCOMB_X22_Y15_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\);

-- Location: LCCOMB_X22_Y15_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g2\);

-- Location: LCCOMB_X22_Y15_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\);

-- Location: LCCOMB_X22_Y15_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\ & (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\);

-- Location: LCCOMB_X22_Y15_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g2\) # ((!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g0_0\);

-- Location: FF_X22_Y15_N11
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_0_g0_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1));

-- Location: LCCOMB_X21_Y15_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\);

-- Location: LCCOMB_X23_Y15_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1_RNION131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\);

-- Location: LCCOMB_X23_Y15_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0_1\);

-- Location: LCCOMB_X23_Y15_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0_1\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0\);

-- Location: FF_X23_Y15_N17
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_8_1_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12));

-- Location: LCCOMB_X23_Y15_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\);

-- Location: LCCOMB_X21_Y15_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\);

-- Location: LCCOMB_X22_Y15_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0_1\ & (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0_1\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0\);

-- Location: FF_X22_Y15_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_2_1_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2));

-- Location: LCCOMB_X23_Y15_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIDK3R_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1\);

-- Location: LCCOMB_X23_Y15_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNI6L5J2_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0_a3_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0_a3_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\);

-- Location: FF_X23_Y15_N19
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11));

-- Location: LCCOMB_X22_Y15_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_0\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\ & 
-- !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0_1_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(10),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0\);

-- Location: FF_X22_Y15_N19
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_4_1_0_a2_3_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5));

-- Location: LCCOMB_X21_Y15_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0_1_x\ = (ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0_1_x\);

-- Location: LCCOMB_X22_Y15_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0_1_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0_1_x\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0\);

-- Location: FF_X22_Y15_N23
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr29_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14));

-- Location: LCCOMB_X24_Y15_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNI5TTL_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12) & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(12),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\);

-- Location: LCCOMB_X24_Y15_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNI4VD01_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2) & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(14),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(2),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0_5\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\);

-- Location: LCCOMB_X23_Y15_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & (ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0\);

-- Location: FF_X23_Y15_N27
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr20_0_a2_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9));

-- Location: LCCOMB_X21_Y15_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_1\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(13),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(5),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_4\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_1\);

-- Location: LCCOMB_X22_Y15_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7)) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9) $ (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(9),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0\);

-- Location: FF_X22_Y15_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_0_1_0_a2_5_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0));

-- Location: LCCOMB_X21_Y15_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0) & !\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\);

-- Location: LCCOMB_X23_Y15_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\ & (!ladder_fpga_sc_tms_c & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_6_1_0_a2_2\,
	datab => ladder_fpga_sc_tms_c,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\);

-- Location: LCCOMB_X23_Y15_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3_RNI1B7E\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6) & \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_a2_3\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(6),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_5_1_0_a2_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\);

-- Location: LCCOMB_X22_Y15_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIM3V91_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\ & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4) $ 
-- (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g1_1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(3),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g1\);

-- Location: LCCOMB_X22_Y15_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2_RNII0042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g1\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7) & (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(7),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g1\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_1_1_0_a2_0_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\);

-- Location: LCCOMB_X23_Y15_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[4]~feeder_combout\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[4]~feeder_combout\);

-- Location: FF_X23_Y15_N21
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[4]~feeder_combout\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4));

-- Location: FF_X22_Y15_N29
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\);

-- Location: LCCOMB_X23_Y15_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\ & (!ladder_fpga_sc_tms_c & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_3_1_0_0_g0_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr9_0_a2_0_g0_1\,
	datac => ladder_fpga_sc_tms_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_10_1_0_a2_0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_0\);

-- Location: FF_X23_Y15_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|clockDR_0_a2_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\);

-- Location: FF_X21_Y14_N17
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\);

-- Location: LCCOMB_X22_Y14_N2
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y15_N9
\COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(0),
	clrn => \G_629~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\);

-- Location: FF_X22_Y14_N13
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\);

-- Location: LCCOMB_X20_Y15_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\ = \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(11),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\);

-- Location: FF_X20_Y15_N19
\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\);

-- Location: LCCOMB_X19_Y15_N30
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\ = (ladder_fpga_sc_tdi_c) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tdi_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\);

-- Location: LCCOMB_X23_Y15_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\) # (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ns_7_1_0_0_g0_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_tr21_0_a2_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_0\);

-- Location: FF_X23_Y15_N13
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|clockIR_0_a2_0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\);

-- Location: FF_X19_Y15_N31
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1_3_0_g0_x\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\);

-- Location: FF_X19_Y15_N1
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\);

-- Location: LCCOMB_X19_Y15_N22
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|scan_out\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y15_N23
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\);

-- Location: FF_X19_Y15_N9
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\);

-- Location: LCCOMB_X19_Y15_N18
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|scan_out\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y15_N19
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\);

-- Location: LCCOMB_X19_Y15_N4
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out~feeder_combout\);

-- Location: FF_X19_Y15_N5
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\);

-- Location: LCCOMB_X19_Y15_N12
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|scan_out\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y15_N13
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\);

-- Location: LCCOMB_X19_Y15_N2
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\);

-- Location: FF_X19_Y15_N3
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\);

-- Location: LCCOMB_X19_Y15_N14
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|scan_out\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\);

-- Location: FF_X19_Y15_N15
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1_3_0_g0\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\);

-- Location: LCCOMB_X20_Y15_N2
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out~feeder_combout\ = \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\,
	combout => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out~feeder_combout\);

-- Location: FF_X20_Y15_N21
\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\);

-- Location: LCCOMB_X20_Y15_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR_RNI627H\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15) & !\COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(15),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|updateIR\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\);

-- Location: FF_X20_Y15_N3
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\);

-- Location: FF_X19_Y14_N17
\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\);

-- Location: LCCOMB_X19_Y14_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F_0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & !\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\);

-- Location: LCCOMB_X22_Y14_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_RNIKBNU\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\) # ((\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\);

-- Location: LCCOMB_X22_Y14_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_RNIA8A51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x03_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\);

-- Location: FF_X22_Y14_N3
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|data_out\);

-- Location: IOIBUF_X0_Y14_N1
\clock40mhz_fpga~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock40mhz_fpga,
	o => \clock40mhz_fpga~input_o\);

-- Location: IOIBUF_X0_Y14_N8
\clock40mhz_xtal~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock40mhz_xtal,
	o => \clock40mhz_xtal~input_o\);

-- Location: CLKCTRL_G4
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X9_Y8_N12
cnt_readout_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c0_combout = cnt_readout(0) $ (VCC)
-- cnt_readout_c0_cout = CARRY(cnt_readout(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(0),
	datad => VCC,
	combout => cnt_readout_c0_combout,
	cout => cnt_readout_c0_cout);

-- Location: IOIBUF_X21_Y0_N1
tokenin_echelle_in_0 : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenin_echelle,
	o => tokenin_echelle_c);

-- Location: IOIBUF_X11_Y0_N29
holdin_echelle_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_holdin_echelle,
	o => holdin_echelle_c);

-- Location: LCCOMB_X10_Y8_N24
\state_readout_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_1__g0_0\ = (state_readout(5) & (!tokenin_echelle_c & (state_readout(4)))) # (!state_readout(5) & ((holdin_echelle_c) # ((!tokenin_echelle_c & state_readout(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(5),
	datab => tokenin_echelle_c,
	datac => state_readout(4),
	datad => holdin_echelle_c,
	combout => \state_readout_ns_0_1__g0_0\);

-- Location: IOIBUF_X19_Y29_N15
reset_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_n,
	o => reset_n_c);

-- Location: CLKCTRL_G14
\reset_n_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_n_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_n_c~clkctrl_outclk\);

-- Location: FF_X10_Y8_N25
\state_readout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \state_readout_ns_0_1__g0_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state_readout(4));

-- Location: LCCOMB_X9_Y8_N16
cnt_readout_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c2_combout = (cnt_readout(2) & (cnt_readout_c1_cout $ (GND))) # (!cnt_readout(2) & (!cnt_readout_c1_cout & VCC))
-- cnt_readout_c2_cout = CARRY((cnt_readout(2) & !cnt_readout_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(2),
	datad => VCC,
	cin => cnt_readout_c1_cout,
	combout => cnt_readout_c2_combout,
	cout => cnt_readout_c2_cout);

-- Location: LCCOMB_X9_Y8_N18
cnt_readout_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c3_combout = (cnt_readout(3) & (!cnt_readout_c2_cout)) # (!cnt_readout(3) & ((cnt_readout_c2_cout) # (GND)))
-- cnt_readout_c3_cout = CARRY((!cnt_readout_c2_cout) # (!cnt_readout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(3),
	datad => VCC,
	cin => cnt_readout_c2_cout,
	combout => cnt_readout_c3_combout,
	cout => cnt_readout_c3_cout);

-- Location: LCCOMB_X10_Y8_N16
un1_reset_n_2_x_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_reset_n_2_x = (reset_n_c & !state_readout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => reset_n_c,
	datad => state_readout(3),
	combout => un1_reset_n_2_x);

-- Location: LCCOMB_X10_Y8_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIFN1C\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\ = (!ladder_fpga_adc_bit_count_cs_integer(0) & ((adc_cnt_enable) # (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => adc_cnt_enable,
	datac => ladder_fpga_adc_bit_count_cs_integer(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\);

-- Location: FF_X10_Y8_N23
\ladder_fpga_adc_bit_count_cs_integer_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_0__g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer(0));

-- Location: LCCOMB_X10_Y8_N14
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIGV6C\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & ((ladder_fpga_adc_bit_count_cs_integer(1) $ (!ladder_fpga_adc_bit_count_cs_integer(0))))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & (adc_cnt_enable & ((!ladder_fpga_adc_bit_count_cs_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => adc_cnt_enable,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	datac => ladder_fpga_adc_bit_count_cs_integer(1),
	datad => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\);

-- Location: FF_X10_Y8_N15
\ladder_fpga_adc_bit_count_cs_integer_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_1__g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer(1));

-- Location: LCCOMB_X10_Y8_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2\ = ladder_fpga_adc_bit_count_cs_integer(2) $ (((ladder_fpga_adc_bit_count_cs_integer(0)) # (ladder_fpga_adc_bit_count_cs_integer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(2),
	datac => ladder_fpga_adc_bit_count_cs_integer(0),
	datad => ladder_fpga_adc_bit_count_cs_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2\);

-- Location: LCCOMB_X10_Y8_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIIFHC\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & (((!\COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2\)))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & (!ladder_fpga_adc_bit_count_cs_integer(0) & (adc_cnt_enable)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(0),
	datab => adc_cnt_enable,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum2\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\);

-- Location: FF_X10_Y8_N31
\ladder_fpga_adc_bit_count_cs_integer_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_2__g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer(2));

-- Location: LCCOMB_X11_Y8_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ = (ladder_fpga_adc_bit_count_cs_integer(1)) # ((ladder_fpga_adc_bit_count_cs_integer(2)) # (ladder_fpga_adc_bit_count_cs_integer(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(1),
	datab => ladder_fpga_adc_bit_count_cs_integer(2),
	datad => ladder_fpga_adc_bit_count_cs_integer(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\);

-- Location: LCCOMB_X10_Y8_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNIEJUS\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\ = (un1_reset_n_2_x) # ((ladder_fpga_adc_bit_count_cs_integer(0) & (reset_n_c & !\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(0),
	datab => un1_reset_n_2_x,
	datac => reset_n_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\);

-- Location: FF_X9_Y8_N19
\cnt_readout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c3_combout,
	asdata => cnt_readout(3),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(3));

-- Location: LCCOMB_X9_Y8_N20
cnt_readout_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c4_combout = (cnt_readout(4) & (cnt_readout_c3_cout $ (GND))) # (!cnt_readout(4) & (!cnt_readout_c3_cout & VCC))
-- cnt_readout_c4_cout = CARRY((cnt_readout(4) & !cnt_readout_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(4),
	datad => VCC,
	cin => cnt_readout_c3_cout,
	combout => cnt_readout_c4_combout,
	cout => cnt_readout_c4_cout);

-- Location: LCCOMB_X9_Y8_N22
cnt_readout_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c5_combout = (cnt_readout(5) & (!cnt_readout_c4_cout)) # (!cnt_readout(5) & ((cnt_readout_c4_cout) # (GND)))
-- cnt_readout_c5_cout = CARRY((!cnt_readout_c4_cout) # (!cnt_readout(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(5),
	datad => VCC,
	cin => cnt_readout_c4_cout,
	combout => cnt_readout_c5_combout,
	cout => cnt_readout_c5_cout);

-- Location: FF_X9_Y8_N23
\cnt_readout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c5_combout,
	asdata => cnt_readout(5),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(5));

-- Location: LCCOMB_X9_Y8_N24
cnt_readout_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c6_combout = (cnt_readout(6) & (cnt_readout_c5_cout $ (GND))) # (!cnt_readout(6) & (!cnt_readout_c5_cout & VCC))
-- cnt_readout_c6_cout = CARRY((cnt_readout(6) & !cnt_readout_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(6),
	datad => VCC,
	cin => cnt_readout_c5_cout,
	combout => cnt_readout_c6_combout,
	cout => cnt_readout_c6_cout);

-- Location: FF_X9_Y8_N25
\cnt_readout_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c6_combout,
	asdata => cnt_readout(6),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(6));

-- Location: LCCOMB_X9_Y8_N26
cnt_readout_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c7_combout = (cnt_readout(7) & (!cnt_readout_c6_cout)) # (!cnt_readout(7) & ((cnt_readout_c6_cout) # (GND)))
-- cnt_readout_c7_cout = CARRY((!cnt_readout_c6_cout) # (!cnt_readout(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(7),
	datad => VCC,
	cin => cnt_readout_c6_cout,
	combout => cnt_readout_c7_combout,
	cout => cnt_readout_c7_cout);

-- Location: FF_X9_Y8_N27
\cnt_readout_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c7_combout,
	asdata => cnt_readout(7),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(7));

-- Location: LCCOMB_X9_Y8_N28
cnt_readout_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c8_combout = (cnt_readout(8) & (cnt_readout_c7_cout $ (GND))) # (!cnt_readout(8) & (!cnt_readout_c7_cout & VCC))
-- cnt_readout_c8_cout = CARRY((cnt_readout(8) & !cnt_readout_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(8),
	datad => VCC,
	cin => cnt_readout_c7_cout,
	combout => cnt_readout_c8_combout,
	cout => cnt_readout_c8_cout);

-- Location: FF_X9_Y8_N29
\cnt_readout_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c8_combout,
	asdata => cnt_readout(8),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(8));

-- Location: LCCOMB_X9_Y8_N30
cnt_readout_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c9_combout = cnt_readout(9) $ (cnt_readout_c8_cout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt_readout(9),
	cin => cnt_readout_c8_cout,
	combout => cnt_readout_c9_combout);

-- Location: FF_X9_Y8_N31
\cnt_readout_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c9_combout,
	asdata => cnt_readout(9),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(9));

-- Location: LCCOMB_X9_Y8_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7\ = (cnt_readout(0)) # (((state_readout(4)) # (!cnt_readout(9))) # (!cnt_readout(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(0),
	datab => cnt_readout(8),
	datac => cnt_readout(9),
	datad => state_readout(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7\);

-- Location: FF_X9_Y8_N21
\cnt_readout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c4_combout,
	asdata => cnt_readout(4),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(4));

-- Location: LCCOMB_X9_Y8_N14
cnt_readout_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_readout_c1_combout = (cnt_readout(1) & (!cnt_readout_c0_cout)) # (!cnt_readout(1) & ((cnt_readout_c0_cout) # (GND)))
-- cnt_readout_c1_cout = CARRY((!cnt_readout_c0_cout) # (!cnt_readout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(1),
	datad => VCC,
	cin => cnt_readout_c0_cout,
	combout => cnt_readout_c1_combout,
	cout => cnt_readout_c1_cout);

-- Location: FF_X9_Y8_N15
\cnt_readout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c1_combout,
	asdata => cnt_readout(1),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(1));

-- Location: LCCOMB_X9_Y8_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6\ = (cnt_readout(2)) # ((cnt_readout(4)) # ((cnt_readout(1)) # (cnt_readout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(2),
	datab => cnt_readout(4),
	datac => cnt_readout(1),
	datad => cnt_readout(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6\);

-- Location: LCCOMB_X9_Y8_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7\) # ((cnt_readout(7)) # (\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_5\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_7\,
	datac => cnt_readout(7),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3_6\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3\);

-- Location: LCCOMB_X10_Y8_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3\ & ((state_readout(3)) # ((state_readout(4) & tokenin_echelle_c))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(4),
	datab => tokenin_echelle_c,
	datac => state_readout(3),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i_a3\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i\);

-- Location: FF_X10_Y8_N21
\state_readout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|N_739_i_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state_readout(3));

-- Location: LCCOMB_X10_Y8_N0
\state_readout_RNIVU72_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_1074_i_0_369_i_a2_i = (state_readout(3)) # (!state_readout(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => state_readout(4),
	datad => state_readout(3),
	combout => N_1074_i_0_369_i_a2_i);

-- Location: FF_X9_Y8_N13
\cnt_readout_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c0_combout,
	asdata => cnt_readout(0),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(0));

-- Location: FF_X9_Y8_N17
\cnt_readout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_readout_c2_combout,
	asdata => cnt_readout(2),
	sclr => ALT_INV_N_1074_i_0_369_i_a2_i,
	sload => un1_reset_n_2_x,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|cnt_readoutlde\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_readout(2));

-- Location: LCCOMB_X9_Y8_N6
\state_readout_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_3__g0_0_a3_7\ = (cnt_readout(9) & (!cnt_readout(2) & (!cnt_readout(1) & !cnt_readout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_readout(9),
	datab => cnt_readout(2),
	datac => cnt_readout(1),
	datad => cnt_readout(3),
	combout => \state_readout_ns_0_3__g0_0_a3_7\);

-- Location: LCCOMB_X11_Y8_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\ = (ladder_fpga_adc_bit_count_cs_integer(1)) # ((ladder_fpga_adc_bit_count_cs_integer(2)) # ((ladder_fpga_adc_bit_count_cs_integer(3)) # (!ladder_fpga_adc_bit_count_cs_integer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(1),
	datab => ladder_fpga_adc_bit_count_cs_integer(2),
	datac => ladder_fpga_adc_bit_count_cs_integer(3),
	datad => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\);

-- Location: LCCOMB_X10_Y8_N12
\cnt_rclk_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_e0_0_g2 = (state_readout(2) & (cnt_rclk(0) $ (((ladder_fpga_adc_bit_count_cs_integer(0) & !\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(0),
	datab => state_readout(2),
	datac => cnt_rclk(0),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	combout => cnt_rclk_e0_0_g2);

-- Location: LCCOMB_X10_Y8_N18
\state_readout_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_4__g0_0\ = (state_readout(2) & (((state_readout(1) & \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\)) # (!\state_readout_ns_0_3__g2\))) # (!state_readout(2) & (((state_readout(1) & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(2),
	datab => \state_readout_ns_0_3__g2\,
	datac => state_readout(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\,
	combout => \state_readout_ns_0_4__g0_0\);

-- Location: FF_X10_Y8_N19
\state_readout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \state_readout_ns_0_4__g0_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state_readout(1));

-- Location: LCCOMB_X10_Y8_N26
\state_readout_RNI0PSD_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_e0_0_g0_e = (reset_n_c & ((state_readout(2)) # ((state_readout(1)) # (state_readout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(2),
	datab => state_readout(1),
	datac => reset_n_c,
	datad => state_readout(3),
	combout => cnt_rclk_e0_0_g0_e);

-- Location: FF_X10_Y8_N13
\cnt_rclk_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_rclk_e0_0_g2,
	ena => cnt_rclk_e0_0_g0_e,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_rclk(0));

-- Location: LCCOMB_X11_Y8_N8
\cnt_rclk_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_e1_0_g2 = (state_readout(2) & (cnt_rclk(1) $ (((!\COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\ & cnt_rclk(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(2),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|state_readout_ns_0_4__g2\,
	datac => cnt_rclk(1),
	datad => cnt_rclk(0),
	combout => cnt_rclk_e1_0_g2);

-- Location: FF_X11_Y8_N9
\cnt_rclk_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_rclk_e1_0_g2,
	ena => cnt_rclk_e0_0_g0_e,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_rclk(1));

-- Location: LCCOMB_X11_Y8_N28
cnt_rclk_c1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_c1 = (cnt_rclk(0) & (cnt_rclk(1) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & ladder_fpga_adc_bit_count_cs_integer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_rclk(0),
	datab => cnt_rclk(1),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	datad => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => cnt_rclk_c1);

-- Location: LCCOMB_X11_Y8_N30
\cnt_rclk_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_e2_0_g2 = (state_readout(2) & (cnt_rclk(2) $ (cnt_rclk_c1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(2),
	datac => cnt_rclk(2),
	datad => cnt_rclk_c1,
	combout => cnt_rclk_e2_0_g2);

-- Location: FF_X11_Y8_N31
\cnt_rclk_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_rclk_e2_0_g2,
	ena => cnt_rclk_e0_0_g0_e,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_rclk(2));

-- Location: LCCOMB_X11_Y8_N10
\cnt_rclk_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- cnt_rclk_e3_0_g2 = (state_readout(2) & (cnt_rclk(3) $ (((cnt_rclk_c1 & cnt_rclk(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(2),
	datab => cnt_rclk_c1,
	datac => cnt_rclk(3),
	datad => cnt_rclk(2),
	combout => cnt_rclk_e3_0_g2);

-- Location: FF_X11_Y8_N11
\cnt_rclk_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => cnt_rclk_e3_0_g2,
	ena => cnt_rclk_e0_0_g0_e,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => cnt_rclk(3));

-- Location: LCCOMB_X11_Y8_N18
\cnt_rclk_RNI69PF_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_3__g2\ = (cnt_rclk(0)) # ((cnt_rclk(2)) # ((cnt_rclk(1)) # (!cnt_rclk(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt_rclk(0),
	datab => cnt_rclk(2),
	datac => cnt_rclk(1),
	datad => cnt_rclk(3),
	combout => \state_readout_ns_0_3__g2\);

-- Location: LCCOMB_X10_Y8_N28
\state_readout_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \state_readout_ns_0_3__g0_0\ = (\state_readout_ns_0_3__g0_0_a\ & ((\state_readout_ns_0_3__g0_0_a3_7\) # ((state_readout(2) & \state_readout_ns_0_3__g2\)))) # (!\state_readout_ns_0_3__g0_0_a\ & (((state_readout(2) & \state_readout_ns_0_3__g2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \state_readout_ns_0_3__g0_0_a\,
	datab => \state_readout_ns_0_3__g0_0_a3_7\,
	datac => state_readout(2),
	datad => \state_readout_ns_0_3__g2\,
	combout => \state_readout_ns_0_3__g0_0\);

-- Location: FF_X10_Y8_N29
\state_readout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \state_readout_ns_0_3__g0_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state_readout(2));

-- Location: LCCOMB_X10_Y8_N4
\state_readout_ns_a2_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- state_readout_ns_a2_1(0) = (state_readout(1)) # ((state_readout(2)) # (state_readout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state_readout(1),
	datab => state_readout(2),
	datad => state_readout(3),
	combout => state_readout_ns_a2_1(0));

-- Location: FF_X10_Y8_N5
adc_cnt_enable_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => state_readout_ns_a2_1(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => adc_cnt_enable);

-- Location: LCCOMB_X11_Y8_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|proc_ladder_fpga_adc_cs_ladder_fpga_adc_select_n5_i_o2_RNILPMC\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & (!\COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\ & (((adc_cnt_enable & !ladder_fpga_adc_bit_count_cs_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|un3_ladder_fpga_adc_bit_count_cs_integer_sum3\,
	datab => adc_cnt_enable,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n5_i_o2\,
	datad => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\);

-- Location: FF_X11_Y8_N21
\ladder_fpga_adc_bit_count_cs_integer_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_bit_count_cs_integer_5_iv_i_0_3__g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer(3));

-- Location: FF_X19_Y15_N11
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockIR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\);

-- Location: FF_X19_Y14_N23
\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\);

-- Location: IOIBUF_X9_Y0_N8
ladder_fpga_sc_tdi_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tdi,
	o => ladder_fpga_sc_tdi_c);

-- Location: FF_X19_Y12_N17
\COMP_ladder_fpga_SC_BYPASS_REG|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => ladder_fpga_sc_tdi_c,
	sclr => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_REG|ff1\);

-- Location: LCCOMB_X19_Y12_N2
\COMP_ladder_fpga_SC_BYPASS_REG|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_REG|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_REG|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_REG|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out~feeder_combout\);

-- Location: FF_X19_Y12_N3
\COMP_ladder_fpga_SC_BYPASS_REG|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\);

-- Location: LCCOMB_X21_Y10_N16
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\ = ladder_fpga_sc_tdi_c

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_sc_tdi_c,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N14
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\);

-- Location: FF_X19_Y14_N15
\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\);

-- Location: FF_X19_Y14_N27
\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\);

-- Location: LCCOMB_X19_Y14_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a\ = (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\) # 
-- (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a\);

-- Location: LCCOMB_X19_Y14_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_RNITTTA1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0_a\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\);

-- Location: FF_X19_Y14_N21
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\);

-- Location: LCCOMB_X20_Y14_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_RNIOQGH1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_665\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_665\);

-- Location: FF_X21_Y11_N11
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_665\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\);

-- Location: FF_X21_Y10_N17
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\);

-- Location: LCCOMB_X20_Y10_N6
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out~feeder_combout\ = \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|ff1\,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out~feeder_combout\);

-- Location: FF_X20_Y10_N7
\COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\);

-- Location: LCCOMB_X20_Y10_N2
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_REF_LATCHUP|a_1_b_c|scan_out\,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N30
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out~feeder_combout\ = \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y11_N31
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_665\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\);

-- Location: FF_X20_Y10_N3
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\);

-- Location: FF_X20_Y14_N15
\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\);

-- Location: FF_X19_Y14_N13
\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_646\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\);

-- Location: LCCOMB_X20_Y14_N14
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_ladder_fpga_SC_REF_LATCHUP|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\);

-- Location: LCCOMB_X19_Y14_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\ = (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\);

-- Location: LCCOMB_X19_Y14_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_RNI1B9C1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\) # ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g2_2\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\);

-- Location: FF_X19_Y14_N29
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\);

-- Location: LCCOMB_X19_Y14_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_RNIO7SI1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x04_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\);

-- Location: FF_X19_Y8_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0));

-- Location: LCCOMB_X19_Y8_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out~feeder_combout\);

-- Location: FF_X19_Y8_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2));

-- Location: LCCOMB_X16_Y8_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y8_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4));

-- Location: LCCOMB_X16_Y8_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y8_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6));

-- Location: LCCOMB_X17_Y9_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\);

-- Location: FF_X17_Y9_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\);

-- Location: LCCOMB_X17_Y8_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8));

-- Location: FF_X16_Y8_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11));

-- Location: FF_X16_Y8_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13));

-- Location: LCCOMB_X19_Y8_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\);

-- Location: FF_X19_Y8_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\);

-- Location: LCCOMB_X17_Y8_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15));

-- Location: LCCOMB_X17_Y8_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17));

-- Location: LCCOMB_X16_Y8_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out~feeder_combout\);

-- Location: FF_X16_Y8_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\);

-- Location: LCCOMB_X17_Y8_N6
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19) = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\) # (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19));

-- Location: FF_X17_Y8_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ladder_fpga_sc_level_shifter_dac_i_i\(19),
	asdata => ladder_fpga_sc_tdi_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\);

-- Location: LCCOMB_X17_Y8_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\);

-- Location: FF_X17_Y8_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\);

-- Location: LCCOMB_X16_Y9_N6
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y9_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\);

-- Location: FF_X16_Y9_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\);

-- Location: FF_X17_Y9_N7
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(17),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\);

-- Location: LCCOMB_X17_Y8_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y8_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y9_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\);

-- Location: FF_X16_Y9_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(15),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\);

-- Location: LCCOMB_X19_Y8_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X19_Y8_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y9_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\);

-- Location: FF_X19_Y9_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\);

-- Location: FF_X19_Y9_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(13),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\);

-- Location: LCCOMB_X17_Y8_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y8_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y9_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\);

-- Location: FF_X19_Y9_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\);

-- Location: FF_X19_Y9_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(11),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\);

-- Location: LCCOMB_X17_Y8_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y8_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\);

-- Location: FF_X17_Y9_N11
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\);

-- Location: FF_X16_Y9_N23
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_10_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y9_N9
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\);

-- Location: FF_X16_Y9_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\);

-- Location: FF_X17_Y9_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(8),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_9_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N18
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out~feeder_combout\);

-- Location: FF_X17_Y9_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\);

-- Location: FF_X16_Y9_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N19
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(6),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\);

-- Location: LCCOMB_X17_Y8_N20
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y8_N21
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y9_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\);

-- Location: FF_X16_Y9_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N13
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N5
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(4),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_5_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\);

-- Location: LCCOMB_X17_Y8_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y8_N15
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X16_Y9_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_4_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X16_Y9_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y9_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\);

-- Location: FF_X16_Y9_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\);

-- Location: LCCOMB_X17_Y9_N30
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X17_Y9_N31
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(2),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\);

-- Location: LCCOMB_X19_Y8_N28
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X19_Y8_N29
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X19_Y9_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y9_N26
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out~feeder_combout\);

-- Location: FF_X19_Y9_N27
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\);

-- Location: FF_X19_Y9_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\);

-- Location: LCCOMB_X19_Y8_N2
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X19_Y8_N3
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\);

-- Location: FF_X17_Y8_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ladder_fpga_sc_level_shifter_dac_i_i\(0),
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_1_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\);

-- Location: FF_X20_Y14_N17
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\);

-- Location: LCCOMB_X20_Y14_N16
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\ = (\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & 
-- (\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|scan_out_0\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\);

-- Location: LCCOMB_X20_Y14_N22
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\ = (\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & ((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\ & (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13_a_x\,
	datac => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_4_b_c|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\);

-- Location: LCCOMB_X20_Y14_N2
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ = (\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & (((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\ & \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & 
-- (((!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\)) # (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_10\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_13\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\);

-- Location: LCCOMB_X20_Y14_N24
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\ = (\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & (((!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\)) # (!\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_3\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_6\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15_a\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\);

-- Location: LCCOMB_X19_Y14_N8
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & ((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (((\COMP_ladder_fpga_SC_BYPASS_REG|scan_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_25\,
	datab => \COMP_ladder_fpga_SC_BYPASS_REG|scan_out\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\);

-- Location: LCCOMB_X19_Y14_N2
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\))) # (!\COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & (((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_22\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datac => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_29\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_2_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\);

-- Location: LCCOMB_X19_Y14_N0
\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\ = (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & (((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\)))) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & ((\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & 
-- (\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\)) # (!\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_15\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out_1\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_30\,
	combout => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\);

-- Location: LCCOMB_X19_Y15_N10
\COMP_ladder_fpga_SC_MUX_OUT|z_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_MUX_OUT|z_x\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\ & ((\COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftIR\,
	datac => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|scan_out\,
	datad => \COMP_ladder_fpga_SC_MUX_TDO|dr_scan_out_31\,
	combout => \COMP_ladder_fpga_SC_MUX_OUT|z_x\);

-- Location: LCCOMB_X23_Y14_N12
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y14_N25
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\);

-- Location: FF_X23_Y14_N13
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\);

-- Location: LCCOMB_X23_Y14_N14
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y14_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N16
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y14_N17
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\);

-- Location: FF_X23_Y14_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\);

-- Location: LCCOMB_X23_Y14_N20
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y14_N21
\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N6
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y14_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\);

-- Location: FF_X22_Y14_N7
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\);

-- Location: LCCOMB_X24_Y14_N30
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\);

-- Location: LCCOMB_X23_Y14_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y14_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N16
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y14_N17
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\);

-- Location: FF_X22_Y14_N5
\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\);

-- Location: LCCOMB_X23_Y12_N28
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\);

-- Location: LCCOMB_X24_Y8_N0
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y5_N1
\latchup_hybride_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(15),
	o => latchup_hybride_c(15));

-- Location: FF_X20_Y14_N31
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\);

-- Location: LCCOMB_X19_Y14_N12
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2_RNIDQ7F\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\ & (\COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\ & \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x08_0_sqmuxa_i_a2\,
	datab => \COM_LADDER_SC_INSTRUC_REG|a_0_d_e|data_out\,
	datad => \COM_LADDER_SC_INSTRUC_REG|a_3_d_e|data_out\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\);

-- Location: LCCOMB_X20_Y14_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_RNIVK8T_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\) # ((!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\);

-- Location: LCCOMB_X23_Y9_N4
\allumage_hybride|a_15_b_c|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_15_b_c|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_15_b_c|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_15_b_c|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_15_b_c|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_15_b_c|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_15_b_c|ff2en\);

-- Location: FF_X23_Y9_N5
\allumage_hybride|a_15_b_c|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|ff2_0\);

-- Location: LCCOMB_X24_Y8_N26
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15~feeder_combout\);

-- Location: FF_X24_Y8_N27
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\);

-- Location: LCCOMB_X23_Y8_N6
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_15_b_c|ff2_0\ & ((latchup_hybride_c(15)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(15),
	datac => \allumage_hybride|a_15_b_c|ff2_0\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_15\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y9_N28
\allumage_hybride|a_15_b_c|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_15_b_c|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_15_b_c|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_15_b_c|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_15_b_c|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_15_b_c|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_15_b_c|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y9_N29
\allumage_hybride|a_15_b_c|sc_updateDR_0x09_14_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_15_b_c|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_15_b_c|sc_updateDR_0x09_14_ret\);

-- Location: LCCOMB_X23_Y9_N20
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|G_730\ = (\allumage_hybride|a_15_b_c|sc_updateDR_0x09_14_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_15_b_c|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_15_b_c|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_15_b_c|sc_updateDR_0x09_14_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|G_730\);

-- Location: FF_X24_Y8_N1
\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|G_730\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\);

-- Location: LCCOMB_X21_Y13_N16
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\ & \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\);

-- Location: LCCOMB_X20_Y13_N12
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X23_Y14_N2
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y14_N3
\COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N8
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_5_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y14_N9
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\);

-- Location: FF_X22_Y14_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\);

-- Location: LCCOMB_X23_Y14_N30
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\);

-- Location: LCCOMB_X23_Y8_N2
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X23_Y8_N18
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14~feeder_combout\);

-- Location: FF_X23_Y8_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\);

-- Location: LCCOMB_X23_Y9_N30
\allumage_hybride|a_14_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_14_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_14_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_14_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_14_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_14_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_14_d_e|ff2en\);

-- Location: FF_X23_Y9_N31
\allumage_hybride|a_14_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|ff2_0\);

-- Location: LCCOMB_X23_Y8_N4
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_14_d_e|ff2_0\ & ((latchup_hybride_c(14)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(14),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_14\,
	datac => \allumage_hybride|a_14_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y9_N16
\allumage_hybride|a_14_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_14_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_14_d_e|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_14_d_e|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_14_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_14_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_14_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y9_N17
\allumage_hybride|a_14_d_e|sc_updateDR_0x09_13_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_14_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_14_d_e|sc_updateDR_0x09_13_ret\);

-- Location: LCCOMB_X23_Y9_N8
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|G_725\ = (\allumage_hybride|a_14_d_e|sc_updateDR_0x09_13_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_14_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_14_d_e|ff2en\,
	datab => \allumage_hybride|a_14_d_e|sc_updateDR_0x09_13_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|G_725\);

-- Location: FF_X23_Y8_N3
\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|G_725\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\);

-- Location: LCCOMB_X20_Y13_N10
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ 
-- & \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X21_Y8_N0
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N14
\allumage_hybride|a_13_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_13_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_13_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_13_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_13_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_13_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_13_d_e|ff2en\);

-- Location: FF_X23_Y9_N15
\allumage_hybride|a_13_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|ff2_0\);

-- Location: FF_X24_Y8_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\);

-- Location: LCCOMB_X23_Y8_N10
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_13_d_e|ff2_0\ & ((latchup_hybride_c(13)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(13),
	datab => \allumage_hybride|a_13_d_e|ff2_0\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_13\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y9_N12
\allumage_hybride|a_13_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_13_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_13_d_e|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_13_d_e|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_13_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_13_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_13_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y9_N13
\allumage_hybride|a_13_d_e|sc_updateDR_0x09_12_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_13_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_13_d_e|sc_updateDR_0x09_12_ret\);

-- Location: LCCOMB_X22_Y9_N4
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|G_721\ = (\allumage_hybride|a_13_d_e|sc_updateDR_0x09_12_ret\ & ((!\allumage_hybride|a_13_d_e|ff2en\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_13_d_e|sc_updateDR_0x09_12_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_13_d_e|ff2en\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|G_721\);

-- Location: FF_X21_Y8_N1
\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|G_721\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\);

-- Location: LCCOMB_X24_Y14_N26
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\);

-- Location: LCCOMB_X26_Y12_N8
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & 
-- (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X24_Y9_N10
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N24
\allumage_hybride|a_12_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_12_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_12_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_12_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_12_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_12_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_12_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_12_d_e|ff2en\);

-- Location: FF_X23_Y9_N25
\allumage_hybride|a_12_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_12_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_12_d_e|ff2_0\);

-- Location: IOIBUF_X41_Y5_N8
\latchup_hybride_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(12),
	o => latchup_hybride_c(12));

-- Location: LCCOMB_X24_Y9_N0
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12~feeder_combout\);

-- Location: FF_X24_Y9_N1
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\);

-- Location: LCCOMB_X24_Y9_N8
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_12_d_e|ff2_0\ & ((latchup_hybride_c(12)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_12_d_e|ff2_0\,
	datac => latchup_hybride_c(12),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_12\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y9_N0
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|G_717\ = (\allumage_hybride|a_12_d_e|sc_updateDR_0x09_11_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_12_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_12_d_e|sc_updateDR_0x09_11_ret\,
	datab => \allumage_hybride|a_12_d_e|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|G_717\);

-- Location: FF_X24_Y9_N11
\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|G_717\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\);

-- Location: LCCOMB_X23_Y12_N16
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & !\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\);

-- Location: LCCOMB_X23_Y13_N26
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X23_Y14_N24
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & !\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\);

-- Location: LCCOMB_X22_Y8_N0
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N18
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11~feeder_combout\);

-- Location: FF_X22_Y8_N19
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\);

-- Location: LCCOMB_X23_Y9_N22
\allumage_hybride|a_11_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_11_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_11_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_11_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_11_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_11_d_e|ff1\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_11_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_11_d_e|ff2en\);

-- Location: FF_X23_Y9_N23
\allumage_hybride|a_11_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_11_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_11_d_e|ff2_0\);

-- Location: LCCOMB_X23_Y8_N12
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_11_d_e|ff2_0\ & ((latchup_hybride_c(11)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(11),
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_11\,
	datad => \allumage_hybride|a_11_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X22_Y9_N30
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|G_713\ = (\allumage_hybride|a_11_d_e|sc_updateDR_0x09_10_ret\ & ((!\allumage_hybride|a_11_d_e|ff2en\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_11_d_e|sc_updateDR_0x09_10_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_11_d_e|ff2en\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|G_713\);

-- Location: FF_X22_Y8_N1
\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|G_713\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\);

-- Location: LCCOMB_X23_Y13_N24
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\ & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ & \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\);

-- Location: LCCOMB_X28_Y13_N16
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X22_Y10_N22
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N26
\allumage_hybride|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_10_d_e|ff1~feeder_combout\ = \allumage_hybride|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_11_d_e|scan_out_0\,
	combout => \allumage_hybride|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y11_N27
\allumage_hybride|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_10_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_10_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|ff1\);

-- Location: LCCOMB_X23_Y10_N22
\allumage_hybride|a_10_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_10_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_10_d_e|ff2_0\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_10_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_10_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \allumage_hybride|a_10_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_10_d_e|ff1\,
	combout => \allumage_hybride|a_10_d_e|ff2en\);

-- Location: LCCOMB_X23_Y10_N16
\allumage_hybride|a_10_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_10_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_10_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_10_d_e|ff2en\,
	combout => \allumage_hybride|a_10_d_e|ff2_0~feeder_combout\);

-- Location: FF_X23_Y10_N17
\allumage_hybride|a_10_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_10_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|ff2_0\);

-- Location: IOIBUF_X0_Y25_N22
\latchup_hybride_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(10),
	o => latchup_hybride_c(10));

-- Location: LCCOMB_X23_Y8_N28
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10~feeder_combout\);

-- Location: FF_X23_Y8_N29
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\);

-- Location: LCCOMB_X23_Y8_N24
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_10_d_e|ff2_0\ & ((latchup_hybride_c(10)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_10_d_e|ff2_0\,
	datac => latchup_hybride_c(10),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_10\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y10_N4
\allumage_hybride|a_10_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_10_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_10_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_10_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \allumage_hybride|a_10_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_10_d_e|ff1\,
	combout => \allumage_hybride|a_10_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y10_N5
\allumage_hybride|a_10_d_e|sc_updateDR_0x09_9_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_10_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|sc_updateDR_0x09_9_ret\);

-- Location: LCCOMB_X23_Y10_N8
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|G_709\ = (\allumage_hybride|a_10_d_e|sc_updateDR_0x09_9_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_10_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_10_d_e|ff2en\,
	datab => \allumage_hybride|a_10_d_e|sc_updateDR_0x09_9_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|G_709\);

-- Location: FF_X22_Y10_N23
\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|G_709\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y12_N6
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & !\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\);

-- Location: LCCOMB_X27_Y13_N14
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\ = (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\);

-- Location: LCCOMB_X28_Y13_N24
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X24_Y10_N16
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X39_Y29_N15
\latchup_hybride_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(9),
	o => latchup_hybride_c(9));

-- Location: FF_X24_Y10_N19
\allumage_hybride|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_10_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y10_N24
\allumage_hybride|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|ff1~feeder_combout\ = \allumage_hybride|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_10_d_e|scan_out_0\,
	combout => \allumage_hybride|a_9_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y10_N25
\allumage_hybride|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_9_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|ff1\);

-- Location: LCCOMB_X23_Y10_N28
\allumage_hybride|a_9_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (((\allumage_hybride|a_9_d_e|ff2_0\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_9_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_9_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_9_d_e|ff2_0\,
	datad => \allumage_hybride|a_9_d_e|ff1\,
	combout => \allumage_hybride|a_9_d_e|ff2en\);

-- Location: FF_X23_Y10_N29
\allumage_hybride|a_9_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|ff2_0\);

-- Location: LCCOMB_X23_Y8_N14
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_9_d_e|ff2_0\ & ((latchup_hybride_c(9)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_9\,
	datac => latchup_hybride_c(9),
	datad => \allumage_hybride|a_9_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y10_N20
\allumage_hybride|a_9_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_9_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_9_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_9_d_e|ff2_0\,
	datad => \allumage_hybride|a_9_d_e|ff1\,
	combout => \allumage_hybride|a_9_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y10_N21
\allumage_hybride|a_9_d_e|sc_updateDR_0x09_8_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|sc_updateDR_0x09_8_ret\);

-- Location: LCCOMB_X23_Y10_N14
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|G_705\ = (\allumage_hybride|a_9_d_e|sc_updateDR_0x09_8_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_9_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_9_d_e|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_9_d_e|sc_updateDR_0x09_8_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|G_705\);

-- Location: FF_X24_Y10_N17
\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|G_705\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\);

-- Location: LCCOMB_X24_Y14_N2
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X23_Y11_N4
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X3_Y0_N22
\latchup_hybride_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(8),
	o => latchup_hybride_c(8));

-- Location: FF_X24_Y8_N7
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\);

-- Location: LCCOMB_X23_Y8_N8
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_8_d_e|ff2_0\ & ((latchup_hybride_c(8)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_8_d_e|ff2_0\,
	datac => latchup_hybride_c(8),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_8\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X22_Y10_N18
\allumage_hybride|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_9_d_e|ff1\,
	combout => \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y10_N19
\allumage_hybride|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y10_N18
\allumage_hybride|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|ff1~feeder_combout\ = \allumage_hybride|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_9_d_e|scan_out_0\,
	combout => \allumage_hybride|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y10_N19
\allumage_hybride|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_8_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|ff1\);

-- Location: LCCOMB_X23_Y10_N6
\allumage_hybride|a_8_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (((\allumage_hybride|a_8_d_e|ff2_0\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_8_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_8_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_8_d_e|ff2_0\,
	datad => \allumage_hybride|a_8_d_e|ff1\,
	combout => \allumage_hybride|a_8_d_e|ff2en\);

-- Location: FF_X23_Y10_N7
\allumage_hybride|a_8_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|ff2_0\);

-- Location: LCCOMB_X23_Y10_N10
\allumage_hybride|a_8_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_8_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_8_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_8_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \allumage_hybride|a_8_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_8_d_e|ff1\,
	combout => \allumage_hybride|a_8_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y10_N11
\allumage_hybride|a_8_d_e|sc_updateDR_0x09_7_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_8_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_8_d_e|sc_updateDR_0x09_7_ret\);

-- Location: LCCOMB_X23_Y10_N0
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|G_701\ = (\allumage_hybride|a_8_d_e|sc_updateDR_0x09_7_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_8_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_8_d_e|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_8_d_e|sc_updateDR_0x09_7_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|G_701\);

-- Location: FF_X23_Y11_N5
\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|G_701\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y12_N16
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X23_Y13_N10
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y19_N8
\latchup_hybride_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(7),
	o => latchup_hybride_c(7));

-- Location: LCCOMB_X22_Y12_N20
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7~feeder_combout\);

-- Location: FF_X22_Y12_N21
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\);

-- Location: LCCOMB_X22_Y12_N10
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_7_d_e|ff2_0\ & ((latchup_hybride_c(7)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_7_d_e|ff2_0\,
	datac => latchup_hybride_c(7),
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_7\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X22_Y9_N22
\allumage_hybride|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|ff1~feeder_combout\ = \allumage_hybride|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_8_d_e|scan_out_0\,
	combout => \allumage_hybride|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y9_N23
\allumage_hybride|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_7_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|ff1\);

-- Location: LCCOMB_X23_Y10_N26
\allumage_hybride|a_7_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (((\allumage_hybride|a_7_d_e|ff2_0\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_7_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_7_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_7_d_e|ff2_0\,
	datad => \allumage_hybride|a_7_d_e|ff1\,
	combout => \allumage_hybride|a_7_d_e|ff2en\);

-- Location: LCCOMB_X23_Y10_N30
\allumage_hybride|a_7_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_7_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_7_d_e|ff2en\,
	combout => \allumage_hybride|a_7_d_e|ff2_0~feeder_combout\);

-- Location: FF_X23_Y10_N31
\allumage_hybride|a_7_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|ff2_0\);

-- Location: LCCOMB_X23_Y10_N12
\allumage_hybride|a_7_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_7_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_7_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_7_d_e|ff2_0\,
	datad => \allumage_hybride|a_7_d_e|ff1\,
	combout => \allumage_hybride|a_7_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y10_N13
\allumage_hybride|a_7_d_e|sc_updateDR_0x09_6_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|sc_updateDR_0x09_6_ret\);

-- Location: LCCOMB_X23_Y10_N2
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|G_697\ = (\allumage_hybride|a_7_d_e|sc_updateDR_0x09_6_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_7_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_7_d_e|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_7_d_e|sc_updateDR_0x09_6_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|G_697\);

-- Location: FF_X23_Y13_N11
\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|G_697\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\);

-- Location: LCCOMB_X23_Y13_N18
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\);

-- Location: LCCOMB_X28_Y13_N8
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\ & !\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X21_Y12_N2
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X32_Y29_N22
\latchup_hybride_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(6),
	o => latchup_hybride_c(6));

-- Location: LCCOMB_X22_Y12_N30
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6~feeder_combout\);

-- Location: FF_X22_Y12_N31
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\);

-- Location: LCCOMB_X22_Y9_N0
\allumage_hybride|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \allumage_hybride|a_7_d_e|ff1\,
	combout => \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y9_N1
\allumage_hybride|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y9_N12
\allumage_hybride|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|ff1~feeder_combout\ = \allumage_hybride|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_7_d_e|scan_out_0\,
	combout => \allumage_hybride|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y9_N13
\allumage_hybride|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_6_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|ff1\);

-- Location: LCCOMB_X22_Y12_N2
\allumage_hybride|a_6_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_6_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_6_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_6_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datab => \allumage_hybride|a_6_d_e|ff1\,
	datac => \allumage_hybride|a_6_d_e|ff2_0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_6_d_e|ff2en\);

-- Location: FF_X22_Y12_N3
\allumage_hybride|a_6_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|ff2_0\);

-- Location: LCCOMB_X22_Y12_N4
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_6_d_e|ff2_0\ & ((latchup_hybride_c(6)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(6),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_6\,
	datad => \allumage_hybride|a_6_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X22_Y12_N0
\allumage_hybride|a_6_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_6_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_6_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datab => \allumage_hybride|a_6_d_e|ff2_0\,
	datac => \allumage_hybride|a_6_d_e|ff1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_6_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X22_Y12_N1
\allumage_hybride|a_6_d_e|sc_updateDR_0x09_5_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|sc_updateDR_0x09_5_ret\);

-- Location: LCCOMB_X21_Y12_N8
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|G_693\ = (\allumage_hybride|a_6_d_e|sc_updateDR_0x09_5_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_6_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_6_d_e|ff2en\,
	datab => \allumage_hybride|a_6_d_e|sc_updateDR_0x09_5_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|G_693\);

-- Location: FF_X21_Y12_N3
\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|G_693\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\);

-- Location: LCCOMB_X20_Y13_N24
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X26_Y12_N18
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N24
\allumage_hybride|a_5_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_5_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_5_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_5_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_5_d_e|ff1\,
	datab => \allumage_hybride|a_5_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_5_d_e|ff2en\);

-- Location: LCCOMB_X24_Y12_N20
\allumage_hybride|a_5_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_5_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_5_d_e|ff2en\,
	combout => \allumage_hybride|a_5_d_e|ff2_0~feeder_combout\);

-- Location: FF_X24_Y12_N21
\allumage_hybride|a_5_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|ff2_0\);

-- Location: FF_X22_Y12_N15
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\);

-- Location: LCCOMB_X23_Y12_N0
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_5_d_e|ff2_0\ & ((latchup_hybride_c(5)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(5),
	datac => \allumage_hybride|a_5_d_e|ff2_0\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_5\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X24_Y12_N26
\allumage_hybride|a_5_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_5_d_e|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_5_d_e|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_5_d_e|ff1\,
	datab => \allumage_hybride|a_5_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_5_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X24_Y12_N27
\allumage_hybride|a_5_d_e|sc_updateDR_0x09_4_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|sc_updateDR_0x09_4_ret\);

-- Location: LCCOMB_X24_Y12_N30
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|G_689\ = (\allumage_hybride|a_5_d_e|sc_updateDR_0x09_4_ret\ & ((!\allumage_hybride|a_5_d_e|ff2en\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datab => \allumage_hybride|a_5_d_e|ff2en\,
	datac => \allumage_hybride|a_5_d_e|sc_updateDR_0x09_4_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|G_689\);

-- Location: FF_X26_Y12_N19
\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|G_689\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\);

-- Location: LCCOMB_X24_Y14_N16
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\);

-- Location: LCCOMB_X22_Y12_N22
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ & 
-- (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X26_Y12_N12
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\ = (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\);

-- Location: LCCOMB_X26_Y14_N6
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\,
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X21_Y12_N0
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y3_N8
\latchup_hybride_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(3),
	o => latchup_hybride_c(3));

-- Location: LCCOMB_X21_Y13_N28
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3~feeder_combout\);

-- Location: FF_X21_Y13_N29
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\);

-- Location: LCCOMB_X22_Y9_N2
\allumage_hybride|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_6_d_e|ff1\,
	combout => \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y9_N3
\allumage_hybride|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y12_N30
\allumage_hybride|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|ff1~feeder_combout\ = \allumage_hybride|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_6_d_e|scan_out_0\,
	combout => \allumage_hybride|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y12_N31
\allumage_hybride|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_5_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|ff1\);

-- Location: LCCOMB_X24_Y11_N8
\allumage_hybride|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_5_d_e|ff1\,
	combout => \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y11_N9
\allumage_hybride|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y11_N20
\allumage_hybride|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|ff1~feeder_combout\ = \allumage_hybride|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_5_d_e|scan_out_0\,
	combout => \allumage_hybride|a_4_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N10
\allumage_hybride|a_4_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_4_d_e|ff2_0\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- (\allumage_hybride|a_4_d_e|ff1\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_4_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_4_d_e|ff1\,
	datab => \allumage_hybride|a_4_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_4_d_e|ff2en\);

-- Location: LCCOMB_X24_Y12_N2
\allumage_hybride|a_4_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_4_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_4_d_e|ff2en\,
	combout => \allumage_hybride|a_4_d_e|ff2_0~feeder_combout\);

-- Location: FF_X24_Y12_N3
\allumage_hybride|a_4_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|ff2_0\);

-- Location: FF_X24_Y11_N21
\allumage_hybride|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_4_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|ff1\);

-- Location: LCCOMB_X24_Y11_N14
\allumage_hybride|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_4_d_e|ff1\,
	combout => \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y11_N15
\allumage_hybride|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y11_N10
\allumage_hybride|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|ff1~feeder_combout\ = \allumage_hybride|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_4_d_e|scan_out_0\,
	combout => \allumage_hybride|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y11_N11
\allumage_hybride|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_3_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|ff1\);

-- Location: LCCOMB_X21_Y11_N12
\allumage_hybride|a_3_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_3_d_e|ff2_0\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- ((\allumage_hybride|a_3_d_e|ff1\))))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_3_d_e|ff2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_3_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_3_d_e|ff1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_3_d_e|ff2en\);

-- Location: LCCOMB_X21_Y11_N26
\allumage_hybride|a_3_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_3_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_3_d_e|ff2en\,
	combout => \allumage_hybride|a_3_d_e|ff2_0~feeder_combout\);

-- Location: FF_X21_Y11_N27
\allumage_hybride|a_3_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|ff2_0\);

-- Location: LCCOMB_X22_Y12_N28
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_3_d_e|ff2_0\ & ((latchup_hybride_c(3)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(3),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_3\,
	datad => \allumage_hybride|a_3_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X21_Y11_N20
\allumage_hybride|a_3_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_3_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_3_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_3_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_3_d_e|ff1\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_3_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X21_Y11_N21
\allumage_hybride|a_3_d_e|sc_updateDR_0x09_2_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|sc_updateDR_0x09_2_ret\);

-- Location: LCCOMB_X21_Y11_N0
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|G_681\ = (\allumage_hybride|a_3_d_e|sc_updateDR_0x09_2_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_3_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_3_d_e|ff2en\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_3_d_e|sc_updateDR_0x09_2_ret\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|G_681\);

-- Location: FF_X21_Y12_N1
\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|G_681\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\);

-- Location: LCCOMB_X22_Y14_N28
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_4_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\);

-- Location: LCCOMB_X21_Y13_N12
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\ & \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tdi_hyb\);

-- Location: LCCOMB_X20_Y12_N30
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\);

-- Location: IOIBUF_X41_Y27_N8
\latchup_hybride_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(2),
	o => latchup_hybride_c(2));

-- Location: FF_X22_Y12_N7
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\);

-- Location: LCCOMB_X24_Y11_N4
\allumage_hybride|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_3_d_e|ff1\,
	combout => \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y11_N5
\allumage_hybride|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y11_N6
\allumage_hybride|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|ff1~feeder_combout\ = \allumage_hybride|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_3_d_e|scan_out_0\,
	combout => \allumage_hybride|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y11_N7
\allumage_hybride|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_2_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_2_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|ff1\);

-- Location: LCCOMB_X24_Y12_N4
\allumage_hybride|a_2_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_2_d_e|ff2_0\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_2_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_2_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_2_d_e|ff2_0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_2_d_e|ff1\,
	combout => \allumage_hybride|a_2_d_e|ff2en\);

-- Location: FF_X24_Y12_N7
\allumage_hybride|a_2_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \allumage_hybride|a_2_d_e|ff2en\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|ff2_0\);

-- Location: LCCOMB_X22_Y12_N6
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_2_d_e|ff2_0\ & ((latchup_hybride_c(2)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => latchup_hybride_c(2),
	datac => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_2\,
	datad => \allumage_hybride|a_2_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X24_Y12_N16
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|G_677\ = (\allumage_hybride|a_2_d_e|sc_updateDR_0x09_1_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_2_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_2_d_e|sc_updateDR_0x09_1_ret\,
	datab => \allumage_hybride|a_2_d_e|ff2en\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|G_677\);

-- Location: FF_X20_Y12_N31
\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|G_677\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\);

-- Location: LCCOMB_X28_Y13_N18
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N22
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\);

-- Location: LCCOMB_X24_Y14_N14
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X22_Y11_N4
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\);

-- Location: FF_X22_Y11_N1
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\);

-- Location: IOIBUF_X32_Y0_N8
\latchup_hybride_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(0),
	o => latchup_hybride_c(0));

-- Location: LCCOMB_X24_Y11_N0
\allumage_hybride|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_2_d_e|ff1\,
	combout => \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y11_N1
\allumage_hybride|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y11_N2
\allumage_hybride|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|ff1~feeder_combout\ = \allumage_hybride|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_2_d_e|scan_out_0\,
	combout => \allumage_hybride|a_1_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N28
\allumage_hybride|a_1_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_1_d_e|ff2_0\)) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & 
-- ((\allumage_hybride|a_1_d_e|ff1\))))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (((\allumage_hybride|a_1_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datac => \allumage_hybride|a_1_d_e|ff2_0\,
	datad => \allumage_hybride|a_1_d_e|ff1\,
	combout => \allumage_hybride|a_1_d_e|ff2en\);

-- Location: FF_X24_Y12_N29
\allumage_hybride|a_1_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|ff2en\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|ff2_0\);

-- Location: FF_X24_Y11_N3
\allumage_hybride|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_1_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|ff1\);

-- Location: LCCOMB_X24_Y11_N18
\allumage_hybride|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\ = \allumage_hybride|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_1_d_e|ff1\,
	combout => \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y11_N19
\allumage_hybride|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X24_Y11_N12
\allumage_hybride|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_0_d_e|ff1~feeder_combout\ = \allumage_hybride|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_1_d_e|scan_out_0\,
	combout => \allumage_hybride|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y11_N13
\allumage_hybride|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_0_d_e|ff1~feeder_combout\,
	asdata => \allumage_hybride|a_0_d_e|ff2_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|ff1\);

-- Location: LCCOMB_X23_Y11_N18
\allumage_hybride|a_0_d_e|ff2en_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_0_d_e|ff2en\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (((\allumage_hybride|a_0_d_e|ff2_0\)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & 
-- ((\allumage_hybride|a_0_d_e|ff1\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & (\allumage_hybride|a_0_d_e|ff2_0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_0_d_e|ff2_0\,
	datad => \allumage_hybride|a_0_d_e|ff1\,
	combout => \allumage_hybride|a_0_d_e|ff2en\);

-- Location: LCCOMB_X23_Y11_N6
\allumage_hybride|a_0_d_e|ff2_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_0_d_e|ff2_0~feeder_combout\ = \allumage_hybride|a_0_d_e|ff2en\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \allumage_hybride|a_0_d_e|ff2en\,
	combout => \allumage_hybride|a_0_d_e|ff2_0~feeder_combout\);

-- Location: FF_X23_Y11_N7
\allumage_hybride|a_0_d_e|ff2_0_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_0_d_e|ff2_0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|ff2_0\);

-- Location: LCCOMB_X22_Y11_N8
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_0_d_e|ff2_0\ & ((latchup_hybride_c(0)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_0\,
	datac => latchup_hybride_c(0),
	datad => \allumage_hybride|a_0_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X23_Y11_N26
\allumage_hybride|a_0_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_0_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_0_d_e|ff2_0\)) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_0_d_e|ff1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datac => \allumage_hybride|a_0_d_e|ff2_0\,
	datad => \allumage_hybride|a_0_d_e|ff1\,
	combout => \allumage_hybride|a_0_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X23_Y11_N27
\allumage_hybride|a_0_d_e|sc_updateDR_0x09_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_0_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_0_d_e|sc_updateDR_0x09_ret\);

-- Location: LCCOMB_X23_Y11_N0
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|G_669\ = (\allumage_hybride|a_0_d_e|sc_updateDR_0x09_ret\ & ((!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\) # (!\allumage_hybride|a_0_d_e|ff2en\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_0_d_e|ff2en\,
	datac => \allumage_hybride|a_0_d_e|sc_updateDR_0x09_ret\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|G_669\);

-- Location: FF_X22_Y11_N5
\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|G_669\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y12_N22
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\ & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datab => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tdi_hyb_0_a2\);

-- Location: LCCOMB_X20_Y13_N16
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_0_a2_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tms_hyb_0_a2_x\);

-- Location: LCCOMB_X20_Y13_N6
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datad => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y12_N0
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N4
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tms_hyb_0_a2_x\);

-- Location: LCCOMB_X21_Y13_N8
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X28_Y13_N30
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_0_a2\ = (ladder_fpga_sc_tms_c & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N8
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\ & (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	datab => ladder_fpga_sc_tms_c,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X26_Y12_N4
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X28_Y13_N14
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_0_a2_x\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (ladder_fpga_sc_tms_c & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tms_hyb_0_a2_x\);

-- Location: LCCOMB_X20_Y13_N8
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & ladder_fpga_sc_tms_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datad => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tms_hyb\);

-- Location: LCCOMB_X26_Y12_N28
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X26_Y12_N30
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tms_hyb_0_a2_x\);

-- Location: LCCOMB_X21_Y13_N4
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_x\ = (ladder_fpga_sc_tms_c & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\ & \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tms_hyb_x\);

-- Location: LCCOMB_X28_Y13_N20
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_0_a2\ = (ladder_fpga_sc_tms_c & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tms_c,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N18
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ & ladder_fpga_sc_tms_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\,
	datad => ladder_fpga_sc_tms_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tms_hyb_0_a2_x\);

-- Location: LCCOMB_X26_Y12_N20
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & (ladder_fpga_sc_tms_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tms_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tms_hyb_0_a2\);

-- Location: IOIBUF_X0_Y14_N15
ladder_fpga_sc_tck_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_fpga_sc_tck,
	o => ladder_fpga_sc_tck_c);

-- Location: LCCOMB_X20_Y13_N4
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_0_a2_x\ = (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|un2_jtag_on_0_a2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|sc_tck_hyb_0_a2_x\);

-- Location: LCCOMB_X20_Y13_N20
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X23_Y12_N12
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N20
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|sc_tck_hyb_0_a2_x\);

-- Location: LCCOMB_X28_Y13_N26
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\ = (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|un2_jtag_on\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X28_Y13_N22
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\ & (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X23_Y12_N14
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X26_Y12_N2
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X28_Y13_N28
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_0_a2_x\ = (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (ladder_fpga_sc_tck_c & \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|un2_jtag_on_0_a2_1\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|sc_tck_hyb_0_a2_x\);

-- Location: LCCOMB_X20_Y13_N28
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb\ = (\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\ & (\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|un2_jtag_on_4_0_a2\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|sc_tck_hyb\);

-- Location: LCCOMB_X26_Y12_N24
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ & (\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X26_Y12_N10
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|un2_jtag_on_0_a2_1\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|sc_tck_hyb_0_a2_x\);

-- Location: LCCOMB_X21_Y13_N30
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_x\ = (ladder_fpga_sc_tck_c & (\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\ & \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_sc_tck_c,
	datab => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_1\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|sc_tck_hyb_x\);

-- Location: LCCOMB_X28_Y13_N6
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X21_Y13_N26
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_0_a2_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_0_a2_x\ = (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ & ladder_fpga_sc_tck_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\,
	datac => ladder_fpga_sc_tck_c,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|sc_tck_hyb_0_a2_x\);

-- Location: LCCOMB_X26_Y12_N26
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_0_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_0_a2\ = (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & (ladder_fpga_sc_tck_c & 
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datac => ladder_fpga_sc_tck_c,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|sc_tck_hyb_0_a2\);

-- Location: LCCOMB_X9_Y8_N4
\tokenin_echelle_in~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tokenin_echelle_in~feeder_combout\ = state_readout(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => state_readout(1),
	combout => \tokenin_echelle_in~feeder_combout\);

-- Location: FF_X9_Y8_N5
tokenin_echelle_in_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \tokenin_echelle_in~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_echelle_in);

-- Location: LCCOMB_X24_Y8_N28
\comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_alim|gen_15_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_15_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X8_Y14_N22
\comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_14_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X24_Y8_N30
\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_i_x\ = (tokenin_echelle_in & \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_echelle_in,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_13_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y25_N4
\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y14_N8
\comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_11_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X33_Y13_N6
\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_i_x\ = (tokenin_echelle_in & \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tokenin_echelle_in,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_10_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y14_N20
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y14_N0
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y25_N16
\comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_7_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X37_Y25_N20
\comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_i_x\ = (tokenin_echelle_in & \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tokenin_echelle_in,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_6_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X17_Y22_N2
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X24_Y12_N0
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N14
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4~feeder_combout\);

-- Location: FF_X26_Y12_N15
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\);

-- Location: IOIBUF_X30_Y29_N1
\latchup_hybride_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_latchup_hybride(4),
	o => latchup_hybride_c(4));

-- Location: LCCOMB_X23_Y12_N2
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_4_d_e|ff2_0\ & ((latchup_hybride_c(4)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_4\,
	datac => latchup_hybride_c(4),
	datad => \allumage_hybride|a_4_d_e|ff2_0\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X24_Y12_N8
\allumage_hybride|a_4_d_e|pulse_a_l_ecriture_0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \allumage_hybride|a_4_d_e|pulse_a_l_ecriture_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\ & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & ((\allumage_hybride|a_4_d_e|ff2_0\))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\ & (\allumage_hybride|a_4_d_e|ff1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_4_d_e|ff1\,
	datab => \allumage_hybride|a_4_d_e|ff2_0\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_15\,
	combout => \allumage_hybride|a_4_d_e|pulse_a_l_ecriture_0\);

-- Location: FF_X24_Y12_N9
\allumage_hybride|a_4_d_e|sc_updateDR_0x09_3_ret_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \allumage_hybride|a_4_d_e|pulse_a_l_ecriture_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \allumage_hybride|a_4_d_e|sc_updateDR_0x09_3_ret\);

-- Location: LCCOMB_X24_Y12_N18
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|G_685\ = (\allumage_hybride|a_4_d_e|sc_updateDR_0x09_3_ret\ & ((!\allumage_hybride|a_4_d_e|ff2en\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \allumage_hybride|a_4_d_e|sc_updateDR_0x09_3_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_4_d_e|ff2en\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|G_685\);

-- Location: FF_X24_Y12_N1
\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|G_685\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\);

-- Location: LCCOMB_X26_Y24_N20
\comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_4_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X23_Y19_N18
\comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_i_x\ = (tokenin_echelle_in & \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => tokenin_echelle_in,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X26_Y24_N0
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_i_x\ = (tokenin_echelle_in & \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tokenin_echelle_in,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X23_Y12_N24
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N12
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1~feeder_combout\ = \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1~feeder_combout\);

-- Location: FF_X22_Y12_N13
\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\);

-- Location: LCCOMB_X22_Y12_N18
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\ = (\allumage_hybride|a_1_d_e|ff2_0\ & ((latchup_hybride_c(1)) # (!\comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => latchup_hybride_c(1),
	datac => \allumage_hybride|a_1_d_e|ff2_0\,
	datad => \comp_gestion_hybrides_v4|control_latchup|enable_latchup_n_1\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\);

-- Location: LCCOMB_X24_Y12_N14
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|G_673\ = (\allumage_hybride|a_1_d_e|sc_updateDR_0x09_0_ret\ & ((!\allumage_hybride|a_1_d_e|ff2en\) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \allumage_hybride|a_1_d_e|sc_updateDR_0x09_0_ret\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0\,
	datad => \allumage_hybride|a_1_d_e|ff2en\,
	combout => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|G_673\);

-- Location: FF_X23_Y12_N25
\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n~feeder_combout\,
	clrn => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|LatchupouExtinction_x_i\,
	ena => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|G_673\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\);

-- Location: LCCOMB_X24_Y25_N0
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: LCCOMB_X17_Y22_N0
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_i_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_i_x\ = (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & tokenin_echelle_in)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datad => tokenin_echelle_in,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|tokenin_hyb_i_x\);

-- Location: FF_X11_Y8_N1
ladder_fpga_rclk_echelle_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_adc_bit_count_cs_integer(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_rclk_echelle);

-- Location: IOIBUF_X21_Y0_N22
testin_echelle_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_testin_echelle,
	o => testin_echelle_c);

-- Location: LCCOMB_X21_Y14_N2
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_9_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N14
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y14_N15
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\);

-- Location: FF_X21_Y14_N3
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\);

-- Location: LCCOMB_X21_Y14_N18
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X21_Y14_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y14_N10
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_8_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y14_N11
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\);

-- Location: LCCOMB_X22_Y14_N18
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y14_N19
\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\);

-- Location: LCCOMB_X20_Y15_N4
test_16hybrides_x_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- test_16hybrides_x = testin_echelle_c $ (!\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => testin_echelle_c,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => test_16hybrides_x);

-- Location: LCCOMB_X22_Y13_N10
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_7_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X19_Y14_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_RNI3DNU\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\) # ((\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\);

-- Location: FF_X19_Y14_N25
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\);

-- Location: LCCOMB_X19_Y14_N6
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_RNI8BA51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x0b_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\);

-- Location: FF_X21_Y13_N21
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\);

-- Location: FF_X22_Y13_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\);

-- Location: LCCOMB_X22_Y13_N4
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y13_N5
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y13_N30
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_6_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y13_N31
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\);

-- Location: FF_X24_Y13_N23
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\);

-- Location: LCCOMB_X24_Y13_N22
\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\ & (\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\ & \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_13_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\);

-- Location: IOIBUF_X19_Y29_N8
\sc_tdo_hybride_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(5),
	o => sc_tdo_hybride_c(5));

-- Location: LCCOMB_X23_Y13_N0
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9\ = (\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\ & ((\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((sc_tdo_hybride_c(5)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\ & 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9_a\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_5_comp_chainage_i|un1_tdi_suivant\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => sc_tdo_hybride_c(5),
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9\);

-- Location: IOIBUF_X19_Y29_N22
\sc_tdo_hybride_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(1),
	o => sc_tdo_hybride_c(1));

-- Location: LCCOMB_X24_Y13_N18
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y13_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y13_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_5_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y13_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\);

-- Location: FF_X23_Y13_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\);

-- Location: FF_X24_Y13_N21
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y13_N12
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_4_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y13_N3
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\);

-- Location: FF_X22_Y13_N13
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\);

-- Location: LCCOMB_X22_Y13_N24
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y13_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y13_N6
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_3_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N0
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y13_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\);

-- Location: FF_X22_Y13_N7
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\);

-- Location: LCCOMB_X22_Y13_N22
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y13_N23
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N18
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y14_N19
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\);

-- Location: LCCOMB_X24_Y14_N0
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y14_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\);

-- Location: LCCOMB_X24_Y14_N24
\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant\ = (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ & ((\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\)) # 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\ & ((sc_tdo_hybride_c(1)))))) # (!\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\ & (\COMP_ladder_fpga_SC_MUX_OUT|z_x\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|un2_jtag_on_0_a2\,
	datac => sc_tdo_hybride_c(1),
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant\);

-- Location: LCCOMB_X23_Y13_N6
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_11_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X24_Y13_N27
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\);

-- Location: FF_X23_Y13_N7
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\);

-- Location: FF_X24_Y13_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y13_N20
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_10_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y13_N21
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\);

-- Location: FF_X21_Y13_N25
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\);

-- Location: LCCOMB_X24_Y14_N6
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\ & (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	datab => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_3_comp_chainage_i|un2_jtag_on_4_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y14_N28
\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x\ = (\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\ & (sc_tdo_hybride_c(9))) # (!\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\ & 
-- ((\COMP_ladder_fpga_SC_MUX_OUT|z_x\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => sc_tdo_hybride_c(9),
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x\);

-- Location: LCCOMB_X24_Y14_N22
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x\))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_1_comp_chainage_i|tdi_suivant\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_9_comp_chainage_i|tdi_suivant_x\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8\);

-- Location: LCCOMB_X23_Y14_N22
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_9\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_8\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10\);

-- Location: LCCOMB_X22_Y14_N6
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_13\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_1_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_10\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14\);

-- Location: IOIBUF_X32_Y29_N15
\sc_tdo_hybride_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(2),
	o => sc_tdo_hybride_c(2));

-- Location: LCCOMB_X28_Y13_N0
\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ = (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\ & (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\ & 
-- \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_2_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X28_Y13_N10
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(2)))) # (!\comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\ & 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4_a\,
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datac => sc_tdo_hybride_c(2),
	datad => \comp_gestion_hybrides_v4|gen_chainage_2_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4\);

-- Location: IOIBUF_X41_Y25_N8
\sc_tdo_hybride_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(8),
	o => sc_tdo_hybride_c(8));

-- Location: LCCOMB_X22_Y13_N28
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y13_N29
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X22_Y13_N16
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_9_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X22_Y13_N17
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\);

-- Location: FF_X21_Y13_N9
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\);

-- Location: LCCOMB_X24_Y14_N18
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & 
-- (\comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\ & !\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_8_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_12_comp_chainage_i|un2_jtag_on_0_a2_0\,
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_8_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y14_N20
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\ & (!sc_tdo_hybride_c(8))) # 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\ & ((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (((!\COMP_ladder_fpga_SC_MUX_OUT|z_x\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => sc_tdo_hybride_c(8),
	datac => \COMP_ladder_fpga_SC_MUX_OUT|z_x\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\);

-- Location: IOIBUF_X7_Y29_N8
\sc_tdo_hybride_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sc_tdo_hybride(0),
	o => sc_tdo_hybride_c(0));

-- Location: LCCOMB_X23_Y14_N0
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|ff1\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y14_N1
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X23_Y14_N4
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\ = \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_1_d_e|scan_out_0\,
	combout => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X23_Y14_N5
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\);

-- Location: FF_X24_Y14_N11
\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|ff1\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_662\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\);

-- Location: LCCOMB_X24_Y14_N10
\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ = (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\ & (\comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\ & 
-- (!\COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\ & \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_10_comp_chainage_i|un2_jtag_on_0_a2_2\,
	datac => \COMP_ladder_fpga_SC_BYPASS_HYBRIDE|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un2_jtag_on_0_a2_0\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\);

-- Location: LCCOMB_X24_Y14_N4
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ & ((sc_tdo_hybride_c(0)))) # (!\comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\ & 
-- (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_3_d_e|data_out\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1_a\,
	datac => sc_tdo_hybride_c(0),
	datad => \comp_gestion_hybrides_v4|gen_chainage_0_comp_chainage_i|un1_tdi_suivant\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1\);

-- Location: LCCOMB_X24_Y14_N8
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7\ = (\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\ & (((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1\ & 
-- !\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\)))) # (!\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\ & ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4\) # 
-- ((\COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7_a\,
	datab => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_4\,
	datac => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_1\,
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_2_d_e|data_out\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7\);

-- Location: LCCOMB_X22_Y14_N4
\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_15_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_15\ = (\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & (\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14\)) # (!\COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\ & 
-- ((\comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_14\,
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_0_d_e|data_out\,
	datad => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_7\,
	combout => \comp_gestion_hybrides_v4|gen_chainage_8_comp_chainage_i|tdo_echelle_15\);

-- Location: CLKCTRL_G3
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y12_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X14_Y12_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X12_Y12_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\);

-- Location: FF_X12_Y12_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2));

-- Location: LCCOMB_X12_Y12_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout\);

-- Location: FF_X12_Y12_N1
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2));

-- Location: LCCOMB_X15_Y12_N28
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X11_Y8_N4
\ladder_fpga_adc_bit_count_cs_integer[2]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer[2]~_wirecell_combout\ = !ladder_fpga_adc_bit_count_cs_integer(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer(2),
	combout => \ladder_fpga_adc_bit_count_cs_integer[2]~_wirecell_combout\);

-- Location: FF_X11_Y8_N5
\ladder_fpga_adc_bit_count_cs_integer_del_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer[2]~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del(2));

-- Location: LCCOMB_X16_Y11_N26
\ladder_fpga_adc_bit_count_cs_integer_del_del[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer_del_del[2]~feeder_combout\ = ladder_fpga_adc_bit_count_cs_integer_del(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_adc_bit_count_cs_integer_del(2),
	combout => \ladder_fpga_adc_bit_count_cs_integer_del_del[2]~feeder_combout\);

-- Location: FF_X16_Y11_N27
\ladder_fpga_adc_bit_count_cs_integer_del_del_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer_del_del[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del_del(2));

-- Location: LCCOMB_X16_Y11_N28
ladder_fpga_fifo21_wr_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1 = (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & !ladder_fpga_adc_bit_count_cs_integer_del_del(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	combout => ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1);

-- Location: LCCOMB_X11_Y8_N14
\ladder_fpga_fifo21_wr_enable~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_wr_enable~feeder_combout\ = state_readout(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => state_readout(3),
	combout => \ladder_fpga_fifo21_wr_enable~feeder_combout\);

-- Location: FF_X11_Y8_N15
ladder_fpga_fifo21_wr_enable_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_wr_enable~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_wr_enable);

-- Location: LCCOMB_X11_Y8_N6
\ladder_fpga_adc_bit_count_cs_integer[1]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer[1]~_wirecell_combout\ = !ladder_fpga_adc_bit_count_cs_integer(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(1),
	combout => \ladder_fpga_adc_bit_count_cs_integer[1]~_wirecell_combout\);

-- Location: FF_X11_Y8_N7
\ladder_fpga_adc_bit_count_cs_integer_del_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer[1]~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del(1));

-- Location: FF_X16_Y11_N29
\ladder_fpga_adc_bit_count_cs_integer_del_del_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_adc_bit_count_cs_integer_del(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del_del(1));

-- Location: LCCOMB_X11_Y8_N26
\ladder_fpga_adc_bit_count_cs_integer[3]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer[3]~_wirecell_combout\ = !ladder_fpga_adc_bit_count_cs_integer(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(3),
	combout => \ladder_fpga_adc_bit_count_cs_integer[3]~_wirecell_combout\);

-- Location: FF_X11_Y8_N27
\ladder_fpga_adc_bit_count_cs_integer_del_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer[3]~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del(3));

-- Location: LCCOMB_X15_Y11_N14
\ladder_fpga_adc_bit_count_cs_integer_del_del[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer_del_del[3]~feeder_combout\ = ladder_fpga_adc_bit_count_cs_integer_del(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_adc_bit_count_cs_integer_del(3),
	combout => \ladder_fpga_adc_bit_count_cs_integer_del_del[3]~feeder_combout\);

-- Location: FF_X15_Y11_N15
\ladder_fpga_adc_bit_count_cs_integer_del_del_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer_del_del[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del_del(3));

-- Location: LCCOMB_X16_Y11_N14
\ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 = (ladder_fpga_adc_bit_count_cs_integer_del_del(1) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((!ladder_fpga_adc_bit_count_cs_integer_del_del(3)) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0)))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(3)))))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(1) & (((ladder_fpga_adc_bit_count_cs_integer_del_del(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738);

-- Location: LCCOMB_X16_Y11_N24
ladder_fpga_fifo21_wr_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g1_0_439_i = (ladder_fpga_fifo21_wr_enable & (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_i_a5_0_1,
	datac => ladder_fpga_fifo21_wr_enable,
	datad => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	combout => ladder_fpga_fifo21_wr_0_0_g1_0_439_i);

-- Location: LCCOMB_X16_Y11_N8
ladder_fpga_fifo21_wr_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_wr_0_0_g0_i_o4 = ((ladder_fpga_adc_bit_count_cs_integer_del_del(1)) # ((ladder_fpga_adc_bit_count_cs_integer_del_del(3)) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => ladder_fpga_fifo21_wr_0_0_g0_i_o4);

-- Location: FF_X16_Y11_N25
ladder_fpga_fifo21_wr_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_fifo21_wr_0_0_g1_0_439_i,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr_0_0_g0_i_o4,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_wr);

-- Location: FF_X15_Y12_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X14_Y12_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X14_Y12_N25
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X14_Y12_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X14_Y12_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X11_Y12_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\);

-- Location: FF_X11_Y12_N15
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0));

-- Location: FF_X11_Y12_N17
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0));

-- Location: LCCOMB_X10_Y12_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: FF_X10_Y12_N17
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X11_Y12_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X11_Y12_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X11_Y12_N16
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0) $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & ((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X10_Y12_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & 
-- !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X10_Y12_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X10_Y12_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X10_Y12_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X10_Y12_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: FF_X11_Y12_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X14_Y11_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X14_Y11_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X12_Y12_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\);

-- Location: FF_X12_Y12_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4));

-- Location: FF_X11_Y12_N19
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4));

-- Location: LCCOMB_X11_Y12_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X10_Y12_N14
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X10_Y12_N15
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: LCCOMB_X11_Y12_N18
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4) $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\))) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X10_Y12_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X10_Y12_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: FF_X11_Y12_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X11_Y12_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)) # (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X10_Y12_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X10_Y12_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: FF_X10_Y12_N25
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X10_Y12_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3) $ 
-- (((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X11_Y12_N8
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\) # 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\) # (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5) $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(5),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: FF_X11_Y12_N9
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X11_Y12_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)) # (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X11_Y12_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\) # 
-- ((\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2) $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\)) # 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: FF_X11_Y12_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X11_Y12_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\) # 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: FF_X11_Y12_N25
ladder_fpga_fifo21_empty_pipe_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|int_rdempty~combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_empty_pipe);

-- Location: LCCOMB_X9_Y12_N28
\ladder_fpga_mux_dataout[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[21]~feeder_combout\ = ladder_fpga_fifo21_empty_pipe

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_fifo21_empty_pipe,
	combout => \ladder_fpga_mux_dataout[21]~feeder_combout\);

-- Location: FF_X9_Y12_N29
\ladder_fpga_mux_dataout_21_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[21]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(21));

-- Location: LCCOMB_X9_Y12_N30
\ladder_fpga_mux_dataout[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[20]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(20),
	combout => \ladder_fpga_mux_dataout[20]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N20
\ladder_fpga_mux_status_count_integer[0]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\ = !ladder_fpga_mux_status_count_integer(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_mux_status_count_integer(0),
	combout => \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\);

-- Location: FF_X9_Y12_N21
\ladder_fpga_mux_status_count_integer_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_status_count_integer[0]~_wirecell_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(0));

-- Location: LCCOMB_X11_Y11_N28
ladder_fpga_mux_status_count_integer_n1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_status_count_integer_n1 = ladder_fpga_mux_status_count_integer(1) $ (ladder_fpga_mux_status_count_integer(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_status_count_integer_n1);

-- Location: FF_X11_Y11_N29
\ladder_fpga_mux_status_count_integer_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_status_count_integer_n1,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(1));

-- Location: LCCOMB_X11_Y11_N14
\ladder_fpga_mux_status_count_integer_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_status_count_integer_n2_0_g0 = ladder_fpga_mux_status_count_integer(2) $ (((ladder_fpga_mux_status_count_integer(0) & ladder_fpga_mux_status_count_integer(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => ladder_fpga_mux_status_count_integer(2),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_status_count_integer_n2_0_g0);

-- Location: FF_X11_Y11_N15
\ladder_fpga_mux_status_count_integer_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_status_count_integer_n2_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_status_count_integer(2));

-- Location: LCCOMB_X9_Y12_N8
\ladder_fpga_mux_statusout[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[20]~feeder_combout\ = ladder_fpga_mux_status_count_integer(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(2),
	combout => \ladder_fpga_mux_statusout[20]~feeder_combout\);

-- Location: FF_X9_Y12_N9
\ladder_fpga_mux_statusout_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[20]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(20));

-- Location: FF_X9_Y12_N31
\ladder_fpga_mux_dataout_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[20]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(20),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(20));

-- Location: LCCOMB_X16_Y11_N10
proc_ladder_fpga_data_packer_shiftreg_clr2_1 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_data_packer.shiftreg_clr2_1\ = (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & !ladder_fpga_adc_bit_count_cs_integer_del_del(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\);

-- Location: LCCOMB_X16_Y11_N16
\ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ = (ladder_fpga_adc_bit_count_cs_integer_del_del(0)) # (((ladder_fpga_adc_bit_count_cs_integer_del_del(2)) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(3))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\);

-- Location: LCCOMB_X16_Y13_N22
\ladder_fpga_fifo21_input_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_0__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\ladder_fpga_fifo21_input_1_0_0__m2\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__m2\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(0),
	datad => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	combout => \ladder_fpga_fifo21_input_1_0_0__m4\);

-- Location: FF_X16_Y13_N23
\ladder_fpga_fifo21_input_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_0__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(0));

-- Location: LCCOMB_X14_Y12_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X14_Y12_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: LCCOMB_X15_Y12_N24
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & ladder_fpga_fifo21_wr)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => ladder_fpga_fifo21_wr,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X15_Y12_N10
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X15_Y12_N11
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X15_Y12_N0
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & ladder_fpga_fifo21_wr)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => ladder_fpga_fifo21_wr,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\);

-- Location: LCCOMB_X15_Y12_N22
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X15_Y12_N23
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: LCCOMB_X15_Y12_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: FF_X15_Y12_N7
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X15_Y12_N20
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0) $ 
-- (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X15_Y12_N21
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X15_Y12_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & ladder_fpga_fifo21_wr))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => ladder_fpga_fifo21_wr,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X15_Y12_N5
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X15_Y12_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & ladder_fpga_fifo21_wr)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datad => ladder_fpga_fifo21_wr,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X15_Y12_N26
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X15_Y12_N27
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X14_Y12_N18
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X14_Y12_N19
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X14_Y12_N29
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LCCOMB_X15_Y12_N30
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (((!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X15_Y12_N31
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X14_Y11_N12
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X14_Y11_N13
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	ena => ladder_fpga_fifo21_wr,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X14_Y11_N4
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4) = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4) $ (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(4),
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_a\(4));

-- Location: LCCOMB_X12_Y12_N6
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X10_Y12_N18
\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4) = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (\comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|ram_address_b\(4));

-- Location: LCCOMB_X14_Y12_N14
\~QUARTUS_CREATED_GND~I\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOIBUF_X19_Y0_N22
\data_serial_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(13),
	o => data_serial_c(13));

-- Location: FF_X19_Y0_N24
\data_serial_m_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(13));

-- Location: LCCOMB_X16_Y11_N4
\ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\ = (ladder_fpga_adc_bit_count_cs_integer_del_del(1) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(3))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(1) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(3)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(0) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\);

-- Location: FF_X19_Y11_N5
\ladder_fpga_data_packer_temp_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(13));

-- Location: LCCOMB_X11_Y8_N16
\ladder_fpga_adc_bit_count_cs_integer[0]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_bit_count_cs_integer[0]~_wirecell_combout\ = !ladder_fpga_adc_bit_count_cs_integer(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_adc_bit_count_cs_integer(0),
	combout => \ladder_fpga_adc_bit_count_cs_integer[0]~_wirecell_combout\);

-- Location: FF_X11_Y8_N17
\ladder_fpga_adc_bit_count_cs_integer_del_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_bit_count_cs_integer[0]~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del(0));

-- Location: FF_X16_Y11_N23
\ladder_fpga_adc_bit_count_cs_integer_del_del_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_adc_bit_count_cs_integer_del(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_bit_count_cs_integer_del_del(0));

-- Location: LCCOMB_X19_Y11_N22
\ladder_fpga_fifo21_input_11_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(1) = (ladder_fpga_data_packer_temp(9) & ((ladder_fpga_data_packer_temp(13)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))))) # (!ladder_fpga_data_packer_temp(9) & 
-- (ladder_fpga_data_packer_temp(13) & (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(9),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_data_packer_temp(13),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	combout => ladder_fpga_fifo21_input_11_0(1));

-- Location: LCCOMB_X16_Y11_N22
\ladder_fpga_adc_bit_count_cs_integer_del_del_RNI6NJB_2_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m8 = (ladder_fpga_adc_bit_count_cs_integer_del_del(1) & (((!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ladder_fpga_adc_bit_count_cs_integer_del_del(3))))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(1) & 
-- (((ladder_fpga_adc_bit_count_cs_integer_del_del(0))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => ladder_fpga_fifo21_input_11_sn_m8);

-- Location: IOIBUF_X0_Y13_N8
\data_serial_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(1),
	o => data_serial_c(1));

-- Location: FF_X0_Y13_N10
\data_serial_m_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(1));

-- Location: FF_X19_Y11_N1
\ladder_fpga_data_packer_temp_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(1));

-- Location: LCCOMB_X16_Y11_N6
\ladder_fpga_adc_bit_count_cs_integer_del_del_RNIRNM8_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_sn_m3 = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((!ladder_fpga_adc_bit_count_cs_integer_del_del(2)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (ladder_fpga_adc_bit_count_cs_integer_del_del(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	combout => ladder_fpga_fifo21_input_11_sn_m3);

-- Location: LCCOMB_X19_Y11_N0
\ladder_fpga_fifo21_input_11_1_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(1) = (ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(1)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(5),
	datac => ladder_fpga_data_packer_temp(1),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(1));

-- Location: LCCOMB_X19_Y12_N28
\ladder_fpga_fifo21_input_11_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(1) = (ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_0(1))) # (!ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_0(1),
	datac => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_1(1),
	combout => ladder_fpga_fifo21_input_11_3(1));

-- Location: LCCOMB_X17_Y12_N28
\ladder_fpga_fifo21_input_RNO_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_1__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(1)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(1),
	datac => ladder_fpga_fifo21_input_11_3(1),
	datad => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	combout => \ladder_fpga_fifo21_input_1_0_1__m2\);

-- Location: LCCOMB_X17_Y12_N10
\ladder_fpga_fifo21_input_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_1__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & (!\ladder_fpga_fifo21_input_1_0_1__m2\))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_1__m2\,
	datac => ladder_fpga_fifo21_input(1),
	datad => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	combout => \ladder_fpga_fifo21_input_1_0_1__m4\);

-- Location: FF_X17_Y12_N11
\ladder_fpga_fifo21_input_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_1__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(1));

-- Location: IOIBUF_X41_Y10_N15
\data_serial_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(6),
	o => data_serial_c(6));

-- Location: FF_X41_Y10_N17
\data_serial_m_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(6));

-- Location: FF_X17_Y11_N11
\ladder_fpga_data_packer_temp_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(6));

-- Location: IOIBUF_X16_Y0_N8
\data_serial_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(2),
	o => data_serial_c(2));

-- Location: FF_X16_Y0_N10
\data_serial_m_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(2));

-- Location: FF_X17_Y12_N15
\ladder_fpga_data_packer_temp_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(2));

-- Location: LCCOMB_X17_Y12_N14
\ladder_fpga_fifo21_input_11_1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(2) = (ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(2)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(6),
	datac => ladder_fpga_data_packer_temp(2),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(2));

-- Location: IOIBUF_X23_Y0_N29
\data_serial_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(14),
	o => data_serial_c(14));

-- Location: FF_X23_Y0_N31
\data_serial_m_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(14));

-- Location: FF_X19_Y13_N13
\ladder_fpga_data_packer_temp_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(14),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(14));

-- Location: IOIBUF_X14_Y29_N29
\data_serial_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(10),
	o => data_serial_c(10));

-- Location: FF_X14_Y29_N31
\data_serial_m_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(10));

-- Location: FF_X17_Y11_N23
\ladder_fpga_data_packer_temp_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(10));

-- Location: LCCOMB_X17_Y12_N20
\ladder_fpga_fifo21_input_11_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(2) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_data_packer_temp(10)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & 
-- (ladder_fpga_data_packer_temp(14))))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (ladder_fpga_data_packer_temp(14))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & 
-- ((ladder_fpga_data_packer_temp(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_data_packer_temp(14),
	datad => ladder_fpga_data_packer_temp(10),
	combout => ladder_fpga_fifo21_input_11_0(2));

-- Location: LCCOMB_X17_Y12_N6
\ladder_fpga_fifo21_input_11_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(2) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(2)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(2),
	datad => ladder_fpga_fifo21_input_11_0(2),
	combout => ladder_fpga_fifo21_input_11_3(2));

-- Location: LCCOMB_X17_Y12_N2
\ladder_fpga_fifo21_input_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_2__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(2)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datab => ladder_fpga_fifo21_input(2),
	datad => ladder_fpga_fifo21_input_11_3(2),
	combout => \ladder_fpga_fifo21_input_1_0_2__m2\);

-- Location: LCCOMB_X17_Y12_N24
\ladder_fpga_fifo21_input_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_2__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\ladder_fpga_fifo21_input_1_0_2__m2\ & ((!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \ladder_fpga_fifo21_input_1_0_2__m2\,
	datac => ladder_fpga_fifo21_input(2),
	datad => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	combout => \ladder_fpga_fifo21_input_1_0_2__m4\);

-- Location: FF_X17_Y12_N25
\ladder_fpga_fifo21_input_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_2__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(2));

-- Location: IOIBUF_X41_Y10_N1
\data_serial_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(15),
	o => data_serial_c(15));

-- Location: FF_X41_Y10_N3
\data_serial_m_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(15));

-- Location: FF_X17_Y12_N1
\ladder_fpga_data_packer_temp_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(15),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(15));

-- Location: IOIBUF_X16_Y29_N29
\data_serial_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(11),
	o => data_serial_c(11));

-- Location: FF_X16_Y29_N31
\data_serial_m_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(11));

-- Location: FF_X16_Y13_N15
\ladder_fpga_data_packer_temp_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(11));

-- Location: LCCOMB_X17_Y12_N16
\ladder_fpga_fifo21_input_11_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(3) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_data_packer_temp(11)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & 
-- (ladder_fpga_data_packer_temp(15))))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (ladder_fpga_data_packer_temp(15))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & 
-- ((ladder_fpga_data_packer_temp(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_data_packer_temp(15),
	datad => ladder_fpga_data_packer_temp(11),
	combout => ladder_fpga_fifo21_input_11_0(3));

-- Location: LCCOMB_X17_Y12_N22
\ladder_fpga_fifo21_input_11_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(3) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(3)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(3),
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_0(3),
	combout => ladder_fpga_fifo21_input_11_3(3));

-- Location: LCCOMB_X17_Y12_N4
\ladder_fpga_fifo21_input_RNO_0_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_3__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(3)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(3),
	datad => ladder_fpga_fifo21_input_11_3(3),
	combout => \ladder_fpga_fifo21_input_1_0_3__m2\);

-- Location: LCCOMB_X17_Y12_N26
\ladder_fpga_fifo21_input_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_3__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\ladder_fpga_fifo21_input_1_0_3__m2\ & ((!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \ladder_fpga_fifo21_input_1_0_3__m2\,
	datac => ladder_fpga_fifo21_input(3),
	datad => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	combout => \ladder_fpga_fifo21_input_1_0_3__m4\);

-- Location: FF_X17_Y12_N27
\ladder_fpga_fifo21_input_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_3__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(3));

-- Location: IOIBUF_X21_Y0_N29
\data_serial_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(12),
	o => data_serial_c(12));

-- Location: FF_X21_Y0_N31
\data_serial_m_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(12));

-- Location: FF_X20_Y11_N23
\ladder_fpga_data_packer_temp_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(12));

-- Location: IOIBUF_X16_Y0_N29
\data_serial_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(0),
	o => data_serial_c(0));

-- Location: FF_X16_Y0_N31
\data_serial_m_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(0));

-- Location: LCCOMB_X20_Y11_N14
\ladder_fpga_fifo21_input_11_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(4) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (ladder_fpga_data_packer_temp(12))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(0)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(0)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (ladder_fpga_data_packer_temp(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_data_packer_temp(12),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => data_serial_m(0),
	combout => ladder_fpga_fifo21_input_11_0(4));

-- Location: LCCOMB_X20_Y11_N24
\ladder_fpga_fifo21_input_11_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(4) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(4)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(4),
	datac => ladder_fpga_fifo21_input_11_0(4),
	datad => ladder_fpga_fifo21_input_11_sn_m8,
	combout => ladder_fpga_fifo21_input_11_3(4));

-- Location: LCCOMB_X20_Y11_N20
\ladder_fpga_fifo21_input_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_4__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(4)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(4),
	datad => ladder_fpga_fifo21_input_11_3(4),
	combout => \ladder_fpga_fifo21_input_1_0_4__m2\);

-- Location: LCCOMB_X20_Y11_N10
\ladder_fpga_fifo21_input_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_4__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_4__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(4),
	datad => \ladder_fpga_fifo21_input_1_0_4__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_4__m4\);

-- Location: FF_X20_Y11_N11
\ladder_fpga_fifo21_input_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_4__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(4));

-- Location: LCCOMB_X16_Y11_N12
\ladder_fpga_fifo21_input_11_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(5) = (ladder_fpga_data_packer_temp(13) & ((data_serial_m(1)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))))) # (!ladder_fpga_data_packer_temp(13) & (data_serial_m(1) 
-- & (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(13),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => data_serial_m(1),
	combout => ladder_fpga_fifo21_input_11_0(5));

-- Location: LCCOMB_X16_Y11_N20
\ladder_fpga_fifo21_input_11_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(5) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(5)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_1(5),
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_0(5),
	combout => ladder_fpga_fifo21_input_11_3(5));

-- Location: LCCOMB_X16_Y11_N18
\ladder_fpga_fifo21_input_RNO_0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_5__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(5)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datab => ladder_fpga_fifo21_input(5),
	datad => ladder_fpga_fifo21_input_11_3(5),
	combout => \ladder_fpga_fifo21_input_1_0_5__m2\);

-- Location: LCCOMB_X16_Y11_N2
\ladder_fpga_fifo21_input_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_5__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_5__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(5),
	datad => \ladder_fpga_fifo21_input_1_0_5__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_5__m4\);

-- Location: FF_X16_Y11_N3
\ladder_fpga_fifo21_input_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_5__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(5));

-- Location: LCCOMB_X17_Y11_N22
\ladder_fpga_fifo21_input_11_1_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(6) = (ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(6)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m3,
	datac => ladder_fpga_data_packer_temp(10),
	datad => ladder_fpga_data_packer_temp(6),
	combout => ladder_fpga_fifo21_input_11_1(6));

-- Location: LCCOMB_X17_Y11_N12
\ladder_fpga_fifo21_input_11_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(6) = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (ladder_fpga_data_packer_temp(14))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(2)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(2)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (ladder_fpga_data_packer_temp(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => ladder_fpga_data_packer_temp(14),
	datad => data_serial_m(2),
	combout => ladder_fpga_fifo21_input_11_0(6));

-- Location: LCCOMB_X17_Y11_N18
\ladder_fpga_fifo21_input_11_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(6) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(6)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(6),
	datad => ladder_fpga_fifo21_input_11_0(6),
	combout => ladder_fpga_fifo21_input_11_3(6));

-- Location: LCCOMB_X17_Y11_N16
\ladder_fpga_fifo21_input_RNO_0_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_6__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(6)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(6),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(6),
	combout => \ladder_fpga_fifo21_input_1_0_6__m2\);

-- Location: LCCOMB_X17_Y11_N4
\ladder_fpga_fifo21_input_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_6__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_6__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(6),
	datad => \ladder_fpga_fifo21_input_1_0_6__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_6__m4\);

-- Location: FF_X17_Y11_N5
\ladder_fpga_fifo21_input_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_6__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(6));

-- Location: IOIBUF_X41_Y15_N8
\data_serial_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(7),
	o => data_serial_c(7));

-- Location: FF_X17_Y13_N23
\data_serial_m_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_c(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(7));

-- Location: FF_X16_Y13_N5
\ladder_fpga_data_packer_temp_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(7));

-- Location: LCCOMB_X16_Y13_N28
\ladder_fpga_fifo21_input_11_1_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(7) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(7))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(7),
	datac => ladder_fpga_data_packer_temp(11),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(7));

-- Location: IOIBUF_X21_Y29_N22
\data_serial_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(3),
	o => data_serial_c(3));

-- Location: FF_X21_Y29_N24
\data_serial_m_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(3));

-- Location: LCCOMB_X17_Y13_N26
\ladder_fpga_fifo21_input_11_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(7) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_data_packer_temp(15)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(3))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(3))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_data_packer_temp(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => data_serial_m(3),
	datad => ladder_fpga_data_packer_temp(15),
	combout => ladder_fpga_fifo21_input_11_0(7));

-- Location: LCCOMB_X16_Y13_N0
\ladder_fpga_fifo21_input_11_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(7) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(7)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_1(7),
	datac => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_0(7),
	combout => ladder_fpga_fifo21_input_11_3(7));

-- Location: LCCOMB_X16_Y13_N24
\ladder_fpga_fifo21_input_RNO_0_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_7__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(7)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(7),
	datad => ladder_fpga_fifo21_input_11_3(7),
	combout => \ladder_fpga_fifo21_input_1_0_7__m2\);

-- Location: LCCOMB_X16_Y13_N26
\ladder_fpga_fifo21_input_RNO_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_7__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_7__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(7),
	datad => \ladder_fpga_fifo21_input_1_0_7__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_7__m4\);

-- Location: FF_X16_Y13_N27
\ladder_fpga_fifo21_input_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_7__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(7));

-- Location: IOIBUF_X0_Y13_N15
\data_serial_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(8),
	o => data_serial_c(8));

-- Location: FF_X0_Y13_N17
\data_serial_m_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(8));

-- Location: FF_X20_Y11_N31
\ladder_fpga_data_packer_temp_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => data_serial_m(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sclr => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	sload => VCC,
	ena => \ladder_fpga_data_packer_temp_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_data_packer_temp(8));

-- Location: LCCOMB_X20_Y11_N22
\ladder_fpga_fifo21_input_11_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(8) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(8))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(8),
	datac => ladder_fpga_data_packer_temp(12),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(8));

-- Location: IOIBUF_X23_Y0_N22
\data_serial_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(4),
	o => data_serial_c(4));

-- Location: FF_X23_Y0_N24
\data_serial_m_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(4));

-- Location: LCCOMB_X20_Y11_N2
\ladder_fpga_fifo21_input_11_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(8) = (data_serial_m(0) & ((data_serial_m(4)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))))) # (!data_serial_m(0) & (data_serial_m(4) & 
-- (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => data_serial_m(4),
	combout => ladder_fpga_fifo21_input_11_0(8));

-- Location: LCCOMB_X20_Y11_N16
\ladder_fpga_fifo21_input_11_3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(8) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(8)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(8),
	datad => ladder_fpga_fifo21_input_11_0(8),
	combout => ladder_fpga_fifo21_input_11_3(8));

-- Location: LCCOMB_X20_Y11_N28
\ladder_fpga_fifo21_input_RNO_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_8__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(8)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(8),
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(8),
	combout => \ladder_fpga_fifo21_input_1_0_8__m2\);

-- Location: LCCOMB_X20_Y11_N8
\ladder_fpga_fifo21_input_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_8__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_8__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(8),
	datad => \ladder_fpga_fifo21_input_1_0_8__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_8__m4\);

-- Location: FF_X20_Y11_N9
\ladder_fpga_fifo21_input_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_8__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(8));

-- Location: LCCOMB_X19_Y11_N4
\ladder_fpga_fifo21_input_11_1_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(9) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(9))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(9),
	datac => ladder_fpga_data_packer_temp(13),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(9));

-- Location: IOIBUF_X23_Y0_N1
\data_serial_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(5),
	o => data_serial_c(5));

-- Location: FF_X23_Y0_N3
\data_serial_m_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(5));

-- Location: LCCOMB_X19_Y11_N6
\ladder_fpga_fifo21_input_11_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(9) = (data_serial_m(1) & ((data_serial_m(5)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(0) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(2))))) # (!data_serial_m(1) & (data_serial_m(5) & 
-- (ladder_fpga_adc_bit_count_cs_integer_del_del(0) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(1),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => data_serial_m(5),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	combout => ladder_fpga_fifo21_input_11_0(9));

-- Location: LCCOMB_X19_Y11_N18
\ladder_fpga_fifo21_input_11_3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(9) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(9)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_1(9),
	datac => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_0(9),
	combout => ladder_fpga_fifo21_input_11_3(9));

-- Location: LCCOMB_X19_Y11_N12
\ladder_fpga_fifo21_input_RNO_0_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_9__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(9)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(9),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(9),
	combout => \ladder_fpga_fifo21_input_1_0_9__m2\);

-- Location: LCCOMB_X19_Y11_N20
\ladder_fpga_fifo21_input_RNO_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_9__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_9__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(9),
	datad => \ladder_fpga_fifo21_input_1_0_9__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_9__m4\);

-- Location: FF_X19_Y11_N21
\ladder_fpga_fifo21_input_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_9__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(9));

-- Location: LCCOMB_X17_Y11_N8
\ladder_fpga_fifo21_input_11_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(10) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(10))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(10),
	datac => ladder_fpga_fifo21_input_11_sn_m3,
	datad => ladder_fpga_data_packer_temp(14),
	combout => ladder_fpga_fifo21_input_11_1(10));

-- Location: LCCOMB_X17_Y11_N6
\ladder_fpga_fifo21_input_11_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(10) = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(2)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(6))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(6))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => data_serial_m(6),
	datad => data_serial_m(2),
	combout => ladder_fpga_fifo21_input_11_0(10));

-- Location: LCCOMB_X17_Y11_N24
\ladder_fpga_fifo21_input_11_3_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(10) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(10)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(10),
	datad => ladder_fpga_fifo21_input_11_0(10),
	combout => ladder_fpga_fifo21_input_11_3(10));

-- Location: LCCOMB_X17_Y11_N2
\ladder_fpga_fifo21_input_RNO_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_10__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(10)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(10),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(10),
	combout => \ladder_fpga_fifo21_input_1_0_10__m2\);

-- Location: LCCOMB_X17_Y11_N30
\ladder_fpga_fifo21_input_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_10__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_10__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(10),
	datad => \ladder_fpga_fifo21_input_1_0_10__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_10__m4\);

-- Location: FF_X17_Y11_N31
\ladder_fpga_fifo21_input_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_10__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(10));

-- Location: LCCOMB_X17_Y13_N22
\ladder_fpga_fifo21_input_11_1_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(11) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(11))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((ladder_fpga_data_packer_temp(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_data_packer_temp(11),
	datab => ladder_fpga_data_packer_temp(15),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(11));

-- Location: LCCOMB_X17_Y13_N20
\ladder_fpga_fifo21_input_11_0_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(11) = (data_serial_m(7) & ((data_serial_m(3)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(0) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(2))))) # (!data_serial_m(7) & (data_serial_m(3) & 
-- (ladder_fpga_adc_bit_count_cs_integer_del_del(0) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(7),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => data_serial_m(3),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	combout => ladder_fpga_fifo21_input_11_0(11));

-- Location: LCCOMB_X17_Y13_N12
\ladder_fpga_fifo21_input_11_3_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(11) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(11)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_1(11),
	datac => ladder_fpga_fifo21_input_11_sn_m8,
	datad => ladder_fpga_fifo21_input_11_0(11),
	combout => ladder_fpga_fifo21_input_11_3(11));

-- Location: LCCOMB_X17_Y13_N2
\ladder_fpga_fifo21_input_RNO_0_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_11__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(11)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(11),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(11),
	combout => \ladder_fpga_fifo21_input_1_0_11__m2\);

-- Location: LCCOMB_X17_Y13_N18
\ladder_fpga_fifo21_input_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_11__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_11__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(11),
	datad => \ladder_fpga_fifo21_input_1_0_11__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_11__m4\);

-- Location: FF_X17_Y13_N19
\ladder_fpga_fifo21_input_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_11__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(11));

-- Location: LCCOMB_X20_Y11_N4
\ladder_fpga_fifo21_input_11_1_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(12) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(12))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(12),
	datac => ladder_fpga_fifo21_input_11_sn_m3,
	datad => data_serial_m(0),
	combout => ladder_fpga_fifo21_input_11_1(12));

-- Location: LCCOMB_X20_Y11_N18
\ladder_fpga_fifo21_input_11_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(12) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(4))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(8)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(8)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => data_serial_m(4),
	datad => data_serial_m(8),
	combout => ladder_fpga_fifo21_input_11_0(12));

-- Location: LCCOMB_X20_Y11_N6
\ladder_fpga_fifo21_input_11_3_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(12) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(12)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(12),
	datad => ladder_fpga_fifo21_input_11_0(12),
	combout => ladder_fpga_fifo21_input_11_3(12));

-- Location: LCCOMB_X20_Y11_N12
\ladder_fpga_fifo21_input_RNO_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_12__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(12)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(12),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(12),
	combout => \ladder_fpga_fifo21_input_1_0_12__m2\);

-- Location: LCCOMB_X20_Y11_N0
\ladder_fpga_fifo21_input_RNO_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_12__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_12__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(12),
	datad => \ladder_fpga_fifo21_input_1_0_12__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_12__m4\);

-- Location: FF_X20_Y11_N1
\ladder_fpga_fifo21_input_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_12__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(12));

-- Location: LCCOMB_X19_Y13_N8
\ladder_fpga_fifo21_input_11_1_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(13) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(13))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m3,
	datac => ladder_fpga_data_packer_temp(13),
	datad => data_serial_m(1),
	combout => ladder_fpga_fifo21_input_11_1(13));

-- Location: IOIBUF_X0_Y10_N15
\data_serial_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_serial(9),
	o => data_serial_c(9));

-- Location: FF_X0_Y10_N17
\data_serial_m_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => data_serial_c(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => data_serial_m(9));

-- Location: LCCOMB_X19_Y13_N0
\ladder_fpga_fifo21_input_11_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(13) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(5)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(9))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(9))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => data_serial_m(9),
	datad => data_serial_m(5),
	combout => ladder_fpga_fifo21_input_11_0(13));

-- Location: LCCOMB_X19_Y13_N6
\ladder_fpga_fifo21_input_11_3_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(13) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(13)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(13),
	datad => ladder_fpga_fifo21_input_11_0(13),
	combout => ladder_fpga_fifo21_input_11_3(13));

-- Location: LCCOMB_X19_Y13_N20
\ladder_fpga_fifo21_input_RNO_0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_13__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(13)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input(13),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(13),
	combout => \ladder_fpga_fifo21_input_1_0_13__m2\);

-- Location: LCCOMB_X19_Y13_N14
\ladder_fpga_fifo21_input_RNO_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_13__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_13__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(13),
	datad => \ladder_fpga_fifo21_input_1_0_13__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_13__m4\);

-- Location: FF_X19_Y13_N15
\ladder_fpga_fifo21_input_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_13__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(13));

-- Location: LCCOMB_X17_Y11_N14
\ladder_fpga_fifo21_input_11_1_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(14) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(14))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(14),
	datac => ladder_fpga_fifo21_input_11_sn_m3,
	datad => data_serial_m(2),
	combout => ladder_fpga_fifo21_input_11_1(14));

-- Location: LCCOMB_X17_Y11_N0
\ladder_fpga_fifo21_input_11_0_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(14) = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(6))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(10)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(10)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => data_serial_m(6),
	datad => data_serial_m(10),
	combout => ladder_fpga_fifo21_input_11_0(14));

-- Location: LCCOMB_X17_Y11_N28
\ladder_fpga_fifo21_input_11_3_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(14) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(14)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(14),
	datad => ladder_fpga_fifo21_input_11_0(14),
	combout => ladder_fpga_fifo21_input_11_3(14));

-- Location: LCCOMB_X17_Y11_N20
\ladder_fpga_fifo21_input_RNO_0_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_14__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(14)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(14),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(14),
	combout => \ladder_fpga_fifo21_input_1_0_14__m2\);

-- Location: LCCOMB_X17_Y11_N26
\ladder_fpga_fifo21_input_RNO_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_14__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_14__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(14),
	datad => \ladder_fpga_fifo21_input_1_0_14__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_14__m4\);

-- Location: FF_X17_Y11_N27
\ladder_fpga_fifo21_input_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_14__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(14));

-- Location: LCCOMB_X17_Y13_N4
\ladder_fpga_fifo21_input_11_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(15) = (data_serial_m(7) & ((data_serial_m(11)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))))) # (!data_serial_m(7) & (data_serial_m(11) & 
-- (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(7),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => data_serial_m(11),
	combout => ladder_fpga_fifo21_input_11_0(15));

-- Location: LCCOMB_X17_Y13_N6
\ladder_fpga_fifo21_input_11_1_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(15) = (ladder_fpga_fifo21_input_11_sn_m3 & (ladder_fpga_data_packer_temp(15))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_data_packer_temp(15),
	datac => data_serial_m(3),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(15));

-- Location: LCCOMB_X17_Y13_N28
\ladder_fpga_fifo21_input_11_3_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(15) = (ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_0(15))) # (!ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_1(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_0(15),
	datad => ladder_fpga_fifo21_input_11_1(15),
	combout => ladder_fpga_fifo21_input_11_3(15));

-- Location: LCCOMB_X17_Y13_N10
\ladder_fpga_fifo21_input_RNO_0_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_15__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(15)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(15),
	datad => ladder_fpga_fifo21_input_11_3(15),
	combout => \ladder_fpga_fifo21_input_1_0_15__m2\);

-- Location: LCCOMB_X17_Y13_N14
\ladder_fpga_fifo21_input_RNO_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_15__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_15__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(15),
	datad => \ladder_fpga_fifo21_input_1_0_15__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_15__m4\);

-- Location: FF_X17_Y13_N15
\ladder_fpga_fifo21_input_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_15__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(15));

-- Location: LCCOMB_X19_Y13_N26
\ladder_fpga_fifo21_input_11_1_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(16) = (ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(0)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (data_serial_m(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m3,
	datac => data_serial_m(4),
	datad => data_serial_m(0),
	combout => ladder_fpga_fifo21_input_11_1(16));

-- Location: LCCOMB_X19_Y13_N28
\ladder_fpga_fifo21_input_11_0_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(16) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(8)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(12))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(12))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => data_serial_m(12),
	datad => data_serial_m(8),
	combout => ladder_fpga_fifo21_input_11_0(16));

-- Location: LCCOMB_X19_Y13_N2
\ladder_fpga_fifo21_input_11_3_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(16) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(16)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(16),
	datad => ladder_fpga_fifo21_input_11_0(16),
	combout => ladder_fpga_fifo21_input_11_3(16));

-- Location: LCCOMB_X19_Y13_N18
\ladder_fpga_fifo21_input_RNO_0_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_16__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(16)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(16),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(16),
	combout => \ladder_fpga_fifo21_input_1_0_16__m2\);

-- Location: LCCOMB_X19_Y13_N22
\ladder_fpga_fifo21_input_RNO_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_16__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_16__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(16),
	datad => \ladder_fpga_fifo21_input_1_0_16__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_16__m4\);

-- Location: FF_X19_Y13_N23
\ladder_fpga_fifo21_input_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_16__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(16));

-- Location: LCCOMB_X19_Y11_N14
\ladder_fpga_fifo21_input_11_0_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(17) = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(9))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(13)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((data_serial_m(13)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & (data_serial_m(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datac => data_serial_m(9),
	datad => data_serial_m(13),
	combout => ladder_fpga_fifo21_input_11_0(17));

-- Location: LCCOMB_X19_Y11_N16
\ladder_fpga_fifo21_input_11_1_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(17) = (ladder_fpga_fifo21_input_11_sn_m3 & (data_serial_m(1))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(1),
	datac => data_serial_m(5),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(17));

-- Location: LCCOMB_X19_Y11_N28
\ladder_fpga_fifo21_input_11_3_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(17) = (ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_0(17))) # (!ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_1(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_0(17),
	datad => ladder_fpga_fifo21_input_11_1(17),
	combout => ladder_fpga_fifo21_input_11_3(17));

-- Location: LCCOMB_X19_Y11_N2
\ladder_fpga_fifo21_input_RNO_0_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_17__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(17)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(17),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(17),
	combout => \ladder_fpga_fifo21_input_1_0_17__m2\);

-- Location: LCCOMB_X19_Y11_N26
\ladder_fpga_fifo21_input_RNO_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_17__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_17__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(17),
	datad => \ladder_fpga_fifo21_input_1_0_17__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_17__m4\);

-- Location: FF_X19_Y11_N27
\ladder_fpga_fifo21_input_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_17__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(17));

-- Location: LCCOMB_X19_Y13_N4
\ladder_fpga_fifo21_input_11_1_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(18) = (ladder_fpga_fifo21_input_11_sn_m3 & (data_serial_m(2))) # (!ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m3,
	datac => data_serial_m(2),
	datad => data_serial_m(6),
	combout => ladder_fpga_fifo21_input_11_1(18));

-- Location: LCCOMB_X19_Y13_N16
\ladder_fpga_fifo21_input_11_0_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(18) = (ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(10))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(14)))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(2) & ((data_serial_m(14)))) # (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (data_serial_m(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => data_serial_m(10),
	datad => data_serial_m(14),
	combout => ladder_fpga_fifo21_input_11_0(18));

-- Location: LCCOMB_X19_Y13_N10
\ladder_fpga_fifo21_input_11_3_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(18) = (ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_0(18)))) # (!ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_1(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_1(18),
	datad => ladder_fpga_fifo21_input_11_0(18),
	combout => ladder_fpga_fifo21_input_11_3(18));

-- Location: LCCOMB_X19_Y13_N24
\ladder_fpga_fifo21_input_RNO_0_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_18__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(18)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_fifo21_input(18),
	datac => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datad => ladder_fpga_fifo21_input_11_3(18),
	combout => \ladder_fpga_fifo21_input_1_0_18__m2\);

-- Location: LCCOMB_X19_Y13_N30
\ladder_fpga_fifo21_input_RNO_18_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_18__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_18__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datab => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datac => ladder_fpga_fifo21_input(18),
	datad => \ladder_fpga_fifo21_input_1_0_18__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_18__m4\);

-- Location: FF_X19_Y13_N31
\ladder_fpga_fifo21_input_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_18__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(18));

-- Location: LCCOMB_X17_Y13_N8
\ladder_fpga_fifo21_input_11_0_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_0(19) = (data_serial_m(11) & ((data_serial_m(15)) # (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (!ladder_fpga_adc_bit_count_cs_integer_del_del(0))))) # (!data_serial_m(11) & (data_serial_m(15) & 
-- (ladder_fpga_adc_bit_count_cs_integer_del_del(2) $ (ladder_fpga_adc_bit_count_cs_integer_del_del(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(11),
	datab => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datad => data_serial_m(15),
	combout => ladder_fpga_fifo21_input_11_0(19));

-- Location: LCCOMB_X17_Y13_N16
\ladder_fpga_fifo21_input_11_1_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_1(19) = (ladder_fpga_fifo21_input_11_sn_m3 & ((data_serial_m(3)))) # (!ladder_fpga_fifo21_input_11_sn_m3 & (data_serial_m(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_serial_m(7),
	datac => data_serial_m(3),
	datad => ladder_fpga_fifo21_input_11_sn_m3,
	combout => ladder_fpga_fifo21_input_11_1(19));

-- Location: LCCOMB_X17_Y13_N0
\ladder_fpga_fifo21_input_11_3_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_fifo21_input_11_3(19) = (ladder_fpga_fifo21_input_11_sn_m8 & (ladder_fpga_fifo21_input_11_0(19))) # (!ladder_fpga_fifo21_input_11_sn_m8 & ((ladder_fpga_fifo21_input_11_1(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_input_11_sn_m8,
	datac => ladder_fpga_fifo21_input_11_0(19),
	datad => ladder_fpga_fifo21_input_11_1(19),
	combout => ladder_fpga_fifo21_input_11_3(19));

-- Location: LCCOMB_X17_Y13_N24
\ladder_fpga_fifo21_input_RNO_0_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_19__m2\ = (ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & ((!ladder_fpga_fifo21_input_11_3(19)))) # (!ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738 & (!ladder_fpga_fifo21_input(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_fifo21_wr_0_0_g1_0_439_i_738,
	datac => ladder_fpga_fifo21_input(19),
	datad => ladder_fpga_fifo21_input_11_3(19),
	combout => \ladder_fpga_fifo21_input_1_0_19__m2\);

-- Location: LCCOMB_X17_Y13_N30
\ladder_fpga_fifo21_input_RNO_19_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_19__m4\ = (\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & (!\proc_ladder_fpga_data_packer.shiftreg_clr2_1\ & ((!\ladder_fpga_fifo21_input_1_0_19__m2\)))) # (!\ladder_fpga_fifo21_input_1_0_0__g0_0_o4\ & 
-- (((ladder_fpga_fifo21_input(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_data_packer.shiftreg_clr2_1\,
	datab => \ladder_fpga_fifo21_input_1_0_0__g0_0_o4\,
	datac => ladder_fpga_fifo21_input(19),
	datad => \ladder_fpga_fifo21_input_1_0_19__m2\,
	combout => \ladder_fpga_fifo21_input_1_0_19__m4\);

-- Location: FF_X17_Y13_N31
\ladder_fpga_fifo21_input_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_19__m4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(19));

-- Location: LCCOMB_X16_Y11_N30
\ladder_fpga_fifo21_input_RNO_0_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a\ = (ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (!ladder_fpga_adc_bit_count_cs_integer_del_del(0) & ((!ladder_fpga_adc_bit_count_cs_integer_del_del(3))))) # 
-- (!ladder_fpga_adc_bit_count_cs_integer_del_del(2) & (ladder_fpga_adc_bit_count_cs_integer_del_del(3) & ((ladder_fpga_adc_bit_count_cs_integer_del_del(0)) # (ladder_fpga_fifo21_input(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(0),
	datab => ladder_fpga_fifo21_input(20),
	datac => ladder_fpga_adc_bit_count_cs_integer_del_del(2),
	datad => ladder_fpga_adc_bit_count_cs_integer_del_del(3),
	combout => \ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a\);

-- Location: LCCOMB_X16_Y11_N0
\ladder_fpga_fifo21_input_RNO_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_fifo21_input_1_0_20__g0_i_m2\ = (ladder_fpga_adc_bit_count_cs_integer_del_del(1) & \ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer_del_del(1),
	datac => \ladder_fpga_fifo21_input_1_0_20__g0_i_m2_a\,
	combout => \ladder_fpga_fifo21_input_1_0_20__g0_i_m2\);

-- Location: FF_X16_Y11_N1
\ladder_fpga_fifo21_input_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_fifo21_input_1_0_20__g0_i_m2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_fifo21_input(20));

-- Location: LCCOMB_X9_Y12_N2
\ladder_fpga_mux_dataout[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[19]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(19),
	combout => \ladder_fpga_mux_dataout[19]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N22
\ladder_fpga_mux_statusout[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[19]~feeder_combout\ = ladder_fpga_mux_status_count_integer(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \ladder_fpga_mux_statusout[19]~feeder_combout\);

-- Location: FF_X9_Y12_N23
\ladder_fpga_mux_statusout_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[19]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(19));

-- Location: FF_X9_Y12_N3
\ladder_fpga_mux_dataout_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[19]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(19),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(19));

-- Location: LCCOMB_X9_Y12_N18
\ladder_fpga_mux_dataout[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[18]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(18),
	combout => \ladder_fpga_mux_dataout[18]~feeder_combout\);

-- Location: LCCOMB_X9_Y12_N4
\ladder_fpga_mux_statusout[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[18]~feeder_combout\ = ladder_fpga_mux_status_count_integer(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => \ladder_fpga_mux_statusout[18]~feeder_combout\);

-- Location: FF_X9_Y12_N5
\ladder_fpga_mux_statusout_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[18]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(18));

-- Location: FF_X9_Y12_N19
\ladder_fpga_mux_dataout_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[18]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(18),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(18));

-- Location: LCCOMB_X12_Y12_N4
\ladder_fpga_mux_dataout[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[17]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(17),
	combout => \ladder_fpga_mux_dataout[17]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(17) = (ladder_fpga_mux_status_count_integer(0) & (\comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((\comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_11_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_9_latch_n|pilotage_n\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(17));

-- Location: LCCOMB_X15_Y13_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_14\ = (ladder_fpga_mux_status_count_integer(1) & (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5\(17))) # (!ladder_fpga_mux_status_count_integer(1) & 
-- ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5\(17),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(17),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_14\);

-- Location: LCCOMB_X15_Y13_N10
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17) = (ladder_fpga_mux_status_count_integer(0) & (((ladder_fpga_mux_status_count_integer(1) & !\comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\)))) # 
-- (!ladder_fpga_mux_status_count_integer(0) & (((!ladder_fpga_mux_status_count_integer(1))) # (!\comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datab => \comp_gestion_hybrides_v4|control_alim|gen_5_latch_n|pilotage_n\,
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => \comp_gestion_hybrides_v4|control_alim|gen_7_latch_n|pilotage_n\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17));

-- Location: LCCOMB_X15_Y13_N8
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_17_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_5\ = (ladder_fpga_mux_status_count_integer(1) & (((!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17))))) # (!ladder_fpga_mux_status_count_integer(1) & 
-- ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17) & ((\comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_3_latch_n|pilotage_n\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_1_latch_n|pilotage_n\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(17),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_5\);

-- Location: FF_X15_Y13_N5
\ladder_fpga_mux_statusout_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_14\,
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_5\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(17));

-- Location: FF_X12_Y12_N5
\ladder_fpga_mux_dataout_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[17]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(17),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(17));

-- Location: LCCOMB_X12_Y12_N10
\ladder_fpga_mux_dataout[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[16]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(16),
	combout => \ladder_fpga_mux_dataout[16]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N6
\ladder_fpga_mux_statusin_3_5_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_5(16) = (ladder_fpga_mux_status_count_integer(0) & ((\comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_12_latch_n|pilotage_n\,
	datad => \comp_gestion_hybrides_v4|control_alim|gen_14_latch_n|pilotage_n\,
	combout => ladder_fpga_mux_statusin_3_5(16));

-- Location: LCCOMB_X15_Y13_N30
\ladder_fpga_mux_statusin_3_6_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(16) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_5(16)))) # (!ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_4(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(16),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_5(16),
	combout => ladder_fpga_mux_statusin_3_6(16));

-- Location: LCCOMB_X15_Y13_N18
\ladder_fpga_mux_statusin_3_3_a_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(16) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_6_latch_n|pilotage_n\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_gestion_hybrides_v4|control_alim|gen_4_latch_n|pilotage_n\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(16));

-- Location: LCCOMB_X15_Y13_N26
\ladder_fpga_mux_statusin_3_3_16_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(16) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(16))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(16) & 
-- (\comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\)) # (!ladder_fpga_mux_statusin_3_3_a(16) & ((\comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_gestion_hybrides_v4|control_alim|gen_0_latch_n|pilotage_n\,
	datab => \comp_gestion_hybrides_v4|control_alim|gen_2_latch_n|pilotage_n\,
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_3_a(16),
	combout => ladder_fpga_mux_statusin_3_3(16));

-- Location: FF_X15_Y13_N31
\ladder_fpga_mux_statusout_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(16),
	asdata => ladder_fpga_mux_statusin_3_3(16),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(16));

-- Location: FF_X12_Y12_N11
\ladder_fpga_mux_dataout_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[16]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(16),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(16));

-- Location: LCCOMB_X9_Y12_N6
\ladder_fpga_mux_dataout[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[15]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \ladder_fpga_mux_dataout[15]~feeder_combout\);

-- Location: LCCOMB_X7_Y13_N2
ladder_fpga_nbr_rclk_echelle_c0 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c0_combout = ladder_fpga_nbr_rclk_echelle(0) $ (VCC)
-- ladder_fpga_nbr_rclk_echelle_c0_cout = CARRY(ladder_fpga_nbr_rclk_echelle(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(0),
	datad => VCC,
	combout => ladder_fpga_nbr_rclk_echelle_c0_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c0_cout);

-- Location: LCCOMB_X7_Y13_N24
ladder_fpga_nbr_rclk_echelle_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c11_combout = (ladder_fpga_nbr_rclk_echelle(11) & (!ladder_fpga_nbr_rclk_echelle_c10_cout)) # (!ladder_fpga_nbr_rclk_echelle(11) & ((ladder_fpga_nbr_rclk_echelle_c10_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c11_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c10_cout) # (!ladder_fpga_nbr_rclk_echelle(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(11),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c10_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c11_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c11_cout);

-- Location: LCCOMB_X7_Y13_N18
ladder_fpga_nbr_rclk_echelle_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c8_combout = (ladder_fpga_nbr_rclk_echelle(8) & (ladder_fpga_nbr_rclk_echelle_c7_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(8) & (!ladder_fpga_nbr_rclk_echelle_c7_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c8_cout = CARRY((ladder_fpga_nbr_rclk_echelle(8) & !ladder_fpga_nbr_rclk_echelle_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c7_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c8_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c8_cout);

-- Location: LCCOMB_X6_Y13_N4
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_8 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8\ = (un26_ladder_fpga_nbr_rclk_echelle_combout(24) & \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => un26_ladder_fpga_nbr_rclk_echelle_combout(24),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8\);

-- Location: LCCOMB_X8_Y13_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|N_989_i_0_g0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_989_i_0_g0\ = (ladder_fpga_event_controller_state_ip(0) & (((ladder_fpga_busy)))) # (!ladder_fpga_event_controller_state_ip(0) & (!\COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\ & ((!holdin_echelle_c))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\,
	datab => ladder_fpga_busy,
	datac => ladder_fpga_event_controller_state_ip(0),
	datad => holdin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_989_i_0_g0\);

-- Location: LCCOMB_X9_Y13_N26
\tokenin_pulse_duration_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n2_0_g0 = (ladder_fpga_event_controller_state_ip(3) & (tokenin_pulse_duration_c1 $ (tokenin_pulse_duration(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_pulse_duration_c1,
	datac => tokenin_pulse_duration(2),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => tokenin_pulse_duration_n2_0_g0);

-- Location: FF_X9_Y13_N27
\tokenin_pulse_duration_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => tokenin_pulse_duration_n2_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(2));

-- Location: LCCOMB_X9_Y13_N14
\tokenin_pulse_duration_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- tokenin_pulse_duration_n0_0_g0 = (ladder_fpga_event_controller_state_ip(3) & (((\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\ & tokenin_pulse_duration(2))) # (!tokenin_pulse_duration(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\,
	datab => tokenin_pulse_duration(2),
	datac => tokenin_pulse_duration(0),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => tokenin_pulse_duration_n0_0_g0);

-- Location: FF_X9_Y13_N15
\tokenin_pulse_duration_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => tokenin_pulse_duration_n0_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_duration(0));

-- Location: LCCOMB_X9_Y13_N10
proc_ladder_fpga_tokenin_pulse_duration_un5_tokenin_pulse_duration : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\ = (\proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\ & (ladder_fpga_event_controller_state_ip(3) & (tokenin_pulse_duration(0) & tokenin_pulse_duration(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration_0\,
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => tokenin_pulse_duration(0),
	datad => tokenin_pulse_duration(2),
	combout => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\);

-- Location: LCCOMB_X9_Y13_N24
\tokenin_pulse_ok~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tokenin_pulse_ok~feeder_combout\ = \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \proc_ladder_fpga_tokenin_pulse_duration.un5_tokenin_pulse_duration\,
	combout => \tokenin_pulse_ok~feeder_combout\);

-- Location: FF_X9_Y13_N25
tokenin_pulse_ok_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \tokenin_pulse_ok~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tokenin_pulse_ok);

-- Location: LCCOMB_X8_Y13_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i\ = (holdin_echelle_c & ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x\) # ((!tokenin_pulse_ok & 
-- ladder_fpga_event_controller_state_ip(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i_o3_x\,
	datab => tokenin_pulse_ok,
	datac => ladder_fpga_event_controller_state_ip(3),
	datad => holdin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i\);

-- Location: FF_X8_Y13_N23
\ladder_fpga_event_controller_state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_2__g0_i\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(3));

-- Location: LCCOMB_X8_Y13_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|N_987_i_0_g0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_987_i_0_g0\ = (holdin_echelle_c & ((ladder_fpga_event_controller_state_ip(1)) # ((ladder_fpga_event_controller_state_ip(2) & !ladder_fpga_busy))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => ladder_fpga_busy,
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => holdin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_987_i_0_g0\);

-- Location: FF_X8_Y13_N31
\ladder_fpga_event_controller_state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|N_987_i_0_g0\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(1));

-- Location: LCCOMB_X8_Y13_N20
ladder_fpga_event_controller_state_226_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_226 = (ladder_fpga_event_controller_state_ip(4)) # ((ladder_fpga_event_controller_state_ip(3)) # (!ladder_fpga_event_controller_state(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datac => ladder_fpga_event_controller_state(5),
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => ladder_fpga_event_controller_state_226);

-- Location: LCCOMB_X8_Y13_N14
ladder_fpga_event_controller_state_illegal_a_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_illegal_a = (ladder_fpga_event_controller_state_ip(2) & (!ladder_fpga_event_controller_state_ip(0) & (!ladder_fpga_event_controller_state_ip(1) & !ladder_fpga_event_controller_state_226))) # 
-- (!ladder_fpga_event_controller_state_ip(2) & ((ladder_fpga_event_controller_state_ip(0) & (!ladder_fpga_event_controller_state_ip(1) & !ladder_fpga_event_controller_state_226)) # (!ladder_fpga_event_controller_state_ip(0) & 
-- (ladder_fpga_event_controller_state_ip(1) $ (ladder_fpga_event_controller_state_226)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(2),
	datab => ladder_fpga_event_controller_state_ip(0),
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => ladder_fpga_event_controller_state_226,
	combout => ladder_fpga_event_controller_state_illegal_a);

-- Location: LCCOMB_X9_Y13_N8
ladder_fpga_event_controller_state_illegal_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- N_942_ip = ((ladder_fpga_event_controller_state_ip(4) & ((ladder_fpga_event_controller_state_ip(3)) # (!ladder_fpga_event_controller_state(5)))) # (!ladder_fpga_event_controller_state_ip(4) & (ladder_fpga_event_controller_state_ip(3) & 
-- !ladder_fpga_event_controller_state(5)))) # (!ladder_fpga_event_controller_state_illegal_a)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(4),
	datab => ladder_fpga_event_controller_state_ip(3),
	datac => ladder_fpga_event_controller_state(5),
	datad => ladder_fpga_event_controller_state_illegal_a,
	combout => N_942_ip);

-- Location: FF_X9_Y13_N9
ladder_fpga_event_controller_state_illegalpipe1_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => N_942_ip,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_illegalpipe1);

-- Location: FF_X9_Y13_N19
ladder_fpga_event_controller_state_illegalpipe2_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => ladder_fpga_event_controller_state_illegalpipe1,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_illegalpipe2);

-- Location: LCCOMB_X9_Y13_N18
ladder_fpga_event_controller_state_236_x : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_event_controller_state_236_x_i = (!ladder_fpga_event_controller_state_illegalpipe2 & reset_n_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_event_controller_state_illegalpipe2,
	datad => reset_n_c,
	combout => ladder_fpga_event_controller_state_236_x_i);

-- Location: FF_X8_Y13_N25
\ladder_fpga_event_controller_state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|N_989_i_0_g0\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(0));

-- Location: LCCOMB_X8_Y13_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0\ = ((ladder_fpga_event_controller_state_ip(0) & (ladder_fpga_busy)) # (!ladder_fpga_event_controller_state_ip(0) & ((holdin_echelle_c)))) # (!\COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0_1\,
	datab => ladder_fpga_busy,
	datac => ladder_fpga_event_controller_state_ip(0),
	datad => holdin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0\);

-- Location: FF_X8_Y13_N19
\ladder_fpga_event_controller_state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|N_981_i_0_g0\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state(5));

-- Location: LCCOMB_X8_Y13_N16
un1_ladder_fpga_event_controller_state_2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_event_controller_state_2 = (ladder_fpga_event_controller_state(5) & (!ladder_fpga_event_controller_state_ip(1) & !\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_event_controller_state(5),
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	combout => un1_ladder_fpga_event_controller_state_2);

-- Location: LCCOMB_X8_Y13_N4
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i\ = (holdin_echelle_c & ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3\) # ((tokenin_pulse_ok & 
-- ladder_fpga_event_controller_state_ip(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i_o3\,
	datab => tokenin_pulse_ok,
	datac => holdin_echelle_c,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i\);

-- Location: FF_X8_Y13_N5
\ladder_fpga_event_controller_state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_event_controller_state_ns_0_3__g0_i\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(2));

-- Location: LCCOMB_X8_Y13_N8
proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13_RNIQGQ61 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echellelde = ((\proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\ & ((ladder_fpga_event_controller_state_ip(3)) # (ladder_fpga_event_controller_state_ip(2))))) # (!un1_ladder_fpga_event_controller_state_2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(3),
	datab => \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\,
	datac => ladder_fpga_event_controller_state_ip(2),
	datad => un1_ladder_fpga_event_controller_state_2,
	combout => ladder_fpga_nbr_rclk_echellelde);

-- Location: FF_X7_Y13_N19
\ladder_fpga_nbr_rclk_echelle_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c8_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_8\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(8));

-- Location: LCCOMB_X7_Y13_N8
ladder_fpga_nbr_rclk_echelle_c3 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c3_combout = (ladder_fpga_nbr_rclk_echelle(3) & (!ladder_fpga_nbr_rclk_echelle_c2_cout)) # (!ladder_fpga_nbr_rclk_echelle(3) & ((ladder_fpga_nbr_rclk_echelle_c2_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c3_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c2_cout) # (!ladder_fpga_nbr_rclk_echelle(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(3),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c2_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c3_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c3_cout);

-- Location: LCCOMB_X7_Y13_N6
ladder_fpga_nbr_rclk_echelle_c2 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c2_combout = (ladder_fpga_nbr_rclk_echelle(2) & (ladder_fpga_nbr_rclk_echelle_c1_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(2) & (!ladder_fpga_nbr_rclk_echelle_c1_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c2_cout = CARRY((ladder_fpga_nbr_rclk_echelle(2) & !ladder_fpga_nbr_rclk_echelle_c1_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(2),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c1_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c2_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c2_cout);

-- Location: LCCOMB_X5_Y13_N20
\un26_ladder_fpga_nbr_rclk_echelle_30_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(30) = (ladder_fpga_nbr_rclk_echelle(1) & (ladder_fpga_nbr_rclk_echelle(2) $ (VCC))) # (!ladder_fpga_nbr_rclk_echelle(1) & (ladder_fpga_nbr_rclk_echelle(2) & VCC))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(30) = CARRY((ladder_fpga_nbr_rclk_echelle(1) & ladder_fpga_nbr_rclk_echelle(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(1),
	datab => ladder_fpga_nbr_rclk_echelle(2),
	datad => VCC,
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(30),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(30));

-- Location: LCCOMB_X6_Y13_N24
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_2 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(30),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2\);

-- Location: FF_X7_Y13_N7
\ladder_fpga_nbr_rclk_echelle_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c2_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(2));

-- Location: LCCOMB_X5_Y13_N0
\un26_ladder_fpga_nbr_rclk_echelle_31_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_cout(31) = CARRY((ladder_fpga_nbr_rclk_echelle(1) & ladder_fpga_nbr_rclk_echelle(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(1),
	datab => ladder_fpga_nbr_rclk_echelle(2),
	datad => VCC,
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(31));

-- Location: LCCOMB_X5_Y13_N2
\un26_ladder_fpga_nbr_rclk_echelle_29_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(29) = (ladder_fpga_nbr_rclk_echelle(3) & (((!ladder_fpga_nbr_rclk_echelle(4) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(31)))) # (!ladder_fpga_nbr_rclk_echelle(3) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(31)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(29) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(31)) # (!ladder_fpga_nbr_rclk_echelle(3))) # (!ladder_fpga_nbr_rclk_echelle(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datab => ladder_fpga_nbr_rclk_echelle(3),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(31),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(29),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(29));

-- Location: LCCOMB_X6_Y13_N16
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(29),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3\);

-- Location: FF_X7_Y13_N9
\ladder_fpga_nbr_rclk_echelle_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c3_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_3\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(3));

-- Location: LCCOMB_X5_Y13_N4
\un26_ladder_fpga_nbr_rclk_echelle_27_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(27) = (((ladder_fpga_nbr_rclk_echelle(5) $ (!un26_ladder_fpga_nbr_rclk_echelle_cout(29))))) # (GND)
-- un26_ladder_fpga_nbr_rclk_echelle_cout(27) = CARRY((ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(29),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(27),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(27));

-- Location: LCCOMB_X5_Y13_N6
\un26_ladder_fpga_nbr_rclk_echelle_25_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(25) = (ladder_fpga_nbr_rclk_echelle(7) & (((!ladder_fpga_nbr_rclk_echelle(8) & GND)) # (!un26_ladder_fpga_nbr_rclk_echelle_cout(27)))) # (!ladder_fpga_nbr_rclk_echelle(7) & 
-- (((un26_ladder_fpga_nbr_rclk_echelle_cout(27)) # (GND))))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(25) = CARRY(((!un26_ladder_fpga_nbr_rclk_echelle_cout(27)) # (!ladder_fpga_nbr_rclk_echelle(8))) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(7),
	datab => ladder_fpga_nbr_rclk_echelle(8),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(27),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(25),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(25));

-- Location: LCCOMB_X5_Y13_N8
\un26_ladder_fpga_nbr_rclk_echelle_23_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(23) = ((ladder_fpga_nbr_rclk_echelle(9) $ (((!un26_ladder_fpga_nbr_rclk_echelle_cout(25)))))) # (GND)
-- un26_ladder_fpga_nbr_rclk_echelle_cout(23) = CARRY((ladder_fpga_nbr_rclk_echelle(9) & (ladder_fpga_nbr_rclk_echelle(10) & !un26_ladder_fpga_nbr_rclk_echelle_cout(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(9),
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(25),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(23),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(23));

-- Location: LCCOMB_X6_Y13_N6
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_11 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(21),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11\);

-- Location: FF_X7_Y13_N25
\ladder_fpga_nbr_rclk_echelle_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c11_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_11\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(11));

-- Location: LCCOMB_X7_Y13_N14
ladder_fpga_nbr_rclk_echelle_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c6_combout = (ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle_c5_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(6) & (!ladder_fpga_nbr_rclk_echelle_c5_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c6_cout = CARRY((ladder_fpga_nbr_rclk_echelle(6) & !ladder_fpga_nbr_rclk_echelle_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c5_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c6_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c6_cout);

-- Location: LCCOMB_X5_Y13_N24
\un26_ladder_fpga_nbr_rclk_echelle_26_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(26) = (ladder_fpga_nbr_rclk_echelle(6) & ((((ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(28)))))) # (!ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & 
-- (!un26_ladder_fpga_nbr_rclk_echelle_cout(28) & VCC)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(26) = CARRY((ladder_fpga_nbr_rclk_echelle(6) & (ladder_fpga_nbr_rclk_echelle(5) & !un26_ladder_fpga_nbr_rclk_echelle_cout(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(6),
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(28),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(26),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(26));

-- Location: LCCOMB_X6_Y13_N26
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(26),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6\);

-- Location: FF_X7_Y13_N15
\ladder_fpga_nbr_rclk_echelle_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c6_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(6));

-- Location: LCCOMB_X5_Y13_N14
\ladder_fpga_nbr_rclk_echelle_RNIST8A1_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4\ = (!ladder_fpga_nbr_rclk_echelle(7) & (!ladder_fpga_nbr_rclk_echelle(11) & (!ladder_fpga_nbr_rclk_echelle(6) & !ladder_fpga_nbr_rclk_echelle(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(7),
	datab => ladder_fpga_nbr_rclk_echelle(11),
	datac => ladder_fpga_nbr_rclk_echelle(6),
	datad => ladder_fpga_nbr_rclk_echelle(5),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4\);

-- Location: LCCOMB_X5_Y13_N18
\ladder_fpga_nbr_rclk_echelle_RNI80U62_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\ = (!ladder_fpga_nbr_rclk_echelle(9) & (\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4\ & (!ladder_fpga_nbr_rclk_echelle(8) & 
-- !ladder_fpga_nbr_rclk_echelle(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(9),
	datab => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3_4\,
	datac => ladder_fpga_nbr_rclk_echelle(8),
	datad => ladder_fpga_nbr_rclk_echelle(10),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\);

-- Location: LCCOMB_X8_Y13_N2
proc_ladder_fpga_nbr_rclk_echelle_un19_ladder_fpga_nbr_rclk_echelle : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ = (ladder_fpga_event_controller_state_ip(0) & (((\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\) # (!ladder_fpga_nbr_rclk_echelle(13))) # 
-- (!ladder_fpga_nbr_rclk_echelle(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datab => ladder_fpga_nbr_rclk_echelle(13),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\,
	datad => ladder_fpga_event_controller_state_ip(0),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\);

-- Location: LCCOMB_X7_Y13_N30
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0\ = (ladder_fpga_nbr_rclk_echelle(0) & \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(0),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0\);

-- Location: FF_X7_Y13_N3
\ladder_fpga_nbr_rclk_echelle_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c0_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(0));

-- Location: LCCOMB_X7_Y13_N12
ladder_fpga_nbr_rclk_echelle_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c5_combout = (ladder_fpga_nbr_rclk_echelle(5) & (!ladder_fpga_nbr_rclk_echelle_c4_cout)) # (!ladder_fpga_nbr_rclk_echelle(5) & ((ladder_fpga_nbr_rclk_echelle_c4_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c5_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c4_cout) # (!ladder_fpga_nbr_rclk_echelle(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(5),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c4_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c5_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c5_cout);

-- Location: LCCOMB_X6_Y13_N8
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(5) = (ladder_fpga_event_controller_state(5) & ((ladder_fpga_event_controller_state_ip(1)) # (un26_ladder_fpga_nbr_rclk_echelle_combout(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_event_controller_state_ip(1),
	datac => un26_ladder_fpga_nbr_rclk_echelle_combout(27),
	datad => ladder_fpga_event_controller_state(5),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(5));

-- Location: FF_X7_Y13_N13
\ladder_fpga_nbr_rclk_echelle_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c5_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(5));

-- Location: LCCOMB_X7_Y13_N16
ladder_fpga_nbr_rclk_echelle_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c7_combout = (ladder_fpga_nbr_rclk_echelle(7) & (!ladder_fpga_nbr_rclk_echelle_c6_cout)) # (!ladder_fpga_nbr_rclk_echelle(7) & ((ladder_fpga_nbr_rclk_echelle_c6_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c7_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c6_cout) # (!ladder_fpga_nbr_rclk_echelle(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(7),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c6_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c7_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c7_cout);

-- Location: LCCOMB_X6_Y13_N10
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_7 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7\ = (un26_ladder_fpga_nbr_rclk_echelle_combout(25) & \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => un26_ladder_fpga_nbr_rclk_echelle_combout(25),
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7\);

-- Location: FF_X7_Y13_N17
\ladder_fpga_nbr_rclk_echelle_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c7_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_7\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(7));

-- Location: LCCOMB_X7_Y13_N20
ladder_fpga_nbr_rclk_echelle_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c9_combout = (ladder_fpga_nbr_rclk_echelle(9) & (!ladder_fpga_nbr_rclk_echelle_c8_cout)) # (!ladder_fpga_nbr_rclk_echelle(9) & ((ladder_fpga_nbr_rclk_echelle_c8_cout) # (GND)))
-- ladder_fpga_nbr_rclk_echelle_c9_cout = CARRY((!ladder_fpga_nbr_rclk_echelle_c8_cout) # (!ladder_fpga_nbr_rclk_echelle(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(9),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c8_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c9_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c9_cout);

-- Location: LCCOMB_X6_Y13_N2
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_9 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(23),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9\);

-- Location: FF_X7_Y13_N21
\ladder_fpga_nbr_rclk_echelle_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c9_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_9\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(9));

-- Location: LCCOMB_X7_Y13_N22
ladder_fpga_nbr_rclk_echelle_c10 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c10_combout = (ladder_fpga_nbr_rclk_echelle(10) & (ladder_fpga_nbr_rclk_echelle_c9_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(10) & (!ladder_fpga_nbr_rclk_echelle_c9_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c10_cout = CARRY((ladder_fpga_nbr_rclk_echelle(10) & !ladder_fpga_nbr_rclk_echelle_c9_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c9_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c10_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c10_cout);

-- Location: LCCOMB_X5_Y13_N28
\un26_ladder_fpga_nbr_rclk_echelle_22_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(22) = (ladder_fpga_nbr_rclk_echelle(10) & ((((ladder_fpga_nbr_rclk_echelle(9) & !un26_ladder_fpga_nbr_rclk_echelle_cout(24)))))) # (!ladder_fpga_nbr_rclk_echelle(10) & (ladder_fpga_nbr_rclk_echelle(9) & 
-- (!un26_ladder_fpga_nbr_rclk_echelle_cout(24) & VCC)))
-- un26_ladder_fpga_nbr_rclk_echelle_cout(22) = CARRY((ladder_fpga_nbr_rclk_echelle(9) & (ladder_fpga_nbr_rclk_echelle(10) & !un26_ladder_fpga_nbr_rclk_echelle_cout(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(9),
	datab => ladder_fpga_nbr_rclk_echelle(10),
	datad => VCC,
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(24),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(22),
	cout => un26_ladder_fpga_nbr_rclk_echelle_cout(22));

-- Location: LCCOMB_X6_Y13_N12
proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_10 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10\ = (\proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\ & un26_ladder_fpga_nbr_rclk_echelle_combout(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un19_ladder_fpga_nbr_rclk_echelle\,
	datad => un26_ladder_fpga_nbr_rclk_echelle_combout(22),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10\);

-- Location: FF_X7_Y13_N23
\ladder_fpga_nbr_rclk_echelle_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c10_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_10\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(10));

-- Location: LCCOMB_X7_Y13_N26
ladder_fpga_nbr_rclk_echelle_c12 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c12_combout = (ladder_fpga_nbr_rclk_echelle(12) & (ladder_fpga_nbr_rclk_echelle_c11_cout $ (GND))) # (!ladder_fpga_nbr_rclk_echelle(12) & (!ladder_fpga_nbr_rclk_echelle_c11_cout & VCC))
-- ladder_fpga_nbr_rclk_echelle_c12_cout = CARRY((ladder_fpga_nbr_rclk_echelle(12) & !ladder_fpga_nbr_rclk_echelle_c11_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(12),
	datad => VCC,
	cin => ladder_fpga_nbr_rclk_echelle_c11_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c12_combout,
	cout => ladder_fpga_nbr_rclk_echelle_c12_cout);

-- Location: LCCOMB_X5_Y13_N30
\un26_ladder_fpga_nbr_rclk_echelle_20_\ : cycloneiii_lcell_comb
-- Equation(s):
-- un26_ladder_fpga_nbr_rclk_echelle_combout(20) = ladder_fpga_nbr_rclk_echelle(12) $ (((un26_ladder_fpga_nbr_rclk_echelle_cout(22) & ladder_fpga_nbr_rclk_echelle(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(12),
	datad => ladder_fpga_nbr_rclk_echelle(11),
	cin => un26_ladder_fpga_nbr_rclk_echelle_cout(22),
	combout => un26_ladder_fpga_nbr_rclk_echelle_combout(20));

-- Location: LCCOMB_X6_Y13_N28
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(12) = (ladder_fpga_event_controller_state(5) & ((un26_ladder_fpga_nbr_rclk_echelle_combout(20)) # (ladder_fpga_event_controller_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => un26_ladder_fpga_nbr_rclk_echelle_combout(20),
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => ladder_fpga_event_controller_state(5),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(12));

-- Location: FF_X7_Y13_N27
\ladder_fpga_nbr_rclk_echelle_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c12_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(12));

-- Location: LCCOMB_X7_Y13_N28
ladder_fpga_nbr_rclk_echelle_c13 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_rclk_echelle_c13_combout = ladder_fpga_nbr_rclk_echelle_c12_cout $ (ladder_fpga_nbr_rclk_echelle(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_rclk_echelle(13),
	cin => ladder_fpga_nbr_rclk_echelle_c12_cout,
	combout => ladder_fpga_nbr_rclk_echelle_c13_combout);

-- Location: LCCOMB_X6_Y13_N14
\proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_f0_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(13) = (ladder_fpga_event_controller_state(5) & ((un26_ladder_fpga_nbr_rclk_echelle_combout(19)) # (ladder_fpga_event_controller_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => un26_ladder_fpga_nbr_rclk_echelle_combout(19),
	datac => ladder_fpga_event_controller_state_ip(1),
	datad => ladder_fpga_event_controller_state(5),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(13));

-- Location: FF_X7_Y13_N29
\ladder_fpga_nbr_rclk_echelle_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => ladder_fpga_nbr_rclk_echelle_c13_combout,
	asdata => \proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_f0\(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_un1_ladder_fpga_event_controller_state_2,
	ena => ladder_fpga_nbr_rclk_echellelde,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_rclk_echelle(13));

-- Location: LCCOMB_X8_Y13_N0
proc_ladder_fpga_nbr_rclk_echelle_un8_ladder_fpga_nbr_rclk_echellelto13 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\ = ((\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\) # (!ladder_fpga_nbr_rclk_echelle(12))) # (!ladder_fpga_nbr_rclk_echelle(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_rclk_echelle(13),
	datac => ladder_fpga_nbr_rclk_echelle(12),
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\);

-- Location: LCCOMB_X7_Y13_N0
ladder_fpga_busy_RNO_0 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6\ = (ladder_fpga_nbr_rclk_echelle(5)) # ((ladder_fpga_nbr_rclk_echelle(0)) # ((ladder_fpga_nbr_rclk_echelle(3)) # (ladder_fpga_nbr_rclk_echelle(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(5),
	datab => ladder_fpga_nbr_rclk_echelle(0),
	datac => ladder_fpga_nbr_rclk_echelle(3),
	datad => ladder_fpga_nbr_rclk_echelle(2),
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6\);

-- Location: LCCOMB_X5_Y13_N16
ladder_fpga_busy_RNO_1 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5\ = (ladder_fpga_nbr_rclk_echelle(1)) # ((ladder_fpga_nbr_rclk_echelle(13)) # ((ladder_fpga_nbr_rclk_echelle(12)) # 
-- (!\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(1),
	datab => ladder_fpga_nbr_rclk_echelle(13),
	datac => ladder_fpga_nbr_rclk_echelle(12),
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g3\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5\);

-- Location: LCCOMB_X8_Y13_N28
ladder_fpga_busy_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i\ = (\proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\ & ((ladder_fpga_nbr_rclk_echelle(4)) # 
-- ((\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6\) # (\proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_rclk_echelle(4),
	datab => \proc_ladder_fpga_nbr_rclk_echelle.un8_ladder_fpga_nbr_rclk_echellelto13\,
	datac => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_6\,
	datad => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i_a3_5\,
	combout => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i\);

-- Location: FF_X8_Y13_N29
ladder_fpga_busy_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \proc_ladder_fpga_nbr_rclk_echelle.un41_ladder_fpga_nbr_rclk_echelle_0_g0_i\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_busy);

-- Location: LCCOMB_X9_Y12_N14
\ladder_fpga_mux_statusout[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_statusout[15]~feeder_combout\ = ladder_fpga_busy

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_busy,
	combout => \ladder_fpga_mux_statusout[15]~feeder_combout\);

-- Location: FF_X9_Y12_N15
\ladder_fpga_mux_statusout_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_statusout[15]~feeder_combout\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(15));

-- Location: FF_X9_Y12_N7
\ladder_fpga_mux_dataout_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[15]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(15),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(15));

-- Location: LCCOMB_X12_Y12_N26
\ladder_fpga_mux_dataout[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[14]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \ladder_fpga_mux_dataout[14]~feeder_combout\);

-- Location: IOIBUF_X0_Y9_N8
\ladder_addr_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ladder_addr(2),
	o => ladder_addr_c(2));

-- Location: IOIBUF_X0_Y24_N15
\card_ser_num_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(2),
	o => card_ser_num_c(2));

-- Location: LCCOMB_X16_Y9_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(14) = (ladder_fpga_mux_status_count_integer(0) & (ladder_addr_c(2))) # (!ladder_fpga_mux_status_count_integer(0) & ((card_ser_num_c(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_addr_c(2),
	datac => card_ser_num_c(2),
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(14));

-- Location: IOIBUF_X0_Y8_N1
\card_ser_num_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(5),
	o => card_ser_num_c(5));

-- Location: LCCOMB_X14_Y13_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(14) = (ladder_fpga_mux_status_count_integer(0) & (card_ser_num_c(5))) # (!ladder_fpga_mux_status_count_integer(0) & ((testin_echelle_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => card_ser_num_c(5),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => testin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(14));

-- Location: LCCOMB_X14_Y13_N30
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_11\ = (ladder_fpga_mux_status_count_integer(1) & (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(14))) # (!ladder_fpga_mux_status_count_integer(1) & 
-- ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(14),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(14),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_11\);

-- Location: IOIBUF_X0_Y9_N22
des_lock_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_des_lock,
	o => des_lock_c);

-- Location: IOIBUF_X0_Y6_N1
usb_present_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_present,
	o => usb_present_c);

-- Location: LCCOMB_X9_Y13_N16
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x\(14) = (ladder_fpga_mux_status_count_integer(0) & (usb_present_c)) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_event_controller_state_ip(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => usb_present_c,
	datad => ladder_fpga_event_controller_state_ip(3),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x\(14));

-- Location: LCCOMB_X9_Y13_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_2\ = (ladder_fpga_mux_status_count_integer(1) & (((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x\(14))))) # (!ladder_fpga_mux_status_count_integer(1) & (((des_lock_c)) # 
-- (!ladder_fpga_mux_status_count_integer(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => des_lock_c,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_2_x\(14),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_2\);

-- Location: FF_X14_Y13_N31
\ladder_fpga_mux_statusout_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_11\,
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_2\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(14));

-- Location: FF_X12_Y12_N27
\ladder_fpga_mux_dataout_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[14]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(14),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(14));

-- Location: LCCOMB_X9_Y12_N0
\ladder_fpga_mux_dataout[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[13]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \ladder_fpga_mux_dataout[13]~feeder_combout\);

-- Location: IOIBUF_X0_Y11_N1
\card_ser_num_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_card_ser_num(4),
	o => card_ser_num_c(4));

-- Location: LCCOMB_X9_Y11_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(13) = (ladder_fpga_mux_status_count_integer(0) & ((card_ser_num_c(4)))) # (!ladder_fpga_mux_status_count_integer(0) & (holdin_echelle_c))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => holdin_echelle_c,
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => card_ser_num_c(4),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(13));

-- Location: LCCOMB_X9_Y11_N24
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_10\ = (ladder_fpga_mux_status_count_integer(1) & (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(13))) # (!ladder_fpga_mux_status_count_integer(1) & 
-- ((\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_5_x\(13),
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4_x\(13),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_10\);

-- Location: IOIBUF_X23_Y0_N8
usb_ready_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_ready_n,
	o => usb_ready_n_c);

-- Location: LCCOMB_X8_Y13_N26
\COMP_ladder_fpga_SC_TAP_CONTROL|N_983_i_0_g0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|N_983_i_0_g0\ = (holdin_echelle_c & (((!tokenin_echelle_c & ladder_fpga_event_controller_state_ip(4))) # (!ladder_fpga_event_controller_state(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tokenin_echelle_c,
	datab => ladder_fpga_event_controller_state(5),
	datac => ladder_fpga_event_controller_state_ip(4),
	datad => holdin_echelle_c,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|N_983_i_0_g0\);

-- Location: FF_X8_Y13_N27
\ladder_fpga_event_controller_state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|N_983_i_0_g0\,
	clrn => ladder_fpga_event_controller_state_236_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_event_controller_state_ip(4));

-- Location: LCCOMB_X9_Y11_N20
\ladder_fpga_mux_statusin_3_2_x_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_2_x(13) = (ladder_fpga_mux_status_count_integer(0) & (usb_ready_n_c)) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_event_controller_state_ip(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => usb_ready_n_c,
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_event_controller_state_ip(4),
	combout => ladder_fpga_mux_statusin_3_2_x(13));

-- Location: LCCOMB_X9_Y11_N4
\ladder_fpga_mux_statusin_3_3_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(13) = (ladder_fpga_mux_status_count_integer(1) & (((ladder_fpga_mux_statusin_3_2_x(13))))) # (!ladder_fpga_mux_status_count_integer(1) & ((des_bist_pass_c) # ((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => des_bist_pass_c,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_mux_statusin_3_2_x(13),
	combout => ladder_fpga_mux_statusin_3_3(13));

-- Location: FF_X9_Y11_N25
\ladder_fpga_mux_statusout_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_10\,
	asdata => ladder_fpga_mux_statusin_3_3(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(13));

-- Location: FF_X9_Y12_N1
\ladder_fpga_mux_dataout_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[13]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(13),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(13));

-- Location: LCCOMB_X12_Y12_N16
\ladder_fpga_mux_dataout[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[12]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \ladder_fpga_mux_dataout[12]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N4
\ladder_fpga_mux_statusin_3_4_x_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4_x(12) = (ladder_fpga_mux_status_count_integer(0) & (card_ser_num_c(3))) # (!ladder_fpga_mux_status_count_integer(0) & ((\COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => card_ser_num_c(3),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|data_out\,
	combout => ladder_fpga_mux_statusin_3_4_x(12));

-- Location: LCCOMB_X11_Y11_N2
\ladder_fpga_mux_statusin_3_6_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(12) = (ladder_fpga_mux_status_count_integer(1) & (ladder_fpga_mux_statusin_3_5_x(12))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_4_x(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_5_x(12),
	datab => ladder_fpga_mux_statusin_3_4_x(12),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(12));

-- Location: IOIBUF_X3_Y29_N8
debug_present_n_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_debug_present_n,
	o => debug_present_n_c);

-- Location: LCCOMB_X9_Y13_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(12) & (((!ladder_fpga_event_controller_state(5) & ladder_fpga_mux_status_count_integer(1))))) # 
-- (!\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(12) & (((!ladder_fpga_mux_status_count_integer(1))) # (!debug_present_n_c)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_a\(12),
	datab => debug_present_n_c,
	datac => ladder_fpga_event_controller_state(5),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_0\);

-- Location: FF_X11_Y11_N3
\ladder_fpga_mux_statusout_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(12),
	asdata => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_3_0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(12));

-- Location: FF_X12_Y12_N17
\ladder_fpga_mux_dataout_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[12]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(12),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(12));

-- Location: LCCOMB_X12_Y12_N14
\ladder_fpga_mux_dataout[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[11]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \ladder_fpga_mux_dataout[11]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N8
ladder_fpga_nbr_test_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c1_combout = (ladder_fpga_nbr_test(1) & (!ladder_fpga_nbr_test_c0_cout)) # (!ladder_fpga_nbr_test(1) & ((ladder_fpga_nbr_test_c0_cout) # (GND)))
-- ladder_fpga_nbr_test_c1_cout = CARRY((!ladder_fpga_nbr_test_c0_cout) # (!ladder_fpga_nbr_test(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(1),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c0_cout,
	combout => ladder_fpga_nbr_test_c1_combout,
	cout => ladder_fpga_nbr_test_c1_cout);

-- Location: FF_X10_Y11_N9
\ladder_fpga_nbr_test_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(1));

-- Location: LCCOMB_X10_Y11_N14
ladder_fpga_nbr_test_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c4_combout = (ladder_fpga_nbr_test(4) & (ladder_fpga_nbr_test_c3_cout $ (GND))) # (!ladder_fpga_nbr_test(4) & (!ladder_fpga_nbr_test_c3_cout & VCC))
-- ladder_fpga_nbr_test_c4_cout = CARRY((ladder_fpga_nbr_test(4) & !ladder_fpga_nbr_test_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(4),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c3_cout,
	combout => ladder_fpga_nbr_test_c4_combout,
	cout => ladder_fpga_nbr_test_c4_cout);

-- Location: FF_X10_Y11_N15
\ladder_fpga_nbr_test_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(4));

-- Location: LCCOMB_X10_Y11_N16
ladder_fpga_nbr_test_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c5_combout = (ladder_fpga_nbr_test(5) & (!ladder_fpga_nbr_test_c4_cout)) # (!ladder_fpga_nbr_test(5) & ((ladder_fpga_nbr_test_c4_cout) # (GND)))
-- ladder_fpga_nbr_test_c5_cout = CARRY((!ladder_fpga_nbr_test_c4_cout) # (!ladder_fpga_nbr_test(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(5),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c4_cout,
	combout => ladder_fpga_nbr_test_c5_combout,
	cout => ladder_fpga_nbr_test_c5_cout);

-- Location: FF_X10_Y11_N17
\ladder_fpga_nbr_test_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(5));

-- Location: LCCOMB_X10_Y11_N18
ladder_fpga_nbr_test_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c6_combout = (ladder_fpga_nbr_test(6) & (ladder_fpga_nbr_test_c5_cout $ (GND))) # (!ladder_fpga_nbr_test(6) & (!ladder_fpga_nbr_test_c5_cout & VCC))
-- ladder_fpga_nbr_test_c6_cout = CARRY((ladder_fpga_nbr_test(6) & !ladder_fpga_nbr_test_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(6),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c5_cout,
	combout => ladder_fpga_nbr_test_c6_combout,
	cout => ladder_fpga_nbr_test_c6_cout);

-- Location: FF_X10_Y11_N19
\ladder_fpga_nbr_test_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(6));

-- Location: LCCOMB_X10_Y11_N20
ladder_fpga_nbr_test_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c7_combout = (ladder_fpga_nbr_test(7) & (!ladder_fpga_nbr_test_c6_cout)) # (!ladder_fpga_nbr_test(7) & ((ladder_fpga_nbr_test_c6_cout) # (GND)))
-- ladder_fpga_nbr_test_c7_cout = CARRY((!ladder_fpga_nbr_test_c6_cout) # (!ladder_fpga_nbr_test(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(7),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c6_cout,
	combout => ladder_fpga_nbr_test_c7_combout,
	cout => ladder_fpga_nbr_test_c7_cout);

-- Location: FF_X10_Y11_N21
\ladder_fpga_nbr_test_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(7));

-- Location: LCCOMB_X10_Y11_N24
ladder_fpga_nbr_test_c9 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c9_combout = (ladder_fpga_nbr_test(9) & (!ladder_fpga_nbr_test_c8_cout)) # (!ladder_fpga_nbr_test(9) & ((ladder_fpga_nbr_test_c8_cout) # (GND)))
-- ladder_fpga_nbr_test_c9_cout = CARRY((!ladder_fpga_nbr_test_c8_cout) # (!ladder_fpga_nbr_test(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(9),
	datad => VCC,
	cin => ladder_fpga_nbr_test_c8_cout,
	combout => ladder_fpga_nbr_test_c9_combout,
	cout => ladder_fpga_nbr_test_c9_cout);

-- Location: FF_X10_Y11_N25
\ladder_fpga_nbr_test_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(9));

-- Location: LCCOMB_X10_Y11_N28
ladder_fpga_nbr_test_c11 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_test_c11_combout = ladder_fpga_nbr_test_c10_cout $ (ladder_fpga_nbr_test(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_nbr_test(11),
	cin => ladder_fpga_nbr_test_c10_cout,
	combout => ladder_fpga_nbr_test_c11_combout);

-- Location: FF_X10_Y11_N29
\ladder_fpga_nbr_test_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \testin_echelle_c~clkctrl_outclk\,
	d => ladder_fpga_nbr_test_c11_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_test(11));

-- Location: LCCOMB_X11_Y11_N16
\ladder_fpga_mux_statusin_3_4_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(11) = (ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_test(11)))) # (!ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_hold(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(11),
	datab => ladder_fpga_nbr_test(11),
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_4(11));

-- Location: LCCOMB_X11_Y11_N4
\ladder_fpga_mux_statusin_3_6_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(11) = (ladder_fpga_mux_statusin_3_4(11) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_statusin_3_4(11),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(11));

-- Location: LCCOMB_X8_Y10_N10
\comp_mesure_temperature|cnt_c0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c0_combout\ = \comp_mesure_temperature|cnt\(0) $ (VCC)
-- \comp_mesure_temperature|cnt_c0_cout\ = CARRY(\comp_mesure_temperature|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(0),
	datad => VCC,
	combout => \comp_mesure_temperature|cnt_c0_combout\,
	cout => \comp_mesure_temperature|cnt_c0_cout\);

-- Location: LCCOMB_X8_Y9_N6
\comp_mesure_temperature|cnt_c14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c14_combout\ = (\comp_mesure_temperature|cnt\(14) & (\comp_mesure_temperature|cnt_c13_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(14) & (!\comp_mesure_temperature|cnt_c13_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c14_cout\ = CARRY((\comp_mesure_temperature|cnt\(14) & !\comp_mesure_temperature|cnt_c13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c13_cout\,
	combout => \comp_mesure_temperature|cnt_c14_combout\,
	cout => \comp_mesure_temperature|cnt_c14_cout\);

-- Location: LCCOMB_X8_Y9_N8
\comp_mesure_temperature|cnt_c15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c15_combout\ = (\comp_mesure_temperature|cnt\(15) & (!\comp_mesure_temperature|cnt_c14_cout\)) # (!\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|cnt_c14_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c15_cout\ = CARRY((!\comp_mesure_temperature|cnt_c14_cout\) # (!\comp_mesure_temperature|cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c14_cout\,
	combout => \comp_mesure_temperature|cnt_c15_combout\,
	cout => \comp_mesure_temperature|cnt_c15_cout\);

-- Location: LCCOMB_X8_Y9_N10
\comp_mesure_temperature|cnt_c16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c16_combout\ = (\comp_mesure_temperature|cnt\(16) & (\comp_mesure_temperature|cnt_c15_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(16) & (!\comp_mesure_temperature|cnt_c15_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c16_cout\ = CARRY((\comp_mesure_temperature|cnt\(16) & !\comp_mesure_temperature|cnt_c15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(16),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c15_cout\,
	combout => \comp_mesure_temperature|cnt_c16_combout\,
	cout => \comp_mesure_temperature|cnt_c16_cout\);

-- Location: FF_X8_Y9_N11
\comp_mesure_temperature|cnt_16_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c16_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(16));

-- Location: LCCOMB_X8_Y9_N12
\comp_mesure_temperature|cnt_c17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c17_combout\ = (\comp_mesure_temperature|cnt\(17) & (!\comp_mesure_temperature|cnt_c16_cout\)) # (!\comp_mesure_temperature|cnt\(17) & ((\comp_mesure_temperature|cnt_c16_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c17_cout\ = CARRY((!\comp_mesure_temperature|cnt_c16_cout\) # (!\comp_mesure_temperature|cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(17),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c16_cout\,
	combout => \comp_mesure_temperature|cnt_c17_combout\,
	cout => \comp_mesure_temperature|cnt_c17_cout\);

-- Location: FF_X8_Y9_N13
\comp_mesure_temperature|cnt_17_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c17_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(17));

-- Location: LCCOMB_X8_Y9_N14
\comp_mesure_temperature|cnt_c18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c18_combout\ = (\comp_mesure_temperature|cnt\(18) & (\comp_mesure_temperature|cnt_c17_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(18) & (!\comp_mesure_temperature|cnt_c17_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c18_cout\ = CARRY((\comp_mesure_temperature|cnt\(18) & !\comp_mesure_temperature|cnt_c17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(18),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c17_cout\,
	combout => \comp_mesure_temperature|cnt_c18_combout\,
	cout => \comp_mesure_temperature|cnt_c18_cout\);

-- Location: LCCOMB_X8_Y9_N16
\comp_mesure_temperature|cnt_c19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c19_combout\ = (\comp_mesure_temperature|cnt\(19) & (!\comp_mesure_temperature|cnt_c18_cout\)) # (!\comp_mesure_temperature|cnt\(19) & ((\comp_mesure_temperature|cnt_c18_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c19_cout\ = CARRY((!\comp_mesure_temperature|cnt_c18_cout\) # (!\comp_mesure_temperature|cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(19),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c18_cout\,
	combout => \comp_mesure_temperature|cnt_c19_combout\,
	cout => \comp_mesure_temperature|cnt_c19_cout\);

-- Location: LCCOMB_X8_Y9_N18
\comp_mesure_temperature|cnt_c20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c20_combout\ = (\comp_mesure_temperature|cnt\(20) & (\comp_mesure_temperature|cnt_c19_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(20) & (!\comp_mesure_temperature|cnt_c19_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c20_cout\ = CARRY((\comp_mesure_temperature|cnt\(20) & !\comp_mesure_temperature|cnt_c19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(20),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c19_cout\,
	combout => \comp_mesure_temperature|cnt_c20_combout\,
	cout => \comp_mesure_temperature|cnt_c20_cout\);

-- Location: FF_X8_Y9_N19
\comp_mesure_temperature|cnt_20_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c20_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(20));

-- Location: LCCOMB_X8_Y9_N20
\comp_mesure_temperature|cnt_c21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c21_combout\ = \comp_mesure_temperature|cnt\(21) $ (\comp_mesure_temperature|cnt_c20_cout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(21),
	cin => \comp_mesure_temperature|cnt_c20_cout\,
	combout => \comp_mesure_temperature|cnt_c21_combout\);

-- Location: FF_X8_Y9_N21
\comp_mesure_temperature|cnt_21_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c21_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(21));

-- Location: FF_X8_Y9_N17
\comp_mesure_temperature|cnt_19_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c19_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(19));

-- Location: LCCOMB_X8_Y9_N30
\comp_mesure_temperature|state_ns_i_0_i_o2_2_1_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1) = (\comp_mesure_temperature|cnt\(20)) # ((\comp_mesure_temperature|cnt\(21)) # (\comp_mesure_temperature|cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(20),
	datac => \comp_mesure_temperature|cnt\(21),
	datad => \comp_mesure_temperature|cnt\(19),
	combout => \comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1));

-- Location: FF_X8_Y9_N15
\comp_mesure_temperature|cnt_18_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c18_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(18));

-- Location: LCCOMB_X9_Y9_N22
\comp_mesure_temperature|state_ns_i_0_i_o2_0_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1) = (\comp_mesure_temperature|cnt\(17)) # ((\comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1)) # ((\comp_mesure_temperature|cnt\(18)) # (\comp_mesure_temperature|cnt\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	datab => \comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1),
	datac => \comp_mesure_temperature|cnt\(18),
	datad => \comp_mesure_temperature|cnt\(16),
	combout => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1));

-- Location: FF_X8_Y9_N9
\comp_mesure_temperature|cnt_15_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c15_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(15));

-- Location: LCCOMB_X11_Y9_N28
\comp_mesure_temperature|state_ns_i_0_o2_4_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_4\(6) = (\comp_mesure_temperature|cnt\(14)) # (\comp_mesure_temperature|cnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(13),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_4\(6));

-- Location: LCCOMB_X8_Y9_N22
\comp_mesure_temperature|state_ns_i_i_o2_2_RNI6RC51_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\ = (!\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1) & (((\comp_mesure_temperature|state_ns_i_i_o2_2\(0) & !\comp_mesure_temperature|state_ns_i_0_o2_4\(6))) # (!\comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_i_o2_2\(0),
	datab => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_4\(6),
	combout => \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\);

-- Location: LCCOMB_X8_Y9_N28
\comp_mesure_temperature|state_RNO_0_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_0_1__g3_1\ = (\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1)) # ((\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|state_ns_i_0_o2_4\(6)) # (!\comp_mesure_temperature|state_ns_i_i_o2_2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_i_o2_2\(0),
	datab => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_4\(6),
	combout => \comp_mesure_temperature|state_ns_i_0_i_0_1__g3_1\);

-- Location: LCCOMB_X7_Y9_N26
\comp_mesure_temperature|state_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_0_1__g0\ = (\comp_mesure_temperature|state\(12) & (\comp_mesure_temperature|state_ns_i_0_i_0_1__g2\ & (\comp_mesure_temperature|state\(11)))) # (!\comp_mesure_temperature|state\(12) & 
-- (((\comp_mesure_temperature|state\(11)) # (\comp_mesure_temperature|state_ns_i_0_i_0_1__g3_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(12),
	datab => \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\,
	datac => \comp_mesure_temperature|state\(11),
	datad => \comp_mesure_temperature|state_ns_i_0_i_0_1__g3_1\,
	combout => \comp_mesure_temperature|state_ns_i_0_i_0_1__g0\);

-- Location: FF_X7_Y9_N27
\comp_mesure_temperature|state_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_i_0_i_0_1__g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(11));

-- Location: LCCOMB_X7_Y9_N12
\comp_mesure_temperature|sTemp_in~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|sTemp_in~feeder_combout\ = \comp_mesure_temperature|temperature_in_sync\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature_in_sync\,
	combout => \comp_mesure_temperature|sTemp_in~feeder_combout\);

-- Location: FF_X7_Y9_N13
\comp_mesure_temperature|sTemp_in_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|sTemp_in~feeder_combout\,
	ena => G_629,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|sTemp_in\);

-- Location: LCCOMB_X10_Y9_N2
\comp_mesure_temperature|state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_479_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(2)) # (\comp_mesure_temperature|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(2),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state\(1),
	combout => \comp_mesure_temperature|N_479_i_0_g0\);

-- Location: FF_X10_Y9_N3
\comp_mesure_temperature|state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_479_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(1));

-- Location: LCCOMB_X8_Y10_N28
\comp_mesure_temperature|cnt_c9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c9_combout\ = (\comp_mesure_temperature|cnt\(9) & (!\comp_mesure_temperature|cnt_c8_cout\)) # (!\comp_mesure_temperature|cnt\(9) & ((\comp_mesure_temperature|cnt_c8_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c9_cout\ = CARRY((!\comp_mesure_temperature|cnt_c8_cout\) # (!\comp_mesure_temperature|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(9),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c8_cout\,
	combout => \comp_mesure_temperature|cnt_c9_combout\,
	cout => \comp_mesure_temperature|cnt_c9_cout\);

-- Location: FF_X8_Y10_N29
\comp_mesure_temperature|cnt_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c9_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(9));

-- Location: LCCOMB_X8_Y9_N0
\comp_mesure_temperature|cnt_c11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c11_combout\ = (\comp_mesure_temperature|cnt\(11) & (!\comp_mesure_temperature|cnt_c10_cout\)) # (!\comp_mesure_temperature|cnt\(11) & ((\comp_mesure_temperature|cnt_c10_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c11_cout\ = CARRY((!\comp_mesure_temperature|cnt_c10_cout\) # (!\comp_mesure_temperature|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(11),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c10_cout\,
	combout => \comp_mesure_temperature|cnt_c11_combout\,
	cout => \comp_mesure_temperature|cnt_c11_cout\);

-- Location: FF_X8_Y9_N1
\comp_mesure_temperature|cnt_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c11_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(11));

-- Location: LCCOMB_X9_Y10_N28
\comp_mesure_temperature|state_ns_i_0_o2_5_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_5\(6) = ((!\comp_mesure_temperature|cnt\(10)) # (!\comp_mesure_temperature|cnt\(11))) # (!\comp_mesure_temperature|cnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(12),
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_5\(6));

-- Location: LCCOMB_X9_Y10_N22
\comp_mesure_temperature|state_ns_i_0_o2_2_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_2\(6) = ((\comp_mesure_temperature|state_ns_i_0_o2_5\(6)) # (!\comp_mesure_temperature|cnt\(8))) # (!\comp_mesure_temperature|cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_5\(6),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_2\(6));

-- Location: LCCOMB_X9_Y9_N8
\comp_mesure_temperature|state_ns_i_i_a2_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_a2_1\(0) = (\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|cnt\(14)) # ((\comp_mesure_temperature|cnt\(13)) # (!\comp_mesure_temperature|state_ns_i_0_o2_2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datab => \comp_mesure_temperature|cnt\(13),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_2\(6),
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|state_ns_i_i_a2_1\(0));

-- Location: LCCOMB_X9_Y9_N10
\comp_mesure_temperature|state_ns_i_i_o2_1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_o2_1\(0) = (\comp_mesure_temperature|cnt\(16)) # ((\comp_mesure_temperature|state_ns_i_i_a2_1\(0)) # (\comp_mesure_temperature|cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(16),
	datac => \comp_mesure_temperature|state_ns_i_i_a2_1\(0),
	datad => \comp_mesure_temperature|cnt\(17),
	combout => \comp_mesure_temperature|state_ns_i_i_o2_1\(0));

-- Location: LCCOMB_X9_Y9_N26
\comp_mesure_temperature|state_ns_i_i_o2_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_o2\(0) = (\comp_mesure_temperature|cnt\(20)) # ((\comp_mesure_temperature|cnt\(19)) # ((\comp_mesure_temperature|cnt\(18) & \comp_mesure_temperature|state_ns_i_i_o2_1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(18),
	datab => \comp_mesure_temperature|cnt\(20),
	datac => \comp_mesure_temperature|cnt\(19),
	datad => \comp_mesure_temperature|state_ns_i_i_o2_1\(0),
	combout => \comp_mesure_temperature|state_ns_i_i_o2\(0));

-- Location: LCCOMB_X10_Y9_N24
\comp_mesure_temperature|state_ns_i_i_i_a4_0_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_i_a4_0\(12) = (!\comp_mesure_temperature|state\(2) & (!\comp_mesure_temperature|state\(1) & (\comp_mesure_temperature|state_ns_i_i_o2\(0) & \comp_mesure_temperature|cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(2),
	datab => \comp_mesure_temperature|state\(1),
	datac => \comp_mesure_temperature|state_ns_i_i_o2\(0),
	datad => \comp_mesure_temperature|cnt\(21),
	combout => \comp_mesure_temperature|state_ns_i_i_i_a4_0\(12));

-- Location: LCCOMB_X10_Y9_N26
\comp_mesure_temperature|state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_48_i_0_g0\ = (!\comp_mesure_temperature|state_ns_i_i_i_a4\(12) & (!\comp_mesure_temperature|state_ns_i_i_i_a4_0\(12) & ((\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_i_i_a4\(12),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state\(0),
	datad => \comp_mesure_temperature|state_ns_i_i_i_a4_0\(12),
	combout => \comp_mesure_temperature|N_48_i_0_g0\);

-- Location: FF_X10_Y9_N27
\comp_mesure_temperature|state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_48_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(0));

-- Location: LCCOMB_X10_Y9_N4
\comp_mesure_temperature|state_ns_i_i_o2_RNIGQ381_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\ = (\comp_mesure_temperature|state_ns_i_i_o2\(0) & (\comp_mesure_temperature|state\(0) & \comp_mesure_temperature|cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_i_o2\(0),
	datac => \comp_mesure_temperature|state\(0),
	datad => \comp_mesure_temperature|cnt\(21),
	combout => \comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\);

-- Location: LCCOMB_X7_Y9_N6
\comp_mesure_temperature|un1_cnt_0_sqmuxa_i_i\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_cnt_0_sqmuxa_i_i_i\ = (!\comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\ & ((\comp_mesure_temperature|state_ns_i_0_i_0_1__g2\) # ((\comp_mesure_temperature|state\(12) & !\comp_mesure_temperature|state\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(12),
	datab => \comp_mesure_temperature|state_ns_i_0_i_0_1__g2\,
	datac => \comp_mesure_temperature|state\(11),
	datad => \comp_mesure_temperature|state_ns_i_i_0_0__g0_0_a3\,
	combout => \comp_mesure_temperature|un1_cnt_0_sqmuxa_i_i_i\);

-- Location: FF_X8_Y10_N11
\comp_mesure_temperature|cnt_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c0_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(0));

-- Location: LCCOMB_X8_Y10_N12
\comp_mesure_temperature|cnt_c1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c1_combout\ = (\comp_mesure_temperature|cnt\(1) & (!\comp_mesure_temperature|cnt_c0_cout\)) # (!\comp_mesure_temperature|cnt\(1) & ((\comp_mesure_temperature|cnt_c0_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c1_cout\ = CARRY((!\comp_mesure_temperature|cnt_c0_cout\) # (!\comp_mesure_temperature|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(1),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c0_cout\,
	combout => \comp_mesure_temperature|cnt_c1_combout\,
	cout => \comp_mesure_temperature|cnt_c1_cout\);

-- Location: FF_X8_Y10_N13
\comp_mesure_temperature|cnt_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c1_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(1));

-- Location: LCCOMB_X8_Y10_N14
\comp_mesure_temperature|cnt_c2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c2_combout\ = (\comp_mesure_temperature|cnt\(2) & (\comp_mesure_temperature|cnt_c1_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(2) & (!\comp_mesure_temperature|cnt_c1_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c2_cout\ = CARRY((\comp_mesure_temperature|cnt\(2) & !\comp_mesure_temperature|cnt_c1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(2),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c1_cout\,
	combout => \comp_mesure_temperature|cnt_c2_combout\,
	cout => \comp_mesure_temperature|cnt_c2_cout\);

-- Location: LCCOMB_X8_Y10_N16
\comp_mesure_temperature|cnt_c3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c3_combout\ = (\comp_mesure_temperature|cnt\(3) & (!\comp_mesure_temperature|cnt_c2_cout\)) # (!\comp_mesure_temperature|cnt\(3) & ((\comp_mesure_temperature|cnt_c2_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c3_cout\ = CARRY((!\comp_mesure_temperature|cnt_c2_cout\) # (!\comp_mesure_temperature|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(3),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c2_cout\,
	combout => \comp_mesure_temperature|cnt_c3_combout\,
	cout => \comp_mesure_temperature|cnt_c3_cout\);

-- Location: LCCOMB_X8_Y10_N18
\comp_mesure_temperature|cnt_c4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c4_combout\ = (\comp_mesure_temperature|cnt\(4) & (\comp_mesure_temperature|cnt_c3_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(4) & (!\comp_mesure_temperature|cnt_c3_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c4_cout\ = CARRY((\comp_mesure_temperature|cnt\(4) & !\comp_mesure_temperature|cnt_c3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c3_cout\,
	combout => \comp_mesure_temperature|cnt_c4_combout\,
	cout => \comp_mesure_temperature|cnt_c4_cout\);

-- Location: LCCOMB_X8_Y10_N20
\comp_mesure_temperature|cnt_c5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c5_combout\ = (\comp_mesure_temperature|cnt\(5) & (!\comp_mesure_temperature|cnt_c4_cout\)) # (!\comp_mesure_temperature|cnt\(5) & ((\comp_mesure_temperature|cnt_c4_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c5_cout\ = CARRY((!\comp_mesure_temperature|cnt_c4_cout\) # (!\comp_mesure_temperature|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(5),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c4_cout\,
	combout => \comp_mesure_temperature|cnt_c5_combout\,
	cout => \comp_mesure_temperature|cnt_c5_cout\);

-- Location: FF_X8_Y10_N21
\comp_mesure_temperature|cnt_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c5_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(5));

-- Location: LCCOMB_X8_Y10_N22
\comp_mesure_temperature|cnt_c6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c6_combout\ = (\comp_mesure_temperature|cnt\(6) & (\comp_mesure_temperature|cnt_c5_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(6) & (!\comp_mesure_temperature|cnt_c5_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c6_cout\ = CARRY((\comp_mesure_temperature|cnt\(6) & !\comp_mesure_temperature|cnt_c5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(6),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c5_cout\,
	combout => \comp_mesure_temperature|cnt_c6_combout\,
	cout => \comp_mesure_temperature|cnt_c6_cout\);

-- Location: FF_X8_Y10_N23
\comp_mesure_temperature|cnt_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c6_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(6));

-- Location: LCCOMB_X8_Y10_N24
\comp_mesure_temperature|cnt_c7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c7_combout\ = (\comp_mesure_temperature|cnt\(7) & (!\comp_mesure_temperature|cnt_c6_cout\)) # (!\comp_mesure_temperature|cnt\(7) & ((\comp_mesure_temperature|cnt_c6_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c7_cout\ = CARRY((!\comp_mesure_temperature|cnt_c6_cout\) # (!\comp_mesure_temperature|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(7),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c6_cout\,
	combout => \comp_mesure_temperature|cnt_c7_combout\,
	cout => \comp_mesure_temperature|cnt_c7_cout\);

-- Location: LCCOMB_X8_Y10_N26
\comp_mesure_temperature|cnt_c8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c8_combout\ = (\comp_mesure_temperature|cnt\(8) & (\comp_mesure_temperature|cnt_c7_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(8) & (!\comp_mesure_temperature|cnt_c7_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c8_cout\ = CARRY((\comp_mesure_temperature|cnt\(8) & !\comp_mesure_temperature|cnt_c7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(8),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c7_cout\,
	combout => \comp_mesure_temperature|cnt_c8_combout\,
	cout => \comp_mesure_temperature|cnt_c8_cout\);

-- Location: FF_X8_Y10_N27
\comp_mesure_temperature|cnt_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c8_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(8));

-- Location: LCCOMB_X8_Y10_N30
\comp_mesure_temperature|cnt_c10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c10_combout\ = (\comp_mesure_temperature|cnt\(10) & (\comp_mesure_temperature|cnt_c9_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(10) & (!\comp_mesure_temperature|cnt_c9_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c10_cout\ = CARRY((\comp_mesure_temperature|cnt\(10) & !\comp_mesure_temperature|cnt_c9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(10),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c9_cout\,
	combout => \comp_mesure_temperature|cnt_c10_combout\,
	cout => \comp_mesure_temperature|cnt_c10_cout\);

-- Location: FF_X8_Y10_N31
\comp_mesure_temperature|cnt_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c10_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(10));

-- Location: LCCOMB_X8_Y9_N2
\comp_mesure_temperature|cnt_c12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c12_combout\ = (\comp_mesure_temperature|cnt\(12) & (\comp_mesure_temperature|cnt_c11_cout\ $ (GND))) # (!\comp_mesure_temperature|cnt\(12) & (!\comp_mesure_temperature|cnt_c11_cout\ & VCC))
-- \comp_mesure_temperature|cnt_c12_cout\ = CARRY((\comp_mesure_temperature|cnt\(12) & !\comp_mesure_temperature|cnt_c11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(12),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c11_cout\,
	combout => \comp_mesure_temperature|cnt_c12_combout\,
	cout => \comp_mesure_temperature|cnt_c12_cout\);

-- Location: FF_X8_Y9_N3
\comp_mesure_temperature|cnt_12_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c12_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(12));

-- Location: LCCOMB_X8_Y9_N4
\comp_mesure_temperature|cnt_c13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|cnt_c13_combout\ = (\comp_mesure_temperature|cnt\(13) & (!\comp_mesure_temperature|cnt_c12_cout\)) # (!\comp_mesure_temperature|cnt\(13) & ((\comp_mesure_temperature|cnt_c12_cout\) # (GND)))
-- \comp_mesure_temperature|cnt_c13_cout\ = CARRY((!\comp_mesure_temperature|cnt_c12_cout\) # (!\comp_mesure_temperature|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(13),
	datad => VCC,
	cin => \comp_mesure_temperature|cnt_c12_cout\,
	combout => \comp_mesure_temperature|cnt_c13_combout\,
	cout => \comp_mesure_temperature|cnt_c13_cout\);

-- Location: FF_X8_Y9_N5
\comp_mesure_temperature|cnt_13_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c13_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(13));

-- Location: FF_X8_Y9_N7
\comp_mesure_temperature|cnt_14_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c14_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(14));

-- Location: LCCOMB_X11_Y10_N0
\comp_mesure_temperature|cnt_RNILEHH_14_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_11__g3\ = (\comp_mesure_temperature|cnt\(14)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(14),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature1_1_0_11__g3\);

-- Location: LCCOMB_X9_Y10_N24
\comp_mesure_temperature|state_ns_i_0_a4_1_1_a_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_a4_1_1_a\(8) = (((!\comp_mesure_temperature|cnt\(8) & !\comp_mesure_temperature|cnt\(9))) # (!\comp_mesure_temperature|cnt\(14))) # (!\comp_mesure_temperature|cnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(13),
	datab => \comp_mesure_temperature|cnt\(14),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|cnt\(9),
	combout => \comp_mesure_temperature|state_ns_i_0_a4_1_1_a\(8));

-- Location: LCCOMB_X9_Y10_N12
\comp_mesure_temperature|state_ns_i_0_a4_1_1_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_a4_1_1\(8) = (!\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1) & (!\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|state_ns_i_0_a4_1_1_a\(8)) # (\comp_mesure_temperature|state_ns_i_0_o2_5\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datab => \comp_mesure_temperature|state_ns_i_0_a4_1_1_a\(8),
	datac => \comp_mesure_temperature|cnt\(15),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_5\(6),
	combout => \comp_mesure_temperature|state_ns_i_0_a4_1_1\(8));

-- Location: LCCOMB_X9_Y9_N4
\comp_mesure_temperature|state_ns_i_0_a4_1_1_RNIQCK91_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\ = (\comp_mesure_temperature|state\(6) & (G_629 & ((!\comp_mesure_temperature|state_ns_i_0_a4_1_1\(8)) # (!\comp_mesure_temperature|sTemp_in\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(6),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state_ns_i_0_a4_1_1\(8),
	datad => G_629,
	combout => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\);

-- Location: FF_X12_Y10_N19
\comp_mesure_temperature|temperature1_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature1_1_0_11__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_11\);

-- Location: LCCOMB_X11_Y10_N2
\comp_mesure_temperature|cnt_RNIMFHH_15_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_11__g3\ = (\comp_mesure_temperature|sTemp_in\) # (\comp_mesure_temperature|cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|temperature2_1_0_11__g3\);

-- Location: LCCOMB_X12_Y10_N8
\comp_mesure_temperature|temperature2_11~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_11~feeder_combout\ = \comp_mesure_temperature|temperature2_1_0_11__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature2_1_0_11__g3\,
	combout => \comp_mesure_temperature|temperature2_11~feeder_combout\);

-- Location: LCCOMB_X9_Y9_N18
\comp_mesure_temperature|state_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_473_i_0_g0_a\ = (\comp_mesure_temperature|state\(6) & (!\comp_mesure_temperature|state\(4) & (\comp_mesure_temperature|state_ns_i_0_a4_1_1\(8)))) # (!\comp_mesure_temperature|state\(6) & 
-- (((\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1))) # (!\comp_mesure_temperature|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(6),
	datab => \comp_mesure_temperature|state\(4),
	datac => \comp_mesure_temperature|state_ns_i_0_a4_1_1\(8),
	datad => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	combout => \comp_mesure_temperature|N_473_i_0_g0_a\);

-- Location: LCCOMB_X10_Y9_N20
\comp_mesure_temperature|state_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_471_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(6)) # (\comp_mesure_temperature|state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(6),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state\(5),
	combout => \comp_mesure_temperature|N_471_i_0_g0\);

-- Location: FF_X10_Y9_N21
\comp_mesure_temperature|state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_471_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(5));

-- Location: LCCOMB_X10_Y9_N16
\comp_mesure_temperature|state_ns_i_0_a4_0_2_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_a4_0_2\(8) = (!\comp_mesure_temperature|state\(6) & (!\comp_mesure_temperature|state\(5) & ((\comp_mesure_temperature|cnt\(9)) # (\comp_mesure_temperature|cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(6),
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|state\(5),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_a4_0_2\(8));

-- Location: LCCOMB_X11_Y9_N16
\comp_mesure_temperature|state_ns_i_0_o2_4_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_4\(8) = ((!\comp_mesure_temperature|cnt\(15)) # (!\comp_mesure_temperature|cnt\(13))) # (!\comp_mesure_temperature|cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datab => \comp_mesure_temperature|cnt\(13),
	datac => \comp_mesure_temperature|cnt\(15),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_4\(8));

-- Location: LCCOMB_X10_Y9_N12
\comp_mesure_temperature|state_ns_i_0_a4_0_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_a4_0\(8) = (\comp_mesure_temperature|cnt\(11) & (\comp_mesure_temperature|state_ns_i_0_a4_0_2\(8) & (\comp_mesure_temperature|cnt\(12) & !\comp_mesure_temperature|state_ns_i_0_o2_4\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(11),
	datab => \comp_mesure_temperature|state_ns_i_0_a4_0_2\(8),
	datac => \comp_mesure_temperature|cnt\(12),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_4\(8),
	combout => \comp_mesure_temperature|state_ns_i_0_a4_0\(8));

-- Location: LCCOMB_X10_Y9_N28
\comp_mesure_temperature|state_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_473_i_0_g0\ = (\comp_mesure_temperature|sTemp_in\ & (!\comp_mesure_temperature|state_ns_i_0_a4_0\(8) & ((\comp_mesure_temperature|state\(5)) # (!\comp_mesure_temperature|N_473_i_0_g0_a\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(5),
	datab => \comp_mesure_temperature|N_473_i_0_g0_a\,
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|state_ns_i_0_a4_0\(8),
	combout => \comp_mesure_temperature|N_473_i_0_g0\);

-- Location: FF_X10_Y9_N29
\comp_mesure_temperature|state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_473_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(4));

-- Location: LCCOMB_X11_Y9_N24
\comp_mesure_temperature|state_ns_i_0_0_o2_4_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_o2_4_1\(10) = (((!\comp_mesure_temperature|cnt\(10) & !\comp_mesure_temperature|cnt\(9))) # (!\comp_mesure_temperature|cnt\(13))) # (!\comp_mesure_temperature|cnt\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(14),
	datab => \comp_mesure_temperature|cnt\(10),
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|cnt\(9),
	combout => \comp_mesure_temperature|state_ns_i_0_0_o2_4_1\(10));

-- Location: LCCOMB_X10_Y9_N18
\comp_mesure_temperature|state_ns_i_0_0_o2_4_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_o2_4\(10) = ((\comp_mesure_temperature|state_ns_i_0_0_o2_4_1\(10)) # (!\comp_mesure_temperature|cnt\(12))) # (!\comp_mesure_temperature|cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|cnt\(12),
	datad => \comp_mesure_temperature|state_ns_i_0_0_o2_4_1\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_0_o2_4\(10));

-- Location: LCCOMB_X9_Y9_N28
\comp_mesure_temperature|state_ns_i_0_0_o2_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_o2_0\(10) = (!\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1) & ((\comp_mesure_temperature|state_ns_i_0_0_o2_4\(10)) # (!\comp_mesure_temperature|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datac => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datad => \comp_mesure_temperature|state_ns_i_0_0_o2_4\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_0_o2_0\(10));

-- Location: LCCOMB_X9_Y9_N30
\comp_mesure_temperature|state_ns_i_0_0_o2_0_RNIBOQH1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\ = (G_629 & (\comp_mesure_temperature|state\(4) & ((!\comp_mesure_temperature|state_ns_i_0_0_o2_0\(10)) # (!\comp_mesure_temperature|sTemp_in\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => G_629,
	datab => \comp_mesure_temperature|state\(4),
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|state_ns_i_0_0_o2_0\(10),
	combout => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\);

-- Location: FF_X12_Y10_N9
\comp_mesure_temperature|temperature2_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_11~feeder_combout\,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_11\);

-- Location: LCCOMB_X9_Y9_N24
\comp_mesure_temperature|temperature3_RNO_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_11__g3\ = (\comp_mesure_temperature|cnt\(16)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(16),
	datac => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature3_1_0_11__g3\);

-- Location: LCCOMB_X9_Y9_N6
\comp_mesure_temperature|state_ns_i_0_0_o2_3_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_o2_3\(10) = (\comp_mesure_temperature|cnt\(17)) # ((\comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1)) # (\comp_mesure_temperature|cnt\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(17),
	datab => \comp_mesure_temperature|state_ns_i_0_i_o2_2_1\(1),
	datad => \comp_mesure_temperature|cnt\(18),
	combout => \comp_mesure_temperature|state_ns_i_0_0_o2_3\(10));

-- Location: LCCOMB_X10_Y9_N10
\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2\ = (!\comp_mesure_temperature|state_ns_i_0_0_o2_3\(10) & (((!\comp_mesure_temperature|cnt\(11) & !\comp_mesure_temperature|cnt\(10))) # (!\comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10),
	datab => \comp_mesure_temperature|state_ns_i_0_0_o2_3\(10),
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|cnt\(10),
	combout => \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2\);

-- Location: LCCOMB_X10_Y9_N0
\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\ = (\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2\) # (!\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datad => \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_a2\,
	combout => \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\);

-- Location: LCCOMB_X10_Y9_N8
\comp_mesure_temperature|state_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_475_i_0_g0\ = (!\comp_mesure_temperature|sTemp_in\ & ((\comp_mesure_temperature|state\(4)) # (\comp_mesure_temperature|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(4),
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|state\(3),
	combout => \comp_mesure_temperature|N_475_i_0_g0\);

-- Location: FF_X10_Y9_N9
\comp_mesure_temperature|state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_475_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(3));

-- Location: LCCOMB_X10_Y9_N22
\comp_mesure_temperature|state_ns_i_0_0_a2_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_a2\(9) = (!\comp_mesure_temperature|state\(3) & !\comp_mesure_temperature|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|state\(3),
	datac => \comp_mesure_temperature|state\(4),
	combout => \comp_mesure_temperature|state_ns_i_0_0_a2\(9));

-- Location: LCCOMB_X11_Y9_N4
\comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10) = (\comp_mesure_temperature|cnt\(15) & (\comp_mesure_temperature|cnt\(13) & (\comp_mesure_temperature|cnt\(12) & \comp_mesure_temperature|cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datab => \comp_mesure_temperature|cnt\(13),
	datac => \comp_mesure_temperature|cnt\(12),
	datad => \comp_mesure_temperature|cnt\(14),
	combout => \comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10));

-- Location: LCCOMB_X10_Y9_N14
\comp_mesure_temperature|state_ns_i_0_0_a4_1_0_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_a4_1_0\(10) = (\comp_mesure_temperature|state_ns_i_0_0_a2\(9) & (\comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10) & ((\comp_mesure_temperature|cnt\(10)) # (\comp_mesure_temperature|cnt\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(10),
	datab => \comp_mesure_temperature|cnt\(11),
	datac => \comp_mesure_temperature|state_ns_i_0_0_a2\(9),
	datad => \comp_mesure_temperature|state_ns_i_0_0_a4_1_1_1\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_0_a4_1_0\(10));

-- Location: LCCOMB_X9_Y9_N14
\comp_mesure_temperature|state_ns_i_0_0_a4_0_1_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_0_a4_0_1\(10) = (!\comp_mesure_temperature|state\(3) & (!\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1) & ((\comp_mesure_temperature|state_ns_i_0_0_o2_4\(10)) # (!\comp_mesure_temperature|cnt\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(15),
	datab => \comp_mesure_temperature|state\(3),
	datac => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datad => \comp_mesure_temperature|state_ns_i_0_0_o2_4\(10),
	combout => \comp_mesure_temperature|state_ns_i_0_0_a4_0_1\(10));

-- Location: LCCOMB_X10_Y9_N6
\comp_mesure_temperature|state_RNO_0_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_477_i_0_g0_1\ = (\comp_mesure_temperature|state\(2) & (((!\comp_mesure_temperature|state_ns_i_0_0_a2\(9))) # (!\comp_mesure_temperature|state_ns_i_0_0_o2_3\(10)))) # (!\comp_mesure_temperature|state\(2) & 
-- (((!\comp_mesure_temperature|state_ns_i_0_0_a2\(9) & !\comp_mesure_temperature|state_ns_i_0_0_a4_0_1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(2),
	datab => \comp_mesure_temperature|state_ns_i_0_0_o2_3\(10),
	datac => \comp_mesure_temperature|state_ns_i_0_0_a2\(9),
	datad => \comp_mesure_temperature|state_ns_i_0_0_a4_0_1\(10),
	combout => \comp_mesure_temperature|N_477_i_0_g0_1\);

-- Location: LCCOMB_X9_Y9_N16
\comp_mesure_temperature|state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_477_i_0_g0\ = (\comp_mesure_temperature|sTemp_in\ & (\comp_mesure_temperature|N_477_i_0_g0_1\ & ((!\comp_mesure_temperature|state_ns_i_0_0_a4_1_0\(10)) # (!\comp_mesure_temperature|cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(16),
	datab => \comp_mesure_temperature|state_ns_i_0_0_a4_1_0\(10),
	datac => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|N_477_i_0_g0_1\,
	combout => \comp_mesure_temperature|N_477_i_0_g0\);

-- Location: FF_X9_Y9_N17
\comp_mesure_temperature|state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_477_i_0_g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(2));

-- Location: LCCOMB_X9_Y9_N0
\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2_RNI70OI1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\ = (G_629 & (\comp_mesure_temperature|state\(2) & ((!\comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\) # (!\comp_mesure_temperature|sTemp_in\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => G_629,
	datab => \comp_mesure_temperature|sTemp_in\,
	datac => \comp_mesure_temperature|un1_reset_sys_1_0_a2_i_o2\,
	datad => \comp_mesure_temperature|state\(2),
	combout => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\);

-- Location: FF_X9_Y9_N25
\comp_mesure_temperature|temperature3_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_1_0_11__g3\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_11\);

-- Location: LCCOMB_X12_Y10_N22
\ladder_fpga_mux_statusin_3_3_a_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(11) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & ((!\comp_mesure_temperature|temperature3_11\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (!\comp_mesure_temperature|temperature2_11\)))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature2_11\,
	datac => \comp_mesure_temperature|temperature3_11\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(11));

-- Location: LCCOMB_X10_Y10_N22
\comp_mesure_temperature|cnt_RNIJCHH_12_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_11__g3\ = (\comp_mesure_temperature|cnt\(12)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(12),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_11__g3\);

-- Location: FF_X8_Y10_N25
\comp_mesure_temperature|cnt_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c7_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(7));

-- Location: LCCOMB_X9_Y10_N20
\comp_mesure_temperature|un1_reset_sys_2_i_o2_1_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\ = (\comp_mesure_temperature|state_ns_i_0_o2_1\(6)) # ((!\comp_mesure_temperature|state_ns_i_0_o2_2\(6) & ((\comp_mesure_temperature|cnt\(6)) # (\comp_mesure_temperature|cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_0_o2_1\(6),
	datab => \comp_mesure_temperature|cnt\(6),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_2\(6),
	datad => \comp_mesure_temperature|cnt\(7),
	combout => \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\);

-- Location: LCCOMB_X7_Y9_N20
\comp_mesure_temperature|un1_reset_sys_2_i_o2_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|un1_reset_sys_2_i_o2\ = (\comp_mesure_temperature|un1_reset_sys_2_i_o2_1\) # (!\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datad => \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\,
	combout => \comp_mesure_temperature|un1_reset_sys_2_i_o2\);

-- Location: LCCOMB_X8_Y10_N4
\comp_mesure_temperature|state_ns_i_0_o2_1_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_o2_1\(4) = (\comp_mesure_temperature|cnt\(6)) # ((\comp_mesure_temperature|cnt\(9)) # ((\comp_mesure_temperature|cnt\(8)) # (\comp_mesure_temperature|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(6),
	datab => \comp_mesure_temperature|cnt\(9),
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|cnt\(7),
	combout => \comp_mesure_temperature|state_ns_i_0_o2_1\(4));

-- Location: FF_X8_Y10_N19
\comp_mesure_temperature|cnt_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c4_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(4));

-- Location: LCCOMB_X8_Y10_N2
\comp_mesure_temperature|state_ns_i_0_a2_1_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_a2_1\(4) = (!\comp_mesure_temperature|cnt\(5) & (!\comp_mesure_temperature|state_ns_i_0_o2_1\(4) & !\comp_mesure_temperature|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(5),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_1\(4),
	datad => \comp_mesure_temperature|cnt\(4),
	combout => \comp_mesure_temperature|state_ns_i_0_a2_1\(4));

-- Location: LCCOMB_X11_Y9_N18
\comp_mesure_temperature|state_ns_0_a4_1_1_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_a4_1_1\(3) = (!\comp_mesure_temperature|state_ns_0_0_o2_0\(2) & (((!\comp_mesure_temperature|cnt\(10) & \comp_mesure_temperature|state_ns_i_0_a2_1\(4))) # (!\comp_mesure_temperature|cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0_o2_0\(2),
	datab => \comp_mesure_temperature|cnt\(10),
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|state_ns_i_0_a2_1\(4),
	combout => \comp_mesure_temperature|state_ns_0_a4_1_1\(3));

-- Location: LCCOMB_X7_Y9_N14
\comp_mesure_temperature|state_RNO_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|N_465_i_0_g0_i\ = (\comp_mesure_temperature|state\(9) & (((\comp_mesure_temperature|state\(8)) # (!\comp_mesure_temperature|state_ns_0_a4_1_1\(3))))) # (!\comp_mesure_temperature|state\(9) & 
-- (!\comp_mesure_temperature|un1_reset_sys_2_i_o2\ & (\comp_mesure_temperature|state\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state\(9),
	datab => \comp_mesure_temperature|un1_reset_sys_2_i_o2\,
	datac => \comp_mesure_temperature|state\(8),
	datad => \comp_mesure_temperature|state_ns_0_a4_1_1\(3),
	combout => \comp_mesure_temperature|N_465_i_0_g0_i\);

-- Location: FF_X7_Y9_N15
\comp_mesure_temperature|state_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|N_465_i_0_g0_i\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(8));

-- Location: LCCOMB_X7_Y9_N24
\comp_mesure_temperature|un1_reset_sys_2_i_o2_1_RNITA471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\ = (\comp_mesure_temperature|state\(8) & (G_629 & ((\comp_mesure_temperature|un1_reset_sys_2_i_o2_1\) # (!\comp_mesure_temperature|sTemp_in\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|sTemp_in\,
	datab => \comp_mesure_temperature|state\(8),
	datac => G_629,
	datad => \comp_mesure_temperature|un1_reset_sys_2_i_o2_1\,
	combout => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\);

-- Location: FF_X10_Y10_N19
\comp_mesure_temperature|temperature0_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_11__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_11\);

-- Location: LCCOMB_X12_Y10_N6
\ladder_fpga_mux_statusin_3_3_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(11) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(11))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(11) & ((\comp_mesure_temperature|temperature0_11\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(11) & (\comp_mesure_temperature|temperature1_11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature1_11\,
	datac => ladder_fpga_mux_statusin_3_3_a(11),
	datad => \comp_mesure_temperature|temperature0_11\,
	combout => ladder_fpga_mux_statusin_3_3(11));

-- Location: FF_X11_Y11_N5
\ladder_fpga_mux_statusout_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(11),
	asdata => ladder_fpga_mux_statusin_3_3(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(11));

-- Location: FF_X12_Y12_N15
\ladder_fpga_mux_dataout_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[11]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(11),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(11));

-- Location: LCCOMB_X12_Y12_N28
\ladder_fpga_mux_dataout[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[10]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \ladder_fpga_mux_dataout[10]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N18
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_7\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(10) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(10),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_7\);

-- Location: FF_X12_Y10_N15
\comp_mesure_temperature|temperature2_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature1_1_0_11__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_10\);

-- Location: FF_X11_Y10_N3
\comp_mesure_temperature|temperature3_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature2_1_0_11__g3\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_10\);

-- Location: LCCOMB_X12_Y10_N14
\ladder_fpga_mux_statusin_3_3_a_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(10) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & ((!\comp_mesure_temperature|temperature3_10\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (!\comp_mesure_temperature|temperature2_10\)))) # (!ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_status_count_integer(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_mesure_temperature|temperature2_10\,
	datad => \comp_mesure_temperature|temperature3_10\,
	combout => ladder_fpga_mux_statusin_3_3_a(10));

-- Location: LCCOMB_X11_Y10_N8
\comp_mesure_temperature|cnt_RNIKDHH_13_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_1_0_10__g3\ = (\comp_mesure_temperature|cnt\(13)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(13),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature1_1_0_10__g3\);

-- Location: FF_X12_Y10_N25
\comp_mesure_temperature|temperature1_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature1_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_10\);

-- Location: LCCOMB_X9_Y10_N4
\comp_mesure_temperature|cnt_RNIIBHH_11_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_10__g3\ = (\comp_mesure_temperature|cnt\(11)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(11),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_10__g3\);

-- Location: FF_X10_Y10_N21
\comp_mesure_temperature|temperature0_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_10\);

-- Location: LCCOMB_X12_Y10_N24
\ladder_fpga_mux_statusin_3_3_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(10) = (ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_statusin_3_3_a(10))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(10) & ((\comp_mesure_temperature|temperature0_10\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(10) & (\comp_mesure_temperature|temperature1_10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_3_a(10),
	datac => \comp_mesure_temperature|temperature1_10\,
	datad => \comp_mesure_temperature|temperature0_10\,
	combout => ladder_fpga_mux_statusin_3_3(10));

-- Location: FF_X11_Y11_N19
\ladder_fpga_mux_statusout_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_7\,
	asdata => ladder_fpga_mux_statusin_3_3(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(10));

-- Location: FF_X12_Y12_N29
\ladder_fpga_mux_dataout_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[10]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(10),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(10));

-- Location: LCCOMB_X9_Y12_N16
\ladder_fpga_mux_dataout[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[9]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \ladder_fpga_mux_dataout[9]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N8
ladder_fpga_nbr_hold_c1 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c1_combout = (ladder_fpga_nbr_hold(1) & (!ladder_fpga_nbr_hold_c0_cout)) # (!ladder_fpga_nbr_hold(1) & ((ladder_fpga_nbr_hold_c0_cout) # (GND)))
-- ladder_fpga_nbr_hold_c1_cout = CARRY((!ladder_fpga_nbr_hold_c0_cout) # (!ladder_fpga_nbr_hold(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(1),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c0_cout,
	combout => ladder_fpga_nbr_hold_c1_combout,
	cout => ladder_fpga_nbr_hold_c1_cout);

-- Location: FF_X10_Y4_N9
\ladder_fpga_nbr_hold_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c1_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(1));

-- Location: LCCOMB_X10_Y4_N14
ladder_fpga_nbr_hold_c4 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c4_combout = (ladder_fpga_nbr_hold(4) & (ladder_fpga_nbr_hold_c3_cout $ (GND))) # (!ladder_fpga_nbr_hold(4) & (!ladder_fpga_nbr_hold_c3_cout & VCC))
-- ladder_fpga_nbr_hold_c4_cout = CARRY((ladder_fpga_nbr_hold(4) & !ladder_fpga_nbr_hold_c3_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(4),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c3_cout,
	combout => ladder_fpga_nbr_hold_c4_combout,
	cout => ladder_fpga_nbr_hold_c4_cout);

-- Location: FF_X10_Y4_N15
\ladder_fpga_nbr_hold_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c4_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(4));

-- Location: LCCOMB_X10_Y4_N16
ladder_fpga_nbr_hold_c5 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c5_combout = (ladder_fpga_nbr_hold(5) & (!ladder_fpga_nbr_hold_c4_cout)) # (!ladder_fpga_nbr_hold(5) & ((ladder_fpga_nbr_hold_c4_cout) # (GND)))
-- ladder_fpga_nbr_hold_c5_cout = CARRY((!ladder_fpga_nbr_hold_c4_cout) # (!ladder_fpga_nbr_hold(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(5),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c4_cout,
	combout => ladder_fpga_nbr_hold_c5_combout,
	cout => ladder_fpga_nbr_hold_c5_cout);

-- Location: FF_X10_Y4_N17
\ladder_fpga_nbr_hold_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c5_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(5));

-- Location: LCCOMB_X10_Y4_N18
ladder_fpga_nbr_hold_c6 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c6_combout = (ladder_fpga_nbr_hold(6) & (ladder_fpga_nbr_hold_c5_cout $ (GND))) # (!ladder_fpga_nbr_hold(6) & (!ladder_fpga_nbr_hold_c5_cout & VCC))
-- ladder_fpga_nbr_hold_c6_cout = CARRY((ladder_fpga_nbr_hold(6) & !ladder_fpga_nbr_hold_c5_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(6),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c5_cout,
	combout => ladder_fpga_nbr_hold_c6_combout,
	cout => ladder_fpga_nbr_hold_c6_cout);

-- Location: FF_X10_Y4_N19
\ladder_fpga_nbr_hold_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c6_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(6));

-- Location: LCCOMB_X10_Y4_N20
ladder_fpga_nbr_hold_c7 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c7_combout = (ladder_fpga_nbr_hold(7) & (!ladder_fpga_nbr_hold_c6_cout)) # (!ladder_fpga_nbr_hold(7) & ((ladder_fpga_nbr_hold_c6_cout) # (GND)))
-- ladder_fpga_nbr_hold_c7_cout = CARRY((!ladder_fpga_nbr_hold_c6_cout) # (!ladder_fpga_nbr_hold(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_hold(7),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c6_cout,
	combout => ladder_fpga_nbr_hold_c7_combout,
	cout => ladder_fpga_nbr_hold_c7_cout);

-- Location: FF_X10_Y4_N21
\ladder_fpga_nbr_hold_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c7_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(7));

-- Location: LCCOMB_X10_Y4_N22
ladder_fpga_nbr_hold_c8 : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_nbr_hold_c8_combout = (ladder_fpga_nbr_hold(8) & (ladder_fpga_nbr_hold_c7_cout $ (GND))) # (!ladder_fpga_nbr_hold(8) & (!ladder_fpga_nbr_hold_c7_cout & VCC))
-- ladder_fpga_nbr_hold_c8_cout = CARRY((ladder_fpga_nbr_hold(8) & !ladder_fpga_nbr_hold_c7_cout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_hold(8),
	datad => VCC,
	cin => ladder_fpga_nbr_hold_c7_cout,
	combout => ladder_fpga_nbr_hold_c8_combout,
	cout => ladder_fpga_nbr_hold_c8_cout);

-- Location: FF_X10_Y4_N25
\ladder_fpga_nbr_hold_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c9_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(9));

-- Location: LCCOMB_X10_Y11_N4
\ladder_fpga_mux_statusin_3_4_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(9) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(9))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(9),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(9),
	combout => ladder_fpga_mux_statusin_3_4(9));

-- Location: LCCOMB_X9_Y11_N16
\ladder_fpga_mux_statusin_3_6_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(9) = (!ladder_fpga_mux_status_count_integer(1) & ladder_fpga_mux_statusin_3_4(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_4(9),
	combout => ladder_fpga_mux_statusin_3_6(9));

-- Location: LCCOMB_X10_Y10_N6
\comp_mesure_temperature|cnt_RNIHAHH_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_9__g3\ = (\comp_mesure_temperature|cnt\(10)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(10),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_9__g3\);

-- Location: LCCOMB_X10_Y10_N2
\comp_mesure_temperature|temperature0_9~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_9~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_9__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_9__g3\,
	combout => \comp_mesure_temperature|temperature0_9~feeder_combout\);

-- Location: FF_X10_Y10_N3
\comp_mesure_temperature|temperature0_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_9~feeder_combout\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_9\);

-- Location: FF_X10_Y10_N9
\comp_mesure_temperature|temperature1_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_11__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_9\);

-- Location: FF_X11_Y10_N15
\comp_mesure_temperature|temperature2_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature1_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_9\);

-- Location: LCCOMB_X11_Y10_N14
\ladder_fpga_mux_statusin_3_3_a_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(9) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_9\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_9\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_9\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature2_9\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(9));

-- Location: LCCOMB_X10_Y10_N8
\ladder_fpga_mux_statusin_3_3_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(9) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(9))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(9) & (\comp_mesure_temperature|temperature0_9\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(9) & ((\comp_mesure_temperature|temperature1_9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature0_9\,
	datac => \comp_mesure_temperature|temperature1_9\,
	datad => ladder_fpga_mux_statusin_3_3_a(9),
	combout => ladder_fpga_mux_statusin_3_3(9));

-- Location: FF_X9_Y11_N17
\ladder_fpga_mux_statusout_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(9),
	asdata => ladder_fpga_mux_statusin_3_3(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(9));

-- Location: FF_X9_Y12_N17
\ladder_fpga_mux_dataout_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[9]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(9),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(9));

-- Location: LCCOMB_X12_Y12_N22
\ladder_fpga_mux_dataout[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[8]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \ladder_fpga_mux_dataout[8]~feeder_combout\);

-- Location: FF_X10_Y4_N23
\ladder_fpga_nbr_hold_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => holdin_echelle_c,
	d => ladder_fpga_nbr_hold_c8_combout,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_nbr_hold(8));

-- Location: LCCOMB_X10_Y11_N30
\ladder_fpga_mux_statusin_3_4_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(8) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(8))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_nbr_test(8),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(8),
	combout => ladder_fpga_mux_statusin_3_4(8));

-- Location: LCCOMB_X11_Y11_N10
\ladder_fpga_mux_statusin_3_6_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(8) = (ladder_fpga_mux_statusin_3_4(8) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_statusin_3_4(8),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(8));

-- Location: LCCOMB_X10_Y10_N0
\comp_mesure_temperature|cnt_RNI9MLB_9_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_8__g3\ = (\comp_mesure_temperature|cnt\(9)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(9),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_8__g3\);

-- Location: FF_X10_Y10_N11
\comp_mesure_temperature|temperature0_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_8__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_8\);

-- Location: FF_X12_Y10_N3
\comp_mesure_temperature|temperature1_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_8\);

-- Location: LCCOMB_X12_Y10_N2
\ladder_fpga_mux_statusin_3_3_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(8) = (ladder_fpga_mux_statusin_3_3_a(8) & (\comp_mesure_temperature|temperature0_8\ & ((!ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(8) & (((\comp_mesure_temperature|temperature1_8\) # 
-- (ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(8),
	datab => \comp_mesure_temperature|temperature0_8\,
	datac => \comp_mesure_temperature|temperature1_8\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(8));

-- Location: FF_X11_Y11_N11
\ladder_fpga_mux_statusout_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(8),
	asdata => ladder_fpga_mux_statusin_3_3(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(8));

-- Location: FF_X12_Y12_N23
\ladder_fpga_mux_dataout_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[8]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(8),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(8));

-- Location: LCCOMB_X12_Y12_N12
\ladder_fpga_mux_dataout[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[7]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \ladder_fpga_mux_dataout[7]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N0
\ladder_fpga_mux_statusin_3_6_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(7) = (ladder_fpga_mux_statusin_3_4(7) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(7),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(7));

-- Location: LCCOMB_X10_Y10_N16
\comp_mesure_temperature|temperature1_7~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature1_7~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_9__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_9__g3\,
	combout => \comp_mesure_temperature|temperature1_7~feeder_combout\);

-- Location: FF_X10_Y10_N17
\comp_mesure_temperature|temperature1_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature1_7~feeder_combout\,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_7\);

-- Location: LCCOMB_X9_Y10_N26
\comp_mesure_temperature|cnt_RNI8LLB_8_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_7__g3\ = (\comp_mesure_temperature|cnt\(8)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(8),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_7__g3\);

-- Location: FF_X10_Y10_N15
\comp_mesure_temperature|temperature0_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_7__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_7\);

-- Location: LCCOMB_X11_Y10_N6
\comp_mesure_temperature|temperature3_7~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_7~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_11__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_11__g3\,
	combout => \comp_mesure_temperature|temperature3_7~feeder_combout\);

-- Location: FF_X11_Y10_N7
\comp_mesure_temperature|temperature3_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_7~feeder_combout\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_7\);

-- Location: FF_X12_Y10_N5
\comp_mesure_temperature|temperature2_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_10__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_7\);

-- Location: LCCOMB_X12_Y10_N16
\ladder_fpga_mux_statusin_3_3_a_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(7) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_7\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_7\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature3_7\,
	datac => \comp_mesure_temperature|temperature2_7\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(7));

-- Location: LCCOMB_X10_Y10_N14
\ladder_fpga_mux_statusin_3_3_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(7) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(7))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(7) & ((\comp_mesure_temperature|temperature0_7\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(7) & (\comp_mesure_temperature|temperature1_7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature1_7\,
	datac => \comp_mesure_temperature|temperature0_7\,
	datad => ladder_fpga_mux_statusin_3_3_a(7),
	combout => ladder_fpga_mux_statusin_3_3(7));

-- Location: FF_X11_Y11_N1
\ladder_fpga_mux_statusout_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(7),
	asdata => ladder_fpga_mux_statusin_3_3(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(7));

-- Location: FF_X12_Y12_N13
\ladder_fpga_mux_dataout_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[7]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(7),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(7));

-- Location: LCCOMB_X9_Y12_N10
\ladder_fpga_mux_dataout[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[6]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \ladder_fpga_mux_dataout[6]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N14
\ladder_fpga_mux_statusin_3_4_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_4(6) = (ladder_fpga_mux_status_count_integer(0) & (ladder_fpga_nbr_test(6))) # (!ladder_fpga_mux_status_count_integer(0) & ((ladder_fpga_nbr_hold(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_nbr_test(6),
	datac => ladder_fpga_mux_status_count_integer(0),
	datad => ladder_fpga_nbr_hold(6),
	combout => ladder_fpga_mux_statusin_3_4(6));

-- Location: LCCOMB_X9_Y11_N30
\ladder_fpga_mux_statusin_3_6_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(6) = (ladder_fpga_mux_statusin_3_4(6) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_mux_statusin_3_4(6),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(6));

-- Location: FF_X11_Y10_N5
\comp_mesure_temperature|temperature2_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_9__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_6\);

-- Location: LCCOMB_X11_Y10_N4
\ladder_fpga_mux_statusin_3_3_a_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(6) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_6\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_6\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_6\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature2_6\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(6));

-- Location: FF_X10_Y10_N13
\comp_mesure_temperature|temperature1_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_8__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_6\);

-- Location: LCCOMB_X9_Y10_N14
\comp_mesure_temperature|cnt_RNI7KLB_7_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_6__g3\ = (\comp_mesure_temperature|cnt\(7)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(7),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_6__g3\);

-- Location: LCCOMB_X10_Y10_N24
\comp_mesure_temperature|temperature0_6~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_6~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_6__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_6__g3\,
	combout => \comp_mesure_temperature|temperature0_6~feeder_combout\);

-- Location: FF_X10_Y10_N25
\comp_mesure_temperature|temperature0_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_6~feeder_combout\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_6\);

-- Location: LCCOMB_X10_Y10_N12
\ladder_fpga_mux_statusin_3_3_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(6) = (ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_statusin_3_3_a(6))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(6) & ((\comp_mesure_temperature|temperature0_6\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(6) & (\comp_mesure_temperature|temperature1_6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_statusin_3_3_a(6),
	datac => \comp_mesure_temperature|temperature1_6\,
	datad => \comp_mesure_temperature|temperature0_6\,
	combout => ladder_fpga_mux_statusin_3_3(6));

-- Location: FF_X9_Y11_N31
\ladder_fpga_mux_statusout_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(6),
	asdata => ladder_fpga_mux_statusin_3_3(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(6));

-- Location: FF_X9_Y12_N11
\ladder_fpga_mux_dataout_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[6]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(6),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(6));

-- Location: LCCOMB_X12_Y12_N18
\ladder_fpga_mux_dataout[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[5]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \ladder_fpga_mux_dataout[5]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N20
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_2\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(5) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(5),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_2\);

-- Location: LCCOMB_X9_Y10_N18
\comp_mesure_temperature|cnt_RNI6JLB_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_5__g3\ = (\comp_mesure_temperature|cnt\(6)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(6),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_5__g3\);

-- Location: FF_X10_Y10_N31
\comp_mesure_temperature|temperature0_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_5__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_5\);

-- Location: FF_X12_Y10_N11
\comp_mesure_temperature|temperature1_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_7__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_5\);

-- Location: LCCOMB_X12_Y10_N10
\ladder_fpga_mux_statusin_3_3_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(5) = (ladder_fpga_mux_statusin_3_3_a(5) & (\comp_mesure_temperature|temperature0_5\ & ((!ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(5) & (((\comp_mesure_temperature|temperature1_5\) # 
-- (ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_3_a(5),
	datab => \comp_mesure_temperature|temperature0_5\,
	datac => \comp_mesure_temperature|temperature1_5\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(5));

-- Location: FF_X11_Y11_N21
\ladder_fpga_mux_statusout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_2\,
	asdata => ladder_fpga_mux_statusin_3_3(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(5));

-- Location: FF_X12_Y12_N19
\ladder_fpga_mux_dataout_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[5]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(5),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(5));

-- Location: LCCOMB_X9_Y12_N26
\ladder_fpga_mux_dataout[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[4]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \ladder_fpga_mux_dataout[4]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N28
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_1\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(4) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(4),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_1\);

-- Location: LCCOMB_X9_Y10_N10
\comp_mesure_temperature|cnt_RNI5ILB_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_4__g3\ = (\comp_mesure_temperature|cnt\(5)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comp_mesure_temperature|cnt\(5),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_4__g3\);

-- Location: FF_X10_Y10_N23
\comp_mesure_temperature|temperature0_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_4__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_4\);

-- Location: FF_X12_Y10_N1
\comp_mesure_temperature|temperature1_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_6__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_4\);

-- Location: FF_X11_Y10_N21
\comp_mesure_temperature|temperature3_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_8__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_4\);

-- Location: FF_X12_Y10_N13
\comp_mesure_temperature|temperature2_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_7__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_4\);

-- Location: LCCOMB_X12_Y10_N12
\ladder_fpga_mux_statusin_3_3_a_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(4) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_4\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_4\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature3_4\,
	datac => \comp_mesure_temperature|temperature2_4\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(4));

-- Location: LCCOMB_X12_Y10_N0
\ladder_fpga_mux_statusin_3_3_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(4) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(4))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(4) & (\comp_mesure_temperature|temperature0_4\)) # 
-- (!ladder_fpga_mux_statusin_3_3_a(4) & ((\comp_mesure_temperature|temperature1_4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => \comp_mesure_temperature|temperature0_4\,
	datac => \comp_mesure_temperature|temperature1_4\,
	datad => ladder_fpga_mux_statusin_3_3_a(4),
	combout => ladder_fpga_mux_statusin_3_3(4));

-- Location: FF_X9_Y11_N29
\ladder_fpga_mux_statusout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_1\,
	asdata => ladder_fpga_mux_statusin_3_3(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(4));

-- Location: FF_X9_Y12_N27
\ladder_fpga_mux_dataout_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[4]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(4),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(4));

-- Location: LCCOMB_X9_Y12_N12
\ladder_fpga_mux_dataout[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[3]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \ladder_fpga_mux_dataout[3]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(3) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_4\(3),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_0\);

-- Location: FF_X12_Y10_N21
\comp_mesure_temperature|temperature2_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_6__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_3\);

-- Location: FF_X11_Y10_N29
\comp_mesure_temperature|temperature3_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_7__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_3\);

-- Location: LCCOMB_X12_Y10_N20
\ladder_fpga_mux_statusin_3_3_a_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(3) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & ((!\comp_mesure_temperature|temperature3_3\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (!\comp_mesure_temperature|temperature2_3\)))) # (!ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_status_count_integer(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_mesure_temperature|temperature2_3\,
	datad => \comp_mesure_temperature|temperature3_3\,
	combout => ladder_fpga_mux_statusin_3_3_a(3));

-- Location: FF_X12_Y10_N31
\comp_mesure_temperature|temperature1_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_5__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_3\);

-- Location: LCCOMB_X12_Y10_N30
\ladder_fpga_mux_statusin_3_3_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(3) = (ladder_fpga_mux_statusin_3_3_a(3) & (\comp_mesure_temperature|temperature0_3\ & ((!ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(3) & (((\comp_mesure_temperature|temperature1_3\) # 
-- (ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_3\,
	datab => ladder_fpga_mux_statusin_3_3_a(3),
	datac => \comp_mesure_temperature|temperature1_3\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(3));

-- Location: FF_X9_Y11_N1
\ladder_fpga_mux_statusout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_mux_statusin_3_6_0\,
	asdata => ladder_fpga_mux_statusin_3_3(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(3));

-- Location: FF_X9_Y12_N13
\ladder_fpga_mux_dataout_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[3]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(3),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(3));

-- Location: LCCOMB_X9_Y12_N24
\ladder_fpga_mux_dataout[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[2]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \ladder_fpga_mux_dataout[2]~feeder_combout\);

-- Location: LCCOMB_X9_Y11_N8
\ladder_fpga_mux_statusin_3_6_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(2) = (ladder_fpga_mux_statusin_3_4(2) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(2),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(2));

-- Location: FF_X8_Y10_N17
\comp_mesure_temperature|cnt_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c3_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(3));

-- Location: LCCOMB_X9_Y10_N16
\comp_mesure_temperature|cnt_RNI3GLB_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_2__g3\ = (\comp_mesure_temperature|cnt\(3)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(3),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_2__g3\);

-- Location: FF_X10_Y10_N1
\comp_mesure_temperature|temperature0_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_2__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_2\);

-- Location: FF_X12_Y10_N29
\comp_mesure_temperature|temperature2_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_5__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_2\);

-- Location: LCCOMB_X11_Y10_N18
\comp_mesure_temperature|temperature3_2~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature3_2~feeder_combout\ = \comp_mesure_temperature|temperature0_1_0_6__g3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|temperature0_1_0_6__g3\,
	combout => \comp_mesure_temperature|temperature3_2~feeder_combout\);

-- Location: FF_X11_Y10_N19
\comp_mesure_temperature|temperature3_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature3_2~feeder_combout\,
	ena => \comp_mesure_temperature|temperature3_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature3_2\);

-- Location: LCCOMB_X12_Y10_N28
\ladder_fpga_mux_statusin_3_3_a_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(2) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & ((!\comp_mesure_temperature|temperature3_2\))) # (!ladder_fpga_mux_status_count_integer(0) & 
-- (!\comp_mesure_temperature|temperature2_2\)))) # (!ladder_fpga_mux_status_count_integer(1) & (!ladder_fpga_mux_status_count_integer(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_status_count_integer(1),
	datab => ladder_fpga_mux_status_count_integer(0),
	datac => \comp_mesure_temperature|temperature2_2\,
	datad => \comp_mesure_temperature|temperature3_2\,
	combout => ladder_fpga_mux_statusin_3_3_a(2));

-- Location: LCCOMB_X10_Y10_N28
\ladder_fpga_mux_statusin_3_3_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(2) = (ladder_fpga_mux_statusin_3_3_a(2) & (((\comp_mesure_temperature|temperature0_2\ & !ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(2) & ((\comp_mesure_temperature|temperature1_2\) # 
-- ((ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_2\,
	datab => \comp_mesure_temperature|temperature0_2\,
	datac => ladder_fpga_mux_statusin_3_3_a(2),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(2));

-- Location: FF_X9_Y11_N9
\ladder_fpga_mux_statusout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(2),
	asdata => ladder_fpga_mux_statusin_3_3(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(2));

-- Location: FF_X9_Y12_N25
\ladder_fpga_mux_dataout_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[2]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(2),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(2));

-- Location: LCCOMB_X12_Y12_N24
\ladder_fpga_mux_dataout[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[1]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \ladder_fpga_mux_dataout[1]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N22
\ladder_fpga_mux_statusin_3_6_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(1) = (ladder_fpga_mux_statusin_3_4(1) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(1),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(1));

-- Location: FF_X8_Y10_N15
\comp_mesure_temperature|cnt_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|cnt_c2_combout\,
	clrn => \G_629~clkctrl_outclk\,
	sclr => \comp_mesure_temperature|ALT_INV_un1_cnt_0_sqmuxa_i_i_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|cnt\(2));

-- Location: LCCOMB_X11_Y9_N6
\comp_mesure_temperature|temperature0_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_1__g3\ = (\comp_mesure_temperature|cnt\(2)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comp_mesure_temperature|cnt\(2),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_1__g3\);

-- Location: FF_X11_Y9_N7
\comp_mesure_temperature|temperature0_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature0_1_0_1__g3\,
	ena => \comp_mesure_temperature|temperature0_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature0_1\);

-- Location: FF_X11_Y10_N31
\comp_mesure_temperature|temperature2_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_4__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_1\);

-- Location: LCCOMB_X11_Y10_N30
\ladder_fpga_mux_statusin_3_3_a_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(1) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_1\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_1\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_1\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature2_1\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(1));

-- Location: LCCOMB_X11_Y9_N12
\ladder_fpga_mux_statusin_3_3_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(1) = (ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_statusin_3_3_a(1))))) # (!ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_statusin_3_3_a(1) & ((\comp_mesure_temperature|temperature0_1\))) # 
-- (!ladder_fpga_mux_statusin_3_3_a(1) & (\comp_mesure_temperature|temperature1_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature1_1\,
	datab => \comp_mesure_temperature|temperature0_1\,
	datac => ladder_fpga_mux_status_count_integer(1),
	datad => ladder_fpga_mux_statusin_3_3_a(1),
	combout => ladder_fpga_mux_statusin_3_3(1));

-- Location: FF_X11_Y11_N23
\ladder_fpga_mux_statusout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(1),
	asdata => ladder_fpga_mux_statusin_3_3(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(1));

-- Location: FF_X12_Y12_N25
\ladder_fpga_mux_dataout_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[1]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(1),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(1));

-- Location: LCCOMB_X12_Y12_N20
\ladder_fpga_mux_dataout[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_mux_dataout[0]~feeder_combout\ = \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mega_func_fifo21x32_cycloneIII|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \ladder_fpga_mux_dataout[0]~feeder_combout\);

-- Location: LCCOMB_X11_Y11_N24
\ladder_fpga_mux_statusin_3_6_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_6(0) = (ladder_fpga_mux_statusin_3_4(0) & !ladder_fpga_mux_status_count_integer(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_mux_statusin_3_4(0),
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_6(0));

-- Location: LCCOMB_X11_Y10_N22
\comp_mesure_temperature|cnt_RNI4HLB_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature0_1_0_3__g3\ = (\comp_mesure_temperature|cnt\(4)) # (\comp_mesure_temperature|sTemp_in\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|cnt\(4),
	datad => \comp_mesure_temperature|sTemp_in\,
	combout => \comp_mesure_temperature|temperature0_1_0_3__g3\);

-- Location: FF_X11_Y10_N25
\comp_mesure_temperature|temperature2_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_3__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature2_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature2_0\);

-- Location: LCCOMB_X11_Y10_N24
\ladder_fpga_mux_statusin_3_3_a_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3_a(0) = (ladder_fpga_mux_status_count_integer(1) & ((ladder_fpga_mux_status_count_integer(0) & (!\comp_mesure_temperature|temperature3_0\)) # (!ladder_fpga_mux_status_count_integer(0) & 
-- ((!\comp_mesure_temperature|temperature2_0\))))) # (!ladder_fpga_mux_status_count_integer(1) & (((!ladder_fpga_mux_status_count_integer(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature3_0\,
	datab => ladder_fpga_mux_status_count_integer(1),
	datac => \comp_mesure_temperature|temperature2_0\,
	datad => ladder_fpga_mux_status_count_integer(0),
	combout => ladder_fpga_mux_statusin_3_3_a(0));

-- Location: FF_X10_Y10_N5
\comp_mesure_temperature|temperature1_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \comp_mesure_temperature|temperature0_1_0_2__g3\,
	sload => VCC,
	ena => \comp_mesure_temperature|temperature1_1_0_0__g0_i_o4_i\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature1_0\);

-- Location: LCCOMB_X10_Y10_N4
\ladder_fpga_mux_statusin_3_3_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_mux_statusin_3_3(0) = (ladder_fpga_mux_statusin_3_3_a(0) & (\comp_mesure_temperature|temperature0_0\ & ((!ladder_fpga_mux_status_count_integer(1))))) # (!ladder_fpga_mux_statusin_3_3_a(0) & (((\comp_mesure_temperature|temperature1_0\) # 
-- (ladder_fpga_mux_status_count_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|temperature0_0\,
	datab => ladder_fpga_mux_statusin_3_3_a(0),
	datac => \comp_mesure_temperature|temperature1_0\,
	datad => ladder_fpga_mux_status_count_integer(1),
	combout => ladder_fpga_mux_statusin_3_3(0));

-- Location: FF_X11_Y11_N25
\ladder_fpga_mux_statusout_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => ladder_fpga_mux_statusin_3_6(0),
	asdata => ladder_fpga_mux_statusin_3_3(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_mux_status_count_integer(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_statusout(0));

-- Location: FF_X12_Y12_N21
\ladder_fpga_mux_dataout_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ladder_fpga_mux_dataout[0]~feeder_combout\,
	asdata => ladder_fpga_mux_statusout(0),
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => ALT_INV_ladder_fpga_fifo21_empty_pipe,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_mux_dataout(0));

-- Location: LCCOMB_X21_Y14_N28
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_CONFIG|a_7_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y14_N29
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\);

-- Location: LCCOMB_X22_Y4_N0
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y4_N1
\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_653\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\);

-- Location: LCCOMB_X15_Y7_N10
\ladder_fpga_level_shifter_dac_state_RNO_6_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_864_i_0_g0 = (!\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\) # (!ladder_fpga_level_shifter_dac_state_ip(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(0),
	datac => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\,
	combout => N_864_i_0_g0);

-- Location: LCCOMB_X15_Y7_N28
\ladder_fpga_level_shifter_dac_state_RNO_5_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_866_i_0_g0 = ((ladder_fpga_level_shifter_dac_state_ip(5) & !\ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\)) # (!ladder_fpga_level_shifter_dac_state(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ladder_fpga_level_shifter_dac_state(6),
	datac => ladder_fpga_level_shifter_dac_state_ip(5),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\,
	combout => N_866_i_0_g0);

-- Location: FF_X15_Y7_N29
\ladder_fpga_level_shifter_dac_state_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_866_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(5));

-- Location: LCCOMB_X15_Y7_N22
un1_ladder_fpga_level_shifter_dac_state_4_0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- un1_ladder_fpga_level_shifter_dac_state_4_0 = (!ladder_fpga_level_shifter_dac_state_ip(4) & (ladder_fpga_level_shifter_dac_state(6) & ((\ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\) # 
-- (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\,
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state(6),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\,
	combout => un1_ladder_fpga_level_shifter_dac_state_4_0);

-- Location: LCCOMB_X16_Y7_N30
\level_shifter_dac_load_indice_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n2_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice(2) $ (((level_shifter_dac_load_indice(1) & !level_shifter_dac_load_indice_c0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => level_shifter_dac_load_indice_c0,
	datac => level_shifter_dac_load_indice(2),
	datad => un1_ladder_fpga_level_shifter_dac_state_4_0,
	combout => level_shifter_dac_load_indice_n2_i_i_0_g0);

-- Location: FF_X16_Y7_N31
\level_shifter_dac_load_indice_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n2_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice(2));

-- Location: LCCOMB_X16_Y7_N26
level_shifter_dac_load_indice_295_1_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_295_1 = (level_shifter_dac_load_indice_c0) # ((!level_shifter_dac_load_indice(1)) # (!level_shifter_dac_load_indice(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => level_shifter_dac_load_indice_c0,
	datac => level_shifter_dac_load_indice(2),
	datad => level_shifter_dac_load_indice(1),
	combout => level_shifter_dac_load_indice_295_1);

-- Location: LCCOMB_X16_Y7_N20
\level_shifter_dac_load_indice_RNO_3_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n3_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice(3) $ (!level_shifter_dac_load_indice_295_1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => un1_ladder_fpga_level_shifter_dac_state_4_0,
	datac => level_shifter_dac_load_indice(3),
	datad => level_shifter_dac_load_indice_295_1,
	combout => level_shifter_dac_load_indice_n3_i_i_0_g0);

-- Location: FF_X16_Y7_N21
\level_shifter_dac_load_indice_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n3_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice(3));

-- Location: LCCOMB_X16_Y7_N24
\ladder_fpga_level_shifter_dac_state_RNO_0_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1\ = (level_shifter_dac_load_indice(2) & level_shifter_dac_load_indice(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => level_shifter_dac_load_indice(2),
	datad => level_shifter_dac_load_indice(3),
	combout => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1\);

-- Location: LCCOMB_X15_Y7_N4
\ladder_fpga_level_shifter_dac_state_RNO_4_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\ = (level_shifter_dac_load_indice(0) & (ladder_fpga_level_shifter_dac_state_ip(5) & (level_shifter_dac_load_indice(1) & \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(0),
	datab => ladder_fpga_level_shifter_dac_state_ip(5),
	datac => level_shifter_dac_load_indice(1),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1_1\,
	combout => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\);

-- Location: FF_X15_Y7_N5
\ladder_fpga_level_shifter_dac_state_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ladder_fpga_level_shifter_dac_state_ns_a3_0_2__g0\,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(4));

-- Location: LCCOMB_X15_Y7_N30
ladder_fpga_level_shifter_dac_state_illegal_2_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_illegal_2 = (ladder_fpga_level_shifter_dac_state_ip(3) & (((ladder_fpga_level_shifter_dac_state_ip(4)) # (ladder_fpga_level_shifter_dac_state_ip(5))) # (!ladder_fpga_level_shifter_dac_state(6)))) # 
-- (!ladder_fpga_level_shifter_dac_state_ip(3) & (ladder_fpga_level_shifter_dac_state_ip(4) & ((ladder_fpga_level_shifter_dac_state_ip(5)) # (!ladder_fpga_level_shifter_dac_state(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(3),
	datab => ladder_fpga_level_shifter_dac_state(6),
	datac => ladder_fpga_level_shifter_dac_state_ip(4),
	datad => ladder_fpga_level_shifter_dac_state_ip(5),
	combout => ladder_fpga_level_shifter_dac_state_illegal_2);

-- Location: FF_X15_Y7_N19
\ladder_fpga_level_shifter_dac_state_3_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => ladder_fpga_level_shifter_dac_state_ip(4),
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(3));

-- Location: LCCOMB_X15_Y7_N18
ladder_fpga_level_shifter_dac_state_119_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_119 = (ladder_fpga_level_shifter_dac_state_ip(5)) # ((ladder_fpga_level_shifter_dac_state_ip(4)) # ((ladder_fpga_level_shifter_dac_state_ip(3)) # (!ladder_fpga_level_shifter_dac_state(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(5),
	datab => ladder_fpga_level_shifter_dac_state_ip(4),
	datac => ladder_fpga_level_shifter_dac_state_ip(3),
	datad => ladder_fpga_level_shifter_dac_state(6),
	combout => ladder_fpga_level_shifter_dac_state_119);

-- Location: LCCOMB_X15_Y7_N20
\ladder_fpga_level_shifter_dac_state_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_874_i_0_g0 = (!\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\ & ((ladder_fpga_level_shifter_dac_state_ip(1)) # (ladder_fpga_level_shifter_dac_state_ip(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(1),
	datac => ladder_fpga_level_shifter_dac_state_ip(0),
	datad => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\,
	combout => N_874_i_0_g0);

-- Location: FF_X15_Y7_N21
\ladder_fpga_level_shifter_dac_state_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_874_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(0));

-- Location: LCCOMB_X15_Y7_N0
ladder_fpga_level_shifter_dac_state_illegal_a_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_illegal_a = (ladder_fpga_level_shifter_dac_state_ip(1) & (!ladder_fpga_level_shifter_dac_state_119 & (!ladder_fpga_level_shifter_dac_state_ip(0) & !ladder_fpga_level_shifter_dac_state_ip(2)))) # 
-- (!ladder_fpga_level_shifter_dac_state_ip(1) & ((ladder_fpga_level_shifter_dac_state_119 & (!ladder_fpga_level_shifter_dac_state_ip(0) & !ladder_fpga_level_shifter_dac_state_ip(2))) # (!ladder_fpga_level_shifter_dac_state_119 & 
-- (ladder_fpga_level_shifter_dac_state_ip(0) $ (ladder_fpga_level_shifter_dac_state_ip(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(1),
	datab => ladder_fpga_level_shifter_dac_state_119,
	datac => ladder_fpga_level_shifter_dac_state_ip(0),
	datad => ladder_fpga_level_shifter_dac_state_ip(2),
	combout => ladder_fpga_level_shifter_dac_state_illegal_a);

-- Location: LCCOMB_X15_Y7_N8
ladder_fpga_level_shifter_dac_state_illegal_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- N_805_ip = (ladder_fpga_level_shifter_dac_state_illegal_2) # (((ladder_fpga_level_shifter_dac_state_ip(5) & !ladder_fpga_level_shifter_dac_state(6))) # (!ladder_fpga_level_shifter_dac_state_illegal_a))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(5),
	datab => ladder_fpga_level_shifter_dac_state(6),
	datac => ladder_fpga_level_shifter_dac_state_illegal_2,
	datad => ladder_fpga_level_shifter_dac_state_illegal_a,
	combout => N_805_ip);

-- Location: FF_X15_Y7_N9
ladder_fpga_level_shifter_dac_state_illegalpipe1_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_805_ip,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_illegalpipe1);

-- Location: FF_X15_Y7_N3
ladder_fpga_level_shifter_dac_state_illegalpipe2_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => ladder_fpga_level_shifter_dac_state_illegalpipe1,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_illegalpipe2);

-- Location: LCCOMB_X15_Y7_N2
ladder_fpga_level_shifter_dac_state_129_x : cycloneiii_lcell_comb
-- Equation(s):
-- ladder_fpga_level_shifter_dac_state_129_x_i = (!ladder_fpga_level_shifter_dac_state_illegalpipe2 & reset_n_c)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ladder_fpga_level_shifter_dac_state_illegalpipe2,
	datad => reset_n_c,
	combout => ladder_fpga_level_shifter_dac_state_129_x_i);

-- Location: FF_X15_Y7_N11
\ladder_fpga_level_shifter_dac_state_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_864_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state(6));

-- Location: LCCOMB_X15_Y7_N14
\level_shifter_dac_load_indice_RNO_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n0_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice(0) $ (((!ladder_fpga_level_shifter_dac_state_ip(4) & ladder_fpga_level_shifter_dac_state(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(4),
	datab => ladder_fpga_level_shifter_dac_state(6),
	datac => level_shifter_dac_load_indice(0),
	datad => un1_ladder_fpga_level_shifter_dac_state_4_0,
	combout => level_shifter_dac_load_indice_n0_i_i_0_g0);

-- Location: FF_X15_Y7_N15
\level_shifter_dac_load_indice_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n0_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice(0));

-- Location: LCCOMB_X15_Y7_N6
level_shifter_dac_load_indice_c0_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_c0 = ((ladder_fpga_level_shifter_dac_state_ip(4)) # (!level_shifter_dac_load_indice(0))) # (!ladder_fpga_level_shifter_dac_state(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state(6),
	datac => level_shifter_dac_load_indice(0),
	datad => ladder_fpga_level_shifter_dac_state_ip(4),
	combout => level_shifter_dac_load_indice_c0);

-- Location: LCCOMB_X16_Y7_N4
\level_shifter_dac_load_indice_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_load_indice_n1_i_i_0_g0 = (!un1_ladder_fpga_level_shifter_dac_state_4_0 & (level_shifter_dac_load_indice_c0 $ (!level_shifter_dac_load_indice(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => level_shifter_dac_load_indice_c0,
	datac => level_shifter_dac_load_indice(1),
	datad => un1_ladder_fpga_level_shifter_dac_state_4_0,
	combout => level_shifter_dac_load_indice_n1_i_i_0_g0);

-- Location: FF_X16_Y7_N5
\level_shifter_dac_load_indice_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => level_shifter_dac_load_indice_n1_i_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_load_indice(1));

-- Location: LCCOMB_X16_Y7_N18
\level_shifter_dac_load_indice_RNIQEFT1_0_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\ = (level_shifter_dac_load_indice(0) & (level_shifter_dac_load_indice(1) & (level_shifter_dac_load_indice(2) & level_shifter_dac_load_indice(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(0),
	datab => level_shifter_dac_load_indice(1),
	datac => level_shifter_dac_load_indice(2),
	datad => level_shifter_dac_load_indice(3),
	combout => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\);

-- Location: LCCOMB_X15_Y7_N24
\ladder_fpga_level_shifter_dac_state_RNO_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- N_871_i_0_g0 = (ladder_fpga_level_shifter_dac_state_ip(3)) # ((ladder_fpga_level_shifter_dac_state_ip(2) & !\ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(3),
	datac => ladder_fpga_level_shifter_dac_state_ip(2),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\,
	combout => N_871_i_0_g0);

-- Location: FF_X15_Y7_N25
\ladder_fpga_level_shifter_dac_state_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_871_i_0_g0,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(2));

-- Location: LCCOMB_X15_Y7_N12
\ladder_fpga_level_shifter_dac_state_RNIDBK1_2_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\ = (ladder_fpga_level_shifter_dac_state_ip(5)) # (ladder_fpga_level_shifter_dac_state_ip(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(5),
	datac => ladder_fpga_level_shifter_dac_state_ip(2),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\);

-- Location: FF_X14_Y7_N19
level_shifter_dac_sck_en_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_sn_m1\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	ena => ladder_fpga_level_shifter_dac_state(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_sck_en);

-- Location: CLKCTRL_G2
\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y7_N18
level_shifter_dac_sck_x_cZ : cycloneiii_lcell_comb
-- Equation(s):
-- level_shifter_dac_sck_x = (level_shifter_dac_sck_en & GLOBAL(\comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => level_shifter_dac_sck_en,
	datad => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	combout => level_shifter_dac_sck_x);

-- Location: LCCOMB_X16_Y8_N22
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_RNI4SAI\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\);

-- Location: FF_X16_Y8_N23
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_11_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_19_b_c|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(11));

-- Location: FF_X15_Y8_N5
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_18_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10));

-- Location: LCCOMB_X16_Y8_N0
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out~feeder_combout\);

-- Location: FF_X16_Y8_N1
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\);

-- Location: LCCOMB_X16_Y8_N10
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_RNI6A5P\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\ = (!\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\ & \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\);

-- Location: FF_X16_Y8_N11
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_17_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(9));

-- Location: FF_X15_Y8_N13
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_16_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8));

-- Location: LCCOMB_X15_Y8_N12
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ = (level_shifter_dac_load_indice(1) & ((level_shifter_dac_load_indice(0) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8)))) # (!level_shifter_dac_load_indice(0) & 
-- (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(9))))) # (!level_shifter_dac_load_indice(1) & (((!level_shifter_dac_load_indice(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(9),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(8),
	datad => level_shifter_dac_load_indice(0),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\);

-- Location: LCCOMB_X15_Y8_N4
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_9 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\ = (level_shifter_dac_load_indice(1) & (((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\)))) # (!level_shifter_dac_load_indice(1) & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(11))) # (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\ & 
-- ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(11),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(10),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9_a\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\);

-- Location: LCCOMB_X16_Y8_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_RNI2MBN\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\);

-- Location: FF_X16_Y8_N25
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_13_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(5));

-- Location: FF_X15_Y8_N29
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_12_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4));

-- Location: LCCOMB_X15_Y8_N28
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ = (level_shifter_dac_load_indice(1) & ((level_shifter_dac_load_indice(0) & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4)))) # (!level_shifter_dac_load_indice(0) & 
-- (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(5))))) # (!level_shifter_dac_load_indice(1) & (((!level_shifter_dac_load_indice(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(5),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(4),
	datad => level_shifter_dac_load_indice(0),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\);

-- Location: FF_X15_Y8_N1
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_6_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_14_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6));

-- Location: LCCOMB_X14_Y8_N14
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_RNI4G8O\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\);

-- Location: FF_X14_Y8_N15
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_7_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_15_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(7));

-- Location: LCCOMB_X15_Y8_N0
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\ = (level_shifter_dac_load_indice(1) & (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\)) # (!level_shifter_dac_load_indice(1) & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ & ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(7)))) # (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\ & 
-- (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(1),
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a\,
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(6),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b\(7),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\);

-- Location: LCCOMB_X15_Y8_N16
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\ = (level_shifter_dac_load_indice(3) & ((level_shifter_dac_load_indice(2) & (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\)) # (!level_shifter_dac_load_indice(2) & 
-- ((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\))))) # (!level_shifter_dac_load_indice(3) & (((!level_shifter_dac_load_indice(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_2\,
	datab => level_shifter_dac_load_indice(3),
	datac => level_shifter_dac_load_indice(2),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\);

-- Location: LCCOMB_X15_Y8_N30
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_12 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12\ = (level_shifter_dac_load_indice(3) & (((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\)))) # (!level_shifter_dac_load_indice(3) & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\ & (!level_shifter_dac_load_indice(0))) # (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\ & ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(0),
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_9\,
	datac => level_shifter_dac_load_indice(3),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12_a\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12\);

-- Location: LCCOMB_X15_Y8_N8
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_RNIE4KL\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\);

-- Location: FF_X15_Y8_N9
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_2_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(2));

-- Location: LCCOMB_X17_Y9_N24
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X17_Y9_N25
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_656\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\);

-- Location: LCCOMB_X16_Y8_N4
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_RNIMC7P\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\);

-- Location: FF_X16_Y8_N5
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_8_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(10));

-- Location: LCCOMB_X15_Y8_N20
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_4_x : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x\ = (level_shifter_dac_load_indice(3) & (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(2))) # (!level_shifter_dac_load_indice(3) & 
-- ((!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => level_shifter_dac_load_indice(3),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(2),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(10),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x\);

-- Location: LCCOMB_X15_Y8_N24
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_6 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\ = (level_shifter_dac_load_indice(2) & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x\)))) # (!level_shifter_dac_load_indice(2) & 
-- (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(6) & (level_shifter_dac_load_indice(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(6),
	datab => level_shifter_dac_load_indice(3),
	datac => level_shifter_dac_load_indice(2),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_4_x\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\);

-- Location: LCCOMB_X16_Y8_N12
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_RNIGUGM\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\);

-- Location: FF_X16_Y8_N13
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_4_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_2_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(4));

-- Location: LCCOMB_X16_Y8_N16
\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_RNIKIAO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_0_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\);

-- Location: FF_X16_Y8_N17
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_8_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_6_d_e|data_out_4\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(8));

-- Location: LCCOMB_X15_Y8_N14
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_3 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3\ = (level_shifter_dac_load_indice(2) & (((!level_shifter_dac_load_indice(3) & !\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(8))))) # (!level_shifter_dac_load_indice(2) & 
-- (((!level_shifter_dac_load_indice(3))) # (!\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(2),
	datab => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(4),
	datac => level_shifter_dac_load_indice(3),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(8),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3\);

-- Location: FF_X15_Y8_N3
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_5_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_3_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5));

-- Location: FF_X16_Y8_N7
\proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_9_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|a_7_d_e|data_out\,
	clrn => \reset_n_c~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9));

-- Location: LCCOMB_X15_Y8_N2
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_10 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10\ = (level_shifter_dac_load_indice(2) & (!level_shifter_dac_load_indice(3) & ((\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9))))) # (!level_shifter_dac_load_indice(2) & 
-- (level_shifter_dac_load_indice(3) & (\proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(2),
	datab => level_shifter_dac_load_indice(3),
	datac => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(5),
	datad => \proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\(9),
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10\);

-- Location: LCCOMB_X15_Y8_N18
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15_a : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\ = (level_shifter_dac_load_indice(0) & (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3\ & (level_shifter_dac_load_indice(1)))) # (!level_shifter_dac_load_indice(0) & 
-- (((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10\) # (!level_shifter_dac_load_indice(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => level_shifter_dac_load_indice(0),
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_3\,
	datac => level_shifter_dac_load_indice(1),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_10\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\);

-- Location: LCCOMB_X15_Y8_N26
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_15 : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15\ = (level_shifter_dac_load_indice(1) & (((!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\)))) # (!level_shifter_dac_load_indice(1) & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\ & (\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\)) # (!\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\ & 
-- ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13\,
	datab => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_6\,
	datac => level_shifter_dac_load_indice(1),
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15_a\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15\);

-- Location: LCCOMB_X15_Y7_N26
proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_3_u : cycloneiii_lcell_comb
-- Equation(s):
-- \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u\ = (ladder_fpga_level_shifter_dac_state_ip(2) & (((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12\)))) # (!ladder_fpga_level_shifter_dac_state_ip(2) & 
-- (ladder_fpga_level_shifter_dac_state_ip(5) & ((\proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(5),
	datab => ladder_fpga_level_shifter_dac_state_ip(2),
	datac => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_12\,
	datad => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_15\,
	combout => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u\);

-- Location: FF_X15_Y7_N27
level_shifter_dac_sdi_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[2]~clkctrl_outclk\,
	d => \proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_sdiz);

-- Location: LCCOMB_X15_Y7_N16
\ladder_fpga_level_shifter_dac_state_RNO_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\ = (ladder_fpga_level_shifter_dac_state_ip(2) & ((\ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\) # ((\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\ & ladder_fpga_level_shifter_dac_state_ip(1))))) # 
-- (!ladder_fpga_level_shifter_dac_state_ip(2) & (\COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\ & (ladder_fpga_level_shifter_dac_state_ip(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(2),
	datab => \COMP_LADDER_FPGA_SC_CONFIG|a_6_d_e|data_out\,
	datac => ladder_fpga_level_shifter_dac_state_ip(1),
	datad => \ladder_fpga_level_shifter_dac_state_ns_0_5__g1_1\,
	combout => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\);

-- Location: FF_X15_Y7_N17
\ladder_fpga_level_shifter_dac_state_1_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0\,
	clrn => ladder_fpga_level_shifter_dac_state_129_x_i,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_level_shifter_dac_state_ip(1));

-- Location: LCCOMB_X14_Y7_N20
level_shifter_dac_ld_cs_n_RNO : cycloneiii_lcell_comb
-- Equation(s):
-- N_893_i_0_g0 = (!ladder_fpga_level_shifter_dac_state_ip(0) & (!ladder_fpga_level_shifter_dac_state_ip(1) & !ladder_fpga_level_shifter_dac_state_ip(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_level_shifter_dac_state_ip(0),
	datab => ladder_fpga_level_shifter_dac_state_ip(1),
	datad => ladder_fpga_level_shifter_dac_state_ip(4),
	combout => N_893_i_0_g0);

-- Location: FF_X14_Y7_N21
level_shifter_dac_ld_cs_n_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => N_893_i_0_g0,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level_shifter_dac_ld_cs_nz);

-- Location: LCCOMB_X11_Y8_N2
\COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n_1_0_0_g0_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n_1_0_0_g0\ = (state_readout(3) & ((ladder_fpga_adc_bit_count_cs_integer(3)) # ((ladder_fpga_adc_bit_count_cs_integer(2)) # (ladder_fpga_adc_bit_count_cs_integer(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ladder_fpga_adc_bit_count_cs_integer(3),
	datab => ladder_fpga_adc_bit_count_cs_integer(2),
	datac => state_readout(3),
	datad => ladder_fpga_adc_bit_count_cs_integer(1),
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n_1_0_0_g0\);

-- Location: FF_X11_Y8_N3
ladder_fpga_adc_select_n_Z : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|ladder_fpga_adc_select_n_1_0_0_g0\,
	clrn => \reset_n_c~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ladder_fpga_adc_select_n);

-- Location: LCCOMB_X11_Y28_N26
\ladder_fpga_adc_select_n~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ladder_fpga_adc_select_n~_wirecell_combout\ = !ladder_fpga_adc_select_n

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => ladder_fpga_adc_select_n,
	combout => \ladder_fpga_adc_select_n~_wirecell_combout\);

-- Location: FF_X11_Y28_N27
\adc_cs_n_1_0_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ladder_fpga_adc_select_n~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => adc_cs_n_1(0));

-- Location: CLKCTRL_G1
\ladder_fpga_sc_tck_c~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ladder_fpga_sc_tck_c~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ladder_fpga_sc_tck_c~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y16_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N0
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_RNIIBNU\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\ = (\COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8) & ((\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\) # ((!\COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\ & 
-- \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COM_LADDER_SC_INSTRUC_REG|a_1_d_e|data_out\,
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present\(8),
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\,
	datad => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g2_1\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\);

-- Location: FF_X22_Y14_N1
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\);

-- Location: LCCOMB_X22_Y14_N22
\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_RNI68A51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\ = (!\COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\ & \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01\,
	datac => \COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x01_0_0_g0\,
	combout => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\);

-- Location: FF_X21_Y16_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\);

-- Location: FF_X24_Y16_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N14
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\);

-- Location: FF_X22_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\);

-- Location: LCCOMB_X21_Y16_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\);

-- Location: FF_X21_Y16_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\);

-- Location: FF_X22_Y16_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\);

-- Location: FF_X22_Y16_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\);

-- Location: FF_X21_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\);

-- Location: LCCOMB_X22_Y16_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y16_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\);

-- Location: LCCOMB_X22_Y16_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y16_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\);

-- Location: FF_X21_Y16_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\);

-- Location: FF_X22_Y16_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\);

-- Location: LCCOMB_X24_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y16_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\);

-- Location: LCCOMB_X21_Y16_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\);

-- Location: LCCOMB_X24_Y16_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un6_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un6_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_15_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un6_roboclock_adc_phase_in\);

-- Location: FF_X24_Y16_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\);

-- Location: LCCOMB_X22_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y16_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_14_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\);

-- Location: FF_X24_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\);

-- Location: LCCOMB_X26_Y16_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un17_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un17_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & 
-- !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_13_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un17_roboclock_adc_phase_in\);

-- Location: LCCOMB_X24_Y16_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y16_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_12_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\);

-- Location: LCCOMB_X24_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\);

-- Location: LCCOMB_X26_Y16_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un28_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un28_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & 
-- !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un28_roboclock_adc_phase_in\);

-- Location: FF_X24_Y16_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N20
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_10_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\);

-- Location: FF_X24_Y16_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N4
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N5
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\);

-- Location: LCCOMB_X24_Y16_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un39_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un39_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_9_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un39_roboclock_adc_phase_in\);

-- Location: FF_X24_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N26
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N27
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N23
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_8_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\);

-- Location: LCCOMB_X24_Y16_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y16_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\);

-- Location: LCCOMB_X24_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un50_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un50_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\ & \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_7_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un50_roboclock_adc_phase_in\);

-- Location: LCCOMB_X24_Y16_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out~feeder_combout\);

-- Location: FF_X24_Y16_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\);

-- Location: FF_X24_Y16_N21
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_6_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\);

-- Location: LCCOMB_X24_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y16_N1
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\);

-- Location: LCCOMB_X26_Y16_N14
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un61_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un61_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_5_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un61_roboclock_adc_phase_in\);

-- Location: FF_X24_Y16_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\);

-- Location: LCCOMB_X24_Y16_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X24_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_4_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\);

-- Location: FF_X24_Y16_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\);

-- Location: LCCOMB_X26_Y16_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\);

-- Location: FF_X26_Y16_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\);

-- Location: LCCOMB_X26_Y16_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\);

-- Location: FF_X26_Y16_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\);

-- Location: LCCOMB_X26_Y16_N2
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un72_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un72_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_3_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un72_roboclock_adc_phase_in\);

-- Location: LCCOMB_X22_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\);

-- Location: LCCOMB_X23_Y16_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\);

-- Location: LCCOMB_X23_Y16_N30
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X23_Y16_N31
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N7
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_2_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\);

-- Location: LCCOMB_X22_Y16_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y16_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\);

-- Location: LCCOMB_X21_Y16_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|scan_out_0\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y16_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\);

-- Location: LCCOMB_X21_Y16_N14
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N15
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\);

-- Location: LCCOMB_X24_Y16_N6
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un83_roboclock_adc_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un83_roboclock_adc_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\ & \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_1_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_0_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un83_roboclock_adc_phase_in\);

-- Location: LCCOMB_X22_Y16_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\);

-- Location: LCCOMB_X23_Y16_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\);

-- Location: FF_X23_Y16_N25
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out_4\,
	asdata => ladder_fpga_sc_tdi_c,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\);

-- Location: LCCOMB_X22_Y16_N28
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out~feeder_combout\);

-- Location: FF_X22_Y16_N29
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\);

-- Location: LCCOMB_X21_Y16_N10
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|scan_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\);

-- Location: FF_X21_Y16_N11
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1~feeder_combout\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\);

-- Location: LCCOMB_X21_Y16_N8
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\);

-- Location: FF_X21_Y16_N9
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out~feeder_combout\,
	clrn => \COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\);

-- Location: LCCOMB_X21_Y16_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un8_roboclock_horloge40_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un8_roboclock_horloge40_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\ & 
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un8_roboclock_horloge40_phase_in\);

-- Location: LCCOMB_X23_Y16_N18
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1_RNO\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\ = (\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\) # (!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\);

-- Location: LCCOMB_X22_Y16_N16
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\);

-- Location: FF_X22_Y16_N17
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|ALT_INV_clockDR_0_a2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\);

-- Location: FF_X23_Y16_N19
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_4\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_22_d_e|scan_out_0\,
	sload => \COMP_ladder_fpga_SC_TAP_CONTROL|shiftDR\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|etat_present_ret_0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\);

-- Location: LCCOMB_X22_Y16_N12
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out~feeder_combout\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|ff1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out~feeder_combout\);

-- Location: FF_X22_Y16_N13
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	d => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out~feeder_combout\,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\);

-- Location: LCCOMB_X21_Y16_N24
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un19_roboclock_horloge40_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un19_roboclock_horloge40_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_21_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_20_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un19_roboclock_horloge40_phase_in\);

-- Location: FF_X22_Y16_N3
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ladder_fpga_sc_tck_c~clkctrl_outclk\,
	asdata => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|ff1\,
	sload => VCC,
	ena => \COMP_ladder_fpga_SC_TAP_CONTROL|G_650\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\);

-- Location: LCCOMB_X21_Y16_N0
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un30_roboclock_horloge40_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un30_roboclock_horloge40_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\ $ (((!\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\ & 
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_19_d_e|data_out\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_18_d_e|data_out\,
	datad => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un30_roboclock_horloge40_phase_in\);

-- Location: LCCOMB_X22_Y16_N22
\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un41_roboclock_horloge40_phase_in_cZ\ : cycloneiii_lcell_comb
-- Equation(s):
-- \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un41_roboclock_horloge40_phase_in\ = \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\ $ (((\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\ & 
-- !\COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_16_d_e|data_out\,
	datab => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_11_d_e|data_out_1\,
	datac => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_17_d_e|data_out\,
	combout => \COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|a_23_b_c|un41_roboclock_horloge40_phase_in\);

-- Location: LCCOMB_X8_Y9_N24
\comp_mesure_temperature|state_ns_i_0_i_a2_1_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_i_0_i_a2\(1) = (\comp_mesure_temperature|cnt\(15) & ((\comp_mesure_temperature|state_ns_i_0_o2_4\(6)) # ((\comp_mesure_temperature|state_ns_i_0_o2_1\(4) & !\comp_mesure_temperature|state_ns_i_0_o2_5\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_i_0_o2_1\(4),
	datab => \comp_mesure_temperature|cnt\(15),
	datac => \comp_mesure_temperature|state_ns_i_0_o2_5\(6),
	datad => \comp_mesure_temperature|state_ns_i_0_o2_4\(6),
	combout => \comp_mesure_temperature|state_ns_i_0_i_a2\(1));

-- Location: LCCOMB_X7_Y9_N28
\comp_mesure_temperature|state_RNO_10_\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|state_ns_0_0_0_2__g0\ = (\comp_mesure_temperature|state_ns_0_0_0_2__g1\) # ((\comp_mesure_temperature|state\(11) & ((\comp_mesure_temperature|state_ns_i_0_i_a2\(1)) # (\comp_mesure_temperature|state_ns_i_0_i_o2_0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comp_mesure_temperature|state_ns_0_0_0_2__g1\,
	datab => \comp_mesure_temperature|state_ns_i_0_i_a2\(1),
	datac => \comp_mesure_temperature|state_ns_i_0_i_o2_0\(1),
	datad => \comp_mesure_temperature|state\(11),
	combout => \comp_mesure_temperature|state_ns_0_0_0_2__g0\);

-- Location: FF_X7_Y9_N29
\comp_mesure_temperature|state_10_\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|state_ns_0_0_0_2__g0\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|state\(10));

-- Location: LCCOMB_X1_Y26_N14
\comp_mesure_temperature|temperature_out_e~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \comp_mesure_temperature|temperature_out_e~feeder_combout\ = \comp_mesure_temperature|state\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \comp_mesure_temperature|state\(10),
	combout => \comp_mesure_temperature|temperature_out_e~feeder_combout\);

-- Location: FF_X1_Y26_N15
\comp_mesure_temperature|temperature_out_e_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \comp_mesure_temperature|temperature_out_e~feeder_combout\,
	clrn => \G_629~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comp_mesure_temperature|temperature_out_e\);

-- Location: CRCBLOCK_X1_Y15_N1
comp_cycloneiii_crcblock : cycloneiii_crcblock
PORT MAP (
	clk => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	shiftnld => GND,
	crcerror => \comp_cycloneiii_crcblock~crcerror\);

-- Location: DDIOOUTCELL_X5_Y0_N4
\ddr_out_inst|ALTDDIO_OUT_component|auto_generated|ddio_outa[0]\ : cycloneiii_ddio_out
-- pragma translate_off
GENERIC MAP (
	async_mode => "none",
	power_up => "low",
	sync_mode => "none",
	use_new_clocking_model => "true")
-- pragma translate_on
PORT MAP (
	datainlo => GND,
	datainhi => VCC,
	clkhi => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clklo => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	muxsel => \comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ddr_out_inst|ALTDDIO_OUT_component|auto_generated|dataout\(0));

-- Location: IOIBUF_X0_Y26_N1
spare_switch_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_spare_switch,
	o => \spare_switch_in~o\);

-- Location: IOIBUF_X11_Y29_N15
usb_tx_full_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_tx_full,
	o => \usb_tx_full_in~o\);

-- Location: IOIBUF_X41_Y13_N1
usb_rx_empty_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_rx_empty,
	o => \usb_rx_empty_in~o\);

-- Location: IOIBUF_X0_Y7_N8
\usb_data_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(7),
	o => \usb_data_in_7_~o\);

-- Location: IOIBUF_X5_Y0_N8
\usb_data_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(6),
	o => \usb_data_in_6_~o\);

-- Location: IOIBUF_X41_Y2_N15
\usb_data_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(5),
	o => \usb_data_in_5_~o\);

-- Location: IOIBUF_X0_Y8_N22
\usb_data_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(4),
	o => \usb_data_in_4_~o\);

-- Location: IOIBUF_X1_Y0_N22
\usb_data_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(3),
	o => \usb_data_in_3_~o\);

-- Location: IOIBUF_X3_Y29_N29
\usb_data_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(2),
	o => \usb_data_in_2_~o\);

-- Location: IOIBUF_X7_Y0_N29
\usb_data_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(1),
	o => \usb_data_in_1_~o\);

-- Location: IOIBUF_X0_Y11_N22
\usb_data_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_usb_data(0),
	o => \usb_data_in_0_~o\);

-- Location: IOIBUF_X21_Y0_N8
\tokenout_hybride_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(15),
	o => \tokenout_hybride_in_15_~o\);

-- Location: IOIBUF_X41_Y22_N22
\tokenout_hybride_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(14),
	o => \tokenout_hybride_in_14_~o\);

-- Location: IOIBUF_X41_Y10_N8
\tokenout_hybride_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(13),
	o => \tokenout_hybride_in_13_~o\);

-- Location: IOIBUF_X35_Y0_N1
\tokenout_hybride_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(12),
	o => \tokenout_hybride_in_12_~o\);

-- Location: IOIBUF_X41_Y4_N1
\tokenout_hybride_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(11),
	o => \tokenout_hybride_in_11_~o\);

-- Location: IOIBUF_X41_Y13_N22
\tokenout_hybride_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(10),
	o => \tokenout_hybride_in_10_~o\);

-- Location: IOIBUF_X28_Y0_N8
\tokenout_hybride_in_9_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(9),
	o => \tokenout_hybride_in_9_~o\);

-- Location: IOIBUF_X21_Y29_N15
\tokenout_hybride_in_8_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(8),
	o => \tokenout_hybride_in_8_~o\);

-- Location: IOIBUF_X26_Y0_N15
\tokenout_hybride_in_7_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(7),
	o => \tokenout_hybride_in_7_~o\);

-- Location: IOIBUF_X30_Y29_N29
\tokenout_hybride_in_6_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(6),
	o => \tokenout_hybride_in_6_~o\);

-- Location: IOIBUF_X11_Y29_N29
\tokenout_hybride_in_5_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(5),
	o => \tokenout_hybride_in_5_~o\);

-- Location: IOIBUF_X41_Y23_N15
\tokenout_hybride_in_4_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(4),
	o => \tokenout_hybride_in_4_~o\);

-- Location: IOIBUF_X0_Y8_N15
\tokenout_hybride_in_3_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(3),
	o => \tokenout_hybride_in_3_~o\);

-- Location: IOIBUF_X41_Y13_N8
\tokenout_hybride_in_2_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(2),
	o => \tokenout_hybride_in_2_~o\);

-- Location: IOIBUF_X7_Y29_N29
\tokenout_hybride_in_1_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(1),
	o => \tokenout_hybride_in_1_~o\);

-- Location: IOIBUF_X11_Y29_N22
\tokenout_hybride_in_0_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_tokenout_hybride(0),
	o => \tokenout_hybride_in_0_~o\);

-- Location: IOIBUF_X0_Y21_N8
fibre_tx_fault_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_tx_fault,
	o => \fibre_tx_fault_in~o\);

-- Location: IOIBUF_X3_Y29_N15
fibre_rx_loss_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_rx_loss,
	o => \fibre_rx_loss_in~o\);

-- Location: IOIBUF_X16_Y29_N22
fibre_mod_sda_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_sda,
	o => \fibre_mod_sda_in~o\);

-- Location: IOIBUF_X0_Y23_N8
fibre_mod_scl_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_scl,
	o => \fibre_mod_scl_in~o\);

-- Location: IOIBUF_X0_Y7_N22
fibre_mod_absent_in : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fibre_mod_absent,
	o => \fibre_mod_absent_in~o\);

-- Location: IOIBUF_X39_Y0_N22
\rdo_to_ladder_in_20_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(20),
	o => \rdo_to_ladder_in_20_~o\);

-- Location: IOIBUF_X3_Y0_N29
\rdo_to_ladder_in_19_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(19),
	o => \rdo_to_ladder_in_19_~o\);

-- Location: IOIBUF_X0_Y14_N22
\rdo_to_ladder_in_18_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(18),
	o => \rdo_to_ladder_in_18_~o\);

-- Location: IOIBUF_X0_Y9_N1
\rdo_to_ladder_in_17_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(17),
	o => \rdo_to_ladder_in_17_~o\);

-- Location: IOIBUF_X28_Y0_N15
\rdo_to_ladder_in_16_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(16),
	o => \rdo_to_ladder_in_16_~o\);

-- Location: IOIBUF_X9_Y0_N22
\rdo_to_ladder_in_15_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(15),
	o => \rdo_to_ladder_in_15_~o\);

-- Location: IOIBUF_X41_Y12_N1
\rdo_to_ladder_in_14_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(14),
	o => \rdo_to_ladder_in_14_~o\);

-- Location: IOIBUF_X9_Y0_N29
\rdo_to_ladder_in_13_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(13),
	o => \rdo_to_ladder_in_13_~o\);

-- Location: IOIBUF_X0_Y10_N22
\rdo_to_ladder_in_12_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(12),
	o => \rdo_to_ladder_in_12_~o\);

-- Location: IOIBUF_X37_Y0_N29
\rdo_to_ladder_in_11_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(11),
	o => \rdo_to_ladder_in_11_~o\);

-- Location: IOIBUF_X0_Y20_N1
\rdo_to_ladder_in_10_\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rdo_to_ladder(10),
	o => \rdo_to_ladder_in_10_~o\);
END structure;


