Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Mon Nov 19 16:41:23 2018
| Host              : DESKTOP-A8I5KHV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/DELL/Desktop/Winograd_IBMcodeV4/V3/timing_report.txt
| Design            : WRA_Top
| Device            : xcvu9p-flgb2104
| Speed File        : -2L  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 582 input ports with no input delay specified. (HIGH)

NInch_D_PInch_op[0]
NInch_D_PInch_op[1]
NInch_D_PInch_op[2]
NInch_D_PInch_op[3]
NInch_D_PInch_op[4]
NOuch_D_POuch_op[0]
NOuch_D_POuch_op[1]
NOuch_D_POuch_op[2]
NOuch_D_POuch_op[3]
NOuch_D_POuch_op[4]
a[0]
a[10]
a[11]
a[1]
a[2]
a[3]
a[4]
a[5]
a[6]
a[7]
a[8]
a[9]
a_Bt[0]
a_Bt[1]
a_Bt[2]
a_Bt[3]
a_Bt[4]
a_Bt[5]
a_Bt[6]
a_Gt[0]
a_Gt[10]
a_Gt[11]
a_Gt[12]
a_Gt[13]
a_Gt[14]
a_Gt[15]
a_Gt[1]
a_Gt[2]
a_Gt[3]
a_Gt[4]
a_Gt[5]
a_Gt[6]
a_Gt[7]
a_Gt[8]
a_Gt[9]
d[0]
d[100]
d[101]
d[102]
d[103]
d[104]
d[105]
d[106]
d[107]
d[108]
d[109]
d[10]
d[110]
d[111]
d[112]
d[113]
d[114]
d[115]
d[116]
d[117]
d[118]
d[119]
d[11]
d[120]
d[121]
d[122]
d[123]
d[124]
d[125]
d[126]
d[127]
d[128]
d[129]
d[12]
d[130]
d[131]
d[132]
d[133]
d[134]
d[135]
d[136]
d[137]
d[138]
d[139]
d[13]
d[140]
d[141]
d[142]
d[143]
d[144]
d[145]
d[146]
d[147]
d[148]
d[149]
d[14]
d[150]
d[151]
d[152]
d[153]
d[154]
d[155]
d[156]
d[157]
d[158]
d[159]
d[15]
d[160]
d[161]
d[162]
d[163]
d[164]
d[165]
d[166]
d[167]
d[168]
d[169]
d[16]
d[170]
d[171]
d[172]
d[173]
d[174]
d[175]
d[176]
d[177]
d[178]
d[179]
d[17]
d[180]
d[181]
d[182]
d[183]
d[184]
d[185]
d[186]
d[187]
d[188]
d[189]
d[18]
d[190]
d[191]
d[192]
d[193]
d[194]
d[195]
d[196]
d[197]
d[198]
d[199]
d[19]
d[1]
d[200]
d[201]
d[202]
d[203]
d[204]
d[205]
d[206]
d[207]
d[208]
d[209]
d[20]
d[210]
d[211]
d[212]
d[213]
d[214]
d[215]
d[216]
d[217]
d[218]
d[219]
d[21]
d[220]
d[221]
d[222]
d[223]
d[224]
d[225]
d[226]
d[227]
d[228]
d[229]
d[22]
d[230]
d[231]
d[232]
d[233]
d[234]
d[235]
d[236]
d[237]
d[238]
d[239]
d[23]
d[240]
d[241]
d[242]
d[243]
d[244]
d[245]
d[246]
d[247]
d[248]
d[249]
d[24]
d[250]
d[251]
d[252]
d[253]
d[254]
d[255]
d[256]
d[257]
d[258]
d[259]
d[25]
d[260]
d[261]
d[262]
d[263]
d[264]
d[265]
d[266]
d[267]
d[268]
d[269]
d[26]
d[270]
d[271]
d[272]
d[273]
d[274]
d[275]
d[276]
d[277]
d[278]
d[279]
d[27]
d[280]
d[281]
d[282]
d[283]
d[284]
d[285]
d[286]
d[287]
d[288]
d[289]
d[28]
d[290]
d[291]
d[292]
d[293]
d[294]
d[295]
d[296]
d[297]
d[298]
d[299]
d[29]
d[2]
d[300]
d[301]
d[302]
d[303]
d[304]
d[305]
d[306]
d[307]
d[308]
d[309]
d[30]
d[310]
d[311]
d[312]
d[313]
d[314]
d[315]
d[316]
d[317]
d[318]
d[319]
d[31]
d[320]
d[321]
d[322]
d[323]
d[324]
d[325]
d[326]
d[327]
d[328]
d[329]
d[32]
d[330]
d[331]
d[332]
d[333]
d[334]
d[335]
d[336]
d[337]
d[338]
d[339]
d[33]
d[340]
d[341]
d[342]
d[343]
d[344]
d[345]
d[346]
d[347]
d[348]
d[349]
d[34]
d[350]
d[351]
d[352]
d[353]
d[354]
d[355]
d[356]
d[357]
d[358]
d[359]
d[35]
d[360]
d[361]
d[362]
d[363]
d[364]
d[365]
d[366]
d[367]
d[368]
d[369]
d[36]
d[370]
d[371]
d[372]
d[373]
d[374]
d[375]
d[376]
d[377]
d[378]
d[379]
d[37]
d[380]
d[381]
d[382]
d[383]
d[384]
d[385]
d[386]
d[387]
d[388]
d[389]
d[38]
d[390]
d[391]
d[392]
d[393]
d[394]
d[395]
d[396]
d[397]
d[398]
d[399]
d[39]
d[3]
d[400]
d[401]
d[402]
d[403]
d[404]
d[405]
d[406]
d[407]
d[408]
d[409]
d[40]
d[410]
d[411]
d[412]
d[413]
d[414]
d[415]
d[416]
d[417]
d[418]
d[419]
d[41]
d[420]
d[421]
d[422]
d[423]
d[424]
d[425]
d[426]
d[427]
d[428]
d[429]
d[42]
d[430]
d[431]
d[432]
d[433]
d[434]
d[435]
d[436]
d[437]
d[438]
d[439]
d[43]
d[440]
d[441]
d[442]
d[443]
d[444]
d[445]
d[446]
d[447]
d[448]
d[449]
d[44]
d[450]
d[451]
d[452]
d[453]
d[454]
d[455]
d[456]
d[457]
d[458]
d[459]
d[45]
d[460]
d[461]
d[462]
d[463]
d[464]
d[465]
d[466]
d[467]
d[468]
d[469]
d[46]
d[470]
d[471]
d[472]
d[473]
d[474]
d[475]
d[476]
d[477]
d[478]
d[479]
d[47]
d[480]
d[481]
d[482]
d[483]
d[484]
d[485]
d[486]
d[487]
d[488]
d[489]
d[48]
d[490]
d[491]
d[492]
d[493]
d[494]
d[495]
d[496]
d[497]
d[498]
d[499]
d[49]
d[4]
d[500]
d[501]
d[502]
d[503]
d[504]
d[505]
d[506]
d[507]
d[508]
d[509]
d[50]
d[510]
d[511]
d[51]
d[52]
d[53]
d[54]
d[55]
d[56]
d[57]
d[58]
d[59]
d[5]
d[60]
d[61]
d[62]
d[63]
d[64]
d[65]
d[66]
d[67]
d[68]
d[69]
d[6]
d[70]
d[71]
d[72]
d[73]
d[74]
d[75]
d[76]
d[77]
d[78]
d[79]
d[7]
d[80]
d[81]
d[82]
d[83]
d[84]
d[85]
d[86]
d[87]
d[88]
d[89]
d[8]
d[90]
d[91]
d[92]
d[93]
d[94]
d[95]
d[96]
d[97]
d[98]
d[99]
d[9]
inputbstart_op
kernelsize_op
numslideH_op[0]
numslideH_op[1]
numslideH_op[2]
numslideH_op[3]
numslideH_op[4]
numslideH_op[5]
numslideH_op[6]
numslideH_op[7]
numslideH_op[8]
numslideV_op[0]
numslideV_op[1]
numslideV_op[2]
numslideV_op[3]
numslideV_op[4]
numswitchH_op[0]
numswitchH_op[1]
numswitchH_op[2]
numswitchH_op[3]
numswitchH_op[4]
rst
we
we_Bt
we_Gt

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.580        0.000                      0              1632391       -0.073     -165.078                   3885              1632391        0.958        0.000                       0                202795  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.580        0.000                      0              1632391       -0.073     -165.078                   3885              1632391        0.958        0.000                       0                202795  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :         3885  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation     -165.078ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1000]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[936]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[936]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[8]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_31
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__232[1768]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1000]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1000]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1000]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1001]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[937]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[937]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[9]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_35
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__233[1769]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1001]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1001]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1001]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1002]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[938]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[938]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[10]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_39
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__234[1770]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1002]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1002]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1002]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1003]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[939]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[939]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[11]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_43
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__235[1771]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1003]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1003]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1004]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[940]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[940]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[12]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_47
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__236[1772]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1004]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1004]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1004]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1005]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[941]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[941]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[13]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_51
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__237[1773]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1005]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1005]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1005]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1006]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[942]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[942]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[14]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_55
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__238[1774]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1006]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1006]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1006]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1007]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[943]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[943]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[15]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_59
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__239[1775]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1007]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1007]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1007]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1008]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[944]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[944]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[16]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_63
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__240[1776]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1008]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1008]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1008]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1009]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clock rise@3.000ns - clock rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.506ns (22.340%)  route 1.759ns (77.660%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 6.063 - 3.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.879    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.584     3.491    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.568 r  Input_Buffer0/readaddr_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.177     3.745    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/Q[1]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.783 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     4.176    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     4.287 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     4.429    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     4.519 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     4.716    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.754 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     5.010    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[945]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     5.048 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[945]_i_26/O
                         net (fo=2, unplaced)         0.197     5.245    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[17]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     5.283 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8/O
                         net (fo=1, unplaced)         0.197     5.480    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     5.518 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_3/O
                         net (fo=1, unplaced)         0.152     5.670    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_67
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     5.708 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_1/O
                         net (fo=1, unplaced)         0.048     5.756    Input_Buffer0/stack__241[1777]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1009]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     3.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     3.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     3.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     6.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1009]/C
                         clock pessimism              0.284     6.346    
                         clock uncertainty           -0.035     6.311    
                         FDRE (Setup_FDRE_C_D)        0.025     6.336    Input_Buffer0/spo_kernelsize3_reg[1009]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                  0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/readaddr_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.052ns (44.035%)  route 0.066ns (55.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/readaddr_cnt_reg[8]/Q
                         net (fo=2, unplaced)         0.050     1.573    Input_Buffer0/readaddr_cnt_reg__0[8]
                                                                      r  Input_Buffer0/readaddr_cnt[8]_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.587 r  Input_Buffer0/readaddr_cnt[8]_i_2/O
                         net (fo=1, unplaced)         0.016     1.603    Input_Buffer0/readaddr_cnt[8]
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[8]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Buffer0/readaddr_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 Input_Buffer0/readaddr_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Buffer0/readaddr_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.052ns (42.953%)  route 0.069ns (57.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/readaddr_cnt_reg[7]/Q
                         net (fo=3, unplaced)         0.053     1.576    Input_Buffer0/readaddr_cnt_reg__0[7]
                                                                      r  Input_Buffer0/readaddr_cnt[7]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.014     1.590 r  Input_Buffer0/readaddr_cnt[7]_i_1/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Buffer0/readaddr_cnt[7]
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/readaddr_cnt_reg[7]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Buffer0/readaddr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[30]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[30]
                                                                      r  Input_Buffer0/output16_8bit[102]_i_1__14/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[102]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[102]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[102]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[30]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[30]
                                                                      r  Input_Buffer0/output16_8bit[103]_i_1__14/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[103]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[103]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[103]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[126]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[126]
                                                                      r  Input_Buffer0/output16_8bit[126]_i_1__14/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[126]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[126]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[126]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[126]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[126]
                                                                      r  Input_Buffer0/output16_8bit[127]_i_1__14/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[127]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[127]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[127]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[102]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[102]
                                                                      r  Input_Buffer0/output16_8bit[30]_i_1__14/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[30]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[30]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[30]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[102]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[102]
                                                                      r  Input_Buffer0/output16_8bit[31]_i_1__14/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[31]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[31]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[31]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[6]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[6]
                                                                      r  Input_Buffer0/output16_8bit[6]_i_1__14/I1
                         LUT5 (Prop_LUT5_I1_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[6]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[6]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[6]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 Input_Buffer0/spo_kernelsize3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Input_Trans1/output16_8bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.354    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.114     1.485    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.523 r  Input_Buffer0/spo_kernelsize3_reg[6]/Q
                         net (fo=2, unplaced)         0.054     1.576    Input_Buffer0/inputb_spo[6]
                                                                      r  Input_Buffer0/output16_8bit[7]_i_1__14/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     1.590 r  Input_Buffer0/output16_8bit[7]_i_1__14/O
                         net (fo=1, unplaced)         0.016     1.606    Input_Trans1/D[7]
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Input_Trans1/CLK
                         FDRE                                         r  Input_Trans1/output16_8bit_reg[7]/C
                         clock pessimism             -0.219     1.630    
                         FDRE (Hold_FDRE_C_D)         0.046     1.676    Input_Trans1/output16_8bit_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                 -0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.000       1.645                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958                BtInB_Buffer0/blk_mem0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay       1329420 Endpoints
Min Delay       1329420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1000]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[936]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[936]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[8]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_31
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1000]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__232[1768]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1000]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1000]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1001]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[937]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[937]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[9]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_35
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1001]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__233[1769]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1001]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1001]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1002]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[938]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[938]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[10]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_39
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1002]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__234[1770]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1002]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1002]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1003]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[939]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[939]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[11]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_43
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1003]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__235[1771]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1003]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1003]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1004]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[940]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[940]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[12]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_47
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1004]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__236[1772]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1004]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1004]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1005]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[941]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[941]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[13]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_51
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1005]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__237[1773]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1005]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1005]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1006]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[942]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[942]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[14]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_55
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1006]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__238[1774]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1006]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1006]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1007]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[943]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[943]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[15]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_59
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1007]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__239[1775]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1007]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1007]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1008]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[944]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[944]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[16]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_63
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1008]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__240[1776]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1008]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1008]/C

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            Input_Buffer0/spo_kernelsize3_reg[1009]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.581ns  (logic 1.047ns (29.246%)  route 2.534ns (70.754%))
  Logic Levels:           10  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we_IBUF_inst/I
                                                                      r  we_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.603     0.603 r  we_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.603    we_IBUF_inst/OUT
                                                                      r  we_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.603 r  we_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=460, unplaced)       0.952     1.555    Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/we_IBUF
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/I1
                         LUT3 (Prop_LUT3_I1_O)        0.053     1.608 r  Input_Buffer0/Buffer_Grain_16_32_32bit21/Ram_Grain_32_32bit2/ram1_reg_r1_0_31_0_5_i_5/O
                         net (fo=143872, unplaced)    0.393     2.001    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/ADDRC2
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/RADR2
                         RAMD32 (Prop_RAMD32_RADR2_O)
                                                      0.111     2.112 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5/RAMC/O
                         net (fo=1, unplaced)         0.142     2.254    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/ram2_reg_r2_0_31_0_5_n_5
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     2.344 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217/O
                         net (fo=2, unplaced)         0.197     2.541    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[928]_i_217_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/I4
                         LUT5 (Prop_LUT5_I4_O)        0.038     2.579 f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70/O
                         net (fo=31, unplaced)        0.256     2.835    Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[929]_i_70_n_0
                                                                      f  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[945]_i_26/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.873 r  Input_Buffer0/Buffer_Grain_16_32_32bit52/Ram_Grain_32_32bit9/spo_kernelsize3[945]_i_26/O
                         net (fo=2, unplaced)         0.197     3.070    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo52[17]
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.108 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8/O
                         net (fo=1, unplaced)         0.197     3.305    Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_8_n_0
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.343 r  Input_Buffer0/Buffer_Grain_16_32_32bit58/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_3/O
                         net (fo=1, unplaced)         0.152     3.495    Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spoindex_cnt_reg[1]_67
                                                                      r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.533 r  Input_Buffer0/Buffer_Grain_16_32_32bit10/Ram_Grain_32_32bit9/spo_kernelsize3[1009]_i_1/O
                         net (fo=1, unplaced)         0.048     3.581    Input_Buffer0/stack__241[1777]
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1009]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.353    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.353 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.600    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.624 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    2.439     3.063    Input_Buffer0/CLK
                         FDRE                                         r  Input_Buffer0/spo_kernelsize3_reg[1009]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numswitchH_op[0]
                            (input port)
  Destination:            Buffer_Exchanger0/Channel_Switch_Done_6d_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.252ns (37.929%)  route 0.412ns (62.071%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  numswitchH_op[0] (IN)
                         net (fo=0)                   0.000     0.000    numswitchH_op_IBUF[0]_inst/I
                                                                      f  numswitchH_op_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 f  numswitchH_op_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    numswitchH_op_IBUF[0]_inst/OUT
                                                                      f  numswitchH_op_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 f  numswitchH_op_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.396     0.633    Buffer_Exchanger0/numswitchH_op[0]
                                                                      f  Buffer_Exchanger0/Channel_Switch_Done_6d_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.014     0.647 r  Buffer_Exchanger0/Channel_Switch_Done_6d_i_1/O
                         net (fo=1, unplaced)         0.016     0.663    Buffer_Exchanger0/Channel_Switch_Done_6d_i_1_n_0
                         FDRE                                         r  Buffer_Exchanger0/Channel_Switch_Done_6d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    Buffer_Exchanger0/CLK
                         FDRE                                         r  Buffer_Exchanger0/Channel_Switch_Done_6d_reg/C

Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[4]_inst/I
                                                                      r  d_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[4]_inst/OUT
                                                                      r  d_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[364]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[364] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[364]_inst/I
                                                                      r  d_IBUF[364]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[364]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[364]_inst/OUT
                                                                      r  d_IBUF[364]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[364]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[400]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[400] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[400]_inst/I
                                                                      r  d_IBUF[400]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[400]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[400]_inst/OUT
                                                                      r  d_IBUF[400]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[400]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[436]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[436] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[436]_inst/I
                                                                      r  d_IBUF[436]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[436]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[436]_inst/OUT
                                                                      r  d_IBUF[436]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[436]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[472]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[472] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[472]_inst/I
                                                                      r  d_IBUF[472]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[472]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[472]_inst/OUT
                                                                      r  d_IBUF[472]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[472]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[40]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[40] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[40]_inst/I
                                                                      r  d_IBUF[40]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[40]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[40]_inst/OUT
                                                                      r  d_IBUF[40]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[40]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[76]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[76] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[76]_inst/I
                                                                      r  d_IBUF[76]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[76]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[76]_inst/OUT
                                                                      r  d_IBUF[76]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[76]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[112]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[112] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[112]_inst/I
                                                                      r  d_IBUF[112]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[112]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[112]_inst/OUT
                                                                      r  d_IBUF[112]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[112]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 d[148]
                            (input port)
  Destination:            GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clock  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.238ns (32.413%)  route 0.495ns (67.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  d[148] (IN)
                         net (fo=0)                   0.000     0.000    d_IBUF[148]_inst/I
                                                                      r  d_IBUF[148]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.238     0.238 r  d_IBUF[148]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.238    d_IBUF[148]_inst/OUT
                                                                      r  d_IBUF[148]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.238 r  d_IBUF[148]_inst/IBUFCTRL_INST/O
                         net (fo=128, unplaced)       0.495     0.733    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[4]
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.423     0.423 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.423    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.423 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.570    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.589 r  clk_IBUF_BUFG_inst/O
                         net (fo=227370, unplaced)    1.259     1.848    GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
                         RAMB36E2                                     r  GFGt_Ram0/blk_mem_gfgt1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





