

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'
================================================================
* Date:           Thu Jul  4 19:01:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.275 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1388|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    42|        0|      210|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|     1096|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    42|     1096|     1648|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_12ns_26_1_1_U1024  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1025  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1026  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1027  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1028  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1029  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1030  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1031  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1032  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1033  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1034  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1035  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1036  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1037  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1038  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1039  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1041  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1042  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1043  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1044  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1046  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1047  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1048  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1049  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1050  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1051  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1052  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1053  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1054  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1055  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1056  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1057  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1058  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1059  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1060  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1061  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1062  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1063  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1064  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1065  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_13ns_26_1_1_U1040  |mul_16s_13ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_13ns_26_1_1_U1045  |mul_16s_13ns_26_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  42|  0| 210|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ret_V_100_fu_8816_p2  |         +|   0|  0|  33|          26|          17|
    |ret_V_101_fu_8832_p2  |         +|   0|  0|  33|          26|          18|
    |ret_V_102_fu_8848_p2  |         +|   0|  0|  33|          26|          18|
    |ret_V_103_fu_8864_p2  |         +|   0|  0|  33|          26|          18|
    |ret_V_104_fu_8880_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_105_fu_8896_p2  |         +|   0|  0|  33|          26|          17|
    |ret_V_106_fu_8912_p2  |         +|   0|  0|  33|          26|          15|
    |ret_V_107_fu_8928_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_108_fu_8944_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_109_fu_8960_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_110_fu_8976_p2  |         +|   0|  0|  33|          26|          17|
    |ret_V_111_fu_8992_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_112_fu_9008_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_113_fu_9024_p2  |         +|   0|  0|  33|          26|          13|
    |ret_V_114_fu_9040_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_115_fu_9056_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_116_fu_9072_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_117_fu_9088_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_77_fu_8448_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_78_fu_8464_p2   |         +|   0|  0|  33|          26|          21|
    |ret_V_79_fu_8480_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_80_fu_8496_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_81_fu_8512_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_82_fu_8528_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_83_fu_8544_p2   |         +|   0|  0|  33|          26|          16|
    |ret_V_84_fu_8560_p2   |         +|   0|  0|  33|          26|          16|
    |ret_V_85_fu_8576_p2   |         +|   0|  0|  33|          26|          17|
    |ret_V_86_fu_8592_p2   |         +|   0|  0|  33|          26|          17|
    |ret_V_87_fu_8608_p2   |         +|   0|  0|  33|          26|          14|
    |ret_V_88_fu_8624_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_89_fu_8640_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_90_fu_8656_p2   |         +|   0|  0|  33|          26|          21|
    |ret_V_91_fu_8672_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_92_fu_8688_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_93_fu_8704_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_94_fu_8720_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_95_fu_8736_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_96_fu_8752_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_97_fu_8768_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_98_fu_8784_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_99_fu_8800_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_fu_8432_p2      |         +|   0|  0|  33|          26|          18|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1388|        1093|         771|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer17_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |mul_ln1347_100_reg_7791  |  26|   0|   26|          0|
    |mul_ln1347_101_reg_7795  |  26|   0|   26|          0|
    |mul_ln1347_102_reg_7799  |  26|   0|   26|          0|
    |mul_ln1347_103_reg_7803  |  26|   0|   26|          0|
    |mul_ln1347_63_reg_7643   |  26|   0|   26|          0|
    |mul_ln1347_64_reg_7647   |  26|   0|   26|          0|
    |mul_ln1347_65_reg_7651   |  26|   0|   26|          0|
    |mul_ln1347_66_reg_7655   |  26|   0|   26|          0|
    |mul_ln1347_67_reg_7659   |  26|   0|   26|          0|
    |mul_ln1347_68_reg_7663   |  26|   0|   26|          0|
    |mul_ln1347_69_reg_7667   |  26|   0|   26|          0|
    |mul_ln1347_70_reg_7671   |  26|   0|   26|          0|
    |mul_ln1347_71_reg_7675   |  26|   0|   26|          0|
    |mul_ln1347_72_reg_7679   |  26|   0|   26|          0|
    |mul_ln1347_73_reg_7683   |  26|   0|   26|          0|
    |mul_ln1347_74_reg_7687   |  26|   0|   26|          0|
    |mul_ln1347_75_reg_7691   |  26|   0|   26|          0|
    |mul_ln1347_76_reg_7695   |  26|   0|   26|          0|
    |mul_ln1347_77_reg_7699   |  26|   0|   26|          0|
    |mul_ln1347_78_reg_7703   |  26|   0|   26|          0|
    |mul_ln1347_79_reg_7707   |  26|   0|   26|          0|
    |mul_ln1347_80_reg_7711   |  26|   0|   26|          0|
    |mul_ln1347_81_reg_7715   |  26|   0|   26|          0|
    |mul_ln1347_82_reg_7719   |  26|   0|   26|          0|
    |mul_ln1347_83_reg_7723   |  26|   0|   26|          0|
    |mul_ln1347_84_reg_7727   |  26|   0|   26|          0|
    |mul_ln1347_85_reg_7731   |  26|   0|   26|          0|
    |mul_ln1347_86_reg_7735   |  26|   0|   26|          0|
    |mul_ln1347_87_reg_7739   |  26|   0|   26|          0|
    |mul_ln1347_88_reg_7743   |  26|   0|   26|          0|
    |mul_ln1347_89_reg_7747   |  26|   0|   26|          0|
    |mul_ln1347_90_reg_7751   |  26|   0|   26|          0|
    |mul_ln1347_91_reg_7755   |  26|   0|   26|          0|
    |mul_ln1347_92_reg_7759   |  26|   0|   26|          0|
    |mul_ln1347_93_reg_7763   |  26|   0|   26|          0|
    |mul_ln1347_94_reg_7767   |  26|   0|   26|          0|
    |mul_ln1347_95_reg_7771   |  26|   0|   26|          0|
    |mul_ln1347_96_reg_7775   |  26|   0|   26|          0|
    |mul_ln1347_97_reg_7779   |  26|   0|   26|          0|
    |mul_ln1347_98_reg_7783   |  26|   0|   26|          0|
    |mul_ln1347_99_reg_7787   |  26|   0|   26|          0|
    |mul_ln1347_reg_7639      |  26|   0|   26|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1096|   0| 1096|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|layer15_out_dout            |   in|  672|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                              layer15_out|       pointer|
|layer17_out_din             |  out|  672|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                              layer17_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

