/**
 * \file IfxSdma_bf.h
 * \brief
 * \copyright Copyright (c) 2014 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC27XA_TS_V3.0.1.R2
 * Specification: TC27xA_TS_V3.0.1_SFR_OPEN_MARKET.xml (Revision: V3.0.1)
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Sdma_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Sdma
 * 
 */
#ifndef IFXSDMA_BF_H
#define IFXSDMA_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Sdma_BitfieldsMask
 * \{  */

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN0 */
#define IFX_SDMA_BLK_ACCEN0_EN0_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN0 */
#define IFX_SDMA_BLK_ACCEN0_EN0_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN0 */
#define IFX_SDMA_BLK_ACCEN0_EN0_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN10 */
#define IFX_SDMA_BLK_ACCEN0_EN10_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN10 */
#define IFX_SDMA_BLK_ACCEN0_EN10_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN10 */
#define IFX_SDMA_BLK_ACCEN0_EN10_OFF (10)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN11 */
#define IFX_SDMA_BLK_ACCEN0_EN11_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN11 */
#define IFX_SDMA_BLK_ACCEN0_EN11_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN11 */
#define IFX_SDMA_BLK_ACCEN0_EN11_OFF (11)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN12 */
#define IFX_SDMA_BLK_ACCEN0_EN12_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN12 */
#define IFX_SDMA_BLK_ACCEN0_EN12_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN12 */
#define IFX_SDMA_BLK_ACCEN0_EN12_OFF (12)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN13 */
#define IFX_SDMA_BLK_ACCEN0_EN13_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN13 */
#define IFX_SDMA_BLK_ACCEN0_EN13_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN13 */
#define IFX_SDMA_BLK_ACCEN0_EN13_OFF (13)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN14 */
#define IFX_SDMA_BLK_ACCEN0_EN14_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN14 */
#define IFX_SDMA_BLK_ACCEN0_EN14_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN14 */
#define IFX_SDMA_BLK_ACCEN0_EN14_OFF (14)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN15 */
#define IFX_SDMA_BLK_ACCEN0_EN15_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN15 */
#define IFX_SDMA_BLK_ACCEN0_EN15_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN15 */
#define IFX_SDMA_BLK_ACCEN0_EN15_OFF (15)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN16 */
#define IFX_SDMA_BLK_ACCEN0_EN16_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN16 */
#define IFX_SDMA_BLK_ACCEN0_EN16_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN16 */
#define IFX_SDMA_BLK_ACCEN0_EN16_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN17 */
#define IFX_SDMA_BLK_ACCEN0_EN17_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN17 */
#define IFX_SDMA_BLK_ACCEN0_EN17_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN17 */
#define IFX_SDMA_BLK_ACCEN0_EN17_OFF (17)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN18 */
#define IFX_SDMA_BLK_ACCEN0_EN18_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN18 */
#define IFX_SDMA_BLK_ACCEN0_EN18_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN18 */
#define IFX_SDMA_BLK_ACCEN0_EN18_OFF (18)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN19 */
#define IFX_SDMA_BLK_ACCEN0_EN19_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN19 */
#define IFX_SDMA_BLK_ACCEN0_EN19_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN19 */
#define IFX_SDMA_BLK_ACCEN0_EN19_OFF (19)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN1 */
#define IFX_SDMA_BLK_ACCEN0_EN1_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN1 */
#define IFX_SDMA_BLK_ACCEN0_EN1_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN1 */
#define IFX_SDMA_BLK_ACCEN0_EN1_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN20 */
#define IFX_SDMA_BLK_ACCEN0_EN20_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN20 */
#define IFX_SDMA_BLK_ACCEN0_EN20_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN20 */
#define IFX_SDMA_BLK_ACCEN0_EN20_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN21 */
#define IFX_SDMA_BLK_ACCEN0_EN21_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN21 */
#define IFX_SDMA_BLK_ACCEN0_EN21_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN21 */
#define IFX_SDMA_BLK_ACCEN0_EN21_OFF (21)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN22 */
#define IFX_SDMA_BLK_ACCEN0_EN22_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN22 */
#define IFX_SDMA_BLK_ACCEN0_EN22_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN22 */
#define IFX_SDMA_BLK_ACCEN0_EN22_OFF (22)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN23 */
#define IFX_SDMA_BLK_ACCEN0_EN23_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN23 */
#define IFX_SDMA_BLK_ACCEN0_EN23_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN23 */
#define IFX_SDMA_BLK_ACCEN0_EN23_OFF (23)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN24 */
#define IFX_SDMA_BLK_ACCEN0_EN24_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN24 */
#define IFX_SDMA_BLK_ACCEN0_EN24_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN24 */
#define IFX_SDMA_BLK_ACCEN0_EN24_OFF (24)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN25 */
#define IFX_SDMA_BLK_ACCEN0_EN25_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN25 */
#define IFX_SDMA_BLK_ACCEN0_EN25_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN25 */
#define IFX_SDMA_BLK_ACCEN0_EN25_OFF (25)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN26 */
#define IFX_SDMA_BLK_ACCEN0_EN26_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN26 */
#define IFX_SDMA_BLK_ACCEN0_EN26_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN26 */
#define IFX_SDMA_BLK_ACCEN0_EN26_OFF (26)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN27 */
#define IFX_SDMA_BLK_ACCEN0_EN27_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN27 */
#define IFX_SDMA_BLK_ACCEN0_EN27_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN27 */
#define IFX_SDMA_BLK_ACCEN0_EN27_OFF (27)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN28 */
#define IFX_SDMA_BLK_ACCEN0_EN28_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN28 */
#define IFX_SDMA_BLK_ACCEN0_EN28_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN28 */
#define IFX_SDMA_BLK_ACCEN0_EN28_OFF (28)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN29 */
#define IFX_SDMA_BLK_ACCEN0_EN29_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN29 */
#define IFX_SDMA_BLK_ACCEN0_EN29_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN29 */
#define IFX_SDMA_BLK_ACCEN0_EN29_OFF (29)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN2 */
#define IFX_SDMA_BLK_ACCEN0_EN2_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN2 */
#define IFX_SDMA_BLK_ACCEN0_EN2_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN2 */
#define IFX_SDMA_BLK_ACCEN0_EN2_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN30 */
#define IFX_SDMA_BLK_ACCEN0_EN30_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN30 */
#define IFX_SDMA_BLK_ACCEN0_EN30_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN30 */
#define IFX_SDMA_BLK_ACCEN0_EN30_OFF (30)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN31 */
#define IFX_SDMA_BLK_ACCEN0_EN31_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN31 */
#define IFX_SDMA_BLK_ACCEN0_EN31_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN31 */
#define IFX_SDMA_BLK_ACCEN0_EN31_OFF (31)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN3 */
#define IFX_SDMA_BLK_ACCEN0_EN3_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN3 */
#define IFX_SDMA_BLK_ACCEN0_EN3_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN3 */
#define IFX_SDMA_BLK_ACCEN0_EN3_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN4 */
#define IFX_SDMA_BLK_ACCEN0_EN4_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN4 */
#define IFX_SDMA_BLK_ACCEN0_EN4_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN4 */
#define IFX_SDMA_BLK_ACCEN0_EN4_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN5 */
#define IFX_SDMA_BLK_ACCEN0_EN5_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN5 */
#define IFX_SDMA_BLK_ACCEN0_EN5_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN5 */
#define IFX_SDMA_BLK_ACCEN0_EN5_OFF (5)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN6 */
#define IFX_SDMA_BLK_ACCEN0_EN6_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN6 */
#define IFX_SDMA_BLK_ACCEN0_EN6_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN6 */
#define IFX_SDMA_BLK_ACCEN0_EN6_OFF (6)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN7 */
#define IFX_SDMA_BLK_ACCEN0_EN7_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN7 */
#define IFX_SDMA_BLK_ACCEN0_EN7_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN7 */
#define IFX_SDMA_BLK_ACCEN0_EN7_OFF (7)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN8 */
#define IFX_SDMA_BLK_ACCEN0_EN8_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN8 */
#define IFX_SDMA_BLK_ACCEN0_EN8_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN8 */
#define IFX_SDMA_BLK_ACCEN0_EN8_OFF (8)

/** \\brief  Length for Ifx_SDMA_BLK_ACCEN0_Bits.EN9 */
#define IFX_SDMA_BLK_ACCEN0_EN9_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ACCEN0_Bits.EN9 */
#define IFX_SDMA_BLK_ACCEN0_EN9_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ACCEN0_Bits.EN9 */
#define IFX_SDMA_BLK_ACCEN0_EN9_OFF (9)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLD */
#define IFX_SDMA_BLK_CH_ADRCR_CBLD_LEN (4)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLD */
#define IFX_SDMA_BLK_CH_ADRCR_CBLD_MSK (0xf)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLD */
#define IFX_SDMA_BLK_CH_ADRCR_CBLD_OFF (12)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLS */
#define IFX_SDMA_BLK_CH_ADRCR_CBLS_LEN (4)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLS */
#define IFX_SDMA_BLK_CH_ADRCR_CBLS_MSK (0xf)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.CBLS */
#define IFX_SDMA_BLK_CH_ADRCR_CBLS_OFF (8)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.DMF */
#define IFX_SDMA_BLK_CH_ADRCR_DMF_LEN (3)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.DMF */
#define IFX_SDMA_BLK_CH_ADRCR_DMF_MSK (0x7)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.DMF */
#define IFX_SDMA_BLK_CH_ADRCR_DMF_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCD */
#define IFX_SDMA_BLK_CH_ADRCR_INCD_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCD */
#define IFX_SDMA_BLK_CH_ADRCR_INCD_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCD */
#define IFX_SDMA_BLK_CH_ADRCR_INCD_OFF (7)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCS */
#define IFX_SDMA_BLK_CH_ADRCR_INCS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCS */
#define IFX_SDMA_BLK_CH_ADRCR_INCS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.INCS */
#define IFX_SDMA_BLK_CH_ADRCR_INCS_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHCT */
#define IFX_SDMA_BLK_CH_ADRCR_SHCT_LEN (2)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHCT */
#define IFX_SDMA_BLK_CH_ADRCR_SHCT_MSK (0x3)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHCT */
#define IFX_SDMA_BLK_CH_ADRCR_SHCT_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHWEN */
#define IFX_SDMA_BLK_CH_ADRCR_SHWEN_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHWEN */
#define IFX_SDMA_BLK_CH_ADRCR_SHWEN_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.SHWEN */
#define IFX_SDMA_BLK_CH_ADRCR_SHWEN_OFF (18)

/** \\brief  Length for Ifx_SDMA_BLK_CH_ADRCR_Bits.SMF */
#define IFX_SDMA_BLK_CH_ADRCR_SMF_LEN (3)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_ADRCR_Bits.SMF */
#define IFX_SDMA_BLK_CH_ADRCR_SMF_MSK (0x7)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_ADRCR_Bits.SMF */
#define IFX_SDMA_BLK_CH_ADRCR_SMF_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.BLKM */
#define IFX_SDMA_BLK_CH_CHCR_BLKM_LEN (3)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.BLKM */
#define IFX_SDMA_BLK_CH_CHCR_BLKM_MSK (0x7)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.BLKM */
#define IFX_SDMA_BLK_CH_CHCR_BLKM_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.CHDW */
#define IFX_SDMA_BLK_CH_CHCR_CHDW_LEN (2)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.CHDW */
#define IFX_SDMA_BLK_CH_CHCR_CHDW_MSK (0x3)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.CHDW */
#define IFX_SDMA_BLK_CH_CHCR_CHDW_OFF (21)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.CHMODE */
#define IFX_SDMA_BLK_CH_CHCR_CHMODE_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.CHMODE */
#define IFX_SDMA_BLK_CH_CHCR_CHMODE_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.CHMODE */
#define IFX_SDMA_BLK_CH_CHCR_CHMODE_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.DCH */
#define IFX_SDMA_BLK_CH_CHCR_DCH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.DCH */
#define IFX_SDMA_BLK_CH_CHCR_DCH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.DCH */
#define IFX_SDMA_BLK_CH_CHCR_DCH_OFF (27)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.DMAPRIO */
#define IFX_SDMA_BLK_CH_CHCR_DMAPRIO_LEN (2)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.DMAPRIO */
#define IFX_SDMA_BLK_CH_CHCR_DMAPRIO_MSK (0x3)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.DMAPRIO */
#define IFX_SDMA_BLK_CH_CHCR_DMAPRIO_OFF (30)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.ECH */
#define IFX_SDMA_BLK_CH_CHCR_ECH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.ECH */
#define IFX_SDMA_BLK_CH_CHCR_ECH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.ECH */
#define IFX_SDMA_BLK_CH_CHCR_ECH_OFF (26)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.PATSEL */
#define IFX_SDMA_BLK_CH_CHCR_PATSEL_LEN (2)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.PATSEL */
#define IFX_SDMA_BLK_CH_CHCR_PATSEL_MSK (0x3)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.PATSEL */
#define IFX_SDMA_BLK_CH_CHCR_PATSEL_OFF (24)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.PRSEL */
#define IFX_SDMA_BLK_CH_CHCR_PRSEL_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.PRSEL */
#define IFX_SDMA_BLK_CH_CHCR_PRSEL_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.PRSEL */
#define IFX_SDMA_BLK_CH_CHCR_PRSEL_OFF (28)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.RROAT */
#define IFX_SDMA_BLK_CH_CHCR_RROAT_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.RROAT */
#define IFX_SDMA_BLK_CH_CHCR_RROAT_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.RROAT */
#define IFX_SDMA_BLK_CH_CHCR_RROAT_OFF (19)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.SCH */
#define IFX_SDMA_BLK_CH_CHCR_SCH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.SCH */
#define IFX_SDMA_BLK_CH_CHCR_SCH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.SCH */
#define IFX_SDMA_BLK_CH_CHCR_SCH_OFF (29)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHCR_Bits.TREL */
#define IFX_SDMA_BLK_CH_CHCR_TREL_LEN (14)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHCR_Bits.TREL */
#define IFX_SDMA_BLK_CH_CHCR_TREL_MSK (0x3fff)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHCR_Bits.TREL */
#define IFX_SDMA_BLK_CH_CHCR_TREL_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.CICH */
#define IFX_SDMA_BLK_CH_CHICR_CICH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.CICH */
#define IFX_SDMA_BLK_CH_CHICR_CICH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.CICH */
#define IFX_SDMA_BLK_CH_CHICR_CICH_OFF (18)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.CTL */
#define IFX_SDMA_BLK_CH_CHICR_CTL_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.CTL */
#define IFX_SDMA_BLK_CH_CHICR_CTL_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.CTL */
#define IFX_SDMA_BLK_CH_CHICR_CTL_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.CWRP */
#define IFX_SDMA_BLK_CH_CHICR_CWRP_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.CWRP */
#define IFX_SDMA_BLK_CH_CHICR_CWRP_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.CWRP */
#define IFX_SDMA_BLK_CH_CHICR_CWRP_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.ETRL */
#define IFX_SDMA_BLK_CH_CHICR_ETRL_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.ETRL */
#define IFX_SDMA_BLK_CH_CHICR_ETRL_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.ETRL */
#define IFX_SDMA_BLK_CH_CHICR_ETRL_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.INTCT */
#define IFX_SDMA_BLK_CH_CHICR_INTCT_LEN (2)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.INTCT */
#define IFX_SDMA_BLK_CH_CHICR_INTCT_MSK (0x3)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.INTCT */
#define IFX_SDMA_BLK_CH_CHICR_INTCT_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.IRDV */
#define IFX_SDMA_BLK_CH_CHICR_IRDV_LEN (4)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.IRDV */
#define IFX_SDMA_BLK_CH_CHICR_IRDV_MSK (0xf)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.IRDV */
#define IFX_SDMA_BLK_CH_CHICR_IRDV_OFF (12)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPDE */
#define IFX_SDMA_BLK_CH_CHICR_WRPDE_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPDE */
#define IFX_SDMA_BLK_CH_CHICR_WRPDE_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPDE */
#define IFX_SDMA_BLK_CH_CHICR_WRPDE_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPSE */
#define IFX_SDMA_BLK_CH_CHICR_WRPSE_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPSE */
#define IFX_SDMA_BLK_CH_CHICR_WRPSE_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHICR_Bits.WRPSE */
#define IFX_SDMA_BLK_CH_CHICR_WRPSE_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.CH */
#define IFX_SDMA_BLK_CH_CHSR_CH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.CH */
#define IFX_SDMA_BLK_CH_CHSR_CH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.CH */
#define IFX_SDMA_BLK_CH_CHSR_CH_OFF (24)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.HTRE */
#define IFX_SDMA_BLK_CH_CHSR_HTRE_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.HTRE */
#define IFX_SDMA_BLK_CH_CHSR_HTRE_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.HTRE */
#define IFX_SDMA_BLK_CH_CHSR_HTRE_OFF (25)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.ICH */
#define IFX_SDMA_BLK_CH_CHSR_ICH_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.ICH */
#define IFX_SDMA_BLK_CH_CHSR_ICH_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.ICH */
#define IFX_SDMA_BLK_CH_CHSR_ICH_OFF (18)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.IPM */
#define IFX_SDMA_BLK_CH_CHSR_IPM_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.IPM */
#define IFX_SDMA_BLK_CH_CHSR_IPM_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.IPM */
#define IFX_SDMA_BLK_CH_CHSR_IPM_OFF (19)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.LXO */
#define IFX_SDMA_BLK_CH_CHSR_LXO_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.LXO */
#define IFX_SDMA_BLK_CH_CHSR_LXO_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.LXO */
#define IFX_SDMA_BLK_CH_CHSR_LXO_OFF (15)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.TCOUNT */
#define IFX_SDMA_BLK_CH_CHSR_TCOUNT_LEN (14)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.TCOUNT */
#define IFX_SDMA_BLK_CH_CHSR_TCOUNT_MSK (0x3fff)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.TCOUNT */
#define IFX_SDMA_BLK_CH_CHSR_TCOUNT_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.TRL */
#define IFX_SDMA_BLK_CH_CHSR_TRL_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.TRL */
#define IFX_SDMA_BLK_CH_CHSR_TRL_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.TRL */
#define IFX_SDMA_BLK_CH_CHSR_TRL_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPD */
#define IFX_SDMA_BLK_CH_CHSR_WRPD_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPD */
#define IFX_SDMA_BLK_CH_CHSR_WRPD_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPD */
#define IFX_SDMA_BLK_CH_CHSR_WRPD_OFF (17)

/** \\brief  Length for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPS */
#define IFX_SDMA_BLK_CH_CHSR_WRPS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPS */
#define IFX_SDMA_BLK_CH_CHSR_WRPS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_CHSR_Bits.WRPS */
#define IFX_SDMA_BLK_CH_CHSR_WRPS_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_CH_DADR_Bits.DADR */
#define IFX_SDMA_BLK_CH_DADR_DADR_LEN (32)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_DADR_Bits.DADR */
#define IFX_SDMA_BLK_CH_DADR_DADR_MSK (0xffffffff)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_DADR_Bits.DADR */
#define IFX_SDMA_BLK_CH_DADR_DADR_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_SADR_Bits.SADR */
#define IFX_SDMA_BLK_CH_SADR_SADR_LEN (32)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_SADR_Bits.SADR */
#define IFX_SDMA_BLK_CH_SADR_SADR_MSK (0xffffffff)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_SADR_Bits.SADR */
#define IFX_SDMA_BLK_CH_SADR_SADR_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CH_SHADR_Bits.SHADR */
#define IFX_SDMA_BLK_CH_SHADR_SHADR_LEN (32)

/** \\brief  Mask for Ifx_SDMA_BLK_CH_SHADR_Bits.SHADR */
#define IFX_SDMA_BLK_CH_SHADR_SHADR_MSK (0xffffffff)

/** \\brief  Offset for Ifx_SDMA_BLK_CH_SHADR_Bits.SHADR */
#define IFX_SDMA_BLK_CH_SHADR_SHADR_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT0 */
#define IFX_SDMA_BLK_CHINTR0_SIT0_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT0 */
#define IFX_SDMA_BLK_CHINTR0_SIT0_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT0 */
#define IFX_SDMA_BLK_CHINTR0_SIT0_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT1 */
#define IFX_SDMA_BLK_CHINTR0_SIT1_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT1 */
#define IFX_SDMA_BLK_CHINTR0_SIT1_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT1 */
#define IFX_SDMA_BLK_CHINTR0_SIT1_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT2 */
#define IFX_SDMA_BLK_CHINTR0_SIT2_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT2 */
#define IFX_SDMA_BLK_CHINTR0_SIT2_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT2 */
#define IFX_SDMA_BLK_CHINTR0_SIT2_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT3 */
#define IFX_SDMA_BLK_CHINTR0_SIT3_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT3 */
#define IFX_SDMA_BLK_CHINTR0_SIT3_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT3 */
#define IFX_SDMA_BLK_CHINTR0_SIT3_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT4 */
#define IFX_SDMA_BLK_CHINTR0_SIT4_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT4 */
#define IFX_SDMA_BLK_CHINTR0_SIT4_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT4 */
#define IFX_SDMA_BLK_CHINTR0_SIT4_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT5 */
#define IFX_SDMA_BLK_CHINTR0_SIT5_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT5 */
#define IFX_SDMA_BLK_CHINTR0_SIT5_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT5 */
#define IFX_SDMA_BLK_CHINTR0_SIT5_OFF (5)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT6 */
#define IFX_SDMA_BLK_CHINTR0_SIT6_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT6 */
#define IFX_SDMA_BLK_CHINTR0_SIT6_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT6 */
#define IFX_SDMA_BLK_CHINTR0_SIT6_OFF (6)

/** \\brief  Length for Ifx_SDMA_BLK_CHINTR0_Bits.SIT7 */
#define IFX_SDMA_BLK_CHINTR0_SIT7_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHINTR0_Bits.SIT7 */
#define IFX_SDMA_BLK_CHINTR0_SIT7_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHINTR0_Bits.SIT7 */
#define IFX_SDMA_BLK_CHINTR0_SIT7_OFF (7)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH0 */
#define IFX_SDMA_BLK_CHRSTR0_CH0_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH0 */
#define IFX_SDMA_BLK_CHRSTR0_CH0_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH0 */
#define IFX_SDMA_BLK_CHRSTR0_CH0_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH1 */
#define IFX_SDMA_BLK_CHRSTR0_CH1_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH1 */
#define IFX_SDMA_BLK_CHRSTR0_CH1_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH1 */
#define IFX_SDMA_BLK_CHRSTR0_CH1_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH2 */
#define IFX_SDMA_BLK_CHRSTR0_CH2_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH2 */
#define IFX_SDMA_BLK_CHRSTR0_CH2_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH2 */
#define IFX_SDMA_BLK_CHRSTR0_CH2_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH3 */
#define IFX_SDMA_BLK_CHRSTR0_CH3_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH3 */
#define IFX_SDMA_BLK_CHRSTR0_CH3_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH3 */
#define IFX_SDMA_BLK_CHRSTR0_CH3_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH4 */
#define IFX_SDMA_BLK_CHRSTR0_CH4_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH4 */
#define IFX_SDMA_BLK_CHRSTR0_CH4_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH4 */
#define IFX_SDMA_BLK_CHRSTR0_CH4_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH5 */
#define IFX_SDMA_BLK_CHRSTR0_CH5_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH5 */
#define IFX_SDMA_BLK_CHRSTR0_CH5_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH5 */
#define IFX_SDMA_BLK_CHRSTR0_CH5_OFF (5)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH6 */
#define IFX_SDMA_BLK_CHRSTR0_CH6_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH6 */
#define IFX_SDMA_BLK_CHRSTR0_CH6_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH6 */
#define IFX_SDMA_BLK_CHRSTR0_CH6_OFF (6)

/** \\brief  Length for Ifx_SDMA_BLK_CHRSTR0_Bits.CH7 */
#define IFX_SDMA_BLK_CHRSTR0_CH7_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CHRSTR0_Bits.CH7 */
#define IFX_SDMA_BLK_CHRSTR0_CH7_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CHRSTR0_Bits.CH7 */
#define IFX_SDMA_BLK_CHRSTR0_CH7_OFF (7)

/** \\brief  Length for Ifx_SDMA_BLK_CLRE_Bits.CFPIER */
#define IFX_SDMA_BLK_CLRE_CFPIER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CLRE_Bits.CFPIER */
#define IFX_SDMA_BLK_CLRE_CFPIER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CLRE_Bits.CFPIER */
#define IFX_SDMA_BLK_CLRE_CFPIER_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_CLRE_Bits.CMExDER */
#define IFX_SDMA_BLK_CLRE_CMEXDER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CLRE_Bits.CMExDER */
#define IFX_SDMA_BLK_CLRE_CMEXDER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CLRE_Bits.CMExDER */
#define IFX_SDMA_BLK_CLRE_CMEXDER_OFF (17)

/** \\brief  Length for Ifx_SDMA_BLK_CLRE_Bits.CMExSER */
#define IFX_SDMA_BLK_CLRE_CMEXSER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CLRE_Bits.CMExSER */
#define IFX_SDMA_BLK_CLRE_CMEXSER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CLRE_Bits.CMExSER */
#define IFX_SDMA_BLK_CLRE_CMEXSER_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_CLRE_Bits.CPERER */
#define IFX_SDMA_BLK_CLRE_CPERER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CLRE_Bits.CPERER */
#define IFX_SDMA_BLK_CLRE_CPERER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CLRE_Bits.CPERER */
#define IFX_SDMA_BLK_CLRE_CPERER_OFF (22)

/** \\brief  Length for Ifx_SDMA_BLK_CLRE_Bits.CSRIER */
#define IFX_SDMA_BLK_CLRE_CSRIER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_CLRE_Bits.CSRIER */
#define IFX_SDMA_BLK_CLRE_CSRIER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_CLRE_Bits.CSRIER */
#define IFX_SDMA_BLK_CLRE_CSRIER_OFF (21)

/** \\brief  Length for Ifx_SDMA_BLK_EER_Bits.EDER */
#define IFX_SDMA_BLK_EER_EDER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_EER_Bits.EDER */
#define IFX_SDMA_BLK_EER_EDER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_EER_Bits.EDER */
#define IFX_SDMA_BLK_EER_EDER_OFF (17)

/** \\brief  Length for Ifx_SDMA_BLK_EER_Bits.ESER */
#define IFX_SDMA_BLK_EER_ESER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_EER_Bits.ESER */
#define IFX_SDMA_BLK_EER_ESER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_EER_Bits.ESER */
#define IFX_SDMA_BLK_EER_ESER_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.DER */
#define IFX_SDMA_BLK_ERRSR_DER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.DER */
#define IFX_SDMA_BLK_ERRSR_DER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.DER */
#define IFX_SDMA_BLK_ERRSR_DER_OFF (17)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.FPIER */
#define IFX_SDMA_BLK_ERRSR_FPIER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.FPIER */
#define IFX_SDMA_BLK_ERRSR_FPIER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.FPIER */
#define IFX_SDMA_BLK_ERRSR_FPIER_OFF (20)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.LEC */
#define IFX_SDMA_BLK_ERRSR_LEC_LEN (6)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.LEC */
#define IFX_SDMA_BLK_ERRSR_LEC_MSK (0x3f)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.LEC */
#define IFX_SDMA_BLK_ERRSR_LEC_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.PERER */
#define IFX_SDMA_BLK_ERRSR_PERER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.PERER */
#define IFX_SDMA_BLK_ERRSR_PERER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.PERER */
#define IFX_SDMA_BLK_ERRSR_PERER_OFF (22)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.SER */
#define IFX_SDMA_BLK_ERRSR_SER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.SER */
#define IFX_SDMA_BLK_ERRSR_SER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.SER */
#define IFX_SDMA_BLK_ERRSR_SER_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ERRSR_Bits.SRIER */
#define IFX_SDMA_BLK_ERRSR_SRIER_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ERRSR_Bits.SRIER */
#define IFX_SDMA_BLK_ERRSR_SRIER_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ERRSR_Bits.SRIER */
#define IFX_SDMA_BLK_ERRSR_SRIER_OFF (21)

/** \\brief  Length for Ifx_SDMA_BLK_ME_INTR_Bits.SIT */
#define IFX_SDMA_BLK_ME_INTR_SIT_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_INTR_Bits.SIT */
#define IFX_SDMA_BLK_ME_INTR_SIT_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_INTR_Bits.SIT */
#define IFX_SDMA_BLK_ME_INTR_SIT_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ME_PR_Bits.PAT00 */
#define IFX_SDMA_BLK_ME_PR_PAT00_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_PR_Bits.PAT00 */
#define IFX_SDMA_BLK_ME_PR_PAT00_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_PR_Bits.PAT00 */
#define IFX_SDMA_BLK_ME_PR_PAT00_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ME_PR_Bits.PAT01 */
#define IFX_SDMA_BLK_ME_PR_PAT01_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_PR_Bits.PAT01 */
#define IFX_SDMA_BLK_ME_PR_PAT01_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_PR_Bits.PAT01 */
#define IFX_SDMA_BLK_ME_PR_PAT01_OFF (8)

/** \\brief  Length for Ifx_SDMA_BLK_ME_PR_Bits.PAT02 */
#define IFX_SDMA_BLK_ME_PR_PAT02_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_PR_Bits.PAT02 */
#define IFX_SDMA_BLK_ME_PR_PAT02_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_PR_Bits.PAT02 */
#define IFX_SDMA_BLK_ME_PR_PAT02_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ME_PR_Bits.PAT03 */
#define IFX_SDMA_BLK_ME_PR_PAT03_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_PR_Bits.PAT03 */
#define IFX_SDMA_BLK_ME_PR_PAT03_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_PR_Bits.PAT03 */
#define IFX_SDMA_BLK_ME_PR_PAT03_OFF (24)

/** \\brief  Length for Ifx_SDMA_BLK_ME_R_Bits.RD00 */
#define IFX_SDMA_BLK_ME_R_RD00_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_R_Bits.RD00 */
#define IFX_SDMA_BLK_ME_R_RD00_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_R_Bits.RD00 */
#define IFX_SDMA_BLK_ME_R_RD00_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ME_R_Bits.RD01 */
#define IFX_SDMA_BLK_ME_R_RD01_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_R_Bits.RD01 */
#define IFX_SDMA_BLK_ME_R_RD01_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_R_Bits.RD01 */
#define IFX_SDMA_BLK_ME_R_RD01_OFF (8)

/** \\brief  Length for Ifx_SDMA_BLK_ME_R_Bits.RD02 */
#define IFX_SDMA_BLK_ME_R_RD02_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_R_Bits.RD02 */
#define IFX_SDMA_BLK_ME_R_RD02_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_R_Bits.RD02 */
#define IFX_SDMA_BLK_ME_R_RD02_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ME_R_Bits.RD03 */
#define IFX_SDMA_BLK_ME_R_RD03_LEN (8)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_R_Bits.RD03 */
#define IFX_SDMA_BLK_ME_R_RD03_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_R_Bits.RD03 */
#define IFX_SDMA_BLK_ME_R_RD03_OFF (24)

/** \\brief  Length for Ifx_SDMA_BLK_ME_SR_Bits.CH */
#define IFX_SDMA_BLK_ME_SR_CH_LEN (6)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_SR_Bits.CH */
#define IFX_SDMA_BLK_ME_SR_CH_MSK (0x3f)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_SR_Bits.CH */
#define IFX_SDMA_BLK_ME_SR_CH_OFF (16)

/** \\brief  Length for Ifx_SDMA_BLK_ME_SR_Bits.RS */
#define IFX_SDMA_BLK_ME_SR_RS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_SR_Bits.RS */
#define IFX_SDMA_BLK_ME_SR_RS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_SR_Bits.RS */
#define IFX_SDMA_BLK_ME_SR_RS_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_ME_SR_Bits.WS */
#define IFX_SDMA_BLK_ME_SR_WS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_ME_SR_Bits.WS */
#define IFX_SDMA_BLK_ME_SR_WS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_ME_SR_Bits.WS */
#define IFX_SDMA_BLK_ME_SR_WS_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC0 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC0_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC0 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC0_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC0 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC0_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC1 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC1_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC1 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC1_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC1 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC1_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC2 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC2_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC2 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC2_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC2 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC2_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC3 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC3_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC3 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC3_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC3 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC3_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC4 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC4_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC4 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC4_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC4 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC4_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC5 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC5_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC5 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC5_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC5 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC5_OFF (5)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC6 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC6_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC6 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC6_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC6 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC6_OFF (6)

/** \\brief  Length for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC7 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC7_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC7 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC7_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSACR0_Bits.SUSAC7 */
#define IFX_SDMA_BLK_SUSACR0_SUSAC7_OFF (7)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN0 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN0_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN0 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN0_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN0 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN0_OFF (0)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN1 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN1_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN1 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN1_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN1 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN1_OFF (1)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN2 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN2_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN2 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN2_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN2 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN2_OFF (2)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN3 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN3_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN3 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN3_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN3 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN3_OFF (3)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN4 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN4_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN4 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN4_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN4 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN4_OFF (4)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN5 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN5_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN5 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN5_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN5 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN5_OFF (5)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN6 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN6_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN6 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN6_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN6 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN6_OFF (6)

/** \\brief  Length for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN7 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN7_LEN (1)

/** \\brief  Mask for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN7 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN7_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_BLK_SUSENR0_Bits.SUSEN7 */
#define IFX_SDMA_BLK_SUSENR0_SUSEN7_OFF (7)

/** \\brief  Length for Ifx_SDMA_CLC0_Bits.DISR */
#define IFX_SDMA_CLC0_DISR_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC0_Bits.DISR */
#define IFX_SDMA_CLC0_DISR_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC0_Bits.DISR */
#define IFX_SDMA_CLC0_DISR_OFF (0)

/** \\brief  Length for Ifx_SDMA_CLC0_Bits.DISS */
#define IFX_SDMA_CLC0_DISS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC0_Bits.DISS */
#define IFX_SDMA_CLC0_DISS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC0_Bits.DISS */
#define IFX_SDMA_CLC0_DISS_OFF (1)

/** \\brief  Length for Ifx_SDMA_CLC0_Bits.EDIS */
#define IFX_SDMA_CLC0_EDIS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC0_Bits.EDIS */
#define IFX_SDMA_CLC0_EDIS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC0_Bits.EDIS */
#define IFX_SDMA_CLC0_EDIS_OFF (3)

/** \\brief  Length for Ifx_SDMA_CLC1_Bits.DISR */
#define IFX_SDMA_CLC1_DISR_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC1_Bits.DISR */
#define IFX_SDMA_CLC1_DISR_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC1_Bits.DISR */
#define IFX_SDMA_CLC1_DISR_OFF (0)

/** \\brief  Length for Ifx_SDMA_CLC1_Bits.DISS */
#define IFX_SDMA_CLC1_DISS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC1_Bits.DISS */
#define IFX_SDMA_CLC1_DISS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC1_Bits.DISS */
#define IFX_SDMA_CLC1_DISS_OFF (1)

/** \\brief  Length for Ifx_SDMA_CLC1_Bits.EDIS */
#define IFX_SDMA_CLC1_EDIS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_CLC1_Bits.EDIS */
#define IFX_SDMA_CLC1_EDIS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_CLC1_Bits.EDIS */
#define IFX_SDMA_CLC1_EDIS_OFF (3)

/** \\brief  Length for Ifx_SDMA_CRCCH_RD_Bits.RDCRC */
#define IFX_SDMA_CRCCH_RD_RDCRC_LEN (32)

/** \\brief  Mask for Ifx_SDMA_CRCCH_RD_Bits.RDCRC */
#define IFX_SDMA_CRCCH_RD_RDCRC_MSK (0xffffffff)

/** \\brief  Offset for Ifx_SDMA_CRCCH_RD_Bits.RDCRC */
#define IFX_SDMA_CRCCH_RD_RDCRC_OFF (0)

/** \\brief  Length for Ifx_SDMA_CRCCH_SD_Bits.SDCRC */
#define IFX_SDMA_CRCCH_SD_SDCRC_LEN (32)

/** \\brief  Mask for Ifx_SDMA_CRCCH_SD_Bits.SDCRC */
#define IFX_SDMA_CRCCH_SD_SDCRC_MSK (0xffffffff)

/** \\brief  Offset for Ifx_SDMA_CRCCH_SD_Bits.SDCRC */
#define IFX_SDMA_CRCCH_SD_SDCRC_OFF (0)

/** \\brief  Length for Ifx_SDMA_ID_Bits.MODNUMBER */
#define IFX_SDMA_ID_MODNUMBER_LEN (16)

/** \\brief  Mask for Ifx_SDMA_ID_Bits.MODNUMBER */
#define IFX_SDMA_ID_MODNUMBER_MSK (0xffff)

/** \\brief  Offset for Ifx_SDMA_ID_Bits.MODNUMBER */
#define IFX_SDMA_ID_MODNUMBER_OFF (16)

/** \\brief  Length for Ifx_SDMA_ID_Bits.MODREV */
#define IFX_SDMA_ID_MODREV_LEN (8)

/** \\brief  Mask for Ifx_SDMA_ID_Bits.MODREV */
#define IFX_SDMA_ID_MODREV_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_ID_Bits.MODREV */
#define IFX_SDMA_ID_MODREV_OFF (0)

/** \\brief  Length for Ifx_SDMA_ID_Bits.MODTYPE */
#define IFX_SDMA_ID_MODTYPE_LEN (8)

/** \\brief  Mask for Ifx_SDMA_ID_Bits.MODTYPE */
#define IFX_SDMA_ID_MODTYPE_MSK (0xff)

/** \\brief  Offset for Ifx_SDMA_ID_Bits.MODTYPE */
#define IFX_SDMA_ID_MODTYPE_OFF (8)

/** \\brief  Length for Ifx_SDMA_OTSS_Bits.BS */
#define IFX_SDMA_OTSS_BS_LEN (1)

/** \\brief  Mask for Ifx_SDMA_OTSS_Bits.BS */
#define IFX_SDMA_OTSS_BS_MSK (0x1)

/** \\brief  Offset for Ifx_SDMA_OTSS_Bits.BS */
#define IFX_SDMA_OTSS_BS_OFF (7)

/** \\brief  Length for Ifx_SDMA_OTSS_Bits.TGS */
#define IFX_SDMA_OTSS_TGS_LEN (4)

/** \\brief  Mask for Ifx_SDMA_OTSS_Bits.TGS */
#define IFX_SDMA_OTSS_TGS_MSK (0xf)

/** \\brief  Offset for Ifx_SDMA_OTSS_Bits.TGS */
#define IFX_SDMA_OTSS_TGS_OFF (0)
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXSDMA_BF_H */
