<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : DRAM Timings 3 Register - dramtiming3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : DRAM Timings 3 Register - dramtiming3</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register implements JEDEC standardized timing parameters. It should be programmed in clock cycles, for the value specified by the memory vendor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[3:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">Read to Precharge Time</a> </td></tr>
<tr>
<td align="left">[8:4] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">Activate to Precharge Time</a> </td></tr>
<tr>
<td align="left">[14:9] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">Row Cycle Time</a> </td></tr>
<tr>
<td align="left">[18:15] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">Mode Register Programming Delay</a> </td></tr>
<tr>
<td align="left">[22:19] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">CAS to CAS Delay</a> </td></tr>
<tr>
<td align="left">[31:23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Read to Precharge Time - trtp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6515f5baf0c98ae51bfeb8f5d58fa1a6"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING3_TRTP"></a></p>
<p>The read to precharge timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga23fc2be4ca458bc80a44a58482ae0e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga23fc2be4ca458bc80a44a58482ae0e48">ALT_SDR_CTL_DRAMTIMING3_TRTP_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga23fc2be4ca458bc80a44a58482ae0e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f30018bada86f2f267c97975cdaa85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga9f30018bada86f2f267c97975cdaa85e">ALT_SDR_CTL_DRAMTIMING3_TRTP_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9f30018bada86f2f267c97975cdaa85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8e762c60f956305a17bccceae79518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gacb8e762c60f956305a17bccceae79518">ALT_SDR_CTL_DRAMTIMING3_TRTP_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacb8e762c60f956305a17bccceae79518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499d34d763562900494dc0d6d1c65f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga499d34d763562900494dc0d6d1c65f7b">ALT_SDR_CTL_DRAMTIMING3_TRTP_SET_MSK</a>&#160;&#160;&#160;0x0000000f</td></tr>
<tr class="separator:ga499d34d763562900494dc0d6d1c65f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892ca14d0c8c3aaefccd0bf32ff3a70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga892ca14d0c8c3aaefccd0bf32ff3a70a">ALT_SDR_CTL_DRAMTIMING3_TRTP_CLR_MSK</a>&#160;&#160;&#160;0xfffffff0</td></tr>
<tr class="separator:ga892ca14d0c8c3aaefccd0bf32ff3a70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2362ad127c64075d87266b4d19fb4e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga2362ad127c64075d87266b4d19fb4e04">ALT_SDR_CTL_DRAMTIMING3_TRTP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2362ad127c64075d87266b4d19fb4e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2cfb0d46586b0f0ae7b0e904040dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gabc2cfb0d46586b0f0ae7b0e904040dff">ALT_SDR_CTL_DRAMTIMING3_TRTP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td></tr>
<tr class="separator:gabc2cfb0d46586b0f0ae7b0e904040dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c9e08a031087a1b715370c6c26e57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga71c9e08a031087a1b715370c6c26e57b">ALT_SDR_CTL_DRAMTIMING3_TRTP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td></tr>
<tr class="separator:ga71c9e08a031087a1b715370c6c26e57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Activate to Precharge Time - tras </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd0042aefb9f0131ea1fd516877373209"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING3_TRAS"></a></p>
<p>The activate to precharge timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga423547aa2a0d49127cc114288aae2617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga423547aa2a0d49127cc114288aae2617">ALT_SDR_CTL_DRAMTIMING3_TRAS_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga423547aa2a0d49127cc114288aae2617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad804683929f77dc23d40386fcae4b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gad804683929f77dc23d40386fcae4b7e1">ALT_SDR_CTL_DRAMTIMING3_TRAS_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad804683929f77dc23d40386fcae4b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1e1c1a5e5aefa212c62f2dbd9e02be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gafd1e1c1a5e5aefa212c62f2dbd9e02be">ALT_SDR_CTL_DRAMTIMING3_TRAS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gafd1e1c1a5e5aefa212c62f2dbd9e02be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303c51f42f429b8058aaf35be06022d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga303c51f42f429b8058aaf35be06022d7">ALT_SDR_CTL_DRAMTIMING3_TRAS_SET_MSK</a>&#160;&#160;&#160;0x000001f0</td></tr>
<tr class="separator:ga303c51f42f429b8058aaf35be06022d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f3d56c4467baa50a3777c6c731eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaf0f3d56c4467baa50a3777c6c731eb26">ALT_SDR_CTL_DRAMTIMING3_TRAS_CLR_MSK</a>&#160;&#160;&#160;0xfffffe0f</td></tr>
<tr class="separator:gaf0f3d56c4467baa50a3777c6c731eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8a862c4956270fc26de814efe166ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga4c8a862c4956270fc26de814efe166ca">ALT_SDR_CTL_DRAMTIMING3_TRAS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4c8a862c4956270fc26de814efe166ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89700102a1314a03730d495c6aceb2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga89700102a1314a03730d495c6aceb2e6">ALT_SDR_CTL_DRAMTIMING3_TRAS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000001f0) &gt;&gt; 4)</td></tr>
<tr class="separator:ga89700102a1314a03730d495c6aceb2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5162e1a6c141ccb4a6adabe56257040b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga5162e1a6c141ccb4a6adabe56257040b">ALT_SDR_CTL_DRAMTIMING3_TRAS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000001f0)</td></tr>
<tr class="separator:ga5162e1a6c141ccb4a6adabe56257040b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Row Cycle Time - trc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9b506da4a843f0fb53fbb2115e09bd2f"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING3_TRC"></a></p>
<p>The activate to activate timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga59b57a056073a2dc1b58f25398defda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga59b57a056073a2dc1b58f25398defda9">ALT_SDR_CTL_DRAMTIMING3_TRC_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga59b57a056073a2dc1b58f25398defda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b4ca079f9b3ff37f8a4424b7ae59d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga95b4ca079f9b3ff37f8a4424b7ae59d6">ALT_SDR_CTL_DRAMTIMING3_TRC_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga95b4ca079f9b3ff37f8a4424b7ae59d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa409cc28bfe033843e6992ebc5dc00e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaa409cc28bfe033843e6992ebc5dc00e4">ALT_SDR_CTL_DRAMTIMING3_TRC_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaa409cc28bfe033843e6992ebc5dc00e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082ecf53a3fdd9897e0ff8b5070ba534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga082ecf53a3fdd9897e0ff8b5070ba534">ALT_SDR_CTL_DRAMTIMING3_TRC_SET_MSK</a>&#160;&#160;&#160;0x00007e00</td></tr>
<tr class="separator:ga082ecf53a3fdd9897e0ff8b5070ba534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b2452b49d3edf18c05fd12085ffc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gae7b2452b49d3edf18c05fd12085ffc1a">ALT_SDR_CTL_DRAMTIMING3_TRC_CLR_MSK</a>&#160;&#160;&#160;0xffff81ff</td></tr>
<tr class="separator:gae7b2452b49d3edf18c05fd12085ffc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5aad5b83e09e470a84e98a41d8d4a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaf5aad5b83e09e470a84e98a41d8d4a52">ALT_SDR_CTL_DRAMTIMING3_TRC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf5aad5b83e09e470a84e98a41d8d4a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d27685899d234981b69dcd8772548af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga1d27685899d234981b69dcd8772548af">ALT_SDR_CTL_DRAMTIMING3_TRC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007e00) &gt;&gt; 9)</td></tr>
<tr class="separator:ga1d27685899d234981b69dcd8772548af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8307a4f31066b5aea40efc38774740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gacc8307a4f31066b5aea40efc38774740">ALT_SDR_CTL_DRAMTIMING3_TRC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00007e00)</td></tr>
<tr class="separator:gacc8307a4f31066b5aea40efc38774740"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Mode Register Programming Delay - tmrd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9f0a258a0349d0a1f6adbb83670c6f21"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING3_TMRD"></a></p>
<p>Mode register timing parameter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga44f883c737c5b340bb094941eb5dd461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga44f883c737c5b340bb094941eb5dd461">ALT_SDR_CTL_DRAMTIMING3_TMRD_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga44f883c737c5b340bb094941eb5dd461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3005c94f74583fb0fb0395e69bd7d506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga3005c94f74583fb0fb0395e69bd7d506">ALT_SDR_CTL_DRAMTIMING3_TMRD_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga3005c94f74583fb0fb0395e69bd7d506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018d8eae7fef65af1deafc442d9fda40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga018d8eae7fef65af1deafc442d9fda40">ALT_SDR_CTL_DRAMTIMING3_TMRD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga018d8eae7fef65af1deafc442d9fda40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf5edabd359fd4e8070f98cc9f2c85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaedf5edabd359fd4e8070f98cc9f2c85b">ALT_SDR_CTL_DRAMTIMING3_TMRD_SET_MSK</a>&#160;&#160;&#160;0x00078000</td></tr>
<tr class="separator:gaedf5edabd359fd4e8070f98cc9f2c85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a7fe9dc8626a71de90f7682b24f04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga83a7fe9dc8626a71de90f7682b24f04e">ALT_SDR_CTL_DRAMTIMING3_TMRD_CLR_MSK</a>&#160;&#160;&#160;0xfff87fff</td></tr>
<tr class="separator:ga83a7fe9dc8626a71de90f7682b24f04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5655f552beab567729adb997dee0e729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga5655f552beab567729adb997dee0e729">ALT_SDR_CTL_DRAMTIMING3_TMRD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5655f552beab567729adb997dee0e729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab699777ca90913f781b945a2c93e2e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gab699777ca90913f781b945a2c93e2e07">ALT_SDR_CTL_DRAMTIMING3_TMRD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00078000) &gt;&gt; 15)</td></tr>
<tr class="separator:gab699777ca90913f781b945a2c93e2e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ecd1f0c5a9064a8b641062b50017ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gad1ecd1f0c5a9064a8b641062b50017ec">ALT_SDR_CTL_DRAMTIMING3_TMRD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00078000)</td></tr>
<tr class="separator:gad1ecd1f0c5a9064a8b641062b50017ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CAS to CAS Delay - tccd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp829e586ca1d88e8fca0f319e38b523e0"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING3_TCCD"></a></p>
<p>The CAS to CAS delay time.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7feab77fd028bcf550fee890865c624a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga7feab77fd028bcf550fee890865c624a">ALT_SDR_CTL_DRAMTIMING3_TCCD_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga7feab77fd028bcf550fee890865c624a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d8aa5f5b4c1b541e9afd509af6abe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga58d8aa5f5b4c1b541e9afd509af6abe0">ALT_SDR_CTL_DRAMTIMING3_TCCD_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga58d8aa5f5b4c1b541e9afd509af6abe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840e131baafa2111c8d03511c6942b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga840e131baafa2111c8d03511c6942b56">ALT_SDR_CTL_DRAMTIMING3_TCCD_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga840e131baafa2111c8d03511c6942b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf15b19eb618400da7ff6429772c584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaaaf15b19eb618400da7ff6429772c584">ALT_SDR_CTL_DRAMTIMING3_TCCD_SET_MSK</a>&#160;&#160;&#160;0x00780000</td></tr>
<tr class="separator:gaaaf15b19eb618400da7ff6429772c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884e988d5eba56c35c24eee34438ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga2884e988d5eba56c35c24eee34438ec7">ALT_SDR_CTL_DRAMTIMING3_TCCD_CLR_MSK</a>&#160;&#160;&#160;0xff87ffff</td></tr>
<tr class="separator:ga2884e988d5eba56c35c24eee34438ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e2ea2e9ee04502a25353c1082a48a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaa7e2ea2e9ee04502a25353c1082a48a9">ALT_SDR_CTL_DRAMTIMING3_TCCD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa7e2ea2e9ee04502a25353c1082a48a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34979ca6b24dbb36de2ddd651250fb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga34979ca6b24dbb36de2ddd651250fb47">ALT_SDR_CTL_DRAMTIMING3_TCCD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00780000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga34979ca6b24dbb36de2ddd651250fb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36582f5ccb1be9df0a6f1c47ee6fa8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga36582f5ccb1be9df0a6f1c47ee6fa8cb">ALT_SDR_CTL_DRAMTIMING3_TCCD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00780000)</td></tr>
<tr class="separator:ga36582f5ccb1be9df0a6f1c47ee6fa8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s">ALT_SDR_CTL_DRAMTIMING3_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa5abb9ea8986e67d58fca3794f60717e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#gaa5abb9ea8986e67d58fca3794f60717e">ALT_SDR_CTL_DRAMTIMING3_OFST</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gaa5abb9ea8986e67d58fca3794f60717e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga64798e64b759b95d7d03b631706dff7e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s">ALT_SDR_CTL_DRAMTIMING3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga64798e64b759b95d7d03b631706dff7e">ALT_SDR_CTL_DRAMTIMING3_t</a></td></tr>
<tr class="separator:ga64798e64b759b95d7d03b631706dff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMTIMING3_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html">ALT_SDR_CTL_DRAMTIMING3</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abcf68c9aab300093bfcca4dc6b053a79"></a>uint32_t</td>
<td class="fieldname">
trtp: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">Read to Precharge Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9c642a76da7e0d5f5f467de561bd4ee8"></a>uint32_t</td>
<td class="fieldname">
tras: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">Activate to Precharge Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a138f005c396eabcb74afb8a0a1a9e6bb"></a>uint32_t</td>
<td class="fieldname">
trc: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">Row Cycle Time</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4e2c137b71c05d190124a33ab7ed9bb"></a>uint32_t</td>
<td class="fieldname">
tmrd: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">Mode Register Programming Delay</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a227f6276bc8168eafad4af1c4e92b33e"></a>uint32_t</td>
<td class="fieldname">
tccd: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">CAS to CAS Delay</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9cb1d5e050ebf283df368373b5f53969"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 9</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga23fc2be4ca458bc80a44a58482ae0e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f30018bada86f2f267c97975cdaa85e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb8e762c60f956305a17bccceae79518"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga499d34d763562900494dc0d6d1c65f7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_SET_MSK&#160;&#160;&#160;0x0000000f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga892ca14d0c8c3aaefccd0bf32ff3a70a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_CLR_MSK&#160;&#160;&#160;0xfffffff0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2362ad127c64075d87266b4d19fb4e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gabc2cfb0d46586b0f0ae7b0e904040dff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000000f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga71c9e08a031087a1b715370c6c26e57b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRTP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRTP">ALT_SDR_CTL_DRAMTIMING3_TRTP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga423547aa2a0d49127cc114288aae2617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad804683929f77dc23d40386fcae4b7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd1e1c1a5e5aefa212c62f2dbd9e02be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga303c51f42f429b8058aaf35be06022d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_SET_MSK&#160;&#160;&#160;0x000001f0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0f3d56c4467baa50a3777c6c731eb26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_CLR_MSK&#160;&#160;&#160;0xfffffe0f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c8a862c4956270fc26de814efe166ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga89700102a1314a03730d495c6aceb2e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000001f0) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5162e1a6c141ccb4a6adabe56257040b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRAS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x000001f0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRAS">ALT_SDR_CTL_DRAMTIMING3_TRAS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga59b57a056073a2dc1b58f25398defda9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95b4ca079f9b3ff37f8a4424b7ae59d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa409cc28bfe033843e6992ebc5dc00e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga082ecf53a3fdd9897e0ff8b5070ba534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_SET_MSK&#160;&#160;&#160;0x00007e00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7b2452b49d3edf18c05fd12085ffc1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_CLR_MSK&#160;&#160;&#160;0xffff81ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf5aad5b83e09e470a84e98a41d8d4a52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga1d27685899d234981b69dcd8772548af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007e00) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacc8307a4f31066b5aea40efc38774740"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TRC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00007e00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TRC">ALT_SDR_CTL_DRAMTIMING3_TRC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga44f883c737c5b340bb094941eb5dd461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3005c94f74583fb0fb0395e69bd7d506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga018d8eae7fef65af1deafc442d9fda40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedf5edabd359fd4e8070f98cc9f2c85b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_SET_MSK&#160;&#160;&#160;0x00078000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga83a7fe9dc8626a71de90f7682b24f04e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_CLR_MSK&#160;&#160;&#160;0xfff87fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5655f552beab567729adb997dee0e729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gab699777ca90913f781b945a2c93e2e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00078000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad1ecd1f0c5a9064a8b641062b50017ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TMRD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00078000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TMRD">ALT_SDR_CTL_DRAMTIMING3_TMRD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7feab77fd028bcf550fee890865c624a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58d8aa5f5b4c1b541e9afd509af6abe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga840e131baafa2111c8d03511c6942b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaf15b19eb618400da7ff6429772c584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_SET_MSK&#160;&#160;&#160;0x00780000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2884e988d5eba56c35c24eee34438ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_CLR_MSK&#160;&#160;&#160;0xff87ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa7e2ea2e9ee04502a25353c1082a48a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga34979ca6b24dbb36de2ddd651250fb47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00780000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga36582f5ccb1be9df0a6f1c47ee6fa8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_TCCD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00780000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ALT_SDR_CTL_DRAMTIMING3_TCCD">ALT_SDR_CTL_DRAMTIMING3_TCCD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa5abb9ea8986e67d58fca3794f60717e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING3_OFST&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html">ALT_SDR_CTL_DRAMTIMING3</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga64798e64b759b95d7d03b631706dff7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3__s">ALT_SDR_CTL_DRAMTIMING3_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html#ga64798e64b759b95d7d03b631706dff7e">ALT_SDR_CTL_DRAMTIMING3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g3.html">ALT_SDR_CTL_DRAMTIMING3</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
