INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 21 15:28:47 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 5.452 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.675 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 5.785 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.289 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.207 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:432:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:443:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:453:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:454:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:455:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.118 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.193 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/srcnn.cpp:542:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:548:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:548:37)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:548:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:549:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:549:36)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:550:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:550:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:551:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:551:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:552:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:552:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:553:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:553:14)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:554:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:554:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:554:59)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/srcnn.cpp:545:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 18 src/srcnn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file src/srcnn.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.971 seconds; current allocated memory: 1.042 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.087 sec.
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.936 sec.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'CopyW2_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:496:13)
INFO: [HLS 214-291] Loop 'CopyW2_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:498:17)
INFO: [HLS 214-291] Loop 'Conv1_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:171:4)
INFO: [HLS 214-291] Loop 'Shift_win_row' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:217:9)
INFO: [HLS 214-291] Loop 'ReadLineInWin' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:228:9)
INFO: [HLS 214-291] Loop 'Update_linebuf_row' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:242:9)
INFO: [HLS 214-291] Loop 'Conv3_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:297:15)
INFO: [HLS 214-291] Loop 'Conv3_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:300:17)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_ky' (src/srcnn.cpp:496:13) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:363:0)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_kx' (src/srcnn.cpp:498:17) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:363:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2Out_biases' (src/srcnn.cpp:129:7) in function 'compute_tile' partially with a factor of 16 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Conv1_kx' (src/srcnn.cpp:171:4) in function 'compute_tile' completely with a factor of 9 (src/srcnn.cpp:77:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_dot32' (src/srcnn.cpp:190:9) in function 'compute_tile' partially with a factor of 16 (src/srcnn.cpp:77:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_ReLU' (src/srcnn.cpp:200:7) in function 'compute_tile' partially with a factor of 16 (src/srcnn.cpp:77:0)
INFO: [HLS 214-188] Unrolling loop 'Shift_win32' (src/srcnn.cpp:212:7) in function 'compute_tile' partially with a factor of 16 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win_row' (src/srcnn.cpp:217:9) in function 'compute_tile' completely with a factor of 5 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'ReadLineInWin' (src/srcnn.cpp:228:9) in function 'compute_tile' completely with a factor of 4 (src/srcnn.cpp:77:0)
INFO: [HLS 214-188] Unrolling loop 'Update_linebuf32' (src/srcnn.cpp:238:7) in function 'compute_tile' partially with a factor of 16 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Update_linebuf_row' (src/srcnn.cpp:242:9) in function 'compute_tile' completely with a factor of 3 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_3' (src/srcnn.cpp:285:32) in function 'compute_tile' completely with a factor of 5 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_ky' (src/srcnn.cpp:297:15) in function 'compute_tile' completely with a factor of 5 (src/srcnn.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_kx' (src/srcnn.cpp:300:17) in function 'compute_tile' completely with a factor of 5 (src/srcnn.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'compute_tile(float (*) [108], float (*) [96], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, int, int, int, int)' (src/srcnn.cpp:77:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b3_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:427:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:425:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:423:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc': Cyclic partitioning with factor 16 on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:426:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc': Cyclic partitioning with factor 16 on dimension 1. (src/srcnn.cpp:424:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Cyclic partitioning with factor 16 on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:82:10)
INFO: [HLS 214-248] Applying array_partition to 'win': Cyclic partitioning with factor 16 on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:90:10)
INFO: [HLS 214-248] Applying array_partition to 'acc2': Cyclic partitioning with factor 16 on dimension 1. (src/srcnn.cpp:126:10)
INFO: [HLS 214-248] Applying array_partition to 'v': Complete partitioning on dimension 1. (src/srcnn.cpp:157:14)
INFO: [HLS 214-248] Applying array_partition to 'f2': Cyclic partitioning with factor 16 on dimension 1. (src/srcnn.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'acc3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:280:21)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:453:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:454:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:455:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)::inbuf' due to pipeline pragma (src/srcnn.cpp:169:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=4' for array 'srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255], int)::w1_loc' due to pipeline pragma (src/srcnn.cpp:169:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w1_loc': Cyclic partitioning with factor 3 on dimension 4. (src/srcnn.cpp:422:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE5inbuf': Cyclic partitioning with factor 3 on dimension 3. (src/srcnn.cpp:404:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'Out_writex'(src/srcnn.cpp:347:5) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:347:5)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'CopyW3_inft'(src/srcnn.cpp:511:5) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:511:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.341 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.046 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 3.205 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.762 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.849 seconds; current allocated memory: 1.081 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_160_1' (src/srcnn.cpp:160) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_284_2' (src/srcnn.cpp:284) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW1_kx' (src/srcnn.cpp:481) in function 'srcnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW3_kx' (src/srcnn.cpp:517) in function 'srcnn' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop IT_w0 (src/srcnn.cpp:542)  of function 'srcnn'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop IT_w0 at src/srcnn.cpp:542 in function 'srcnn': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_IT_w0' (src/srcnn.cpp:545:7), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_tile_mm'
	 'compute_tile'
	 'store_tile_mm'.
Command         transform done; 12.049 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'srcnn' (src/srcnn.cpp:357:39)...3 expression(s) balanced.
Command         transform done; 2.983 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.038 seconds; current allocated memory: 1.115 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Out_writey' (src/srcnn.cpp:344:3) in function 'store_tile_mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW1_ky' (src/srcnn.cpp:478:5) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW1_outft' (src/srcnn.cpp:474:3) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW2_outft' (src/srcnn.cpp:489:5) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_ky' (src/srcnn.cpp:514:9) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_inft' (src/srcnn.cpp:511:5) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'InputTileHread' (src/srcnn.cpp:43:5) in function 'load_tile_mm'.
WARNING: [HLS 200-960] Cannot flatten loop 'Conv1_outftmaps' (src/srcnn.cpp:137:7) in function 'compute_tile' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ITColcomp' (src/srcnn.cpp:120:5) in function 'compute_tile' more than one sub loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.399' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.398' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.397' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.396' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.395' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.394' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.393' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.392' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.391' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.390' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.389' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.388' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.387' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.386' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.385' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.384' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.383' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.382' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.381' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.380' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.379' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.378' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.377' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.376' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.375' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.374' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.373' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.372' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.371' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.370' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.369' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.368' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.367' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.366' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.365' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.364' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.363' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.362' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.361' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.360' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.359' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.358' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.357' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.356' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.355' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.354' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.353' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.352' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.351' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.350' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.349' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.348' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.347' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.346' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.345' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.344' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.343' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.342' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.341' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.340' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.339' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.338' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.337' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.336' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.335' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.334' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.333' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.332' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.331' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.330' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.329' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.328' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.327' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.326' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.325' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.324' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.323' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.322' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.321' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.320' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.319' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.318' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.317' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.316' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.315' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.314' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.313' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.312' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.311' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.310' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.309' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.308' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.307' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.306' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.305' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.304' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.303' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.302' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.301' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.300' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.299' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.298' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.297' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.296' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.295' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.294' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.293' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.292' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.291' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.290' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.289' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.288' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.287' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.286' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.285' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.284' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.283' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.282' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.281' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.280' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.279' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.278' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.277' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.276' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.275' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.274' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.273' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.272' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.271' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.270' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.269' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.268' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.267' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.266' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.265' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.264' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.263' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.262' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.261' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.260' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.259' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.258' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.257' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.256' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.255' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.254' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.253' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.252' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.251' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.250' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.249' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.248' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.247' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.246' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.245' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.244' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.243' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.242' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.241' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.240' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.239' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.238' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.237' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.236' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.235' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.234' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.233' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.232' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.231' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.230' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.229' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.228' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.227' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.226' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.225' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.224' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.223' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.222' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.221' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.220' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.219' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.218' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.217' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.216' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.215' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.214' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.213' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.212' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.211' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.210' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.209' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.208' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.207' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.206' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.205' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.204' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.203' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.202' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.201' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.200' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.399' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.398' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.397' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.396' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.395' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.394' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.393' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.392' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.391' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.390' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.389' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.388' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.387' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.386' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.385' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.384' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.383' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.382' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.381' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.380' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.379' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.378' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.377' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.376' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.375' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.374' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.373' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.372' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.371' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.370' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.369' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.368' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.367' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.366' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.365' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.364' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.363' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.362' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.361' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.360' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.359' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.358' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.357' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.356' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.355' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.354' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.353' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.352' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.351' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.350' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.349' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.348' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.347' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.346' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.345' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.344' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.343' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.342' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.341' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.340' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.339' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.338' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.337' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.336' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.335' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.334' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.333' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.332' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.331' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.330' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.329' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.328' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.327' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.326' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.325' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.324' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.323' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.322' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.321' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.320' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.319' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.318' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.317' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.316' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.315' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.314' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.313' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.312' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.311' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.310' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.309' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.308' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.307' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.306' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.305' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.304' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.303' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.302' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.301' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.300' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.299' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.298' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.297' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.296' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.295' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.294' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.293' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.292' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.291' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.290' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.289' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.288' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.287' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.286' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.285' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.284' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.283' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.282' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.281' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.280' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.279' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.278' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.277' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.276' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.275' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.274' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.273' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.272' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.271' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.270' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.269' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.268' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.267' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.266' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.265' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.264' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.263' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.262' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.261' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.260' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.259' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.258' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.257' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.256' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.255' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.254' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.253' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.252' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.251' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.250' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.249' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.248' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.247' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.246' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.245' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.244' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.243' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.242' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.241' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.240' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.239' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.238' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.237' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.236' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.235' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.234' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.233' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.232' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.231' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.230' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.229' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.228' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.227' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.226' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.225' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.224' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.223' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.222' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.221' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.220' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.219' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.218' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.217' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.216' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.215' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.214' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.213' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.212' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.211' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.210' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.209' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.208' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.207' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.206' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.205' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.204' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.203' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.202' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.201' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.200' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.399' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.398' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.397' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.396' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.395' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.394' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.393' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.392' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.391' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.390' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.389' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.388' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.387' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.386' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.385' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.384' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.383' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.382' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.381' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.380' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.379' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.378' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.377' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.376' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.375' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.374' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.373' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.372' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.371' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.370' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.369' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.368' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.367' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.366' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.365' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.364' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.363' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.362' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.361' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.360' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.359' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.358' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.357' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.356' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.355' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.354' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.353' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.352' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.351' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.350' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.349' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.348' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.347' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.346' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.345' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.344' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.343' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.342' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.341' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.340' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.339' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.338' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.337' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.336' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.335' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.334' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.333' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.332' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.331' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.330' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.329' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.328' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.327' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.326' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.325' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.324' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.323' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.322' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.321' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.320' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.319' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.318' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.317' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.316' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.315' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.314' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.313' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.312' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.311' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.310' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.309' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.308' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.307' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.306' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.305' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.304' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.303' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.302' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.301' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.300' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.299' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.298' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.297' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.296' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.295' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.294' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.293' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.292' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.291' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.290' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.289' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.288' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.287' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.286' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.285' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.284' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.283' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.282' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.281' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.280' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.279' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.278' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.277' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.276' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.275' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.274' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.273' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.272' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.271' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.270' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.269' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.268' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.267' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.266' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.265' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.264' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.263' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.262' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.261' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.260' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.259' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.258' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.257' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.256' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.255' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.254' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.253' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.252' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.251' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.250' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.249' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.248' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.247' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.246' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.245' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.244' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.243' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.242' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.241' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.240' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.239' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.238' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.237' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.236' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.235' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.234' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.233' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.232' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.231' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.230' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.229' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.228' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.227' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.226' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.225' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.224' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.223' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.222' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.221' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.220' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.219' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.218' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.217' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.216' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.215' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.214' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.213' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.212' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.211' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.210' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.209' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.208' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.207' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.206' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.205' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.204' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.203' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.202' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.201' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.200' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.399' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.398' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.397' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.396' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.395' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.394' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.393' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.392' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.391' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.390' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.389' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.388' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.387' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.386' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.385' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.384' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.383' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.382' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.381' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.380' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.379' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.378' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.377' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.376' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.375' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.374' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.373' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.372' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.371' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.370' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.369' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.368' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.367' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.366' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.365' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.364' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.363' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.362' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.361' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.360' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.359' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.358' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.357' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.356' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.355' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.354' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.353' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.352' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.351' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.350' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.349' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.348' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.347' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.346' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.345' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.344' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.343' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.342' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.341' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.340' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.339' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.338' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.337' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.336' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.335' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.334' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.333' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.332' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.331' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.330' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.329' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.328' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.327' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.326' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.325' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.324' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.323' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.322' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.321' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.320' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.319' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.318' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.317' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.316' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.315' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.314' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.313' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.312' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.311' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.310' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.309' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.308' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.307' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.306' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.305' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.304' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.303' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.302' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.301' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.300' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.299' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.298' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.297' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.296' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.295' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.294' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.293' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.292' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.291' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.290' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.289' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.288' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.287' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.286' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.285' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.284' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.283' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.282' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.281' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.280' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.279' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.278' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.277' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.276' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.275' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.274' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.273' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.272' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.271' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.270' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.269' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.268' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.267' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.266' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.265' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.264' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.263' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.262' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.261' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.260' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.259' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.258' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.257' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.256' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.255' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.254' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.253' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.252' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.251' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.250' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.249' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.248' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.247' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.246' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.245' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.244' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.243' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.242' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.241' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.240' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.239' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.238' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.237' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.236' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.235' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.234' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.233' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.232' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.231' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.230' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.229' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.228' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.227' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.226' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.225' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.224' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.223' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.222' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.221' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.220' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.219' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.218' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.217' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.216' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.215' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.214' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.213' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.212' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.211' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.210' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.209' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.208' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.207' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.206' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.205' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.204' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.203' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.202' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.201' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.200' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:90).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:90).
Execute           auto_get_db
WARNING: [HLS 200-1449] Process compute_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 78.597 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 32 seconds. CPU system time: 3 seconds. Elapsed time: 78.598 seconds; current allocated memory: 1.308 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 99.771 sec.
Command     elaborate done; 129.286 sec.
Execute     ap_eval exec zip -j C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model dataflow_in_loop_IT_w0 
Execute       preproc_iomode -model store_tile_mm 
Execute       preproc_iomode -model store_tile_mm_Pipeline_Out_writex 
Execute       preproc_iomode -model compute_tile 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv3_inputft 
Execute       preproc_iomode -model compute_tile_Pipeline_Update_linebuf32 
Execute       preproc_iomode -model compute_tile_Pipeline_Shift_win32 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2_ReLU 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2_dot32 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv1_ky 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2Out_biases 
Execute       preproc_iomode -model load_tile_mm 
Execute       preproc_iomode -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW2_inft 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_tile_mm_Pipeline_InputTileHread_InputTileWread ...
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       apply_spec_resource_limit load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO-FLOW: Configuring Module : load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       apply_spec_resource_limit load_tile_mm 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2Out_biases ...
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2Out_biases 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv1_ky ...
Execute       set_default_model compute_tile_Pipeline_Conv1_ky 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv1_ky 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2_dot32 ...
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2_dot32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2_ReLU ...
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2_ReLU 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Shift_win32 ...
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Shift_win32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Update_linebuf32 ...
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Update_linebuf32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv3_inputft ...
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv3_inputft 
INFO-FLOW: Configuring Module : compute_tile ...
Execute       set_default_model compute_tile 
Execute       apply_spec_resource_limit compute_tile 
INFO-FLOW: Configuring Module : store_tile_mm_Pipeline_Out_writex ...
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       apply_spec_resource_limit store_tile_mm_Pipeline_Out_writex 
INFO-FLOW: Configuring Module : store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       apply_spec_resource_limit store_tile_mm 
INFO-FLOW: Configuring Module : dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       apply_spec_resource_limit dataflow_in_loop_IT_w0 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_tile_mm_Pipeline_InputTileHread_InputTileWread ...
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       cdfg_preprocess -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       rtl_gen_preprocess load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO-FLOW: Preprocessing Module: load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       cdfg_preprocess -model load_tile_mm 
Execute       rtl_gen_preprocess load_tile_mm 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2Out_biases ...
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2Out_biases 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2Out_biases 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv1_ky ...
Execute       set_default_model compute_tile_Pipeline_Conv1_ky 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv1_ky 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv1_ky 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2_dot32 ...
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_dot32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2_ReLU ...
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_ReLU 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Shift_win32 ...
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Shift_win32 
Command       cdfg_preprocess done; 0.129 sec.
Execute       rtl_gen_preprocess compute_tile_Pipeline_Shift_win32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Update_linebuf32 ...
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Update_linebuf32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv3_inputft ...
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv3_inputft 
Command       cdfg_preprocess done; 0.113 sec.
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv3_inputft 
INFO-FLOW: Preprocessing Module: compute_tile ...
Execute       set_default_model compute_tile 
Execute       cdfg_preprocess -model compute_tile 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' does not exist or is optimized away.
Command       cdfg_preprocess done; 0.131 sec.
Execute       rtl_gen_preprocess compute_tile 
INFO-FLOW: Preprocessing Module: store_tile_mm_Pipeline_Out_writex ...
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       cdfg_preprocess -model store_tile_mm_Pipeline_Out_writex 
Execute       rtl_gen_preprocess store_tile_mm_Pipeline_Out_writex 
INFO-FLOW: Preprocessing Module: store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       cdfg_preprocess -model store_tile_mm 
Execute       rtl_gen_preprocess store_tile_mm 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       cdfg_preprocess -model dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       schedule -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW1_ky_CopyW1_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW1_ky_CopyW1_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       bind -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.212 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.322 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       schedule -model srcnn_Pipeline_CopyW2_inft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW2_inft'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW2_inft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.322 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW2_inft.
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       bind -model srcnn_Pipeline_CopyW2_inft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.286 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.323 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW2_inft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       schedule -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.444 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.168 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.sched.adb -f 
Command       db_write done; 0.351 sec.
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       bind -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.263 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.bind.adb -f 
Command       db_write done; 0.41 sec.
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.258 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       schedule -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InputTileHread_InputTileWread'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'InputTileHread_InputTileWread'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.541 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.739 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_mm_Pipeline_InputTileHread_InputTileWread.
Execute       set_default_model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       bind -model load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.326 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.bind.adb -f 
INFO-FLOW: Finish binding load_tile_mm_Pipeline_InputTileHread_InputTileWread.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_mm 
Execute       schedule -model load_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.266 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_mm.
Execute       set_default_model load_tile_mm 
Execute       bind -model load_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding load_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       schedule -model compute_tile_Pipeline_Conv2Out_biases 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2Out_biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Conv2Out_biases'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2Out_biases.
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       bind -model compute_tile_Pipeline_Conv2Out_biases 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.274 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2Out_biases.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv1_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv1_ky 
Execute       schedule -model compute_tile_Pipeline_Conv1_ky 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_ky'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 12, loop 'Conv1_ky'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.666 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.158 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv1_ky.
Execute       set_default_model compute_tile_Pipeline_Conv1_ky 
Execute       bind -model compute_tile_Pipeline_Conv1_ky 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv1_ky.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       schedule -model compute_tile_Pipeline_Conv2_dot32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_dot32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Conv2_dot32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.087 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.376 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2_dot32.
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       bind -model compute_tile_Pipeline_Conv2_dot32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.302 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2_dot32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       schedule -model compute_tile_Pipeline_Conv2_ReLU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_ReLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Conv2_ReLU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.654 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.916 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2_ReLU.
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       bind -model compute_tile_Pipeline_Conv2_ReLU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.284 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.344 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2_ReLU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       schedule -model compute_tile_Pipeline_Shift_win32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Shift_win32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Shift_win32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.476 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.748 seconds; current allocated memory: 1.351 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.sched.adb -f 
Command       db_write done; 0.275 sec.
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Shift_win32.
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       bind -model compute_tile_Pipeline_Shift_win32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.352 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.161 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.bind.adb -f 
Command       db_write done; 0.366 sec.
INFO-FLOW: Finish binding compute_tile_Pipeline_Shift_win32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       schedule -model compute_tile_Pipeline_Update_linebuf32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Update_linebuf32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Update_linebuf32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.453 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 1.354 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Update_linebuf32.
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       bind -model compute_tile_Pipeline_Update_linebuf32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.277 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.355 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Update_linebuf32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       schedule -model compute_tile_Pipeline_Conv3_inputft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv3_inputft'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 11, loop 'Conv3_inputft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.585 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.89 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.325 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.sched.adb -f 
Command       db_write done; 0.643 sec.
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv3_inputft.
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       bind -model compute_tile_Pipeline_Conv3_inputft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.814 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.783 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.385 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.bind.adb -f 
Command       db_write done; 0.792 sec.
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv3_inputft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile 
Execute       schedule -model compute_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.463 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.791 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.913 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.sched.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish scheduling compute_tile.
Execute       set_default_model compute_tile 
Execute       bind -model compute_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.093 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.239 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.478 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.bind.adb -f 
Command       db_write done; 0.281 sec.
INFO-FLOW: Finish binding compute_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tile_mm_Pipeline_Out_writex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       schedule -model store_tile_mm_Pipeline_Out_writex 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Out_writey_Out_writex'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Out_writey_Out_writex'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.sched.adb -f 
INFO-FLOW: Finish scheduling store_tile_mm_Pipeline_Out_writex.
Execute       set_default_model store_tile_mm_Pipeline_Out_writex 
Execute       bind -model store_tile_mm_Pipeline_Out_writex 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.303 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.bind.adb -f 
INFO-FLOW: Finish binding store_tile_mm_Pipeline_Out_writex.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_tile_mm 
Execute       schedule -model store_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling store_tile_mm.
Execute       set_default_model store_tile_mm 
Execute       bind -model store_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.277 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding store_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       schedule -model dataflow_in_loop_IT_w0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.286 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_IT_w0.
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       bind -model dataflow_in_loop_IT_w0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.386 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.407 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.294 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_IT_w0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.705 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.268 seconds; current allocated memory: 1.408 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.489 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.683 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 1.408 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.475 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       rtl_gen_preprocess load_tile_mm 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2Out_biases 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv1_ky 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Shift_win32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv3_inputft 
Execute       rtl_gen_preprocess compute_tile 
Execute       rtl_gen_preprocess store_tile_mm_Pipeline_Out_writex 
Execute       rtl_gen_preprocess store_tile_mm 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' pipeline 'CopyW1_ky_CopyW1_kx' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.411 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.adb 
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW1_ky_CopyW1_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW2_inft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW2_inft' pipeline 'CopyW2_inft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW2_inft'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.773 seconds; current allocated memory: 1.413 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.adb 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW2_inft -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline 'CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' is 13200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'.
Command       create_rtl_model done; 1.089 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.723 seconds; current allocated memory: 1.424 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.231 sec.
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.adb 
Command       db_write done; 0.498 sec.
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.645 seconds; current allocated memory: 1.452 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_mm_Pipeline_InputTileHread_InputTileWread -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_tile_mm_Pipeline_InputTileHread_InputTileWread' pipeline 'InputTileHread_InputTileWread' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_mm_Pipeline_InputTileHread_InputTileWread'.
Command       create_rtl_model done; 0.284 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.452 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_mm_Pipeline_InputTileHread_InputTileWread -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       gen_rtl load_tile_mm_Pipeline_InputTileHread_InputTileWread -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_mm_Pipeline_InputTileHread_InputTileWread 
Execute       syn_report -csynth -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_Pipeline_InputTileHread_InputTileWread_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_Pipeline_InputTileHread_InputTileWread_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.124 sec.
Execute       db_write -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.adb 
Execute       db_write -model load_tile_mm_Pipeline_InputTileHread_InputTileWread -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_mm_Pipeline_InputTileHread_InputTileWread -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_mm'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.452 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_mm 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_mm 
Execute       syn_report -csynth -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_tile_mm -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.adb 
Execute       db_write -model load_tile_mm -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_mm -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2Out_biases -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2Out_biases'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.452 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2Out_biases -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2Out_biases 
Execute       gen_rtl compute_tile_Pipeline_Conv2Out_biases -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2Out_biases 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2Out_biases_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2Out_biases_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Conv2Out_biases -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.adb 
Execute       db_write -model compute_tile_Pipeline_Conv2Out_biases -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2Out_biases -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv1_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv1_ky -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv1_ky' pipeline 'Conv1_ky' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv1_ky'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.456 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv1_ky -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv1_ky 
Execute       gen_rtl compute_tile_Pipeline_Conv1_ky -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv1_ky 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv1_ky_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv1_ky_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv1_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -model compute_tile_Pipeline_Conv1_ky -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.adb 
Command       db_write done; 0.119 sec.
Execute       db_write -model compute_tile_Pipeline_Conv1_ky -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv1_ky -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2_dot32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Conv2_dot32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv2_dot32' pipeline 'Conv2_dot32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2_dot32'.
Command       create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2_dot32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2_dot32 
Execute       gen_rtl compute_tile_Pipeline_Conv2_dot32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2_dot32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_dot32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.167 sec.
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_dot32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.132 sec.
Execute       db_write -model compute_tile_Pipeline_Conv2_dot32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.adb 
Command       db_write done; 0.121 sec.
Execute       db_write -model compute_tile_Pipeline_Conv2_dot32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2_dot32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2_ReLU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv2_ReLU' pipeline 'Conv2_ReLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2_ReLU'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.466 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2_ReLU -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2_ReLU 
Execute       gen_rtl compute_tile_Pipeline_Conv2_ReLU -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2_ReLU 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_ReLU_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_ReLU_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.132 sec.
Execute       db_write -model compute_tile_Pipeline_Conv2_ReLU -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.adb 
Command       db_write done; 0.142 sec.
Execute       db_write -model compute_tile_Pipeline_Conv2_ReLU -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2_ReLU -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Shift_win32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Shift_win32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Shift_win32' pipeline 'Shift_win32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_tile_Pipeline_Shift_win32' is 13200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Shift_win32'.
Command       create_rtl_model done; 0.629 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.708 seconds; current allocated memory: 1.481 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Shift_win32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Shift_win32 
Execute       gen_rtl compute_tile_Pipeline_Shift_win32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Shift_win32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Shift_win32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Shift_win32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.305 sec.
Execute       db_write -model compute_tile_Pipeline_Shift_win32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.adb 
Command       db_write done; 0.419 sec.
Execute       db_write -model compute_tile_Pipeline_Shift_win32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Shift_win32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Update_linebuf32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Update_linebuf32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Update_linebuf32' pipeline 'Update_linebuf32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Update_linebuf32'.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.802 seconds; current allocated memory: 1.510 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Update_linebuf32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Update_linebuf32 
Execute       gen_rtl compute_tile_Pipeline_Update_linebuf32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Update_linebuf32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Update_linebuf32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Update_linebuf32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Update_linebuf32 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.adb 
Execute       db_write -model compute_tile_Pipeline_Update_linebuf32 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Update_linebuf32 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv3_inputft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv3_inputft' pipeline 'Conv3_inputft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv3_inputft'.
Command       create_rtl_model done; 1.642 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.835 seconds; current allocated memory: 1.556 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv3_inputft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv3_inputft 
Execute       gen_rtl compute_tile_Pipeline_Conv3_inputft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv3_inputft 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv3_inputft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.173 sec.
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv3_inputft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.51 sec.
Execute       db_write -model compute_tile_Pipeline_Conv3_inputft -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.adb 
Command       db_write done; 0.892 sec.
Execute       db_write -model compute_tile_Pipeline_Conv3_inputft -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.677 sec.
Execute       gen_tb_info compute_tile_Pipeline_Conv3_inputft -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_3ns_2_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_win_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_win_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.526 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 5 seconds. Elapsed time: 10.549 seconds; current allocated memory: 1.652 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile 
Execute       gen_rtl compute_tile -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile 
Execute       syn_report -csynth -model compute_tile -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.811 sec.
Execute       syn_report -rtlxml -model compute_tile -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.201 sec.
Execute       syn_report -verbosereport -model compute_tile -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.597 sec.
Execute       db_write -model compute_tile -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.adb 
Command       db_write done; 0.388 sec.
Execute       db_write -model compute_tile -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tile_mm_Pipeline_Out_writex' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_tile_mm_Pipeline_Out_writex -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_tile_mm_Pipeline_Out_writex' pipeline 'Out_writey_Out_writex' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tile_mm_Pipeline_Out_writex'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.399 seconds; current allocated memory: 1.682 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_tile_mm_Pipeline_Out_writex -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_tile_mm_Pipeline_Out_writex 
Execute       gen_rtl store_tile_mm_Pipeline_Out_writex -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_tile_mm_Pipeline_Out_writex 
Execute       syn_report -csynth -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_Pipeline_Out_writex_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_Pipeline_Out_writex_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_tile_mm_Pipeline_Out_writex -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_tile_mm_Pipeline_Out_writex -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.adb 
Execute       db_write -model store_tile_mm_Pipeline_Out_writex -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_tile_mm_Pipeline_Out_writex -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tile_mm'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.682 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_tile_mm 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_tile_mm 
Execute       syn_report -csynth -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_tile_mm -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_tile_mm -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.adb 
Execute       db_write -model store_tile_mm -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_tile_mm -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_IT_w0 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_RAM_1P_BRAM_1R1W' to 'dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_IT_w0'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c1_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c2_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_1_c3_channel_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_1_c_channel_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
Command       create_rtl_model done; 2.416 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 1.694 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_IT_w0 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_IT_w0 
Execute       syn_report -csynth -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.182 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.338 sec.
Execute       db_write -model dataflow_in_loop_IT_w0 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.adb 
Command       db_write done; 0.111 sec.
Execute       db_write -model dataflow_in_loop_IT_w0 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_IT_w0 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0 
Command       gen_tb_info done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/reload_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'weights_loaded' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loceOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_locfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_locg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_lochbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_locibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_RAM_1P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_locjbC' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loclbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lococq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loctde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loczec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locczy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loccZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locc9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdaE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdeE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdiF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdjF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdoG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdrG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locduH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locdZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locd9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locedO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locefO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locegO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locelP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_24_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locemP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_23_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locenQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_22_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_21_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locepQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_20_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_19_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locerQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_18_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locesQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_17_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locetR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_16_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceuR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_15_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locevR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_14_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_13_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locexR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_12_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_11_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_10_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_9_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_s_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loceKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_16_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_17_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_18_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_19_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_20_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_21_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_22_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_23_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_24_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_25_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feUV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_8_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_9_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_10_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_11_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_12_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_feZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_13_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fe0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_14_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fe1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_15_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fe2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_26_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fe3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_27_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_fe4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_24_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loce5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_23_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loce6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_22_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loce7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_21_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loce8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_20_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loce9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_19_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_18_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_17_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_16_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_15_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_14_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_13_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_12_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_11_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_10_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_9_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_s_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_24_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_23_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_22_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_21_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_20_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_19_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_18_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_17_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_16_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_15_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_14_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_13_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_12_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_11_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_10_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_0_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_1_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_2_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_3_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_4_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_5_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_6_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_7_RAM_1P_LUTRAM_1R1W' to 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_ffR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_s_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_24_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_23_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_22_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_21_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_20_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_19_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_18_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locfZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_17_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_16_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_15_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_14_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_13_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_12_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_11_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_10_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_9_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locf97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locga8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locge8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_s_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_locgh9' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap', 'reload_weights' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM' using distributed RAMs.
Command       create_rtl_model done; 27.246 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 28.351 seconds; current allocated memory: 1.737 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn 
Command       gen_rtl done; 0.321 sec.
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn 
Command       gen_rtl done; 0.144 sec.
Execute       syn_report -csynth -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.129 sec.
Execute       syn_report -rtlxml -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.104 sec.
Execute       syn_report -verbosereport -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.365 sec.
Execute       db_write -model srcnn -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Command       db_write done; 0.272 sec.
Execute       db_write -model srcnn -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn 
Command       gen_tb_info done; 0.114 sec.
Execute       export_constraint_db -f -tool general -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 1.107 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW1_ky_CopyW1_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component srcnn_urem_4ns_3ns_2_8_1.
INFO-FLOW: Append model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW2_inft] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_tile_mm_Pipeline_InputTileHread_InputTileWread] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component srcnn_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model srcnn_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO-FLOW: Found component srcnn_am_addmul_8ns_4ns_9ns_17_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_4ns_9ns_17_4_1
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2Out_biases] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv1_ky] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2_dot32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2_ReLU] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Shift_win32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Update_linebuf32] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv3_inputft] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_16_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_16_4_32_1_1
INFO-FLOW: Found component srcnn_mux_5_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_5_3_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_urem_64s_3ns_2_68_seq_1.
INFO-FLOW: Append model srcnn_urem_64s_3ns_2_68_seq_1
INFO-FLOW: Found component srcnn_mux_64_6_32_1_1.
INFO-FLOW: Append model srcnn_mux_64_6_32_1_1
INFO-FLOW: Found component srcnn_mux_9_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_9_4_32_1_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_compute_tile_win_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_win_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_compute_tile_win_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_win_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [store_tile_mm_Pipeline_Out_writex] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_8ns_16_1_1
INFO-FLOW: Handling components in module [dataflow_in_loop_IT_w0] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_fifo_w64_d4_S.
INFO-FLOW: Append model srcnn_fifo_w64_d4_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM
INFO-FLOW: Found component srcnn_gmem_in_m_axi.
INFO-FLOW: Append model srcnn_gmem_in_m_axi
INFO-FLOW: Found component srcnn_gmem_w1_m_axi.
INFO-FLOW: Append model srcnn_gmem_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_w2_m_axi.
INFO-FLOW: Append model srcnn_gmem_w2_m_axi
INFO-FLOW: Found component srcnn_gmem_w3_m_axi.
INFO-FLOW: Append model srcnn_gmem_w3_m_axi
INFO-FLOW: Found component srcnn_gmem_out_m_axi.
INFO-FLOW: Append model srcnn_gmem_out_m_axi
INFO-FLOW: Found component srcnn_ctrl_s_axi.
INFO-FLOW: Append model srcnn_ctrl_s_axi
INFO-FLOW: Append model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: Append model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: Append model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_tile_mm_Pipeline_InputTileHread_InputTileWread
INFO-FLOW: Append model load_tile_mm
INFO-FLOW: Append model compute_tile_Pipeline_Conv2Out_biases
INFO-FLOW: Append model compute_tile_Pipeline_Conv1_ky
INFO-FLOW: Append model compute_tile_Pipeline_Conv2_dot32
INFO-FLOW: Append model compute_tile_Pipeline_Conv2_ReLU
INFO-FLOW: Append model compute_tile_Pipeline_Shift_win32
INFO-FLOW: Append model compute_tile_Pipeline_Update_linebuf32
INFO-FLOW: Append model compute_tile_Pipeline_Conv3_inputft
INFO-FLOW: Append model compute_tile
INFO-FLOW: Append model store_tile_mm_Pipeline_Out_writex
INFO-FLOW: Append model store_tile_mm
INFO-FLOW: Append model dataflow_in_loop_IT_w0
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_mul_4ns_6ns_9_1_1 srcnn_urem_4ns_3ns_2_8_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_9ns_11ns_19_1_1 srcnn_urem_9ns_3ns_2_13_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_am_addmul_8ns_4ns_9ns_17_4_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_3_2_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_16_4_32_1_1 srcnn_mux_5_3_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_urem_64s_3ns_2_68_seq_1 srcnn_mux_64_6_32_1_1 srcnn_mux_9_4_32_1_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W srcnn_compute_tile_win_RAM_AUTO_1R1W srcnn_compute_tile_win_1_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_8ns_8ns_16_1_1 srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W srcnn_fifo_w64_d4_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w1_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w1_d2_S srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM srcnn_gmem_in_m_axi srcnn_gmem_w1_m_axi srcnn_gmem_w2_m_axi srcnn_gmem_w3_m_axi srcnn_gmem_out_m_axi srcnn_ctrl_s_axi srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm_Pipeline_InputTileHread_InputTileWread load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv1_ky compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm_Pipeline_Out_writex store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model srcnn_urem_4ns_3ns_2_8_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model srcnn_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_4ns_9ns_17_4_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_16_4_32_1_1
INFO-FLOW: To file: write model srcnn_mux_5_3_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_urem_64s_3ns_2_68_seq_1
INFO-FLOW: To file: write model srcnn_mux_64_6_32_1_1
INFO-FLOW: To file: write model srcnn_mux_9_4_32_1_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_compute_tile_win_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_compute_tile_win_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w64_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM
INFO-FLOW: To file: write model srcnn_gmem_in_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w2_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w3_m_axi
INFO-FLOW: To file: write model srcnn_gmem_out_m_axi
INFO-FLOW: To file: write model srcnn_ctrl_s_axi
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_tile_mm_Pipeline_InputTileHread_InputTileWread
INFO-FLOW: To file: write model load_tile_mm
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2Out_biases
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv1_ky
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2_dot32
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2_ReLU
INFO-FLOW: To file: write model compute_tile_Pipeline_Shift_win32
INFO-FLOW: To file: write model compute_tile_Pipeline_Update_linebuf32
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv3_inputft
INFO-FLOW: To file: write model compute_tile
INFO-FLOW: To file: write model store_tile_mm_Pipeline_Out_writex
INFO-FLOW: To file: write model store_tile_mm
INFO-FLOW: To file: write model dataflow_in_loop_IT_w0
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_16_4_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_mux_9_4_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv1_ky
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' expOnly='0'
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.109 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.592 seconds; current allocated memory: 1.775 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_16_4_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_mux_9_4_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv1_ky
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w2 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w3 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1563 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW2_inft_fu_1578 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1620 dataflow_in_loop_IT_w0 grp_dataflow_in_loop_IT_w0_fu_2427 entry_proc entry_proc_U0 load_tile_mm load_tile_mm_U0 load_tile_mm_Pipeline_InputTileHread_InputTileWread grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 compute_tile compute_tile_U0 compute_tile_Pipeline_Conv2Out_biases grp_compute_tile_Pipeline_Conv2Out_biases_fu_5745 compute_tile_Pipeline_Conv1_ky grp_compute_tile_Pipeline_Conv1_ky_fu_5797 compute_tile_Pipeline_Conv2_ReLU grp_compute_tile_Pipeline_Conv2_ReLU_fu_5836 compute_tile_Pipeline_Conv2_dot32 grp_compute_tile_Pipeline_Conv2_dot32_fu_5872 compute_tile_Pipeline_Shift_win32 grp_compute_tile_Pipeline_Shift_win32_fu_5926 compute_tile_Pipeline_Update_linebuf32 grp_compute_tile_Pipeline_Update_linebuf32_fu_6412 compute_tile_Pipeline_Conv3_inputft grp_compute_tile_Pipeline_Conv3_inputft_fu_6498 store_tile_mm store_tile_mm_U0 store_tile_mm_Pipeline_Out_writex grp_store_tile_mm_Pipeline_Out_writex_fu_96} INST2MODULE {srcnn srcnn grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1563 srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW2_inft_fu_1578 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1620 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_dataflow_in_loop_IT_w0_fu_2427 dataflow_in_loop_IT_w0 entry_proc_U0 entry_proc load_tile_mm_U0 load_tile_mm grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 load_tile_mm_Pipeline_InputTileHread_InputTileWread compute_tile_U0 compute_tile grp_compute_tile_Pipeline_Conv2Out_biases_fu_5745 compute_tile_Pipeline_Conv2Out_biases grp_compute_tile_Pipeline_Conv1_ky_fu_5797 compute_tile_Pipeline_Conv1_ky grp_compute_tile_Pipeline_Conv2_ReLU_fu_5836 compute_tile_Pipeline_Conv2_ReLU grp_compute_tile_Pipeline_Conv2_dot32_fu_5872 compute_tile_Pipeline_Conv2_dot32 grp_compute_tile_Pipeline_Shift_win32_fu_5926 compute_tile_Pipeline_Shift_win32 grp_compute_tile_Pipeline_Update_linebuf32_fu_6412 compute_tile_Pipeline_Update_linebuf32 grp_compute_tile_Pipeline_Conv3_inputft_fu_6498 compute_tile_Pipeline_Conv3_inputft store_tile_mm_U0 store_tile_mm grp_store_tile_mm_Pipeline_Out_writex_fu_96 store_tile_mm_Pipeline_Out_writex} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1563 grp_srcnn_Pipeline_CopyW2_inft_fu_1578 grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1620 grp_dataflow_in_loop_IT_w0_fu_2427}} grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1563 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW2_inft_fu_1578 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1620 {DEPTH 2 CHILDREN {}} grp_dataflow_in_loop_IT_w0_fu_2427 {DEPTH 2 CHILDREN {entry_proc_U0 load_tile_mm_U0 compute_tile_U0 store_tile_mm_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} load_tile_mm_U0 {DEPTH 3 CHILDREN grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102} grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102 {DEPTH 4 CHILDREN {}} compute_tile_U0 {DEPTH 3 CHILDREN {grp_compute_tile_Pipeline_Conv2Out_biases_fu_5745 grp_compute_tile_Pipeline_Conv1_ky_fu_5797 grp_compute_tile_Pipeline_Conv2_ReLU_fu_5836 grp_compute_tile_Pipeline_Conv2_dot32_fu_5872 grp_compute_tile_Pipeline_Shift_win32_fu_5926 grp_compute_tile_Pipeline_Update_linebuf32_fu_6412 grp_compute_tile_Pipeline_Conv3_inputft_fu_6498}} grp_compute_tile_Pipeline_Conv2Out_biases_fu_5745 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv1_ky_fu_5797 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv2_ReLU_fu_5836 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv2_dot32_fu_5872 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Shift_win32_fu_5926 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Update_linebuf32_fu_6412 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv3_inputft_fu_6498 {DEPTH 4 CHILDREN {}} store_tile_mm_U0 {DEPTH 3 CHILDREN grp_store_tile_mm_Pipeline_Out_writex_fu_96} grp_store_tile_mm_Pipeline_Out_writex_fu_96 {DEPTH 4 CHILDREN {}}} MODULEDATA {srcnn_Pipeline_CopyW1_ky_CopyW1_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln481_fu_224_p2 SOURCE src/srcnn.cpp:481 VARIABLE add_ln481 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_1_fu_236_p2 SOURCE src/srcnn.cpp:478 VARIABLE add_ln478_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_245_p2 SOURCE src/srcnn.cpp:478 VARIABLE add_ln478 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_4_fu_397_p2 SOURCE src/srcnn.cpp:483 VARIABLE add_ln483_4 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln481_2_fu_285_p2 SOURCE src/srcnn.cpp:481 VARIABLE add_ln481_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U1 SOURCE src/srcnn.cpp:481 VARIABLE mul_ln481 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_2_fu_339_p2 SOURCE src/srcnn.cpp:483 VARIABLE add_ln483_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln481_1_fu_365_p2 SOURCE src/srcnn.cpp:481 VARIABLE add_ln481_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW2_inft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_fu_402_p2 SOURCE src/srcnn.cpp:493 VARIABLE add_ln493 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_2_fu_412_p2 SOURCE src/srcnn.cpp:499 VARIABLE add_ln499_2 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_1_fu_418_p2 SOURCE src/srcnn.cpp:499 VARIABLE add_ln499_1 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_428_p2 SOURCE src/srcnn.cpp:499 VARIABLE add_ln499 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln511_1_fu_6183_p2 SOURCE src/srcnn.cpp:511 VARIABLE add_ln511_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln511_fu_6212_p2 SOURCE src/srcnn.cpp:511 VARIABLE add_ln511 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln514_fu_6270_p2 SOURCE src/srcnn.cpp:514 VARIABLE add_ln514 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_6298_p2 SOURCE src/srcnn.cpp:517 VARIABLE add_ln517 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln514_1_fu_6304_p2 SOURCE src/srcnn.cpp:514 VARIABLE add_ln514_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_tile_mm_Pipeline_InputTileHread_InputTileWread {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_292_p2 SOURCE src/srcnn.cpp:48 VARIABLE add_ln48_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_297_p2 SOURCE src/srcnn.cpp:49 VARIABLE add_ln49 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_341_p2 SOURCE src/srcnn.cpp:43 VARIABLE add_ln43_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_350_p2 SOURCE src/srcnn.cpp:43 VARIABLE add_ln43_2 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_381_p2 SOURCE src/srcnn.cpp:60 VARIABLE add_ln60_3 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_424_p2 SOURCE src/srcnn.cpp:48 VARIABLE add_ln48_2 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_429_p2 SOURCE src/srcnn.cpp:49 VARIABLE add_ln49_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U437 SOURCE src/srcnn.cpp:53 VARIABLE mul_ln53 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_516_p2 SOURCE src/srcnn.cpp:57 VARIABLE add_ln57 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_533_p2 SOURCE src/srcnn.cpp:57 VARIABLE add_ln57_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_539_p2 SOURCE src/srcnn.cpp:58 VARIABLE add_ln58 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_631_p2 SOURCE src/srcnn.cpp:60 VARIABLE add_ln60_1 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_656_p2 SOURCE src/srcnn.cpp:53 VARIABLE add_ln53 LOOP InputTileHread_InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} load_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_127_p2 SOURCE src/srcnn.cpp:540 VARIABLE add_ln540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln543_fu_159_p2 SOURCE src/srcnn.cpp:543 VARIABLE add_ln543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_230_p2 SOURCE src/srcnn.cpp:60 VARIABLE add_ln60_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_191_p2 SOURCE src/srcnn.cpp:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_4ns_9ns_17_4_1_U453 SOURCE src/srcnn.cpp:43 VARIABLE add_ln43_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_240_p2 SOURCE src/srcnn.cpp:48 VARIABLE add_ln48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_4ns_9ns_17_4_1_U453 SOURCE src/srcnn.cpp:43 VARIABLE mul_ln43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2Out_biases {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_732_p2 SOURCE src/srcnn.cpp:129 VARIABLE add_ln129 LOOP Conv2Out_biases BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv1_ky {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_779_p2 SOURCE src/srcnn.cpp:168 VARIABLE add_ln168 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_1_fu_789_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_1 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln175_fu_801_p2 SOURCE src/srcnn.cpp:175 VARIABLE sub_ln175 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_2_fu_819_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_2 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_3_fu_920_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_3 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_831_p2 SOURCE {} VARIABLE tmp LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_840_p2 SOURCE {} VARIABLE empty LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_4_fu_849_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_4 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_5_fu_878_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_5 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_6_fu_884_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_6 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_7_fu_896_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_7 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_8_fu_908_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_8 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_9_fu_932_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_9 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_10_fu_943_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_10 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_11_fu_954_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_11 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_12_fu_965_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_12 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_13_fu_976_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_13 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_14_fu_987_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175_14 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2_dot32 {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U574 SOURCE src/srcnn.cpp:193 VARIABLE mul84_9_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U575 SOURCE src/srcnn.cpp:193 VARIABLE mul84_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U576 SOURCE src/srcnn.cpp:193 VARIABLE mul84_10_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U577 SOURCE src/srcnn.cpp:193 VARIABLE mul84_11_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U578 SOURCE src/srcnn.cpp:193 VARIABLE mul84_12_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U579 SOURCE src/srcnn.cpp:193 VARIABLE mul84_13_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U580 SOURCE src/srcnn.cpp:193 VARIABLE mul84_14_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE src/srcnn.cpp:193 VARIABLE add87_9_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE src/srcnn.cpp:193 VARIABLE add87_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE src/srcnn.cpp:193 VARIABLE add87_10_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE src/srcnn.cpp:193 VARIABLE add87_11_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE src/srcnn.cpp:193 VARIABLE add87_12_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE src/srcnn.cpp:193 VARIABLE add87_13_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE src/srcnn.cpp:193 VARIABLE add87_14_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_820_p2 SOURCE src/srcnn.cpp:190 VARIABLE add_ln190 LOOP Conv2_dot32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 35 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2_ReLU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_666_p2 SOURCE src/srcnn.cpp:200 VARIABLE add_ln200 LOOP Conv2_ReLU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Shift_win32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_9326_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_9400_p2 SOURCE src/srcnn.cpp:212 VARIABLE add_ln212 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Update_linebuf32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_1646_p2 SOURCE src/srcnn.cpp:244 VARIABLE add_ln244 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_1704_p2 SOURCE src/srcnn.cpp:238 VARIABLE add_ln238 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv3_inputft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_12668_p2 SOURCE src/srcnn.cpp:293 VARIABLE add_ln293 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_1_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_2_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_3_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_4_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_5_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_6_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_7_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_8_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_9_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_10_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_11_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_12_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_13_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_14_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_15_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_16_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_17_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_18_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_19_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_20_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_21_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_22_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_23_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_24_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_25_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_26_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_27_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_28_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_29_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_30_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_31_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_32_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_33_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_34_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_35_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_36_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_37_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_38_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_39_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_40_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_41_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_42_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_43_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_44_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_45_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_46_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_47_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_48_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_49_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_50_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_51_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_52_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_53_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_54_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_55_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_56_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_57_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_58_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_59_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_60_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_61_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_62_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_63_U SOURCE src/srcnn.cpp:82 VARIABLE linebuf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_U SOURCE src/srcnn.cpp:90 VARIABLE win LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_1_U SOURCE src/srcnn.cpp:90 VARIABLE win_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_2_U SOURCE src/srcnn.cpp:90 VARIABLE win_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_3_U SOURCE src/srcnn.cpp:90 VARIABLE win_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_4_U SOURCE src/srcnn.cpp:90 VARIABLE win_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_5_U SOURCE src/srcnn.cpp:90 VARIABLE win_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_6_U SOURCE src/srcnn.cpp:90 VARIABLE win_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_7_U SOURCE src/srcnn.cpp:90 VARIABLE win_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_8_U SOURCE src/srcnn.cpp:90 VARIABLE win_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_9_U SOURCE src/srcnn.cpp:90 VARIABLE win_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_10_U SOURCE src/srcnn.cpp:90 VARIABLE win_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_11_U SOURCE src/srcnn.cpp:90 VARIABLE win_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_12_U SOURCE src/srcnn.cpp:90 VARIABLE win_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_13_U SOURCE src/srcnn.cpp:90 VARIABLE win_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_14_U SOURCE src/srcnn.cpp:90 VARIABLE win_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_15_U SOURCE src/srcnn.cpp:90 VARIABLE win_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_16_U SOURCE src/srcnn.cpp:90 VARIABLE win_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_17_U SOURCE src/srcnn.cpp:90 VARIABLE win_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_18_U SOURCE src/srcnn.cpp:90 VARIABLE win_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_19_U SOURCE src/srcnn.cpp:90 VARIABLE win_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_20_U SOURCE src/srcnn.cpp:90 VARIABLE win_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_21_U SOURCE src/srcnn.cpp:90 VARIABLE win_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_22_U SOURCE src/srcnn.cpp:90 VARIABLE win_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_23_U SOURCE src/srcnn.cpp:90 VARIABLE win_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_24_U SOURCE src/srcnn.cpp:90 VARIABLE win_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_25_U SOURCE src/srcnn.cpp:90 VARIABLE win_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_26_U SOURCE src/srcnn.cpp:90 VARIABLE win_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_27_U SOURCE src/srcnn.cpp:90 VARIABLE win_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_28_U SOURCE src/srcnn.cpp:90 VARIABLE win_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_29_U SOURCE src/srcnn.cpp:90 VARIABLE win_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_30_U SOURCE src/srcnn.cpp:90 VARIABLE win_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_31_U SOURCE src/srcnn.cpp:90 VARIABLE win_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_32_U SOURCE src/srcnn.cpp:90 VARIABLE win_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_33_U SOURCE src/srcnn.cpp:90 VARIABLE win_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_34_U SOURCE src/srcnn.cpp:90 VARIABLE win_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_35_U SOURCE src/srcnn.cpp:90 VARIABLE win_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_36_U SOURCE src/srcnn.cpp:90 VARIABLE win_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_37_U SOURCE src/srcnn.cpp:90 VARIABLE win_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_38_U SOURCE src/srcnn.cpp:90 VARIABLE win_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_39_U SOURCE src/srcnn.cpp:90 VARIABLE win_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_40_U SOURCE src/srcnn.cpp:90 VARIABLE win_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_41_U SOURCE src/srcnn.cpp:90 VARIABLE win_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_42_U SOURCE src/srcnn.cpp:90 VARIABLE win_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_43_U SOURCE src/srcnn.cpp:90 VARIABLE win_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_44_U SOURCE src/srcnn.cpp:90 VARIABLE win_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_45_U SOURCE src/srcnn.cpp:90 VARIABLE win_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_46_U SOURCE src/srcnn.cpp:90 VARIABLE win_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_47_U SOURCE src/srcnn.cpp:90 VARIABLE win_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_48_U SOURCE src/srcnn.cpp:90 VARIABLE win_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_49_U SOURCE src/srcnn.cpp:90 VARIABLE win_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_50_U SOURCE src/srcnn.cpp:90 VARIABLE win_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_51_U SOURCE src/srcnn.cpp:90 VARIABLE win_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_52_U SOURCE src/srcnn.cpp:90 VARIABLE win_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_53_U SOURCE src/srcnn.cpp:90 VARIABLE win_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_54_U SOURCE src/srcnn.cpp:90 VARIABLE win_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_55_U SOURCE src/srcnn.cpp:90 VARIABLE win_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_56_U SOURCE src/srcnn.cpp:90 VARIABLE win_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_57_U SOURCE src/srcnn.cpp:90 VARIABLE win_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_58_U SOURCE src/srcnn.cpp:90 VARIABLE win_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_59_U SOURCE src/srcnn.cpp:90 VARIABLE win_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_60_U SOURCE src/srcnn.cpp:90 VARIABLE win_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_61_U SOURCE src/srcnn.cpp:90 VARIABLE win_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_62_U SOURCE src/srcnn.cpp:90 VARIABLE win_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_63_U SOURCE src/srcnn.cpp:90 VARIABLE win_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_64_U SOURCE src/srcnn.cpp:90 VARIABLE win_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_65_U SOURCE src/srcnn.cpp:90 VARIABLE win_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_66_U SOURCE src/srcnn.cpp:90 VARIABLE win_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_67_U SOURCE src/srcnn.cpp:90 VARIABLE win_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_68_U SOURCE src/srcnn.cpp:90 VARIABLE win_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_69_U SOURCE src/srcnn.cpp:90 VARIABLE win_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_70_U SOURCE src/srcnn.cpp:90 VARIABLE win_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_71_U SOURCE src/srcnn.cpp:90 VARIABLE win_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_72_U SOURCE src/srcnn.cpp:90 VARIABLE win_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_73_U SOURCE src/srcnn.cpp:90 VARIABLE win_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_74_U SOURCE src/srcnn.cpp:90 VARIABLE win_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_75_U SOURCE src/srcnn.cpp:90 VARIABLE win_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_76_U SOURCE src/srcnn.cpp:90 VARIABLE win_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_77_U SOURCE src/srcnn.cpp:90 VARIABLE win_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_78_U SOURCE src/srcnn.cpp:90 VARIABLE win_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_79_U SOURCE src/srcnn.cpp:90 VARIABLE win_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_80_U SOURCE src/srcnn.cpp:90 VARIABLE win_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_81_U SOURCE src/srcnn.cpp:90 VARIABLE win_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_82_U SOURCE src/srcnn.cpp:90 VARIABLE win_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_83_U SOURCE src/srcnn.cpp:90 VARIABLE win_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_84_U SOURCE src/srcnn.cpp:90 VARIABLE win_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_85_U SOURCE src/srcnn.cpp:90 VARIABLE win_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_86_U SOURCE src/srcnn.cpp:90 VARIABLE win_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_87_U SOURCE src/srcnn.cpp:90 VARIABLE win_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_88_U SOURCE src/srcnn.cpp:90 VARIABLE win_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_89_U SOURCE src/srcnn.cpp:90 VARIABLE win_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_90_U SOURCE src/srcnn.cpp:90 VARIABLE win_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_91_U SOURCE src/srcnn.cpp:90 VARIABLE win_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_92_U SOURCE src/srcnn.cpp:90 VARIABLE win_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_93_U SOURCE src/srcnn.cpp:90 VARIABLE win_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_94_U SOURCE src/srcnn.cpp:90 VARIABLE win_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_95_U SOURCE src/srcnn.cpp:90 VARIABLE win_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_96_U SOURCE src/srcnn.cpp:90 VARIABLE win_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_97_U SOURCE src/srcnn.cpp:90 VARIABLE win_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_98_U SOURCE src/srcnn.cpp:90 VARIABLE win_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_99_U SOURCE src/srcnn.cpp:90 VARIABLE win_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_100_U SOURCE src/srcnn.cpp:90 VARIABLE win_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_101_U SOURCE src/srcnn.cpp:90 VARIABLE win_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_102_U SOURCE src/srcnn.cpp:90 VARIABLE win_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_103_U SOURCE src/srcnn.cpp:90 VARIABLE win_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_104_U SOURCE src/srcnn.cpp:90 VARIABLE win_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_105_U SOURCE src/srcnn.cpp:90 VARIABLE win_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_106_U SOURCE src/srcnn.cpp:90 VARIABLE win_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_107_U SOURCE src/srcnn.cpp:90 VARIABLE win_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_108_U SOURCE src/srcnn.cpp:90 VARIABLE win_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_109_U SOURCE src/srcnn.cpp:90 VARIABLE win_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_110_U SOURCE src/srcnn.cpp:90 VARIABLE win_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_111_U SOURCE src/srcnn.cpp:90 VARIABLE win_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_112_U SOURCE src/srcnn.cpp:90 VARIABLE win_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_113_U SOURCE src/srcnn.cpp:90 VARIABLE win_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_114_U SOURCE src/srcnn.cpp:90 VARIABLE win_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_115_U SOURCE src/srcnn.cpp:90 VARIABLE win_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_116_U SOURCE src/srcnn.cpp:90 VARIABLE win_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_117_U SOURCE src/srcnn.cpp:90 VARIABLE win_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_118_U SOURCE src/srcnn.cpp:90 VARIABLE win_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_119_U SOURCE src/srcnn.cpp:90 VARIABLE win_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_120_U SOURCE src/srcnn.cpp:90 VARIABLE win_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_121_U SOURCE src/srcnn.cpp:90 VARIABLE win_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_122_U SOURCE src/srcnn.cpp:90 VARIABLE win_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_123_U SOURCE src/srcnn.cpp:90 VARIABLE win_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_124_U SOURCE src/srcnn.cpp:90 VARIABLE win_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_125_U SOURCE src/srcnn.cpp:90 VARIABLE win_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_126_U SOURCE src/srcnn.cpp:90 VARIABLE win_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_127_U SOURCE src/srcnn.cpp:90 VARIABLE win_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_128_U SOURCE src/srcnn.cpp:90 VARIABLE win_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_129_U SOURCE src/srcnn.cpp:90 VARIABLE win_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_130_U SOURCE src/srcnn.cpp:90 VARIABLE win_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_131_U SOURCE src/srcnn.cpp:90 VARIABLE win_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_132_U SOURCE src/srcnn.cpp:90 VARIABLE win_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_133_U SOURCE src/srcnn.cpp:90 VARIABLE win_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_134_U SOURCE src/srcnn.cpp:90 VARIABLE win_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_135_U SOURCE src/srcnn.cpp:90 VARIABLE win_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_136_U SOURCE src/srcnn.cpp:90 VARIABLE win_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_137_U SOURCE src/srcnn.cpp:90 VARIABLE win_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_138_U SOURCE src/srcnn.cpp:90 VARIABLE win_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_139_U SOURCE src/srcnn.cpp:90 VARIABLE win_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_140_U SOURCE src/srcnn.cpp:90 VARIABLE win_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_141_U SOURCE src/srcnn.cpp:90 VARIABLE win_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_142_U SOURCE src/srcnn.cpp:90 VARIABLE win_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_143_U SOURCE src/srcnn.cpp:90 VARIABLE win_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_144_U SOURCE src/srcnn.cpp:90 VARIABLE win_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_145_U SOURCE src/srcnn.cpp:90 VARIABLE win_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_146_U SOURCE src/srcnn.cpp:90 VARIABLE win_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_147_U SOURCE src/srcnn.cpp:90 VARIABLE win_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_148_U SOURCE src/srcnn.cpp:90 VARIABLE win_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_149_U SOURCE src/srcnn.cpp:90 VARIABLE win_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_150_U SOURCE src/srcnn.cpp:90 VARIABLE win_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_151_U SOURCE src/srcnn.cpp:90 VARIABLE win_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_152_U SOURCE src/srcnn.cpp:90 VARIABLE win_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_153_U SOURCE src/srcnn.cpp:90 VARIABLE win_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_154_U SOURCE src/srcnn.cpp:90 VARIABLE win_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_155_U SOURCE src/srcnn.cpp:90 VARIABLE win_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_156_U SOURCE src/srcnn.cpp:90 VARIABLE win_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_157_U SOURCE src/srcnn.cpp:90 VARIABLE win_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_158_U SOURCE src/srcnn.cpp:90 VARIABLE win_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_159_U SOURCE src/srcnn.cpp:90 VARIABLE win_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_160_U SOURCE src/srcnn.cpp:90 VARIABLE win_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_161_U SOURCE src/srcnn.cpp:90 VARIABLE win_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_162_U SOURCE src/srcnn.cpp:90 VARIABLE win_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_163_U SOURCE src/srcnn.cpp:90 VARIABLE win_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_164_U SOURCE src/srcnn.cpp:90 VARIABLE win_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_165_U SOURCE src/srcnn.cpp:90 VARIABLE win_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_166_U SOURCE src/srcnn.cpp:90 VARIABLE win_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_167_U SOURCE src/srcnn.cpp:90 VARIABLE win_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_168_U SOURCE src/srcnn.cpp:90 VARIABLE win_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_169_U SOURCE src/srcnn.cpp:90 VARIABLE win_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_170_U SOURCE src/srcnn.cpp:90 VARIABLE win_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_171_U SOURCE src/srcnn.cpp:90 VARIABLE win_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_172_U SOURCE src/srcnn.cpp:90 VARIABLE win_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_173_U SOURCE src/srcnn.cpp:90 VARIABLE win_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_174_U SOURCE src/srcnn.cpp:90 VARIABLE win_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_175_U SOURCE src/srcnn.cpp:90 VARIABLE win_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_176_U SOURCE src/srcnn.cpp:90 VARIABLE win_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_177_U SOURCE src/srcnn.cpp:90 VARIABLE win_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_178_U SOURCE src/srcnn.cpp:90 VARIABLE win_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_179_U SOURCE src/srcnn.cpp:90 VARIABLE win_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_180_U SOURCE src/srcnn.cpp:90 VARIABLE win_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_181_U SOURCE src/srcnn.cpp:90 VARIABLE win_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_182_U SOURCE src/srcnn.cpp:90 VARIABLE win_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_183_U SOURCE src/srcnn.cpp:90 VARIABLE win_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_184_U SOURCE src/srcnn.cpp:90 VARIABLE win_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_185_U SOURCE src/srcnn.cpp:90 VARIABLE win_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_186_U SOURCE src/srcnn.cpp:90 VARIABLE win_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_187_U SOURCE src/srcnn.cpp:90 VARIABLE win_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_188_U SOURCE src/srcnn.cpp:90 VARIABLE win_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_189_U SOURCE src/srcnn.cpp:90 VARIABLE win_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_190_U SOURCE src/srcnn.cpp:90 VARIABLE win_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_191_U SOURCE src/srcnn.cpp:90 VARIABLE win_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_192_U SOURCE src/srcnn.cpp:90 VARIABLE win_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_193_U SOURCE src/srcnn.cpp:90 VARIABLE win_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_194_U SOURCE src/srcnn.cpp:90 VARIABLE win_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_195_U SOURCE src/srcnn.cpp:90 VARIABLE win_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_196_U SOURCE src/srcnn.cpp:90 VARIABLE win_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_197_U SOURCE src/srcnn.cpp:90 VARIABLE win_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_198_U SOURCE src/srcnn.cpp:90 VARIABLE win_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_199_U SOURCE src/srcnn.cpp:90 VARIABLE win_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_200_U SOURCE src/srcnn.cpp:90 VARIABLE win_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_201_U SOURCE src/srcnn.cpp:90 VARIABLE win_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_202_U SOURCE src/srcnn.cpp:90 VARIABLE win_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_203_U SOURCE src/srcnn.cpp:90 VARIABLE win_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_204_U SOURCE src/srcnn.cpp:90 VARIABLE win_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_205_U SOURCE src/srcnn.cpp:90 VARIABLE win_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_206_U SOURCE src/srcnn.cpp:90 VARIABLE win_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_207_U SOURCE src/srcnn.cpp:90 VARIABLE win_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_208_U SOURCE src/srcnn.cpp:90 VARIABLE win_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_209_U SOURCE src/srcnn.cpp:90 VARIABLE win_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_210_U SOURCE src/srcnn.cpp:90 VARIABLE win_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_211_U SOURCE src/srcnn.cpp:90 VARIABLE win_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_212_U SOURCE src/srcnn.cpp:90 VARIABLE win_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_213_U SOURCE src/srcnn.cpp:90 VARIABLE win_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_214_U SOURCE src/srcnn.cpp:90 VARIABLE win_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_215_U SOURCE src/srcnn.cpp:90 VARIABLE win_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_216_U SOURCE src/srcnn.cpp:90 VARIABLE win_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_217_U SOURCE src/srcnn.cpp:90 VARIABLE win_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_218_U SOURCE src/srcnn.cpp:90 VARIABLE win_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_219_U SOURCE src/srcnn.cpp:90 VARIABLE win_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_220_U SOURCE src/srcnn.cpp:90 VARIABLE win_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_221_U SOURCE src/srcnn.cpp:90 VARIABLE win_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_222_U SOURCE src/srcnn.cpp:90 VARIABLE win_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_223_U SOURCE src/srcnn.cpp:90 VARIABLE win_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_224_U SOURCE src/srcnn.cpp:90 VARIABLE win_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_225_U SOURCE src/srcnn.cpp:90 VARIABLE win_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_226_U SOURCE src/srcnn.cpp:90 VARIABLE win_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_227_U SOURCE src/srcnn.cpp:90 VARIABLE win_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_228_U SOURCE src/srcnn.cpp:90 VARIABLE win_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_229_U SOURCE src/srcnn.cpp:90 VARIABLE win_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_230_U SOURCE src/srcnn.cpp:90 VARIABLE win_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_231_U SOURCE src/srcnn.cpp:90 VARIABLE win_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_232_U SOURCE src/srcnn.cpp:90 VARIABLE win_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_233_U SOURCE src/srcnn.cpp:90 VARIABLE win_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_234_U SOURCE src/srcnn.cpp:90 VARIABLE win_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_235_U SOURCE src/srcnn.cpp:90 VARIABLE win_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_236_U SOURCE src/srcnn.cpp:90 VARIABLE win_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_237_U SOURCE src/srcnn.cpp:90 VARIABLE win_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_238_U SOURCE src/srcnn.cpp:90 VARIABLE win_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_239_U SOURCE src/srcnn.cpp:90 VARIABLE win_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_240_U SOURCE src/srcnn.cpp:90 VARIABLE win_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_241_U SOURCE src/srcnn.cpp:90 VARIABLE win_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_242_U SOURCE src/srcnn.cpp:90 VARIABLE win_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_243_U SOURCE src/srcnn.cpp:90 VARIABLE win_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_244_U SOURCE src/srcnn.cpp:90 VARIABLE win_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_245_U SOURCE src/srcnn.cpp:90 VARIABLE win_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_246_U SOURCE src/srcnn.cpp:90 VARIABLE win_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_247_U SOURCE src/srcnn.cpp:90 VARIABLE win_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_248_U SOURCE src/srcnn.cpp:90 VARIABLE win_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_249_U SOURCE src/srcnn.cpp:90 VARIABLE win_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_250_U SOURCE src/srcnn.cpp:90 VARIABLE win_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_251_U SOURCE src/srcnn.cpp:90 VARIABLE win_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_252_U SOURCE src/srcnn.cpp:90 VARIABLE win_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_253_U SOURCE src/srcnn.cpp:90 VARIABLE win_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_254_U SOURCE src/srcnn.cpp:90 VARIABLE win_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_255_U SOURCE src/srcnn.cpp:90 VARIABLE win_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_256_U SOURCE src/srcnn.cpp:90 VARIABLE win_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_257_U SOURCE src/srcnn.cpp:90 VARIABLE win_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_258_U SOURCE src/srcnn.cpp:90 VARIABLE win_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_259_U SOURCE src/srcnn.cpp:90 VARIABLE win_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_260_U SOURCE src/srcnn.cpp:90 VARIABLE win_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_261_U SOURCE src/srcnn.cpp:90 VARIABLE win_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_262_U SOURCE src/srcnn.cpp:90 VARIABLE win_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_263_U SOURCE src/srcnn.cpp:90 VARIABLE win_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_264_U SOURCE src/srcnn.cpp:90 VARIABLE win_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_265_U SOURCE src/srcnn.cpp:90 VARIABLE win_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_266_U SOURCE src/srcnn.cpp:90 VARIABLE win_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_267_U SOURCE src/srcnn.cpp:90 VARIABLE win_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_268_U SOURCE src/srcnn.cpp:90 VARIABLE win_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_269_U SOURCE src/srcnn.cpp:90 VARIABLE win_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_270_U SOURCE src/srcnn.cpp:90 VARIABLE win_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_271_U SOURCE src/srcnn.cpp:90 VARIABLE win_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_272_U SOURCE src/srcnn.cpp:90 VARIABLE win_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_273_U SOURCE src/srcnn.cpp:90 VARIABLE win_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_274_U SOURCE src/srcnn.cpp:90 VARIABLE win_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_275_U SOURCE src/srcnn.cpp:90 VARIABLE win_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_276_U SOURCE src/srcnn.cpp:90 VARIABLE win_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_277_U SOURCE src/srcnn.cpp:90 VARIABLE win_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_278_U SOURCE src/srcnn.cpp:90 VARIABLE win_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_279_U SOURCE src/srcnn.cpp:90 VARIABLE win_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_280_U SOURCE src/srcnn.cpp:90 VARIABLE win_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_281_U SOURCE src/srcnn.cpp:90 VARIABLE win_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_282_U SOURCE src/srcnn.cpp:90 VARIABLE win_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_283_U SOURCE src/srcnn.cpp:90 VARIABLE win_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_284_U SOURCE src/srcnn.cpp:90 VARIABLE win_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_285_U SOURCE src/srcnn.cpp:90 VARIABLE win_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_286_U SOURCE src/srcnn.cpp:90 VARIABLE win_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_287_U SOURCE src/srcnn.cpp:90 VARIABLE win_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_288_U SOURCE src/srcnn.cpp:90 VARIABLE win_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_289_U SOURCE src/srcnn.cpp:90 VARIABLE win_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_290_U SOURCE src/srcnn.cpp:90 VARIABLE win_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_291_U SOURCE src/srcnn.cpp:90 VARIABLE win_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_292_U SOURCE src/srcnn.cpp:90 VARIABLE win_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_293_U SOURCE src/srcnn.cpp:90 VARIABLE win_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_294_U SOURCE src/srcnn.cpp:90 VARIABLE win_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_295_U SOURCE src/srcnn.cpp:90 VARIABLE win_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_296_U SOURCE src/srcnn.cpp:90 VARIABLE win_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_297_U SOURCE src/srcnn.cpp:90 VARIABLE win_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_298_U SOURCE src/srcnn.cpp:90 VARIABLE win_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_299_U SOURCE src/srcnn.cpp:90 VARIABLE win_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_300_U SOURCE src/srcnn.cpp:90 VARIABLE win_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_301_U SOURCE src/srcnn.cpp:90 VARIABLE win_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_302_U SOURCE src/srcnn.cpp:90 VARIABLE win_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_303_U SOURCE src/srcnn.cpp:90 VARIABLE win_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_304_U SOURCE src/srcnn.cpp:90 VARIABLE win_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_305_U SOURCE src/srcnn.cpp:90 VARIABLE win_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_306_U SOURCE src/srcnn.cpp:90 VARIABLE win_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_307_U SOURCE src/srcnn.cpp:90 VARIABLE win_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_308_U SOURCE src/srcnn.cpp:90 VARIABLE win_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_309_U SOURCE src/srcnn.cpp:90 VARIABLE win_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_310_U SOURCE src/srcnn.cpp:90 VARIABLE win_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_311_U SOURCE src/srcnn.cpp:90 VARIABLE win_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_312_U SOURCE src/srcnn.cpp:90 VARIABLE win_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_313_U SOURCE src/srcnn.cpp:90 VARIABLE win_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_314_U SOURCE src/srcnn.cpp:90 VARIABLE win_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_315_U SOURCE src/srcnn.cpp:90 VARIABLE win_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_316_U SOURCE src/srcnn.cpp:90 VARIABLE win_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_317_U SOURCE src/srcnn.cpp:90 VARIABLE win_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_318_U SOURCE src/srcnn.cpp:90 VARIABLE win_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_319_U SOURCE src/srcnn.cpp:90 VARIABLE win_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_320_U SOURCE src/srcnn.cpp:90 VARIABLE win_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_321_U SOURCE src/srcnn.cpp:90 VARIABLE win_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_322_U SOURCE src/srcnn.cpp:90 VARIABLE win_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_323_U SOURCE src/srcnn.cpp:90 VARIABLE win_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_324_U SOURCE src/srcnn.cpp:90 VARIABLE win_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_325_U SOURCE src/srcnn.cpp:90 VARIABLE win_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_326_U SOURCE src/srcnn.cpp:90 VARIABLE win_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_327_U SOURCE src/srcnn.cpp:90 VARIABLE win_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_328_U SOURCE src/srcnn.cpp:90 VARIABLE win_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_329_U SOURCE src/srcnn.cpp:90 VARIABLE win_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_330_U SOURCE src/srcnn.cpp:90 VARIABLE win_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_331_U SOURCE src/srcnn.cpp:90 VARIABLE win_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_332_U SOURCE src/srcnn.cpp:90 VARIABLE win_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_333_U SOURCE src/srcnn.cpp:90 VARIABLE win_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_334_U SOURCE src/srcnn.cpp:90 VARIABLE win_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_335_U SOURCE src/srcnn.cpp:90 VARIABLE win_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_336_U SOURCE src/srcnn.cpp:90 VARIABLE win_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_337_U SOURCE src/srcnn.cpp:90 VARIABLE win_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_338_U SOURCE src/srcnn.cpp:90 VARIABLE win_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_339_U SOURCE src/srcnn.cpp:90 VARIABLE win_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_340_U SOURCE src/srcnn.cpp:90 VARIABLE win_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_341_U SOURCE src/srcnn.cpp:90 VARIABLE win_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_342_U SOURCE src/srcnn.cpp:90 VARIABLE win_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_343_U SOURCE src/srcnn.cpp:90 VARIABLE win_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_344_U SOURCE src/srcnn.cpp:90 VARIABLE win_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_345_U SOURCE src/srcnn.cpp:90 VARIABLE win_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_346_U SOURCE src/srcnn.cpp:90 VARIABLE win_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_347_U SOURCE src/srcnn.cpp:90 VARIABLE win_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_348_U SOURCE src/srcnn.cpp:90 VARIABLE win_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_349_U SOURCE src/srcnn.cpp:90 VARIABLE win_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_350_U SOURCE src/srcnn.cpp:90 VARIABLE win_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_351_U SOURCE src/srcnn.cpp:90 VARIABLE win_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_352_U SOURCE src/srcnn.cpp:90 VARIABLE win_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_353_U SOURCE src/srcnn.cpp:90 VARIABLE win_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_354_U SOURCE src/srcnn.cpp:90 VARIABLE win_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_355_U SOURCE src/srcnn.cpp:90 VARIABLE win_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_356_U SOURCE src/srcnn.cpp:90 VARIABLE win_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_357_U SOURCE src/srcnn.cpp:90 VARIABLE win_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_358_U SOURCE src/srcnn.cpp:90 VARIABLE win_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_359_U SOURCE src/srcnn.cpp:90 VARIABLE win_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_360_U SOURCE src/srcnn.cpp:90 VARIABLE win_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_361_U SOURCE src/srcnn.cpp:90 VARIABLE win_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_362_U SOURCE src/srcnn.cpp:90 VARIABLE win_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_363_U SOURCE src/srcnn.cpp:90 VARIABLE win_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_364_U SOURCE src/srcnn.cpp:90 VARIABLE win_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_365_U SOURCE src/srcnn.cpp:90 VARIABLE win_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_366_U SOURCE src/srcnn.cpp:90 VARIABLE win_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_367_U SOURCE src/srcnn.cpp:90 VARIABLE win_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_368_U SOURCE src/srcnn.cpp:90 VARIABLE win_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_369_U SOURCE src/srcnn.cpp:90 VARIABLE win_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_370_U SOURCE src/srcnn.cpp:90 VARIABLE win_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_371_U SOURCE src/srcnn.cpp:90 VARIABLE win_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_372_U SOURCE src/srcnn.cpp:90 VARIABLE win_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_373_U SOURCE src/srcnn.cpp:90 VARIABLE win_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_374_U SOURCE src/srcnn.cpp:90 VARIABLE win_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_375_U SOURCE src/srcnn.cpp:90 VARIABLE win_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_376_U SOURCE src/srcnn.cpp:90 VARIABLE win_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_377_U SOURCE src/srcnn.cpp:90 VARIABLE win_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_378_U SOURCE src/srcnn.cpp:90 VARIABLE win_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_379_U SOURCE src/srcnn.cpp:90 VARIABLE win_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_380_U SOURCE src/srcnn.cpp:90 VARIABLE win_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_381_U SOURCE src/srcnn.cpp:90 VARIABLE win_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_382_U SOURCE src/srcnn.cpp:90 VARIABLE win_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_383_U SOURCE src/srcnn.cpp:90 VARIABLE win_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_384_U SOURCE src/srcnn.cpp:90 VARIABLE win_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_385_U SOURCE src/srcnn.cpp:90 VARIABLE win_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_386_U SOURCE src/srcnn.cpp:90 VARIABLE win_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_387_U SOURCE src/srcnn.cpp:90 VARIABLE win_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_388_U SOURCE src/srcnn.cpp:90 VARIABLE win_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_389_U SOURCE src/srcnn.cpp:90 VARIABLE win_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_390_U SOURCE src/srcnn.cpp:90 VARIABLE win_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_391_U SOURCE src/srcnn.cpp:90 VARIABLE win_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_392_U SOURCE src/srcnn.cpp:90 VARIABLE win_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_393_U SOURCE src/srcnn.cpp:90 VARIABLE win_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_394_U SOURCE src/srcnn.cpp:90 VARIABLE win_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_395_U SOURCE src/srcnn.cpp:90 VARIABLE win_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_396_U SOURCE src/srcnn.cpp:90 VARIABLE win_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_397_U SOURCE src/srcnn.cpp:90 VARIABLE win_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_398_U SOURCE src/srcnn.cpp:90 VARIABLE win_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_399_U SOURCE src/srcnn.cpp:90 VARIABLE win_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_U SOURCE src/srcnn.cpp:126 VARIABLE acc2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_1_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_2_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_3_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_4_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_5_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_6_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_7_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_8_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_9_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_10_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_11_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_12_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_13_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_14_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_15_U SOURCE src/srcnn.cpp:126 VARIABLE acc2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_U SOURCE src/srcnn.cpp:197 VARIABLE f2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_1_U SOURCE src/srcnn.cpp:197 VARIABLE f2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_2_U SOURCE src/srcnn.cpp:197 VARIABLE f2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_3_U SOURCE src/srcnn.cpp:197 VARIABLE f2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_4_U SOURCE src/srcnn.cpp:197 VARIABLE f2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_5_U SOURCE src/srcnn.cpp:197 VARIABLE f2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_6_U SOURCE src/srcnn.cpp:197 VARIABLE f2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_7_U SOURCE src/srcnn.cpp:197 VARIABLE f2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_8_U SOURCE src/srcnn.cpp:197 VARIABLE f2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_9_U SOURCE src/srcnn.cpp:197 VARIABLE f2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_10_U SOURCE src/srcnn.cpp:197 VARIABLE f2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_11_U SOURCE src/srcnn.cpp:197 VARIABLE f2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_12_U SOURCE src/srcnn.cpp:197 VARIABLE f2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_13_U SOURCE src/srcnn.cpp:197 VARIABLE f2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_14_U SOURCE src/srcnn.cpp:197 VARIABLE f2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_15_U SOURCE src/srcnn.cpp:197 VARIABLE f2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_3522_p2 SOURCE src/srcnn.cpp:540 VARIABLE add_ln540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3521_p2 SOURCE src/srcnn.cpp:543 VARIABLE add_ln543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3516_p2 SOURCE src/srcnn.cpp:117 VARIABLE add_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3527_p2 SOURCE src/srcnn.cpp:117 VARIABLE add_ln117_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3515_p2 SOURCE src/srcnn.cpp:117 VARIABLE empty LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3524_p2 SOURCE src/srcnn.cpp:117 VARIABLE p_cast16_i_i LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3512_p2 SOURCE src/srcnn.cpp:323 VARIABLE add_ln323 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln323_fu_8299_p2 SOURCE src/srcnn.cpp:323 VARIABLE sub_ln323 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3520_p2 SOURCE src/srcnn.cpp:117 VARIABLE empty_168 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_169_fu_8315_p2 SOURCE src/srcnn.cpp:117 VARIABLE empty_169 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3523_p2 SOURCE src/srcnn.cpp:117 VARIABLE p_cast35_i_i LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3517_p2 SOURCE src/srcnn.cpp:117 VARIABLE empty_172 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3516_p2 SOURCE src/srcnn.cpp:120 VARIABLE empty_184 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3527_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast40_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2934 SOURCE src/srcnn.cpp:120 VARIABLE mul24 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_187_fu_8617_p2 SOURCE src/srcnn.cpp:120 VARIABLE empty_187 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3518_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast44_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2938 SOURCE src/srcnn.cpp:120 VARIABLE mul21 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast45_i_i_cast_fu_8646_p00 SOURCE src/srcnn.cpp:120 VARIABLE p_cast45_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2932 SOURCE src/srcnn.cpp:120 VARIABLE mul18 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3526_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast46_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2936 SOURCE src/srcnn.cpp:120 VARIABLE mul15 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3515_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast47_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2937 SOURCE src/srcnn.cpp:120 VARIABLE mul12 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3514_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast48_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2933 SOURCE src/srcnn.cpp:120 VARIABLE mul9 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3525_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast49_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2939 SOURCE src/srcnn.cpp:120 VARIABLE mul6 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3519_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast50_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2931 SOURCE src/srcnn.cpp:120 VARIABLE mul3 LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3521_p2 SOURCE src/srcnn.cpp:120 VARIABLE p_cast51_i_i LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U2935 SOURCE src/srcnn.cpp:120 VARIABLE mul LOOP ITColcomp BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3520_p2 SOURCE src/srcnn.cpp:137 VARIABLE add_ln137 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3523_p2 SOURCE src/srcnn.cpp:175 VARIABLE add_ln175 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3512_p2 SOURCE src/srcnn.cpp:180 VARIABLE add_ln180 LOOP acc1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2940 SOURCE src/srcnn.cpp:182 VARIABLE acc1_3 LOOP acc1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3514_p2 SOURCE src/srcnn.cpp:252 VARIABLE add_ln252 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3526_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3525_p2 SOURCE src/srcnn.cpp:323 VARIABLE add_ln323_1 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3518_p2 SOURCE src/srcnn.cpp:252 VARIABLE empty_188 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_189_fu_8994_p2 SOURCE src/srcnn.cpp:252 VARIABLE empty_189 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3519_p2 SOURCE src/srcnn.cpp:25 VARIABLE add_ln25 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3517_p2 SOURCE src/srcnn.cpp:25 VARIABLE add_ln25_1 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3524_p2 SOURCE src/srcnn.cpp:314 VARIABLE add_ln314 LOOP acc3row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3526_p2 SOURCE src/srcnn.cpp:316 VARIABLE add_ln316 LOOP acc3col BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U2940 SOURCE src/srcnn.cpp:318 VARIABLE acc3_sum_2 LOOP acc3col BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast45_i_i_cast_fu_8646_p00 SOURCE src/srcnn.cpp:120 VARIABLE add_ln120 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast45_i_i_cast_fu_8646_p00 SOURCE src/srcnn.cpp:117 VARIABLE add_ln117_2 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 89 BRAM 64 URAM 0}} store_tile_mm_Pipeline_Out_writex {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_252_p2 SOURCE src/srcnn.cpp:344 VARIABLE empty LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_95_fu_282_p2 SOURCE src/srcnn.cpp:344 VARIABLE empty_95 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_3_fu_294_p2 SOURCE src/srcnn.cpp:344 VARIABLE add_ln344_3 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_303_p2 SOURCE src/srcnn.cpp:344 VARIABLE add_ln344 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_341_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_381_p2 SOURCE src/srcnn.cpp:344 VARIABLE p_mid1 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid17_fu_411_p2 SOURCE src/srcnn.cpp:344 VARIABLE p_mid17 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_1_fu_429_p2 SOURCE src/srcnn.cpp:344 VARIABLE add_ln344_1 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_2_fu_439_p2 SOURCE src/srcnn.cpp:344 VARIABLE add_ln344_2 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_470_p2 SOURCE src/srcnn.cpp:347 VARIABLE add_ln347 LOOP Out_writey_Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} store_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln540_fu_112_p2 SOURCE src/srcnn.cpp:540 VARIABLE add_ln540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln543_fu_144_p2 SOURCE src/srcnn.cpp:543 VARIABLE add_ln543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U3513 SOURCE src/srcnn.cpp:540 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_IT_w0 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_ftmap_c_U SOURCE {} VARIABLE output_ftmap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c1_channel_U SOURCE src/srcnn.cpp:548 VARIABLE h0_c1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c2_channel_U SOURCE src/srcnn.cpp:548 VARIABLE w0_c2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_1_c3_channel_U SOURCE src/srcnn.cpp:548 VARIABLE phase_1_c3_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_channel_U SOURCE src/srcnn.cpp:549 VARIABLE h0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c_channel_U SOURCE src/srcnn.cpp:549 VARIABLE w0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_1_c_channel_U SOURCE src/srcnn.cpp:549 VARIABLE phase_1_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 91 BRAM 222 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_1_fu_3531_p2 SOURCE src/srcnn.cpp:474 VARIABLE add_ln474_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_3543_p2 SOURCE src/srcnn.cpp:474 VARIABLE add_ln474 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_3_fu_3609_p2 SOURCE src/srcnn.cpp:483 VARIABLE add_ln483_3 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_3553_p2 SOURCE src/srcnn.cpp:476 VARIABLE add_ln476 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_fu_4023_p2 SOURCE src/srcnn.cpp:489 VARIABLE add_ln489 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln491_fu_4033_p2 SOURCE src/srcnn.cpp:491 VARIABLE add_ln491 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h0_3_fu_4345_p2 SOURCE src/srcnn.cpp:540 VARIABLE h0_3 LOOP IT_h0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w0_1_fu_4357_p2 SOURCE src/srcnn.cpp:543 VARIABLE w0_1 LOOP IT_w0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_U SOURCE src/srcnn.cpp:432 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_U SOURCE src/srcnn.cpp:432 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_U SOURCE src/srcnn.cpp:432 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_U SOURCE src/srcnn.cpp:437 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_U SOURCE src/srcnn.cpp:437 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_24_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_23_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_22_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_21_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_20_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_19_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_18_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_17_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_16_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_15_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_14_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_13_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_12_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_11_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_10_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_9_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_8_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_7_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_6_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_5_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_s_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_10_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_16_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_17_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_18_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_19_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_20_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_21_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_22_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_23_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_24_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_25_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_8_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_9_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_10_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_11_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_12_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_13_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_14_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_15_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_26_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_27_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_24_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_23_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_22_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_21_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_20_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_19_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_18_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_17_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_16_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_15_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_14_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_13_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_12_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_11_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_10_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_9_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_8_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_7_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_6_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_5_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_s_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_12_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_24_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_23_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_22_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_21_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_20_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_19_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_18_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_17_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_16_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_15_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_14_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_13_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_12_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_11_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_10_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_0_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_1_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_2_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_3_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_4_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_5_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_6_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_7_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w3_loc_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_s_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_13_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U SOURCE src/srcnn.cpp:443 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_24_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_23_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_22_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_21_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_20_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_19_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_18_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_17_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_16_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_15_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_14_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_13_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_12_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_11_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_10_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_9_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_8_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_7_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_6_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_5_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_4_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_3_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_2_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_1_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_s_U SOURCE src/srcnn.cpp:443 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc_15_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 91 BRAM 258 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 8.47 seconds; current allocated memory: 1.809 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       syn_report done; 0.123 sec.
Command     autosyn done; 145.731 sec.
Command   csynth_design done; 275.337 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 150 seconds. CPU system time: 24 seconds. Elapsed time: 275.337 seconds; current allocated memory: 788.133 MB.
Command ap_source done; 281.65 sec.
Execute cleanup_all 
Command cleanup_all done; 0.175 sec.
INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 21 15:33:57 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.618 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.784 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.896 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.231 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=srcnn xml_exists=0
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=73 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='srcnn_mul_4ns_6ns_9_1_1
srcnn_urem_4ns_3ns_2_8_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_11ns_19_1_1
srcnn_urem_9ns_3ns_2_13_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_3_2_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_16_4_32_1_1
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_urem_64s_3ns_2_68_seq_1
srcnn_mux_64_6_32_1_1
srcnn_mux_9_4_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb_memcore
srcnn_dataflow_in_loop_IT_w0_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4bkb
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_lockbM
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm_Pipeline_InputTileHread_InputTileWread
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv1_ky
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm_Pipeline_Out_writex
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm_Pipeline_InputTileHread_InputTileWread.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv1_ky.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm_Pipeline_Out_writex.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     sc_get_clocks srcnn 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=srcnn
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s srcnn_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
Command   export_design done; 132.09 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 84 seconds. CPU system time: 21 seconds. Elapsed time: 132.09 seconds; current allocated memory: 49.250 MB.
Command ap_source done; 136.378 sec.
Execute cleanup_all 
