// Verilog HDL and netlist files of
// "Lib6710_08 MUX4X1 schematic"

// HDL models

// HDL file - NCSU_Analog_Parts, pmos, functional.
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/pmos/functional/verilog.v

// HDL file - NCSU_Analog_Parts, nmos, functional.
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/nmos/functional/verilog.v

// HDL file - NCSU_Analog_Parts, pmos4, functional.
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v

// HDL file - NCSU_Analog_Parts, nmos4, functional.
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v


// End HDL models

// Netlisted models

// netlist file - Lib6710_08, MUX4X1, schematic.
ihnl/cds0/netlist


// End HDL models

// globals file 
hdlFilesDir/cds_globals.v

