
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits bis/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Fri Jun  7 17:46:50 2024
// Netlist written on Fri Jun  7 17:47:10 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module Main ( Van, Va, reset, clk, Vcn, Vc, Vbn, Vb );
  input  reset, clk;
  output Van, Va, Vcn, Vc, Vbn, Vb;
  wire   \sine_gen.n50[8] , \sine_gen.n50[7] , \sine_gen.n31192 , 
         \sine_gen.address3[8] , \sine_gen.n16495 , \sine_gen.address3[7] , 
         \sine_gen.n10146 , clk_c, \sine_gen.n16497 , \sine_gen.n50[6] , 
         \sine_gen.n50[5] , \sine_gen.n31189 , \sine_gen.address3[6] , 
         \sine_gen.n16493 , \sine_gen.address3[5] , \sine_gen.n50[4] , 
         \sine_gen.n50[3] , \sine_gen.n31186 , \sine_gen.address3[4] , 
         \sine_gen.n16491 , \sine_gen.address3[3] , \sine_gen.n50[2] , 
         \sine_gen.n50[1] , \sine_gen.n31183 , \sine_gen.address3[2] , 
         \sine_gen.n16489 , \sine_gen.address3[1] , \sine_gen.n50[0] , 
         \sine_gen.n31180 , \sine_gen.address3[0] , VCC_net, 
         \sine_gen.n50_adj_312[14] , \sine_gen.n50_adj_312[13] , 
         \sine_gen.n31225 , \sine_gen.address2[14] , \sine_gen.n16485 , 
         \sine_gen.address2[13] , \sine_gen.n10145 , 
         \sine_gen.n50_adj_312[12] , \sine_gen.n50_adj_312[11] , 
         \sine_gen.n31222 , \sine_gen.address2[12] , \sine_gen.n16483 , 
         \sine_gen.address2[11] , \sine_gen.n50_adj_312[10] , 
         \sine_gen.n50_adj_312[9] , \sine_gen.n31219 , \sine_gen.address2[10] , 
         \sine_gen.n16481 , \sine_gen.address2[9] , \sine_gen.n50_adj_312[8] , 
         \sine_gen.n50_adj_312[7] , \sine_gen.n31216 , \sine_gen.address2[8] , 
         \sine_gen.n16479 , \sine_gen.address2[7] , \sine_gen.n50_adj_312[6] , 
         \sine_gen.n50_adj_312[5] , \sine_gen.n31213 , \sine_gen.address2[6] , 
         \sine_gen.n16477 , \sine_gen.address2[5] , \sine_gen.n50_adj_312[4] , 
         \sine_gen.n50_adj_312[3] , \sine_gen.n31210 , \sine_gen.address2[4] , 
         \sine_gen.n16475 , \sine_gen.address2[3] , \sine_gen.n50_adj_312[2] , 
         \sine_gen.n50_adj_312[1] , \sine_gen.n31207 , \sine_gen.address2[2] , 
         \sine_gen.n16473 , \sine_gen.address2[1] , \sine_gen.n50_adj_312[0] , 
         \sine_gen.n31204 , \sine_gen.address2[0] , \sine_gen.n50_adj_313[14] , 
         \sine_gen.n50_adj_313[13] , \sine_gen.n31249 , 
         \sine_gen.address1[14] , \sine_gen.n16469 , \sine_gen.address1[13] , 
         \sine_gen.n10144 , \sine_gen.n50_adj_313[12] , 
         \sine_gen.n50_adj_313[11] , \sine_gen.n31246 , 
         \sine_gen.address1[12] , \sine_gen.n16467 , \sine_gen.address1[11] , 
         \sine_gen.n50_adj_313[10] , \sine_gen.n50_adj_313[9] , 
         \sine_gen.n31243 , \sine_gen.address1[10] , \sine_gen.n16465 , 
         \sine_gen.address1[9] , \sine_gen.n50_adj_313[8] , 
         \sine_gen.n50_adj_313[7] , \sine_gen.n31240 , \sine_gen.address1[8] , 
         \sine_gen.n16463 , \sine_gen.address1[7] , \sine_gen.n50_adj_313[6] , 
         \sine_gen.n50_adj_313[5] , \sine_gen.n31237 , \sine_gen.address1[6] , 
         \sine_gen.n16461 , \sine_gen.address1[5] , \sine_gen.n50_adj_313[4] , 
         \sine_gen.n50_adj_313[3] , \sine_gen.n31234 , \sine_gen.address1[4] , 
         \sine_gen.n16459 , \sine_gen.address1[3] , \sine_gen.n50_adj_313[2] , 
         \sine_gen.n50_adj_313[1] , \sine_gen.n31231 , \sine_gen.address1[2] , 
         \sine_gen.n16457 , \sine_gen.address1[1] , \sine_gen.n50_adj_313[0] , 
         \sine_gen.n31228 , \sine_gen.address1[0] , \sine_gen.n50[14] , 
         \sine_gen.n50[13] , \sine_gen.n31201 , \sine_gen.address3[14] , 
         \sine_gen.n16501 , \sine_gen.address3[13] , \sine_gen.n50[12] , 
         \sine_gen.n50[11] , \sine_gen.n31198 , \sine_gen.address3[12] , 
         \sine_gen.n16499 , \sine_gen.address3[11] , \sine_gen.n50[10] , 
         \sine_gen.n50[9] , \sine_gen.n31195 , \sine_gen.address3[10] , 
         \sine_gen.address3[9] , \tw_gen.n31039 , \tw_gen.n786 , 
         \tw_gen.n16579 , \tw_gen.n787 , \tw_gen.n820[11] , \tw_gen.n820[12] , 
         \tw_gen.n16581 , \tw_gen.n31036 , \tw_gen.n788 , \tw_gen.n16577 , 
         \tw_gen.n789 , \tw_gen.n820[9] , \tw_gen.n820[10] , \tw_gen.n31033 , 
         \tw_gen.n790 , \tw_gen.n16575 , \tw_gen.n791 , \tw_gen.n820[7] , 
         \tw_gen.n820[8] , \tw_gen.n31030 , \tw_gen.n192 , \tw_gen.n820[6] , 
         \tw_gen.n31027 , \tw_gen.n16572 , \tw_gen.n720 , \tw_gen.n760[18] , 
         \tw_gen.n31024 , \tw_gen.n721 , \tw_gen.n16570 , \tw_gen.n722 , 
         \tw_gen.n760[16] , \tw_gen.n760[17] , \tw_gen.n31021 , \tw_gen.n723 , 
         \tw_gen.n16568 , \tw_gen.n724 , \tw_gen.n760[14] , \tw_gen.n760[15] , 
         \tw_gen.n31018 , \tw_gen.n725 , \tw_gen.n16566 , \tw_gen.n726 , 
         \tw_gen.n760[12] , \tw_gen.n760[13] , \tw_gen.n31015 , \tw_gen.n727 , 
         \tw_gen.n16564 , \tw_gen.n728 , \tw_gen.n760[10] , \tw_gen.n760[11] , 
         \tw_gen.n31252 , \tw_gen.internal_count[9] , \tw_gen.n16447 , 
         \tw_gen.internal_count[8] , \tw_gen.n82[7] , \tw_gen.n82[8] , 
         \tw_gen.n16449 , \tw_gen.n31012 , \tw_gen.n729 , \tw_gen.n16562 , 
         \tw_gen.n730 , \tw_gen.n760[8] , \tw_gen.n760[9] , \tw_gen.n31009 , 
         \tw_gen.n191 , \tw_gen.n760[7] , \tw_gen.n31006 , \tw_gen.n660 , 
         \tw_gen.n16558 , \tw_gen.n661 , \tw_gen.n700[17] , \tw_gen.n700[18] , 
         \tw_gen.n31177 , \tw_gen.n16671 , \tw_gen.n1080 , \tw_gen.n1120[18] , 
         \tw_gen.n31174 , \tw_gen.n1081 , \tw_gen.n16669 , \tw_gen.n1082 , 
         \tw_gen.n1120[16] , \tw_gen.n1120[17] , \tw_gen.n31171 , 
         \tw_gen.n1083 , \tw_gen.n16667 , \tw_gen.n1084 , \tw_gen.n1120[14] , 
         \tw_gen.n1120[15] , \tw_gen.n31003 , \tw_gen.n662 , \tw_gen.n16556 , 
         \tw_gen.n663 , \tw_gen.n700[15] , \tw_gen.n700[16] , \tw_gen.n31000 , 
         \tw_gen.n664 , \tw_gen.n16554 , \tw_gen.n665 , \tw_gen.n700[13] , 
         \tw_gen.n700[14] , \tw_gen.n31168 , \tw_gen.n1085 , \tw_gen.n16665 , 
         \tw_gen.n1086 , \tw_gen.n1120[12] , \tw_gen.n1120[13] , 
         \tw_gen.n30901 , \tw_gen.internal_count[7] , \tw_gen.n16445 , 
         \tw_gen.internal_count[6] , \tw_gen.n82[5] , \tw_gen.n82[6] , 
         \tw_gen.n30997 , \tw_gen.n666 , \tw_gen.n16552 , \tw_gen.n667 , 
         \tw_gen.n700[11] , \tw_gen.n700[12] , \tw_gen.n31165 , \tw_gen.n1087 , 
         \tw_gen.n16663 , \tw_gen.n1088 , \tw_gen.n1120[10] , 
         \tw_gen.n1120[11] , \tw_gen.n31162 , \tw_gen.n1089 , \tw_gen.n16661 , 
         \tw_gen.n1090 , \tw_gen.n1120[8] , \tw_gen.n1120[9] , \tw_gen.n31159 , 
         \tw_gen.n1091 , \tw_gen.n16659 , \tw_gen.n1092 , \tw_gen.n1120[6] , 
         \tw_gen.n1120[7] , \tw_gen.n30994 , \tw_gen.n668 , \tw_gen.n16550 , 
         \tw_gen.n669 , \tw_gen.n700[9] , \tw_gen.n700[10] , \tw_gen.n30898 , 
         \tw_gen.internal_count[5] , \tw_gen.n16443 , 
         \tw_gen.internal_count[4] , \tw_gen.n82[3] , \tw_gen.n82[4] , 
         \tw_gen.n31156 , \tw_gen.n1093 , \tw_gen.n16657 , \tw_gen.n1094 , 
         \tw_gen.n1120[4] , \tw_gen.n1120[5] , \tw_gen.n30991 , \tw_gen.n190 , 
         \tw_gen.n700[8] , \tw_gen.n31153 , \tw_gen.n1095 , \tw_gen.n16655 , 
         \tw_gen.n1096 , \tw_gen.n1120[2] , \tw_gen.n1120[3] , \tw_gen.n30988 , 
         \tw_gen.n16547 , \tw_gen.n600 , \tw_gen.n640[18] , \tw_gen.n30895 , 
         \tw_gen.internal_count[3] , \tw_gen.n16441 , 
         \tw_gen.internal_count[2] , \tw_gen.n82[1] , \tw_gen.n82[2] , 
         \tw_gen.n31150 , \tw_gen.n197 , \tw_gen.n198 , \tw_gen.n1120[1] , 
         \tw_gen.n30985 , \tw_gen.n601 , \tw_gen.n16545 , \tw_gen.n602 , 
         \tw_gen.n640[16] , \tw_gen.n640[17] , \tw_gen.n31147 , \tw_gen.n1020 , 
         \tw_gen.n16651 , \tw_gen.n1021 , \tw_gen.n1060[17] , 
         \tw_gen.n1060[18] , \tw_gen.n30982 , \tw_gen.n603 , \tw_gen.n16543 , 
         \tw_gen.n604 , \tw_gen.n640[14] , \tw_gen.n640[15] , \tw_gen.n31144 , 
         \tw_gen.n1022 , \tw_gen.n16649 , \tw_gen.n1023 , \tw_gen.n1060[15] , 
         \tw_gen.n1060[16] , \tw_gen.n30979 , \tw_gen.n605 , \tw_gen.n16541 , 
         \tw_gen.n606 , \tw_gen.n640[12] , \tw_gen.n640[13] , \tw_gen.n31141 , 
         \tw_gen.n1024 , \tw_gen.n16647 , \tw_gen.n1025 , \tw_gen.n1060[13] , 
         \tw_gen.n1060[14] , \tw_gen.n31138 , \tw_gen.n1026 , \tw_gen.n16645 , 
         \tw_gen.n1027 , \tw_gen.n1060[11] , \tw_gen.n1060[12] , 
         \tw_gen.n30910 , \tw_gen.n16427 , \tw_gen.n82_adj_179[3] , 
         \tw_gen.n82_adj_179[4] , \tw_gen.n16429 , \tw_gen.n30976 , 
         \tw_gen.n607 , \tw_gen.n16539 , \tw_gen.n608 , \tw_gen.n640[10] , 
         \tw_gen.n640[11] , \tw_gen.n31135 , \tw_gen.n1028 , \tw_gen.n16643 , 
         \tw_gen.n1029 , \tw_gen.n1060[9] , \tw_gen.n1060[10] , 
         \tw_gen.n30892 , \tw_gen.internal_count[1] , \tw_gen.n82[0] , 
         \tw_gen.n31132 , \tw_gen.n1030 , \tw_gen.n16641 , \tw_gen.n1031 , 
         \tw_gen.n1060[7] , \tw_gen.n1060[8] , \tw_gen.n30973 , \tw_gen.n189 , 
         \tw_gen.n640[9] , \tw_gen.n31129 , \tw_gen.n1032 , \tw_gen.n16639 , 
         \tw_gen.n1033 , \tw_gen.n1060[5] , \tw_gen.n1060[6] , \tw_gen.n30970 , 
         \tw_gen.n540 , \tw_gen.n16535 , \tw_gen.n541 , \tw_gen.n580[17] , 
         \tw_gen.n580[18] , \tw_gen.n31102 , \tw_gen.n1034 , \tw_gen.n16637 , 
         \tw_gen.n1035 , \tw_gen.n1060[3] , \tw_gen.n1060[4] , \tw_gen.n30967 , 
         \tw_gen.n542 , \tw_gen.n16533 , \tw_gen.n543 , \tw_gen.n580[15] , 
         \tw_gen.n580[16] , \tw_gen.n30964 , \tw_gen.n544 , \tw_gen.n16531 , 
         \tw_gen.n545 , \tw_gen.n580[13] , \tw_gen.n580[14] , \tw_gen.n30961 , 
         \tw_gen.n546 , \tw_gen.n16529 , \tw_gen.n547 , \tw_gen.n580[11] , 
         \tw_gen.n580[12] , \tw_gen.n31099 , \tw_gen.n196 , \tw_gen.n1060[2] , 
         \tw_gen.n30958 , \tw_gen.n188 , \tw_gen.n580[10] , \tw_gen.n30955 , 
         \tw_gen.n16526 , \tw_gen.n480 , \tw_gen.n520[18] , \tw_gen.n31126 , 
         \tw_gen.n16634 , \tw_gen.n960 , \tw_gen.n1000[18] , \tw_gen.n31123 , 
         \tw_gen.n961 , \tw_gen.n16632 , \tw_gen.n962 , \tw_gen.n1000[16] , 
         \tw_gen.n1000[17] , \tw_gen.n31120 , \tw_gen.n963 , \tw_gen.n16630 , 
         \tw_gen.n964 , \tw_gen.n1000[14] , \tw_gen.n1000[15] , 
         \tw_gen.n31117 , \tw_gen.n965 , \tw_gen.n16628 , \tw_gen.n966 , 
         \tw_gen.n1000[12] , \tw_gen.n1000[13] , \tw_gen.n31114 , 
         \tw_gen.n967 , \tw_gen.n16626 , \tw_gen.n968 , \tw_gen.n1000[10] , 
         \tw_gen.n1000[11] , \tw_gen.n31273 , \tw_gen.internal_count[15] , 
         \tw_gen.n16437 , \tw_gen.internal_count[14] , 
         \tw_gen.n82_adj_179[13] , \tw_gen.n82_adj_179[14] , \tw_gen.n31111 , 
         \tw_gen.n969 , \tw_gen.n16624 , \tw_gen.n970 , \tw_gen.n1000[8] , 
         \tw_gen.n1000[9] , \tw_gen.n30907 , \tw_gen.n16425 , 
         \tw_gen.n82_adj_179[1] , \tw_gen.n82_adj_179[2] , \tw_gen.n30952 , 
         \tw_gen.n481 , \tw_gen.n16524 , \tw_gen.n482 , \tw_gen.n520[16] , 
         \tw_gen.n520[17] , \tw_gen.n31108 , \tw_gen.n971 , \tw_gen.n16622 , 
         \tw_gen.n972 , \tw_gen.n1000[6] , \tw_gen.n1000[7] , \tw_gen.n30949 , 
         \tw_gen.n483 , \tw_gen.n16522 , \tw_gen.n484 , \tw_gen.n520[14] , 
         \tw_gen.n520[15] , \tw_gen.n31105 , \tw_gen.n973 , \tw_gen.n16620 , 
         \tw_gen.n974 , \tw_gen.n1000[4] , \tw_gen.n1000[5] , \tw_gen.n30916 , 
         \tw_gen.n195 , \tw_gen.n1000[3] , \tw_gen.n31096 , \tw_gen.n900 , 
         \tw_gen.n16616 , \tw_gen.n901 , \tw_gen.n940[17] , \tw_gen.n940[18] , 
         \tw_gen.n31093 , \tw_gen.n902 , \tw_gen.n16614 , \tw_gen.n903 , 
         \tw_gen.n940[15] , \tw_gen.n940[16] , \tw_gen.n31090 , \tw_gen.n904 , 
         \tw_gen.n16612 , \tw_gen.n905 , \tw_gen.n940[13] , \tw_gen.n940[14] , 
         \tw_gen.n31270 , \tw_gen.internal_count[13] , \tw_gen.n16435 , 
         \tw_gen.internal_count[12] , \tw_gen.n82_adj_179[11] , 
         \tw_gen.n82_adj_179[12] , \tw_gen.n31267 , 
         \tw_gen.internal_count[11] , \tw_gen.n16433 , 
         \tw_gen.internal_count[10] , \tw_gen.n82_adj_179[9] , 
         \tw_gen.n82_adj_179[10] , \tw_gen.n31087 , \tw_gen.n906 , 
         \tw_gen.n16610 , \tw_gen.n907 , \tw_gen.n940[11] , \tw_gen.n940[12] , 
         \tw_gen.n31264 , \tw_gen.n16431 , \tw_gen.n82_adj_179[7] , 
         \tw_gen.n82_adj_179[8] , \tw_gen.n31261 , \tw_gen.n16453 , 
         \tw_gen.n82[13] , \tw_gen.n82[14] , \tw_gen.n31258 , \tw_gen.n16451 , 
         \tw_gen.n82[11] , \tw_gen.n82[12] , \tw_gen.n30946 , \tw_gen.n485 , 
         \tw_gen.n16520 , \tw_gen.n486 , \tw_gen.n520[12] , \tw_gen.n520[13] , 
         \tw_gen.n30943 , \tw_gen.n187 , \tw_gen.n520[11] , \tw_gen.n30940 , 
         \tw_gen.n420 , \tw_gen.n16516 , \tw_gen.n421 , \tw_gen.n460[17] , 
         \tw_gen.n460[18] , \tw_gen.n30937 , \tw_gen.n422 , \tw_gen.n16514 , 
         \tw_gen.n423 , \tw_gen.n460[15] , \tw_gen.n460[16] , \tw_gen.n31084 , 
         \tw_gen.n908 , \tw_gen.n16608 , \tw_gen.n909 , \tw_gen.n940[9] , 
         \tw_gen.n940[10] , \tw_gen.n31081 , \tw_gen.n910 , \tw_gen.n16606 , 
         \tw_gen.n911 , \tw_gen.n940[7] , \tw_gen.n940[8] , \tw_gen.n31078 , 
         \tw_gen.n912 , \tw_gen.n16604 , \tw_gen.n913 , \tw_gen.n940[5] , 
         \tw_gen.n940[6] , \tw_gen.n31075 , \tw_gen.n194 , \tw_gen.n940[4] , 
         \tw_gen.n30934 , \tw_gen.n424 , \tw_gen.n16512 , \tw_gen.n425 , 
         \tw_gen.n460[13] , \tw_gen.n460[14] , \tw_gen.n30931 , \tw_gen.n186 , 
         \tw_gen.n460[12] , \tw_gen.n30928 , \tw_gen.n16509 , \tw_gen.n360 , 
         \tw_gen.n400[18] , \tw_gen.n31072 , \tw_gen.n16601 , \tw_gen.n840 , 
         \tw_gen.n880[18] , \tw_gen.n31069 , \tw_gen.n841 , \tw_gen.n16599 , 
         \tw_gen.n842 , \tw_gen.n880[16] , \tw_gen.n880[17] , \tw_gen.n30925 , 
         \tw_gen.n361 , \tw_gen.n16507 , \tw_gen.n362 , \tw_gen.n400[16] , 
         \tw_gen.n400[17] , \tw_gen.n31066 , \tw_gen.n843 , \tw_gen.n16597 , 
         \tw_gen.n844 , \tw_gen.n880[14] , \tw_gen.n880[15] , \tw_gen.n31255 , 
         \tw_gen.n82[9] , \tw_gen.n82[10] , \tw_gen.n31063 , \tw_gen.n845 , 
         \tw_gen.n16595 , \tw_gen.n846 , \tw_gen.n880[12] , \tw_gen.n880[13] , 
         \tw_gen.n31060 , \tw_gen.n847 , \tw_gen.n16593 , \tw_gen.n848 , 
         \tw_gen.n880[10] , \tw_gen.n880[11] , \tw_gen.n31057 , \tw_gen.n849 , 
         \tw_gen.n16591 , \tw_gen.n850 , \tw_gen.n880[8] , \tw_gen.n880[9] , 
         \tw_gen.n30922 , \tw_gen.n363 , \tw_gen.n16505 , \tw_gen.n9884 , 
         \tw_gen.n400[14] , \tw_gen.n400[15] , \tw_gen.n30919 , \tw_gen.n185 , 
         \tw_gen.n400[13] , \tw_gen.n31054 , \tw_gen.n851 , \tw_gen.n16589 , 
         \tw_gen.n852 , \tw_gen.n880[6] , \tw_gen.n880[7] , \tw_gen.n31051 , 
         \tw_gen.n193 , \tw_gen.n880[5] , \tw_gen.n31048 , \tw_gen.n780 , 
         \tw_gen.n16585 , \tw_gen.n781 , \tw_gen.n820[17] , \tw_gen.n820[18] , 
         \tw_gen.n31045 , \tw_gen.n782 , \tw_gen.n16583 , \tw_gen.n783 , 
         \tw_gen.n820[15] , \tw_gen.n820[16] , \tw_gen.n30913 , 
         \tw_gen.n82_adj_179[5] , \tw_gen.n82_adj_179[6] , \tw_gen.n31042 , 
         \tw_gen.n784 , \tw_gen.n785 , \tw_gen.n820[13] , \tw_gen.n820[14] , 
         \tw_gen.n30904 , \tw_gen.n82_adj_179[0] , 
         \sine_gen.data3[1].sig_014.FeedThruLUT , 
         \sine_gen.data3[0].sig_000.FeedThruLUT , \sine_gen.data3[1] , 
         \sine_gen.data3[0] , \sine_wave3[0] , \sine_wave3[1] , 
         \sine_gen.n10151 , \sine_gen.data3[14].sig_001.FeedThruLUT , 
         \sine_gen.n9727 , \sine_gen.n4 , \sine_gen.data3[14] , 
         \sine_wave3[14] , \sine_gen.data3[12].sig_003.FeedThruLUT , 
         \sine_gen.data3[13].sig_002.FeedThruLUT , \sine_gen.data3[12] , 
         \sine_gen.data3[13] , \sine_wave3[13] , \sine_wave3[12] , 
         \sine_gen.data3[10].sig_005.FeedThruLUT , 
         \sine_gen.data3[11].sig_004.FeedThruLUT , \sine_gen.data3[10] , 
         \sine_gen.data3[11] , \sine_wave3[11] , \sine_wave3[10] , 
         \sine_gen.data3[8].sig_007.FeedThruLUT , 
         \sine_gen.data3[9].sig_006.FeedThruLUT , \sine_gen.data3[8] , 
         \sine_gen.data3[9] , \sine_wave3[9] , \sine_wave3[8] , 
         \sine_gen.data3[6].sig_009.FeedThruLUT , 
         \sine_gen.data3[7].sig_008.FeedThruLUT , \sine_gen.data3[6] , 
         \sine_gen.data3[7] , \sine_wave3[7] , \sine_wave3[6] , 
         \sine_gen.data3[4].sig_011.FeedThruLUT , 
         \sine_gen.data3[5].sig_010.FeedThruLUT , \sine_gen.data3[4] , 
         \sine_gen.data3[5] , \sine_wave3[5] , \sine_wave3[4] , 
         \sine_gen.data3[2].sig_013.FeedThruLUT , 
         \sine_gen.data3[3].sig_012.FeedThruLUT , \sine_gen.data3[2] , 
         \sine_gen.data3[3] , \sine_wave3[3] , \sine_wave3[2] , 
         \sine_gen.data2[12].sig_017.FeedThruLUT , 
         \sine_gen.data2[13].sig_016.FeedThruLUT , \sine_gen.data2[12] , 
         \sine_gen.data2[13] , \sine_wave2[13] , \sine_wave2[12] , 
         \sine_gen.data2[10].sig_019.FeedThruLUT , 
         \sine_gen.data2[11].sig_018.FeedThruLUT , \sine_gen.data2[10] , 
         \sine_gen.data2[11] , \sine_wave2[11] , \sine_wave2[10] , 
         \sine_gen.data2[8].sig_021.FeedThruLUT , 
         \sine_gen.data2[9].sig_020.FeedThruLUT , \sine_gen.data2[8] , 
         \sine_gen.data2[9] , \sine_wave2[9] , \sine_wave2[8] , 
         \sine_gen.data2[6].sig_023.FeedThruLUT , 
         \sine_gen.data2[7].sig_022.FeedThruLUT , \sine_gen.data2[6] , 
         \sine_gen.data2[7] , \sine_wave2[7] , \sine_wave2[6] , 
         \sine_gen.data2[4].sig_025.FeedThruLUT , 
         \sine_gen.data2[5].sig_024.FeedThruLUT , \sine_gen.data2[4] , 
         \sine_gen.data2[5] , \sine_wave2[5] , \sine_wave2[4] , 
         \sine_gen.data2[2].sig_027.FeedThruLUT , 
         \sine_gen.data2[3].sig_026.FeedThruLUT , \sine_gen.data2[2] , 
         \sine_gen.data2[3] , \sine_wave2[3] , \sine_wave2[2] , 
         \sine_gen.data2[0].sig_044.FeedThruLUT , 
         \sine_gen.data2[1].sig_028.FeedThruLUT , \sine_gen.data2[0] , 
         \sine_gen.data2[1] , \sine_wave2[1] , \sine_wave2[0] , 
         \sine_gen.data1[14].sig_029.FeedThruLUT , \sine_gen.data1[14] , 
         \sine_wave1[14] , \sine_gen.data1[12].sig_031.FeedThruLUT , 
         \sine_gen.data1[13].sig_030.FeedThruLUT , \sine_gen.data1[12] , 
         \sine_gen.data1[13] , \sine_wave1[13] , \sine_wave1[12] , 
         \sine_gen.data1[10].sig_033.FeedThruLUT , 
         \sine_gen.data1[11].sig_032.FeedThruLUT , \sine_gen.data1[10] , 
         \sine_gen.data1[11] , \sine_wave1[11] , \sine_wave1[10] , 
         \sine_gen.data1[8].sig_035.FeedThruLUT , 
         \sine_gen.data1[9].sig_034.FeedThruLUT , \sine_gen.data1[8] , 
         \sine_gen.data1[9] , \sine_wave1[9] , \sine_wave1[8] , 
         \sine_gen.data1[6].sig_037.FeedThruLUT , 
         \sine_gen.data1[7].sig_036.FeedThruLUT , \sine_gen.data1[6] , 
         \sine_gen.data1[7] , \sine_wave1[7] , \sine_wave1[6] , 
         \sine_gen.data1[4].sig_039.FeedThruLUT , 
         \sine_gen.data1[5].sig_038.FeedThruLUT , \sine_gen.data1[4] , 
         \sine_gen.data1[5] , \sine_wave1[5] , \sine_wave1[4] , 
         \sine_gen.data1[2].sig_041.FeedThruLUT , 
         \sine_gen.data1[3].sig_040.FeedThruLUT , \sine_gen.data1[2] , 
         \sine_gen.data1[3] , \sine_wave1[3] , \sine_wave1[2] , 
         \sine_gen.data1[0].sig_043.FeedThruLUT , 
         \sine_gen.data1[1].sig_042.FeedThruLUT , \sine_gen.data1[0] , 
         \sine_gen.data1[1] , \sine_wave1[1] , \sine_wave1[0] , 
         \sine_gen.lut.n20441 , \sine_gen.lut.n21611 , \sine_gen.lut.n29496 , 
         \sine_gen.lut.n27906 , \sine_gen.lut.n29040 , \sine_gen.lut.n21610 , 
         \sine_gen.lut.n28782 , \sine_gen.lut.n20618 , \sine_gen.lut.n28779 , 
         \sine_gen.lut.n27762 , \sine_gen.lut.n20753 , \sine_gen.lut.n28074 , 
         \sine_gen.lut.n29076 , \sine_gen.n9716 , \sine_gen.lut.n28446 , 
         \sine_gen.n13 , \sine_gen.lut.n28443 , \sine_gen.n19935 , 
         \sine_gen.lut.n21755 , \sine_gen.n19510 , \sine_gen.lut.n27810 , 
         \sine_gen.lut.n20801 , \sine_gen.lut.n27792 , \sine_gen.lut.n27807 , 
         \sine_gen.lut.n20422 , \sine_gen.lut.n20800 , \sine_gen.lut.n28224 , 
         \sine_gen.lut.n20417 , \sine_gen.lut.n27798 , \sine_gen.lut.n29658 , 
         \sine_gen.lut.n27780 , \sine_gen.lut.n27786 , \sine_gen.lut.n20419 , 
         \sine_gen.lut.n27795 , \sine_gen.lut.n29010 , \sine_gen.lut.n29160 , 
         \sine_gen.lut.n28998 , \sine_gen.lut.n29007 , \sine_gen.lut.n21583 , 
         \sine_gen.lut.n21602 , \sine_gen.lut.n21599 , \sine_gen.lut.n29157 , 
         \sine_gen.lut.n28770 , \sine_gen.lut.n28920 , \sine_gen.lut.n28767 , 
         \sine_gen.lut.n21397 , \sine_gen.lut.n28758 , \sine_gen.lut.n21526 , 
         \sine_gen.lut.n28917 , \sine_gen.lut.n28908 , \sine_gen.lut.n28566 , 
         \sine_gen.lut.n28650 , \sine_gen.lut.n28563 , \sine_gen.lut.n21271 , 
         \sine_gen.lut.n28554 , \sine_gen.lut.n21298 , \sine_gen.lut.n28647 , 
         \sine_gen.lut.n28602 , \sine_gen.lut.n29400 , \sine_gen.n13_adj_302 , 
         \sine_gen.n19941 , \sine_gen.lut.n21682 , \sine_gen.lut.n29397 , 
         \sine_gen.lut.n28680 , \sine_gen.lut.n20471 , \sine_gen.lut.n28668 , 
         \sine_gen.lut.n28677 , \sine_gen.n21343 , \sine_gen.lut.n20470 , 
         \sine_gen.lut.n27936 , \sine_gen.lut.n21338 , \sine_gen.lut.n28674 , 
         \sine_gen.lut.n29586 , \sine_gen.lut.n28662 , \sine_gen.lut.n28671 , 
         \sine_gen.lut.n21339 , \sine_gen.lut.n21340 , \sine_gen.lut.n28452 , 
         \sine_gen.lut.n21260 , \sine_gen.lut.n21180 , \sine_gen.lut.n21181 , 
         \sine_gen.lut.n28449 , \sine_gen.lut.n29718 , \sine_gen.lut.n28530 , 
         \sine_gen.lut.n28644 , \sine_gen.lut.n28146 , \sine_gen.lut.n28641 , 
         \sine_gen.lut.n21316 , \sine_gen.lut.n28632 , \sine_gen.lut.n28080 , 
         \sine_gen.lut.n20620 , \sine_gen.lut.n28143 , \sine_gen.lut.n28338 , 
         \sine_gen.lut.n28398 , \sine_gen.lut.n28326 , \sine_gen.lut.n21007 , 
         \sine_gen.lut.n28335 , \sine_gen.lut.n28392 , \sine_gen.lut.n28395 , 
         \sine_gen.lut.n21145 , \sine_gen.lut.n29424 , \sine_gen.lut.n349 , 
         \sine_gen.lut.n21679 , \sine_gen.lut.n346 , \sine_gen.lut.n29421 , 
         \sine_gen.lut.n325 , \sine_gen.lut.n9741 , \sine_gen.lut.n28428 , 
         \sine_gen.lut.n20465 , \sine_gen.lut.n28416 , \sine_gen.lut.n28425 , 
         \sine_gen.lut.n21166 , \sine_gen.lut.n20464 , \sine_gen.lut.n27930 , 
         \sine_gen.lut.n20609 , \sine_gen.lut.n546 , \sine_gen.lut.n28068 , 
         \sine_gen.lut.n20608 , \sine_gen.lut.n27846 , \sine_gen.lut.n20651 , 
         \sine_gen.lut.n28740 , \sine_gen.lut.n21467 , \sine_gen.lut.n21205 , 
         \sine_gen.lut.n28737 , \sine_gen.lut.n28476 , \sine_gen.lut.n28854 , 
         \sine_gen.lut.n29394 , \sine_gen.lut.n28140 , \sine_gen.lut.n28308 , 
         \sine_gen.lut.n28014 , \sine_gen.lut.n20527 , \sine_gen.lut.n28137 , 
         \sine_gen.lut.n20922 , \sine_gen.lut.n20923 , \sine_gen.lut.n28305 , 
         \sine_gen.lut.n28938 , \sine_gen.lut.n27702 , \sine_gen.lut.n28935 , 
         \sine_gen.lut.n21511 , \sine_gen.lut.n28878 , \sine_gen.lut.n21631 , 
         \sine_gen.lut.n21630 , \sine_gen.lut.n27699 , \sine_gen.lut.n27870 , 
         \sine_gen.lut.n21437 , \sine_gen.lut.n20681 , \sine_gen.lut.n20645 , 
         \sine_gen.lut.n27867 , \sine_gen.lut.n29430 , \sine_gen.lut.n28818 , 
         \tw_gen.n213[0] , \tw_gen.n213[1] , \tw_gen.n31 , \tw_gen.direction , 
         \tw_gen.n268 , reset_c, \tw_gen.n213[4] , \tw_gen.n213[5] , 
         \tw_gen.n213[2] , \tw_gen.n213[3] , \tw_gen.n213[12] , 
         \tw_gen.n213[13] , \tw_gen.n213[10] , \tw_gen.n213[11] , 
         \tw_gen.n213[8] , \tw_gen.n213[9] , \tw_gen.n213[6] , 
         \tw_gen.n213[7] , \tw_gen.n19339 , \sine_gen.lut.n3516 , 
         \sine_gen.lut.n13510 , \sine_gen.lut.n3496 , \sine_gen.lut.n9931 , 
         \sine_gen.lut.n20908 , \sine_gen.lut.n13_c , \sine_gen.lut.n2110 , 
         \sine_gen.lut.n13674 , \sine_gen.lut.n439 , \sine_gen.lut.n62 , 
         \sine_gen.lut.n28365 , \sine_gen.lut.n20804 , \sine_gen.lut.n527 , 
         \sine_gen.lut.n27843 , \sine_gen.lut.n21757 , 
         \sine_gen.lut.n62_adj_190 , \sine_gen.lut.n1934 , 
         \sine_gen.lut.n28287 , \sine_gen.lut.n21759 , \sine_gen.lut.n1957 , 
         \sine_gen.lut.n28290 , \sine_gen.lut.n2319 , \sine_gen.lut.n13632 , 
         \sine_gen.lut.n28209 , \sine_gen.lut.n28212 , \sine_gen.lut.n2415 , 
         \sine_gen.lut.n62_adj_191 , \sine_gen.lut.n3490 , 
         \sine_gen.lut.n8766 , \sine_gen.lut.n653 , \sine_gen.lut.n13_adj_185 , 
         \sine_gen.lut.n458 , \sine_gen.lut.n708 , \sine_gen.lut.n1655 , 
         \sine_gen.lut.n20941 , \sine_gen.lut.n28971 , \sine_gen.lut.n13608 , 
         \sine_gen.lut.n3814 , \sine_gen.lut.n28974 , \sine_gen.lut.n3910 , 
         \sine_gen.lut.n615 , \sine_gen.lut.n13672 , \sine_gen.lut.n1598 , 
         \sine_gen.lut.n20775 , \sine_gen.lut.n599 , \sine_gen.lut.n1531 , 
         \sine_gen.lut.n27771 , \sine_gen.lut.n586 , \sine_gen.lut.n27774 , 
         \sine_gen.lut.n3150 , \sine_gen.lut.n21031 , \sine_gen.lut.n1224 , 
         \sine_gen.lut.n1376 , \sine_gen.lut.n3104 , \sine_gen.lut.n3190 , 
         \sine_gen.lut.n3093 , \sine_gen.lut.n20622 , \sine_gen.lut.n28401 , 
         \sine_gen.lut.n824 , \sine_gen.lut.n13656 , \sine_gen.lut.n28404 , 
         \sine_gen.lut.n920 , \sine_gen.lut.n4645 , \sine_gen.lut.n21112 , 
         \sine_gen.lut.n4588 , \sine_gen.lut.n20472 , \sine_gen.lut.n3605 , 
         \sine_gen.lut.n13676 , tri_wave_14__N_2, \tw_gen.n184 , 
         \tri_wave[15] , \tw_gen.n183 , \tw_gen.n32_adj_132 , 
         \sine_gen.n29577 , \sine_gen.n1839 , \sine_gen.n21748 , 
         \sine_gen.lut.n1995 , \sine_gen.lut.n21747 , \sine_gen.lut.n3824 , 
         \sine_gen.lut.n13512 , \sine_gen.lut.n19923 , \sine_gen.lut.n3620 , 
         \sine_gen.lut.n15 , \sine_gen.lut.n4470 , \sine_gen.lut.n19295 , 
         \sine_gen.lut.n8662 , \sine_gen.lut.n699 , \sine_gen.lut.n684 , 
         \sine_gen.lut.n27975 , \sine_gen.lut.n668 , \sine_gen.lut.n10097 , 
         \sine_gen.lut.n27978 , \sine_gen.lut.n2722 , \sine_gen.lut.n2873 , 
         \sine_gen.lut.n21012 , \sine_gen.lut.n14_adj_278 , 
         \sine_gen.lut.n2774 , \sine_gen.lut.n3096 , \sine_gen.lut.n2847 , 
         \sine_gen.lut.n21210 , \sine_gen.lut.n21211 , \sine_gen.lut.n28629 , 
         \sine_gen.lut.n2444 , \sine_gen.lut.n13522 , \sine_gen.lut.n3026 , 
         \sine_gen.lut.n2285 , \sine_gen.lut.n8421 , \sine_gen.lut.n2094 , 
         \sine_gen.lut.n20967 , \sine_gen.lut.n2091 , \sine_gen.lut.n2177 , 
         \sine_gen.lut.n20615 , \sine_gen.lut.n20627 , \sine_gen.lut.n21733 , 
         \sine_gen.lut.n986 , \sine_gen.lut.n29043 , \sine_gen.lut.n27969 , 
         \sine_gen.lut.n20603 , \sine_gen.lut.n20594 , 
         \sine_gen.lut.n781_adj_240 , \sine_gen.lut.n29229 , 
         \sine_gen.lut.n796 , \sine_gen.lut.n20696 , \sine_gen.lut.n2021 , 
         \sine_gen.lut.n13580 , \sine_gen.lut.n2001 , \sine_gen.lut.n8879 , 
         \sine_gen.lut.n21373 , \sine_gen.lut.n13_adj_188 , \sine_gen.n8915 , 
         \sine_gen.lut.n4593 , \sine_gen.lut.n29793 , \sine_gen.lut.n13494 , 
         \sine_gen.lut.n5186 , \sine_gen.lut.n21193 , \sine_gen.lut.n4521 , 
         \sine_gen.lut.n21042 , \sine_gen.lut.n21751 , \sine_gen.lut.n2003 , 
         \sine_gen.lut.n501_adj_187 , \sine_gen.lut.n2022 , 
         \sine_gen.lut.n17059 , \sine_gen.lut.n13460 , \sine_gen.lut.n13361 , 
         \sine_gen.lut.n29103 , \sine_gen.lut.n831 , \sine_gen.lut.n930 , 
         \sine_gen.lut.n1010 , \sine_gen.lut.n475_adj_193 , 
         \sine_gen.lut.n2975 , \sine_gen.lut.n15_adj_183 , 
         \sine_gen.lut.n18991 , \sine_gen.lut.n8488 , \sine_gen.lut.n4269 , 
         \sine_gen.lut.n4591 , \sine_gen.lut.n4342 , \sine_gen.lut.n21321 , 
         \sine_gen.lut.n21322 , \sine_gen.lut.n28755 , \sine_gen.lut.n3939 , 
         \sine_gen.lut.n22283 , \sine_gen.lut.n21078 , \sine_gen.lut.n21080 , 
         \sine_gen.lut.n13291 , \sine_gen.lut.n13426 , 
         \sine_gen.lut.n15_adj_184 , \sine_gen.lut.n1480 , 
         \sine_gen.lut.n18689 , \sine_gen.lut.n22313 , \sine_gen.lut.n1653 , 
         \sine_gen.lut.n13271 , \sine_gen.lut.n20937 , \sine_gen.lut.n1607 , 
         \sine_gen.lut.n21712 , \sine_gen.lut.n747 , \sine_gen.lut.n27963 , 
         \sine_gen.lut.n28122 , \sine_gen.lut.n27966 , \sine_gen.lut.n731 , 
         \sine_gen.lut.n716_adj_189 , \sine_gen.lut.n20605 , 
         \sine_gen.lut.n21450 , \sine_gen.lut.n22238 , \sine_gen.lut.n21452 , 
         \sine_gen.lut.n13363 , \sine_gen.lut.n13404 , \sine_gen.lut.n4597 , 
         \sine_gen.lut.n8660 , \sine_gen.lut.n4684 , \sine_gen.lut.n8486 , 
         \sine_gen.lut.n3102 , \sine_gen.lut.n3189 , \sine_gen.lut.n13596 , 
         \sine_gen.lut.n8667 , \sine_gen.lut.n3511 , \sine_gen.lut.n3391 , 
         \sine_gen.lut.n3429 , \sine_gen.lut.n13490 , \sine_gen.lut.n20904 , 
         \sine_gen.lut.n3583 , \sine_gen.lut.n21861 , \sine_gen.lut.n13588 , 
         \sine_gen.lut.n8319 , \sine_gen.lut.n2662 , \sine_gen.lut.n2725 , 
         \sine_gen.lut.n28329 , \sine_gen.lut.n28389 , \sine_gen.lut.n28332 , 
         \sine_gen.lut.n21010 , \sine_gen.lut.n5109 , \sine_gen.lut.n2816 , 
         \sine_gen.lut.n1694 , \sine_gen.lut.n8312 , \sine_gen.lut.n21498 , 
         \sine_gen.lut.n933 , \sine_gen.lut.n840 , \sine_gen.lut.n28299 , 
         \sine_gen.lut.n28302 , \sine_gen.lut.n20926 , \sine_gen.lut.n28473 , 
         \sine_gen.lut.n934 , \sine_gen.lut.n841 , \sine_gen.lut.n4252 , 
         \sine_gen.lut.n21903 , \sine_gen.lut.n29559 , \sine_gen.lut.n28503 , 
         \sine_gen.lut.n28506 , \sine_gen.lut.n20737 , \sine_gen.lut.n20736 , 
         \sine_gen.lut.n3198 , \sine_gen.lut.n28323 , \sine_gen.lut.n2831 , 
         \sine_gen.lut.n2011 , \sine_gen.lut.n4994 , \sine_gen.lut.n4991 , 
         \sine_gen.lut.n2026 , \sine_gen.lut.n13452 , \sine_gen.lut.n28281 , 
         \sine_gen.lut.n1982 , \sine_gen.lut.n21796 , \sine_gen.lut.n1959 , 
         \sine_gen.lut.n28284 , \sine_gen.lut.n29685 , \sine_gen.lut.n5288 , 
         \sine_gen.lut.n4220 , \sine_gen.lut.n21274 , \sine_gen.lut.n21588 , 
         \sine_gen.lut.n21589 , \sine_gen.lut.n20830 , \sine_gen.lut.n20829 , 
         \sine_gen.lut.n22061 , \sine_gen.lut.n28245 , \sine_gen.lut.n2754 , 
         \sine_gen.lut.n27957 , \sine_gen.lut.n20538 , \sine_gen.lut.n20539 , 
         \sine_gen.lut.n5000 , \sine_gen.lut.n2682 , \sine_gen.lut.n8938 , 
         \sine_gen.lut.n2183 , \sine_gen.lut.n46 , \sine_gen.lut.n20623 , 
         \sine_gen.lut.n21289 , \sine_gen.lut.n28584 , \sine_gen.lut.n29667 , 
         \sine_gen.lut.n22342 , \sine_gen.lut.n3944 , \sine_gen.lut.n28833 , 
         \sine_gen.lut.n5278 , \sine_gen.lut.n4280 , \sine_gen.lut.n811 , 
         \sine_gen.lut.n823 , \sine_gen.lut.n28155 , \sine_gen.lut.n28158 , 
         \sine_gen.lut.n29289 , \sine_gen.lut.n29058 , \sine_gen.lut.n944 , 
         \sine_gen.lut.n4864 , \sine_gen.lut.n20518 , \sine_gen.lut.n899 , 
         \sine_gen.lut.n981 , \sine_gen.lut.n28131 , \sine_gen.lut.n21159 , 
         \sine_gen.lut.n21160 , \sine_gen.lut.n28134 , \sine_gen.lut.n2130 , 
         \sine_gen.lut.n2128 , \sine_gen.lut.n20971 , \sine_gen.lut.n20970 , 
         \sine_gen.lut.n28521 , \sine_gen.lut.n4188 , \sine_gen.lut.n29649 , 
         \sine_gen.lut.n22094 , \sine_gen.lut.n22346 , \sine_gen.lut.n21295 , 
         \sine_gen.lut.n29535 , \sine_gen.lut.n13239 , \sine_gen.lut.n22352 , 
         \sine_gen.lut.n3448 , \sine_gen.lut.n21364 , \sine_gen.lut.n3576 , 
         \sine_gen.lut.n5173 , \sine_gen.lut.n5177 , \sine_gen.lut.n3506 , 
         \sine_gen.lut.n4524 , \sine_gen.lut.n27783 , \sine_gen.lut.n2129 , 
         \sine_gen.lut.n2088 , \sine_gen.lut.n2169 , \sine_gen.lut.n27729 , 
         \sine_gen.lut.n13438 , \sine_gen.lut.n601 , \sine_gen.lut.n27732 , 
         \sine_gen.lut.n1553 , \sine_gen.lut.n20745 , \sine_gen.lut.n20746 , 
         \sine_gen.lut.n27960 , \sine_gen.lut.n4217 , \sine_gen.lut.n4368 , 
         \sine_gen.lut.n21276 , \sine_gen.lut.n14_adj_272 , 
         \sine_gen.lut.n647 , \sine_gen.lut.n29955 , \sine_gen.lut.n22020 , 
         \sine_gen.lut.n29958 , \sine_gen.lut.n619 , \sine_gen.lut.n622 , 
         \sine_gen.lut.n21388 , \sine_gen.lut.n20964 , \sine_gen.lut.n20965 , 
         \sine_gen.lut.n13249 , \sine_gen.lut.n28533 , \sine_gen.lut.n4909 , 
         \sine_gen.lut.n1277 , \sine_gen.lut.n29949 , \sine_gen.lut.n950 , 
         \sine_gen.lut.n949 , \sine_gen.lut.n20392 , \sine_gen.lut.n2127 , 
         \sine_gen.lut.n20959 , \sine_gen.lut.n2075 , \sine_gen.lut.n13343 , 
         \sine_gen.lut.n28035 , \sine_gen.lut.n7978 , \sine_gen.lut.n21786 , 
         \sine_gen.lut.n28038 , \sine_gen.lut.n2741 , \sine_gen.lut.n29613 , 
         \sine_gen.lut.n17082 , \sine_gen.lut.n17081 , \sine_gen.lut.n21310 , 
         \sine_gen.lut.n29607 , \sine_gen.lut.n22396 , \sine_gen.lut.n1953 , 
         \sine_gen.lut.n21313 , \sine_gen.lut.n2126 , \sine_gen.lut.n2425 , 
         \sine_gen.lut.n5006 , \sine_gen.lut.n2159 , \sine_gen.lut.n28539 , 
         \sine_gen.lut.n2306 , \sine_gen.lut.n2318 , \sine_gen.lut.n28029 , 
         \sine_gen.lut.n28032 , \sine_gen.lut.n28242 , \sine_gen.lut.n28653 , 
         \sine_gen.lut.n5045 , \sine_gen.lut.n2439 , \sine_gen.lut.n20638 , 
         \sine_gen.lut.n1187 , \sine_gen.lut.n954 , \sine_gen.lut.n29943 , 
         \sine_gen.lut.n20394 , \sine_gen.lut.n20395 , \sine_gen.lut.n28011 , 
         \sine_gen.lut.n9591 , \sine_gen.lut.n5238 , \sine_gen.lut.n5245 , 
         \sine_gen.lut.n3962 , \sine_gen.lut.n28005 , \sine_gen.lut.n1244 , 
         \sine_gen.lut.n28008 , \sine_gen.lut.n1242 , \sine_gen.lut.n7990 , 
         \sine_gen.lut.n1162 , \sine_gen.lut.n883 , \sine_gen.lut.n27909 , 
         \sine_gen.lut.n972 , \sine_gen.lut.n1266 , \sine_gen.lut.n27912 , 
         \sine_gen.lut.n20841 , \sine_gen.lut.n29541 , \sine_gen.lut.n17070 , 
         \sine_gen.lut.n17069 , \sine_gen.lut.n21361 , \sine_gen.lut.n29937 , 
         \sine_gen.lut.n836 , \sine_gen.lut.n1642 , \sine_gen.lut.n2462 , 
         \sine_gen.lut.n29511 , \sine_gen.lut.n5052 , \sine_gen.lut.n21379 , 
         \sine_gen.lut.n17078 , \sine_gen.lut.n17079 , \sine_gen.lut.n22418 , 
         \sine_gen.lut.n27897 , \sine_gen.lut.n506 , \sine_gen.lut.n381 , 
         \sine_gen.lut.n21681 , \sine_gen.lut.n27900 , \sine_gen.lut.n9593 , 
         \sine_gen.lut.n4028 , \sine_gen.lut.n834 , \sine_gen.lut.n928 , 
         \sine_gen.lut.n29931 , \sine_gen.lut.n20929 , \sine_gen.lut.n20928 , 
         \sine_gen.lut.n22440 , \sine_gen.lut.n5234 , \sine_gen.lut.n3957 , 
         \sine_gen.lut.n29475 , \sine_gen.lut.n21406 , \sine_gen.lut.n17060 , 
         \sine_gen.lut.n17061 , \sine_gen.lut.n29925 , \sine_gen.lut.n21417 , 
         \sine_gen.lut.n20932 , \sine_gen.lut.n921 , \sine_gen.lut.n13660 , 
         \sine_gen.lut.n28707 , \sine_gen.lut.n4234 , \sine_gen.lut.n28710 , 
         \sine_gen.lut.n401 , \sine_gen.lut.n63_adj_195 , \sine_gen.lut.n408 , 
         \sine_gen.lut.n3148 , \sine_gen.lut.n21027 , \sine_gen.lut.n1903 , 
         \sine_gen.lut.n1896 , \sine_gen.lut.n63 , \sine_gen.lut.n2142 , 
         \sine_gen.lut.n29913 , \sine_gen.lut.n29916 , \sine_gen.lut.n22049 , 
         \sine_gen.lut.n2117 , \sine_gen.lut.n2114 , \sine_gen.lut.n21247 , 
         \sine_gen.lut.n20448 , \sine_gen.lut.n20449 , \sine_gen.lut.n29907 , 
         \sine_gen.lut.n5106 , \sine_gen.lut.n4809 , \sine_gen.lut.n1534 , 
         \sine_gen.lut.n594 , \sine_gen.lut.n4813 , \sine_gen.lut.n503 , 
         \sine_gen.lut.n13396 , \sine_gen.lut.n13514 , \sine_gen.lut.n28413 , 
         \sine_gen.lut.n8726 , \sine_gen.lut.n21202 , \sine_gen.lut.n508 , 
         \sine_gen.lut.n21643 , \sine_gen.lut.n2719 , \sine_gen.lut.n2667 , 
         \sine_gen.lut.n29901 , \sine_gen.lut.n21013 , \sine_gen.lut.n1960 , 
         \sine_gen.lut.n654 , \sine_gen.lut.n709 , \sine_gen.lut.n574 , 
         \sine_gen.lut.n21441 , \sine_gen.lut.n21442 , \sine_gen.lut.n1703 , 
         \sine_gen.lut.n28875 , \sine_gen.lut.n21502 , \sine_gen.lut.n28860 , 
         \sine_gen.lut.n1259 , \sine_gen.lut.n29349 , \sine_gen.lut.n22031 , 
         \sine_gen.lut.n28881 , \sine_gen.lut.n21414 , \sine_gen.lut.n21415 , 
         \sine_gen.lut.n29193 , \sine_gen.lut.n22332 , \sine_gen.lut.n3666 , 
         \sine_gen.lut.n21959 , \sine_gen.lut.n13504 , \sine_gen.lut.n29196 , 
         \sine_gen.lut.n21677 , \sine_gen.lut.n27885 , \sine_gen.lut.n27888 , 
         \sine_gen.lut.n27876 , \sine_gen.lut.n3477 , \sine_gen.lut.n2804 , 
         \sine_gen.lut.n22380 , \sine_gen.lut.n29895 , \sine_gen.lut.n2805 , 
         \sine_gen.lut.n2661 , \sine_gen.lut.n21016 , \sine_gen.lut.n29295 , 
         \sine_gen.lut.n3831 , \sine_gen.lut.n3826 , \sine_gen.lut.n3830 , 
         \sine_gen.lut.n3922 , \sine_gen.lut.n21529 , \sine_gen.lut.n21126 , 
         \sine_gen.lut.n29283 , \sine_gen.lut.n17073 , \sine_gen.lut.n17072 , 
         \sine_gen.lut.n20521 , \sine_gen.lut.n462 , \sine_gen.lut.n29277 , 
         \sine_gen.lut.n20524 , \sine_gen.lut.n22434 , \sine_gen.lut.n29265 , 
         \sine_gen.lut.n710 , \sine_gen.lut.n27864 , \sine_gen.lut.n29355 , 
         \sine_gen.lut.n27861 , \sine_gen.lut.n29358 , \sine_gen.lut.n593 , 
         \sine_gen.lut.n747_adj_200 , \sine_gen.lut.n21711 , 
         \sine_gen.lut.n27951 , \sine_gen.lut.n27954 , 
         \sine_gen.lut.n716_adj_202 , \sine_gen.lut.n731_adj_201 , 
         \sine_gen.lut.n29067 , \sine_gen.lut.n3637 , \sine_gen.lut.n29877 , 
         \sine_gen.lut.n29880 , \sine_gen.lut.n22080 , \sine_gen.lut.n3609 , 
         \sine_gen.lut.n3612 , \sine_gen.lut.n21598 , \sine_gen.lut.n1366 , 
         \sine_gen.lut.n13400 , \sine_gen.lut.n21553 , \sine_gen.lut.n465 , 
         \sine_gen.lut.n489 , \sine_gen.lut.n20808 , \sine_gen.lut.n20809 , 
         \sine_gen.lut.n28257 , \sine_gen.lut.n479 , \sine_gen.lut.n28260 , 
         \sine_gen.lut.n4660 , \sine_gen.lut.n29865 , \sine_gen.lut.n21122 , 
         \sine_gen.lut.n4762 , \sine_gen.lut.n27759 , \sine_gen.lut.n597 , 
         \sine_gen.lut.n27837 , \sine_gen.lut.n596 , \sine_gen.lut.n632 , 
         \sine_gen.lut.n27840 , \sine_gen.lut.n3333 , \sine_gen.lut.n21676 , 
         \sine_gen.lut.n27873 , \sine_gen.lut.n21768 , \sine_gen.lut.n3479 , 
         \sine_gen.lut.n21025 , \sine_gen.lut.n21024 , \sine_gen.lut.n22382 , 
         \sine_gen.lut.n29889 , \sine_gen.lut.n2449 , \sine_gen.lut.n27945 , 
         \sine_gen.lut.n21021 , \sine_gen.lut.n21022 , \sine_gen.lut.n20446 , 
         \sine_gen.lut.n20445 , \sine_gen.lut.n28347 , \sine_gen.lut.n27948 , 
         \sine_gen.lut.n21523 , \sine_gen.lut.n28902 , \sine_gen.lut.n4005 , 
         \sine_gen.lut.n29859 , \sine_gen.lut.n28896 , \sine_gen.lut.n29322 , 
         \sine_gen.lut.n5227 , \sine_gen.lut.n28893 , \sine_gen.lut.n3934 , 
         \sine_gen.lut.n21136 , \sine_gen.lut.n4913 , \sine_gen.lut.n1290 , 
         \sine_gen.lut.n29235 , \sine_gen.lut.n21555 , \sine_gen.lut.n21556 , 
         \sine_gen.lut.n22422 , \sine_gen.lut.n28263 , \sine_gen.lut.n2779 , 
         \sine_gen.lut.n2458 , \sine_gen.lut.n29853 , \sine_gen.lut.n22386 , 
         \sine_gen.lut.n2780 , \sine_gen.lut.n21139 , \sine_gen.lut.n3900 , 
         \sine_gen.lut.n3790 , \sine_gen.lut.n29199 , \sine_gen.lut.n21573 , 
         \sine_gen.lut.n21574 , \sine_gen.lut.n5215 , \sine_gen.lut.n28317 , 
         \sine_gen.lut.n29847 , \sine_gen.lut.n2693 , \sine_gen.lut.n22056 , 
         \sine_gen.lut.n22388 , \sine_gen.lut.n21142 , \sine_gen.lut.n21019 , 
         \sine_gen.lut.n21018 , \sine_gen.lut.n2864 , \sine_gen.lut.n2865 , 
         \sine_gen.lut.n29841 , \sine_gen.lut.n28344 , \sine_gen.lut.n2809 , 
         \sine_gen.lut.n28341 , \sine_gen.lut.n5105 , \sine_gen.lut.n22430 , 
         \sine_gen.lut.n29835 , \sine_gen.lut.n21701 , \sine_gen.lut.n20398 , 
         \sine_gen.lut.n4904 , \sine_gen.lut.n4870 , \sine_gen.lut.n29829 , 
         \sine_gen.lut.n344 , \sine_gen.lut.n21640 , \sine_gen.lut.n21639 , 
         \sine_gen.lut.n500 , \sine_gen.lut.n21172 , \sine_gen.lut.n28434 , 
         \sine_gen.lut.n5033 , \sine_gen.lut.n29823 , \sine_gen.lut.n3098 , 
         \sine_gen.lut.n29001 , \sine_gen.lut.n2405 , \sine_gen.lut.n2295 , 
         \sine_gen.lut.n3710 , \sine_gen.lut.n3371 , \sine_gen.lut.n3555 , 
         \sine_gen.lut.n15_adj_253 , \sine_gen.lut.n29163 , 
         \sine_gen.lut.n5199 , \sine_gen.lut.n3711 , \sine_gen.lut.n13263 , 
         \sine_gen.lut.n21608 , \sine_gen.lut.n20785 , \sine_gen.lut.n5061 , 
         \sine_gen.lut.n2495 , \sine_gen.lut.n29817 , \sine_gen.lut.n28200 , 
         \sine_gen.lut.n29052 , \sine_gen.lut.n28197 , \sine_gen.lut.n22402 , 
         \sine_gen.lut.n2421 , \sine_gen.lut.n1666 , \sine_gen.lut.n20946 , 
         \sine_gen.lut.n491 , \sine_gen.lut.n29151 , \sine_gen.lut.n28236 , 
         \sine_gen.lut.n29154 , \sine_gen.lut.n460 , \sine_gen.lut.n475 , 
         \sine_gen.lut.n20758 , \sine_gen.lut.n491_adj_210 , 
         \sine_gen.lut.n29133 , \sine_gen.lut.n20501 , \sine_gen.lut.n20543 , 
         \sine_gen.lut.n460_adj_214 , \sine_gen.lut.n28053 , 
         \sine_gen.lut.n491_adj_212 , \sine_gen.lut.n29115 , 
         \sine_gen.lut.n29316 , \sine_gen.lut.n29118 , 
         \sine_gen.lut.n460_adj_244 , \sine_gen.lut.n475_adj_213 , 
         \sine_gen.lut.n20599 , \sine_gen.lut.n3920 , \sine_gen.lut.n3821 , 
         \sine_gen.lut.n4000 , \sine_gen.lut.n5182 , \sine_gen.lut.n4606 , 
         \sine_gen.lut.n4512 , \sine_gen.lut.n29811 , \sine_gen.lut.n4513 , 
         \sine_gen.lut.n21187 , \sine_gen.lut.n4599 , \sine_gen.lut.n29805 , 
         \sine_gen.lut.n21190 , \sine_gen.lut.n21189 , \sine_gen.lut.n17064 , 
         \sine_gen.lut.n17063 , \sine_gen.lut.n29691 , \sine_gen.lut.n3659 , 
         \sine_gen.lut.n13619 , \sine_gen.lut.n29799 , \sine_gen.lut.n21051 , 
         \sine_gen.lut.n21052 , \sine_gen.lut.n9087 , \sine_gen.lut.n20401 , 
         \sine_gen.lut.n3638 , \sine_gen.lut.n28983 , \sine_gen.lut.n5126 , 
         \sine_gen.lut.n29097 , \sine_gen.lut.n21196 , \sine_gen.lut.n28464 , 
         \sine_gen.lut.n29787 , \sine_gen.lut.n4851 , \sine_gen.lut.n1603 , 
         \sine_gen.lut.n28479 , \sine_gen.lut.n800 , \sine_gen.lut.n910 , 
         \sine_gen.lut.n21151 , \sine_gen.lut.n4879 , \sine_gen.lut.n1000 , 
         \sine_gen.lut.n29781 , \sine_gen.lut.n28314 , \sine_gen.lut.n926 , 
         \sine_gen.lut.n28311 , \sine_gen.lut.n22442 , \sine_gen.n1864 , 
         \sine_gen.lut.n21741 , \sine_gen.lut.n27933 , \sine_gen.lut.n1898 , 
         \sine_gen.lut.n21743 , \sine_gen.lut.n21201 , \sine_gen.lut.n29775 , 
         \sine_gen.lut.n28470 , \sine_gen.lut.n21199 , \sine_gen.lut.n21656 , 
         \sine_gen.lut.n28467 , \sine_gen.lut.n21208 , \sine_gen.lut.n5091 , 
         \sine_gen.lut.n2772 , \sine_gen.lut.n29769 , \sine_gen.lut.n2642 , 
         \sine_gen.lut.n29763 , \sine_gen.lut.n21214 , \sine_gen.lut.n21213 , 
         \sine_gen.lut.n1658 , \sine_gen.lut.n29919 , \sine_gen.lut.n21045 , 
         \sine_gen.lut.n21046 , \sine_gen.lut.n29757 , \sine_gen.lut.n3653 , 
         \sine_gen.lut.n20404 , \sine_gen.lut.n4861 , \sine_gen.lut.n938 , 
         \sine_gen.lut.n29055 , \sine_gen.lut.n13658 , \sine_gen.lut.n941 , 
         \sine_gen.lut.n2416 , \sine_gen.lut.n13636 , \sine_gen.lut.n29049 , 
         \sine_gen.lut.n20658 , \sine_gen.lut.n10032 , \sine_gen.lut.n3678 , 
         \sine_gen.lut.n29031 , \sine_gen.lut.n29034 , \sine_gen.lut.n3625 , 
         \sine_gen.lut.n21061 , \sine_gen.lut.n4543 , \sine_gen.lut.n21891 , 
         \sine_gen.lut.n3940 , \sine_gen.lut.n4016 , \sine_gen.lut.n369 , 
         \sine_gen.lut.n21634 , \sine_gen.lut.n27927 , \sine_gen.lut.n21636 , 
         \sine_gen.lut.n403 , \sine_gen.lut.n21812 , \sine_gen.lut.n29751 , 
         \sine_gen.lut.n22392 , \sine_gen.lut.n21217 , \sine_gen.lut.n5086 , 
         \sine_gen.lut.n21066 , \sine_gen.lut.n21067 , \sine_gen.lut.n29745 , 
         \sine_gen.lut.n21220 , \sine_gen.lut.n28494 , \sine_gen.lut.n22118 , 
         \sine_gen.lut.n4249 , \sine_gen.lut.n28845 , \sine_gen.lut.n20838 , 
         \sine_gen.lut.n13620 , \sine_gen.lut.n4578 , \sine_gen.lut.n5236 , 
         \sine_gen.lut.n29739 , \sine_gen.lut.n4579 , \sine_gen.lut.n21923 , 
         \sine_gen.lut.n21223 , \sine_gen.lut.n3643 , \sine_gen.lut.n13285 , 
         \sine_gen.lut.n501_adj_186 , \sine_gen.lut.n9130 , 
         \sine_gen.lut.n29733 , \sine_gen.lut.n3645 , \sine_gen.lut.n3644 , 
         \sine_gen.lut.n20407 , \sine_gen.lut.n20974 , \sine_gen.lut.n20973 , 
         \sine_gen.lut.n29727 , \sine_gen.lut.n21250 , \sine_gen.lut.n28518 , 
         \sine_gen.lut.n13409 , \sine_gen.lut.n2186 , \sine_gen.lut.n28527 , 
         \sine_gen.lut.n3398 , \sine_gen.lut.n13578 , \sine_gen.lut.n13639 , 
         \sine_gen.lut.n29721 , \sine_gen.lut.n20968 , \sine_gen.lut.n21253 , 
         \sine_gen.lut.n21256 , \sine_gen.lut.n21255 , \sine_gen.lut.n29715 , 
         \sine_gen.lut.n28524 , \sine_gen.lut.n10000 , \sine_gen.lut.n2164 , 
         \sine_gen.lut.n13643 , \sine_gen.lut.n29709 , \sine_gen.lut.n20961 , 
         \sine_gen.lut.n20962 , \sine_gen.lut.n21262 , \sine_gen.lut.n20956 , 
         \sine_gen.lut.n20955 , \sine_gen.lut.n29703 , \sine_gen.lut.n2158 , 
         \sine_gen.lut.n5004 , \sine_gen.lut.n2125 , \sine_gen.lut.n21265 , 
         \sine_gen.lut.n2148 , \sine_gen.lut.n2060 , \sine_gen.lut.n29697 , 
         \sine_gen.lut.n2150 , \sine_gen.lut.n2149 , \sine_gen.lut.n21268 , 
         \sine_gen.lut.n28458 , \sine_gen.lut.n28455 , \sine_gen.lut.n4518 , 
         \sine_gen.lut.n4609 , \sine_gen.lut.n4214 , \sine_gen.lut.n4162 , 
         \sine_gen.lut.n29679 , \sine_gen.lut.n21277 , \sine_gen.lut.n9699 , 
         \sine_gen.lut.n28599 , \sine_gen.lut.n46_adj_225 , 
         \sine_gen.lut.n20776 , \sine_gen.lut.n1648 , \sine_gen.lut.n790 , 
         \sine_gen.lut.n1721 , \sine_gen.lut.n22340 , \sine_gen.lut.n4299 , 
         \sine_gen.lut.n29673 , \sine_gen.lut.n4156 , \sine_gen.lut.n4300 , 
         \sine_gen.lut.n21280 , \sine_gen.lut.n2506 , \sine_gen.lut.n2507 , 
         \sine_gen.lut.n27921 , \sine_gen.lut.n2509 , \sine_gen.lut.n2508 , 
         \sine_gen.lut.n27924 , \sine_gen.lut.n4274 , \sine_gen.lut.n3953 , 
         \sine_gen.lut.n29661 , \sine_gen.lut.n22344 , \sine_gen.lut.n4275 , 
         \sine_gen.lut.n21292 , \sine_gen.lut.n20410 , \sine_gen.lut.n20409 , 
         \sine_gen.lut.n29655 , \sine_gen.lut.n27726 , \sine_gen.lut.n27723 , 
         \sine_gen.lut.n21043 , \sine_gen.lut.n21932 , \sine_gen.lut.n5344 , 
         \sine_gen.lut.n21283 , \sine_gen.lut.n21282 , \sine_gen.lut.n4360 , 
         \sine_gen.lut.n4359 , \sine_gen.lut.n29643 , \sine_gen.lut.n28572 , 
         \sine_gen.lut.n5287 , \sine_gen.lut.n4304 , \sine_gen.lut.n28569 , 
         \sine_gen.lut.n2758 , \sine_gen.lut.n29637 , \sine_gen.lut.n2658 , 
         \sine_gen.lut.n21808 , \sine_gen.lut.n2757 , \sine_gen.lut.n21301 , 
         \sine_gen.lut.n2663 , \sine_gen.lut.n2752 , \sine_gen.lut.n29631 , 
         \sine_gen.lut.n21304 , \sine_gen.lut.n22394 , \sine_gen.lut.n2747 , 
         \sine_gen.lut.n29625 , \sine_gen.lut.n21307 , \sine_gen.lut.n21306 , 
         \sine_gen.lut.n21003 , \sine_gen.lut.n21004 , \sine_gen.lut.n27825 , 
         \sine_gen.lut.n21851 , \sine_gen.lut.n29619 , 
         \sine_gen.lut.n7_adj_226 , \sine_gen.lut.n21852 , \sine_gen.lut.n7 , 
         \sine_gen.lut.n1163 , \sine_gen.lut.n27915 , \sine_gen.lut.n1256 , 
         \sine_gen.lut.n1167 , \sine_gen.lut.n27918 , \sine_gen.lut.n1627 , 
         \sine_gen.lut.n21241 , \sine_gen.lut.n28953 , \sine_gen.lut.n21238 , 
         \sine_gen.lut.n21237 , \sine_gen.lut.n4920 , \sine_gen.lut.n1312 , 
         \sine_gen.lut.n28941 , \sine_gen.lut.n29139 , \sine_gen.lut.n28944 , 
         \sine_gen.lut.n21547 , \sine_gen.lut.n4922 , \sine_gen.lut.n1314 , 
         \sine_gen.lut.n28608 , \sine_gen.lut.n29601 , \sine_gen.lut.n28488 , 
         \sine_gen.lut.n2681 , \sine_gen.lut.n28485 , \sine_gen.lut.n2768 , 
         \sine_gen.lut.n1230 , \sine_gen.lut.n28929 , \sine_gen.lut.n1321 , 
         \sine_gen.lut.n4926 , \sine_gen.lut.n28932 , \sine_gen.lut.n3923 , 
         \sine_gen.lut.n28911 , \sine_gen.lut.n28914 , \sine_gen.lut.n28995 , 
         \sine_gen.lut.n3924 , \sine_gen.lut.n4267 , \sine_gen.lut.n5273 , 
         \sine_gen.lut.n29595 , \sine_gen.lut.n3570 , \sine_gen.lut.n13312 , 
         \sine_gen.lut.n28899 , \sine_gen.lut.n7969 , \sine_gen.lut.n21887 , 
         \sine_gen.lut.n3813 , \sine_gen.lut.n3801 , \sine_gen.lut.n21040 , 
         \sine_gen.lut.n21039 , \sine_gen.lut.n29589 , \sine_gen.lut.n3233 , 
         \sine_gen.lut.n5170 , \sine_gen.lut.n20425 , \sine_gen.lut.n4176 , 
         \sine_gen.lut.n3895 , \sine_gen.lut.n28593 , \sine_gen.lut.n4272 , 
         \sine_gen.lut.n28596 , \sine_gen.lut.n4617 , \sine_gen.lut.n21481 , 
         \sine_gen.lut.n28581 , \sine_gen.lut.n21477 , \sine_gen.lut.n21478 , 
         \sine_gen.lut.n28575 , \sine_gen.lut.n28578 , \sine_gen.lut.n21286 , 
         \sine_gen.lut.n21484 , \sine_gen.lut.n21483 , \sine_gen.lut.n21456 , 
         \sine_gen.lut.n526 , \sine_gen.lut.n432 , \sine_gen.lut.n8781 , 
         \sine_gen.lut.n21334 , \sine_gen.lut.n21333 , \sine_gen.lut.n1876 , 
         \sine_gen.lut.n29583 , \sine_gen.lut.n28548 , \sine_gen.lut.n20952 , 
         \sine_gen.lut.n20953 , \sine_gen.lut.n28545 , \sine_gen.lut.n4177 , 
         \sine_gen.lut.n29571 , \sine_gen.lut.n21346 , \sine_gen.lut.n21345 , 
         \sine_gen.lut.n5269 , \sine_gen.lut.n29565 , \sine_gen.lut.n21907 , 
         \sine_gen.lut.n22348 , \sine_gen.lut.n21349 , \sine_gen.lut.n3828 , 
         \sine_gen.lut.n3937 , \sine_gen.lut.n28887 , \sine_gen.lut.n5230 , 
         \sine_gen.lut.n21516 , \sine_gen.lut.n22414 , \sine_gen.lut.n28863 , 
         \sine_gen.lut.n28866 , \sine_gen.lut.n29331 , \sine_gen.lut.n21505 , 
         \sine_gen.lut.n21331 , \sine_gen.lut.n21330 , \sine_gen.lut.n21514 , 
         \sine_gen.lut.n21352 , \sine_gen.lut.n28692 , \sine_gen.lut.n4253 , 
         \sine_gen.lut.n4153 , \sine_gen.lut.n29481 , \sine_gen.lut.n4158 , 
         \sine_gen.lut.n4247 , \sine_gen.lut.n29553 , \sine_gen.lut.n21355 , 
         \sine_gen.lut.n22350 , \sine_gen.lut.n4242 , \sine_gen.lut.n29547 , 
         \sine_gen.lut.n21358 , \sine_gen.lut.n28698 , \sine_gen.lut.n21384 , 
         \sine_gen.lut.n21385 , \sine_gen.lut.n28713 , \sine_gen.lut.n21670 , 
         \sine_gen.lut.n1026 , \sine_gen.lut.n3977 , \sine_gen.lut.n3664 , 
         \sine_gen.lut.n21577 , \sine_gen.lut.n22314 , \sine_gen.lut.n4638 , 
         \sine_gen.lut.n4711 , \sine_gen.lut.n27816 , \sine_gen.lut.n20428 , 
         \sine_gen.lut.n27903 , \sine_gen.lut.n27804 , \sine_gen.lut.n27801 , 
         \sine_gen.lut.n3236 , \sine_gen.lut.n8495 , \sine_gen.lut.n5162 , 
         \sine_gen.lut.n29529 , \sine_gen.lut.n5164 , \sine_gen.lut.n3216 , 
         \sine_gen.lut.n20431 , \sine_gen.lut.n29523 , \sine_gen.lut.n28704 , 
         \sine_gen.lut.n21147 , \sine_gen.lut.n28701 , \sine_gen.lut.n21148 , 
         \sine_gen.lut.n21367 , \sine_gen.lut.n28626 , \sine_gen.lut.n29517 , 
         \sine_gen.lut.n28620 , \sine_gen.lut.n21537 , \sine_gen.lut.n28617 , 
         \sine_gen.lut.n21538 , \sine_gen.lut.n20434 , \sine_gen.lut.n2326 , 
         \sine_gen.lut.n2505 , \sine_gen.lut.n21735 , \sine_gen.lut.n4980 , 
         \sine_gen.lut.n1523 , \sine_gen.lut.n29415 , \sine_gen.lut.n21445 , 
         \sine_gen.lut.n21489 , \sine_gen.lut.n21490 , \sine_gen.lut.n29505 , 
         \sine_gen.lut.n21381 , \sine_gen.lut.n21382 , \sine_gen.lut.n2802 , 
         \sine_gen.lut.n21493 , \sine_gen.lut.n29061 , \sine_gen.lut.n2327 , 
         \sine_gen.lut.n2331 , \sine_gen.lut.n2503 , \sine_gen.lut.n2336 , 
         \sine_gen.lut.n20856 , \sine_gen.lut.n20857 , \sine_gen.lut.n3485 , 
         \sine_gen.lut.n20989 , \sine_gen.lut.n20988 , \sine_gen.lut.n29499 , 
         \sine_gen.lut.n20437 , \sine_gen.lut.n27882 , \sine_gen.lut.n20991 , 
         \sine_gen.lut.n20992 , \sine_gen.lut.n29493 , \sine_gen.lut.n4157 , 
         \sine_gen.lut.n28557 , \sine_gen.lut.n28560 , \sine_gen.lut.n5290 , 
         \sine_gen.lut.n4311 , \sine_gen.lut.n648 , \sine_gen.lut.n28461 , 
         \sine_gen.lut.n21499 , \sine_gen.lut.n29361 , \sine_gen.lut.n28884 , 
         \sine_gen.lut.n27822 , \sine_gen.lut.n21030 , \sine_gen.lut.n27819 , 
         \sine_gen.lut.n20881 , \sine_gen.lut.n20880 , \sine_gen.lut.n29487 , 
         \sine_gen.lut.n21391 , \sine_gen.lut.n28746 , \sine_gen.lut.n13399 , 
         \sine_gen.lut.n691 , \sine_gen.lut.n28851 , \sine_gen.lut.n28686 , 
         \sine_gen.lut.n28683 , \sine_gen.lut.n4263 , 
         \sine_gen.lut.n986_adj_231 , \sine_gen.lut.n20589 , 
         \sine_gen.lut.n20845 , \sine_gen.lut.n20844 , \sine_gen.lut.n29469 , 
         \sine_gen.lut.n21409 , \sine_gen.lut.n21408 , \sine_gen.lut.n20847 , 
         \sine_gen.lut.n20848 , \sine_gen.lut.n29307 , \sine_gen.lut.n20949 , 
         \sine_gen.lut.n20950 , \sine_gen.lut.n29463 , \sine_gen.lut.n4988 , 
         \sine_gen.lut.n1738 , \sine_gen.lut.n21424 , \sine_gen.lut.n3161 , 
         \sine_gen.lut.n21036 , \sine_gen.lut.n3153 , \sine_gen.lut.n29883 , 
         \sine_gen.lut.n28857 , \sine_gen.lut.n1600 , \sine_gen.lut.n4872 , 
         \sine_gen.lut.n21729 , \sine_gen.lut.n8321 , \sine_gen.lut.n29457 , 
         \sine_gen.lut.n4982 , \sine_gen.lut.n21430 , \sine_gen.lut.n5095 , 
         \sine_gen.lut.n2785 , \sine_gen.lut.n1262 , \sine_gen.lut.n21697 , 
         \sine_gen.lut.n29451 , \sine_gen.lut.n20452 , \sine_gen.lut.n1263 , 
         \sine_gen.lut.n29271 , \sine_gen.lut.n1186 , \sine_gen.lut.n1356 , 
         \sine_gen.lut.n4648 , \sine_gen.lut.n29871 , \sine_gen.lut.n1168 , 
         \sine_gen.lut.n1257 , \sine_gen.lut.n29445 , \sine_gen.lut.n20455 , 
         \sine_gen.lut.n4918 , \sine_gen.lut.n20896 , \sine_gen.lut.n20895 , 
         \sine_gen.lut.n29439 , \sine_gen.lut.n21433 , \sine_gen.lut.n28812 , 
         \sine_gen.lut.n20898 , \sine_gen.lut.n20899 , \sine_gen.lut.n29427 , 
         \sine_gen.lut.n4656 , \sine_gen.lut.n21117 , \sine_gen.lut.n22432 , 
         \sine_gen.lut.n1252 , \sine_gen.lut.n29433 , \sine_gen.lut.n20458 , 
         \sine_gen.lut.n21228 , \sine_gen.lut.n21229 , \sine_gen.lut.n28017 , 
         \sine_gen.lut.n28806 , \sine_gen.lut.n28803 , \sine_gen.lut.n20940 , 
         \sine_gen.lut.n21055 , \sine_gen.lut.n21054 , \sine_gen.lut.n13231 , 
         \sine_gen.lut.n3623 , \sine_gen.lut.n27711 , \sine_gen.lut.n3621 , 
         \sine_gen.lut.n3586 , \sine_gen.lut.n21048 , \sine_gen.lut.n3672 , 
         \sine_gen.lut.n21678 , \sine_gen.lut.n827_adj_232 , 
         \sine_gen.lut.n27891 , \sine_gen.lut.n27894 , \sine_gen.lut.n29013 , 
         \sine_gen.lut.n27858 , \sine_gen.lut.n781 , 
         \sine_gen.lut.n796_adj_234 , \sine_gen.lut.n29016 , 
         \sine_gen.lut.n8663 , \sine_gen.lut.n3589 , \sine_gen.lut.n21057 , 
         \sine_gen.lut.n29409 , \sine_gen.lut.n28590 , \sine_gen.lut.n28587 , 
         \sine_gen.lut.n21475 , \sine_gen.lut.n21474 , \sine_gen.lut.n21457 , 
         \sine_gen.lut.n2069 , \sine_gen.lut.n3624 , \sine_gen.lut.n21226 , 
         \sine_gen.lut.n4670 , \sine_gen.lut.n29403 , \sine_gen.lut.n28500 , 
         \sine_gen.lut.n21064 , \sine_gen.lut.n28497 , \sine_gen.lut.n21063 , 
         \sine_gen.lut.n21460 , \sine_gen.lut.n8489 , \sine_gen.lut.n3175 , 
         \sine_gen.lut.n28101 , \sine_gen.lut.n3622 , \sine_gen.lut.n21049 , 
         \sine_gen.lut.n3654 , \sine_gen.lut.n5188 , \sine_gen.lut.n27717 , 
         \sine_gen.lut.n21462 , \sine_gen.lut.n21463 , \sine_gen.lut.n720 , 
         \sine_gen.lut.n29391 , \sine_gen.lut.n28752 , \sine_gen.lut.n21394 , 
         \sine_gen.lut.n9970 , \sine_gen.lut.n688 , \sine_gen.lut.n28749 , 
         \sine_gen.lut.n22336 , \sine_gen.lut.n20862 , \sine_gen.lut.n20863 , 
         \sine_gen.lut.n29385 , \sine_gen.lut.n663 , \sine_gen.lut.n4822 , 
         \sine_gen.lut.n630 , \sine_gen.lut.n21472 , \sine_gen.lut.n1672 , 
         \sine_gen.lut.n301_adj_217 , \sine_gen.lut.n29379 , 
         \sine_gen.lut.n20477 , \sine_gen.lut.n20489 , 
         \sine_gen.lut.n270_adj_218 , \sine_gen.lut.n364_adj_215 , 
         \sine_gen.lut.n1287 , \sine_gen.lut.n29373 , 
         \sine_gen.lut.n348_adj_216 , \sine_gen.lut.n22322 , 
         \sine_gen.lut.n22321 , \sine_gen.lut.n4545 , \sine_gen.lut.n28776 , 
         \sine_gen.lut.n28773 , \sine_gen.lut.n3960 , \sine_gen.lut.n20913 , 
         \sine_gen.lut.n20914 , \sine_gen.lut.n4590 , \sine_gen.lut.n28491 , 
         \sine_gen.lut.n21927 , \sine_gen.lut.n1609 , \sine_gen.lut.n29367 , 
         \sine_gen.lut.n21495 , \sine_gen.lut.n21496 , 
         \sine_gen.lut.n124_adj_223 , \sine_gen.lut.n17075 , 
         \sine_gen.lut.n29337 , \sine_gen.lut.n2333 , \sine_gen.lut.n2442 , 
         \sine_gen.lut.n27939 , \sine_gen.lut.n5048 , \sine_gen.lut.n27942 , 
         \sine_gen.lut.n3889 , \sine_gen.lut.n3971 , \sine_gen.lut.n28761 , 
         \sine_gen.lut.n21400 , \sine_gen.lut.n28764 , \sine_gen.lut.n28905 , 
         \sine_gen.lut.n20917 , \sine_gen.lut.n20916 , \sine_gen.lut.n2173 , 
         \sine_gen.lut.n2216 , \sine_gen.lut.n1588 , \sine_gen.lut.n29343 , 
         \sine_gen.lut.n21725 , \sine_gen.lut.n1589 , \sine_gen.lut.n28830 , 
         \sine_gen.lut.n1528 , \sine_gen.lut.n28827 , \sine_gen.lut.n1619 , 
         \sine_gen.lut.n21508 , \sine_gen.lut.n28872 , \sine_gen.lut.n8315 , 
         \sine_gen.lut.n1680 , \sine_gen.lut.n21967 , \sine_gen.lut.n21969 , 
         \sine_gen.lut.n29325 , \sine_gen.lut.n21689 , \sine_gen.lut.n10083 , 
         \sine_gen.lut.n20995 , \sine_gen.lut.n20994 , \sine_gen.lut.n27879 , 
         \sine_gen.lut.n20997 , \sine_gen.lut.n20998 , \sine_gen.lut.n3928 , 
         \sine_gen.lut.n5226 , \sine_gen.lut.n29319 , \sine_gen.lut.n13611 , 
         \sine_gen.lut.n3931 , \sine_gen.lut.n21965 , \sine_gen.lut.n29313 , 
         \sine_gen.lut.n21691 , \sine_gen.lut.n10118 , \sine_gen.lut.n28386 , 
         \sine_gen.lut.n29301 , \sine_gen.lut.n28380 , \sine_gen.lut.n21622 , 
         \sine_gen.lut.n28377 , \sine_gen.lut.n21621 , \sine_gen.lut.n20512 , 
         \sine_gen.lut.n28296 , \sine_gen.lut.n20920 , \sine_gen.lut.n3048 , 
         \sine_gen.lut.n21842 , \sine_gen.lut.n27708 , \sine_gen.lut.n27705 , 
         \sine_gen.lut.n1273 , \sine_gen.lut.n4818 , \sine_gen.lut.n8789 , 
         \sine_gen.lut.n635 , \sine_gen.lut.n27990 , \sine_gen.lut.n21162 , 
         \sine_gen.lut.n21163 , \sine_gen.lut.n27987 , \sine_gen.lut.n20530 , 
         \sine_gen.lut.n20878 , \sine_gen.lut.n20877 , \sine_gen.lut.n21324 , 
         \sine_gen.lut.n21325 , \sine_gen.lut.n29259 , \sine_gen.lut.n29262 , 
         \sine_gen.lut.n4925 , \sine_gen.lut.n21542 , \sine_gen.lut.n1377 , 
         \sine_gen.lut.n29253 , \sine_gen.lut.n29256 , \sine_gen.lut.n1378 , 
         \sine_gen.lut.n22334 , \sine_gen.lut.n22420 , \sine_gen.lut.n1309 , 
         \sine_gen.lut.n29247 , \sine_gen.lut.n1310 , \sine_gen.lut.n1166 , 
         \sine_gen.lut.n28728 , \sine_gen.lut.n28725 , \sine_gen.lut.n5054 , 
         \sine_gen.lut.n2465 , \sine_gen.lut.n21531 , \sine_gen.lut.n21532 , 
         \sine_gen.lut.n28227 , \sine_gen.lut.n3095 , \sine_gen.lut.n21838 , 
         \sine_gen.lut.n747_adj_196 , \sine_gen.lut.n21961 , 
         \sine_gen.lut.n29241 , \sine_gen.lut.n27756 , \sine_gen.lut.n20588 , 
         \sine_gen.lut.n731_adj_239 , \sine_gen.lut.n716_adj_197 , 
         \sine_gen.lut.n27993 , \sine_gen.lut.n29112 , \sine_gen.lut.n28170 , 
         \sine_gen.lut.n29109 , \sine_gen.lut.n3018 , \sine_gen.lut.n20741 , 
         \sine_gen.lut.n3017 , \sine_gen.lut.n3111 , \sine_gen.lut.n827 , 
         \sine_gen.lut.n21960 , \sine_gen.lut.n1284 , \sine_gen.lut.n963 , 
         \sine_gen.lut.n29223 , \sine_gen.lut.n29226 , \sine_gen.lut.n28962 , 
         \sine_gen.lut.n1285 , \sine_gen.lut.n22426 , \sine_gen.lut.n21560 , 
         \sine_gen.lut.n20491 , \sine_gen.lut.n20490 , \sine_gen.lut.n29217 , 
         \sine_gen.lut.n20484 , \sine_gen.lut.n20485 , \sine_gen.lut.n20596 , 
         \sine_gen.lut.n3918 , \sine_gen.lut.n29211 , \sine_gen.lut.n21562 , 
         \sine_gen.lut.n21561 , \sine_gen.lut.n22356 , \sine_gen.lut.n13613 , 
         \sine_gen.lut.n3911 , \sine_gen.lut.n29205 , \sine_gen.lut.n3913 , 
         \sine_gen.lut.n21565 , \sine_gen.lut.n21568 , \sine_gen.lut.n5243 , 
         \sine_gen.lut.n3990 , \sine_gen.lut.n29187 , \sine_gen.lut.n28968 , 
         \sine_gen.lut.n22358 , \sine_gen.lut.n28965 , \sine_gen.lut.n3916 , 
         \sine_gen.lut.n13359 , \sine_gen.lut.n21178 , \sine_gen.lut.n21177 , 
         \sine_gen.lut.n29181 , \sine_gen.lut.n28440 , \sine_gen.lut.n21175 , 
         \sine_gen.lut.n21777 , \sine_gen.lut.n28437 , \sine_gen.lut.n21586 , 
         \sine_gen.lut.n890_adj_241 , \sine_gen.lut.n21657 , 
         \sine_gen.lut.n27855 , \sine_gen.lut.n844_adj_243 , 
         \sine_gen.lut.n859_adj_242 , \sine_gen.lut.n21082 , 
         \sine_gen.lut.n21081 , \sine_gen.lut.n29175 , \sine_gen.lut.n29178 , 
         \sine_gen.lut.n29028 , \sine_gen.lut.n13421 , \sine_gen.lut.n3681 , 
         \sine_gen.lut.n13615 , \sine_gen.lut.n29169 , \sine_gen.lut.n29172 , 
         \sine_gen.lut.n21058 , \sine_gen.lut.n21605 , \sine_gen.lut.n1353 , 
         \sine_gen.lut.n1354 , \sine_gen.lut.n29145 , \sine_gen.lut.n29148 , 
         \sine_gen.lut.n1355 , \sine_gen.lut.n20911 , \sine_gen.lut.n21790 , 
         \sine_gen.lut.n2521 , \sine_gen.lut.n21550 , \sine_gen.lut.n21549 , 
         \sine_gen.lut.n1369 , \sine_gen.lut.n1370 , \sine_gen.lut.n3873 , 
         \sine_gen.lut.n4152 , \sine_gen.lut.n28689 , \sine_gen.lut.n4256 , 
         \sine_gen.lut.n21957 , \sine_gen.lut.n890 , \sine_gen.lut.n29127 , 
         \sine_gen.lut.n844 , \sine_gen.lut.n859 , \sine_gen.lut.n20590 , 
         \sine_gen.lut.n29121 , \sine_gen.lut.n20611 , \sine_gen.lut.n20610 , 
         \sine_gen.lut.n20583 , \sine_gen.lut.n20584 , \sine_gen.lut.n29073 , 
         \sine_gen.lut.n3143 , \sine_gen.lut.n28869 , \sine_gen.lut.n29106 , 
         \sine_gen.lut.n3193 , \sine_gen.lut.n3192 , 
         \sine_gen.lut.n827_adj_245 , \sine_gen.lut.n21671 , 
         \sine_gen.lut.n27849 , \sine_gen.lut.n781_adj_247 , 
         \sine_gen.lut.n796_adj_246 , \sine_gen.lut.n27852 , 
         \sine_gen.lut.n2502 , \sine_gen.lut.n29091 , \sine_gen.lut.n29094 , 
         \sine_gen.lut.n10006 , \sine_gen.lut.n22444 , \sine_gen.lut.n8669 , 
         \sine_gen.lut.n29085 , \sine_gen.lut.n29088 , \sine_gen.lut.n28194 , 
         \sine_gen.lut.n5346 , \sine_gen.lut.n20762 , \sine_gen.lut.n939 , 
         \sine_gen.lut.n954_adj_192 , \sine_gen.lut.n29079 , 
         \sine_gen.lut.n13648 , \sine_gen.lut.n908 , \sine_gen.lut.n28062 , 
         \sine_gen.lut.n20547 , \sine_gen.lut.n28059 , \sine_gen.lut.n20548 , 
         \sine_gen.lut.n28026 , \sine_gen.lut.n27984 , 
         \sine_gen.lut.n526_adj_182 , \sine_gen.lut.n28023 , 
         \sine_gen.lut.n541 , \sine_gen.lut.n29070 , \sine_gen.lut.n21123 , 
         \sine_gen.lut.n21124 , \sine_gen.lut.n633 , \sine_gen.lut.n27765 , 
         \sine_gen.lut.n27768 , \sine_gen.lut.n719 , \sine_gen.lut.n21468 , 
         \sine_gen.lut.n1002_adj_248 , \sine_gen.lut.n1017 , 
         \sine_gen.lut.n28188 , \sine_gen.lut.n29037 , \sine_gen.lut.n28182 , 
         \sine_gen.lut.n20755 , \sine_gen.lut.n28179 , \sine_gen.lut.n494 , 
         \sine_gen.lut.n20812 , \sine_gen.lut.n21060 , \sine_gen.lut.n678 , 
         \sine_gen.lut.n456 , \sine_gen.lut.n721 , \sine_gen.lut.n21085 , 
         \sine_gen.lut.n21084 , \sine_gen.lut.n29025 , \sine_gen.lut.n21087 , 
         \sine_gen.lut.n21088 , \sine_gen.lut.n13476 , \sine_gen.lut.n8493 , 
         \sine_gen.lut.n2329 , \sine_gen.lut.n28383 , \sine_gen.lut.n2777 , 
         \sine_gen.lut.n22364 , \sine_gen.lut.n3692 , \sine_gen.lut.n29019 , 
         \sine_gen.lut.n21093 , \sine_gen.lut.n21094 , \sine_gen.lut.n29022 , 
         \sine_gen.lut.n27750 , \sine_gen.lut.n27834 , 
         \sine_gen.lut.n986_adj_271 , \sine_gen.lut.n27747 , 
         \sine_gen.lut.n21745 , \sine_gen.lut.n21169 , \sine_gen.lut.n28422 , 
         \sine_gen.lut.n28419 , \sine_gen.lut.n2312 , \sine_gen.lut.n2413 , 
         \sine_gen.lut.n21585 , \sine_gen.lut.n954_adj_251 , 
         \sine_gen.lut.n939_adj_250 , \sine_gen.lut.n27831 , 
         \sine_gen.lut.n908_adj_252 , \sine_gen.lut.n13624 , 
         \sine_gen.lut.n4874 , \sine_gen.lut.n9617 , \sine_gen.lut.n4881 , 
         \sine_gen.lut.n21878 , \sine_gen.lut.n28989 , \sine_gen.lut.n28992 , 
         \sine_gen.lut.n1998 , \sine_gen.lut.n13576 , \sine_gen.lut.n28665 , 
         \sine_gen.lut.n13647 , \sine_gen.lut.n4731 , \sine_gen.lut.n3591 , 
         \sine_gen.lut.n21879 , \sine_gen.lut.n4531 , \sine_gen.lut.n28977 , 
         \sine_gen.lut.n21571 , \sine_gen.lut.n21570 , \sine_gen.lut.n3908 , 
         \sine_gen.lut.n3807 , \sine_gen.lut.n28320 , \sine_gen.lut.n22404 , 
         \sine_gen.lut.n9621 , \sine_gen.lut.n1038 , \sine_gen.lut.n20842 , 
         \sine_gen.lut.n28959 , \sine_gen.lut.n21235 , \sine_gen.lut.n21234 , 
         \sine_gen.lut.n1585 , \sine_gen.lut.n1466 , \sine_gen.lut.n21184 , 
         \sine_gen.lut.n21183 , \sine_gen.lut.n4693 , \sine_gen.lut.n28551 , 
         \sine_gen.lut.n3646 , \sine_gen.lut.n2143 , \sine_gen.lut.n28431 , 
         \sine_gen.lut.n13644 , \sine_gen.lut.n21453 , \sine_gen.lut.n21303 , 
         \sine_gen.lut.n2832 , \sine_gen.lut.n27828 , \sine_gen.lut.n28947 , 
         \sine_gen.lut.n21552 , \sine_gen.lut.n21243 , \sine_gen.lut.n21244 , 
         \sine_gen.lut.n20910 , \sine_gen.lut.n4479 , \sine_gen.lut.n2093 , 
         \sine_gen.lut.n5008 , \sine_gen.lut.n10081 , \sine_gen.lut.n20793 , 
         \sine_gen.lut.n21097 , \sine_gen.lut.n21096 , \sine_gen.lut.n28923 , 
         \sine_gen.lut.n28926 , \sine_gen.lut.n28206 , \sine_gen.lut.n21099 , 
         \sine_gen.lut.n21100 , \sine_gen.lut.n20774 , \sine_gen.lut.n21028 , 
         \sine_gen.lut.n580 , \sine_gen.lut.n656 , \sine_gen.lut.n13353 , 
         \sine_gen.lut.n21403 , \sine_gen.lut.n21402 , \sine_gen.lut.n9589 , 
         \sine_gen.lut.n2305 , \sine_gen.lut.n21778 , \sine_gen.lut.n21037 , 
         \sine_gen.lut.n27813 , \sine_gen.lut.n3229 , \sine_gen.lut.n5168 , 
         \sine_gen.lut.n2394 , \sine_gen.lut.n2476 , \sine_gen.lut.n28635 , 
         \sine_gen.lut.n21318 , \sine_gen.lut.n28077 , \sine_gen.lut.n21319 , 
         \sine_gen.lut.n21534 , \sine_gen.lut.n21535 , \sine_gen.lut.n3021 , 
         \sine_gen.lut.n19917 , \sine_gen.lut.n28824 , \sine_gen.lut.n21439 , 
         \sine_gen.lut.n22092 , \sine_gen.lut.n28821 , \sine_gen.lut.n21421 , 
         \sine_gen.lut.n28734 , \sine_gen.lut.n20893 , \sine_gen.lut.n20892 , 
         \sine_gen.lut.n28731 , \sine_gen.lut.n21192 , \sine_gen.lut.n21459 , 
         \sine_gen.lut.n21941 , \sine_gen.lut.n21940 , \sine_gen.lut.n28839 , 
         \sine_gen.lut.n20564 , \sine_gen.lut.n20552 , 
         \sine_gen.lut.n541_adj_209 , \sine_gen.lut.n526_adj_211 , 
         \sine_gen.lut.n20687 , \sine_gen.lut.n2739 , \sine_gen.lut.n28623 , 
         \sine_gen.lut.n21418 , \sine_gen.lut.n1489 , \sine_gen.lut.n682 , 
         \sine_gen.lut.n3084 , \sine_gen.lut.n5056 , \sine_gen.lut.n13418 , 
         \sine_gen.lut.n3179 , \sine_gen.lut.n21427 , \sine_gen.lut.n28800 , 
         \sine_gen.lut.n28815 , \sine_gen.lut.n28794 , \sine_gen.lut.n1741 , 
         \sine_gen.lut.n28791 , \sine_gen.lut.n20902 , \sine_gen.lut.n20901 , 
         \sine_gen.lut.n28809 , \sine_gen.lut.n20935 , \sine_gen.lut.n20934 , 
         \sine_gen.lut.n20938 , \sine_gen.lut.n20947 , \sine_gen.lut.n28797 , 
         \sine_gen.lut.n4986 , \sine_gen.lut.n1734 , \sine_gen.lut.n1740 , 
         \sine_gen.lut.n173 , \sine_gen.lut.n28785 , \sine_gen.lut.n157 , 
         \sine_gen.lut.n142 , \sine_gen.lut.n28788 , \sine_gen.lut.n13671 , 
         \sine_gen.lut.n13590 , \sine_gen.lut.n8247 , \sine_gen.lut.n4135 , 
         \sine_gen.lut.n4180 , \sine_gen.lut.n20884 , \sine_gen.lut.n20883 , 
         \sine_gen.lut.n28743 , \sine_gen.lut.n20886 , \sine_gen.lut.n20887 , 
         \sine_gen.lut.n810 , \sine_gen.lut.n21658 , \sine_gen.lut.n28407 , 
         \sine_gen.lut.n21154 , \sine_gen.lut.n28410 , \sine_gen.lut.n817 , 
         \sine_gen.lut.n918 , \sine_gen.lut.n28482 , \sine_gen.lut.n2961 , 
         \sine_gen.lut.n3080 , \sine_gen.lut.n3235 , \sine_gen.lut.n22446 , 
         \sine_gen.lut.n702 , \sine_gen.lut.n4575 , \sine_gen.lut.n4456 , 
         \sine_gen.lut.n13666 , \sine_gen.lut.n669 , \sine_gen.lut.n716 , 
         \sine_gen.lut.n251 , \sine_gen.lut.n236_adj_256 , 
         \sine_gen.lut.n28719 , \sine_gen.lut.n28722 , \sine_gen.lut.n10093 , 
         \sine_gen.lut.n21354 , \sine_gen.lut.n4326 , \sine_gen.lut.n4327 , 
         \sine_gen.lut.n28716 , \sine_gen.lut.n13450 , \sine_gen.lut.n19910 , 
         \sine_gen.lut.n4239 , \sine_gen.lut.n28695 , \sine_gen.lut.n4246 , 
         \sine_gen.lut.n20413 , \sine_gen.lut.n20412 , \sine_gen.lut.n2215 , 
         \sine_gen.lut.n28542 , \sine_gen.lut.n28659 , \sine_gen.lut.n28536 , 
         \sine_gen.lut.n20581 , \sine_gen.lut.n2510 , \sine_gen.lut.n598 , 
         \sine_gen.lut.n4825 , \sine_gen.lut.n674 , \sine_gen.lut.n3493 , 
         \sine_gen.lut.n3373 , \sine_gen.lut.n27789 , \sine_gen.lut.n13623 , 
         \sine_gen.lut.n3386 , \sine_gen.lut.n2744 , \sine_gen.lut.n2657 , 
         \sine_gen.lut.n28611 , \sine_gen.lut.n2751 , \sine_gen.lut.n2378 , 
         \sine_gen.lut.n28605 , \sine_gen.lut.n2761 , \sine_gen.lut.n2467 , 
         \sine_gen.lut.n495 , \sine_gen.lut.n496 , \sine_gen.lut.n20811 , 
         \sine_gen.lut.n4277 , \sine_gen.lut.n5285 , \sine_gen.lut.n4302 , 
         \sine_gen.lut.n3177 , \sine_gen.lut.n3668 , \sine_gen.lut.n28218 , 
         \sine_gen.lut.n20791 , \sine_gen.lut.n22063 , \sine_gen.lut.n28215 , 
         \sine_gen.lut.n21073 , \sine_gen.lut.n22408 , \sine_gen.lut.n2151 , 
         \sine_gen.lut.n20958 , \sine_gen.lut.n28512 , \sine_gen.lut.n20985 , 
         \sine_gen.lut.n20986 , \sine_gen.lut.n28509 , \sine_gen.lut.n20977 , 
         \sine_gen.lut.n20976 , \sine_gen.lut.n28515 , \sine_gen.lut.n20980 , 
         \sine_gen.lut.n20979 , \sine_gen.lut.n27720 , \sine_gen.lut.n27777 , 
         \sine_gen.lut.n27714 , \sine_gen.lut.n22406 , \sine_gen.lut.n2197 , 
         \sine_gen.lut.n21615 , \sine_gen.lut.n21616 , \sine_gen.lut.n14 , 
         \sine_gen.lut.n21952 , \sine_gen.lut.n9509 , \sine_gen.lut.n21070 , 
         \sine_gen.lut.n4643 , \sine_gen.lut.n21108 , \sine_gen.lut.n9599 , 
         \sine_gen.lut.n5063 , \sine_gen.lut.n20655 , \sine_gen.lut.n22050 , 
         \sine_gen.lut.n20657 , \sine_gen.lut.n13328 , \sine_gen.lut.n13416 , 
         \sine_gen.lut.n9601 , \sine_gen.lut.n2533 , \sine_gen.lut.n4764 , 
         \sine_gen.lut.n4763 , \sine_gen.lut.n2782 , \sine_gen.lut.n21517 , 
         \sine_gen.lut.n4012 , \sine_gen.lut.n28371 , \sine_gen.lut.n21412 , 
         \sine_gen.lut.n21411 , \sine_gen.lut.n28374 , \sine_gen.lut.n20794 , 
         \sine_gen.lut.n28359 , \sine_gen.lut.n28362 , \sine_gen.lut.n28092 , 
         \sine_gen.lut.n20788 , \sine_gen.lut.n20787 , \sine_gen.lut.n21625 , 
         \sine_gen.lut.n21624 , \sine_gen.lut.n28353 , \sine_gen.lut.n20443 , 
         \sine_gen.lut.n22023 , \sine_gen.lut.n2081 , \sine_gen.lut.n5100 , 
         \sine_gen.lut.n2807 , \sine_gen.lut.n5103 , \sine_gen.lut.n2482 , 
         \sine_gen.lut.n2400 , \sine_gen.lut.n2770 , \sine_gen.lut.n20734 , 
         \sine_gen.lut.n28164 , \sine_gen.lut.n22033 , \sine_gen.lut.n20662 , 
         \sine_gen.lut.n28161 , \sine_gen.lut.n699_adj_198 , 
         \sine_gen.lut.n684_adj_199 , \sine_gen.lut.n27753 , 
         \sine_gen.lut.n10085 , \sine_gen.lut.n668_adj_203 , 
         \sine_gen.lut.n21127 , \sine_gen.lut.n13381 , \sine_gen.lut.n28293 , 
         \sine_gen.lut.n7988 , \sine_gen.lut.n1017_adj_270 , 
         \sine_gen.lut.n1002_adj_257 , \sine_gen.lut.n21795 , 
         \sine_gen.lut.n94 , \sine_gen.lut.n28275 , \sine_gen.lut.n1984 , 
         \sine_gen.lut.n21760 , \sine_gen.lut.n28278 , \sine_gen.lut.n1989 , 
         \sine_gen.lut.n1949 , \sine_gen.lut.n28269 , \sine_gen.lut.n1990 , 
         \sine_gen.lut.n1991 , \sine_gen.lut.n28272 , \sine_gen.lut.n4695 , 
         \sine_gen.lut.n20806 , \sine_gen.lut.n20805 , \sine_gen.lut.n9978 , 
         \sine_gen.lut.n27741 , \sine_gen.lut.n1029 , \sine_gen.lut.n1028 , 
         \sine_gen.lut.n27744 , \sine_gen.lut.n1279 , \sine_gen.lut.n1601 , 
         \sine_gen.lut.n1352 , \sine_gen.lut.n20391 , \sine_gen.lut.n21854 , 
         \sine_gen.lut.n3498 , \sine_gen.lut.n28251 , \sine_gen.lut.n20827 , 
         \sine_gen.lut.n20826 , \sine_gen.lut.n20907 , 
         \sine_gen.lut.n46_adj_274 , \sine_gen.lut.n20473 , 
         \sine_gen.lut.n2433 , \sine_gen.lut.n5044 , \sine_gen.lut.n28239 , 
         \sine_gen.lut.n13635 , \sine_gen.lut.n2436 , \sine_gen.lut.n21772 , 
         \sine_gen.lut.n28233 , \sine_gen.lut.n21737 , \sine_gen.lut.n10095 , 
         \sine_gen.lut.n1145 , \sine_gen.lut.n1190 , \sine_gen.lut.n21844 , 
         \sine_gen.lut.n3359 , \sine_gen.lut.n28221 , \sine_gen.lut.n3393 , 
         \sine_gen.lut.n21846 , \sine_gen.lut.n21103 , \sine_gen.lut.n21102 , 
         \sine_gen.lut.n28203 , \sine_gen.lut.n21106 , \sine_gen.lut.n21105 , 
         \sine_gen.lut.n21487 , \sine_gen.lut.n634 , \sine_gen.lut.n21109 , 
         \sine_gen.lut.n28191 , \sine_gen.lut.n21111 , \sine_gen.lut.n20647 , 
         \sine_gen.lut.n20646 , \sine_gen.lut.n28185 , \sine_gen.lut.n20640 , 
         \sine_gen.lut.n20641 , \sine_gen.lut.n20628 , \sine_gen.lut.n20629 , 
         \sine_gen.lut.n21118 , \sine_gen.lut.n28173 , \sine_gen.lut.n4724 , 
         \sine_gen.lut.n5350 , \sine_gen.lut.n28176 , 
         \sine_gen.lut.n890_adj_258 , \sine_gen.lut.n21647 , 
         \sine_gen.lut.n27735 , \sine_gen.lut.n27738 , 
         \sine_gen.lut.n859_adj_259 , \sine_gen.lut.n844_adj_260 , 
         \sine_gen.lut.n20659 , \sine_gen.lut.n28167 , \sine_gen.lut.n3114 , 
         \sine_gen.lut.n3023 , \sine_gen.lut.n3122 , \sine_gen.lut.n2984 , 
         \sine_gen.lut.n3178 , \sine_gen.lut.n28149 , \sine_gen.lut.n3180 , 
         \sine_gen.lut.n20537 , \sine_gen.lut.n28152 , \sine_gen.lut.n631 , 
         \sine_gen.lut.n664 , \sine_gen.lut.n4823 , \sine_gen.lut.n714 , 
         \sine_gen.lut.n21740 , \sine_gen.lut.n28125 , \sine_gen.lut.n28128 , 
         \sine_gen.lut.n20669 , \sine_gen.lut.n1041 , \sine_gen.lut.n1040 , 
         \sine_gen.lut.n699_adj_261 , \sine_gen.lut.n684_adj_262 , 
         \sine_gen.lut.n28119 , \sine_gen.lut.n10120 , 
         \sine_gen.lut.n668_adj_263 , \sine_gen.lut.n17068 , 
         \sine_gen.lut.n1035 , \sine_gen.lut.n28113 , \sine_gen.lut.n1037 , 
         \sine_gen.lut.n21158 , \sine_gen.lut.n28116 , \sine_gen.lut.n21134 , 
         \sine_gen.lut.n21131 , \sine_gen.lut.n28107 , \sine_gen.lut.n28110 , 
         \sine_gen.lut.n1033 , \sine_gen.lut.n18497 , \sine_gen.lut.n28104 , 
         \sine_gen.lut.n20534 , \sine_gen.lut.n20515 , \sine_gen.lut.n516 , 
         \sine_gen.lut.n28095 , \sine_gen.lut.n28098 , \sine_gen.lut.n22366 , 
         \sine_gen.lut.n20782 , \sine_gen.lut.n20781 , \sine_gen.lut.n28089 , 
         \sine_gen.lut.n20506 , \sine_gen.lut.n2517 , \sine_gen.lut.n28083 , 
         \sine_gen.lut.n20481 , \sine_gen.lut.n20482 , \sine_gen.lut.n2524 , 
         \sine_gen.lut.n2523 , \sine_gen.lut.n28086 , \sine_gen.lut.n21376 , 
         \sine_gen.lut.n21375 , \sine_gen.lut.n9597 , \sine_gen.lut.n1022 , 
         \sine_gen.lut.n27693 , \sine_gen.lut.n27696 , \sine_gen.lut.n1025 , 
         \sine_gen.lut.n1024 , \sine_gen.lut.n20517 , \sine_gen.lut.n28050 , 
         \sine_gen.lut.n28071 , \sine_gen.lut.n28044 , \sine_gen.lut.n28041 , 
         \sine_gen.lut.n21471 , \sine_gen.lut.n28065 , \sine_gen.n12_adj_303 , 
         \sine_gen.lut.n21469 , \sine_gen.lut.n5190 , \sine_gen.lut.n3588 , 
         \sine_gen.lut.n20554 , \sine_gen.lut.n20553 , \sine_gen.lut.n20503 , 
         \sine_gen.lut.n20502 , \sine_gen.lut.n28047 , \sine_gen.lut.n20496 , 
         \sine_gen.lut.n20497 , \sine_gen.lut.n20478 , \sine_gen.lut.n20479 , 
         \sine_gen.lut.n487 , \sine_gen.lut.n21714 , \sine_gen.lut.n21715 , 
         \sine_gen.lut.n20454 , \sine_gen.lut.n1336 , \sine_gen.lut.n1337 , 
         \sine_gen.lut.n28020 , \sine_gen.lut.n21232 , \sine_gen.lut.n21231 , 
         \sine_gen.lut.n620_adj_206 , \sine_gen.lut.n635_adj_204 , 
         \sine_gen.lut.n27999 , \sine_gen.lut.n589_adj_208 , 
         \sine_gen.lut.n604_adj_207 , \sine_gen.lut.n2096 , 
         \sine_gen.lut.n1249 , \sine_gen.lut.n635_adj_180 , 
         \sine_gen.lut.n620_adj_181 , \sine_gen.lut.n27981 , 
         \sine_gen.lut.n589 , \sine_gen.lut.n604 , \tri_wave[2] , 
         \tri_wave[3] , \tw_gen.n28 , \tw_gen.n16 , \tw_gen.n24 , 
         \tri_wave[4] , \tri_wave[5] , \tw_gen.n18_adj_138 , \tw_gen.n22 , 
         \tri_wave[6] , \tw_gen.n18_adj_151 , \tw_gen.n24_adj_155 , 
         \tw_gen.n26_adj_157 , \tw_gen.n22_adj_156 , \tw_gen.n20 , 
         \tw_gen.n26 , \tri_wave[10] , \tri_wave[11] , \tw_gen.n13181 , 
         \tw_gen.n12 , \tri_wave[8] , \tri_wave[9] , \tw_gen.n12_adj_133 , 
         \tw_gen.n16_adj_134 , tri_wave_13__N_3, \tw_gen.n19927 , 
         \tw_gen.n32_adj_131 , \tw_gen.n32 , \tw_gen.n301 , \tri_wave[12] , 
         \tw_gen.n6 , \tw_gen.n8 , \tw_gen.n14 , \tw_gen.n9 , \tri_wave[7] , 
         \tw_gen.n16_adj_135 , \tw_gen.n17 , \tw_gen.n7 , \tw_gen.n19 , 
         \tw_gen.n12_adj_136 , \tw_gen.n18 , \tw_gen.n118 , \tw_gen.n117 , 
         \tw_gen.n182 , \tri_wave[1] , \tw_gen.n13219 , \tw_gen.n13221 , 
         \tw_gen.n18_adj_161 , \tw_gen.n26_adj_166 , \tw_gen.n13_adj_162 , 
         \tw_gen.n24_adj_167 , \tw_gen.n37 , \tw_gen.n32_adj_173 , 
         \tw_gen.n20_adj_171 , \tw_gen.n19_adj_174 , \tw_gen.n28_adj_172 , 
         n17490, \tw_gen.n25_adj_165 , \tw_gen.n25_adj_168 , \tw_gen.n33 , 
         \tw_gen.n19_adj_163 , \tw_gen.n23_adj_169 , \tw_gen.n31_adj_170 , 
         \comp3.n4 , \comp3.n6 , \tw_gen.n25_adj_178 , \tw_gen.n28_adj_175 , 
         \tw_gen.n26_adj_176 , \tw_gen.n27_adj_177 , \comp1.n4 , \comp3.n8 , 
         \comp3.n10 , \tw_gen.n21 , \tw_gen.n22_adj_140 , \tw_gen.n23 , 
         \comp3.n12 , \comp3.n14 , \comp3.n16 , \comp3.n18 , \comp3.n20 , 
         \comp3.n22 , \comp3.n24 , \comp3.n26 , \comp3.n28 , Vc_c_N_127, Vc_c, 
         \comp2.n4 , \comp2.n6 , \comp2.n8 , \comp2.n10 , \comp2.n12 , 
         \comp2.n14 , \comp2.n16 , \comp2.n18 , \comp2.n20 , \comp2.n22 , 
         \comp2.n24 , \comp2.n26 , \sine_wave2[14] , \comp2.n28 , Vb_c, 
         \comp1.n6 , \comp1.n8 , \comp1.n10 , \comp1.n12 , \comp1.n14 , 
         \comp1.n16 , \comp1.n18 , \comp1.n20 , \comp1.n22 , \comp1.n24 , 
         \comp1.n26 , \comp1.n28 , Va_c_N_123, Va_c, \sine_gen.n19512 , 
         \sine_gen.lut.n21370 , \sine_gen.n19513 , \sine_gen.n19979 , 
         \sine_gen.n6 , \sine_gen.n8 , \sine_gen.n1 , \sine_gen.n12 , 
         \sine_gen.n10 , \sine_gen.n17652 , \sine_gen.lut.n19515 , 
         \sine_gen.n19518 , \sine_gen.n19519 , \sine_gen.lut.n21595 , 
         \sine_gen.lut.n21594 , \sine_gen.n19975 , \sine_gen.lut.n19967 , 
         \sine_gen.n37 , \sine_gen.lut.n4361 , \sine_gen.lut.n3935 , 
         \sine_gen.lut.n3811 , \sine_gen.lut.n4730 , \sine_gen.lut.n4296 , 
         \sine_gen.lut.n5335 , \sine_gen.lut.n5351 , \sine_gen.lut.n4662 , 
         \sine_gen.lut.n4728 , \sine_gen.lut.n2771 , \sine_gen.lut.n2843 , 
         \sine_gen.lut.n2685 , \sine_gen.lut.n2866 , \sine_gen.lut.n2107 , 
         \sine_gen.lut.n2135 , \sine_gen.lut.n13355 , \sine_gen.lut.n2134 , 
         \sine_gen.lut.n521 , \sine_gen.lut.n20665 , \sine_gen.lut.n7981 , 
         \sine_gen.lut.n20664 , \sine_gen.lut.n9898 , \sine_gen.lut.n21372 , 
         \sine_gen.lut.n4294 , \sine_gen.lut.n21448 , \sine_gen.lut.n21447 , 
         \sine_gen.lut.n1505 , \sine_gen.lut.n10141 , \sine_gen.lut.n9976 , 
         \sine_gen.lut.n19992 , \sine_gen.lut.n2016 , \sine_gen.lut.n21369 , 
         \sine_gen.lut.n4250 , \sine_gen.lut.n1705 , \sine_gen.lut.n1625 , 
         \sine_gen.lut.n625 , \sine_gen.lut.n620 , \sine_gen.lut.n645 , 
         \sine_gen.lut.n646 , \sine_gen.lut.n13388 , \sine_gen.lut.n643 , 
         \sine_gen.lut.n642 , \sine_gen.lut.n905 , \sine_gen.lut.n987 , 
         \sine_gen.lut.n501 , \sine_gen.lut.n444 , \sine_gen.lut.n8875 , 
         \sine_gen.lut.n2490 , \sine_gen.lut.n19915 , \sine_gen.lut.n4266 , 
         \sine_gen.lut.n4265 , \sine_gen.lut.n4338 , \sine_gen.lut.n2737 , 
         \sine_gen.lut.n13304 , \sine_gen.lut.n13422 , \sine_gen.lut.n915 , 
         \sine_gen.lut.n995 , \sine_gen.lut.n2145 , \sine_gen.lut.n2137 , 
         \sine_gen.lut.n3202 , \sine_gen.lut.n19907 , \sine_gen.lut.n4855 , 
         \sine_gen.lut.n1664 , \sine_gen.lut.n821 , \sine_gen.lut.n364 , 
         \sine_gen.lut.n29874 , \sine_gen.lut.n4650 , \sine_gen.lut.n7965 , 
         \sine_gen.lut.n20752 , \sine_gen.lut.n5037 , \sine_gen.lut.n2140 , 
         \sine_gen.lut.n2316 , \sine_gen.lut.n1668 , \sine_gen.lut.n4969 , 
         \sine_gen.lut.n4967 , \sine_gen.lut.n13410 , \sine_gen.lut.n13412 , 
         \sine_gen.lut.n2861 , \sine_gen.lut.n13662 , \sine_gen.lut.n723 , 
         \sine_gen.lut.n1657 , \sine_gen.lut.n1656 , \sine_gen.lut.n2120 , 
         \sine_gen.lut.n2141 , \sine_gen.lut.n13351 , \sine_gen.lut.n2138 , 
         \sine_gen.lut.n1697 , \sine_gen.lut.n348 , \sine_gen.lut.n1974 , 
         \sine_gen.lut.n301 , \sine_gen.lut.n3167 , \sine_gen.lut.n2535 , 
         \sine_gen.lut.n2536 , \sine_gen.lut.n1652 , \sine_gen.lut.n2801 , 
         \sine_gen.lut.n2799 , \sine_gen.lut.n1643 , \sine_gen.lut.n22318 , 
         \sine_gen.lut.n22317 , \sine_gen.lut.n270 , \sine_gen.lut.n1638 , 
         \sine_gen.lut.n4955 , \sine_gen.lut.n1640 , \sine_gen.lut.n1641 , 
         \sine_gen.lut.n29922 , \sine_gen.lut.n7983 , \sine_gen.lut.n1660 , 
         \sine_gen.lut.n3484 , \sine_gen.lut.n4356 , \sine_gen.lut.n9942 , 
         \sine_gen.lut.n20905 , \sine_gen.lut.n3640 , \sine_gen.lut.n3632 , 
         \sine_gen.lut.n4697 , \sine_gen.lut.n13600 , \sine_gen.lut.n19986 , 
         \sine_gen.lut.n124 , \sine_gen.lut.n109 , \sine_gen.lut.n1707 , 
         \sine_gen.lut.n19982 , \sine_gen.lut.n3163 , \sine_gen.lut.n5151 , 
         \sine_gen.lut.n5149 , \sine_gen.lut.n3159 , \sine_gen.lut.n3151 , 
         \sine_gen.lut.n19921 , \sine_gen.lut.n3985 , \sine_gen.lut.n3970 , 
         \sine_gen.lut.n4033 , \sine_gen.lut.n5135 , \sine_gen.lut.n3127 , 
         \sine_gen.lut.n10036 , \sine_gen.lut.n3966 , \sine_gen.lut.n4031 , 
         \sine_gen.lut.n4030 , \sine_gen.lut.n4953 , \sine_gen.lut.n1632 , 
         \sine_gen.lut.n365 , \sine_gen.lut.n9906 , \sine_gen.lut.n7_adj_194 , 
         \sine_gen.lut.n3152 , \sine_gen.lut.n21970 , \sine_gen.lut.n3147 , 
         \sine_gen.lut.n4627 , \sine_gen.lut.n4625 , \sine_gen.lut.n4624 , 
         \sine_gen.lut.n19925 , \sine_gen.lut.n4621 , \sine_gen.lut.n7972 , 
         \sine_gen.lut.n4232 , \sine_gen.lut.n5317 , \sine_gen.lut.n4622 , 
         \sine_gen.lut.n3952 , \sine_gen.lut.n2755 , \sine_gen.lut.n1198 , 
         \sine_gen.lut.n22025 , \sine_gen.lut.n1555 , \sine_gen.lut.n8320 , 
         \sine_gen.lut.n4971 , \sine_gen.lut.n348_adj_205 , 
         \sine_gen.lut.n4_adj_233 , \sine_gen.lut.n1670 , 
         \sine_gen.lut.n10133 , \sine_gen.lut.n4495 , \sine_gen.lut.n10038 , 
         \sine_gen.lut.n19978 , \sine_gen.lut.n4945 , \sine_gen.lut.n4023 , 
         \sine_gen.lut.n2410 , \sine_gen.lut.n21328 , 
         \sine_gen.lut.n251_adj_219 , \sine_gen.lut.n21327 , 
         \sine_gen.lut.n3945 , \sine_gen.lut.n4019 , \sine_gen.lut.n13318 , 
         \sine_gen.lut.n21578 , \sine_gen.lut.n236_adj_255 , 
         \sine_gen.lut.n21001 , \sine_gen.lut.n173_adj_220 , 
         \sine_gen.lut.n157_adj_221 , \sine_gen.lut.n142_adj_222 , 
         \sine_gen.lut.n3615 , \sine_gen.lut.n3636 , \sine_gen.lut.n3635 , 
         \sine_gen.lut.n109_adj_224 , \sine_gen.lut.n3633 , 
         \sine_gen.lut.n4658 , \sine_gen.lut.n4633 , \sine_gen.lut.n1637 , 
         \sine_gen.lut.n1634 , \sine_gen.lut.n1635 , \sine_gen.lut.n1631 , 
         \sine_gen.lut.n19911 , \sine_gen.lut.n5219 , \sine_gen.lut.n21076 , 
         \sine_gen.lut.n3905 , \sine_gen.lut.n1616 , \sine_gen.lut.n1522 , 
         \sine_gen.lut.n1614 , \sine_gen.lut.n4947 , \sine_gen.lut.n1698 , 
         \sine_gen.lut.n20004 , \sine_gen.lut.n2371 , \sine_gen.lut.n18799 , 
         \sine_gen.lut.n2457 , \sine_gen.lut.n2528 , \sine_gen.lut.n21075 , 
         \sine_gen.lut.n8668 , \sine_gen.lut.n8314 , \sine_gen.lut.n3000 , 
         \sine_gen.lut.n10137 , \sine_gen.lut.n2423 , \sine_gen.lut.n3109 , 
         \sine_gen.lut.n5129 , \sine_gen.lut.n3137 , \sine_gen.lut.n17057 , 
         \sine_gen.lut.n908_adj_227 , \sine_gen.lut.n939_adj_228 , 
         \sine_gen.lut.n954_adj_229 , \sine_gen.lut.n1282 , 
         \sine_gen.lut.n1017_adj_230 , \sine_gen.lut.n1002 , 
         \sine_gen.lut.n251_adj_238 , \sine_gen.lut.n1306 , 
         \sine_gen.lut.n970 , \sine_gen.lut.n1304 , \sine_gen.lut.n1307 , 
         \sine_gen.lut.n1371 , \sine_gen.lut.n29886 , \sine_gen.lut.n7974 , 
         \sine_gen.lut.n3155 , \sine_gen.lut.n3630 , \sine_gen.lut.n3629 , 
         \sine_gen.lut.n3602 , \sine_gen.lut.n21973 , \sine_gen.lut.n20536 , 
         \sine_gen.lut.n20535 , \sine_gen.lut.n13322 , 
         \sine_gen.lut.n173_adj_237 , \sine_gen.lut.n20533 , 
         \sine_gen.lut.n20532 , \sine_gen.lut.n13320 , \sine_gen.lut.n4018 , 
         \sine_gen.lut.n5308 , \sine_gen.lut.n21157 , \sine_gen.lut.n21156 , 
         \sine_gen.lut.n157_adj_236 , \sine_gen.lut.n142_adj_235 , 
         \sine_gen.lut.n236 , \sine_gen.lut.n10109 , \sine_gen.lut.n21132 , 
         \sine_gen.lut.n21133 , \sine_gen.lut.n21129 , \sine_gen.lut.n21130 , 
         \sine_gen.lut.n8494 , \sine_gen.lut.n2700 , \sine_gen.lut.n13376 , 
         \sine_gen.lut.n5153 , \sine_gen.lut.n3165 , \sine_gen.lut.n21592 , 
         \sine_gen.lut.n109_adj_275 , \sine_gen.lut.n17067 , 
         \sine_gen.lut.n17066 , \sine_gen.lut.n1275 , \sine_gen.lut.n976 , 
         \sine_gen.lut.n1276 , \sine_gen.lut.n1348 , \sine_gen.lut.n3138 , 
         \sine_gen.lut.n2335 , \sine_gen.lut.n1260 , \sine_gen.lut.n3136 , 
         \sine_gen.lut.n3135 , \sine_gen.lut.n5137 , \sine_gen.lut.n3133 , 
         \sine_gen.lut.n3132 , \sine_gen.lut.n1015 , \sine_gen.lut.n3130 , 
         \sine_gen.lut.n3129 , \sine_gen.lut.n3126 , \sine_gen.lut.n19919 , 
         \sine_gen.lut.n3866 , \sine_gen.lut.n19101 , \sine_gen.lut.n980 , 
         \sine_gen.lut.n1043 , \sine_gen.lut.n9974 , \sine_gen.lut.n2475 , 
         \sine_gen.lut.n2538 , \sine_gen.lut.n967 , \sine_gen.lut.n962 , 
         \sine_gen.lut.n947 , \sine_gen.lut.n3200 , \sine_gen.lut.n2428 , 
         \sine_gen.lut.n19984 , \sine_gen.lut.n955 , \sine_gen.lut.n2440 , 
         \sine_gen.lut.n13390 , \sine_gen.lut.n4866 , \sine_gen.lut.n21591 , 
         \sine_gen.lut.n3083 , \sine_gen.lut.n876 , \sine_gen.lut.n838 , 
         \sine_gen.lut.n945 , \sine_gen.lut.n364_adj_273 , 
         \sine_gen.lut.n10040 , \sine_gen.lut.n10008 , \sine_gen.lut.n612 , 
         \sine_gen.lut.n639 , \sine_gen.lut.n301_adj_277 , 
         \sine_gen.lut.n5333 , \sine_gen.lut.n5331 , \sine_gen.lut.n4654 , 
         \sine_gen.lut.n640 , \sine_gen.lut.n13392 , \sine_gen.lut.n4647 , 
         \sine_gen.lut.n4646 , \sine_gen.lut.n4642 , \sine_gen.lut.n2471 , 
         \sine_gen.lut.n10004 , \sine_gen.lut.n4631 , \sine_gen.lut.n4630 , 
         \sine_gen.lut.n5319 , \sine_gen.lut.n4628 , 
         \sine_gen.lut.n635_adj_264 , \sine_gen.lut.n604_adj_266 , 
         \sine_gen.lut.n620_adj_265 , \sine_gen.lut.n2450 , 
         \sine_gen.lut.n589_adj_267 , \sine_gen.lut.n541_adj_268 , 
         \sine_gen.lut.n526_adj_269 , \sine_gen.lut.n4687 , 
         \sine_gen.lut.n4688 , \sine_gen.lut.n270_adj_276 , 
         \sine_gen.lut.n4604 , \sine_gen.lut.n5311 , \sine_gen.lut.n2429 , 
         \sine_gen.lut.n20668 , \tw_gen.n13217 , \tw_gen.n21_adj_164 , 
         \tw_gen.n27 , \tw_gen.n20_adj_137 , \tw_gen.n13 , \tw_gen.n13209 , 
         \tw_gen.n14_adj_139 , \tw_gen.n10 , \tw_gen.n13193 , 
         \tw_gen.n213[14] , \tw_gen.n26_adj_158 , \tw_gen.n23_adj_160 , 
         \tw_gen.n24_adj_159 , \tw_gen.n25 , \tw_gen.n15 , 
         \sine_gen.data2[14].sig_015.FeedThruLUT , \sine_gen.data2[14] , 
         Vb_c_N_125, \sine_gen.n30372 , \sine_gen.n5 , \sine_gen.n7 , 
         \sine_gen.lut.n30373 , \sine_gen.lut.n8_adj_279 ;

  sine_gen_SLICE_0 \sine_gen.SLICE_0 ( .DI1(\sine_gen.n50[8] ), 
    .DI0(\sine_gen.n50[7] ), .D1(\sine_gen.n31192 ), 
    .C1(\sine_gen.address3[8] ), .D0(\sine_gen.n16495 ), 
    .C0(\sine_gen.address3[7] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16495 ), .CIN1(\sine_gen.n31192 ), 
    .Q0(\sine_gen.address3[7] ), .Q1(\sine_gen.address3[8] ), 
    .F0(\sine_gen.n50[7] ), .F1(\sine_gen.n50[8] ), .COUT1(\sine_gen.n16497 ), 
    .COUT0(\sine_gen.n31192 ));
  sine_gen_SLICE_1 \sine_gen.SLICE_1 ( .DI1(\sine_gen.n50[6] ), 
    .DI0(\sine_gen.n50[5] ), .D1(\sine_gen.n31189 ), 
    .C1(\sine_gen.address3[6] ), .D0(\sine_gen.n16493 ), 
    .C0(\sine_gen.address3[5] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16493 ), .CIN1(\sine_gen.n31189 ), 
    .Q0(\sine_gen.address3[5] ), .Q1(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n50[5] ), .F1(\sine_gen.n50[6] ), .COUT1(\sine_gen.n16495 ), 
    .COUT0(\sine_gen.n31189 ));
  sine_gen_SLICE_2 \sine_gen.SLICE_2 ( .DI1(\sine_gen.n50[4] ), 
    .DI0(\sine_gen.n50[3] ), .D1(\sine_gen.n31186 ), 
    .C1(\sine_gen.address3[4] ), .D0(\sine_gen.n16491 ), 
    .C0(\sine_gen.address3[3] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16491 ), .CIN1(\sine_gen.n31186 ), 
    .Q0(\sine_gen.address3[3] ), .Q1(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n50[3] ), .F1(\sine_gen.n50[4] ), .COUT1(\sine_gen.n16493 ), 
    .COUT0(\sine_gen.n31186 ));
  sine_gen_SLICE_3 \sine_gen.SLICE_3 ( .DI1(\sine_gen.n50[2] ), 
    .DI0(\sine_gen.n50[1] ), .D1(\sine_gen.n31183 ), 
    .C1(\sine_gen.address3[2] ), .D0(\sine_gen.n16489 ), 
    .C0(\sine_gen.address3[1] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16489 ), .CIN1(\sine_gen.n31183 ), 
    .Q0(\sine_gen.address3[1] ), .Q1(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n50[1] ), .F1(\sine_gen.n50[2] ), .COUT1(\sine_gen.n16491 ), 
    .COUT0(\sine_gen.n31183 ));
  sine_gen_SLICE_4 \sine_gen.SLICE_4 ( .DI1(\sine_gen.n50[0] ), 
    .D1(\sine_gen.n31180 ), .C1(\sine_gen.address3[0] ), .B1(VCC_net), 
    .LSR(\sine_gen.n10146 ), .CLK(clk_c), .CIN1(\sine_gen.n31180 ), 
    .Q1(\sine_gen.address3[0] ), .F1(\sine_gen.n50[0] ), 
    .COUT1(\sine_gen.n16489 ), .COUT0(\sine_gen.n31180 ));
  sine_gen_SLICE_5 \sine_gen.SLICE_5 ( .DI1(\sine_gen.n50_adj_312[14] ), 
    .DI0(\sine_gen.n50_adj_312[13] ), .D1(\sine_gen.n31225 ), 
    .C1(\sine_gen.address2[14] ), .D0(\sine_gen.n16485 ), 
    .C0(\sine_gen.address2[13] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16485 ), .CIN1(\sine_gen.n31225 ), 
    .Q0(\sine_gen.address2[13] ), .Q1(\sine_gen.address2[14] ), 
    .F0(\sine_gen.n50_adj_312[13] ), .F1(\sine_gen.n50_adj_312[14] ), 
    .COUT0(\sine_gen.n31225 ));
  sine_gen_SLICE_6 \sine_gen.SLICE_6 ( .DI1(\sine_gen.n50_adj_312[12] ), 
    .DI0(\sine_gen.n50_adj_312[11] ), .D1(\sine_gen.n31222 ), 
    .C1(\sine_gen.address2[12] ), .D0(\sine_gen.n16483 ), 
    .C0(\sine_gen.address2[11] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16483 ), .CIN1(\sine_gen.n31222 ), 
    .Q0(\sine_gen.address2[11] ), .Q1(\sine_gen.address2[12] ), 
    .F0(\sine_gen.n50_adj_312[11] ), .F1(\sine_gen.n50_adj_312[12] ), 
    .COUT1(\sine_gen.n16485 ), .COUT0(\sine_gen.n31222 ));
  sine_gen_SLICE_7 \sine_gen.SLICE_7 ( .DI1(\sine_gen.n50_adj_312[10] ), 
    .DI0(\sine_gen.n50_adj_312[9] ), .D1(\sine_gen.n31219 ), 
    .C1(\sine_gen.address2[10] ), .D0(\sine_gen.n16481 ), 
    .C0(\sine_gen.address2[9] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16481 ), .CIN1(\sine_gen.n31219 ), 
    .Q0(\sine_gen.address2[9] ), .Q1(\sine_gen.address2[10] ), 
    .F0(\sine_gen.n50_adj_312[9] ), .F1(\sine_gen.n50_adj_312[10] ), 
    .COUT1(\sine_gen.n16483 ), .COUT0(\sine_gen.n31219 ));
  sine_gen_SLICE_8 \sine_gen.SLICE_8 ( .DI1(\sine_gen.n50_adj_312[8] ), 
    .DI0(\sine_gen.n50_adj_312[7] ), .D1(\sine_gen.n31216 ), 
    .C1(\sine_gen.address2[8] ), .D0(\sine_gen.n16479 ), 
    .C0(\sine_gen.address2[7] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16479 ), .CIN1(\sine_gen.n31216 ), 
    .Q0(\sine_gen.address2[7] ), .Q1(\sine_gen.address2[8] ), 
    .F0(\sine_gen.n50_adj_312[7] ), .F1(\sine_gen.n50_adj_312[8] ), 
    .COUT1(\sine_gen.n16481 ), .COUT0(\sine_gen.n31216 ));
  sine_gen_SLICE_9 \sine_gen.SLICE_9 ( .DI1(\sine_gen.n50_adj_312[6] ), 
    .DI0(\sine_gen.n50_adj_312[5] ), .D1(\sine_gen.n31213 ), 
    .C1(\sine_gen.address2[6] ), .D0(\sine_gen.n16477 ), 
    .C0(\sine_gen.address2[5] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16477 ), .CIN1(\sine_gen.n31213 ), 
    .Q0(\sine_gen.address2[5] ), .Q1(\sine_gen.address2[6] ), 
    .F0(\sine_gen.n50_adj_312[5] ), .F1(\sine_gen.n50_adj_312[6] ), 
    .COUT1(\sine_gen.n16479 ), .COUT0(\sine_gen.n31213 ));
  sine_gen_SLICE_10 \sine_gen.SLICE_10 ( .DI1(\sine_gen.n50_adj_312[4] ), 
    .DI0(\sine_gen.n50_adj_312[3] ), .D1(\sine_gen.n31210 ), 
    .C1(\sine_gen.address2[4] ), .D0(\sine_gen.n16475 ), 
    .C0(\sine_gen.address2[3] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16475 ), .CIN1(\sine_gen.n31210 ), 
    .Q0(\sine_gen.address2[3] ), .Q1(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n50_adj_312[3] ), .F1(\sine_gen.n50_adj_312[4] ), 
    .COUT1(\sine_gen.n16477 ), .COUT0(\sine_gen.n31210 ));
  sine_gen_SLICE_11 \sine_gen.SLICE_11 ( .DI1(\sine_gen.n50_adj_312[2] ), 
    .DI0(\sine_gen.n50_adj_312[1] ), .D1(\sine_gen.n31207 ), 
    .C1(\sine_gen.address2[2] ), .D0(\sine_gen.n16473 ), 
    .C0(\sine_gen.address2[1] ), .LSR(\sine_gen.n10145 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16473 ), .CIN1(\sine_gen.n31207 ), 
    .Q0(\sine_gen.address2[1] ), .Q1(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n50_adj_312[1] ), .F1(\sine_gen.n50_adj_312[2] ), 
    .COUT1(\sine_gen.n16475 ), .COUT0(\sine_gen.n31207 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( .DI1(\sine_gen.n50_adj_312[0] ), 
    .D1(\sine_gen.n31204 ), .C1(\sine_gen.address2[0] ), .B1(VCC_net), 
    .LSR(\sine_gen.n10145 ), .CLK(clk_c), .CIN1(\sine_gen.n31204 ), 
    .Q1(\sine_gen.address2[0] ), .F1(\sine_gen.n50_adj_312[0] ), 
    .COUT1(\sine_gen.n16473 ), .COUT0(\sine_gen.n31204 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( .DI1(\sine_gen.n50_adj_313[14] ), 
    .DI0(\sine_gen.n50_adj_313[13] ), .D1(\sine_gen.n31249 ), 
    .C1(\sine_gen.address1[14] ), .D0(\sine_gen.n16469 ), 
    .C0(\sine_gen.address1[13] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16469 ), .CIN1(\sine_gen.n31249 ), 
    .Q0(\sine_gen.address1[13] ), .Q1(\sine_gen.address1[14] ), 
    .F0(\sine_gen.n50_adj_313[13] ), .F1(\sine_gen.n50_adj_313[14] ), 
    .COUT0(\sine_gen.n31249 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( .DI1(\sine_gen.n50_adj_313[12] ), 
    .DI0(\sine_gen.n50_adj_313[11] ), .D1(\sine_gen.n31246 ), 
    .C1(\sine_gen.address1[12] ), .D0(\sine_gen.n16467 ), 
    .C0(\sine_gen.address1[11] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16467 ), .CIN1(\sine_gen.n31246 ), 
    .Q0(\sine_gen.address1[11] ), .Q1(\sine_gen.address1[12] ), 
    .F0(\sine_gen.n50_adj_313[11] ), .F1(\sine_gen.n50_adj_313[12] ), 
    .COUT1(\sine_gen.n16469 ), .COUT0(\sine_gen.n31246 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( .DI1(\sine_gen.n50_adj_313[10] ), 
    .DI0(\sine_gen.n50_adj_313[9] ), .D1(\sine_gen.n31243 ), 
    .C1(\sine_gen.address1[10] ), .D0(\sine_gen.n16465 ), 
    .C0(\sine_gen.address1[9] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16465 ), .CIN1(\sine_gen.n31243 ), 
    .Q0(\sine_gen.address1[9] ), .Q1(\sine_gen.address1[10] ), 
    .F0(\sine_gen.n50_adj_313[9] ), .F1(\sine_gen.n50_adj_313[10] ), 
    .COUT1(\sine_gen.n16467 ), .COUT0(\sine_gen.n31243 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( .DI1(\sine_gen.n50_adj_313[8] ), 
    .DI0(\sine_gen.n50_adj_313[7] ), .D1(\sine_gen.n31240 ), 
    .C1(\sine_gen.address1[8] ), .D0(\sine_gen.n16463 ), 
    .C0(\sine_gen.address1[7] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16463 ), .CIN1(\sine_gen.n31240 ), 
    .Q0(\sine_gen.address1[7] ), .Q1(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n50_adj_313[7] ), .F1(\sine_gen.n50_adj_313[8] ), 
    .COUT1(\sine_gen.n16465 ), .COUT0(\sine_gen.n31240 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( .DI1(\sine_gen.n50_adj_313[6] ), 
    .DI0(\sine_gen.n50_adj_313[5] ), .D1(\sine_gen.n31237 ), 
    .C1(\sine_gen.address1[6] ), .D0(\sine_gen.n16461 ), 
    .C0(\sine_gen.address1[5] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16461 ), .CIN1(\sine_gen.n31237 ), 
    .Q0(\sine_gen.address1[5] ), .Q1(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n50_adj_313[5] ), .F1(\sine_gen.n50_adj_313[6] ), 
    .COUT1(\sine_gen.n16463 ), .COUT0(\sine_gen.n31237 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( .DI1(\sine_gen.n50_adj_313[4] ), 
    .DI0(\sine_gen.n50_adj_313[3] ), .D1(\sine_gen.n31234 ), 
    .C1(\sine_gen.address1[4] ), .D0(\sine_gen.n16459 ), 
    .C0(\sine_gen.address1[3] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16459 ), .CIN1(\sine_gen.n31234 ), 
    .Q0(\sine_gen.address1[3] ), .Q1(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n50_adj_313[3] ), .F1(\sine_gen.n50_adj_313[4] ), 
    .COUT1(\sine_gen.n16461 ), .COUT0(\sine_gen.n31234 ));
  sine_gen_SLICE_19 \sine_gen.SLICE_19 ( .DI1(\sine_gen.n50_adj_313[2] ), 
    .DI0(\sine_gen.n50_adj_313[1] ), .D1(\sine_gen.n31231 ), 
    .C1(\sine_gen.address1[2] ), .D0(\sine_gen.n16457 ), 
    .C0(\sine_gen.address1[1] ), .LSR(\sine_gen.n10144 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16457 ), .CIN1(\sine_gen.n31231 ), 
    .Q0(\sine_gen.address1[1] ), .Q1(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n50_adj_313[1] ), .F1(\sine_gen.n50_adj_313[2] ), 
    .COUT1(\sine_gen.n16459 ), .COUT0(\sine_gen.n31231 ));
  sine_gen_SLICE_20 \sine_gen.SLICE_20 ( .DI1(\sine_gen.n50_adj_313[0] ), 
    .D1(\sine_gen.n31228 ), .C1(\sine_gen.address1[0] ), .B1(VCC_net), 
    .LSR(\sine_gen.n10144 ), .CLK(clk_c), .CIN1(\sine_gen.n31228 ), 
    .Q1(\sine_gen.address1[0] ), .F1(\sine_gen.n50_adj_313[0] ), 
    .COUT1(\sine_gen.n16457 ), .COUT0(\sine_gen.n31228 ));
  sine_gen_SLICE_21 \sine_gen.SLICE_21 ( .DI1(\sine_gen.n50[14] ), 
    .DI0(\sine_gen.n50[13] ), .D1(\sine_gen.n31201 ), 
    .C1(\sine_gen.address3[14] ), .D0(\sine_gen.n16501 ), 
    .C0(\sine_gen.address3[13] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16501 ), .CIN1(\sine_gen.n31201 ), 
    .Q0(\sine_gen.address3[13] ), .Q1(\sine_gen.address3[14] ), 
    .F0(\sine_gen.n50[13] ), .F1(\sine_gen.n50[14] ), 
    .COUT0(\sine_gen.n31201 ));
  sine_gen_SLICE_22 \sine_gen.SLICE_22 ( .DI1(\sine_gen.n50[12] ), 
    .DI0(\sine_gen.n50[11] ), .D1(\sine_gen.n31198 ), 
    .C1(\sine_gen.address3[12] ), .D0(\sine_gen.n16499 ), 
    .C0(\sine_gen.address3[11] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16499 ), .CIN1(\sine_gen.n31198 ), 
    .Q0(\sine_gen.address3[11] ), .Q1(\sine_gen.address3[12] ), 
    .F0(\sine_gen.n50[11] ), .F1(\sine_gen.n50[12] ), 
    .COUT1(\sine_gen.n16501 ), .COUT0(\sine_gen.n31198 ));
  sine_gen_SLICE_23 \sine_gen.SLICE_23 ( .DI1(\sine_gen.n50[10] ), 
    .DI0(\sine_gen.n50[9] ), .D1(\sine_gen.n31195 ), 
    .C1(\sine_gen.address3[10] ), .D0(\sine_gen.n16497 ), 
    .C0(\sine_gen.address3[9] ), .LSR(\sine_gen.n10146 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n16497 ), .CIN1(\sine_gen.n31195 ), 
    .Q0(\sine_gen.address3[9] ), .Q1(\sine_gen.address3[10] ), 
    .F0(\sine_gen.n50[9] ), .F1(\sine_gen.n50[10] ), .COUT1(\sine_gen.n16499 ), 
    .COUT0(\sine_gen.n31195 ));
  tw_gen_SLICE_24 \tw_gen.SLICE_24 ( .D1(\tw_gen.n31039 ), .C1(VCC_net), 
    .B1(\tw_gen.n786 ), .D0(\tw_gen.n16579 ), .C0(VCC_net), .B0(\tw_gen.n787 ), 
    .CIN0(\tw_gen.n16579 ), .CIN1(\tw_gen.n31039 ), .F0(\tw_gen.n820[11] ), 
    .F1(\tw_gen.n820[12] ), .COUT1(\tw_gen.n16581 ), .COUT0(\tw_gen.n31039 ));
  tw_gen_SLICE_25 \tw_gen.SLICE_25 ( .D1(\tw_gen.n31036 ), .C1(VCC_net), 
    .B1(\tw_gen.n788 ), .D0(\tw_gen.n16577 ), .C0(VCC_net), .B0(\tw_gen.n789 ), 
    .CIN0(\tw_gen.n16577 ), .CIN1(\tw_gen.n31036 ), .F0(\tw_gen.n820[9] ), 
    .F1(\tw_gen.n820[10] ), .COUT1(\tw_gen.n16579 ), .COUT0(\tw_gen.n31036 ));
  tw_gen_SLICE_26 \tw_gen.SLICE_26 ( .D1(\tw_gen.n31033 ), .B1(\tw_gen.n790 ), 
    .D0(\tw_gen.n16575 ), .C0(VCC_net), .B0(\tw_gen.n791 ), 
    .CIN0(\tw_gen.n16575 ), .CIN1(\tw_gen.n31033 ), .F0(\tw_gen.n820[7] ), 
    .F1(\tw_gen.n820[8] ), .COUT1(\tw_gen.n16577 ), .COUT0(\tw_gen.n31033 ));
  tw_gen_SLICE_27 \tw_gen.SLICE_27 ( .D1(\tw_gen.n31030 ), .C1(VCC_net), 
    .B1(\tw_gen.n192 ), .CIN1(\tw_gen.n31030 ), .F1(\tw_gen.n820[6] ), 
    .COUT1(\tw_gen.n16575 ), .COUT0(\tw_gen.n31030 ));
  tw_gen_SLICE_28 \tw_gen.SLICE_28 ( .D1(\tw_gen.n31027 ), 
    .D0(\tw_gen.n16572 ), .C0(VCC_net), .B0(\tw_gen.n720 ), 
    .CIN0(\tw_gen.n16572 ), .CIN1(\tw_gen.n31027 ), .F0(\tw_gen.n760[18] ), 
    .COUT0(\tw_gen.n31027 ));
  tw_gen_SLICE_29 \tw_gen.SLICE_29 ( .D1(\tw_gen.n31024 ), .C1(VCC_net), 
    .B1(\tw_gen.n721 ), .D0(\tw_gen.n16570 ), .C0(VCC_net), .B0(\tw_gen.n722 ), 
    .CIN0(\tw_gen.n16570 ), .CIN1(\tw_gen.n31024 ), .F0(\tw_gen.n760[16] ), 
    .F1(\tw_gen.n760[17] ), .COUT1(\tw_gen.n16572 ), .COUT0(\tw_gen.n31024 ));
  tw_gen_SLICE_30 \tw_gen.SLICE_30 ( .D1(\tw_gen.n31021 ), .C1(VCC_net), 
    .B1(\tw_gen.n723 ), .D0(\tw_gen.n16568 ), .C0(VCC_net), .B0(\tw_gen.n724 ), 
    .CIN0(\tw_gen.n16568 ), .CIN1(\tw_gen.n31021 ), .F0(\tw_gen.n760[14] ), 
    .F1(\tw_gen.n760[15] ), .COUT1(\tw_gen.n16570 ), .COUT0(\tw_gen.n31021 ));
  tw_gen_SLICE_31 \tw_gen.SLICE_31 ( .D1(\tw_gen.n31018 ), .C1(VCC_net), 
    .B1(\tw_gen.n725 ), .D0(\tw_gen.n16566 ), .C0(VCC_net), .B0(\tw_gen.n726 ), 
    .CIN0(\tw_gen.n16566 ), .CIN1(\tw_gen.n31018 ), .F0(\tw_gen.n760[12] ), 
    .F1(\tw_gen.n760[13] ), .COUT1(\tw_gen.n16568 ), .COUT0(\tw_gen.n31018 ));
  tw_gen_SLICE_32 \tw_gen.SLICE_32 ( .D1(\tw_gen.n31015 ), .C1(VCC_net), 
    .B1(\tw_gen.n727 ), .D0(\tw_gen.n16564 ), .C0(VCC_net), .B0(\tw_gen.n728 ), 
    .CIN0(\tw_gen.n16564 ), .CIN1(\tw_gen.n31015 ), .F0(\tw_gen.n760[10] ), 
    .F1(\tw_gen.n760[11] ), .COUT1(\tw_gen.n16566 ), .COUT0(\tw_gen.n31015 ));
  tw_gen_SLICE_33 \tw_gen.SLICE_33 ( .D1(\tw_gen.n31252 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[9] ), .D0(\tw_gen.n16447 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[8] ), .CIN0(\tw_gen.n16447 ), 
    .CIN1(\tw_gen.n31252 ), .F0(\tw_gen.n82[7] ), .F1(\tw_gen.n82[8] ), 
    .COUT1(\tw_gen.n16449 ), .COUT0(\tw_gen.n31252 ));
  tw_gen_SLICE_34 \tw_gen.SLICE_34 ( .D1(\tw_gen.n31012 ), .B1(\tw_gen.n729 ), 
    .D0(\tw_gen.n16562 ), .C0(VCC_net), .B0(\tw_gen.n730 ), 
    .CIN0(\tw_gen.n16562 ), .CIN1(\tw_gen.n31012 ), .F0(\tw_gen.n760[8] ), 
    .F1(\tw_gen.n760[9] ), .COUT1(\tw_gen.n16564 ), .COUT0(\tw_gen.n31012 ));
  tw_gen_SLICE_35 \tw_gen.SLICE_35 ( .D1(\tw_gen.n31009 ), .C1(VCC_net), 
    .B1(\tw_gen.n191 ), .CIN1(\tw_gen.n31009 ), .F1(\tw_gen.n760[7] ), 
    .COUT1(\tw_gen.n16562 ), .COUT0(\tw_gen.n31009 ));
  tw_gen_SLICE_36 \tw_gen.SLICE_36 ( .D1(\tw_gen.n31006 ), .C1(VCC_net), 
    .B1(\tw_gen.n660 ), .D0(\tw_gen.n16558 ), .C0(VCC_net), .B0(\tw_gen.n661 ), 
    .CIN0(\tw_gen.n16558 ), .CIN1(\tw_gen.n31006 ), .F0(\tw_gen.n700[17] ), 
    .F1(\tw_gen.n700[18] ), .COUT0(\tw_gen.n31006 ));
  tw_gen_SLICE_37 \tw_gen.SLICE_37 ( .D1(\tw_gen.n31177 ), 
    .D0(\tw_gen.n16671 ), .C0(VCC_net), .B0(\tw_gen.n1080 ), 
    .CIN0(\tw_gen.n16671 ), .CIN1(\tw_gen.n31177 ), .F0(\tw_gen.n1120[18] ), 
    .COUT0(\tw_gen.n31177 ));
  tw_gen_SLICE_38 \tw_gen.SLICE_38 ( .D1(\tw_gen.n31174 ), .C1(VCC_net), 
    .B1(\tw_gen.n1081 ), .D0(\tw_gen.n16669 ), .C0(VCC_net), 
    .B0(\tw_gen.n1082 ), .CIN0(\tw_gen.n16669 ), .CIN1(\tw_gen.n31174 ), 
    .F0(\tw_gen.n1120[16] ), .F1(\tw_gen.n1120[17] ), .COUT1(\tw_gen.n16671 ), 
    .COUT0(\tw_gen.n31174 ));
  tw_gen_SLICE_39 \tw_gen.SLICE_39 ( .D1(\tw_gen.n31171 ), .C1(VCC_net), 
    .B1(\tw_gen.n1083 ), .D0(\tw_gen.n16667 ), .C0(VCC_net), 
    .B0(\tw_gen.n1084 ), .CIN0(\tw_gen.n16667 ), .CIN1(\tw_gen.n31171 ), 
    .F0(\tw_gen.n1120[14] ), .F1(\tw_gen.n1120[15] ), .COUT1(\tw_gen.n16669 ), 
    .COUT0(\tw_gen.n31171 ));
  tw_gen_SLICE_40 \tw_gen.SLICE_40 ( .D1(\tw_gen.n31003 ), .C1(VCC_net), 
    .B1(\tw_gen.n662 ), .D0(\tw_gen.n16556 ), .C0(VCC_net), .B0(\tw_gen.n663 ), 
    .CIN0(\tw_gen.n16556 ), .CIN1(\tw_gen.n31003 ), .F0(\tw_gen.n700[15] ), 
    .F1(\tw_gen.n700[16] ), .COUT1(\tw_gen.n16558 ), .COUT0(\tw_gen.n31003 ));
  tw_gen_SLICE_41 \tw_gen.SLICE_41 ( .D1(\tw_gen.n31000 ), .C1(VCC_net), 
    .B1(\tw_gen.n664 ), .D0(\tw_gen.n16554 ), .C0(VCC_net), .B0(\tw_gen.n665 ), 
    .CIN0(\tw_gen.n16554 ), .CIN1(\tw_gen.n31000 ), .F0(\tw_gen.n700[13] ), 
    .F1(\tw_gen.n700[14] ), .COUT1(\tw_gen.n16556 ), .COUT0(\tw_gen.n31000 ));
  tw_gen_SLICE_42 \tw_gen.SLICE_42 ( .D1(\tw_gen.n31168 ), .C1(VCC_net), 
    .B1(\tw_gen.n1085 ), .D0(\tw_gen.n16665 ), .C0(VCC_net), 
    .B0(\tw_gen.n1086 ), .CIN0(\tw_gen.n16665 ), .CIN1(\tw_gen.n31168 ), 
    .F0(\tw_gen.n1120[12] ), .F1(\tw_gen.n1120[13] ), .COUT1(\tw_gen.n16667 ), 
    .COUT0(\tw_gen.n31168 ));
  tw_gen_SLICE_43 \tw_gen.SLICE_43 ( .D1(\tw_gen.n30901 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[7] ), .D0(\tw_gen.n16445 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[6] ), .CIN0(\tw_gen.n16445 ), 
    .CIN1(\tw_gen.n30901 ), .F0(\tw_gen.n82[5] ), .F1(\tw_gen.n82[6] ), 
    .COUT1(\tw_gen.n16447 ), .COUT0(\tw_gen.n30901 ));
  tw_gen_SLICE_44 \tw_gen.SLICE_44 ( .D1(\tw_gen.n30997 ), .C1(VCC_net), 
    .B1(\tw_gen.n666 ), .D0(\tw_gen.n16552 ), .C0(VCC_net), .B0(\tw_gen.n667 ), 
    .CIN0(\tw_gen.n16552 ), .CIN1(\tw_gen.n30997 ), .F0(\tw_gen.n700[11] ), 
    .F1(\tw_gen.n700[12] ), .COUT1(\tw_gen.n16554 ), .COUT0(\tw_gen.n30997 ));
  tw_gen_SLICE_45 \tw_gen.SLICE_45 ( .D1(\tw_gen.n31165 ), .C1(VCC_net), 
    .B1(\tw_gen.n1087 ), .D0(\tw_gen.n16663 ), .C0(VCC_net), 
    .B0(\tw_gen.n1088 ), .CIN0(\tw_gen.n16663 ), .CIN1(\tw_gen.n31165 ), 
    .F0(\tw_gen.n1120[10] ), .F1(\tw_gen.n1120[11] ), .COUT1(\tw_gen.n16665 ), 
    .COUT0(\tw_gen.n31165 ));
  tw_gen_SLICE_46 \tw_gen.SLICE_46 ( .D1(\tw_gen.n31162 ), .C1(VCC_net), 
    .B1(\tw_gen.n1089 ), .D0(\tw_gen.n16661 ), .C0(VCC_net), 
    .B0(\tw_gen.n1090 ), .CIN0(\tw_gen.n16661 ), .CIN1(\tw_gen.n31162 ), 
    .F0(\tw_gen.n1120[8] ), .F1(\tw_gen.n1120[9] ), .COUT1(\tw_gen.n16663 ), 
    .COUT0(\tw_gen.n31162 ));
  tw_gen_SLICE_47 \tw_gen.SLICE_47 ( .D1(\tw_gen.n31159 ), .C1(VCC_net), 
    .B1(\tw_gen.n1091 ), .D0(\tw_gen.n16659 ), .C0(VCC_net), 
    .B0(\tw_gen.n1092 ), .CIN0(\tw_gen.n16659 ), .CIN1(\tw_gen.n31159 ), 
    .F0(\tw_gen.n1120[6] ), .F1(\tw_gen.n1120[7] ), .COUT1(\tw_gen.n16661 ), 
    .COUT0(\tw_gen.n31159 ));
  tw_gen_SLICE_48 \tw_gen.SLICE_48 ( .D1(\tw_gen.n30994 ), .B1(\tw_gen.n668 ), 
    .D0(\tw_gen.n16550 ), .C0(VCC_net), .B0(\tw_gen.n669 ), 
    .CIN0(\tw_gen.n16550 ), .CIN1(\tw_gen.n30994 ), .F0(\tw_gen.n700[9] ), 
    .F1(\tw_gen.n700[10] ), .COUT1(\tw_gen.n16552 ), .COUT0(\tw_gen.n30994 ));
  tw_gen_SLICE_49 \tw_gen.SLICE_49 ( .D1(\tw_gen.n30898 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[5] ), .D0(\tw_gen.n16443 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[4] ), .CIN0(\tw_gen.n16443 ), 
    .CIN1(\tw_gen.n30898 ), .F0(\tw_gen.n82[3] ), .F1(\tw_gen.n82[4] ), 
    .COUT1(\tw_gen.n16445 ), .COUT0(\tw_gen.n30898 ));
  tw_gen_SLICE_50 \tw_gen.SLICE_50 ( .D1(\tw_gen.n31156 ), .C1(VCC_net), 
    .B1(\tw_gen.n1093 ), .D0(\tw_gen.n16657 ), .C0(VCC_net), 
    .B0(\tw_gen.n1094 ), .CIN0(\tw_gen.n16657 ), .CIN1(\tw_gen.n31156 ), 
    .F0(\tw_gen.n1120[4] ), .F1(\tw_gen.n1120[5] ), .COUT1(\tw_gen.n16659 ), 
    .COUT0(\tw_gen.n31156 ));
  tw_gen_SLICE_51 \tw_gen.SLICE_51 ( .D1(\tw_gen.n30991 ), .C1(VCC_net), 
    .B1(\tw_gen.n190 ), .CIN1(\tw_gen.n30991 ), .F1(\tw_gen.n700[8] ), 
    .COUT1(\tw_gen.n16550 ), .COUT0(\tw_gen.n30991 ));
  tw_gen_SLICE_52 \tw_gen.SLICE_52 ( .D1(\tw_gen.n31153 ), .B1(\tw_gen.n1095 ), 
    .D0(\tw_gen.n16655 ), .C0(VCC_net), .B0(\tw_gen.n1096 ), 
    .CIN0(\tw_gen.n16655 ), .CIN1(\tw_gen.n31153 ), .F0(\tw_gen.n1120[2] ), 
    .F1(\tw_gen.n1120[3] ), .COUT1(\tw_gen.n16657 ), .COUT0(\tw_gen.n31153 ));
  tw_gen_SLICE_53 \tw_gen.SLICE_53 ( .D1(\tw_gen.n30988 ), 
    .D0(\tw_gen.n16547 ), .C0(VCC_net), .B0(\tw_gen.n600 ), 
    .CIN0(\tw_gen.n16547 ), .CIN1(\tw_gen.n30988 ), .F0(\tw_gen.n640[18] ), 
    .COUT0(\tw_gen.n30988 ));
  tw_gen_SLICE_54 \tw_gen.SLICE_54 ( .D1(\tw_gen.n30895 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[3] ), .D0(\tw_gen.n16441 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[2] ), .CIN0(\tw_gen.n16441 ), 
    .CIN1(\tw_gen.n30895 ), .F0(\tw_gen.n82[1] ), .F1(\tw_gen.n82[2] ), 
    .COUT1(\tw_gen.n16443 ), .COUT0(\tw_gen.n30895 ));
  tw_gen_SLICE_55 \tw_gen.SLICE_55 ( .D1(\tw_gen.n31150 ), .B1(\tw_gen.n197 ), 
    .C0(VCC_net), .B0(\tw_gen.n198 ), .CIN1(\tw_gen.n31150 ), 
    .F1(\tw_gen.n1120[1] ), .COUT1(\tw_gen.n16655 ), .COUT0(\tw_gen.n31150 ));
  tw_gen_SLICE_56 \tw_gen.SLICE_56 ( .D1(\tw_gen.n30985 ), .C1(VCC_net), 
    .B1(\tw_gen.n601 ), .D0(\tw_gen.n16545 ), .C0(VCC_net), .B0(\tw_gen.n602 ), 
    .CIN0(\tw_gen.n16545 ), .CIN1(\tw_gen.n30985 ), .F0(\tw_gen.n640[16] ), 
    .F1(\tw_gen.n640[17] ), .COUT1(\tw_gen.n16547 ), .COUT0(\tw_gen.n30985 ));
  tw_gen_SLICE_57 \tw_gen.SLICE_57 ( .D1(\tw_gen.n31147 ), .C1(VCC_net), 
    .B1(\tw_gen.n1020 ), .D0(\tw_gen.n16651 ), .C0(VCC_net), 
    .B0(\tw_gen.n1021 ), .CIN0(\tw_gen.n16651 ), .CIN1(\tw_gen.n31147 ), 
    .F0(\tw_gen.n1060[17] ), .F1(\tw_gen.n1060[18] ), .COUT0(\tw_gen.n31147 ));
  tw_gen_SLICE_58 \tw_gen.SLICE_58 ( .D1(\tw_gen.n30982 ), .C1(VCC_net), 
    .B1(\tw_gen.n603 ), .D0(\tw_gen.n16543 ), .C0(VCC_net), .B0(\tw_gen.n604 ), 
    .CIN0(\tw_gen.n16543 ), .CIN1(\tw_gen.n30982 ), .F0(\tw_gen.n640[14] ), 
    .F1(\tw_gen.n640[15] ), .COUT1(\tw_gen.n16545 ), .COUT0(\tw_gen.n30982 ));
  tw_gen_SLICE_59 \tw_gen.SLICE_59 ( .D1(\tw_gen.n31144 ), .C1(VCC_net), 
    .B1(\tw_gen.n1022 ), .D0(\tw_gen.n16649 ), .C0(VCC_net), 
    .B0(\tw_gen.n1023 ), .CIN0(\tw_gen.n16649 ), .CIN1(\tw_gen.n31144 ), 
    .F0(\tw_gen.n1060[15] ), .F1(\tw_gen.n1060[16] ), .COUT1(\tw_gen.n16651 ), 
    .COUT0(\tw_gen.n31144 ));
  tw_gen_SLICE_60 \tw_gen.SLICE_60 ( .D1(\tw_gen.n30979 ), .C1(VCC_net), 
    .B1(\tw_gen.n605 ), .D0(\tw_gen.n16541 ), .C0(VCC_net), .B0(\tw_gen.n606 ), 
    .CIN0(\tw_gen.n16541 ), .CIN1(\tw_gen.n30979 ), .F0(\tw_gen.n640[12] ), 
    .F1(\tw_gen.n640[13] ), .COUT1(\tw_gen.n16543 ), .COUT0(\tw_gen.n30979 ));
  tw_gen_SLICE_61 \tw_gen.SLICE_61 ( .D1(\tw_gen.n31141 ), .C1(VCC_net), 
    .B1(\tw_gen.n1024 ), .D0(\tw_gen.n16647 ), .C0(VCC_net), 
    .B0(\tw_gen.n1025 ), .CIN0(\tw_gen.n16647 ), .CIN1(\tw_gen.n31141 ), 
    .F0(\tw_gen.n1060[13] ), .F1(\tw_gen.n1060[14] ), .COUT1(\tw_gen.n16649 ), 
    .COUT0(\tw_gen.n31141 ));
  tw_gen_SLICE_62 \tw_gen.SLICE_62 ( .D1(\tw_gen.n31138 ), .C1(VCC_net), 
    .B1(\tw_gen.n1026 ), .D0(\tw_gen.n16645 ), .C0(VCC_net), 
    .B0(\tw_gen.n1027 ), .CIN0(\tw_gen.n16645 ), .CIN1(\tw_gen.n31138 ), 
    .F0(\tw_gen.n1060[11] ), .F1(\tw_gen.n1060[12] ), .COUT1(\tw_gen.n16647 ), 
    .COUT0(\tw_gen.n31138 ));
  tw_gen_SLICE_63 \tw_gen.SLICE_63 ( .D1(\tw_gen.n30910 ), 
    .B1(\tw_gen.internal_count[5] ), .D0(\tw_gen.n16427 ), 
    .B0(\tw_gen.internal_count[4] ), .CIN0(\tw_gen.n16427 ), 
    .CIN1(\tw_gen.n30910 ), .F0(\tw_gen.n82_adj_179[3] ), 
    .F1(\tw_gen.n82_adj_179[4] ), .COUT1(\tw_gen.n16429 ), 
    .COUT0(\tw_gen.n30910 ));
  tw_gen_SLICE_64 \tw_gen.SLICE_64 ( .D1(\tw_gen.n30976 ), .B1(\tw_gen.n607 ), 
    .D0(\tw_gen.n16539 ), .C0(VCC_net), .B0(\tw_gen.n608 ), 
    .CIN0(\tw_gen.n16539 ), .CIN1(\tw_gen.n30976 ), .F0(\tw_gen.n640[10] ), 
    .F1(\tw_gen.n640[11] ), .COUT1(\tw_gen.n16541 ), .COUT0(\tw_gen.n30976 ));
  tw_gen_SLICE_65 \tw_gen.SLICE_65 ( .D1(\tw_gen.n31135 ), .C1(VCC_net), 
    .B1(\tw_gen.n1028 ), .D0(\tw_gen.n16643 ), .C0(VCC_net), 
    .B0(\tw_gen.n1029 ), .CIN0(\tw_gen.n16643 ), .CIN1(\tw_gen.n31135 ), 
    .F0(\tw_gen.n1060[9] ), .F1(\tw_gen.n1060[10] ), .COUT1(\tw_gen.n16645 ), 
    .COUT0(\tw_gen.n31135 ));
  tw_gen_SLICE_66 \tw_gen.SLICE_66 ( .D1(\tw_gen.n30892 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[1] ), .CIN1(\tw_gen.n30892 ), 
    .F1(\tw_gen.n82[0] ), .COUT1(\tw_gen.n16441 ), .COUT0(\tw_gen.n30892 ));
  tw_gen_SLICE_67 \tw_gen.SLICE_67 ( .D1(\tw_gen.n31132 ), .C1(VCC_net), 
    .B1(\tw_gen.n1030 ), .D0(\tw_gen.n16641 ), .C0(VCC_net), 
    .B0(\tw_gen.n1031 ), .CIN0(\tw_gen.n16641 ), .CIN1(\tw_gen.n31132 ), 
    .F0(\tw_gen.n1060[7] ), .F1(\tw_gen.n1060[8] ), .COUT1(\tw_gen.n16643 ), 
    .COUT0(\tw_gen.n31132 ));
  tw_gen_SLICE_68 \tw_gen.SLICE_68 ( .D1(\tw_gen.n30973 ), .C1(VCC_net), 
    .B1(\tw_gen.n189 ), .CIN1(\tw_gen.n30973 ), .F1(\tw_gen.n640[9] ), 
    .COUT1(\tw_gen.n16539 ), .COUT0(\tw_gen.n30973 ));
  tw_gen_SLICE_69 \tw_gen.SLICE_69 ( .D1(\tw_gen.n31129 ), .C1(VCC_net), 
    .B1(\tw_gen.n1032 ), .D0(\tw_gen.n16639 ), .C0(VCC_net), 
    .B0(\tw_gen.n1033 ), .CIN0(\tw_gen.n16639 ), .CIN1(\tw_gen.n31129 ), 
    .F0(\tw_gen.n1060[5] ), .F1(\tw_gen.n1060[6] ), .COUT1(\tw_gen.n16641 ), 
    .COUT0(\tw_gen.n31129 ));
  tw_gen_SLICE_70 \tw_gen.SLICE_70 ( .D1(\tw_gen.n30970 ), .C1(VCC_net), 
    .B1(\tw_gen.n540 ), .D0(\tw_gen.n16535 ), .C0(VCC_net), .B0(\tw_gen.n541 ), 
    .CIN0(\tw_gen.n16535 ), .CIN1(\tw_gen.n30970 ), .F0(\tw_gen.n580[17] ), 
    .F1(\tw_gen.n580[18] ), .COUT0(\tw_gen.n30970 ));
  tw_gen_SLICE_71 \tw_gen.SLICE_71 ( .D1(\tw_gen.n31102 ), .B1(\tw_gen.n1034 ), 
    .D0(\tw_gen.n16637 ), .C0(VCC_net), .B0(\tw_gen.n1035 ), 
    .CIN0(\tw_gen.n16637 ), .CIN1(\tw_gen.n31102 ), .F0(\tw_gen.n1060[3] ), 
    .F1(\tw_gen.n1060[4] ), .COUT1(\tw_gen.n16639 ), .COUT0(\tw_gen.n31102 ));
  tw_gen_SLICE_72 \tw_gen.SLICE_72 ( .D1(\tw_gen.n30967 ), .C1(VCC_net), 
    .B1(\tw_gen.n542 ), .D0(\tw_gen.n16533 ), .C0(VCC_net), .B0(\tw_gen.n543 ), 
    .CIN0(\tw_gen.n16533 ), .CIN1(\tw_gen.n30967 ), .F0(\tw_gen.n580[15] ), 
    .F1(\tw_gen.n580[16] ), .COUT1(\tw_gen.n16535 ), .COUT0(\tw_gen.n30967 ));
  tw_gen_SLICE_73 \tw_gen.SLICE_73 ( .D1(\tw_gen.n30964 ), .C1(VCC_net), 
    .B1(\tw_gen.n544 ), .D0(\tw_gen.n16531 ), .C0(VCC_net), .B0(\tw_gen.n545 ), 
    .CIN0(\tw_gen.n16531 ), .CIN1(\tw_gen.n30964 ), .F0(\tw_gen.n580[13] ), 
    .F1(\tw_gen.n580[14] ), .COUT1(\tw_gen.n16533 ), .COUT0(\tw_gen.n30964 ));
  tw_gen_SLICE_74 \tw_gen.SLICE_74 ( .D1(\tw_gen.n30961 ), .B1(\tw_gen.n546 ), 
    .D0(\tw_gen.n16529 ), .C0(VCC_net), .B0(\tw_gen.n547 ), 
    .CIN0(\tw_gen.n16529 ), .CIN1(\tw_gen.n30961 ), .F0(\tw_gen.n580[11] ), 
    .F1(\tw_gen.n580[12] ), .COUT1(\tw_gen.n16531 ), .COUT0(\tw_gen.n30961 ));
  tw_gen_SLICE_75 \tw_gen.SLICE_75 ( .D1(\tw_gen.n31099 ), .C1(VCC_net), 
    .B1(\tw_gen.n196 ), .CIN1(\tw_gen.n31099 ), .F1(\tw_gen.n1060[2] ), 
    .COUT1(\tw_gen.n16637 ), .COUT0(\tw_gen.n31099 ));
  tw_gen_SLICE_76 \tw_gen.SLICE_76 ( .D1(\tw_gen.n30958 ), .C1(VCC_net), 
    .B1(\tw_gen.n188 ), .CIN1(\tw_gen.n30958 ), .F1(\tw_gen.n580[10] ), 
    .COUT1(\tw_gen.n16529 ), .COUT0(\tw_gen.n30958 ));
  tw_gen_SLICE_77 \tw_gen.SLICE_77 ( .D1(\tw_gen.n30955 ), 
    .D0(\tw_gen.n16526 ), .C0(VCC_net), .B0(\tw_gen.n480 ), 
    .CIN0(\tw_gen.n16526 ), .CIN1(\tw_gen.n30955 ), .F0(\tw_gen.n520[18] ), 
    .COUT0(\tw_gen.n30955 ));
  tw_gen_SLICE_78 \tw_gen.SLICE_78 ( .D1(\tw_gen.n31126 ), 
    .D0(\tw_gen.n16634 ), .C0(VCC_net), .B0(\tw_gen.n960 ), 
    .CIN0(\tw_gen.n16634 ), .CIN1(\tw_gen.n31126 ), .F0(\tw_gen.n1000[18] ), 
    .COUT0(\tw_gen.n31126 ));
  tw_gen_SLICE_79 \tw_gen.SLICE_79 ( .D1(\tw_gen.n31123 ), .C1(VCC_net), 
    .B1(\tw_gen.n961 ), .D0(\tw_gen.n16632 ), .C0(VCC_net), .B0(\tw_gen.n962 ), 
    .CIN0(\tw_gen.n16632 ), .CIN1(\tw_gen.n31123 ), .F0(\tw_gen.n1000[16] ), 
    .F1(\tw_gen.n1000[17] ), .COUT1(\tw_gen.n16634 ), .COUT0(\tw_gen.n31123 ));
  tw_gen_SLICE_80 \tw_gen.SLICE_80 ( .D1(\tw_gen.n31120 ), .C1(VCC_net), 
    .B1(\tw_gen.n963 ), .D0(\tw_gen.n16630 ), .C0(VCC_net), .B0(\tw_gen.n964 ), 
    .CIN0(\tw_gen.n16630 ), .CIN1(\tw_gen.n31120 ), .F0(\tw_gen.n1000[14] ), 
    .F1(\tw_gen.n1000[15] ), .COUT1(\tw_gen.n16632 ), .COUT0(\tw_gen.n31120 ));
  tw_gen_SLICE_81 \tw_gen.SLICE_81 ( .D1(\tw_gen.n31117 ), .C1(VCC_net), 
    .B1(\tw_gen.n965 ), .D0(\tw_gen.n16628 ), .C0(VCC_net), .B0(\tw_gen.n966 ), 
    .CIN0(\tw_gen.n16628 ), .CIN1(\tw_gen.n31117 ), .F0(\tw_gen.n1000[12] ), 
    .F1(\tw_gen.n1000[13] ), .COUT1(\tw_gen.n16630 ), .COUT0(\tw_gen.n31117 ));
  tw_gen_SLICE_82 \tw_gen.SLICE_82 ( .D1(\tw_gen.n31114 ), .C1(VCC_net), 
    .B1(\tw_gen.n967 ), .D0(\tw_gen.n16626 ), .C0(VCC_net), .B0(\tw_gen.n968 ), 
    .CIN0(\tw_gen.n16626 ), .CIN1(\tw_gen.n31114 ), .F0(\tw_gen.n1000[10] ), 
    .F1(\tw_gen.n1000[11] ), .COUT1(\tw_gen.n16628 ), .COUT0(\tw_gen.n31114 ));
  tw_gen_SLICE_83 \tw_gen.SLICE_83 ( .D1(\tw_gen.n31273 ), 
    .B1(\tw_gen.internal_count[15] ), .D0(\tw_gen.n16437 ), 
    .B0(\tw_gen.internal_count[14] ), .CIN0(\tw_gen.n16437 ), 
    .CIN1(\tw_gen.n31273 ), .F0(\tw_gen.n82_adj_179[13] ), 
    .F1(\tw_gen.n82_adj_179[14] ), .COUT0(\tw_gen.n31273 ));
  tw_gen_SLICE_84 \tw_gen.SLICE_84 ( .D1(\tw_gen.n31111 ), .C1(VCC_net), 
    .B1(\tw_gen.n969 ), .D0(\tw_gen.n16624 ), .C0(VCC_net), .B0(\tw_gen.n970 ), 
    .CIN0(\tw_gen.n16624 ), .CIN1(\tw_gen.n31111 ), .F0(\tw_gen.n1000[8] ), 
    .F1(\tw_gen.n1000[9] ), .COUT1(\tw_gen.n16626 ), .COUT0(\tw_gen.n31111 ));
  tw_gen_SLICE_85 \tw_gen.SLICE_85 ( .D1(\tw_gen.n30907 ), 
    .B1(\tw_gen.internal_count[3] ), .D0(\tw_gen.n16425 ), 
    .B0(\tw_gen.internal_count[2] ), .CIN0(\tw_gen.n16425 ), 
    .CIN1(\tw_gen.n30907 ), .F0(\tw_gen.n82_adj_179[1] ), 
    .F1(\tw_gen.n82_adj_179[2] ), .COUT1(\tw_gen.n16427 ), 
    .COUT0(\tw_gen.n30907 ));
  tw_gen_SLICE_86 \tw_gen.SLICE_86 ( .D1(\tw_gen.n30952 ), .C1(VCC_net), 
    .B1(\tw_gen.n481 ), .D0(\tw_gen.n16524 ), .C0(VCC_net), .B0(\tw_gen.n482 ), 
    .CIN0(\tw_gen.n16524 ), .CIN1(\tw_gen.n30952 ), .F0(\tw_gen.n520[16] ), 
    .F1(\tw_gen.n520[17] ), .COUT1(\tw_gen.n16526 ), .COUT0(\tw_gen.n30952 ));
  tw_gen_SLICE_87 \tw_gen.SLICE_87 ( .D1(\tw_gen.n31108 ), .C1(VCC_net), 
    .B1(\tw_gen.n971 ), .D0(\tw_gen.n16622 ), .C0(VCC_net), .B0(\tw_gen.n972 ), 
    .CIN0(\tw_gen.n16622 ), .CIN1(\tw_gen.n31108 ), .F0(\tw_gen.n1000[6] ), 
    .F1(\tw_gen.n1000[7] ), .COUT1(\tw_gen.n16624 ), .COUT0(\tw_gen.n31108 ));
  tw_gen_SLICE_88 \tw_gen.SLICE_88 ( .D1(\tw_gen.n30949 ), .C1(VCC_net), 
    .B1(\tw_gen.n483 ), .D0(\tw_gen.n16522 ), .C0(VCC_net), .B0(\tw_gen.n484 ), 
    .CIN0(\tw_gen.n16522 ), .CIN1(\tw_gen.n30949 ), .F0(\tw_gen.n520[14] ), 
    .F1(\tw_gen.n520[15] ), .COUT1(\tw_gen.n16524 ), .COUT0(\tw_gen.n30949 ));
  tw_gen_SLICE_89 \tw_gen.SLICE_89 ( .D1(\tw_gen.n31105 ), .B1(\tw_gen.n973 ), 
    .D0(\tw_gen.n16620 ), .C0(VCC_net), .B0(\tw_gen.n974 ), 
    .CIN0(\tw_gen.n16620 ), .CIN1(\tw_gen.n31105 ), .F0(\tw_gen.n1000[4] ), 
    .F1(\tw_gen.n1000[5] ), .COUT1(\tw_gen.n16622 ), .COUT0(\tw_gen.n31105 ));
  tw_gen_SLICE_90 \tw_gen.SLICE_90 ( .D1(\tw_gen.n30916 ), .C1(VCC_net), 
    .B1(\tw_gen.n195 ), .CIN1(\tw_gen.n30916 ), .F1(\tw_gen.n1000[3] ), 
    .COUT1(\tw_gen.n16620 ), .COUT0(\tw_gen.n30916 ));
  tw_gen_SLICE_91 \tw_gen.SLICE_91 ( .D1(\tw_gen.n31096 ), .C1(VCC_net), 
    .B1(\tw_gen.n900 ), .D0(\tw_gen.n16616 ), .C0(VCC_net), .B0(\tw_gen.n901 ), 
    .CIN0(\tw_gen.n16616 ), .CIN1(\tw_gen.n31096 ), .F0(\tw_gen.n940[17] ), 
    .F1(\tw_gen.n940[18] ), .COUT0(\tw_gen.n31096 ));
  tw_gen_SLICE_92 \tw_gen.SLICE_92 ( .D1(\tw_gen.n31093 ), .C1(VCC_net), 
    .B1(\tw_gen.n902 ), .D0(\tw_gen.n16614 ), .C0(VCC_net), .B0(\tw_gen.n903 ), 
    .CIN0(\tw_gen.n16614 ), .CIN1(\tw_gen.n31093 ), .F0(\tw_gen.n940[15] ), 
    .F1(\tw_gen.n940[16] ), .COUT1(\tw_gen.n16616 ), .COUT0(\tw_gen.n31093 ));
  tw_gen_SLICE_93 \tw_gen.SLICE_93 ( .D1(\tw_gen.n31090 ), .C1(VCC_net), 
    .B1(\tw_gen.n904 ), .D0(\tw_gen.n16612 ), .C0(VCC_net), .B0(\tw_gen.n905 ), 
    .CIN0(\tw_gen.n16612 ), .CIN1(\tw_gen.n31090 ), .F0(\tw_gen.n940[13] ), 
    .F1(\tw_gen.n940[14] ), .COUT1(\tw_gen.n16614 ), .COUT0(\tw_gen.n31090 ));
  tw_gen_SLICE_94 \tw_gen.SLICE_94 ( .D1(\tw_gen.n31270 ), 
    .B1(\tw_gen.internal_count[13] ), .D0(\tw_gen.n16435 ), 
    .B0(\tw_gen.internal_count[12] ), .CIN0(\tw_gen.n16435 ), 
    .CIN1(\tw_gen.n31270 ), .F0(\tw_gen.n82_adj_179[11] ), 
    .F1(\tw_gen.n82_adj_179[12] ), .COUT1(\tw_gen.n16437 ), 
    .COUT0(\tw_gen.n31270 ));
  tw_gen_SLICE_95 \tw_gen.SLICE_95 ( .D1(\tw_gen.n31267 ), 
    .B1(\tw_gen.internal_count[11] ), .D0(\tw_gen.n16433 ), 
    .B0(\tw_gen.internal_count[10] ), .CIN0(\tw_gen.n16433 ), 
    .CIN1(\tw_gen.n31267 ), .F0(\tw_gen.n82_adj_179[9] ), 
    .F1(\tw_gen.n82_adj_179[10] ), .COUT1(\tw_gen.n16435 ), 
    .COUT0(\tw_gen.n31267 ));
  tw_gen_SLICE_96 \tw_gen.SLICE_96 ( .D1(\tw_gen.n31087 ), .C1(VCC_net), 
    .B1(\tw_gen.n906 ), .D0(\tw_gen.n16610 ), .C0(VCC_net), .B0(\tw_gen.n907 ), 
    .CIN0(\tw_gen.n16610 ), .CIN1(\tw_gen.n31087 ), .F0(\tw_gen.n940[11] ), 
    .F1(\tw_gen.n940[12] ), .COUT1(\tw_gen.n16612 ), .COUT0(\tw_gen.n31087 ));
  tw_gen_SLICE_97 \tw_gen.SLICE_97 ( .D1(\tw_gen.n31264 ), 
    .B1(\tw_gen.internal_count[9] ), .D0(\tw_gen.n16431 ), 
    .B0(\tw_gen.internal_count[8] ), .CIN0(\tw_gen.n16431 ), 
    .CIN1(\tw_gen.n31264 ), .F0(\tw_gen.n82_adj_179[7] ), 
    .F1(\tw_gen.n82_adj_179[8] ), .COUT1(\tw_gen.n16433 ), 
    .COUT0(\tw_gen.n31264 ));
  tw_gen_SLICE_98 \tw_gen.SLICE_98 ( .D1(\tw_gen.n31261 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[15] ), .D0(\tw_gen.n16453 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[14] ), .CIN0(\tw_gen.n16453 ), 
    .CIN1(\tw_gen.n31261 ), .F0(\tw_gen.n82[13] ), .F1(\tw_gen.n82[14] ), 
    .COUT0(\tw_gen.n31261 ));
  tw_gen_SLICE_99 \tw_gen.SLICE_99 ( .D1(\tw_gen.n31258 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[13] ), .D0(\tw_gen.n16451 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[12] ), .CIN0(\tw_gen.n16451 ), 
    .CIN1(\tw_gen.n31258 ), .F0(\tw_gen.n82[11] ), .F1(\tw_gen.n82[12] ), 
    .COUT1(\tw_gen.n16453 ), .COUT0(\tw_gen.n31258 ));
  tw_gen_SLICE_100 \tw_gen.SLICE_100 ( .D1(\tw_gen.n30946 ), 
    .B1(\tw_gen.n485 ), .D0(\tw_gen.n16520 ), .C0(VCC_net), .B0(\tw_gen.n486 ), 
    .CIN0(\tw_gen.n16520 ), .CIN1(\tw_gen.n30946 ), .F0(\tw_gen.n520[12] ), 
    .F1(\tw_gen.n520[13] ), .COUT1(\tw_gen.n16522 ), .COUT0(\tw_gen.n30946 ));
  tw_gen_SLICE_101 \tw_gen.SLICE_101 ( .D1(\tw_gen.n30943 ), .C1(VCC_net), 
    .B1(\tw_gen.n187 ), .CIN1(\tw_gen.n30943 ), .F1(\tw_gen.n520[11] ), 
    .COUT1(\tw_gen.n16520 ), .COUT0(\tw_gen.n30943 ));
  tw_gen_SLICE_102 \tw_gen.SLICE_102 ( .D1(\tw_gen.n30940 ), .C1(VCC_net), 
    .B1(\tw_gen.n420 ), .D0(\tw_gen.n16516 ), .C0(VCC_net), .B0(\tw_gen.n421 ), 
    .CIN0(\tw_gen.n16516 ), .CIN1(\tw_gen.n30940 ), .F0(\tw_gen.n460[17] ), 
    .F1(\tw_gen.n460[18] ), .COUT0(\tw_gen.n30940 ));
  tw_gen_SLICE_103 \tw_gen.SLICE_103 ( .D1(\tw_gen.n30937 ), .C1(VCC_net), 
    .B1(\tw_gen.n422 ), .D0(\tw_gen.n16514 ), .C0(VCC_net), .B0(\tw_gen.n423 ), 
    .CIN0(\tw_gen.n16514 ), .CIN1(\tw_gen.n30937 ), .F0(\tw_gen.n460[15] ), 
    .F1(\tw_gen.n460[16] ), .COUT1(\tw_gen.n16516 ), .COUT0(\tw_gen.n30937 ));
  tw_gen_SLICE_104 \tw_gen.SLICE_104 ( .D1(\tw_gen.n31084 ), .C1(VCC_net), 
    .B1(\tw_gen.n908 ), .D0(\tw_gen.n16608 ), .C0(VCC_net), .B0(\tw_gen.n909 ), 
    .CIN0(\tw_gen.n16608 ), .CIN1(\tw_gen.n31084 ), .F0(\tw_gen.n940[9] ), 
    .F1(\tw_gen.n940[10] ), .COUT1(\tw_gen.n16610 ), .COUT0(\tw_gen.n31084 ));
  tw_gen_SLICE_105 \tw_gen.SLICE_105 ( .D1(\tw_gen.n31081 ), .C1(VCC_net), 
    .B1(\tw_gen.n910 ), .D0(\tw_gen.n16606 ), .C0(VCC_net), .B0(\tw_gen.n911 ), 
    .CIN0(\tw_gen.n16606 ), .CIN1(\tw_gen.n31081 ), .F0(\tw_gen.n940[7] ), 
    .F1(\tw_gen.n940[8] ), .COUT1(\tw_gen.n16608 ), .COUT0(\tw_gen.n31081 ));
  tw_gen_SLICE_106 \tw_gen.SLICE_106 ( .D1(\tw_gen.n31078 ), 
    .B1(\tw_gen.n912 ), .D0(\tw_gen.n16604 ), .C0(VCC_net), .B0(\tw_gen.n913 ), 
    .CIN0(\tw_gen.n16604 ), .CIN1(\tw_gen.n31078 ), .F0(\tw_gen.n940[5] ), 
    .F1(\tw_gen.n940[6] ), .COUT1(\tw_gen.n16606 ), .COUT0(\tw_gen.n31078 ));
  tw_gen_SLICE_107 \tw_gen.SLICE_107 ( .D1(\tw_gen.n31075 ), .C1(VCC_net), 
    .B1(\tw_gen.n194 ), .CIN1(\tw_gen.n31075 ), .F1(\tw_gen.n940[4] ), 
    .COUT1(\tw_gen.n16604 ), .COUT0(\tw_gen.n31075 ));
  tw_gen_SLICE_108 \tw_gen.SLICE_108 ( .D1(\tw_gen.n30934 ), 
    .B1(\tw_gen.n424 ), .D0(\tw_gen.n16512 ), .C0(VCC_net), .B0(\tw_gen.n425 ), 
    .CIN0(\tw_gen.n16512 ), .CIN1(\tw_gen.n30934 ), .F0(\tw_gen.n460[13] ), 
    .F1(\tw_gen.n460[14] ), .COUT1(\tw_gen.n16514 ), .COUT0(\tw_gen.n30934 ));
  tw_gen_SLICE_109 \tw_gen.SLICE_109 ( .D1(\tw_gen.n30931 ), .C1(VCC_net), 
    .B1(\tw_gen.n186 ), .CIN1(\tw_gen.n30931 ), .F1(\tw_gen.n460[12] ), 
    .COUT1(\tw_gen.n16512 ), .COUT0(\tw_gen.n30931 ));
  tw_gen_SLICE_110 \tw_gen.SLICE_110 ( .D1(\tw_gen.n30928 ), 
    .D0(\tw_gen.n16509 ), .C0(VCC_net), .B0(\tw_gen.n360 ), 
    .CIN0(\tw_gen.n16509 ), .CIN1(\tw_gen.n30928 ), .F0(\tw_gen.n400[18] ), 
    .COUT0(\tw_gen.n30928 ));
  tw_gen_SLICE_111 \tw_gen.SLICE_111 ( .D1(\tw_gen.n31072 ), 
    .D0(\tw_gen.n16601 ), .C0(VCC_net), .B0(\tw_gen.n840 ), 
    .CIN0(\tw_gen.n16601 ), .CIN1(\tw_gen.n31072 ), .F0(\tw_gen.n880[18] ), 
    .COUT0(\tw_gen.n31072 ));
  tw_gen_SLICE_112 \tw_gen.SLICE_112 ( .D1(\tw_gen.n31069 ), .C1(VCC_net), 
    .B1(\tw_gen.n841 ), .D0(\tw_gen.n16599 ), .C0(VCC_net), .B0(\tw_gen.n842 ), 
    .CIN0(\tw_gen.n16599 ), .CIN1(\tw_gen.n31069 ), .F0(\tw_gen.n880[16] ), 
    .F1(\tw_gen.n880[17] ), .COUT1(\tw_gen.n16601 ), .COUT0(\tw_gen.n31069 ));
  tw_gen_SLICE_113 \tw_gen.SLICE_113 ( .D1(\tw_gen.n30925 ), .C1(VCC_net), 
    .B1(\tw_gen.n361 ), .D0(\tw_gen.n16507 ), .C0(VCC_net), .B0(\tw_gen.n362 ), 
    .CIN0(\tw_gen.n16507 ), .CIN1(\tw_gen.n30925 ), .F0(\tw_gen.n400[16] ), 
    .F1(\tw_gen.n400[17] ), .COUT1(\tw_gen.n16509 ), .COUT0(\tw_gen.n30925 ));
  tw_gen_SLICE_114 \tw_gen.SLICE_114 ( .D1(\tw_gen.n31066 ), .C1(VCC_net), 
    .B1(\tw_gen.n843 ), .D0(\tw_gen.n16597 ), .C0(VCC_net), .B0(\tw_gen.n844 ), 
    .CIN0(\tw_gen.n16597 ), .CIN1(\tw_gen.n31066 ), .F0(\tw_gen.n880[14] ), 
    .F1(\tw_gen.n880[15] ), .COUT1(\tw_gen.n16599 ), .COUT0(\tw_gen.n31066 ));
  tw_gen_SLICE_115 \tw_gen.SLICE_115 ( .D1(\tw_gen.n31255 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[11] ), .D0(\tw_gen.n16449 ), .C0(VCC_net), 
    .B0(\tw_gen.internal_count[10] ), .CIN0(\tw_gen.n16449 ), 
    .CIN1(\tw_gen.n31255 ), .F0(\tw_gen.n82[9] ), .F1(\tw_gen.n82[10] ), 
    .COUT1(\tw_gen.n16451 ), .COUT0(\tw_gen.n31255 ));
  tw_gen_SLICE_116 \tw_gen.SLICE_116 ( .D1(\tw_gen.n31063 ), .C1(VCC_net), 
    .B1(\tw_gen.n845 ), .D0(\tw_gen.n16595 ), .C0(VCC_net), .B0(\tw_gen.n846 ), 
    .CIN0(\tw_gen.n16595 ), .CIN1(\tw_gen.n31063 ), .F0(\tw_gen.n880[12] ), 
    .F1(\tw_gen.n880[13] ), .COUT1(\tw_gen.n16597 ), .COUT0(\tw_gen.n31063 ));
  tw_gen_SLICE_117 \tw_gen.SLICE_117 ( .D1(\tw_gen.n31060 ), .C1(VCC_net), 
    .B1(\tw_gen.n847 ), .D0(\tw_gen.n16593 ), .C0(VCC_net), .B0(\tw_gen.n848 ), 
    .CIN0(\tw_gen.n16593 ), .CIN1(\tw_gen.n31060 ), .F0(\tw_gen.n880[10] ), 
    .F1(\tw_gen.n880[11] ), .COUT1(\tw_gen.n16595 ), .COUT0(\tw_gen.n31060 ));
  tw_gen_SLICE_118 \tw_gen.SLICE_118 ( .D1(\tw_gen.n31057 ), .C1(VCC_net), 
    .B1(\tw_gen.n849 ), .D0(\tw_gen.n16591 ), .C0(VCC_net), .B0(\tw_gen.n850 ), 
    .CIN0(\tw_gen.n16591 ), .CIN1(\tw_gen.n31057 ), .F0(\tw_gen.n880[8] ), 
    .F1(\tw_gen.n880[9] ), .COUT1(\tw_gen.n16593 ), .COUT0(\tw_gen.n31057 ));
  tw_gen_SLICE_119 \tw_gen.SLICE_119 ( .D1(\tw_gen.n30922 ), 
    .B1(\tw_gen.n363 ), .D0(\tw_gen.n16505 ), .C0(VCC_net), 
    .B0(\tw_gen.n9884 ), .CIN0(\tw_gen.n16505 ), .CIN1(\tw_gen.n30922 ), 
    .F0(\tw_gen.n400[14] ), .F1(\tw_gen.n400[15] ), .COUT1(\tw_gen.n16507 ), 
    .COUT0(\tw_gen.n30922 ));
  tw_gen_SLICE_120 \tw_gen.SLICE_120 ( .D1(\tw_gen.n30919 ), .C1(VCC_net), 
    .B1(\tw_gen.n185 ), .CIN1(\tw_gen.n30919 ), .F1(\tw_gen.n400[13] ), 
    .COUT1(\tw_gen.n16505 ), .COUT0(\tw_gen.n30919 ));
  tw_gen_SLICE_121 \tw_gen.SLICE_121 ( .D1(\tw_gen.n31054 ), 
    .B1(\tw_gen.n851 ), .D0(\tw_gen.n16589 ), .C0(VCC_net), .B0(\tw_gen.n852 ), 
    .CIN0(\tw_gen.n16589 ), .CIN1(\tw_gen.n31054 ), .F0(\tw_gen.n880[6] ), 
    .F1(\tw_gen.n880[7] ), .COUT1(\tw_gen.n16591 ), .COUT0(\tw_gen.n31054 ));
  tw_gen_SLICE_122 \tw_gen.SLICE_122 ( .D1(\tw_gen.n31051 ), .C1(VCC_net), 
    .B1(\tw_gen.n193 ), .CIN1(\tw_gen.n31051 ), .F1(\tw_gen.n880[5] ), 
    .COUT1(\tw_gen.n16589 ), .COUT0(\tw_gen.n31051 ));
  tw_gen_SLICE_123 \tw_gen.SLICE_123 ( .D1(\tw_gen.n31048 ), .C1(VCC_net), 
    .B1(\tw_gen.n780 ), .D0(\tw_gen.n16585 ), .C0(VCC_net), .B0(\tw_gen.n781 ), 
    .CIN0(\tw_gen.n16585 ), .CIN1(\tw_gen.n31048 ), .F0(\tw_gen.n820[17] ), 
    .F1(\tw_gen.n820[18] ), .COUT0(\tw_gen.n31048 ));
  tw_gen_SLICE_124 \tw_gen.SLICE_124 ( .D1(\tw_gen.n31045 ), .C1(VCC_net), 
    .B1(\tw_gen.n782 ), .D0(\tw_gen.n16583 ), .C0(VCC_net), .B0(\tw_gen.n783 ), 
    .CIN0(\tw_gen.n16583 ), .CIN1(\tw_gen.n31045 ), .F0(\tw_gen.n820[15] ), 
    .F1(\tw_gen.n820[16] ), .COUT1(\tw_gen.n16585 ), .COUT0(\tw_gen.n31045 ));
  tw_gen_SLICE_125 \tw_gen.SLICE_125 ( .D1(\tw_gen.n30913 ), 
    .B1(\tw_gen.internal_count[7] ), .D0(\tw_gen.n16429 ), 
    .B0(\tw_gen.internal_count[6] ), .CIN0(\tw_gen.n16429 ), 
    .CIN1(\tw_gen.n30913 ), .F0(\tw_gen.n82_adj_179[5] ), 
    .F1(\tw_gen.n82_adj_179[6] ), .COUT1(\tw_gen.n16431 ), 
    .COUT0(\tw_gen.n30913 ));
  tw_gen_SLICE_126 \tw_gen.SLICE_126 ( .D1(\tw_gen.n31042 ), .C1(VCC_net), 
    .B1(\tw_gen.n784 ), .D0(\tw_gen.n16581 ), .C0(VCC_net), .B0(\tw_gen.n785 ), 
    .CIN0(\tw_gen.n16581 ), .CIN1(\tw_gen.n31042 ), .F0(\tw_gen.n820[13] ), 
    .F1(\tw_gen.n820[14] ), .COUT1(\tw_gen.n16583 ), .COUT0(\tw_gen.n31042 ));
  tw_gen_SLICE_127 \tw_gen.SLICE_127 ( .D1(\tw_gen.n30904 ), .C1(VCC_net), 
    .B1(\tw_gen.internal_count[1] ), .CIN1(\tw_gen.n30904 ), 
    .F1(\tw_gen.n82_adj_179[0] ), .COUT1(\tw_gen.n16425 ), 
    .COUT0(\tw_gen.n30904 ));
  sine_gen_SLICE_128 \sine_gen.SLICE_128 ( 
    .DI1(\sine_gen.data3[1].sig_014.FeedThruLUT ), 
    .DI0(\sine_gen.data3[0].sig_000.FeedThruLUT ), .B1(\sine_gen.data3[1] ), 
    .C0(\sine_gen.data3[0] ), .CLK(clk_c), .Q0(\sine_wave3[0] ), 
    .Q1(\sine_wave3[1] ), .F0(\sine_gen.data3[0].sig_000.FeedThruLUT ), 
    .F1(\sine_gen.data3[1].sig_014.FeedThruLUT ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .DI1(\sine_gen.n10151 ), 
    .DI0(\sine_gen.data3[14].sig_001.FeedThruLUT ), 
    .D1(\sine_gen.address3[8] ), .C1(\sine_gen.n9727 ), 
    .B1(\sine_gen.address3[9] ), .A1(\sine_gen.n4 ), .A0(\sine_gen.data3[14] ), 
    .CLK(clk_c), .Q0(\sine_wave3[14] ), .Q1(\sine_gen.data3[14] ), 
    .F0(\sine_gen.data3[14].sig_001.FeedThruLUT ), .F1(\sine_gen.n10151 ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( 
    .DI1(\sine_gen.data3[12].sig_003.FeedThruLUT ), 
    .DI0(\sine_gen.data3[13].sig_002.FeedThruLUT ), .C1(\sine_gen.data3[12] ), 
    .D0(\sine_gen.data3[13] ), .CLK(clk_c), .Q0(\sine_wave3[13] ), 
    .Q1(\sine_wave3[12] ), .F0(\sine_gen.data3[13].sig_002.FeedThruLUT ), 
    .F1(\sine_gen.data3[12].sig_003.FeedThruLUT ));
  sine_gen_SLICE_132 \sine_gen.SLICE_132 ( 
    .DI1(\sine_gen.data3[10].sig_005.FeedThruLUT ), 
    .DI0(\sine_gen.data3[11].sig_004.FeedThruLUT ), .D1(\sine_gen.data3[10] ), 
    .A0(\sine_gen.data3[11] ), .CLK(clk_c), .Q0(\sine_wave3[11] ), 
    .Q1(\sine_wave3[10] ), .F0(\sine_gen.data3[11].sig_004.FeedThruLUT ), 
    .F1(\sine_gen.data3[10].sig_005.FeedThruLUT ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( 
    .DI1(\sine_gen.data3[8].sig_007.FeedThruLUT ), 
    .DI0(\sine_gen.data3[9].sig_006.FeedThruLUT ), .C1(\sine_gen.data3[8] ), 
    .D0(\sine_gen.data3[9] ), .CLK(clk_c), .Q0(\sine_wave3[9] ), 
    .Q1(\sine_wave3[8] ), .F0(\sine_gen.data3[9].sig_006.FeedThruLUT ), 
    .F1(\sine_gen.data3[8].sig_007.FeedThruLUT ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( 
    .DI1(\sine_gen.data3[6].sig_009.FeedThruLUT ), 
    .DI0(\sine_gen.data3[7].sig_008.FeedThruLUT ), .D1(\sine_gen.data3[6] ), 
    .D0(\sine_gen.data3[7] ), .CLK(clk_c), .Q0(\sine_wave3[7] ), 
    .Q1(\sine_wave3[6] ), .F0(\sine_gen.data3[7].sig_008.FeedThruLUT ), 
    .F1(\sine_gen.data3[6].sig_009.FeedThruLUT ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( 
    .DI1(\sine_gen.data3[4].sig_011.FeedThruLUT ), 
    .DI0(\sine_gen.data3[5].sig_010.FeedThruLUT ), .C1(\sine_gen.data3[4] ), 
    .A0(\sine_gen.data3[5] ), .CLK(clk_c), .Q0(\sine_wave3[5] ), 
    .Q1(\sine_wave3[4] ), .F0(\sine_gen.data3[5].sig_010.FeedThruLUT ), 
    .F1(\sine_gen.data3[4].sig_011.FeedThruLUT ));
  sine_gen_SLICE_140 \sine_gen.SLICE_140 ( 
    .DI1(\sine_gen.data3[2].sig_013.FeedThruLUT ), 
    .DI0(\sine_gen.data3[3].sig_012.FeedThruLUT ), .B1(\sine_gen.data3[2] ), 
    .D0(\sine_gen.data3[3] ), .CLK(clk_c), .Q0(\sine_wave3[3] ), 
    .Q1(\sine_wave3[2] ), .F0(\sine_gen.data3[3].sig_012.FeedThruLUT ), 
    .F1(\sine_gen.data3[2].sig_013.FeedThruLUT ));
  sine_gen_SLICE_144 \sine_gen.SLICE_144 ( 
    .DI1(\sine_gen.data2[12].sig_017.FeedThruLUT ), 
    .DI0(\sine_gen.data2[13].sig_016.FeedThruLUT ), .A1(\sine_gen.data2[12] ), 
    .B0(\sine_gen.data2[13] ), .CLK(clk_c), .Q0(\sine_wave2[13] ), 
    .Q1(\sine_wave2[12] ), .F0(\sine_gen.data2[13].sig_016.FeedThruLUT ), 
    .F1(\sine_gen.data2[12].sig_017.FeedThruLUT ));
  sine_gen_SLICE_146 \sine_gen.SLICE_146 ( 
    .DI1(\sine_gen.data2[10].sig_019.FeedThruLUT ), 
    .DI0(\sine_gen.data2[11].sig_018.FeedThruLUT ), .D1(\sine_gen.data2[10] ), 
    .C0(\sine_gen.data2[11] ), .CLK(clk_c), .Q0(\sine_wave2[11] ), 
    .Q1(\sine_wave2[10] ), .F0(\sine_gen.data2[11].sig_018.FeedThruLUT ), 
    .F1(\sine_gen.data2[10].sig_019.FeedThruLUT ));
  sine_gen_SLICE_148 \sine_gen.SLICE_148 ( 
    .DI1(\sine_gen.data2[8].sig_021.FeedThruLUT ), 
    .DI0(\sine_gen.data2[9].sig_020.FeedThruLUT ), .C1(\sine_gen.data2[8] ), 
    .B0(\sine_gen.data2[9] ), .CLK(clk_c), .Q0(\sine_wave2[9] ), 
    .Q1(\sine_wave2[8] ), .F0(\sine_gen.data2[9].sig_020.FeedThruLUT ), 
    .F1(\sine_gen.data2[8].sig_021.FeedThruLUT ));
  sine_gen_SLICE_150 \sine_gen.SLICE_150 ( 
    .DI1(\sine_gen.data2[6].sig_023.FeedThruLUT ), 
    .DI0(\sine_gen.data2[7].sig_022.FeedThruLUT ), .B1(\sine_gen.data2[6] ), 
    .A0(\sine_gen.data2[7] ), .CLK(clk_c), .Q0(\sine_wave2[7] ), 
    .Q1(\sine_wave2[6] ), .F0(\sine_gen.data2[7].sig_022.FeedThruLUT ), 
    .F1(\sine_gen.data2[6].sig_023.FeedThruLUT ));
  sine_gen_SLICE_152 \sine_gen.SLICE_152 ( 
    .DI1(\sine_gen.data2[4].sig_025.FeedThruLUT ), 
    .DI0(\sine_gen.data2[5].sig_024.FeedThruLUT ), .D1(\sine_gen.data2[4] ), 
    .D0(\sine_gen.data2[5] ), .CLK(clk_c), .Q0(\sine_wave2[5] ), 
    .Q1(\sine_wave2[4] ), .F0(\sine_gen.data2[5].sig_024.FeedThruLUT ), 
    .F1(\sine_gen.data2[4].sig_025.FeedThruLUT ));
  sine_gen_SLICE_154 \sine_gen.SLICE_154 ( 
    .DI1(\sine_gen.data2[2].sig_027.FeedThruLUT ), 
    .DI0(\sine_gen.data2[3].sig_026.FeedThruLUT ), .C1(\sine_gen.data2[2] ), 
    .D0(\sine_gen.data2[3] ), .CLK(clk_c), .Q0(\sine_wave2[3] ), 
    .Q1(\sine_wave2[2] ), .F0(\sine_gen.data2[3].sig_026.FeedThruLUT ), 
    .F1(\sine_gen.data2[2].sig_027.FeedThruLUT ));
  sine_gen_SLICE_156 \sine_gen.SLICE_156 ( 
    .DI1(\sine_gen.data2[0].sig_044.FeedThruLUT ), 
    .DI0(\sine_gen.data2[1].sig_028.FeedThruLUT ), .A1(\sine_gen.data2[0] ), 
    .D0(\sine_gen.data2[1] ), .CLK(clk_c), .Q0(\sine_wave2[1] ), 
    .Q1(\sine_wave2[0] ), .F0(\sine_gen.data2[1].sig_028.FeedThruLUT ), 
    .F1(\sine_gen.data2[0].sig_044.FeedThruLUT ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( 
    .DI0(\sine_gen.data1[14].sig_029.FeedThruLUT ), .B0(\sine_gen.data1[14] ), 
    .CLK(clk_c), .Q0(\sine_wave1[14] ), 
    .F0(\sine_gen.data1[14].sig_029.FeedThruLUT ));
  sine_gen_SLICE_158 \sine_gen.SLICE_158 ( 
    .DI1(\sine_gen.data1[12].sig_031.FeedThruLUT ), 
    .DI0(\sine_gen.data1[13].sig_030.FeedThruLUT ), .B1(\sine_gen.data1[12] ), 
    .B0(\sine_gen.data1[13] ), .CLK(clk_c), .Q0(\sine_wave1[13] ), 
    .Q1(\sine_wave1[12] ), .F0(\sine_gen.data1[13].sig_030.FeedThruLUT ), 
    .F1(\sine_gen.data1[12].sig_031.FeedThruLUT ));
  sine_gen_SLICE_160 \sine_gen.SLICE_160 ( 
    .DI1(\sine_gen.data1[10].sig_033.FeedThruLUT ), 
    .DI0(\sine_gen.data1[11].sig_032.FeedThruLUT ), .D1(\sine_gen.data1[10] ), 
    .C0(\sine_gen.data1[11] ), .CLK(clk_c), .Q0(\sine_wave1[11] ), 
    .Q1(\sine_wave1[10] ), .F0(\sine_gen.data1[11].sig_032.FeedThruLUT ), 
    .F1(\sine_gen.data1[10].sig_033.FeedThruLUT ));
  sine_gen_SLICE_162 \sine_gen.SLICE_162 ( 
    .DI1(\sine_gen.data1[8].sig_035.FeedThruLUT ), 
    .DI0(\sine_gen.data1[9].sig_034.FeedThruLUT ), .C1(\sine_gen.data1[8] ), 
    .B0(\sine_gen.data1[9] ), .CLK(clk_c), .Q0(\sine_wave1[9] ), 
    .Q1(\sine_wave1[8] ), .F0(\sine_gen.data1[9].sig_034.FeedThruLUT ), 
    .F1(\sine_gen.data1[8].sig_035.FeedThruLUT ));
  sine_gen_SLICE_164 \sine_gen.SLICE_164 ( 
    .DI1(\sine_gen.data1[6].sig_037.FeedThruLUT ), 
    .DI0(\sine_gen.data1[7].sig_036.FeedThruLUT ), .A1(\sine_gen.data1[6] ), 
    .D0(\sine_gen.data1[7] ), .CLK(clk_c), .Q0(\sine_wave1[7] ), 
    .Q1(\sine_wave1[6] ), .F0(\sine_gen.data1[7].sig_036.FeedThruLUT ), 
    .F1(\sine_gen.data1[6].sig_037.FeedThruLUT ));
  sine_gen_SLICE_166 \sine_gen.SLICE_166 ( 
    .DI1(\sine_gen.data1[4].sig_039.FeedThruLUT ), 
    .DI0(\sine_gen.data1[5].sig_038.FeedThruLUT ), .C1(\sine_gen.data1[4] ), 
    .B0(\sine_gen.data1[5] ), .CLK(clk_c), .Q0(\sine_wave1[5] ), 
    .Q1(\sine_wave1[4] ), .F0(\sine_gen.data1[5].sig_038.FeedThruLUT ), 
    .F1(\sine_gen.data1[4].sig_039.FeedThruLUT ));
  sine_gen_SLICE_168 \sine_gen.SLICE_168 ( 
    .DI1(\sine_gen.data1[2].sig_041.FeedThruLUT ), 
    .DI0(\sine_gen.data1[3].sig_040.FeedThruLUT ), .D1(\sine_gen.data1[2] ), 
    .C0(\sine_gen.data1[3] ), .CLK(clk_c), .Q0(\sine_wave1[3] ), 
    .Q1(\sine_wave1[2] ), .F0(\sine_gen.data1[3].sig_040.FeedThruLUT ), 
    .F1(\sine_gen.data1[2].sig_041.FeedThruLUT ));
  sine_gen_SLICE_170 \sine_gen.SLICE_170 ( 
    .DI1(\sine_gen.data1[0].sig_043.FeedThruLUT ), 
    .DI0(\sine_gen.data1[1].sig_042.FeedThruLUT ), .C1(\sine_gen.data1[0] ), 
    .D0(\sine_gen.data1[1] ), .CLK(clk_c), .Q0(\sine_wave1[1] ), 
    .Q1(\sine_wave1[0] ), .F0(\sine_gen.data1[1].sig_042.FeedThruLUT ), 
    .F1(\sine_gen.data1[0].sig_043.FeedThruLUT ));
  sine_gen_lut_SLICE_172 \sine_gen.lut.SLICE_172 ( .DI1(\sine_gen.lut.n20441 ), 
    .DI0(\sine_gen.lut.n21611 ), .D1(\sine_gen.lut.n29496 ), 
    .C1(\sine_gen.address3[9] ), .B1(\sine_gen.lut.n27906 ), 
    .D0(\sine_gen.address3[9] ), .B0(\sine_gen.lut.n29040 ), 
    .A0(\sine_gen.lut.n21610 ), .LSR(\sine_gen.n9727 ), .CLK(clk_c), 
    .Q0(\sine_gen.data3[0] ), .Q1(\sine_gen.data3[1] ), 
    .F0(\sine_gen.lut.n21611 ), .F1(\sine_gen.lut.n20441 ));
  sine_gen_lut_SLICE_173 \sine_gen.lut.SLICE_173 ( .DI1(\sine_gen.lut.n28782 ), 
    .DI0(\sine_gen.lut.n20618 ), .D1(\sine_gen.lut.n28779 ), 
    .C1(\sine_gen.address1[9] ), .B1(\sine_gen.lut.n27762 ), 
    .A1(\sine_gen.lut.n20753 ), .C0(\sine_gen.lut.n28074 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.lut.n29076 ), 
    .LSR(\sine_gen.n9716 ), .CLK(clk_c), .Q0(\sine_gen.data1[0] ), 
    .Q1(\sine_gen.data1[1] ), .F0(\sine_gen.lut.n20618 ), 
    .F1(\sine_gen.lut.n28782 ));
  sine_gen_SLICE_174 \sine_gen.SLICE_174 ( .DI1(\sine_gen.lut.n28446 ), 
    .DI0(\sine_gen.n13 ), .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.lut.n28443 ), .B1(\sine_gen.n19935 ), 
    .A1(\sine_gen.lut.n21755 ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n19510 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n19935 ), .LSR(\sine_gen.n9716 ), .CLK(clk_c), 
    .Q0(\sine_gen.data1[13] ), .Q1(\sine_gen.data1[12] ), .F0(\sine_gen.n13 ), 
    .F1(\sine_gen.lut.n28446 ));
  sine_gen_lut_SLICE_176 \sine_gen.lut.SLICE_176 ( .DI1(\sine_gen.lut.n27810 ), 
    .DI0(\sine_gen.lut.n20801 ), .D1(\sine_gen.lut.n27792 ), 
    .C1(\sine_gen.address1[9] ), .B1(\sine_gen.lut.n27807 ), 
    .A1(\sine_gen.lut.n20422 ), .D0(\sine_gen.lut.n20800 ), 
    .C0(\sine_gen.lut.n28224 ), .B0(\sine_gen.address1[9] ), 
    .LSR(\sine_gen.n9716 ), .CLK(clk_c), .Q0(\sine_gen.data1[11] ), 
    .Q1(\sine_gen.data1[10] ), .F0(\sine_gen.lut.n20801 ), 
    .F1(\sine_gen.lut.n27810 ));
  sine_gen_lut_SLICE_178 \sine_gen.lut.SLICE_178 ( .DI1(\sine_gen.lut.n20417 ), 
    .DI0(\sine_gen.lut.n27798 ), .C1(\sine_gen.address1[9] ), 
    .B1(\sine_gen.lut.n29658 ), .A1(\sine_gen.lut.n27780 ), 
    .D0(\sine_gen.lut.n27786 ), .C0(\sine_gen.lut.n20419 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.lut.n27795 ), 
    .LSR(\sine_gen.n9716 ), .CLK(clk_c), .Q0(\sine_gen.data1[9] ), 
    .Q1(\sine_gen.data1[8] ), .F0(\sine_gen.lut.n27798 ), 
    .F1(\sine_gen.lut.n20417 ));
  sine_gen_lut_SLICE_180 \sine_gen.lut.SLICE_180 ( .DI1(\sine_gen.lut.n29010 ), 
    .DI0(\sine_gen.lut.n29160 ), .D1(\sine_gen.lut.n28998 ), 
    .C1(\sine_gen.lut.n29007 ), .B1(\sine_gen.lut.n21583 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.lut.n21602 ), .B0(\sine_gen.lut.n21599 ), 
    .A0(\sine_gen.lut.n29157 ), .LSR(\sine_gen.n9716 ), .CLK(clk_c), 
    .Q0(\sine_gen.data1[7] ), .Q1(\sine_gen.data1[6] ), 
    .F0(\sine_gen.lut.n29160 ), .F1(\sine_gen.lut.n29010 ));
  sine_gen_lut_SLICE_182 \sine_gen.lut.SLICE_182 ( .DI1(\sine_gen.lut.n28770 ), 
    .DI0(\sine_gen.lut.n28920 ), .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.lut.n28767 ), .B1(\sine_gen.lut.n21397 ), 
    .A1(\sine_gen.lut.n28758 ), .D0(\sine_gen.lut.n21526 ), 
    .C0(\sine_gen.address1[9] ), .B0(\sine_gen.lut.n28917 ), 
    .A0(\sine_gen.lut.n28908 ), .LSR(\sine_gen.n9716 ), .CLK(clk_c), 
    .Q0(\sine_gen.data1[5] ), .Q1(\sine_gen.data1[4] ), 
    .F0(\sine_gen.lut.n28920 ), .F1(\sine_gen.lut.n28770 ));
  sine_gen_lut_SLICE_184 \sine_gen.lut.SLICE_184 ( .DI1(\sine_gen.lut.n28566 ), 
    .DI0(\sine_gen.lut.n28650 ), .D1(\sine_gen.lut.n28563 ), 
    .C1(\sine_gen.lut.n21271 ), .B1(\sine_gen.lut.n28554 ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.lut.n21298 ), 
    .C0(\sine_gen.address1[9] ), .B0(\sine_gen.lut.n28647 ), 
    .A0(\sine_gen.lut.n28602 ), .LSR(\sine_gen.n9716 ), .CLK(clk_c), 
    .Q0(\sine_gen.data1[3] ), .Q1(\sine_gen.data1[2] ), 
    .F0(\sine_gen.lut.n28650 ), .F1(\sine_gen.lut.n28566 ));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( .DI1(\sine_gen.lut.n29400 ), 
    .DI0(\sine_gen.n13_adj_302 ), .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n19941 ), .B1(\sine_gen.lut.n21682 ), 
    .A1(\sine_gen.lut.n29397 ), .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n19941 ), .A0(\sine_gen.n4 ), 
    .LSR(\sine_gen.n9727 ), .CLK(clk_c), .Q0(\sine_gen.data3[13] ), 
    .Q1(\sine_gen.data3[12] ), .F0(\sine_gen.n13_adj_302 ), 
    .F1(\sine_gen.lut.n29400 ));
  sine_gen_lut_SLICE_189 \sine_gen.lut.SLICE_189 ( .DI1(\sine_gen.lut.n28680 ), 
    .DI0(\sine_gen.lut.n20471 ), .D1(\sine_gen.lut.n28668 ), 
    .C1(\sine_gen.address3[9] ), .B1(\sine_gen.lut.n28677 ), 
    .A1(\sine_gen.n21343 ), .D0(\sine_gen.lut.n20470 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n27936 ), 
    .LSR(\sine_gen.n9727 ), .CLK(clk_c), .Q0(\sine_gen.data3[11] ), 
    .Q1(\sine_gen.data3[10] ), .F0(\sine_gen.lut.n20471 ), 
    .F1(\sine_gen.lut.n28680 ));
  sine_gen_lut_SLICE_191 \sine_gen.lut.SLICE_191 ( .DI1(\sine_gen.lut.n21338 ), 
    .DI0(\sine_gen.lut.n28674 ), .D1(\sine_gen.address3[9] ), 
    .B1(\sine_gen.lut.n29586 ), .A1(\sine_gen.lut.n28662 ), 
    .D0(\sine_gen.lut.n28671 ), .C0(\sine_gen.lut.n21339 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n21340 ), 
    .LSR(\sine_gen.n9727 ), .CLK(clk_c), .Q0(\sine_gen.data3[9] ), 
    .Q1(\sine_gen.data3[8] ), .F0(\sine_gen.lut.n28674 ), 
    .F1(\sine_gen.lut.n21338 ));
  sine_gen_lut_SLICE_193 \sine_gen.lut.SLICE_193 ( .DI1(\sine_gen.lut.n28452 ), 
    .DI0(\sine_gen.lut.n21260 ), .D1(\sine_gen.lut.n21180 ), 
    .C1(\sine_gen.lut.n21181 ), .B1(\sine_gen.lut.n28449 ), 
    .A1(\sine_gen.address3[9] ), .D0(\sine_gen.lut.n29718 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n28530 ), 
    .LSR(\sine_gen.n9727 ), .CLK(clk_c), .Q0(\sine_gen.data3[7] ), 
    .Q1(\sine_gen.data3[6] ), .F0(\sine_gen.lut.n21260 ), 
    .F1(\sine_gen.lut.n28452 ));
  sine_gen_lut_SLICE_195 \sine_gen.lut.SLICE_195 ( .DI1(\sine_gen.lut.n28644 ), 
    .DI0(\sine_gen.lut.n28146 ), .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.lut.n28641 ), .B1(\sine_gen.lut.n21316 ), 
    .A1(\sine_gen.lut.n28632 ), .D0(\sine_gen.lut.n28080 ), 
    .C0(\sine_gen.lut.n20620 ), .B0(\sine_gen.lut.n28143 ), 
    .A0(\sine_gen.address3[9] ), .LSR(\sine_gen.n9727 ), .CLK(clk_c), 
    .Q0(\sine_gen.data3[5] ), .Q1(\sine_gen.data3[4] ), 
    .F0(\sine_gen.lut.n28146 ), .F1(\sine_gen.lut.n28644 ));
  sine_gen_lut_SLICE_197 \sine_gen.lut.SLICE_197 ( .DI1(\sine_gen.lut.n28338 ), 
    .DI0(\sine_gen.lut.n28398 ), .D1(\sine_gen.lut.n28326 ), 
    .C1(\sine_gen.lut.n21007 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.lut.n28335 ), .D0(\sine_gen.lut.n28392 ), 
    .C0(\sine_gen.lut.n28395 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.lut.n21145 ), .LSR(\sine_gen.n9727 ), .CLK(clk_c), 
    .Q0(\sine_gen.data3[3] ), .Q1(\sine_gen.data3[2] ), 
    .F0(\sine_gen.lut.n28398 ), .F1(\sine_gen.lut.n28338 ));
  sine_gen_lut_SLICE_200 \sine_gen.lut.SLICE_200 ( .DI1(\sine_gen.lut.n29424 ), 
    .DI0(\sine_gen.lut.n349 ), .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.lut.n21679 ), .B1(\sine_gen.lut.n346 ), 
    .A1(\sine_gen.lut.n29421 ), .D0(\sine_gen.lut.n325 ), 
    .C0(\sine_gen.address2[9] ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.lut.n346 ), .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), 
    .Q0(\sine_gen.data2[13] ), .Q1(\sine_gen.data2[12] ), 
    .F0(\sine_gen.lut.n349 ), .F1(\sine_gen.lut.n29424 ));
  sine_gen_lut_SLICE_202 \sine_gen.lut.SLICE_202 ( .DI1(\sine_gen.lut.n28428 ), 
    .DI0(\sine_gen.lut.n20465 ), .D1(\sine_gen.lut.n28416 ), 
    .C1(\sine_gen.address2[9] ), .B1(\sine_gen.lut.n28425 ), 
    .A1(\sine_gen.lut.n21166 ), .D0(\sine_gen.lut.n20464 ), 
    .B0(\sine_gen.address2[9] ), .A0(\sine_gen.lut.n27930 ), 
    .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), .Q0(\sine_gen.data2[11] ), 
    .Q1(\sine_gen.data2[10] ), .F0(\sine_gen.lut.n20465 ), 
    .F1(\sine_gen.lut.n28428 ));
  sine_gen_lut_SLICE_204 \sine_gen.lut.SLICE_204 ( .DI1(\sine_gen.lut.n20609 ), 
    .DI0(\sine_gen.lut.n546 ), .D1(\sine_gen.lut.n28068 ), 
    .C1(\sine_gen.address2[9] ), .B1(\sine_gen.lut.n20608 ), 
    .D0(\sine_gen.lut.n27846 ), .B0(\sine_gen.lut.n20651 ), 
    .A0(\sine_gen.address2[9] ), .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), 
    .Q0(\sine_gen.data2[9] ), .Q1(\sine_gen.data2[8] ), 
    .F0(\sine_gen.lut.n546 ), .F1(\sine_gen.lut.n20609 ));
  sine_gen_lut_SLICE_206 \sine_gen.lut.SLICE_206 ( .DI1(\sine_gen.lut.n28740 ), 
    .DI0(\sine_gen.lut.n21467 ), .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.lut.n21205 ), .B1(\sine_gen.lut.n28737 ), 
    .A1(\sine_gen.lut.n28476 ), .D0(\sine_gen.lut.n28854 ), 
    .B0(\sine_gen.lut.n29394 ), .A0(\sine_gen.address2[9] ), 
    .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), .Q0(\sine_gen.data2[7] ), 
    .Q1(\sine_gen.data2[6] ), .F0(\sine_gen.lut.n21467 ), 
    .F1(\sine_gen.lut.n28740 ));
  sine_gen_lut_SLICE_208 \sine_gen.lut.SLICE_208 ( .DI1(\sine_gen.lut.n28140 ), 
    .DI0(\sine_gen.lut.n28308 ), .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.lut.n28014 ), .B1(\sine_gen.lut.n20527 ), 
    .A1(\sine_gen.lut.n28137 ), .D0(\sine_gen.lut.n20922 ), 
    .C0(\sine_gen.address2[9] ), .B0(\sine_gen.lut.n20923 ), 
    .A0(\sine_gen.lut.n28305 ), .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), 
    .Q0(\sine_gen.data2[5] ), .Q1(\sine_gen.data2[4] ), 
    .F0(\sine_gen.lut.n28308 ), .F1(\sine_gen.lut.n28140 ));
  sine_gen_lut_SLICE_210 \sine_gen.lut.SLICE_210 ( .DI1(\sine_gen.lut.n28938 ), 
    .DI0(\sine_gen.lut.n27702 ), .D1(\sine_gen.lut.n28935 ), 
    .C1(\sine_gen.lut.n21511 ), .B1(\sine_gen.lut.n28878 ), 
    .A1(\sine_gen.address2[9] ), .D0(\sine_gen.lut.n21631 ), 
    .C0(\sine_gen.lut.n21630 ), .B0(\sine_gen.lut.n27699 ), 
    .A0(\sine_gen.address2[9] ), .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), 
    .Q0(\sine_gen.data2[3] ), .Q1(\sine_gen.data2[2] ), 
    .F0(\sine_gen.lut.n27702 ), .F1(\sine_gen.lut.n28938 ));
  sine_gen_lut_SLICE_212 \sine_gen.lut.SLICE_212 ( .DI1(\sine_gen.lut.n27870 ), 
    .DI0(\sine_gen.lut.n21437 ), .D1(\sine_gen.lut.n20681 ), 
    .C1(\sine_gen.lut.n20645 ), .B1(\sine_gen.address2[9] ), 
    .A1(\sine_gen.lut.n27867 ), .C0(\sine_gen.lut.n29430 ), 
    .B0(\sine_gen.lut.n28818 ), .A0(\sine_gen.address2[9] ), 
    .LSR(\sine_gen.lut.n9741 ), .CLK(clk_c), .Q0(\sine_gen.data2[1] ), 
    .Q1(\sine_gen.data2[0] ), .F0(\sine_gen.lut.n21437 ), 
    .F1(\sine_gen.lut.n27870 ));
  tw_gen_SLICE_218 \tw_gen.SLICE_218 ( .DI1(\tw_gen.n213[0] ), 
    .DI0(\tw_gen.n213[1] ), .D1(\tw_gen.n31 ), .C1(\tw_gen.n82[0] ), 
    .B1(\tw_gen.n82_adj_179[0] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n82_adj_179[1] ), .B0(\tw_gen.n31 ), 
    .A0(\tw_gen.n82[1] ), .CE(\tw_gen.n268 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[2] ), .Q1(\tw_gen.internal_count[1] ), 
    .F0(\tw_gen.n213[1] ), .F1(\tw_gen.n213[0] ));
  tw_gen_SLICE_219 \tw_gen.SLICE_219 ( .DI1(\tw_gen.n213[4] ), 
    .DI0(\tw_gen.n213[5] ), .D1(\tw_gen.n82[4] ), .C1(\tw_gen.direction ), 
    .B1(\tw_gen.n82_adj_179[4] ), .A1(\tw_gen.n31 ), .D0(\tw_gen.direction ), 
    .C0(\tw_gen.n82[5] ), .B0(\tw_gen.n31 ), .A0(\tw_gen.n82_adj_179[5] ), 
    .CE(\tw_gen.n268 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[6] ), .Q1(\tw_gen.internal_count[5] ), 
    .F0(\tw_gen.n213[5] ), .F1(\tw_gen.n213[4] ));
  tw_gen_SLICE_222 \tw_gen.SLICE_222 ( .DI1(\tw_gen.n213[2] ), 
    .DI0(\tw_gen.n213[3] ), .D1(\tw_gen.n82[2] ), .C1(\tw_gen.n31 ), 
    .B1(\tw_gen.n82_adj_179[2] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.n82[3] ), .C0(\tw_gen.n82_adj_179[3] ), 
    .B0(\tw_gen.direction ), .A0(\tw_gen.n31 ), .CE(\tw_gen.n268 ), 
    .LSR(reset_c), .CLK(clk_c), .Q0(\tw_gen.internal_count[4] ), 
    .Q1(\tw_gen.internal_count[3] ), .F0(\tw_gen.n213[3] ), 
    .F1(\tw_gen.n213[2] ));
  tw_gen_SLICE_225 \tw_gen.SLICE_225 ( .DI1(\tw_gen.n213[12] ), 
    .DI0(\tw_gen.n213[13] ), .D1(\tw_gen.direction ), 
    .C1(\tw_gen.n82_adj_179[12] ), .B1(\tw_gen.n31 ), .A1(\tw_gen.n82[12] ), 
    .D0(\tw_gen.n31 ), .C0(\tw_gen.direction ), .B0(\tw_gen.n82_adj_179[13] ), 
    .A0(\tw_gen.n82[13] ), .CE(\tw_gen.n268 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[14] ), .Q1(\tw_gen.internal_count[13] ), 
    .F0(\tw_gen.n213[13] ), .F1(\tw_gen.n213[12] ));
  tw_gen_SLICE_227 \tw_gen.SLICE_227 ( .DI1(\tw_gen.n213[10] ), 
    .DI0(\tw_gen.n213[11] ), .D1(\tw_gen.direction ), .C1(\tw_gen.n82[10] ), 
    .B1(\tw_gen.n31 ), .A1(\tw_gen.n82_adj_179[10] ), .D0(\tw_gen.n82[11] ), 
    .C0(\tw_gen.n31 ), .B0(\tw_gen.n82_adj_179[11] ), .A0(\tw_gen.direction ), 
    .CE(\tw_gen.n268 ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.internal_count[12] ), .Q1(\tw_gen.internal_count[11] ), 
    .F0(\tw_gen.n213[11] ), .F1(\tw_gen.n213[10] ));
  tw_gen_SLICE_229 \tw_gen.SLICE_229 ( .DI1(\tw_gen.n213[8] ), 
    .DI0(\tw_gen.n213[9] ), .D1(\tw_gen.n31 ), .C1(\tw_gen.n82[8] ), 
    .B1(\tw_gen.n82_adj_179[8] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n82_adj_179[9] ), 
    .B0(\tw_gen.n82[9] ), .A0(\tw_gen.n31 ), .CE(\tw_gen.n268 ), .LSR(reset_c), 
    .CLK(clk_c), .Q0(\tw_gen.internal_count[10] ), 
    .Q1(\tw_gen.internal_count[9] ), .F0(\tw_gen.n213[9] ), 
    .F1(\tw_gen.n213[8] ));
  tw_gen_SLICE_231 \tw_gen.SLICE_231 ( .DI1(\tw_gen.n213[6] ), 
    .DI0(\tw_gen.n213[7] ), .D1(\tw_gen.n31 ), .C1(\tw_gen.n82[6] ), 
    .B1(\tw_gen.n82_adj_179[6] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.n82[7] ), .C0(\tw_gen.direction ), 
    .B0(\tw_gen.n82_adj_179[7] ), .A0(\tw_gen.n31 ), .CE(\tw_gen.n268 ), 
    .LSR(reset_c), .CLK(clk_c), .Q0(\tw_gen.internal_count[8] ), 
    .Q1(\tw_gen.internal_count[7] ), .F0(\tw_gen.n213[7] ), 
    .F1(\tw_gen.n213[6] ));
  tw_gen_SLICE_232 \tw_gen.SLICE_232 ( .DI0(\tw_gen.n19339 ), 
    .D0(\tw_gen.n31 ), .B0(\tw_gen.direction ), 
    .A0(\tw_gen.internal_count[15] ), .LSR(reset_c), .CLK(clk_c), 
    .Q0(\tw_gen.direction ), .F0(\tw_gen.n19339 ));
  sine_gen_lut_SLICE_234 \sine_gen.lut.SLICE_234 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n3516 ), .B1(\sine_gen.lut.n13510 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n3496 ), 
    .B0(\sine_gen.lut.n9931 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.lut.n3516 ), .F1(\sine_gen.lut.n20908 ));
  sine_gen_lut_SLICE_235 \sine_gen.lut.SLICE_235 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n9931 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.lut.n13_c ), .D0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n13_c ), 
    .F1(\sine_gen.lut.n3496 ));
  sine_gen_lut_SLICE_236 \sine_gen.lut.SLICE_236 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2110 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2110 ), 
    .F1(\sine_gen.lut.n13674 ));
  sine_gen_lut_SLICE_238 \sine_gen.lut.SLICE_238 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n439 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n62 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n439 ), 
    .F1(\sine_gen.lut.n28365 ));
  sine_gen_lut_SLICE_239 \sine_gen.lut.SLICE_239 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.lut.n20804 ), .B1(\sine_gen.lut.n527 ), 
    .A1(\sine_gen.lut.n27843 ), .D0(\sine_gen.lut.n21757 ), 
    .C0(\sine_gen.lut.n28365 ), .B0(\sine_gen.lut.n62 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n20804 ), 
    .F1(\sine_gen.lut.n27846 ));
  sine_gen_lut_SLICE_240 \sine_gen.lut.SLICE_240 ( 
    .D1(\sine_gen.lut.n62_adj_190 ), .C1(\sine_gen.lut.n1934 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n1934 ), .F1(\sine_gen.lut.n28287 ));
  sine_gen_lut_SLICE_241 \sine_gen.lut.SLICE_241 ( .D1(\sine_gen.lut.n28287 ), 
    .C1(\sine_gen.lut.n21759 ), .B1(\sine_gen.lut.n62_adj_190 ), 
    .A1(\sine_gen.address3[6] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n1957 ), .F0(\sine_gen.lut.n21759 ), 
    .F1(\sine_gen.lut.n28290 ));
  sine_gen_lut_SLICE_242 \sine_gen.lut.SLICE_242 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n2319 ), .B0(\sine_gen.lut.n13632 ), 
    .A0(\sine_gen.lut.n28209 ), .F0(\sine_gen.lut.n28212 ));
  sine_gen_lut_SLICE_243 \sine_gen.lut.SLICE_243 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n2415 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n2319 ), .F0(\sine_gen.lut.n28209 ), 
    .F1(\sine_gen.lut.n2319 ));
  sine_gen_lut_SLICE_244 \sine_gen.lut.SLICE_244 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n62_adj_191 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.lut.n13_c ), .F0(\sine_gen.lut.n62_adj_191 ), 
    .F1(\sine_gen.lut.n3490 ));
  sine_gen_lut_SLICE_246 \sine_gen.lut.SLICE_246 ( .D1(\sine_gen.lut.n8766 ), 
    .C1(\sine_gen.lut.n653 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.lut.n13_adj_185 ), 
    .C0(\sine_gen.lut.n8766 ), .B0(\sine_gen.lut.n458 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n653 ), 
    .F1(\sine_gen.lut.n708 ));
  sine_gen_lut_SLICE_248 \sine_gen.lut.SLICE_248 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.lut.n1655 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1655 ), 
    .F1(\sine_gen.lut.n20941 ));
  sine_gen_lut_SLICE_250 \sine_gen.lut.SLICE_250 ( .D0(\sine_gen.lut.n28971 ), 
    .C0(\sine_gen.lut.n13608 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3814 ), .F0(\sine_gen.lut.n28974 ));
  sine_gen_lut_SLICE_251 \sine_gen.lut.SLICE_251 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n3814 ), .B0(\sine_gen.lut.n3910 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n28971 ), 
    .F1(\sine_gen.lut.n3814 ));
  sine_gen_lut_SLICE_252 \sine_gen.lut.SLICE_252 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.lut.n615 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n615 ), 
    .F1(\sine_gen.lut.n13672 ));
  sine_gen_lut_SLICE_254 \sine_gen.lut.SLICE_254 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.lut.n1598 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1598 ), 
    .F1(\sine_gen.lut.n20775 ));
  sine_gen_lut_SLICE_256 \sine_gen.lut.SLICE_256 ( .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.lut.n599 ), .C0(\sine_gen.lut.n1531 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n27771 ), .F1(\sine_gen.lut.n1531 ));
  sine_gen_lut_SLICE_257 \sine_gen.lut.SLICE_257 ( .D0(\sine_gen.lut.n27771 ), 
    .C0(\sine_gen.lut.n1531 ), .B0(\sine_gen.lut.n586 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n27774 ));
  sine_gen_lut_SLICE_258 \sine_gen.lut.SLICE_258 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3150 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3150 ), 
    .F1(\sine_gen.lut.n21031 ));
  sine_gen_lut_SLICE_260 \sine_gen.lut.SLICE_260 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n1224 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1224 ), 
    .F1(\sine_gen.lut.n1376 ));
  sine_gen_lut_SLICE_262 \sine_gen.lut.SLICE_262 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.lut.n3104 ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3104 ), 
    .F1(\sine_gen.lut.n3190 ));
  sine_gen_lut_SLICE_264 \sine_gen.lut.SLICE_264 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3093 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n3093 ), 
    .F1(\sine_gen.lut.n20622 ));
  sine_gen_lut_SLICE_266 \sine_gen.lut.SLICE_266 ( .D0(\sine_gen.lut.n28401 ), 
    .C0(\sine_gen.lut.n824 ), .B0(\sine_gen.lut.n13656 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28404 ));
  sine_gen_lut_SLICE_267 \sine_gen.lut.SLICE_267 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.lut.n920 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n824 ), .F0(\sine_gen.lut.n28401 ), 
    .F1(\sine_gen.lut.n824 ));
  sine_gen_lut_SLICE_268 \sine_gen.lut.SLICE_268 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.lut.n4645 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4645 ), 
    .F1(\sine_gen.lut.n21112 ));
  sine_gen_lut_SLICE_270 \sine_gen.lut.SLICE_270 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.lut.n4588 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4588 ), 
    .F1(\sine_gen.lut.n20472 ));
  sine_gen_lut_SLICE_272 \sine_gen.lut.SLICE_272 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.lut.n3605 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3605 ), 
    .F1(\sine_gen.lut.n13676 ));
  tw_gen_SLICE_274 \tw_gen.SLICE_274 ( .D1(tri_wave_14__N_2), 
    .C1(\tw_gen.n363 ), .B1(\tw_gen.n184 ), .A1(\tw_gen.n185 ), 
    .D0(\tri_wave[15] ), .C0(tri_wave_14__N_2), .B0(\tw_gen.n183 ), 
    .A0(\tw_gen.n184 ), .F0(\tw_gen.n363 ), .F1(\tw_gen.n32_adj_132 ));
  sine_gen_SLICE_276 \sine_gen.SLICE_276 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n29577 ), .B1(\sine_gen.n1839 ), .A1(\sine_gen.n21748 ), 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.lut.n1995 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n21747 ), 
    .F0(\sine_gen.n29577 ), .F1(\sine_gen.n21343 ));
  sine_gen_lut_SLICE_278 \sine_gen.lut.SLICE_278 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.lut.n3824 ), .C0(\sine_gen.lut.n13512 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n19923 ), .F1(\sine_gen.lut.n13512 ));
  sine_gen_lut_SLICE_279 \sine_gen.lut.SLICE_279 ( .D1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3824 ), .F1(\sine_gen.lut.n3620 ));
  sine_gen_lut_SLICE_280 \sine_gen.lut.SLICE_280 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n15 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n4470 ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4470 ), 
    .F1(\sine_gen.lut.n19295 ));
  sine_gen_lut_SLICE_281 \sine_gen.lut.SLICE_281 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n15 ), 
    .F1(\sine_gen.lut.n8662 ));
  sine_gen_lut_SLICE_282 \sine_gen.lut.SLICE_282 ( .D1(\sine_gen.lut.n699 ), 
    .C1(\sine_gen.lut.n684 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n684 ), 
    .F1(\sine_gen.lut.n27975 ));
  sine_gen_lut_SLICE_283 \sine_gen.lut.SLICE_283 ( .D1(\sine_gen.lut.n27975 ), 
    .C1(\sine_gen.lut.n668 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n10097 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n668 ), 
    .F1(\sine_gen.lut.n27978 ));
  sine_gen_lut_SLICE_284 \sine_gen.lut.SLICE_284 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2722 ), .B1(\sine_gen.lut.n2873 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2722 ), .F1(\sine_gen.lut.n21012 ));
  sine_gen_lut_SLICE_285 \sine_gen.lut.SLICE_285 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.lut.n14_adj_278 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n14_adj_278 ), .F1(\sine_gen.lut.n2873 ));
  sine_gen_lut_SLICE_286 \sine_gen.lut.SLICE_286 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2774 ), .A1(\sine_gen.lut.n3096 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n3096 ), .F1(\sine_gen.lut.n2847 ));
  sine_gen_lut_SLICE_287 \sine_gen.lut.SLICE_287 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21210 ), .B1(\sine_gen.lut.n21211 ), 
    .A1(\sine_gen.lut.n28629 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n2847 ), .B0(\sine_gen.lut.n2444 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n21210 ), 
    .F1(\sine_gen.lut.n28632 ));
  sine_gen_lut_SLICE_288 \sine_gen.lut.SLICE_288 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n13522 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.lut.n3026 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n2285 ), 
    .F0(\sine_gen.lut.n13522 ), .F1(\sine_gen.lut.n8421 ));
  sine_gen_lut_SLICE_290 \sine_gen.lut.SLICE_290 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2094 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2094 ), .F1(\sine_gen.lut.n20967 ));
  sine_gen_lut_SLICE_292 \sine_gen.lut.SLICE_292 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2091 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2091 ), .F1(\sine_gen.lut.n2177 ));
  sine_gen_lut_SLICE_294 \sine_gen.lut.SLICE_294 ( .D1(\sine_gen.lut.n20615 ), 
    .C1(\sine_gen.lut.n20627 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n21733 ), .B0(\sine_gen.lut.n986 ), 
    .A0(\sine_gen.lut.n29043 ), .F0(\sine_gen.lut.n20627 ), 
    .F1(\sine_gen.lut.n27969 ));
  sine_gen_lut_SLICE_295 \sine_gen.lut.SLICE_295 ( .D1(\sine_gen.lut.n20603 ), 
    .C1(\sine_gen.lut.n20594 ), .B1(\sine_gen.lut.n27969 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n781_adj_240 ), 
    .C0(\sine_gen.lut.n29229 ), .B0(\sine_gen.lut.n796 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n20594 ), 
    .F1(\sine_gen.lut.n20696 ));
  sine_gen_lut_SLICE_296 \sine_gen.lut.SLICE_296 ( .C1(\sine_gen.address3[7] ), 
    .B1(\sine_gen.lut.n2021 ), .A1(\sine_gen.lut.n13580 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n2001 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n8879 ), 
    .F0(\sine_gen.lut.n2021 ), .F1(\sine_gen.lut.n21373 ));
  sine_gen_lut_SLICE_297 \sine_gen.lut.SLICE_297 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n13_adj_188 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n8915 ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n13_adj_188 ), 
    .F1(\sine_gen.lut.n2001 ));
  sine_gen_lut_SLICE_298 \sine_gen.lut.SLICE_298 ( .D1(\sine_gen.lut.n4593 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.lut.n29793 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.lut.n13494 ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n5186 ), .F1(\sine_gen.lut.n21193 ));
  sine_gen_lut_SLICE_299 \sine_gen.lut.SLICE_299 ( .D1(\sine_gen.lut.n4521 ), 
    .C1(\sine_gen.lut.n13494 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n13494 ), .F1(\sine_gen.lut.n21042 ));
  sine_gen_lut_SLICE_300 \sine_gen.lut.SLICE_300 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n21751 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.lut.n2003 ), .D0(\sine_gen.lut.n501_adj_187 ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n21751 ), 
    .F1(\sine_gen.lut.n2022 ));
  sine_gen_lut_SLICE_301 \sine_gen.lut.SLICE_301 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n17059 ), .B1(\sine_gen.lut.n3190 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.lut.n13460 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n13361 ), .F0(\sine_gen.lut.n2003 ), 
    .F1(\sine_gen.lut.n29103 ));
  sine_gen_lut_SLICE_302 \sine_gen.lut.SLICE_302 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n831 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n930 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n831 ), .F1(\sine_gen.lut.n1010 ));
  sine_gen_lut_SLICE_303 \sine_gen.lut.SLICE_303 ( .D1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n930 ), .F1(\sine_gen.lut.n475_adj_193 ));
  sine_gen_lut_SLICE_304 \sine_gen.lut.SLICE_304 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2975 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n15_adj_183 ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2975 ), 
    .F1(\sine_gen.lut.n18991 ));
  sine_gen_lut_SLICE_305 \sine_gen.lut.SLICE_305 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n15_adj_183 ), 
    .F1(\sine_gen.lut.n8488 ));
  sine_gen_lut_SLICE_306 \sine_gen.lut.SLICE_306 ( .D1(\sine_gen.lut.n4269 ), 
    .C1(\sine_gen.lut.n4591 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4591 ), .F1(\sine_gen.lut.n4342 ));
  sine_gen_lut_SLICE_307 \sine_gen.lut.SLICE_307 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21321 ), .B1(\sine_gen.lut.n21322 ), 
    .A1(\sine_gen.lut.n28755 ), .D0(\sine_gen.lut.n3939 ), 
    .C0(\sine_gen.lut.n4342 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21321 ), 
    .F1(\sine_gen.lut.n28758 ));
  sine_gen_lut_SLICE_308 \sine_gen.lut.SLICE_308 ( .D1(\sine_gen.lut.n22283 ), 
    .C1(\sine_gen.lut.n21078 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n21078 ), .F1(\sine_gen.lut.n21080 ));
  sine_gen_lut_SLICE_309 \sine_gen.lut.SLICE_309 ( .D1(\sine_gen.lut.n21080 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.lut.n13291 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n13291 ), 
    .F1(\sine_gen.lut.n13426 ));
  sine_gen_lut_SLICE_310 \sine_gen.lut.SLICE_310 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n15_adj_184 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.lut.n1480 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1480 ), 
    .F1(\sine_gen.lut.n18689 ));
  sine_gen_lut_SLICE_311 \sine_gen.lut.SLICE_311 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n15_adj_184 ), 
    .F1(\sine_gen.lut.n22313 ));
  sine_gen_lut_SLICE_312 \sine_gen.lut.SLICE_312 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n1653 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n13271 ), .D0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n13271 ), 
    .F1(\sine_gen.lut.n20937 ));
  sine_gen_lut_SLICE_313 \sine_gen.lut.SLICE_313 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1653 ), 
    .F1(\sine_gen.lut.n1607 ));
  sine_gen_lut_SLICE_314 \sine_gen.lut.SLICE_314 ( .D1(\sine_gen.lut.n21712 ), 
    .C1(\sine_gen.lut.n747 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n747 ), 
    .F1(\sine_gen.lut.n27963 ));
  sine_gen_lut_SLICE_315 \sine_gen.lut.SLICE_315 ( .D1(\sine_gen.lut.n28122 ), 
    .C1(\sine_gen.lut.n27966 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n27963 ), 
    .B0(\sine_gen.lut.n731 ), .A0(\sine_gen.lut.n716_adj_189 ), 
    .F0(\sine_gen.lut.n27966 ), .F1(\sine_gen.lut.n20605 ));
  sine_gen_lut_SLICE_316 \sine_gen.lut.SLICE_316 ( .C1(\sine_gen.lut.n21450 ), 
    .B1(\sine_gen.lut.n22238 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21450 ), .F1(\sine_gen.lut.n21452 ));
  sine_gen_lut_SLICE_317 \sine_gen.lut.SLICE_317 ( .D1(\sine_gen.lut.n21452 ), 
    .C1(\sine_gen.lut.n13363 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n13363 ), 
    .F1(\sine_gen.lut.n13404 ));
  sine_gen_lut_SLICE_318 \sine_gen.lut.SLICE_318 ( .D1(\sine_gen.lut.n4597 ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n8660 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4597 ), 
    .F1(\sine_gen.lut.n4684 ));
  sine_gen_lut_SLICE_320 \sine_gen.lut.SLICE_320 ( .D1(\sine_gen.lut.n8486 ), 
    .C1(\sine_gen.lut.n3102 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n3102 ), 
    .F1(\sine_gen.lut.n3189 ));
  sine_gen_lut_SLICE_322 \sine_gen.lut.SLICE_322 ( .C1(\sine_gen.lut.n13596 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n13596 ), .F1(\sine_gen.lut.n8667 ));
  sine_gen_lut_SLICE_324 \sine_gen.lut.SLICE_324 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n3511 ), .B1(\sine_gen.lut.n3391 ), 
    .D0(\sine_gen.lut.n3429 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.lut.n13490 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.lut.n3511 ), .F1(\sine_gen.lut.n20904 ));
  sine_gen_lut_SLICE_325 \sine_gen.lut.SLICE_325 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n13490 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.lut.n3583 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n13490 ), .F1(\sine_gen.lut.n21861 ));
  sine_gen_lut_SLICE_326 \sine_gen.lut.SLICE_326 ( .C1(\sine_gen.lut.n13588 ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n13588 ), .F1(\sine_gen.lut.n8319 ));
  sine_gen_lut_SLICE_328 \sine_gen.lut.SLICE_328 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2662 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2725 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2662 ), 
    .F1(\sine_gen.lut.n28329 ));
  sine_gen_lut_SLICE_329 \sine_gen.lut.SLICE_329 ( .D1(\sine_gen.lut.n28389 ), 
    .C1(\sine_gen.lut.n28332 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n21010 ), .D0(\sine_gen.lut.n5109 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.lut.n28329 ), 
    .A0(\sine_gen.lut.n2816 ), .F0(\sine_gen.lut.n28332 ), 
    .F1(\sine_gen.lut.n28392 ));
  sine_gen_lut_SLICE_330 \sine_gen.lut.SLICE_330 ( .D1(\sine_gen.lut.n13672 ), 
    .C1(\sine_gen.lut.n1694 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.lut.n1607 ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.lut.n8312 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n1694 ), .F1(\sine_gen.lut.n21498 ));
  sine_gen_lut_SLICE_332 \sine_gen.lut.SLICE_332 ( .D1(\sine_gen.lut.n933 ), 
    .C1(\sine_gen.lut.n840 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n840 ), 
    .F1(\sine_gen.lut.n28299 ));
  sine_gen_lut_SLICE_333 \sine_gen.lut.SLICE_333 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n28302 ), .B1(\sine_gen.lut.n20926 ), 
    .A1(\sine_gen.lut.n28473 ), .D0(\sine_gen.lut.n934 ), 
    .C0(\sine_gen.lut.n28299 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n841 ), .F0(\sine_gen.lut.n28302 ), 
    .F1(\sine_gen.lut.n28476 ));
  sine_gen_lut_SLICE_334 \sine_gen.lut.SLICE_334 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n4252 ), .B1(\sine_gen.lut.n21903 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4252 ), 
    .F1(\sine_gen.lut.n29559 ));
  sine_gen_lut_SLICE_335 \sine_gen.lut.SLICE_335 ( .D0(\sine_gen.lut.n4252 ), 
    .C0(\sine_gen.lut.n28503 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n28506 ));
  sine_gen_lut_SLICE_336 \sine_gen.lut.SLICE_336 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n20737 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n20736 ), .D0(\sine_gen.lut.n3198 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.lut.n13361 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n20737 ), 
    .F1(\sine_gen.lut.n28323 ));
  sine_gen_lut_SLICE_337 \sine_gen.lut.SLICE_337 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n3198 ), 
    .F1(\sine_gen.lut.n2831 ));
  sine_gen_lut_SLICE_338 \sine_gen.lut.SLICE_338 ( .D1(\sine_gen.lut.n2011 ), 
    .C1(\sine_gen.lut.n4994 ), .B1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.lut.n4991 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.lut.n13361 ), 
    .F0(\sine_gen.lut.n4994 ), .F1(\sine_gen.lut.n2026 ));
  sine_gen_lut_SLICE_339 \sine_gen.lut.SLICE_339 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n13452 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.lut.n1957 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n13452 ), .F1(\sine_gen.lut.n4991 ));
  sine_gen_lut_SLICE_340 \sine_gen.lut.SLICE_340 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n28281 ), .B1(\sine_gen.lut.n8879 ), 
    .A1(\sine_gen.lut.n1982 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n21796 ), .B0(\sine_gen.lut.n1959 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n28281 ), 
    .F1(\sine_gen.lut.n28284 ));
  sine_gen_lut_SLICE_342 \sine_gen.lut.SLICE_342 ( .D1(\sine_gen.lut.n29685 ), 
    .C1(\sine_gen.lut.n5288 ), .B1(\sine_gen.lut.n4220 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n5288 ), 
    .F1(\sine_gen.lut.n21274 ));
  sine_gen_lut_SLICE_343 \sine_gen.lut.SLICE_343 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n21588 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n21589 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n21588 ), 
    .F1(\sine_gen.lut.n29685 ));
  sine_gen_lut_SLICE_344 \sine_gen.lut.SLICE_344 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n20830 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n20829 ), .D0(\sine_gen.lut.n22061 ), 
    .C0(\sine_gen.lut.n28245 ), .B0(\sine_gen.lut.n2754 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n20830 ), 
    .F1(\sine_gen.lut.n27957 ));
  sine_gen_lut_SLICE_345 \sine_gen.lut.SLICE_345 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n20538 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n20539 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n20538 ), 
    .F1(\sine_gen.lut.n28245 ));
  sine_gen_lut_SLICE_346 \sine_gen.lut.SLICE_346 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n5000 ), .F1(\sine_gen.lut.n2682 ));
  sine_gen_lut_SLICE_347 \sine_gen.lut.SLICE_347 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n8938 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.lut.n5000 ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n8938 ), 
    .F1(\sine_gen.lut.n2183 ));
  sine_gen_lut_SLICE_348 \sine_gen.lut.SLICE_348 ( .C1(\sine_gen.lut.n46 ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n46 ), .F1(\sine_gen.lut.n20623 ));
  sine_gen_lut_SLICE_350 \sine_gen.lut.SLICE_350 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21289 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n28584 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n29667 ), .B0(\sine_gen.lut.n22342 ), 
    .A0(\sine_gen.lut.n3944 ), .F0(\sine_gen.lut.n21289 ), 
    .F1(\sine_gen.lut.n28833 ));
  sine_gen_lut_SLICE_351 \sine_gen.lut.SLICE_351 ( .D1(\sine_gen.lut.n5278 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.lut.n4280 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n5278 ), 
    .F1(\sine_gen.lut.n29667 ));
  sine_gen_lut_SLICE_352 \sine_gen.lut.SLICE_352 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n811 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n823 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n811 ), 
    .F1(\sine_gen.lut.n28155 ));
  sine_gen_lut_SLICE_353 \sine_gen.lut.SLICE_353 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n28158 ), .B1(\sine_gen.lut.n29289 ), 
    .A1(\sine_gen.lut.n29058 ), .D0(\sine_gen.lut.n944 ), 
    .C0(\sine_gen.lut.n28155 ), .B0(\sine_gen.lut.n4864 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28158 ), 
    .F1(\sine_gen.lut.n20518 ));
  sine_gen_lut_SLICE_354 \sine_gen.lut.SLICE_354 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n899 ), .B1(\sine_gen.lut.n981 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n899 ), 
    .F1(\sine_gen.lut.n28131 ));
  sine_gen_lut_SLICE_355 \sine_gen.lut.SLICE_355 ( .D1(\sine_gen.lut.n21159 ), 
    .C1(\sine_gen.lut.n21160 ), .B1(\sine_gen.lut.n28131 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n21160 ), 
    .F1(\sine_gen.lut.n28134 ));
  sine_gen_lut_SLICE_356 \sine_gen.lut.SLICE_356 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2130 ), 
    .F1(\sine_gen.lut.n2128 ));
  sine_gen_lut_SLICE_357 \sine_gen.lut.SLICE_357 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n20971 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n20970 ), .D0(\sine_gen.lut.n2130 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.lut.n8938 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n20971 ), 
    .F1(\sine_gen.lut.n28521 ));
  sine_gen_lut_SLICE_358 \sine_gen.lut.SLICE_358 ( .D1(\sine_gen.lut.n4188 ), 
    .C1(\sine_gen.lut.n29649 ), .B1(\sine_gen.lut.n22094 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.lut.n13494 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n22346 ), .F0(\sine_gen.lut.n29649 ), 
    .F1(\sine_gen.lut.n21295 ));
  sine_gen_lut_SLICE_360 \sine_gen.lut.SLICE_360 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n29535 ), .B1(\sine_gen.lut.n13239 ), 
    .A1(\sine_gen.lut.n22352 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n3448 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.lut.n13494 ), .F0(\sine_gen.lut.n29535 ), 
    .F1(\sine_gen.lut.n21364 ));
  sine_gen_lut_SLICE_362 \sine_gen.lut.SLICE_362 ( .D1(\sine_gen.lut.n13494 ), 
    .C1(\sine_gen.lut.n3576 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n3576 ), .F1(\sine_gen.lut.n5173 ));
  sine_gen_lut_SLICE_363 \sine_gen.lut.SLICE_363 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.lut.n5177 ), 
    .A1(\sine_gen.lut.n3506 ), .D0(\sine_gen.lut.n4524 ), 
    .C0(\sine_gen.lut.n5173 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n5177 ), 
    .F1(\sine_gen.lut.n27783 ));
  sine_gen_lut_SLICE_364 \sine_gen.lut.SLICE_364 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2129 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2088 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2129 ), 
    .F1(\sine_gen.lut.n2169 ));
  sine_gen_lut_SLICE_366 \sine_gen.lut.SLICE_366 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n27729 ), .B1(\sine_gen.lut.n599 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n13438 ), 
    .A0(\sine_gen.lut.n601 ), .F0(\sine_gen.lut.n27729 ), 
    .F1(\sine_gen.lut.n27732 ));
  sine_gen_lut_SLICE_367 \sine_gen.lut.SLICE_367 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n599 ), 
    .F1(\sine_gen.lut.n1553 ));
  sine_gen_lut_SLICE_369 \sine_gen.lut.SLICE_369 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n20745 ), .B1(\sine_gen.lut.n20746 ), 
    .A1(\sine_gen.lut.n27957 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n13674 ), .A0(\sine_gen.lut.n3189 ), 
    .F0(\sine_gen.lut.n20745 ), .F1(\sine_gen.lut.n27960 ));
  sine_gen_lut_SLICE_370 \sine_gen.lut.SLICE_370 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n4217 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n4368 ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4217 ), .F1(\sine_gen.lut.n21276 ));
  sine_gen_lut_SLICE_371 \sine_gen.lut.SLICE_371 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.lut.n14_adj_272 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n14_adj_272 ), .F1(\sine_gen.lut.n4368 ));
  sine_gen_lut_SLICE_372 \sine_gen.lut.SLICE_372 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n647 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n615 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n647 ), 
    .F1(\sine_gen.lut.n29955 ));
  sine_gen_lut_SLICE_373 \sine_gen.lut.SLICE_373 ( .D1(\sine_gen.lut.n22020 ), 
    .C1(\sine_gen.lut.n29958 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n29955 ), 
    .B0(\sine_gen.lut.n619 ), .A0(\sine_gen.lut.n622 ), 
    .F0(\sine_gen.lut.n29958 ), .F1(\sine_gen.lut.n21388 ));
  sine_gen_lut_SLICE_375 \sine_gen.lut.SLICE_375 ( .D1(\sine_gen.lut.n20964 ), 
    .C1(\sine_gen.lut.n20965 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.lut.n2128 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n13249 ), .F0(\sine_gen.lut.n20965 ), 
    .F1(\sine_gen.lut.n28533 ));
  sine_gen_lut_SLICE_376 \sine_gen.lut.SLICE_376 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n4909 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n1277 ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n4909 ), .F1(\sine_gen.lut.n29949 ));
  sine_gen_lut_SLICE_377 \sine_gen.lut.SLICE_377 ( .D0(\sine_gen.lut.n950 ), 
    .C0(\sine_gen.lut.n29949 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n949 ), .F0(\sine_gen.lut.n20392 ));
  sine_gen_lut_SLICE_378 \sine_gen.lut.SLICE_378 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2127 ), .B1(\sine_gen.lut.n2285 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2127 ), 
    .F1(\sine_gen.lut.n20959 ));
  sine_gen_lut_SLICE_380 \sine_gen.lut.SLICE_380 ( .D1(\sine_gen.lut.n2075 ), 
    .C1(\sine_gen.lut.n13343 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n13343 ), 
    .F1(\sine_gen.lut.n28035 ));
  sine_gen_lut_SLICE_381 \sine_gen.lut.SLICE_381 ( .D1(\sine_gen.lut.n28035 ), 
    .C1(\sine_gen.lut.n7978 ), .B1(\sine_gen.lut.n21786 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n7978 ), 
    .F1(\sine_gen.lut.n28038 ));
  sine_gen_lut_SLICE_382 \sine_gen.lut.SLICE_382 ( .D1(\sine_gen.lut.n2741 ), 
    .C1(\sine_gen.lut.n13632 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n13632 ), 
    .F1(\sine_gen.lut.n29613 ));
  sine_gen_lut_SLICE_383 \sine_gen.lut.SLICE_383 ( .D1(\sine_gen.lut.n29613 ), 
    .C1(\sine_gen.lut.n17082 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n17081 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n17082 ), 
    .F1(\sine_gen.lut.n21310 ));
  sine_gen_lut_SLICE_384 \sine_gen.lut.SLICE_384 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n29607 ), .B1(\sine_gen.lut.n13460 ), 
    .A1(\sine_gen.lut.n22396 ), .D0(\sine_gen.lut.n1957 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n1953 ), .F0(\sine_gen.lut.n29607 ), 
    .F1(\sine_gen.lut.n21313 ));
  sine_gen_lut_SLICE_386 \sine_gen.lut.SLICE_386 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2126 ), 
    .F1(\sine_gen.lut.n2425 ));
  sine_gen_lut_SLICE_387 \sine_gen.lut.SLICE_387 ( .D1(\sine_gen.lut.n5006 ), 
    .C1(\sine_gen.lut.n2159 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.lut.n2126 ), 
    .A0(\sine_gen.lut.n2088 ), .F0(\sine_gen.lut.n2159 ), 
    .F1(\sine_gen.lut.n28539 ));
  sine_gen_lut_SLICE_388 \sine_gen.lut.SLICE_388 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2306 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2318 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2306 ), 
    .F1(\sine_gen.lut.n28029 ));
  sine_gen_lut_SLICE_389 \sine_gen.lut.SLICE_389 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28032 ), .B1(\sine_gen.lut.n28242 ), 
    .A1(\sine_gen.lut.n28653 ), .D0(\sine_gen.lut.n5045 ), 
    .C0(\sine_gen.lut.n28029 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2439 ), .F0(\sine_gen.lut.n28032 ), 
    .F1(\sine_gen.lut.n20638 ));
  sine_gen_lut_SLICE_390 \sine_gen.lut.SLICE_390 ( .D1(\sine_gen.lut.n1187 ), 
    .C1(\sine_gen.lut.n954 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n954 ), 
    .F1(\sine_gen.lut.n29943 ));
  sine_gen_lut_SLICE_391 \sine_gen.lut.SLICE_391 ( .D1(\sine_gen.lut.n20394 ), 
    .C1(\sine_gen.lut.n20395 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.lut.n29943 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n20395 ), 
    .F1(\sine_gen.lut.n28011 ));
  sine_gen_lut_SLICE_392 \sine_gen.lut.SLICE_392 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n9591 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.lut.n5238 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n9591 ), .F1(\sine_gen.lut.n5245 ));
  sine_gen_lut_SLICE_393 \sine_gen.lut.SLICE_393 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n5238 ), 
    .F1(\sine_gen.lut.n3962 ));
  sine_gen_lut_SLICE_394 \sine_gen.lut.SLICE_394 ( .D1(\sine_gen.lut.n28005 ), 
    .C1(\sine_gen.lut.n1244 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1244 ), 
    .F1(\sine_gen.lut.n28008 ));
  sine_gen_lut_SLICE_395 \sine_gen.lut.SLICE_395 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1242 ), .B1(\sine_gen.lut.n7990 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1242 ), 
    .F1(\sine_gen.lut.n28005 ));
  sine_gen_lut_SLICE_396 \sine_gen.lut.SLICE_396 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1162 ), .B1(\sine_gen.lut.n883 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1162 ), 
    .F1(\sine_gen.lut.n27909 ));
  sine_gen_lut_SLICE_397 \sine_gen.lut.SLICE_397 ( .D1(\sine_gen.lut.n27909 ), 
    .C1(\sine_gen.lut.n972 ), .B1(\sine_gen.lut.n1266 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n972 ), 
    .F1(\sine_gen.lut.n27912 ));
  sine_gen_lut_SLICE_398 \sine_gen.lut.SLICE_398 ( .D1(\sine_gen.lut.n20841 ), 
    .C1(\sine_gen.lut.n13608 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n13608 ), 
    .F1(\sine_gen.lut.n29541 ));
  sine_gen_lut_SLICE_399 \sine_gen.lut.SLICE_399 ( .D1(\sine_gen.lut.n17070 ), 
    .C1(\sine_gen.lut.n17069 ), .B1(\sine_gen.lut.n29541 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n17069 ), 
    .F1(\sine_gen.lut.n21361 ));
  sine_gen_lut_SLICE_400 \sine_gen.lut.SLICE_400 ( .D1(\sine_gen.lut.n841 ), 
    .C1(\sine_gen.lut.n29937 ), .B1(\sine_gen.lut.n836 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n840 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n1642 ), .F0(\sine_gen.lut.n29937 ), 
    .F1(\sine_gen.lut.n20926 ));
  sine_gen_lut_SLICE_402 \sine_gen.lut.SLICE_402 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2462 ), .B1(\sine_gen.lut.n29511 ), 
    .A1(\sine_gen.lut.n5052 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2462 ), 
    .F1(\sine_gen.lut.n21379 ));
  sine_gen_lut_SLICE_403 \sine_gen.lut.SLICE_403 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n17078 ), .B1(\sine_gen.lut.n17079 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n17078 ), 
    .F1(\sine_gen.lut.n29511 ));
  sine_gen_lut_SLICE_404 \sine_gen.lut.SLICE_404 ( .D1(\sine_gen.lut.n22418 ), 
    .C1(\sine_gen.lut.n27897 ), .B1(\sine_gen.lut.n506 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.lut.n381 ), .B0(\sine_gen.lut.n21681 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n27897 ), 
    .F1(\sine_gen.lut.n27900 ));
  sine_gen_lut_SLICE_406 \sine_gen.lut.SLICE_406 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n9593 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.lut.n3962 ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n9593 ), .F1(\sine_gen.lut.n4028 ));
  sine_gen_lut_SLICE_408 \sine_gen.lut.SLICE_408 ( .D1(\sine_gen.lut.n834 ), 
    .C1(\sine_gen.lut.n928 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n928 ), 
    .F1(\sine_gen.lut.n29931 ));
  sine_gen_lut_SLICE_409 \sine_gen.lut.SLICE_409 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n20929 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n20928 ), .D0(\sine_gen.lut.n836 ), 
    .C0(\sine_gen.lut.n29931 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n22440 ), .F0(\sine_gen.lut.n20929 ), 
    .F1(\sine_gen.lut.n28473 ));
  sine_gen_lut_SLICE_410 \sine_gen.lut.SLICE_410 ( .D1(\sine_gen.lut.n5234 ), 
    .C1(\sine_gen.lut.n3957 ), .B1(\sine_gen.lut.n29475 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3957 ), 
    .F1(\sine_gen.lut.n21406 ));
  sine_gen_lut_SLICE_411 \sine_gen.lut.SLICE_411 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n17060 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n17061 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n17060 ), 
    .F1(\sine_gen.lut.n29475 ));
  sine_gen_lut_SLICE_412 \sine_gen.lut.SLICE_412 ( .D0(\sine_gen.lut.n824 ), 
    .C0(\sine_gen.lut.n29925 ), .B0(\sine_gen.lut.n21417 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n20932 ));
  sine_gen_lut_SLICE_413 \sine_gen.lut.SLICE_413 ( .D1(\sine_gen.lut.n921 ), 
    .C1(\sine_gen.lut.n13660 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n13660 ), 
    .F1(\sine_gen.lut.n29925 ));
  sine_gen_lut_SLICE_414 \sine_gen.lut.SLICE_414 ( .D1(\sine_gen.lut.n28707 ), 
    .C1(\sine_gen.lut.n4234 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4234 ), 
    .F1(\sine_gen.lut.n28710 ));
  sine_gen_lut_SLICE_416 \sine_gen.lut.SLICE_416 ( .D1(\sine_gen.lut.n401 ), 
    .C1(\sine_gen.address2[7] ), .B1(\sine_gen.lut.n63_adj_195 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n13438 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n401 ), 
    .F1(\sine_gen.lut.n408 ));
  sine_gen_lut_SLICE_418 \sine_gen.lut.SLICE_418 ( .D1(\sine_gen.lut.n13249 ), 
    .C1(\sine_gen.lut.n3148 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n3148 ), 
    .F1(\sine_gen.lut.n21027 ));
  sine_gen_lut_SLICE_420 \sine_gen.lut.SLICE_420 ( .D1(\sine_gen.n4 ), 
    .C1(\sine_gen.lut.n1903 ), .B1(\sine_gen.address3[8] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n1896 ), 
    .B0(\sine_gen.lut.n63 ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.lut.n1903 ), .F1(\sine_gen.lut.n20470 ));
  sine_gen_lut_SLICE_421 \sine_gen.lut.SLICE_421 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n13460 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n13460 ), 
    .F1(\sine_gen.lut.n1896 ));
  sine_gen_lut_SLICE_422 \sine_gen.lut.SLICE_422 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2142 ), .B1(\sine_gen.lut.n2110 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2142 ), 
    .F1(\sine_gen.lut.n29913 ));
  sine_gen_lut_SLICE_423 \sine_gen.lut.SLICE_423 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n29916 ), .A1(\sine_gen.lut.n22049 ), 
    .D0(\sine_gen.lut.n2117 ), .C0(\sine_gen.lut.n29913 ), 
    .B0(\sine_gen.lut.n2114 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.lut.n29916 ), .F1(\sine_gen.lut.n21247 ));
  sine_gen_lut_SLICE_424 \sine_gen.lut.SLICE_424 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n20448 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n20449 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n20448 ), 
    .F1(\sine_gen.lut.n29907 ));
  sine_gen_lut_SLICE_425 \sine_gen.lut.SLICE_425 ( .D1(\sine_gen.lut.n29907 ), 
    .C1(\sine_gen.lut.n2725 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n5106 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2725 ), 
    .F1(\sine_gen.lut.n21010 ));
  sine_gen_lut_SLICE_426 \sine_gen.lut.SLICE_426 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n4809 ), .B1(\sine_gen.lut.n1534 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.lut.n594 ), 
    .C0(\sine_gen.lut.n586 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n4809 ), 
    .F1(\sine_gen.lut.n4813 ));
  sine_gen_lut_SLICE_428 \sine_gen.lut.SLICE_428 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n503 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.lut.n13396 ), .D0(\sine_gen.lut.n13514 ), 
    .C0(\sine_gen.lut.n1534 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n503 ), 
    .F1(\sine_gen.lut.n28413 ));
  sine_gen_lut_SLICE_429 \sine_gen.lut.SLICE_429 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n13514 ), .B1(\sine_gen.lut.n8726 ), 
    .A1(\sine_gen.lut.n13271 ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.lut.n594 ), 
    .F0(\sine_gen.lut.n13514 ), .F1(\sine_gen.lut.n21202 ));
  sine_gen_lut_SLICE_430 \sine_gen.lut.SLICE_430 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n508 ), .B1(\sine_gen.lut.n21643 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n1534 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.lut.n13438 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n508 ), 
    .F1(\sine_gen.lut.n527 ));
  sine_gen_lut_SLICE_432 \sine_gen.lut.SLICE_432 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2719 ), .B1(\sine_gen.lut.n2667 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2719 ), 
    .F1(\sine_gen.lut.n29901 ));
  sine_gen_lut_SLICE_433 \sine_gen.lut.SLICE_433 ( .D1(\sine_gen.lut.n21012 ), 
    .C1(\sine_gen.lut.n21013 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n29901 ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.lut.n1960 ), .F0(\sine_gen.lut.n21013 ), 
    .F1(\sine_gen.lut.n28389 ));
  sine_gen_lut_SLICE_434 \sine_gen.lut.SLICE_434 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n654 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n1534 ), .F0(\sine_gen.lut.n709 ));
  sine_gen_lut_SLICE_435 \sine_gen.lut.SLICE_435 ( .C1(\sine_gen.lut.n574 ), 
    .B1(\sine_gen.lut.n13438 ), .A1(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n574 ), 
    .F1(\sine_gen.lut.n654 ));
  sine_gen_lut_SLICE_436 \sine_gen.lut.SLICE_436 ( .D1(\sine_gen.lut.n21441 ), 
    .C1(\sine_gen.lut.n21442 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n1703 ), 
    .A0(\sine_gen.lut.n1534 ), .F0(\sine_gen.lut.n21442 ), 
    .F1(\sine_gen.lut.n28875 ));
  sine_gen_lut_SLICE_437 \sine_gen.lut.SLICE_437 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1703 ), .F1(\sine_gen.lut.n601 ));
  sine_gen_lut_SLICE_438 \sine_gen.lut.SLICE_438 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n21502 ), .B1(\sine_gen.lut.n28860 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n1259 ), 
    .C0(\sine_gen.lut.n29349 ), .B0(\sine_gen.lut.n22031 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n21502 ), 
    .F1(\sine_gen.lut.n28881 ));
  sine_gen_lut_SLICE_439 \sine_gen.lut.SLICE_439 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n21414 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n21415 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n21414 ), 
    .F1(\sine_gen.lut.n29349 ));
  sine_gen_lut_SLICE_440 \sine_gen.lut.SLICE_440 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n29193 ), .B1(\sine_gen.lut.n22332 ), 
    .A1(\sine_gen.lut.n3666 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n21959 ), .B0(\sine_gen.lut.n13504 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n29193 ), 
    .F1(\sine_gen.lut.n29196 ));
  sine_gen_lut_SLICE_442 \sine_gen.lut.SLICE_442 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21677 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3666 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.lut.n3448 ), .F0(\sine_gen.lut.n21677 ), 
    .F1(\sine_gen.lut.n27885 ));
  sine_gen_lut_SLICE_443 \sine_gen.lut.SLICE_443 ( .C1(\sine_gen.lut.n27888 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n27876 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n27885 ), 
    .B0(\sine_gen.lut.n9931 ), .A0(\sine_gen.lut.n3477 ), 
    .F0(\sine_gen.lut.n27888 ), .F1(\sine_gen.lut.n20419 ));
  sine_gen_lut_SLICE_444 \sine_gen.lut.SLICE_444 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2804 ), .B1(\sine_gen.lut.n22380 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2804 ), 
    .F1(\sine_gen.lut.n29895 ));
  sine_gen_lut_SLICE_445 \sine_gen.lut.SLICE_445 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2805 ), .B1(\sine_gen.lut.n29895 ), 
    .A1(\sine_gen.lut.n2661 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2805 ), 
    .F1(\sine_gen.lut.n21016 ));
  sine_gen_lut_SLICE_446 \sine_gen.lut.SLICE_446 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n29295 ), .B1(\sine_gen.lut.n3831 ), 
    .A1(\sine_gen.lut.n3826 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.lut.n3830 ), 
    .A0(\sine_gen.lut.n3922 ), .F0(\sine_gen.lut.n29295 ), 
    .F1(\sine_gen.lut.n21529 ));
  sine_gen_lut_SLICE_448 \sine_gen.lut.SLICE_448 ( .D1(\sine_gen.lut.n21126 ), 
    .C1(\sine_gen.lut.n13656 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n13656 ), 
    .F1(\sine_gen.lut.n29283 ));
  sine_gen_lut_SLICE_449 \sine_gen.lut.SLICE_449 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n17073 ), .B1(\sine_gen.lut.n29283 ), 
    .A1(\sine_gen.lut.n17072 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n17073 ), 
    .F1(\sine_gen.lut.n20521 ));
  sine_gen_lut_SLICE_450 \sine_gen.lut.SLICE_450 ( .D1(\sine_gen.lut.n462 ), 
    .C1(\sine_gen.lut.n458 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n462 ), 
    .F1(\sine_gen.lut.n29277 ));
  sine_gen_lut_SLICE_451 \sine_gen.lut.SLICE_451 ( .D1(\sine_gen.lut.n28008 ), 
    .C1(\sine_gen.lut.n20524 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n13438 ), 
    .C0(\sine_gen.lut.n29277 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n22434 ), .F0(\sine_gen.lut.n20524 ), 
    .F1(\sine_gen.lut.n29265 ));
  sine_gen_lut_SLICE_452 \sine_gen.lut.SLICE_452 ( .D1(\sine_gen.lut.n710 ), 
    .C1(\sine_gen.lut.n27864 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n29355 ), .D0(\sine_gen.lut.n1531 ), 
    .C0(\sine_gen.lut.n27861 ), .B0(\sine_gen.lut.n462 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n27864 ), 
    .F1(\sine_gen.lut.n29358 ));
  sine_gen_lut_SLICE_453 \sine_gen.lut.SLICE_453 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n593 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n593 ), .F1(\sine_gen.lut.n27861 ));
  sine_gen_lut_SLICE_454 \sine_gen.lut.SLICE_454 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n747_adj_200 ), .B1(\sine_gen.lut.n21711 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n747_adj_200 ), 
    .F1(\sine_gen.lut.n27951 ));
  sine_gen_lut_SLICE_455 \sine_gen.lut.SLICE_455 ( .D1(\sine_gen.lut.n27978 ), 
    .C1(\sine_gen.lut.n27954 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.lut.n716_adj_202 ), 
    .C0(\sine_gen.lut.n27951 ), .B0(\sine_gen.lut.n731_adj_201 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n27954 ), 
    .F1(\sine_gen.lut.n29067 ));
  sine_gen_lut_SLICE_456 \sine_gen.lut.SLICE_456 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3637 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3605 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3637 ), 
    .F1(\sine_gen.lut.n29877 ));
  sine_gen_lut_SLICE_457 \sine_gen.lut.SLICE_457 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n29880 ), .B1(\sine_gen.lut.n22080 ), 
    .D0(\sine_gen.lut.n3609 ), .C0(\sine_gen.lut.n29877 ), 
    .B0(\sine_gen.lut.n3612 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n29880 ), .F1(\sine_gen.lut.n21598 ));
  sine_gen_lut_SLICE_458 \sine_gen.lut.SLICE_458 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1366 ), .B1(\sine_gen.lut.n13400 ), 
    .C0(\sine_gen.lut.n13438 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n1366 ), 
    .F1(\sine_gen.lut.n21553 ));
  sine_gen_lut_SLICE_459 \sine_gen.lut.SLICE_459 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n13438 ), .A1(\sine_gen.lut.n465 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n13438 ), .F1(\sine_gen.lut.n489 ));
  sine_gen_lut_SLICE_461 \sine_gen.lut.SLICE_461 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n20808 ), .B1(\sine_gen.lut.n20809 ), 
    .A1(\sine_gen.lut.n28257 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n489 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n479 ), .F0(\sine_gen.lut.n20808 ), 
    .F1(\sine_gen.lut.n28260 ));
  sine_gen_lut_SLICE_462 \sine_gen.lut.SLICE_462 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4660 ), .B1(\sine_gen.lut.n3814 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4660 ), .F1(\sine_gen.lut.n29865 ));
  sine_gen_lut_SLICE_463 \sine_gen.lut.SLICE_463 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21122 ), .B1(\sine_gen.lut.n4762 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n4524 ), 
    .C0(\sine_gen.lut.n29865 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n4521 ), .F0(\sine_gen.lut.n21122 ), 
    .F1(\sine_gen.lut.n27759 ));
  sine_gen_lut_SLICE_464 \sine_gen.lut.SLICE_464 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n597 ), .B1(\sine_gen.lut.n27837 ), 
    .A1(\sine_gen.lut.n596 ), .D0(\sine_gen.lut.n13438 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n632 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n27837 ), 
    .F1(\sine_gen.lut.n27840 ));
  sine_gen_lut_SLICE_466 \sine_gen.lut.SLICE_466 ( .D0(\sine_gen.lut.n3333 ), 
    .C0(\sine_gen.lut.n21676 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.lut.n27873 ));
  sine_gen_lut_SLICE_467 \sine_gen.lut.SLICE_467 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21768 ), .B1(\sine_gen.lut.n3479 ), 
    .A1(\sine_gen.lut.n27873 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n13_c ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n21768 ), 
    .F1(\sine_gen.lut.n27876 ));
  sine_gen_lut_SLICE_468 \sine_gen.lut.SLICE_468 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21025 ), .B1(\sine_gen.lut.n21024 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.lut.n22382 ), 
    .C0(\sine_gen.lut.n29889 ), .B0(\sine_gen.lut.n2449 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n21025 ), 
    .F1(\sine_gen.lut.n27945 ));
  sine_gen_lut_SLICE_469 \sine_gen.lut.SLICE_469 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21021 ), .B1(\sine_gen.lut.n27945 ), 
    .A1(\sine_gen.lut.n21022 ), .D0(\sine_gen.lut.n20446 ), 
    .C0(\sine_gen.lut.n20445 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n28347 ), .F0(\sine_gen.lut.n21021 ), 
    .F1(\sine_gen.lut.n27948 ));
  sine_gen_lut_SLICE_470 \sine_gen.lut.SLICE_470 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21523 ), .B1(\sine_gen.lut.n28902 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n13504 ), 
    .C0(\sine_gen.lut.n4005 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21523 ), .F1(\sine_gen.lut.n29859 ));
  sine_gen_lut_SLICE_471 \sine_gen.lut.SLICE_471 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n28896 ), .B1(\sine_gen.lut.n29322 ), 
    .A1(\sine_gen.lut.n29859 ), .D0(\sine_gen.lut.n5227 ), 
    .C0(\sine_gen.lut.n28893 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3934 ), .F0(\sine_gen.lut.n28896 ), 
    .F1(\sine_gen.lut.n21136 ));
  sine_gen_lut_SLICE_472 \sine_gen.lut.SLICE_472 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n4913 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n1290 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n4913 ), 
    .F1(\sine_gen.lut.n29235 ));
  sine_gen_lut_SLICE_473 \sine_gen.lut.SLICE_473 ( .D1(\sine_gen.lut.n21555 ), 
    .C1(\sine_gen.lut.n21556 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n29235 ), .B0(\sine_gen.lut.n954 ), 
    .A0(\sine_gen.lut.n22422 ), .F0(\sine_gen.lut.n21556 ), 
    .F1(\sine_gen.lut.n28263 ));
  sine_gen_lut_SLICE_474 \sine_gen.lut.SLICE_474 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2779 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2458 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2779 ), 
    .F1(\sine_gen.lut.n29853 ));
  sine_gen_lut_SLICE_475 \sine_gen.lut.SLICE_475 ( .D1(\sine_gen.lut.n29853 ), 
    .C1(\sine_gen.lut.n22386 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n2780 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n22386 ), .F1(\sine_gen.lut.n21139 ));
  sine_gen_lut_SLICE_476 \sine_gen.lut.SLICE_476 ( .D1(\sine_gen.lut.n3900 ), 
    .C1(\sine_gen.lut.n3790 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3790 ), 
    .F1(\sine_gen.lut.n29199 ));
  sine_gen_lut_SLICE_477 \sine_gen.lut.SLICE_477 ( .D1(\sine_gen.lut.n21573 ), 
    .C1(\sine_gen.lut.n21574 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n4593 ), 
    .C0(\sine_gen.lut.n29199 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n5215 ), .F0(\sine_gen.lut.n21574 ), 
    .F1(\sine_gen.lut.n28317 ));
  sine_gen_lut_SLICE_478 \sine_gen.lut.SLICE_478 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n29847 ), .B1(\sine_gen.lut.n2693 ), 
    .A1(\sine_gen.lut.n22056 ), .D0(\sine_gen.lut.n22388 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.lut.n1957 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n29847 ), 
    .F1(\sine_gen.lut.n21142 ));
  sine_gen_lut_SLICE_480 \sine_gen.lut.SLICE_480 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21019 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.lut.n21018 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n2864 ), .B0(\sine_gen.lut.n2865 ), 
    .F0(\sine_gen.lut.n21019 ), .F1(\sine_gen.lut.n29841 ));
  sine_gen_lut_SLICE_481 \sine_gen.lut.SLICE_481 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28344 ), .B1(\sine_gen.lut.n29841 ), 
    .A1(\sine_gen.lut.n21016 ), .D0(\sine_gen.lut.n2809 ), 
    .C0(\sine_gen.lut.n28341 ), .B0(\sine_gen.lut.n5105 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n28344 ), 
    .F1(\sine_gen.lut.n21145 ));
  sine_gen_lut_SLICE_482 \sine_gen.lut.SLICE_482 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n22430 ), .B1(\sine_gen.lut.n29835 ), 
    .A1(\sine_gen.lut.n21701 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n22430 ), 
    .F1(\sine_gen.lut.n20398 ));
  sine_gen_lut_SLICE_483 \sine_gen.lut.SLICE_483 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n4904 ), .B1(\sine_gen.lut.n4870 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n4904 ), 
    .F1(\sine_gen.lut.n29835 ));
  sine_gen_lut_SLICE_484 \sine_gen.lut.SLICE_484 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n29829 ), .B1(\sine_gen.lut.n344 ), 
    .A1(\sine_gen.lut.n21640 ), .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.lut.n21639 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n500 ), .F0(\sine_gen.lut.n29829 ), 
    .F1(\sine_gen.lut.n21166 ));
  sine_gen_lut_SLICE_486 \sine_gen.lut.SLICE_486 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21172 ), .B1(\sine_gen.lut.n28434 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.lut.n5033 ), 
    .C0(\sine_gen.lut.n29823 ), .B0(\sine_gen.lut.n3098 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n21172 ), 
    .F1(\sine_gen.lut.n29001 ));
  sine_gen_lut_SLICE_487 \sine_gen.lut.SLICE_487 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2405 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2295 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2295 ), 
    .F1(\sine_gen.lut.n29823 ));
  sine_gen_lut_SLICE_488 \sine_gen.lut.SLICE_488 ( .D1(\sine_gen.lut.n3710 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n3371 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n3555 ), .B0(\sine_gen.lut.n15_adj_253 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n3710 ), 
    .F1(\sine_gen.lut.n29163 ));
  sine_gen_lut_SLICE_489 \sine_gen.lut.SLICE_489 ( .D1(\sine_gen.lut.n29163 ), 
    .C1(\sine_gen.lut.n5199 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n3711 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.lut.n13263 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n5199 ), .F1(\sine_gen.lut.n21608 ));
  sine_gen_lut_SLICE_490 \sine_gen.lut.SLICE_490 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n20785 ), .B1(\sine_gen.lut.n28212 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n5061 ), .B0(\sine_gen.lut.n2495 ), 
    .F0(\sine_gen.lut.n20785 ), .F1(\sine_gen.lut.n29817 ));
  sine_gen_lut_SLICE_491 \sine_gen.lut.SLICE_491 ( .D1(\sine_gen.lut.n29817 ), 
    .C1(\sine_gen.lut.n28200 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n29052 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n28197 ), .B0(\sine_gen.lut.n22402 ), 
    .A0(\sine_gen.lut.n2421 ), .F0(\sine_gen.lut.n28200 ), 
    .F1(\sine_gen.lut.n21181 ));
  sine_gen_lut_SLICE_492 \sine_gen.lut.SLICE_492 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1666 ), .B1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1666 ), .F1(\sine_gen.lut.n20946 ));
  sine_gen_lut_SLICE_494 \sine_gen.lut.SLICE_494 ( .D1(\sine_gen.lut.n491 ), 
    .C1(\sine_gen.lut.n13361 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n13361 ), 
    .F1(\sine_gen.lut.n29151 ));
  sine_gen_lut_SLICE_495 \sine_gen.lut.SLICE_495 ( .D1(\sine_gen.lut.n28236 ), 
    .C1(\sine_gen.lut.n29154 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.lut.n460 ), .C0(\sine_gen.lut.n475 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n29151 ), 
    .F0(\sine_gen.lut.n29154 ), .F1(\sine_gen.lut.n20758 ));
  sine_gen_lut_SLICE_496 \sine_gen.lut.SLICE_496 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1534 ), .B1(\sine_gen.lut.n491_adj_210 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1534 ), 
    .F1(\sine_gen.lut.n29133 ));
  sine_gen_lut_SLICE_497 \sine_gen.lut.SLICE_497 ( .D1(\sine_gen.lut.n20501 ), 
    .C1(\sine_gen.lut.n20543 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n475_adj_193 ), 
    .C0(\sine_gen.lut.n29133 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n460_adj_214 ), .F0(\sine_gen.lut.n20543 ), 
    .F1(\sine_gen.lut.n28053 ));
  sine_gen_lut_SLICE_498 \sine_gen.lut.SLICE_498 ( 
    .D1(\sine_gen.lut.n491_adj_212 ), .C1(\sine_gen.address1[5] ), 
    .B1(\sine_gen.lut.n4524 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n4524 ), .F1(\sine_gen.lut.n29115 ));
  sine_gen_lut_SLICE_499 \sine_gen.lut.SLICE_499 ( .D1(\sine_gen.lut.n29316 ), 
    .C1(\sine_gen.lut.n29118 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n29115 ), 
    .B0(\sine_gen.lut.n460_adj_244 ), .A0(\sine_gen.lut.n475_adj_213 ), 
    .F0(\sine_gen.lut.n29118 ), .F1(\sine_gen.lut.n20599 ));
  sine_gen_lut_SLICE_500 \sine_gen.lut.SLICE_500 ( .D1(\sine_gen.lut.n3920 ), 
    .C1(\sine_gen.lut.n3821 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n3821 ), .F1(\sine_gen.lut.n4000 ));
  sine_gen_lut_SLICE_501 \sine_gen.lut.SLICE_501 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3920 ), 
    .F1(\sine_gen.lut.n5182 ));
  sine_gen_lut_SLICE_502 \sine_gen.lut.SLICE_502 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4606 ), .B1(\sine_gen.lut.n4512 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4606 ), 
    .F1(\sine_gen.lut.n29811 ));
  sine_gen_lut_SLICE_503 \sine_gen.lut.SLICE_503 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4513 ), .B1(\sine_gen.lut.n29811 ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4513 ), 
    .F1(\sine_gen.lut.n21187 ));
  sine_gen_lut_SLICE_504 \sine_gen.lut.SLICE_504 ( .D1(\sine_gen.lut.n4470 ), 
    .C1(\sine_gen.lut.n4599 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4599 ), 
    .F1(\sine_gen.lut.n29805 ));
  sine_gen_lut_SLICE_505 \sine_gen.lut.SLICE_505 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21190 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n21189 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n29805 ), .B0(\sine_gen.lut.n17064 ), 
    .A0(\sine_gen.lut.n17063 ), .F0(\sine_gen.lut.n21190 ), 
    .F1(\sine_gen.lut.n29691 ));
  sine_gen_lut_SLICE_506 \sine_gen.lut.SLICE_506 ( .D1(\sine_gen.lut.n3659 ), 
    .C1(\sine_gen.lut.n13619 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n3576 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.lut.n13494 ), 
    .F0(\sine_gen.lut.n13619 ), .F1(\sine_gen.lut.n29799 ));
  sine_gen_lut_SLICE_507 \sine_gen.lut.SLICE_507 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21051 ), .B1(\sine_gen.lut.n21052 ), 
    .A1(\sine_gen.lut.n29799 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.lut.n3576 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.lut.n9087 ), .F0(\sine_gen.lut.n21051 ), 
    .F1(\sine_gen.lut.n20401 ));
  sine_gen_lut_SLICE_509 \sine_gen.lut.SLICE_509 ( .D1(\sine_gen.lut.n3638 ), 
    .C1(\sine_gen.lut.n4593 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4593 ), 
    .F1(\sine_gen.lut.n28983 ));
  sine_gen_lut_SLICE_510 \sine_gen.lut.SLICE_510 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n5126 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n3096 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n5126 ), 
    .F1(\sine_gen.lut.n29097 ));
  sine_gen_lut_SLICE_511 \sine_gen.lut.SLICE_511 ( .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.lut.n29097 ), .B0(\sine_gen.lut.n3098 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n20746 ));
  sine_gen_lut_SLICE_512 \sine_gen.lut.SLICE_512 ( .D1(\sine_gen.lut.n21196 ), 
    .C1(\sine_gen.address2[7] ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.lut.n28464 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n29787 ), .B0(\sine_gen.lut.n4851 ), 
    .A0(\sine_gen.lut.n1603 ), .F0(\sine_gen.lut.n21196 ), 
    .F1(\sine_gen.lut.n28479 ));
  sine_gen_lut_SLICE_513 \sine_gen.lut.SLICE_513 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n800 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n910 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n800 ), 
    .F1(\sine_gen.lut.n29787 ));
  sine_gen_lut_SLICE_514 \sine_gen.lut.SLICE_514 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n21151 ), .B1(\sine_gen.lut.n28404 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n4879 ), .A0(\sine_gen.lut.n1000 ), 
    .F0(\sine_gen.lut.n21151 ), .F1(\sine_gen.lut.n29781 ));
  sine_gen_lut_SLICE_515 \sine_gen.lut.SLICE_515 ( .D1(\sine_gen.lut.n20932 ), 
    .C1(\sine_gen.lut.n28314 ), .B1(\sine_gen.lut.n29781 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n926 ), 
    .C0(\sine_gen.lut.n28311 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n22442 ), .F0(\sine_gen.lut.n28314 ), 
    .F1(\sine_gen.lut.n21205 ));
  sine_gen_lut_SLICE_516 \sine_gen.lut.SLICE_516 ( .D1(\sine_gen.n1864 ), 
    .C1(\sine_gen.lut.n21741 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n21741 ), 
    .F1(\sine_gen.lut.n27933 ));
  sine_gen_lut_SLICE_517 \sine_gen.lut.SLICE_517 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.lut.n1898 ), .B0(\sine_gen.lut.n27933 ), 
    .A0(\sine_gen.lut.n21743 ), .F0(\sine_gen.lut.n27936 ));
  sine_gen_lut_SLICE_518 \sine_gen.lut.SLICE_518 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n21201 ), .B1(\sine_gen.lut.n21202 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n465 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n8766 ), .F0(\sine_gen.lut.n21201 ), 
    .F1(\sine_gen.lut.n29775 ));
  sine_gen_lut_SLICE_519 \sine_gen.lut.SLICE_519 ( .D1(\sine_gen.lut.n29775 ), 
    .C1(\sine_gen.lut.n28470 ), .B1(\sine_gen.lut.n21199 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n21656 ), 
    .C0(\sine_gen.lut.n28467 ), .B0(\sine_gen.lut.n800 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28470 ), 
    .F1(\sine_gen.lut.n21208 ));
  sine_gen_lut_SLICE_520 \sine_gen.lut.SLICE_520 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n5091 ), .B1(\sine_gen.lut.n2772 ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n5091 ), .F1(\sine_gen.lut.n29769 ));
  sine_gen_lut_SLICE_521 \sine_gen.lut.SLICE_521 ( .D1(\sine_gen.lut.n29769 ), 
    .C1(\sine_gen.lut.n2444 ), .B1(\sine_gen.lut.n2642 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2444 ), 
    .F1(\sine_gen.lut.n21211 ));
  sine_gen_lut_SLICE_522 \sine_gen.lut.SLICE_522 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2449 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2682 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2449 ), 
    .F1(\sine_gen.lut.n29763 ));
  sine_gen_lut_SLICE_523 \sine_gen.lut.SLICE_523 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21214 ), .B1(\sine_gen.lut.n21213 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.lut.n29763 ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n21214 ), 
    .F1(\sine_gen.lut.n28629 ));
  sine_gen_lut_SLICE_524 \sine_gen.lut.SLICE_524 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.lut.n1658 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1658 ), 
    .F1(\sine_gen.lut.n29919 ));
  sine_gen_lut_SLICE_526 \sine_gen.lut.SLICE_526 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21045 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n21046 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.lut.n3576 ), .A0(\sine_gen.lut.n3448 ), 
    .F0(\sine_gen.lut.n21045 ), .F1(\sine_gen.lut.n29757 ));
  sine_gen_lut_SLICE_527 \sine_gen.lut.SLICE_527 ( .D1(\sine_gen.lut.n5186 ), 
    .C1(\sine_gen.lut.n3653 ), .B1(\sine_gen.lut.n29757 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.lut.n3576 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.lut.n3620 ), 
    .F0(\sine_gen.lut.n3653 ), .F1(\sine_gen.lut.n20404 ));
  sine_gen_lut_SLICE_528 \sine_gen.lut.SLICE_528 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n4861 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n938 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n4861 ), 
    .F1(\sine_gen.lut.n29055 ));
  sine_gen_lut_SLICE_529 \sine_gen.lut.SLICE_529 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n13658 ), .B1(\sine_gen.lut.n29055 ), 
    .A1(\sine_gen.lut.n941 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n13658 ), 
    .F1(\sine_gen.lut.n29058 ));
  sine_gen_lut_SLICE_530 \sine_gen.lut.SLICE_530 ( .D1(\sine_gen.lut.n2416 ), 
    .C1(\sine_gen.lut.n13636 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n13636 ), 
    .F1(\sine_gen.lut.n29049 ));
  sine_gen_lut_SLICE_531 \sine_gen.lut.SLICE_531 ( .D0(\sine_gen.lut.n29049 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.lut.n20658 ), 
    .A0(\sine_gen.lut.n2319 ), .F0(\sine_gen.lut.n29052 ));
  sine_gen_lut_SLICE_532 \sine_gen.lut.SLICE_532 ( .D1(\sine_gen.lut.n10032 ), 
    .C1(\sine_gen.lut.n3678 ), .B1(\sine_gen.lut.n29031 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.lut.n9087 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n5182 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3678 ), 
    .F1(\sine_gen.lut.n29034 ));
  sine_gen_lut_SLICE_534 \sine_gen.lut.SLICE_534 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n9087 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n3625 ), .C0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n9087 ), 
    .F1(\sine_gen.lut.n21061 ));
  sine_gen_lut_SLICE_535 \sine_gen.lut.SLICE_535 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3625 ), 
    .F1(\sine_gen.lut.n4543 ));
  sine_gen_lut_SLICE_536 \sine_gen.lut.SLICE_536 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n21891 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.lut.n3940 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3940 ), 
    .F1(\sine_gen.lut.n4016 ));
  sine_gen_lut_SLICE_538 \sine_gen.lut.SLICE_538 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.lut.n369 ), .B1(\sine_gen.lut.n21634 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n586 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n369 ), 
    .F1(\sine_gen.lut.n27927 ));
  sine_gen_lut_SLICE_539 \sine_gen.lut.SLICE_539 ( .D1(\sine_gen.lut.n27927 ), 
    .C1(\sine_gen.lut.n21636 ), .B1(\sine_gen.lut.n403 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n574 ), .F0(\sine_gen.lut.n21636 ), 
    .F1(\sine_gen.lut.n27930 ));
  sine_gen_lut_SLICE_540 \sine_gen.lut.SLICE_540 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n21812 ), .B1(\sine_gen.lut.n29751 ), 
    .A1(\sine_gen.lut.n22392 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n21812 ), 
    .F1(\sine_gen.lut.n21217 ));
  sine_gen_lut_SLICE_541 \sine_gen.lut.SLICE_541 ( .D1(\sine_gen.lut.n5052 ), 
    .C1(\sine_gen.lut.n5086 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n5086 ), 
    .F1(\sine_gen.lut.n29751 ));
  sine_gen_lut_SLICE_542 \sine_gen.lut.SLICE_542 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21066 ), .B1(\sine_gen.lut.n21067 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n21066 ), 
    .F1(\sine_gen.lut.n29745 ));
  sine_gen_lut_SLICE_543 \sine_gen.lut.SLICE_543 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21220 ), .B1(\sine_gen.lut.n28494 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n22118 ), 
    .C0(\sine_gen.lut.n29745 ), .B0(\sine_gen.lut.n4249 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21220 ), 
    .F1(\sine_gen.lut.n28845 ));
  sine_gen_lut_SLICE_545 \sine_gen.lut.SLICE_545 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n20838 ), .B1(\sine_gen.lut.n28983 ), 
    .A1(\sine_gen.lut.n13620 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n20838 ), 
    .F1(\sine_gen.lut.n21573 ));
  sine_gen_lut_SLICE_546 \sine_gen.lut.SLICE_546 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4578 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n5236 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4578 ), 
    .F1(\sine_gen.lut.n29739 ));
  sine_gen_lut_SLICE_547 \sine_gen.lut.SLICE_547 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4579 ), .B1(\sine_gen.lut.n29739 ), 
    .A1(\sine_gen.lut.n21923 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n21923 ), 
    .F1(\sine_gen.lut.n21223 ));
  sine_gen_lut_SLICE_548 \sine_gen.lut.SLICE_548 ( .D1(\sine_gen.lut.n3555 ), 
    .C1(\sine_gen.lut.n3643 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.lut.n13285 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n501_adj_186 ), 
    .A0(\sine_gen.lut.n9130 ), .F0(\sine_gen.lut.n3643 ), 
    .F1(\sine_gen.lut.n29733 ));
  sine_gen_lut_SLICE_549 \sine_gen.lut.SLICE_549 ( .D1(\sine_gen.lut.n29733 ), 
    .C1(\sine_gen.lut.n3645 ), .B1(\sine_gen.lut.n3644 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n4524 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n3645 ), 
    .F1(\sine_gen.lut.n20407 ));
  sine_gen_lut_SLICE_550 \sine_gen.lut.SLICE_550 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n20974 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n20973 ), .F0(\sine_gen.lut.n29727 ));
  sine_gen_lut_SLICE_551 \sine_gen.lut.SLICE_551 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21250 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.lut.n28518 ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n13409 ), .B0(\sine_gen.lut.n2186 ), 
    .A0(\sine_gen.lut.n29727 ), .F0(\sine_gen.lut.n21250 ), 
    .F1(\sine_gen.lut.n28527 ));
  sine_gen_lut_SLICE_552 \sine_gen.lut.SLICE_552 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.lut.n3398 ), .A1(\sine_gen.lut.n13578 ), 
    .D0(\sine_gen.address1[7] ), .C0(\sine_gen.lut.n3391 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n13490 ), 
    .F0(\sine_gen.lut.n3398 ), .F1(\sine_gen.lut.n20800 ));
  sine_gen_lut_SLICE_553 \sine_gen.lut.SLICE_553 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n13239 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n13239 ), 
    .F1(\sine_gen.lut.n3391 ));
  sine_gen_lut_SLICE_554 \sine_gen.lut.SLICE_554 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n13639 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.lut.n2177 ), .D0(\sine_gen.lut.n13_adj_188 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n8915 ), 
    .A0(\sine_gen.lut.n1953 ), .F0(\sine_gen.lut.n13639 ), 
    .F1(\sine_gen.lut.n29721 ));
  sine_gen_lut_SLICE_555 \sine_gen.lut.SLICE_555 ( .D0(\sine_gen.lut.n29721 ), 
    .C0(\sine_gen.lut.n20967 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n20968 ), .F0(\sine_gen.lut.n21253 ));
  sine_gen_lut_SLICE_556 \sine_gen.lut.SLICE_556 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.lut.n21256 ), .B0(\sine_gen.lut.n21255 ), 
    .A0(\sine_gen.address3[8] ), .F0(\sine_gen.lut.n29715 ));
  sine_gen_lut_SLICE_557 \sine_gen.lut.SLICE_557 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.lut.n28524 ), .B1(\sine_gen.lut.n21253 ), 
    .A1(\sine_gen.lut.n29715 ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n2183 ), .B0(\sine_gen.lut.n10000 ), 
    .A0(\sine_gen.lut.n28521 ), .F0(\sine_gen.lut.n28524 ), 
    .F1(\sine_gen.lut.n29718 ));
  sine_gen_lut_SLICE_558 \sine_gen.lut.SLICE_558 ( .D1(\sine_gen.lut.n2164 ), 
    .C1(\sine_gen.lut.n13643 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.lut.n1957 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.lut.n13452 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n13643 ), 
    .F1(\sine_gen.lut.n29709 ));
  sine_gen_lut_SLICE_559 \sine_gen.lut.SLICE_559 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n20961 ), .B1(\sine_gen.lut.n29709 ), 
    .A1(\sine_gen.lut.n20962 ), .D0(\sine_gen.lut.n13452 ), 
    .C0(\sine_gen.lut.n3026 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n20961 ), 
    .F1(\sine_gen.lut.n21262 ));
  sine_gen_lut_SLICE_560 \sine_gen.lut.SLICE_560 ( .D1(\sine_gen.lut.n20956 ), 
    .C1(\sine_gen.lut.n20955 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.lut.n1953 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.lut.n13452 ), .F0(\sine_gen.lut.n20955 ), 
    .F1(\sine_gen.lut.n29703 ));
  sine_gen_lut_SLICE_561 \sine_gen.lut.SLICE_561 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n2158 ), .B1(\sine_gen.lut.n29703 ), 
    .A1(\sine_gen.lut.n5004 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.lut.n13452 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n2125 ), .F0(\sine_gen.lut.n2158 ), 
    .F1(\sine_gen.lut.n21265 ));
  sine_gen_lut_SLICE_562 \sine_gen.lut.SLICE_562 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n2148 ), .B1(\sine_gen.lut.n2060 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.lut.n1953 ), 
    .C0(\sine_gen.lut.n13_adj_188 ), .B0(\sine_gen.n8915 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n2148 ), 
    .F1(\sine_gen.lut.n29697 ));
  sine_gen_lut_SLICE_563 \sine_gen.lut.SLICE_563 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n2150 ), .B1(\sine_gen.lut.n2149 ), 
    .A1(\sine_gen.lut.n29697 ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.lut.n1960 ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2150 ), .F1(\sine_gen.lut.n21268 ));
  sine_gen_lut_SLICE_565 \sine_gen.lut.SLICE_565 ( .D1(\sine_gen.lut.n21187 ), 
    .C1(\sine_gen.lut.n28458 ), .B1(\sine_gen.lut.n29691 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n28455 ), .B0(\sine_gen.lut.n4518 ), 
    .A0(\sine_gen.lut.n4609 ), .F0(\sine_gen.lut.n28458 ), 
    .F1(\sine_gen.lut.n21271 ));
  sine_gen_lut_SLICE_566 \sine_gen.lut.SLICE_566 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4214 ), .B1(\sine_gen.lut.n4162 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4214 ), 
    .F1(\sine_gen.lut.n29679 ));
  sine_gen_lut_SLICE_567 \sine_gen.lut.SLICE_567 ( .D1(\sine_gen.lut.n21276 ), 
    .C1(\sine_gen.lut.n21277 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n29679 ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.lut.n9699 ), .F0(\sine_gen.lut.n21277 ), 
    .F1(\sine_gen.lut.n28599 ));
  sine_gen_lut_SLICE_568 \sine_gen.lut.SLICE_568 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n46_adj_225 ), .B1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n46_adj_225 ), .F1(\sine_gen.lut.n20776 ));
  sine_gen_lut_SLICE_570 \sine_gen.lut.SLICE_570 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1648 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.lut.n790 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1648 ), 
    .F1(\sine_gen.lut.n1721 ));
  sine_gen_lut_SLICE_572 \sine_gen.lut.SLICE_572 ( .D1(\sine_gen.lut.n22340 ), 
    .C1(\sine_gen.lut.n4299 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4299 ), 
    .F1(\sine_gen.lut.n29673 ));
  sine_gen_lut_SLICE_573 \sine_gen.lut.SLICE_573 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4156 ), .B1(\sine_gen.lut.n29673 ), 
    .A1(\sine_gen.lut.n4300 ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4156 ), 
    .F1(\sine_gen.lut.n21280 ));
  sine_gen_lut_SLICE_574 \sine_gen.lut.SLICE_574 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n2506 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2507 ), .F0(\sine_gen.lut.n27921 ));
  sine_gen_lut_SLICE_575 \sine_gen.lut.SLICE_575 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n27921 ), .B0(\sine_gen.lut.n2509 ), 
    .A0(\sine_gen.lut.n2508 ), .F0(\sine_gen.lut.n27924 ));
  sine_gen_lut_SLICE_576 \sine_gen.lut.SLICE_576 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4274 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3953 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4274 ), 
    .F1(\sine_gen.lut.n29661 ));
  sine_gen_lut_SLICE_577 \sine_gen.lut.SLICE_577 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n22344 ), .B1(\sine_gen.lut.n29661 ), 
    .A1(\sine_gen.lut.n4275 ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n22344 ), .F1(\sine_gen.lut.n21292 ));
  sine_gen_lut_SLICE_578 \sine_gen.lut.SLICE_578 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.lut.n20410 ), .B1(\sine_gen.lut.n20409 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n3371 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3555 ), .F0(\sine_gen.lut.n20410 ), 
    .F1(\sine_gen.lut.n29655 ));
  sine_gen_lut_SLICE_579 \sine_gen.lut.SLICE_579 ( .D1(\sine_gen.lut.n20407 ), 
    .C1(\sine_gen.lut.n27726 ), .B1(\sine_gen.lut.n29655 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.lut.n27723 ), 
    .C0(\sine_gen.lut.n21042 ), .B0(\sine_gen.lut.n21043 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.lut.n27726 ), 
    .F1(\sine_gen.lut.n29658 ));
  sine_gen_lut_SLICE_581 \sine_gen.lut.SLICE_581 ( .D1(\sine_gen.lut.n4543 ), 
    .C1(\sine_gen.lut.n21932 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n21932 ), .F1(\sine_gen.lut.n5344 ));
  sine_gen_lut_SLICE_582 \sine_gen.lut.SLICE_582 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21283 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n21282 ), .D0(\sine_gen.lut.n4360 ), 
    .C0(\sine_gen.lut.n4359 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21283 ), .F1(\sine_gen.lut.n29643 ));
  sine_gen_lut_SLICE_583 \sine_gen.lut.SLICE_583 ( .D1(\sine_gen.lut.n21280 ), 
    .C1(\sine_gen.lut.n28572 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n29643 ), .D0(\sine_gen.lut.n5287 ), 
    .C0(\sine_gen.lut.n4304 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n28569 ), .F0(\sine_gen.lut.n28572 ), 
    .F1(\sine_gen.lut.n21298 ));
  sine_gen_lut_SLICE_584 \sine_gen.lut.SLICE_584 ( .D1(\sine_gen.lut.n2758 ), 
    .C1(\sine_gen.lut.n29637 ), .B1(\sine_gen.lut.n2658 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.lut.n21808 ), 
    .C0(\sine_gen.lut.n2757 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n29637 ), 
    .F1(\sine_gen.lut.n21301 ));
  sine_gen_lut_SLICE_586 \sine_gen.lut.SLICE_586 ( .D1(\sine_gen.lut.n2663 ), 
    .C1(\sine_gen.lut.n2752 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2752 ), 
    .F1(\sine_gen.lut.n29631 ));
  sine_gen_lut_SLICE_587 \sine_gen.lut.SLICE_587 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.lut.n29631 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n21304 ), 
    .F1(\sine_gen.lut.n2667 ));
  sine_gen_lut_SLICE_588 \sine_gen.lut.SLICE_588 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n22394 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2747 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n22394 ), 
    .F1(\sine_gen.lut.n29625 ));
  sine_gen_lut_SLICE_589 \sine_gen.lut.SLICE_589 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n21307 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n21306 ), .D0(\sine_gen.lut.n21003 ), 
    .C0(\sine_gen.lut.n29625 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n21004 ), .F0(\sine_gen.lut.n21307 ), 
    .F1(\sine_gen.lut.n27825 ));
  sine_gen_lut_SLICE_590 \sine_gen.lut.SLICE_590 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.lut.n3490 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n21851 ), .F0(\sine_gen.lut.n29619 ));
  sine_gen_lut_SLICE_591 \sine_gen.lut.SLICE_591 ( 
    .D1(\sine_gen.lut.n7_adj_226 ), .C1(\sine_gen.lut.n21852 ), 
    .B1(\sine_gen.lut.n29619 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.lut.n7 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21852 ), .F1(\sine_gen.lut.n20422 ));
  sine_gen_lut_SLICE_592 \sine_gen.lut.SLICE_592 ( .D1(\sine_gen.lut.n1162 ), 
    .C1(\sine_gen.lut.n1163 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1163 ), 
    .F1(\sine_gen.lut.n27915 ));
  sine_gen_lut_SLICE_593 \sine_gen.lut.SLICE_593 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1256 ), .B1(\sine_gen.lut.n27915 ), 
    .A1(\sine_gen.lut.n1167 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1256 ), 
    .F1(\sine_gen.lut.n27918 ));
  sine_gen_lut_SLICE_594 \sine_gen.lut.SLICE_594 ( .D1(\sine_gen.lut.n1627 ), 
    .C1(\sine_gen.lut.n21241 ), .B1(\sine_gen.lut.n28953 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n21241 ), 
    .F1(\sine_gen.lut.n21555 ));
  sine_gen_lut_SLICE_595 \sine_gen.lut.SLICE_595 ( .D1(\sine_gen.lut.n21238 ), 
    .C1(\sine_gen.lut.n21237 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n21237 ), 
    .F1(\sine_gen.lut.n28953 ));
  sine_gen_lut_SLICE_596 \sine_gen.lut.SLICE_596 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n4920 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n1312 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n4920 ), 
    .F1(\sine_gen.lut.n28941 ));
  sine_gen_lut_SLICE_597 \sine_gen.lut.SLICE_597 ( .D1(\sine_gen.lut.n29139 ), 
    .C1(\sine_gen.lut.n28944 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n21547 ), .D0(\sine_gen.lut.n4922 ), 
    .C0(\sine_gen.lut.n28941 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n1314 ), .F0(\sine_gen.lut.n28944 ), 
    .F1(\sine_gen.lut.n21631 ));
  sine_gen_lut_SLICE_598 \sine_gen.lut.SLICE_598 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.lut.n21301 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n28608 ), .F0(\sine_gen.lut.n29601 ));
  sine_gen_lut_SLICE_599 \sine_gen.lut.SLICE_599 ( .D1(\sine_gen.lut.n29601 ), 
    .C1(\sine_gen.lut.n28488 ), .B1(\sine_gen.lut.n21217 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.lut.n2681 ), 
    .C0(\sine_gen.lut.n28485 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2768 ), .F0(\sine_gen.lut.n28488 ), 
    .F1(\sine_gen.lut.n21316 ));
  sine_gen_lut_SLICE_600 \sine_gen.lut.SLICE_600 ( .D1(\sine_gen.lut.n1230 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.lut.n1167 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1167 ), 
    .F1(\sine_gen.lut.n28929 ));
  sine_gen_lut_SLICE_601 \sine_gen.lut.SLICE_601 ( .D1(\sine_gen.lut.n1321 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.lut.n28929 ), 
    .A1(\sine_gen.lut.n4926 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1321 ), 
    .F1(\sine_gen.lut.n28932 ));
  sine_gen_lut_SLICE_602 \sine_gen.lut.SLICE_602 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3830 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3923 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3830 ), 
    .F1(\sine_gen.lut.n28911 ));
  sine_gen_lut_SLICE_603 \sine_gen.lut.SLICE_603 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n28914 ), .B1(\sine_gen.lut.n28995 ), 
    .A1(\sine_gen.lut.n21529 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n28911 ), .B0(\sine_gen.lut.n3924 ), 
    .A0(\sine_gen.lut.n3831 ), .F0(\sine_gen.lut.n28914 ), 
    .F1(\sine_gen.lut.n28998 ));
  sine_gen_lut_SLICE_604 \sine_gen.lut.SLICE_604 ( .D1(\sine_gen.lut.n4267 ), 
    .C1(\sine_gen.lut.n5273 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n5273 ), .F1(\sine_gen.lut.n29595 ));
  sine_gen_lut_SLICE_605 \sine_gen.lut.SLICE_605 ( .D0(\sine_gen.lut.n3940 ), 
    .C0(\sine_gen.lut.n29595 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3939 ), .F0(\sine_gen.lut.n21322 ));
  sine_gen_lut_SLICE_606 \sine_gen.lut.SLICE_606 ( .D1(\sine_gen.lut.n3570 ), 
    .C1(\sine_gen.lut.n13312 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n13312 ), 
    .F1(\sine_gen.lut.n28899 ));
  sine_gen_lut_SLICE_607 \sine_gen.lut.SLICE_607 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n7969 ), .B1(\sine_gen.lut.n28899 ), 
    .A1(\sine_gen.lut.n21887 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n7969 ), 
    .F1(\sine_gen.lut.n28902 ));
  sine_gen_lut_SLICE_608 \sine_gen.lut.SLICE_608 ( .D1(\sine_gen.lut.n3813 ), 
    .C1(\sine_gen.lut.n3801 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3801 ), 
    .F1(\sine_gen.lut.n28893 ));
  sine_gen_lut_SLICE_610 \sine_gen.lut.SLICE_610 ( .D1(\sine_gen.lut.n21040 ), 
    .C1(\sine_gen.lut.n21039 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.lut.n1960 ), 
    .A0(\sine_gen.lut.n3026 ), .F0(\sine_gen.lut.n21039 ), 
    .F1(\sine_gen.lut.n29589 ));
  sine_gen_lut_SLICE_611 \sine_gen.lut.SLICE_611 ( .D0(\sine_gen.lut.n29589 ), 
    .C0(\sine_gen.lut.n3233 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n5170 ), .F0(\sine_gen.lut.n20425 ));
  sine_gen_lut_SLICE_612 \sine_gen.lut.SLICE_612 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4176 ), 
    .F1(\sine_gen.lut.n3895 ));
  sine_gen_lut_SLICE_613 \sine_gen.lut.SLICE_613 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.lut.n28593 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n4176 ), .D0(\sine_gen.lut.n4591 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.lut.n4272 ), .F0(\sine_gen.lut.n28593 ), 
    .F1(\sine_gen.lut.n28596 ));
  sine_gen_lut_SLICE_614 \sine_gen.lut.SLICE_614 ( .D1(\sine_gen.lut.n4617 ), 
    .C1(\sine_gen.lut.n21481 ), .B1(\sine_gen.lut.n28581 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n21481 ), 
    .F1(\sine_gen.lut.n28584 ));
  sine_gen_lut_SLICE_615 \sine_gen.lut.SLICE_615 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21477 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n21478 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n21477 ), 
    .F1(\sine_gen.lut.n28581 ));
  sine_gen_lut_SLICE_616 \sine_gen.lut.SLICE_616 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n9130 ), .B1(\sine_gen.lut.n3576 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n9130 ), 
    .F1(\sine_gen.lut.n28575 ));
  sine_gen_lut_SLICE_617 \sine_gen.lut.SLICE_617 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n28578 ), .B1(\sine_gen.lut.n21286 ), 
    .A1(\sine_gen.lut.n28833 ), .D0(\sine_gen.lut.n21484 ), 
    .C0(\sine_gen.lut.n28575 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n21483 ), .F0(\sine_gen.lut.n28578 ), 
    .F1(\sine_gen.lut.n21456 ));
  sine_gen_lut_SLICE_618 \sine_gen.lut.SLICE_618 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n526 ), .B1(\sine_gen.lut.n432 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n506 ), .B0(\sine_gen.lut.n8781 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n526 ), 
    .F1(\sine_gen.lut.n27843 ));
  sine_gen_lut_SLICE_619 \sine_gen.lut.SLICE_619 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n13_adj_185 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n8766 ), .D0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n13_adj_185 ), 
    .F1(\sine_gen.lut.n506 ));
  sine_gen_lut_SLICE_620 \sine_gen.lut.SLICE_620 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.lut.n21334 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n21333 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n1876 ), .B0(\sine_gen.lut.n2060 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n21334 ), 
    .F1(\sine_gen.lut.n29583 ));
  sine_gen_lut_SLICE_621 \sine_gen.lut.SLICE_621 ( .D1(\sine_gen.lut.n29583 ), 
    .C1(\sine_gen.lut.n28548 ), .B1(\sine_gen.lut.n21268 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n20952 ), .B0(\sine_gen.lut.n20953 ), 
    .A0(\sine_gen.lut.n28545 ), .F0(\sine_gen.lut.n28548 ), 
    .F1(\sine_gen.lut.n29586 ));
  sine_gen_lut_SLICE_622 \sine_gen.lut.SLICE_622 ( .D1(\sine_gen.lut.n4177 ), 
    .C1(\sine_gen.lut.n3944 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3944 ), 
    .F1(\sine_gen.lut.n29571 ));
  sine_gen_lut_SLICE_623 \sine_gen.lut.SLICE_623 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21346 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n21345 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.lut.n29571 ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21346 ), 
    .F1(\sine_gen.lut.n28755 ));
  sine_gen_lut_SLICE_624 \sine_gen.lut.SLICE_624 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n5234 ), .B1(\sine_gen.lut.n5269 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n5234 ), 
    .F1(\sine_gen.lut.n29565 ));
  sine_gen_lut_SLICE_625 \sine_gen.lut.SLICE_625 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21907 ), .B1(\sine_gen.lut.n29565 ), 
    .A1(\sine_gen.lut.n22348 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n21907 ), 
    .F1(\sine_gen.lut.n21349 ));
  sine_gen_lut_SLICE_626 \sine_gen.lut.SLICE_626 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3828 ), .B1(\sine_gen.lut.n3937 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3828 ), 
    .F1(\sine_gen.lut.n28887 ));
  sine_gen_lut_SLICE_627 \sine_gen.lut.SLICE_627 ( .D1(\sine_gen.lut.n5230 ), 
    .C1(\sine_gen.lut.n3939 ), .B1(\sine_gen.lut.n28887 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3939 ), 
    .F1(\sine_gen.lut.n21516 ));
  sine_gen_lut_SLICE_628 \sine_gen.lut.SLICE_628 ( .D1(\sine_gen.lut.n22414 ), 
    .C1(\sine_gen.lut.n458 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n458 ), 
    .F1(\sine_gen.lut.n28863 ));
  sine_gen_lut_SLICE_629 \sine_gen.lut.SLICE_629 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n28866 ), .B1(\sine_gen.lut.n29331 ), 
    .A1(\sine_gen.lut.n21505 ), .D0(\sine_gen.lut.n21331 ), 
    .C0(\sine_gen.lut.n28863 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n21330 ), .F0(\sine_gen.lut.n28866 ), 
    .F1(\sine_gen.lut.n21514 ));
  sine_gen_lut_SLICE_631 \sine_gen.lut.SLICE_631 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21352 ), .B1(\sine_gen.lut.n28692 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n4253 ), 
    .C0(\sine_gen.lut.n29559 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n4153 ), .F0(\sine_gen.lut.n21352 ), 
    .F1(\sine_gen.lut.n29481 ));
  sine_gen_lut_SLICE_632 \sine_gen.lut.SLICE_632 ( .D1(\sine_gen.lut.n4158 ), 
    .C1(\sine_gen.lut.n4247 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4247 ), 
    .F1(\sine_gen.lut.n29553 ));
  sine_gen_lut_SLICE_633 \sine_gen.lut.SLICE_633 ( .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.lut.n29553 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21355 ));
  sine_gen_lut_SLICE_634 \sine_gen.lut.SLICE_634 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n22350 ), .B1(\sine_gen.lut.n4242 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n22350 ), 
    .F1(\sine_gen.lut.n29547 ));
  sine_gen_lut_SLICE_635 \sine_gen.lut.SLICE_635 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21358 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n28698 ), .D0(\sine_gen.lut.n21384 ), 
    .C0(\sine_gen.lut.n29547 ), .B0(\sine_gen.lut.n21385 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21358 ), 
    .F1(\sine_gen.lut.n28713 ));
  sine_gen_lut_SLICE_636 \sine_gen.lut.SLICE_636 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n950 ), .B1(\sine_gen.lut.n21670 ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n950 ), 
    .F1(\sine_gen.lut.n1026 ));
  sine_gen_lut_SLICE_639 \sine_gen.lut.SLICE_639 ( .C1(\sine_gen.lut.n3977 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.lut.n3664 ), 
    .D0(\sine_gen.lut.n7 ), .C0(\sine_gen.lut.n3895 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3977 ), .F1(\sine_gen.lut.n21577 ));
  sine_gen_lut_SLICE_641 \sine_gen.lut.SLICE_641 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n22314 ), .A1(\sine_gen.lut.n622 ), 
    .D0(\sine_gen.lut.n13_adj_185 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.lut.n22313 ), 
    .F0(\sine_gen.lut.n22314 ), .F1(\sine_gen.lut.n22020 ));
  sine_gen_lut_SLICE_642 \sine_gen.lut.SLICE_642 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n4638 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n7 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4638 ), 
    .F1(\sine_gen.lut.n4711 ));
  sine_gen_lut_SLICE_644 \sine_gen.lut.SLICE_644 ( .D0(\sine_gen.lut.n27816 ), 
    .C0(\sine_gen.lut.n20428 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.address3[8] ), .F0(\sine_gen.lut.n27903 ));
  sine_gen_lut_SLICE_645 \sine_gen.lut.SLICE_645 ( .D1(\sine_gen.lut.n27903 ), 
    .C1(\sine_gen.lut.n27804 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.lut.n20425 ), .D0(\sine_gen.lut.n27801 ), 
    .C0(\sine_gen.lut.n18991 ), .B0(\sine_gen.lut.n3236 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n27804 ), 
    .F1(\sine_gen.lut.n27906 ));
  sine_gen_lut_SLICE_646 \sine_gen.lut.SLICE_646 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n8495 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n5162 ), .F0(\sine_gen.lut.n29529 ));
  sine_gen_lut_SLICE_647 \sine_gen.lut.SLICE_647 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n5164 ), .B0(\sine_gen.lut.n29529 ), 
    .A0(\sine_gen.lut.n3216 ), .F0(\sine_gen.lut.n20431 ));
  sine_gen_lut_SLICE_648 \sine_gen.lut.SLICE_648 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.lut.n21364 ), .B0(\sine_gen.lut.n28710 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.lut.n29523 ));
  sine_gen_lut_SLICE_649 \sine_gen.lut.SLICE_649 ( .D1(\sine_gen.lut.n21361 ), 
    .C1(\sine_gen.lut.n28704 ), .B1(\sine_gen.lut.n29523 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n21147 ), 
    .C0(\sine_gen.lut.n28701 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n21148 ), .F0(\sine_gen.lut.n28704 ), 
    .F1(\sine_gen.lut.n21367 ));
  sine_gen_lut_SLICE_650 \sine_gen.lut.SLICE_650 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.lut.n21313 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n28626 ), .F0(\sine_gen.lut.n29517 ));
  sine_gen_lut_SLICE_651 \sine_gen.lut.SLICE_651 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28620 ), .B1(\sine_gen.lut.n21310 ), 
    .A1(\sine_gen.lut.n29517 ), .D0(\sine_gen.lut.n21537 ), 
    .C0(\sine_gen.lut.n28617 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n21538 ), .F0(\sine_gen.lut.n28620 ), 
    .F1(\sine_gen.lut.n20434 ));
  sine_gen_lut_SLICE_652 \sine_gen.lut.SLICE_652 ( .D1(\sine_gen.lut.n2425 ), 
    .C1(\sine_gen.lut.n2326 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2326 ), .F1(\sine_gen.lut.n2505 ));
  sine_gen_lut_SLICE_654 \sine_gen.lut.SLICE_654 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.lut.n21735 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n1553 ), .D0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21735 ), .F1(\sine_gen.lut.n4980 ));
  sine_gen_lut_SLICE_656 \sine_gen.lut.SLICE_656 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.lut.n1523 ), .B1(\sine_gen.lut.n29415 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1523 ), 
    .F1(\sine_gen.lut.n21445 ));
  sine_gen_lut_SLICE_658 \sine_gen.lut.SLICE_658 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n21489 ), .B1(\sine_gen.lut.n21490 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n21489 ), 
    .F1(\sine_gen.lut.n29505 ));
  sine_gen_lut_SLICE_659 \sine_gen.lut.SLICE_659 ( .D1(\sine_gen.lut.n21381 ), 
    .C1(\sine_gen.lut.n21382 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n29505 ), .B0(\sine_gen.lut.n2802 ), 
    .A0(\sine_gen.lut.n21493 ), .F0(\sine_gen.lut.n21382 ), 
    .F1(\sine_gen.lut.n29061 ));
  sine_gen_lut_SLICE_660 \sine_gen.lut.SLICE_660 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.lut.n2327 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2331 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2327 ), .F1(\sine_gen.lut.n2503 ));
  sine_gen_lut_SLICE_661 \sine_gen.lut.SLICE_661 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2331 ), .A1(\sine_gen.lut.n2336 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2331 ), .F1(\sine_gen.lut.n2507 ));
  sine_gen_lut_SLICE_662 \sine_gen.lut.SLICE_662 ( .D1(\sine_gen.lut.n27783 ), 
    .C1(\sine_gen.lut.n20856 ), .B1(\sine_gen.lut.n20857 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n9130 ), 
    .C0(\sine_gen.lut.n3485 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n20856 ), 
    .F1(\sine_gen.lut.n27786 ));
  sine_gen_lut_SLICE_663 \sine_gen.lut.SLICE_663 ( .D1(\sine_gen.lut.n13285 ), 
    .C1(\sine_gen.lut.n3583 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3583 ), .F1(\sine_gen.lut.n3485 ));
  sine_gen_lut_SLICE_664 \sine_gen.lut.SLICE_664 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n20989 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n20988 ), .F0(\sine_gen.lut.n29499 ));
  sine_gen_lut_SLICE_665 \sine_gen.lut.SLICE_665 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n20437 ), .B1(\sine_gen.lut.n27882 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.lut.n29499 ), 
    .C0(\sine_gen.lut.n20991 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n20992 ), .F0(\sine_gen.lut.n20437 ), 
    .F1(\sine_gen.lut.n29493 ));
  sine_gen_lut_SLICE_666 \sine_gen.lut.SLICE_666 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4157 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n4220 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4157 ), 
    .F1(\sine_gen.lut.n28557 ));
  sine_gen_lut_SLICE_667 \sine_gen.lut.SLICE_667 ( .D1(\sine_gen.lut.n28599 ), 
    .C1(\sine_gen.lut.n28560 ), .B1(\sine_gen.lut.n21274 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n5290 ), 
    .C0(\sine_gen.lut.n28557 ), .B0(\sine_gen.lut.n4311 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n28560 ), 
    .F1(\sine_gen.lut.n28602 ));
  sine_gen_lut_SLICE_668 \sine_gen.lut.SLICE_668 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1603 ), .B1(\sine_gen.lut.n648 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1603 ), 
    .F1(\sine_gen.lut.n28461 ));
  sine_gen_lut_SLICE_669 \sine_gen.lut.SLICE_669 ( .D1(\sine_gen.lut.n28881 ), 
    .C1(\sine_gen.lut.n21499 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n21498 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n29361 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.lut.n1603 ), .F0(\sine_gen.lut.n21499 ), 
    .F1(\sine_gen.lut.n28884 ));
  sine_gen_lut_SLICE_671 \sine_gen.lut.SLICE_671 ( .D1(\sine_gen.lut.n29493 ), 
    .C1(\sine_gen.lut.n27822 ), .B1(\sine_gen.lut.n20431 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.lut.n21031 ), 
    .C0(\sine_gen.lut.n21030 ), .B0(\sine_gen.lut.n27819 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n27822 ), 
    .F1(\sine_gen.lut.n29496 ));
  sine_gen_lut_SLICE_672 \sine_gen.lut.SLICE_672 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n20881 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n20880 ), .F0(\sine_gen.lut.n29487 ));
  sine_gen_lut_SLICE_673 \sine_gen.lut.SLICE_673 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n21391 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.lut.n28746 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n13399 ), .B0(\sine_gen.lut.n29487 ), 
    .A0(\sine_gen.lut.n691 ), .F0(\sine_gen.lut.n21391 ), 
    .F1(\sine_gen.lut.n28851 ));
  sine_gen_lut_SLICE_675 \sine_gen.lut.SLICE_675 ( .D1(\sine_gen.lut.n21349 ), 
    .C1(\sine_gen.lut.n28686 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n29481 ), .D0(\sine_gen.lut.n4176 ), 
    .C0(\sine_gen.lut.n28683 ), .B0(\sine_gen.lut.n4263 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n28686 ), 
    .F1(\sine_gen.lut.n21397 ));
  sine_gen_lut_SLICE_676 \sine_gen.lut.SLICE_676 ( .D1(\sine_gen.lut.n13512 ), 
    .C1(\sine_gen.lut.n986_adj_231 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n986_adj_231 ), 
    .F1(\sine_gen.lut.n20589 ));
  sine_gen_lut_SLICE_678 \sine_gen.lut.SLICE_678 ( .D1(\sine_gen.lut.n20845 ), 
    .C1(\sine_gen.lut.n20844 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n20844 ), 
    .F1(\sine_gen.lut.n29469 ));
  sine_gen_lut_SLICE_679 \sine_gen.lut.SLICE_679 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21409 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n21408 ), .D0(\sine_gen.lut.n20847 ), 
    .C0(\sine_gen.lut.n29469 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n20848 ), .F0(\sine_gen.lut.n21409 ), 
    .F1(\sine_gen.lut.n29307 ));
  sine_gen_lut_SLICE_680 \sine_gen.lut.SLICE_680 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n20949 ), .B1(\sine_gen.lut.n20950 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n1531 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n465 ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n20949 ), 
    .F1(\sine_gen.lut.n29463 ));
  sine_gen_lut_SLICE_681 \sine_gen.lut.SLICE_681 ( .D0(\sine_gen.lut.n4988 ), 
    .C0(\sine_gen.lut.n1738 ), .B0(\sine_gen.lut.n29463 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n21424 ));
  sine_gen_lut_SLICE_682 \sine_gen.lut.SLICE_682 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.lut.n3161 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3161 ), .F1(\sine_gen.lut.n21036 ));
  sine_gen_lut_SLICE_684 \sine_gen.lut.SLICE_684 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n3153 ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3153 ), 
    .F1(\sine_gen.lut.n29883 ));
  sine_gen_lut_SLICE_686 \sine_gen.lut.SLICE_686 ( .D1(\sine_gen.lut.n28857 ), 
    .C1(\sine_gen.lut.n1600 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n4872 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1600 ), 
    .F1(\sine_gen.lut.n28860 ));
  sine_gen_lut_SLICE_687 \sine_gen.lut.SLICE_687 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n21729 ), .B1(\sine_gen.lut.n1598 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21729 ), 
    .F1(\sine_gen.lut.n28857 ));
  sine_gen_lut_SLICE_688 \sine_gen.lut.SLICE_688 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n8321 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n4980 ), .F0(\sine_gen.lut.n29457 ));
  sine_gen_lut_SLICE_689 \sine_gen.lut.SLICE_689 ( .D0(\sine_gen.lut.n1721 ), 
    .C0(\sine_gen.lut.n4982 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n29457 ), .F0(\sine_gen.lut.n21430 ));
  sine_gen_lut_SLICE_690 \sine_gen.lut.SLICE_690 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n5095 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n2785 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n5095 ), 
    .F1(\sine_gen.lut.n29889 ));
  sine_gen_lut_SLICE_692 \sine_gen.lut.SLICE_692 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1262 ), .B1(\sine_gen.lut.n21697 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1262 ), 
    .F1(\sine_gen.lut.n29451 ));
  sine_gen_lut_SLICE_693 \sine_gen.lut.SLICE_693 ( .D1(\sine_gen.lut.n27912 ), 
    .C1(\sine_gen.lut.n20452 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n1163 ), 
    .C0(\sine_gen.lut.n29451 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n1263 ), .F0(\sine_gen.lut.n20452 ), 
    .F1(\sine_gen.lut.n29271 ));
  sine_gen_lut_SLICE_694 \sine_gen.lut.SLICE_694 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.lut.n1186 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1186 ), .F1(\sine_gen.lut.n1356 ));
  sine_gen_lut_SLICE_696 \sine_gen.lut.SLICE_696 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4648 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4648 ), 
    .F1(\sine_gen.lut.n29871 ));
  sine_gen_lut_SLICE_698 \sine_gen.lut.SLICE_698 ( .D1(\sine_gen.lut.n1168 ), 
    .C1(\sine_gen.lut.n1257 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1257 ), 
    .F1(\sine_gen.lut.n29445 ));
  sine_gen_lut_SLICE_699 \sine_gen.lut.SLICE_699 ( .D1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n29445 ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n20455 ), 
    .F1(\sine_gen.lut.n4918 ));
  sine_gen_lut_SLICE_700 \sine_gen.lut.SLICE_700 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n20896 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n20895 ), .F0(\sine_gen.lut.n29439 ));
  sine_gen_lut_SLICE_701 \sine_gen.lut.SLICE_701 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n21433 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.lut.n28812 ), .D0(\sine_gen.lut.n29439 ), 
    .C0(\sine_gen.lut.n20898 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n20899 ), .F0(\sine_gen.lut.n21433 ), 
    .F1(\sine_gen.lut.n29427 ));
  sine_gen_lut_SLICE_702 \sine_gen.lut.SLICE_702 ( .C1(\sine_gen.lut.n4656 ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4656 ), .F1(\sine_gen.lut.n21117 ));
  sine_gen_lut_SLICE_704 \sine_gen.lut.SLICE_704 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n22432 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n1252 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n22432 ), 
    .F1(\sine_gen.lut.n29433 ));
  sine_gen_lut_SLICE_705 \sine_gen.lut.SLICE_705 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n20458 ), .B1(\sine_gen.lut.n27918 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n29433 ), .B0(\sine_gen.lut.n21228 ), 
    .A0(\sine_gen.lut.n21229 ), .F0(\sine_gen.lut.n20458 ), 
    .F1(\sine_gen.lut.n28017 ));
  sine_gen_lut_SLICE_707 \sine_gen.lut.SLICE_707 ( .D1(\sine_gen.lut.n29427 ), 
    .C1(\sine_gen.lut.n28806 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.lut.n21430 ), .D0(\sine_gen.lut.n28803 ), 
    .C0(\sine_gen.lut.n20940 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n20941 ), .F0(\sine_gen.lut.n28806 ), 
    .F1(\sine_gen.lut.n29430 ));
  sine_gen_lut_SLICE_709 \sine_gen.lut.SLICE_709 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n7 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n4521 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4521 ), .F1(\sine_gen.lut.n13263 ));
  sine_gen_lut_SLICE_710 \sine_gen.lut.SLICE_710 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21055 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n21054 ), .D0(\sine_gen.lut.n13231 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n3623 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n21055 ), 
    .F1(\sine_gen.lut.n27711 ));
  sine_gen_lut_SLICE_711 \sine_gen.lut.SLICE_711 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3623 ), 
    .F1(\sine_gen.lut.n3621 ));
  sine_gen_lut_SLICE_712 \sine_gen.lut.SLICE_712 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.lut.n13231 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3586 ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n13231 ), 
    .F1(\sine_gen.lut.n21048 ));
  sine_gen_lut_SLICE_713 \sine_gen.lut.SLICE_713 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3586 ), .B1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3586 ), .F1(\sine_gen.lut.n3672 ));
  sine_gen_lut_SLICE_714 \sine_gen.lut.SLICE_714 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n21678 ), .B1(\sine_gen.lut.n827_adj_232 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n21678 ), 
    .F1(\sine_gen.lut.n27891 ));
  sine_gen_lut_SLICE_715 \sine_gen.lut.SLICE_715 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n27894 ), .B1(\sine_gen.lut.n29013 ), 
    .A1(\sine_gen.lut.n27858 ), .D0(\sine_gen.lut.n781 ), 
    .C0(\sine_gen.lut.n27891 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n796_adj_234 ), .F0(\sine_gen.lut.n27894 ), 
    .F1(\sine_gen.lut.n29016 ));
  sine_gen_lut_SLICE_716 \sine_gen.lut.SLICE_716 ( .D1(\sine_gen.lut.n8662 ), 
    .C1(\sine_gen.lut.n501_adj_186 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n501_adj_186 ), 
    .F1(\sine_gen.lut.n8663 ));
  sine_gen_lut_SLICE_718 \sine_gen.lut.SLICE_718 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3589 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3589 ), .F1(\sine_gen.lut.n21057 ));
  sine_gen_lut_SLICE_720 \sine_gen.lut.SLICE_720 ( .D0(\sine_gen.lut.n21295 ), 
    .C0(\sine_gen.lut.n28596 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.lut.n29409 ));
  sine_gen_lut_SLICE_721 \sine_gen.lut.SLICE_721 ( .D1(\sine_gen.lut.n21292 ), 
    .C1(\sine_gen.lut.n28590 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n29409 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n28587 ), .B0(\sine_gen.lut.n21475 ), 
    .A0(\sine_gen.lut.n21474 ), .F0(\sine_gen.lut.n28590 ), 
    .F1(\sine_gen.lut.n21457 ));
  sine_gen_lut_SLICE_722 \sine_gen.lut.SLICE_722 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2285 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.lut.n2069 ), .D0(\sine_gen.lut.n1957 ), 
    .C0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n5004 ), .F1(\sine_gen.lut.n2149 ));
  sine_gen_lut_SLICE_723 \sine_gen.lut.SLICE_723 ( .D1(\sine_gen.lut.n3026 ), 
    .C1(\sine_gen.lut.n1957 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n1957 ), .F1(\sine_gen.lut.n20952 ));
  sine_gen_lut_SLICE_724 \sine_gen.lut.SLICE_724 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3624 ), .B1(\sine_gen.lut.n3583 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3624 ), 
    .F1(\sine_gen.lut.n3664 ));
  sine_gen_lut_SLICE_726 \sine_gen.lut.SLICE_726 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21226 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n28506 ), .D0(\sine_gen.lut.n4670 ), 
    .C0(\sine_gen.lut.n8663 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21226 ), .F1(\sine_gen.lut.n29403 ));
  sine_gen_lut_SLICE_727 \sine_gen.lut.SLICE_727 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n28500 ), .B1(\sine_gen.lut.n21223 ), 
    .A1(\sine_gen.lut.n29403 ), .D0(\sine_gen.lut.n21064 ), 
    .C0(\sine_gen.lut.n28497 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n21063 ), .F0(\sine_gen.lut.n28500 ), 
    .F1(\sine_gen.lut.n21460 ));
  sine_gen_lut_SLICE_728 \sine_gen.lut.SLICE_728 ( .D1(\sine_gen.lut.n8879 ), 
    .C1(\sine_gen.lut.n501_adj_187 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n501_adj_187 ), 
    .F1(\sine_gen.lut.n1876 ));
  sine_gen_lut_SLICE_730 \sine_gen.lut.SLICE_730 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n8489 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n3175 ), .D0(\sine_gen.lut.n8488 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.lut.n501_adj_187 ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n8489 ), 
    .F1(\sine_gen.lut.n28101 ));
  sine_gen_lut_SLICE_732 \sine_gen.lut.SLICE_732 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3622 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n7 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n3622 ), 
    .F1(\sine_gen.lut.n21049 ));
  sine_gen_lut_SLICE_735 \sine_gen.lut.SLICE_735 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n3654 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n5188 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.lut.n3583 ), .B0(\sine_gen.lut.n3621 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3654 ), 
    .F1(\sine_gen.lut.n27717 ));
  sine_gen_lut_SLICE_736 \sine_gen.lut.SLICE_736 ( .D1(\sine_gen.lut.n21462 ), 
    .C1(\sine_gen.lut.n21463 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n720 ), .A0(\sine_gen.lut.n381 ), 
    .F0(\sine_gen.lut.n21463 ), .F1(\sine_gen.lut.n29391 ));
  sine_gen_lut_SLICE_737 \sine_gen.lut.SLICE_737 ( .D1(\sine_gen.lut.n29391 ), 
    .C1(\sine_gen.lut.n28752 ), .B1(\sine_gen.lut.n21394 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.lut.n9970 ), 
    .C0(\sine_gen.lut.n688 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n28749 ), .F0(\sine_gen.lut.n28752 ), 
    .F1(\sine_gen.lut.n29394 ));
  sine_gen_lut_SLICE_738 \sine_gen.lut.SLICE_738 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n22336 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3448 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3448 ), 
    .F1(\sine_gen.lut.n28497 ));
  sine_gen_lut_SLICE_740 \sine_gen.lut.SLICE_740 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n20862 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.lut.n20863 ), .C0(\sine_gen.lut.n458 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.lut.n586 ), 
    .F0(\sine_gen.lut.n20862 ), .F1(\sine_gen.lut.n29385 ));
  sine_gen_lut_SLICE_741 \sine_gen.lut.SLICE_741 ( .D1(\sine_gen.lut.n29385 ), 
    .C1(\sine_gen.lut.n663 ), .B1(\sine_gen.lut.n4822 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n586 ), 
    .B0(\sine_gen.lut.n630 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n663 ), .F1(\sine_gen.lut.n21472 ));
  sine_gen_lut_SLICE_742 \sine_gen.lut.SLICE_742 ( .D1(\sine_gen.lut.n1672 ), 
    .C1(\sine_gen.lut.n301_adj_217 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n301_adj_217 ), 
    .F1(\sine_gen.lut.n29379 ));
  sine_gen_lut_SLICE_743 \sine_gen.lut.SLICE_743 ( .D1(\sine_gen.lut.n28053 ), 
    .C1(\sine_gen.lut.n20477 ), .B1(\sine_gen.lut.n20489 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.lut.n1666 ), 
    .C0(\sine_gen.lut.n29379 ), .B0(\sine_gen.lut.n270_adj_218 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n20477 ), 
    .F1(\sine_gen.lut.n20681 ));
  sine_gen_lut_SLICE_744 \sine_gen.lut.SLICE_744 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n364_adj_215 ), .B1(\sine_gen.lut.n1287 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n364_adj_215 ), 
    .F1(\sine_gen.lut.n29373 ));
  sine_gen_lut_SLICE_745 \sine_gen.lut.SLICE_745 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n479 ), .B1(\sine_gen.lut.n29373 ), 
    .A1(\sine_gen.lut.n348_adj_216 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n479 ), 
    .F1(\sine_gen.lut.n20489 ));
  sine_gen_lut_SLICE_746 \sine_gen.lut.SLICE_746 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n22322 ), .A1(\sine_gen.lut.n3612 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.lut.n22321 ), .A0(\sine_gen.lut.n13_c ), 
    .F0(\sine_gen.lut.n22322 ), .F1(\sine_gen.lut.n22080 ));
  sine_gen_lut_SLICE_747 \sine_gen.lut.SLICE_747 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n22321 ), .F1(\sine_gen.lut.n4545 ));
  sine_gen_lut_SLICE_748 \sine_gen.lut.SLICE_748 ( .D1(\sine_gen.lut.n21406 ), 
    .C1(\sine_gen.lut.n28776 ), .B1(\sine_gen.lut.n29307 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n5236 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.lut.n28773 ), 
    .A0(\sine_gen.lut.n3960 ), .F0(\sine_gen.lut.n28776 ), 
    .F1(\sine_gen.lut.n21526 ));
  sine_gen_lut_SLICE_749 \sine_gen.lut.SLICE_749 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n20913 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n20914 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n20913 ), 
    .F1(\sine_gen.lut.n28773 ));
  sine_gen_lut_SLICE_750 \sine_gen.lut.SLICE_750 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n4590 ), .B1(\sine_gen.lut.n28491 ), 
    .A1(\sine_gen.lut.n5236 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4590 ), 
    .F1(\sine_gen.lut.n28494 ));
  sine_gen_lut_SLICE_751 \sine_gen.lut.SLICE_751 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n21927 ), .B1(\sine_gen.lut.n4588 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n21927 ), 
    .F1(\sine_gen.lut.n28491 ));
  sine_gen_lut_SLICE_752 \sine_gen.lut.SLICE_752 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1609 ), .B1(\sine_gen.lut.n1480 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1609 ), 
    .F1(\sine_gen.lut.n29367 ));
  sine_gen_lut_SLICE_753 \sine_gen.lut.SLICE_753 ( .D1(\sine_gen.lut.n21495 ), 
    .C1(\sine_gen.lut.n21496 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n124_adj_223 ), 
    .C0(\sine_gen.lut.n29367 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n17075 ), .F0(\sine_gen.lut.n21496 ), 
    .F1(\sine_gen.lut.n29337 ));
  sine_gen_lut_SLICE_754 \sine_gen.lut.SLICE_754 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2333 ), .B1(\sine_gen.lut.n2442 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n2333 ), 
    .F1(\sine_gen.lut.n27939 ));
  sine_gen_lut_SLICE_755 \sine_gen.lut.SLICE_755 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n5048 ), .B1(\sine_gen.lut.n27939 ), 
    .A1(\sine_gen.lut.n2444 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n5048 ), 
    .F1(\sine_gen.lut.n27942 ));
  sine_gen_lut_SLICE_756 \sine_gen.lut.SLICE_756 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3889 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3971 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3889 ), 
    .F1(\sine_gen.lut.n28761 ));
  sine_gen_lut_SLICE_757 \sine_gen.lut.SLICE_757 ( .D1(\sine_gen.lut.n21400 ), 
    .C1(\sine_gen.lut.n28764 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n28905 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n28761 ), .B0(\sine_gen.lut.n20917 ), 
    .A0(\sine_gen.lut.n20916 ), .F0(\sine_gen.lut.n28764 ), 
    .F1(\sine_gen.lut.n28908 ));
  sine_gen_lut_SLICE_758 \sine_gen.lut.SLICE_758 ( .D0(\sine_gen.lut.n709 ), 
    .C0(\sine_gen.lut.n708 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n29355 ));
  sine_gen_lut_SLICE_760 \sine_gen.lut.SLICE_760 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2173 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n2069 ), .D0(\sine_gen.n8915 ), 
    .C0(\sine_gen.lut.n13_adj_188 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n2075 ), .F0(\sine_gen.lut.n2173 ), 
    .F1(\sine_gen.lut.n2216 ));
  sine_gen_lut_SLICE_762 \sine_gen.lut.SLICE_762 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2069 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2069 ), .F1(\sine_gen.lut.n21743 ));
  sine_gen_lut_SLICE_764 \sine_gen.lut.SLICE_764 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1588 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n4872 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1588 ), 
    .F1(\sine_gen.lut.n29343 ));
  sine_gen_lut_SLICE_765 \sine_gen.lut.SLICE_765 ( .D1(\sine_gen.lut.n21725 ), 
    .C1(\sine_gen.lut.n1589 ), .B1(\sine_gen.lut.n29343 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1589 ), 
    .F1(\sine_gen.lut.n21505 ));
  sine_gen_lut_SLICE_767 \sine_gen.lut.SLICE_767 ( .D1(\sine_gen.lut.n29337 ), 
    .C1(\sine_gen.lut.n28830 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n21445 ), .D0(\sine_gen.lut.n1528 ), 
    .C0(\sine_gen.lut.n28827 ), .B0(\sine_gen.lut.n1619 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28830 ), 
    .F1(\sine_gen.lut.n21511 ));
  sine_gen_lut_SLICE_768 \sine_gen.lut.SLICE_768 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n21508 ), .B1(\sine_gen.lut.n28872 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n8315 ), .B0(\sine_gen.lut.n1680 ), 
    .F0(\sine_gen.lut.n21508 ), .F1(\sine_gen.lut.n29331 ));
  sine_gen_lut_SLICE_770 \sine_gen.lut.SLICE_770 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n21967 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n21969 ), .C0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n21967 ), 
    .F1(\sine_gen.lut.n29325 ));
  sine_gen_lut_SLICE_771 \sine_gen.lut.SLICE_771 ( .D1(\sine_gen.lut.n21689 ), 
    .C1(\sine_gen.lut.n10083 ), .B1(\sine_gen.lut.n29325 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n10083 ), 
    .F1(\sine_gen.lut.n20501 ));
  sine_gen_lut_SLICE_772 \sine_gen.lut.SLICE_772 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n20995 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n20994 ), .F0(\sine_gen.lut.n27879 ));
  sine_gen_lut_SLICE_773 \sine_gen.lut.SLICE_773 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n20997 ), .B0(\sine_gen.lut.n20998 ), 
    .A0(\sine_gen.lut.n27879 ), .F0(\sine_gen.lut.n27882 ));
  sine_gen_lut_SLICE_774 \sine_gen.lut.SLICE_774 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.lut.n3928 ), 
    .A1(\sine_gen.lut.n5226 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n5226 ), 
    .F1(\sine_gen.lut.n29319 ));
  sine_gen_lut_SLICE_775 \sine_gen.lut.SLICE_775 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n13611 ), .B1(\sine_gen.lut.n29319 ), 
    .A1(\sine_gen.lut.n3931 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n13611 ), 
    .F1(\sine_gen.lut.n29322 ));
  sine_gen_lut_SLICE_776 \sine_gen.lut.SLICE_776 ( .D1(\sine_gen.lut.n21965 ), 
    .C1(\sine_gen.lut.n21887 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n21887 ), 
    .F1(\sine_gen.lut.n29313 ));
  sine_gen_lut_SLICE_777 \sine_gen.lut.SLICE_777 ( .D1(\sine_gen.lut.n21691 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.lut.n29313 ), 
    .A1(\sine_gen.lut.n10118 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n21691 ), 
    .F1(\sine_gen.lut.n29316 ));
  sine_gen_lut_SLICE_780 \sine_gen.lut.SLICE_780 ( .D1(\sine_gen.n1839 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n21142 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.lut.n28386 ), 
    .F0(\sine_gen.lut.n29301 ), .F1(\sine_gen.n19941 ));
  sine_gen_lut_SLICE_781 \sine_gen.lut.SLICE_781 ( .D1(\sine_gen.lut.n21139 ), 
    .C1(\sine_gen.lut.n28380 ), .B1(\sine_gen.lut.n29301 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.lut.n21622 ), 
    .C0(\sine_gen.lut.n28377 ), .B0(\sine_gen.lut.n21621 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n28380 ), 
    .F1(\sine_gen.lut.n20512 ));
  sine_gen_lut_SLICE_782 \sine_gen.lut.SLICE_782 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n13396 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.lut.n28296 ), .C0(\sine_gen.lut.n20920 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.lut.n29289 ), .F1(\sine_gen.lut.n21679 ));
  sine_gen_lut_SLICE_784 \sine_gen.lut.SLICE_784 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3048 ), .A1(\sine_gen.lut.n1953 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n3048 ), .F1(\sine_gen.lut.n20998 ));
  sine_gen_lut_SLICE_785 \sine_gen.lut.SLICE_785 ( .D1(\sine_gen.lut.n3048 ), 
    .C1(\sine_gen.lut.n21842 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21842 ), .F1(\sine_gen.lut.n5162 ));
  sine_gen_lut_SLICE_787 \sine_gen.lut.SLICE_787 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n27708 ), .B1(\sine_gen.lut.n20398 ), 
    .A1(\sine_gen.lut.n29271 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n27705 ), .B0(\sine_gen.lut.n1186 ), 
    .A0(\sine_gen.lut.n1273 ), .F0(\sine_gen.lut.n27708 ), 
    .F1(\sine_gen.lut.n20527 ));
  sine_gen_lut_SLICE_788 \sine_gen.lut.SLICE_788 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n4818 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n8789 ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n8789 ), 
    .F1(\sine_gen.lut.n688 ));
  sine_gen_lut_SLICE_789 \sine_gen.lut.SLICE_789 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n4818 ), 
    .F1(\sine_gen.lut.n635 ));
  sine_gen_lut_SLICE_791 \sine_gen.lut.SLICE_791 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n27990 ), .B1(\sine_gen.lut.n20521 ), 
    .A1(\sine_gen.lut.n29265 ), .D0(\sine_gen.lut.n21162 ), 
    .C0(\sine_gen.lut.n21163 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n27987 ), .F0(\sine_gen.lut.n27990 ), 
    .F1(\sine_gen.lut.n20530 ));
  sine_gen_lut_SLICE_792 \sine_gen.lut.SLICE_792 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n20878 ), .B1(\sine_gen.lut.n20877 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.lut.n635 ), .B0(\sine_gen.lut.n8789 ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n20878 ), 
    .F1(\sine_gen.lut.n28749 ));
  sine_gen_lut_SLICE_794 \sine_gen.lut.SLICE_794 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n21324 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n21325 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21324 ), 
    .F1(\sine_gen.lut.n29259 ));
  sine_gen_lut_SLICE_795 \sine_gen.lut.SLICE_795 ( .D1(\sine_gen.lut.n28932 ), 
    .C1(\sine_gen.lut.n29262 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.lut.n1230 ), .C0(\sine_gen.lut.n29259 ), 
    .B0(\sine_gen.lut.n4925 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n29262 ), .F1(\sine_gen.lut.n21542 ));
  sine_gen_lut_SLICE_796 \sine_gen.lut.SLICE_796 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n1377 ), .B1(\sine_gen.lut.n1376 ), 
    .A1(\sine_gen.address2[5] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.lut.n465 ), 
    .F0(\sine_gen.lut.n1377 ), .F1(\sine_gen.lut.n29253 ));
  sine_gen_lut_SLICE_797 \sine_gen.lut.SLICE_797 ( .C1(\sine_gen.lut.n29256 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.lut.n21542 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n1378 ), 
    .B0(\sine_gen.lut.n22334 ), .A0(\sine_gen.lut.n29253 ), 
    .F0(\sine_gen.lut.n29256 ), .F1(\sine_gen.lut.n21630 ));
  sine_gen_lut_SLICE_798 \sine_gen.lut.SLICE_798 ( .D1(\sine_gen.lut.n22420 ), 
    .C1(\sine_gen.lut.n1309 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1309 ), 
    .F1(\sine_gen.lut.n29247 ));
  sine_gen_lut_SLICE_799 \sine_gen.lut.SLICE_799 ( .D1(\sine_gen.lut.n29247 ), 
    .C1(\sine_gen.lut.n1310 ), .B1(\sine_gen.lut.n1166 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1310 ), 
    .F1(\sine_gen.lut.n21547 ));
  sine_gen_lut_SLICE_800 \sine_gen.lut.SLICE_800 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28728 ), .B1(\sine_gen.lut.n29061 ), 
    .A1(\sine_gen.lut.n21379 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n28725 ), .B0(\sine_gen.lut.n5054 ), 
    .A0(\sine_gen.lut.n2465 ), .F0(\sine_gen.lut.n28728 ), 
    .F1(\sine_gen.lut.n20620 ));
  sine_gen_lut_SLICE_801 \sine_gen.lut.SLICE_801 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n21531 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n21532 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n21531 ), 
    .F1(\sine_gen.lut.n28725 ));
  sine_gen_lut_SLICE_802 \sine_gen.lut.SLICE_802 ( .D1(\sine_gen.lut.n28227 ), 
    .C1(\sine_gen.lut.n5054 ), .B1(\sine_gen.lut.n3095 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n5054 ), 
    .F1(\sine_gen.lut.n20829 ));
  sine_gen_lut_SLICE_803 \sine_gen.lut.SLICE_803 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n21838 ), .B1(\sine_gen.lut.n3093 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n21838 ), 
    .F1(\sine_gen.lut.n28227 ));
  sine_gen_lut_SLICE_804 \sine_gen.lut.SLICE_804 ( 
    .D1(\sine_gen.lut.n747_adj_196 ), .C1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.lut.n21961 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n747_adj_196 ), .F1(\sine_gen.lut.n29241 ));
  sine_gen_lut_SLICE_805 \sine_gen.lut.SLICE_805 ( .D1(\sine_gen.lut.n27756 ), 
    .C1(\sine_gen.lut.n20588 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n731_adj_239 ), 
    .C0(\sine_gen.lut.n29241 ), .B0(\sine_gen.lut.n716_adj_197 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n20588 ), 
    .F1(\sine_gen.lut.n27993 ));
  sine_gen_lut_SLICE_806 \sine_gen.lut.SLICE_806 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.lut.n29112 ), .B1(\sine_gen.lut.n28170 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.lut.n29109 ), 
    .B0(\sine_gen.lut.n3018 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.lut.n29112 ), .F1(\sine_gen.lut.n20741 ));
  sine_gen_lut_SLICE_807 \sine_gen.lut.SLICE_807 ( .D1(\sine_gen.lut.n3017 ), 
    .C1(\sine_gen.lut.n3111 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3111 ), 
    .F1(\sine_gen.lut.n29109 ));
  sine_gen_lut_SLICE_808 \sine_gen.lut.SLICE_808 ( .D1(\sine_gen.lut.n827 ), 
    .C1(\sine_gen.lut.n21960 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n21960 ), 
    .F1(\sine_gen.lut.n29229 ));
  sine_gen_lut_SLICE_810 \sine_gen.lut.SLICE_810 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1284 ), .B1(\sine_gen.lut.n963 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1284 ), 
    .F1(\sine_gen.lut.n29223 ));
  sine_gen_lut_SLICE_811 \sine_gen.lut.SLICE_811 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n29226 ), .B1(\sine_gen.lut.n28962 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n29223 ), 
    .B0(\sine_gen.lut.n1285 ), .A0(\sine_gen.lut.n22426 ), 
    .F0(\sine_gen.lut.n29226 ), .F1(\sine_gen.lut.n21560 ));
  sine_gen_lut_SLICE_812 \sine_gen.lut.SLICE_812 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n20491 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n20490 ), .F0(\sine_gen.lut.n29217 ));
  sine_gen_lut_SLICE_813 \sine_gen.lut.SLICE_813 ( .D0(\sine_gen.lut.n29217 ), 
    .C0(\sine_gen.lut.n20484 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n20485 ), .F0(\sine_gen.lut.n20596 ));
  sine_gen_lut_SLICE_814 \sine_gen.lut.SLICE_814 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n3918 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3824 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3918 ), 
    .F1(\sine_gen.lut.n29211 ));
  sine_gen_lut_SLICE_815 \sine_gen.lut.SLICE_815 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21562 ), .B1(\sine_gen.lut.n21561 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.lut.n22356 ), 
    .C0(\sine_gen.lut.n29211 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3826 ), .F0(\sine_gen.lut.n21562 ), 
    .F1(\sine_gen.lut.n28995 ));
  sine_gen_lut_SLICE_816 \sine_gen.lut.SLICE_816 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.lut.n13613 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3911 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n13613 ), 
    .F1(\sine_gen.lut.n29205 ));
  sine_gen_lut_SLICE_817 \sine_gen.lut.SLICE_817 ( .D0(\sine_gen.lut.n3814 ), 
    .C0(\sine_gen.lut.n29205 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3913 ), .F0(\sine_gen.lut.n21565 ));
  sine_gen_lut_SLICE_818 \sine_gen.lut.SLICE_818 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21568 ), .B1(\sine_gen.lut.n28974 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n5243 ), .A0(\sine_gen.lut.n3990 ), 
    .F0(\sine_gen.lut.n21568 ), .F1(\sine_gen.lut.n29187 ));
  sine_gen_lut_SLICE_819 \sine_gen.lut.SLICE_819 ( .D1(\sine_gen.lut.n29187 ), 
    .C1(\sine_gen.lut.n28968 ), .B1(\sine_gen.lut.n21565 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n22358 ), 
    .C0(\sine_gen.lut.n28965 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3916 ), .F0(\sine_gen.lut.n28968 ), 
    .F1(\sine_gen.lut.n21583 ));
  sine_gen_lut_SLICE_820 \sine_gen.lut.SLICE_820 ( .C1(\sine_gen.address3[7] ), 
    .B1(\sine_gen.lut.n13359 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.lut.n21178 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n21177 ), 
    .F0(\sine_gen.lut.n29181 ), .F1(\sine_gen.lut.n21682 ));
  sine_gen_lut_SLICE_821 \sine_gen.lut.SLICE_821 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28440 ), .B1(\sine_gen.lut.n21175 ), 
    .A1(\sine_gen.lut.n29181 ), .D0(\sine_gen.lut.n21777 ), 
    .C0(\sine_gen.lut.n28437 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2295 ), .F0(\sine_gen.lut.n28440 ), 
    .F1(\sine_gen.lut.n21586 ));
  sine_gen_lut_SLICE_822 \sine_gen.lut.SLICE_822 ( 
    .D1(\sine_gen.lut.n890_adj_241 ), .C1(\sine_gen.lut.n21657 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21657 ), .F1(\sine_gen.lut.n27855 ));
  sine_gen_lut_SLICE_823 \sine_gen.lut.SLICE_823 ( .D1(\sine_gen.lut.n27855 ), 
    .C1(\sine_gen.lut.n844_adj_243 ), .B1(\sine_gen.lut.n859_adj_242 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n844_adj_243 ), 
    .F1(\sine_gen.lut.n27858 ));
  sine_gen_lut_SLICE_824 \sine_gen.lut.SLICE_824 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n21082 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n21081 ), .F0(\sine_gen.lut.n29175 ));
  sine_gen_lut_SLICE_825 \sine_gen.lut.SLICE_825 ( .C1(\sine_gen.lut.n29178 ), 
    .B1(\sine_gen.lut.n29028 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n13421 ), 
    .B0(\sine_gen.lut.n29175 ), .A0(\sine_gen.lut.n3681 ), 
    .F0(\sine_gen.lut.n29178 ), .F1(\sine_gen.lut.n21602 ));
  sine_gen_lut_SLICE_826 \sine_gen.lut.SLICE_826 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n13615 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3672 ), .D0(\sine_gen.lut.n3448 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n13285 ), 
    .F0(\sine_gen.lut.n13615 ), .F1(\sine_gen.lut.n29169 ));
  sine_gen_lut_SLICE_827 \sine_gen.lut.SLICE_827 ( .D1(\sine_gen.lut.n29034 ), 
    .C1(\sine_gen.lut.n29172 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n21057 ), 
    .B0(\sine_gen.lut.n21058 ), .A0(\sine_gen.lut.n29169 ), 
    .F0(\sine_gen.lut.n29172 ), .F1(\sine_gen.lut.n21605 ));
  sine_gen_lut_SLICE_828 \sine_gen.lut.SLICE_828 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1353 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.lut.n1354 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.lut.n594 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n1353 ), .F1(\sine_gen.lut.n29145 ));
  sine_gen_lut_SLICE_829 \sine_gen.lut.SLICE_829 ( .C1(\sine_gen.lut.n29148 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.lut.n21560 ), 
    .D0(\sine_gen.lut.n1355 ), .C0(\sine_gen.lut.n1356 ), 
    .B0(\sine_gen.lut.n29145 ), .A0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.lut.n29148 ), .F1(\sine_gen.lut.n20911 ));
  sine_gen_lut_SLICE_830 \sine_gen.lut.SLICE_830 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2642 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.lut.n21790 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2642 ), 
    .F1(\sine_gen.lut.n2521 ));
  sine_gen_lut_SLICE_832 \sine_gen.lut.SLICE_832 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n21550 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n21549 ), .C0(\sine_gen.lut.n1369 ), 
    .B0(\sine_gen.lut.n1370 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n21550 ), .F1(\sine_gen.lut.n29139 ));
  sine_gen_lut_SLICE_834 \sine_gen.lut.SLICE_834 ( .D1(\sine_gen.lut.n3873 ), 
    .C1(\sine_gen.lut.n4152 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4152 ), 
    .F1(\sine_gen.lut.n28689 ));
  sine_gen_lut_SLICE_835 \sine_gen.lut.SLICE_835 ( .D1(\sine_gen.lut.n28689 ), 
    .C1(\sine_gen.lut.n4256 ), .B1(\sine_gen.lut.n3962 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4256 ), 
    .F1(\sine_gen.lut.n28692 ));
  sine_gen_lut_SLICE_836 \sine_gen.lut.SLICE_836 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n21957 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n890 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n21957 ), 
    .F1(\sine_gen.lut.n29127 ));
  sine_gen_lut_SLICE_837 \sine_gen.lut.SLICE_837 ( .D1(\sine_gen.lut.n844 ), 
    .C1(\sine_gen.lut.n859 ), .B1(\sine_gen.lut.n29127 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n859 ), 
    .F1(\sine_gen.lut.n20603 ));
  sine_gen_lut_SLICE_838 \sine_gen.lut.SLICE_838 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n20590 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n20589 ), .F0(\sine_gen.lut.n29121 ));
  sine_gen_lut_SLICE_839 \sine_gen.lut.SLICE_839 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.lut.n20611 ), .B1(\sine_gen.lut.n20610 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n29121 ), 
    .C0(\sine_gen.lut.n20583 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n20584 ), .F0(\sine_gen.lut.n20611 ), 
    .F1(\sine_gen.lut.n29073 ));
  sine_gen_lut_SLICE_840 \sine_gen.lut.SLICE_840 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3143 ), .B1(\sine_gen.lut.n2285 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3143 ), 
    .F1(\sine_gen.lut.n3216 ));
  sine_gen_lut_SLICE_843 \sine_gen.lut.SLICE_843 ( .D0(\sine_gen.lut.n1262 ), 
    .C0(\sine_gen.lut.n28869 ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28872 ));
  sine_gen_lut_SLICE_845 \sine_gen.lut.SLICE_845 ( .C1(\sine_gen.lut.n29106 ), 
    .B1(\sine_gen.lut.n20741 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.lut.n29103 ), .C0(\sine_gen.lut.n3193 ), 
    .B0(\sine_gen.lut.n3192 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.lut.n29106 ), .F1(\sine_gen.lut.n21007 ));
  sine_gen_lut_SLICE_846 \sine_gen.lut.SLICE_846 ( 
    .D1(\sine_gen.lut.n827_adj_245 ), .C1(\sine_gen.lut.n21671 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n21671 ), .F1(\sine_gen.lut.n27849 ));
  sine_gen_lut_SLICE_847 \sine_gen.lut.SLICE_847 ( 
    .D1(\sine_gen.lut.n781_adj_247 ), .C1(\sine_gen.lut.n796_adj_246 ), 
    .B1(\sine_gen.lut.n27849 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n796_adj_246 ), .F1(\sine_gen.lut.n27852 ));
  sine_gen_lut_SLICE_848 \sine_gen.lut.SLICE_848 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n2502 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2503 ), .F0(\sine_gen.lut.n29091 ));
  sine_gen_lut_SLICE_849 \sine_gen.lut.SLICE_849 ( .C1(\sine_gen.lut.n29094 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.lut.n27924 ), 
    .D0(\sine_gen.lut.n29091 ), .C0(\sine_gen.lut.n2505 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n10006 ), 
    .F0(\sine_gen.lut.n29094 ), .F1(\sine_gen.lut.n21180 ));
  sine_gen_lut_SLICE_850 \sine_gen.lut.SLICE_850 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n22444 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n22444 ), 
    .F1(\sine_gen.lut.n28467 ));
  sine_gen_lut_SLICE_852 \sine_gen.lut.SLICE_852 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n8669 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n5344 ), .F0(\sine_gen.lut.n29085 ));
  sine_gen_lut_SLICE_853 \sine_gen.lut.SLICE_853 ( .C1(\sine_gen.lut.n29088 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n28194 ), 
    .D0(\sine_gen.lut.n29085 ), .C0(\sine_gen.lut.n5346 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n4711 ), 
    .F0(\sine_gen.lut.n29088 ), .F1(\sine_gen.lut.n20762 ));
  sine_gen_lut_SLICE_854 \sine_gen.lut.SLICE_854 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n939 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n954_adj_192 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n939 ), 
    .F1(\sine_gen.lut.n29079 ));
  sine_gen_lut_SLICE_855 \sine_gen.lut.SLICE_855 ( .D1(\sine_gen.lut.n13648 ), 
    .C1(\sine_gen.lut.n908 ), .B1(\sine_gen.lut.n29079 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n908 ), 
    .F1(\sine_gen.lut.n20615 ));
  sine_gen_lut_SLICE_857 \sine_gen.lut.SLICE_857 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.lut.n28062 ), .B1(\sine_gen.lut.n29073 ), 
    .A1(\sine_gen.lut.n20605 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n20547 ), .B0(\sine_gen.lut.n28059 ), 
    .A0(\sine_gen.lut.n20548 ), .F0(\sine_gen.lut.n28062 ), 
    .F1(\sine_gen.lut.n29076 ));
  sine_gen_lut_SLICE_859 \sine_gen.lut.SLICE_859 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n28026 ), .B1(\sine_gen.lut.n27984 ), 
    .A1(\sine_gen.lut.n29067 ), .D0(\sine_gen.lut.n526_adj_182 ), 
    .C0(\sine_gen.lut.n28023 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n541 ), .F0(\sine_gen.lut.n28026 ), 
    .F1(\sine_gen.lut.n29070 ));
  sine_gen_lut_SLICE_861 \sine_gen.lut.SLICE_861 ( .D1(\sine_gen.lut.n28461 ), 
    .C1(\sine_gen.lut.n21123 ), .B1(\sine_gen.lut.n21124 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21123 ), 
    .F1(\sine_gen.lut.n28464 ));
  sine_gen_lut_SLICE_864 \sine_gen.lut.SLICE_864 ( .D1(\sine_gen.lut.n633 ), 
    .C1(\sine_gen.lut.n597 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n597 ), .F1(\sine_gen.lut.n27765 ));
  sine_gen_lut_SLICE_865 \sine_gen.lut.SLICE_865 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.lut.n27768 ), .B1(\sine_gen.lut.n719 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n27765 ), 
    .B0(\sine_gen.lut.n13438 ), .A0(\sine_gen.lut.n601 ), 
    .F0(\sine_gen.lut.n27768 ), .F1(\sine_gen.lut.n21468 ));
  sine_gen_lut_SLICE_866 \sine_gen.lut.SLICE_866 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n1002_adj_248 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n1017 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1002_adj_248 ), 
    .F1(\sine_gen.lut.n29043 ));
  sine_gen_lut_SLICE_870 \sine_gen.lut.SLICE_870 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.lut.n20758 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.lut.n28188 ), .F0(\sine_gen.lut.n29037 ));
  sine_gen_lut_SLICE_871 \sine_gen.lut.SLICE_871 ( .D1(\sine_gen.lut.n29037 ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.lut.n28182 ), 
    .A1(\sine_gen.lut.n20755 ), .D0(\sine_gen.lut.n28179 ), 
    .C0(\sine_gen.lut.n20622 ), .B0(\sine_gen.lut.n20623 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.lut.n28182 ), 
    .F1(\sine_gen.lut.n29040 ));
  sine_gen_lut_SLICE_872 \sine_gen.lut.SLICE_872 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n494 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n574 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n594 ), 
    .A0(\sine_gen.lut.n13271 ), .F0(\sine_gen.lut.n494 ), 
    .F1(\sine_gen.lut.n20812 ));
  sine_gen_lut_SLICE_874 \sine_gen.lut.SLICE_874 ( .D1(\sine_gen.lut.n21061 ), 
    .C1(\sine_gen.lut.n21060 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n3583 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21060 ), .F1(\sine_gen.lut.n29031 ));
  sine_gen_lut_SLICE_876 \sine_gen.lut.SLICE_876 ( .D1(\sine_gen.lut.n574 ), 
    .C1(\sine_gen.lut.n678 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.lut.n456 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.lut.n593 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n678 ), 
    .F1(\sine_gen.lut.n721 ));
  sine_gen_lut_SLICE_878 \sine_gen.lut.SLICE_878 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n21085 ), .B0(\sine_gen.lut.n21084 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n29025 ));
  sine_gen_lut_SLICE_879 \sine_gen.lut.SLICE_879 ( .D0(\sine_gen.lut.n29025 ), 
    .C0(\sine_gen.lut.n21087 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n21088 ), .F0(\sine_gen.lut.n29028 ));
  sine_gen_lut_SLICE_880 \sine_gen.lut.SLICE_880 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.lut.n13476 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n13476 ), .F1(\sine_gen.lut.n8493 ));
  sine_gen_lut_SLICE_882 \sine_gen.lut.SLICE_882 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2681 ), 
    .F1(\sine_gen.lut.n2329 ));
  sine_gen_lut_SLICE_883 \sine_gen.lut.SLICE_883 ( .D1(\sine_gen.lut.n2681 ), 
    .C1(\sine_gen.lut.n28383 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n3096 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n2777 ), .F0(\sine_gen.lut.n28383 ), 
    .F1(\sine_gen.lut.n28386 ));
  sine_gen_lut_SLICE_884 \sine_gen.lut.SLICE_884 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n22364 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n3692 ), .F0(\sine_gen.lut.n29019 ));
  sine_gen_lut_SLICE_885 \sine_gen.lut.SLICE_885 ( .D0(\sine_gen.lut.n29019 ), 
    .C0(\sine_gen.lut.n21093 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.lut.n21094 ), .F0(\sine_gen.lut.n29022 ));
  sine_gen_lut_SLICE_886 \sine_gen.lut.SLICE_886 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n27750 ), .B1(\sine_gen.lut.n27834 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.lut.n986_adj_271 ), 
    .C0(\sine_gen.lut.n27747 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n21745 ), .F0(\sine_gen.lut.n27750 ), 
    .F1(\sine_gen.lut.n29013 ));
  sine_gen_lut_SLICE_889 \sine_gen.lut.SLICE_889 ( .D1(\sine_gen.lut.n21169 ), 
    .C1(\sine_gen.lut.n28422 ), .B1(\sine_gen.lut.n29001 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n28419 ), .B0(\sine_gen.lut.n2312 ), 
    .A0(\sine_gen.lut.n2413 ), .F0(\sine_gen.lut.n28422 ), 
    .F1(\sine_gen.lut.n21585 ));
  sine_gen_lut_SLICE_890 \sine_gen.lut.SLICE_890 ( 
    .D1(\sine_gen.lut.n954_adj_251 ), .C1(\sine_gen.lut.n939_adj_250 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n939_adj_250 ), .F1(\sine_gen.lut.n27831 ));
  sine_gen_lut_SLICE_891 \sine_gen.lut.SLICE_891 ( .D1(\sine_gen.lut.n27831 ), 
    .C1(\sine_gen.lut.n908_adj_252 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n13624 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n908_adj_252 ), 
    .F1(\sine_gen.lut.n27834 ));
  sine_gen_lut_SLICE_894 \sine_gen.lut.SLICE_894 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n4874 ), 
    .F1(\sine_gen.lut.n834 ));
  sine_gen_lut_SLICE_895 \sine_gen.lut.SLICE_895 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.lut.n9617 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n4874 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n9617 ), .F1(\sine_gen.lut.n4881 ));
  sine_gen_lut_SLICE_896 \sine_gen.lut.SLICE_896 ( .D1(\sine_gen.lut.n21878 ), 
    .C1(\sine_gen.lut.n28989 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n3790 ), .D0(\sine_gen.lut.n7 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n28989 ), 
    .F1(\sine_gen.lut.n28992 ));
  sine_gen_lut_SLICE_898 \sine_gen.lut.SLICE_898 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n1998 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.lut.n13359 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n13576 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.lut.n13361 ), .F0(\sine_gen.lut.n1998 ), 
    .F1(\sine_gen.lut.n28665 ));
  sine_gen_lut_SLICE_899 \sine_gen.lut.SLICE_899 ( .D1(\sine_gen.lut.n28665 ), 
    .C1(\sine_gen.lut.n13647 ), .B1(\sine_gen.lut.n63 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n13576 ), .B0(\sine_gen.lut.n2069 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n13647 ), 
    .F1(\sine_gen.lut.n28668 ));
  sine_gen_lut_SLICE_900 \sine_gen.lut.SLICE_900 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.lut.n3555 ), .B1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3555 ), 
    .F1(\sine_gen.lut.n4731 ));
  sine_gen_lut_SLICE_902 \sine_gen.lut.SLICE_902 ( 
    .C1(\sine_gen.lut.n15_adj_253 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n15_adj_253 ), .F1(\sine_gen.lut.n21851 ));
  sine_gen_lut_SLICE_903 \sine_gen.lut.SLICE_903 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n3591 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.lut.n7 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.lut.n7 ), 
    .A0(\sine_gen.lut.n15_adj_253 ), .F0(\sine_gen.lut.n3479 ), 
    .F1(\sine_gen.lut.n21054 ));
  sine_gen_lut_SLICE_904 \sine_gen.lut.SLICE_904 ( .D1(\sine_gen.lut.n21879 ), 
    .C1(\sine_gen.lut.n4531 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4531 ), .F1(\sine_gen.lut.n28977 ));
  sine_gen_lut_SLICE_905 \sine_gen.lut.SLICE_905 ( .D1(\sine_gen.lut.n21571 ), 
    .C1(\sine_gen.lut.n21570 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.lut.n28317 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n28977 ), .B0(\sine_gen.lut.n3908 ), 
    .A0(\sine_gen.lut.n3807 ), .F0(\sine_gen.lut.n21570 ), 
    .F1(\sine_gen.lut.n28320 ));
  sine_gen_lut_SLICE_906 \sine_gen.lut.SLICE_906 ( .D1(\sine_gen.lut.n22404 ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n22404 ), 
    .F1(\sine_gen.lut.n28437 ));
  sine_gen_lut_SLICE_909 \sine_gen.lut.SLICE_909 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n9621 ), .B1(\sine_gen.lut.n972 ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n9621 ), .F1(\sine_gen.lut.n1038 ));
  sine_gen_lut_SLICE_910 \sine_gen.lut.SLICE_910 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n20841 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.lut.n20842 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n20841 ), 
    .F1(\sine_gen.lut.n28965 ));
  sine_gen_lut_SLICE_912 \sine_gen.lut.SLICE_912 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1287 ), .B1(\sine_gen.lut.n1168 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1287 ), 
    .F1(\sine_gen.lut.n28959 ));
  sine_gen_lut_SLICE_913 \sine_gen.lut.SLICE_913 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n21235 ), .B1(\sine_gen.lut.n28959 ), 
    .A1(\sine_gen.lut.n21234 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21235 ), 
    .F1(\sine_gen.lut.n28962 ));
  sine_gen_lut_SLICE_914 \sine_gen.lut.SLICE_914 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1585 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.lut.n1466 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1585 ), 
    .F1(\sine_gen.lut.n1680 ));
  sine_gen_lut_SLICE_916 \sine_gen.lut.SLICE_916 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21184 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n21183 ), .D0(\sine_gen.lut.n4693 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.lut.n4524 ), .F0(\sine_gen.lut.n21184 ), 
    .F1(\sine_gen.lut.n28551 ));
  sine_gen_lut_SLICE_917 \sine_gen.lut.SLICE_917 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n4693 ), 
    .F1(\sine_gen.lut.n3646 ));
  sine_gen_lut_SLICE_918 \sine_gen.lut.SLICE_918 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3098 ), .B1(\sine_gen.lut.n2143 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3098 ), 
    .F1(\sine_gen.lut.n28431 ));
  sine_gen_lut_SLICE_919 \sine_gen.lut.SLICE_919 ( .D1(\sine_gen.lut.n13644 ), 
    .C1(\sine_gen.lut.n21453 ), .B1(\sine_gen.lut.n28431 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n21453 ), 
    .F1(\sine_gen.lut.n28434 ));
  sine_gen_lut_SLICE_921 \sine_gen.lut.SLICE_921 ( .D1(\sine_gen.lut.n27825 ), 
    .C1(\sine_gen.lut.n21303 ), .B1(\sine_gen.lut.n21304 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n2832 ), .B0(\sine_gen.lut.n2831 ), 
    .F0(\sine_gen.lut.n21303 ), .F1(\sine_gen.lut.n27828 ));
  sine_gen_lut_SLICE_922 \sine_gen.lut.SLICE_922 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n586 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n4918 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n586 ), 
    .F1(\sine_gen.lut.n28947 ));
  sine_gen_lut_SLICE_923 \sine_gen.lut.SLICE_923 ( .D1(\sine_gen.lut.n21553 ), 
    .C1(\sine_gen.lut.n21552 ), .B1(\sine_gen.lut.n28263 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n28947 ), .B0(\sine_gen.lut.n21243 ), 
    .A0(\sine_gen.lut.n21244 ), .F0(\sine_gen.lut.n21552 ), 
    .F1(\sine_gen.lut.n20910 ));
  sine_gen_lut_SLICE_924 \sine_gen.lut.SLICE_924 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.lut.n9130 ), .B0(\sine_gen.lut.n13239 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n3644 ), 
    .F1(\sine_gen.lut.n4479 ));
  sine_gen_lut_SLICE_927 \sine_gen.lut.SLICE_927 ( .C1(\sine_gen.lut.n3026 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2093 ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3026 ), 
    .F1(\sine_gen.lut.n5008 ));
  sine_gen_lut_SLICE_928 \sine_gen.lut.SLICE_928 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n10081 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.lut.n465 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n10081 ), 
    .F1(\sine_gen.lut.n20793 ));
  sine_gen_lut_SLICE_931 \sine_gen.lut.SLICE_931 ( .C1(\sine_gen.lut.n1953 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n1953 ), 
    .F1(\sine_gen.lut.n21796 ));
  sine_gen_lut_SLICE_932 \sine_gen.lut.SLICE_932 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n21097 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.lut.n21096 ), .F0(\sine_gen.lut.n28923 ));
  sine_gen_lut_SLICE_933 \sine_gen.lut.SLICE_933 ( .C1(\sine_gen.lut.n28926 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n28206 ), 
    .D0(\sine_gen.lut.n28923 ), .C0(\sine_gen.lut.n21099 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n21100 ), 
    .F0(\sine_gen.lut.n28926 ), .F1(\sine_gen.lut.n20774 ));
  sine_gen_lut_SLICE_934 \sine_gen.lut.SLICE_934 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n21028 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n21027 ), .F0(\sine_gen.lut.n27819 ));
  sine_gen_lut_SLICE_936 \sine_gen.lut.SLICE_936 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n580 ), .B1(\sine_gen.lut.n656 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n580 ), 
    .F1(\sine_gen.lut.n710 ));
  sine_gen_lut_SLICE_937 \sine_gen.lut.SLICE_937 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n656 ), 
    .F1(\sine_gen.lut.n20863 ));
  sine_gen_lut_SLICE_938 \sine_gen.lut.SLICE_938 ( .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2125 ), 
    .F1(\sine_gen.lut.n13353 ));
  sine_gen_lut_SLICE_940 \sine_gen.lut.SLICE_940 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.lut.n21403 ), .B1(\sine_gen.lut.n21402 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.lut.n9589 ), 
    .C0(\sine_gen.lut.n4028 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n21403 ), 
    .F1(\sine_gen.lut.n28905 ));
  sine_gen_lut_SLICE_942 \sine_gen.lut.SLICE_942 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2305 ), .B1(\sine_gen.lut.n21778 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2305 ), .F1(\sine_gen.lut.n28419 ));
  sine_gen_lut_SLICE_944 \sine_gen.lut.SLICE_944 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n2088 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.lut.n1960 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.lut.n13452 ), 
    .F0(\sine_gen.lut.n1982 ), .F1(\sine_gen.lut.n10000 ));
  sine_gen_lut_SLICE_945 \sine_gen.lut.SLICE_945 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n1960 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n1960 ), 
    .F1(\sine_gen.lut.n21747 ));
  sine_gen_lut_SLICE_946 \sine_gen.lut.SLICE_946 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n21037 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n21036 ), .F0(\sine_gen.lut.n27813 ));
  sine_gen_lut_SLICE_947 \sine_gen.lut.SLICE_947 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n3229 ), .B0(\sine_gen.lut.n27813 ), 
    .A0(\sine_gen.lut.n5168 ), .F0(\sine_gen.lut.n27816 ));
  sine_gen_lut_SLICE_948 \sine_gen.lut.SLICE_948 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2394 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2476 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2394 ), 
    .F1(\sine_gen.lut.n28635 ));
  sine_gen_lut_SLICE_949 \sine_gen.lut.SLICE_949 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.lut.n21318 ), .B1(\sine_gen.lut.n28077 ), 
    .A1(\sine_gen.lut.n21319 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n28635 ), .B0(\sine_gen.lut.n21534 ), 
    .A0(\sine_gen.lut.n21535 ), .F0(\sine_gen.lut.n21318 ), 
    .F1(\sine_gen.lut.n28080 ));
  sine_gen_lut_SLICE_951 \sine_gen.lut.SLICE_951 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n3021 ), .B1(\sine_gen.lut.n2329 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n3021 ), .F1(\sine_gen.lut.n19917 ));
  sine_gen_lut_SLICE_955 \sine_gen.lut.SLICE_955 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.lut.n28824 ), .B1(\sine_gen.lut.n28875 ), 
    .A1(\sine_gen.lut.n21439 ), .D0(\sine_gen.lut.n22092 ), 
    .C0(\sine_gen.lut.n28821 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n21421 ), .F0(\sine_gen.lut.n28824 ), 
    .F1(\sine_gen.lut.n28878 ));
  sine_gen_lut_SLICE_957 \sine_gen.lut.SLICE_957 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.lut.n28734 ), .B1(\sine_gen.lut.n21388 ), 
    .A1(\sine_gen.lut.n28851 ), .D0(\sine_gen.lut.n20893 ), 
    .C0(\sine_gen.lut.n20892 ), .B0(\sine_gen.lut.n28731 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n28734 ), 
    .F1(\sine_gen.lut.n28854 ));
  sine_gen_lut_SLICE_959 \sine_gen.lut.SLICE_959 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.lut.n21192 ), .B1(\sine_gen.lut.n21193 ), 
    .A1(\sine_gen.lut.n28845 ), .D0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.lut.n4684 ), .A0(\sine_gen.lut.n13676 ), 
    .F0(\sine_gen.lut.n21192 ), .F1(\sine_gen.lut.n21459 ));
  sine_gen_lut_SLICE_960 \sine_gen.lut.SLICE_960 ( .D1(\sine_gen.lut.n21941 ), 
    .C1(\sine_gen.lut.n21940 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21940 ), 
    .F1(\sine_gen.lut.n28839 ));
  sine_gen_lut_SLICE_961 \sine_gen.lut.SLICE_961 ( .D1(\sine_gen.lut.n20564 ), 
    .C1(\sine_gen.lut.n20552 ), .B1(\sine_gen.lut.n27993 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n28839 ), .B0(\sine_gen.lut.n541_adj_209 ), 
    .A0(\sine_gen.lut.n526_adj_211 ), .F0(\sine_gen.lut.n20552 ), 
    .F1(\sine_gen.lut.n20687 ));
  sine_gen_lut_SLICE_962 \sine_gen.lut.SLICE_962 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.lut.n2739 ), .B1(\sine_gen.lut.n28623 ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2739 ), 
    .F1(\sine_gen.lut.n28626 ));
  sine_gen_lut_SLICE_966 \sine_gen.lut.SLICE_966 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.lut.n21417 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n21418 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21417 ), 
    .F1(\sine_gen.lut.n28827 ));
  sine_gen_lut_SLICE_968 \sine_gen.lut.SLICE_968 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n1627 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n1489 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1627 ), 
    .F1(\sine_gen.lut.n28821 ));
  sine_gen_lut_SLICE_970 \sine_gen.lut.SLICE_970 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n596 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n596 ), .F1(\sine_gen.lut.n682 ));
  sine_gen_lut_SLICE_972 \sine_gen.lut.SLICE_972 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n3084 ), 
    .F1(\sine_gen.lut.n5056 ));
  sine_gen_lut_SLICE_973 \sine_gen.lut.SLICE_973 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n13418 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.lut.n3084 ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n13418 ), .F1(\sine_gen.lut.n3179 ));
  sine_gen_lut_SLICE_974 \sine_gen.lut.SLICE_974 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.lut.n21427 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.lut.n28800 ), .F0(\sine_gen.lut.n28815 ));
  sine_gen_lut_SLICE_975 \sine_gen.lut.SLICE_975 ( .D1(\sine_gen.lut.n21424 ), 
    .C1(\sine_gen.lut.n28794 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.lut.n28815 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n18689 ), .B0(\sine_gen.lut.n1741 ), 
    .A0(\sine_gen.lut.n28791 ), .F0(\sine_gen.lut.n28794 ), 
    .F1(\sine_gen.lut.n28818 ));
  sine_gen_lut_SLICE_976 \sine_gen.lut.SLICE_976 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n20902 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n20901 ), .F0(\sine_gen.lut.n28809 ));
  sine_gen_lut_SLICE_977 \sine_gen.lut.SLICE_977 ( .D1(\sine_gen.lut.n28809 ), 
    .C1(\sine_gen.lut.n20935 ), .B1(\sine_gen.lut.n20934 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.lut.n458 ), 
    .C0(\sine_gen.address2[4] ), .A0(\sine_gen.lut.n1553 ), 
    .F0(\sine_gen.lut.n20935 ), .F1(\sine_gen.lut.n28812 ));
  sine_gen_lut_SLICE_978 \sine_gen.lut.SLICE_978 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n20938 ), .B0(\sine_gen.lut.n20937 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n28803 ));
  sine_gen_lut_SLICE_980 \sine_gen.lut.SLICE_980 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n20947 ), .B0(\sine_gen.lut.n20946 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n28797 ));
  sine_gen_lut_SLICE_981 \sine_gen.lut.SLICE_981 ( .D0(\sine_gen.lut.n4986 ), 
    .C0(\sine_gen.lut.n1734 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n28797 ), .F0(\sine_gen.lut.n28800 ));
  sine_gen_lut_SLICE_982 \sine_gen.lut.SLICE_982 ( .D1(\sine_gen.lut.n1370 ), 
    .C1(\sine_gen.lut.n1740 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1740 ), 
    .F1(\sine_gen.lut.n28791 ));
  sine_gen_lut_SLICE_984 \sine_gen.lut.SLICE_984 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.lut.n173 ), .B1(\sine_gen.lut.n2295 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n173 ), 
    .F1(\sine_gen.lut.n28785 ));
  sine_gen_lut_SLICE_985 \sine_gen.lut.SLICE_985 ( .D1(\sine_gen.lut.n28785 ), 
    .C1(\sine_gen.lut.n157 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.lut.n142 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n157 ), 
    .F1(\sine_gen.lut.n28788 ));
  sine_gen_lut_SLICE_987 \sine_gen.lut.SLICE_987 ( 
    .D1(\sine_gen.lut.n63_adj_195 ), .C1(\sine_gen.lut.n13671 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.lut.n28413 ), 
    .D0(\sine_gen.lut.n574 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.lut.n13514 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n13671 ), .F1(\sine_gen.lut.n28416 ));
  sine_gen_lut_SLICE_988 \sine_gen.lut.SLICE_988 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.lut.n13590 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.lut.n13438 ), .A0(\sine_gen.lut.n8789 ), 
    .F0(\sine_gen.lut.n13590 ), .F1(\sine_gen.lut.n8247 ));
  sine_gen_lut_SLICE_994 \sine_gen.lut.SLICE_994 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.lut.n4135 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4135 ), .F1(\sine_gen.lut.n4180 ));
  sine_gen_lut_SLICE_996 \sine_gen.lut.SLICE_996 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n20884 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.lut.n20883 ), .F0(\sine_gen.lut.n28743 ));
  sine_gen_lut_SLICE_997 \sine_gen.lut.SLICE_997 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n20886 ), .B0(\sine_gen.lut.n28743 ), 
    .A0(\sine_gen.lut.n20887 ), .F0(\sine_gen.lut.n28746 ));
  sine_gen_lut_SLICE_998 \sine_gen.lut.SLICE_998 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.lut.n810 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.lut.n21658 ), .D0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n810 ), .F1(\sine_gen.lut.n28407 ));
  sine_gen_lut_SLICE_999 \sine_gen.lut.SLICE_999 ( .D1(\sine_gen.lut.n21154 ), 
    .C1(\sine_gen.lut.n28410 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.lut.n28479 ), .D0(\sine_gen.lut.n817 ), 
    .C0(\sine_gen.lut.n28407 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.lut.n918 ), .F0(\sine_gen.lut.n28410 ), 
    .F1(\sine_gen.lut.n28482 ));
  sine_gen_lut_SLICE_1000 \sine_gen.lut.SLICE_1000 ( .D1(\sine_gen.lut.n2961 ), 
    .C1(\sine_gen.lut.n3080 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3080 ), 
    .F1(\sine_gen.lut.n3175 ));
  sine_gen_lut_SLICE_1002 \sine_gen.lut.SLICE_1002 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n3235 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.lut.n2865 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n3235 ), .F1(\sine_gen.lut.n27801 ));
  sine_gen_lut_SLICE_1004 \sine_gen.lut.SLICE_1004 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n22446 ), 
    .B0(\sine_gen.lut.n702 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n28731 ));
  sine_gen_lut_SLICE_1006 \sine_gen.lut.SLICE_1006 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.lut.n4575 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4456 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4575 ), .F1(\sine_gen.lut.n4670 ));
  sine_gen_lut_SLICE_1008 \sine_gen.lut.SLICE_1008 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n13666 ), 
    .B1(\sine_gen.lut.n669 ), .D0(\sine_gen.lut.n586 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n594 ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n13666 ), 
    .F1(\sine_gen.lut.n716 ));
  sine_gen_lut_SLICE_1011 \sine_gen.lut.SLICE_1011 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3591 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.lut.n7 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3591 ), 
    .F1(\sine_gen.lut.n21058 ));
  sine_gen_lut_SLICE_1012 \sine_gen.lut.SLICE_1012 ( .D1(\sine_gen.lut.n251 ), 
    .C1(\sine_gen.lut.n236_adj_256 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n236_adj_256 ), 
    .F1(\sine_gen.lut.n28719 ));
  sine_gen_lut_SLICE_1013 \sine_gen.lut.SLICE_1013 ( 
    .C1(\sine_gen.lut.n28722 ), .B1(\sine_gen.lut.n28788 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.lut.n28719 ), .B0(\sine_gen.lut.n10093 ), 
    .A0(\sine_gen.lut.n13361 ), .F0(\sine_gen.lut.n28722 ), 
    .F1(\sine_gen.lut.n20755 ));
  sine_gen_lut_SLICE_1015 \sine_gen.lut.SLICE_1015 ( 
    .D1(\sine_gen.lut.n28713 ), .C1(\sine_gen.lut.n21354 ), 
    .B1(\sine_gen.lut.n21355 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.lut.n4326 ), .C0(\sine_gen.lut.n4327 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21354 ), 
    .F1(\sine_gen.lut.n28716 ));
  sine_gen_lut_SLICE_1017 \sine_gen.lut.SLICE_1017 ( .D1(\sine_gen.lut.n834 ), 
    .C1(\sine_gen.lut.n13450 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n13450 ), .F1(\sine_gen.lut.n19910 ));
  sine_gen_lut_SLICE_1018 \sine_gen.lut.SLICE_1018 ( .D1(\sine_gen.lut.n4239 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3940 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4239 ), 
    .F1(\sine_gen.lut.n28701 ));
  sine_gen_lut_SLICE_1020 \sine_gen.lut.SLICE_1020 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n4153 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4152 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4153 ), .F1(\sine_gen.lut.n28695 ));
  sine_gen_lut_SLICE_1021 \sine_gen.lut.SLICE_1021 ( .D1(\sine_gen.lut.n4157 ), 
    .C1(\sine_gen.lut.n4246 ), .B1(\sine_gen.lut.n28695 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n4246 ), 
    .F1(\sine_gen.lut.n28698 ));
  sine_gen_lut_SLICE_1022 \sine_gen.lut.SLICE_1022 ( 
    .D1(\sine_gen.lut.n20413 ), .C1(\sine_gen.lut.n20412 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n20412 ), .F1(\sine_gen.lut.n28683 ));
  sine_gen_lut_SLICE_1024 \sine_gen.lut.SLICE_1024 ( .C1(\sine_gen.lut.n2215 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.lut.n1876 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.lut.n1960 ), .A0(\sine_gen.lut.n2060 ), 
    .F0(\sine_gen.lut.n2215 ), .F1(\sine_gen.lut.n21256 ));
  sine_gen_lut_SLICE_1025 \sine_gen.lut.SLICE_1025 ( .C1(\sine_gen.lut.n2060 ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2060 ), 
    .F1(\sine_gen.lut.n3236 ));
  sine_gen_lut_SLICE_1026 \sine_gen.lut.SLICE_1026 ( 
    .D0(\sine_gen.lut.n28542 ), .C0(\sine_gen.lut.n21265 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.address3[8] ), 
    .F0(\sine_gen.lut.n28659 ));
  sine_gen_lut_SLICE_1027 \sine_gen.lut.SLICE_1027 ( 
    .D1(\sine_gen.address3[8] ), .C1(\sine_gen.lut.n28536 ), 
    .B1(\sine_gen.lut.n21262 ), .A1(\sine_gen.lut.n28659 ), 
    .D0(\sine_gen.lut.n2169 ), .C0(\sine_gen.lut.n5008 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n28533 ), 
    .F0(\sine_gen.lut.n28536 ), .F1(\sine_gen.lut.n28662 ));
  sine_gen_lut_SLICE_1028 \sine_gen.lut.SLICE_1028 ( 
    .D1(\sine_gen.address3[7] ), .C1(\sine_gen.lut.n20581 ), 
    .B1(\sine_gen.lut.n28038 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.lut.n2510 ), 
    .A0(\sine_gen.lut.n13576 ), .F0(\sine_gen.lut.n20581 ), 
    .F1(\sine_gen.lut.n28653 ));
  sine_gen_lut_SLICE_1030 \sine_gen.lut.SLICE_1030 ( .D1(\sine_gen.lut.n1531 ), 
    .C1(\sine_gen.lut.n598 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n598 ), .F1(\sine_gen.lut.n669 ));
  sine_gen_lut_SLICE_1031 \sine_gen.lut.SLICE_1031 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n4825 ), 
    .B1(\sine_gen.lut.n674 ), .D0(\sine_gen.lut.n8789 ), 
    .C0(\sine_gen.lut.n598 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n4825 ), 
    .F1(\sine_gen.lut.n719 ));
  sine_gen_lut_SLICE_1034 \sine_gen.lut.SLICE_1034 ( 
    .D1(\sine_gen.address1[7] ), .C1(\sine_gen.lut.n3493 ), 
    .B1(\sine_gen.lut.n3373 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.lut.n4524 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.lut.n13504 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n3493 ), .F1(\sine_gen.lut.n27789 ));
  sine_gen_lut_SLICE_1035 \sine_gen.lut.SLICE_1035 ( 
    .D1(\sine_gen.lut.n27789 ), .C1(\sine_gen.lut.n13623 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n13490 ), 
    .D0(\sine_gen.lut.n13504 ), .B0(\sine_gen.lut.n3386 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n13623 ), 
    .F1(\sine_gen.lut.n27792 ));
  sine_gen_lut_SLICE_1036 \sine_gen.lut.SLICE_1036 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n2744 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2642 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2744 ), .F1(\sine_gen.lut.n28617 ));
  sine_gen_lut_SLICE_1038 \sine_gen.lut.SLICE_1038 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2658 ), 
    .B1(\sine_gen.lut.n2657 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2658 ), .F1(\sine_gen.lut.n28611 ));
  sine_gen_lut_SLICE_1039 \sine_gen.lut.SLICE_1039 ( .D1(\sine_gen.lut.n2662 ), 
    .C1(\sine_gen.lut.n2751 ), .B1(\sine_gen.lut.n28611 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2751 ), 
    .F1(\sine_gen.lut.n21306 ));
  sine_gen_lut_SLICE_1040 \sine_gen.lut.SLICE_1040 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2657 ), 
    .B1(\sine_gen.lut.n2378 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2657 ), .F1(\sine_gen.lut.n28605 ));
  sine_gen_lut_SLICE_1041 \sine_gen.lut.SLICE_1041 ( .D1(\sine_gen.lut.n2761 ), 
    .C1(\sine_gen.lut.n2467 ), .B1(\sine_gen.lut.n28605 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2467 ), 
    .F1(\sine_gen.lut.n28608 ));
  sine_gen_lut_SLICE_1044 \sine_gen.lut.SLICE_1044 ( .D1(\sine_gen.lut.n586 ), 
    .C1(\sine_gen.lut.n456 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n456 ), 
    .F1(\sine_gen.lut.n20809 ));
  sine_gen_lut_SLICE_1045 \sine_gen.lut.SLICE_1045 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n495 ), 
    .A1(\sine_gen.lut.n496 ), .D0(\sine_gen.lut.n456 ), 
    .C0(\sine_gen.lut.n593 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n495 ), 
    .F1(\sine_gen.lut.n20811 ));
  sine_gen_lut_SLICE_1048 \sine_gen.lut.SLICE_1048 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n4277 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4158 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n4277 ), .F1(\sine_gen.lut.n28587 ));
  sine_gen_lut_SLICE_1050 \sine_gen.lut.SLICE_1050 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n5285 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4302 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n5285 ), .F1(\sine_gen.lut.n28569 ));
  sine_gen_lut_SLICE_1052 \sine_gen.lut.SLICE_1052 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2757 ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2757 ), 
    .F1(\sine_gen.lut.n3177 ));
  sine_gen_lut_SLICE_1054 \sine_gen.lut.SLICE_1054 ( 
    .C1(\sine_gen.lut.n13285 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n13285 ), .F1(\sine_gen.lut.n21676 ));
  sine_gen_lut_SLICE_1055 \sine_gen.lut.SLICE_1055 ( .D1(\sine_gen.lut.n3668 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.lut.n3386 ), 
    .D0(\sine_gen.lut.n3583 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.lut.n13285 ), 
    .F0(\sine_gen.lut.n3668 ), .F1(\sine_gen.lut.n3711 ));
  sine_gen_lut_SLICE_1057 \sine_gen.lut.SLICE_1057 ( 
    .D1(\sine_gen.lut.n28551 ), .C1(\sine_gen.lut.n28218 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n20791 ), 
    .D0(\sine_gen.lut.n22063 ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.lut.n28215 ), .A0(\sine_gen.lut.n21073 ), 
    .F0(\sine_gen.lut.n28218 ), .F1(\sine_gen.lut.n28554 ));
  sine_gen_lut_SLICE_1058 \sine_gen.lut.SLICE_1058 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n22408 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.lut.n2151 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.lut.n2088 ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n22408 ), 
    .F1(\sine_gen.lut.n28545 ));
  sine_gen_lut_SLICE_1061 \sine_gen.lut.SLICE_1061 ( 
    .D0(\sine_gen.lut.n20959 ), .C0(\sine_gen.lut.n20958 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n28539 ), 
    .F0(\sine_gen.lut.n28542 ));
  sine_gen_lut_SLICE_1065 \sine_gen.lut.SLICE_1065 ( 
    .D1(\sine_gen.lut.n28527 ), .C1(\sine_gen.lut.n28512 ), 
    .B1(\sine_gen.address3[8] ), .A1(\sine_gen.lut.n21247 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n20985 ), 
    .B0(\sine_gen.lut.n20986 ), .A0(\sine_gen.lut.n28509 ), 
    .F0(\sine_gen.lut.n28512 ), .F1(\sine_gen.lut.n28530 ));
  sine_gen_lut_SLICE_1068 \sine_gen.lut.SLICE_1068 ( 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n20977 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n20976 ), 
    .F0(\sine_gen.lut.n28515 ));
  sine_gen_lut_SLICE_1069 \sine_gen.lut.SLICE_1069 ( 
    .D0(\sine_gen.lut.n20980 ), .C0(\sine_gen.lut.n20979 ), 
    .B0(\sine_gen.lut.n28515 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.lut.n28518 ));
  sine_gen_lut_SLICE_1070 \sine_gen.lut.SLICE_1070 ( 
    .D0(\sine_gen.address1[8] ), .C0(\sine_gen.lut.n20404 ), 
    .B0(\sine_gen.lut.n27720 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.lut.n27777 ));
  sine_gen_lut_SLICE_1071 \sine_gen.lut.SLICE_1071 ( 
    .D0(\sine_gen.address1[8] ), .C0(\sine_gen.lut.n27714 ), 
    .B0(\sine_gen.lut.n27777 ), .A0(\sine_gen.lut.n20401 ), 
    .F0(\sine_gen.lut.n27780 ));
  sine_gen_lut_SLICE_1072 \sine_gen.lut.SLICE_1072 ( 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n22406 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n2197 ), 
    .F0(\sine_gen.lut.n28509 ));
  sine_gen_lut_SLICE_1074 \sine_gen.lut.SLICE_1074 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.lut.n21615 ), .A1(\sine_gen.lut.n21616 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n21615 ), .F1(\sine_gen.lut.n28485 ));
  sine_gen_lut_SLICE_1078 \sine_gen.lut.SLICE_1078 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.lut.n14 ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n14 ), 
    .F1(\sine_gen.lut.n1378 ));
  sine_gen_lut_SLICE_1082 \sine_gen.lut.SLICE_1082 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21952 ), .F1(\sine_gen.lut.n4518 ));
  sine_gen_lut_SLICE_1083 \sine_gen.lut.SLICE_1083 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.lut.n9509 ), .A1(\sine_gen.lut.n21952 ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n9509 ), 
    .F1(\sine_gen.lut.n20548 ));
  sine_gen_lut_SLICE_1084 \sine_gen.lut.SLICE_1084 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n21070 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n3913 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3913 ), .F1(\sine_gen.lut.n28455 ));
  sine_gen_lut_SLICE_1086 \sine_gen.lut.SLICE_1086 ( 
    .D1(\sine_gen.lut.n13231 ), .C1(\sine_gen.lut.n4643 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n4643 ), .F1(\sine_gen.lut.n21108 ));
  sine_gen_lut_SLICE_1089 \sine_gen.lut.SLICE_1089 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n9599 ), 
    .B1(\sine_gen.lut.n5056 ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n9599 ), 
    .F1(\sine_gen.lut.n5063 ));
  sine_gen_lut_SLICE_1090 \sine_gen.lut.SLICE_1090 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n20655 ), 
    .A1(\sine_gen.lut.n22050 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n20655 ), 
    .F1(\sine_gen.lut.n20657 ));
  sine_gen_lut_SLICE_1091 \sine_gen.lut.SLICE_1091 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n13328 ), 
    .B1(\sine_gen.lut.n20657 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n13328 ), .F1(\sine_gen.lut.n13416 ));
  sine_gen_lut_SLICE_1093 \sine_gen.lut.SLICE_1093 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.lut.n9601 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2467 ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n9601 ), 
    .F1(\sine_gen.lut.n2533 ));
  sine_gen_lut_SLICE_1095 \sine_gen.lut.SLICE_1095 ( 
    .D1(\sine_gen.address1[7] ), .C1(\sine_gen.lut.n4764 ), 
    .B1(\sine_gen.lut.n4763 ), .A1(\sine_gen.lut.n27759 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n4731 ), 
    .A0(\sine_gen.lut.n19295 ), .F0(\sine_gen.lut.n4764 ), 
    .F1(\sine_gen.lut.n27762 ));
  sine_gen_lut_SLICE_1098 \sine_gen.lut.SLICE_1098 ( .D1(\sine_gen.lut.n2663 ), 
    .C1(\sine_gen.lut.n2782 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2782 ), 
    .F1(\sine_gen.lut.n28377 ));
  sine_gen_lut_SLICE_1100 \sine_gen.lut.SLICE_1100 ( 
    .D1(\sine_gen.lut.n21516 ), .C1(\sine_gen.lut.n21517 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.address1[6] ), 
    .C0(\sine_gen.lut.n4012 ), .B0(\sine_gen.lut.n19923 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n21517 ), 
    .F1(\sine_gen.lut.n28371 ));
  sine_gen_lut_SLICE_1101 \sine_gen.lut.SLICE_1101 ( 
    .D0(\sine_gen.lut.n21412 ), .C0(\sine_gen.lut.n21411 ), 
    .B0(\sine_gen.lut.n28371 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.lut.n28374 ));
  sine_gen_lut_SLICE_1104 \sine_gen.lut.SLICE_1104 ( 
    .D0(\sine_gen.lut.n20793 ), .C0(\sine_gen.lut.n20794 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n28359 ));
  sine_gen_lut_SLICE_1105 \sine_gen.lut.SLICE_1105 ( 
    .D1(\sine_gen.address2[7] ), .C1(\sine_gen.lut.n28362 ), 
    .B1(\sine_gen.lut.n28092 ), .D0(\sine_gen.lut.n20788 ), 
    .C0(\sine_gen.lut.n20787 ), .B0(\sine_gen.lut.n28359 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.lut.n28362 ), 
    .F1(\sine_gen.lut.n20645 ));
  sine_gen_lut_SLICE_1106 \sine_gen.lut.SLICE_1106 ( 
    .D1(\sine_gen.lut.n21625 ), .C1(\sine_gen.lut.n21624 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21624 ), .F1(\sine_gen.lut.n28353 ));
  sine_gen_lut_SLICE_1107 \sine_gen.lut.SLICE_1107 ( 
    .D1(\sine_gen.lut.n20443 ), .C1(\sine_gen.lut.n22023 ), 
    .B1(\sine_gen.lut.n28353 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n22023 ), .F1(\sine_gen.lut.n21024 ));
  sine_gen_lut_SLICE_1108 \sine_gen.lut.SLICE_1108 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2081 ), 
    .B1(\sine_gen.lut.n5100 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2081 ), .F1(\sine_gen.lut.n28347 ));
  sine_gen_lut_SLICE_1110 \sine_gen.lut.SLICE_1110 ( .D1(\sine_gen.lut.n2807 ), 
    .C1(\sine_gen.lut.n5103 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n5103 ), 
    .F1(\sine_gen.lut.n28341 ));
  sine_gen_lut_SLICE_1112 \sine_gen.lut.SLICE_1112 ( .D1(\sine_gen.lut.n2169 ), 
    .C1(\sine_gen.lut.n2482 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.lut.n2400 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.lut.n2285 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n2482 ), .F1(\sine_gen.lut.n21175 ));
  sine_gen_lut_SLICE_1113 \sine_gen.lut.SLICE_1113 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2400 ), .F1(\sine_gen.lut.n2770 ));
  sine_gen_lut_SLICE_1115 \sine_gen.lut.SLICE_1115 ( 
    .D1(\sine_gen.lut.n20734 ), .C1(\sine_gen.lut.n28164 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.lut.n28323 ), 
    .D0(\sine_gen.lut.n22033 ), .C0(\sine_gen.lut.n20662 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n28161 ), 
    .F0(\sine_gen.lut.n28164 ), .F1(\sine_gen.lut.n28326 ));
  sine_gen_lut_SLICE_1116 \sine_gen.lut.SLICE_1116 ( 
    .D1(\sine_gen.lut.n699_adj_198 ), .C1(\sine_gen.lut.n684_adj_199 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n684_adj_199 ), .F1(\sine_gen.lut.n27753 ));
  sine_gen_lut_SLICE_1117 \sine_gen.lut.SLICE_1117 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n10085 ), 
    .B1(\sine_gen.lut.n27753 ), .A1(\sine_gen.lut.n668_adj_203 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n10085 ), .F1(\sine_gen.lut.n27756 ));
  sine_gen_lut_SLICE_1120 \sine_gen.lut.SLICE_1120 ( 
    .D1(\sine_gen.lut.n21127 ), .C1(\sine_gen.lut.n21126 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n21126 ), .F1(\sine_gen.lut.n28311 ));
  sine_gen_lut_SLICE_1122 \sine_gen.lut.SLICE_1122 ( .D1(\sine_gen.lut.n580 ), 
    .C1(\sine_gen.lut.n13381 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n13381 ), 
    .F1(\sine_gen.lut.n28293 ));
  sine_gen_lut_SLICE_1123 \sine_gen.lut.SLICE_1123 ( .D1(\sine_gen.lut.n7988 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.lut.n28293 ), 
    .A1(\sine_gen.lut.n21967 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n7988 ), 
    .F1(\sine_gen.lut.n28296 ));
  sine_gen_lut_SLICE_1124 \sine_gen.lut.SLICE_1124 ( 
    .D1(\sine_gen.lut.n1017_adj_270 ), .C1(\sine_gen.lut.n1002_adj_257 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n1002_adj_257 ), .F1(\sine_gen.lut.n27747 ));
  sine_gen_lut_SLICE_1126 \sine_gen.lut.SLICE_1126 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n21795 ), 
    .B1(\sine_gen.lut.n94 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.lut.n13_adj_188 ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n21795 ), .F1(\sine_gen.lut.n28275 ));
  sine_gen_lut_SLICE_1127 \sine_gen.lut.SLICE_1127 ( 
    .D1(\sine_gen.lut.n28275 ), .C1(\sine_gen.lut.n1984 ), 
    .B1(\sine_gen.lut.n21760 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.lut.n1960 ), .C0(\sine_gen.lut.n2285 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n1984 ), .F1(\sine_gen.lut.n28278 ));
  sine_gen_lut_SLICE_1128 \sine_gen.lut.SLICE_1128 ( 
    .D1(\sine_gen.address3[6] ), .C1(\sine_gen.lut.n1989 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.lut.n1949 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.lut.n13249 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.lut.n1957 ), 
    .F0(\sine_gen.lut.n1989 ), .F1(\sine_gen.lut.n28269 ));
  sine_gen_lut_SLICE_1129 \sine_gen.lut.SLICE_1129 ( .D1(\sine_gen.lut.n1990 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.lut.n1991 ), 
    .A1(\sine_gen.lut.n28269 ), .D0(\sine_gen.lut.n13_adj_188 ), 
    .C0(\sine_gen.lut.n2075 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n8915 ), .F0(\sine_gen.lut.n1990 ), 
    .F1(\sine_gen.lut.n28272 ));
  sine_gen_lut_SLICE_1132 \sine_gen.lut.SLICE_1132 ( .D1(\sine_gen.lut.n8667 ), 
    .C1(\sine_gen.lut.n4695 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.lut.n7 ), .A0(\sine_gen.lut.n4521 ), 
    .F0(\sine_gen.lut.n4695 ), .F1(\sine_gen.lut.n21183 ));
  sine_gen_lut_SLICE_1134 \sine_gen.lut.SLICE_1134 ( 
    .D1(\sine_gen.address2[7] ), .C1(\sine_gen.lut.n20806 ), 
    .B1(\sine_gen.lut.n20805 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n465 ), 
    .B0(\sine_gen.lut.n458 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n20806 ), .F1(\sine_gen.lut.n28257 ));
  sine_gen_lut_SLICE_1136 \sine_gen.lut.SLICE_1136 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.lut.n9978 ), 
    .B1(\sine_gen.lut.n1026 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n9978 ), .F1(\sine_gen.lut.n27741 ));
  sine_gen_lut_SLICE_1137 \sine_gen.lut.SLICE_1137 ( 
    .D0(\sine_gen.lut.n27741 ), .C0(\sine_gen.lut.n1029 ), 
    .B0(\sine_gen.lut.n1028 ), .A0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.lut.n27744 ));
  sine_gen_lut_SLICE_1138 \sine_gen.lut.SLICE_1138 ( .D1(\sine_gen.lut.n1279 ), 
    .C1(\sine_gen.lut.n1601 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1601 ), .F1(\sine_gen.lut.n1352 ));
  sine_gen_lut_SLICE_1139 \sine_gen.lut.SLICE_1139 ( 
    .D1(\sine_gen.lut.n28011 ), .C1(\sine_gen.lut.n20391 ), 
    .B1(\sine_gen.lut.n20392 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.lut.n1352 ), 
    .B0(\sine_gen.lut.n949 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n20391 ), .F1(\sine_gen.lut.n28014 ));
  sine_gen_lut_SLICE_1140 \sine_gen.lut.SLICE_1140 ( 
    .D1(\sine_gen.lut.n21854 ), .C1(\sine_gen.address1[7] ), 
    .B1(\sine_gen.lut.n3498 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.lut.n501_adj_186 ), .A0(\sine_gen.lut.n9130 ), 
    .F0(\sine_gen.lut.n21854 ), .F1(\sine_gen.lut.n28251 ));
  sine_gen_lut_SLICE_1141 \sine_gen.lut.SLICE_1141 ( 
    .D1(\sine_gen.lut.n28251 ), .C1(\sine_gen.lut.n20827 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n20826 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n3570 ), 
    .B0(\sine_gen.lut.n4521 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n20827 ), .F1(\sine_gen.lut.n20907 ));
  sine_gen_lut_SLICE_1142 \sine_gen.lut.SLICE_1142 ( 
    .C1(\sine_gen.lut.n46_adj_274 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n46_adj_274 ), 
    .F1(\sine_gen.lut.n20473 ));
  sine_gen_lut_SLICE_1144 \sine_gen.lut.SLICE_1144 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n2433 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n5044 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n5044 ), .F1(\sine_gen.lut.n28239 ));
  sine_gen_lut_SLICE_1145 \sine_gen.lut.SLICE_1145 ( 
    .D1(\sine_gen.lut.n28239 ), .C1(\sine_gen.lut.n13635 ), 
    .B1(\sine_gen.lut.n2436 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n13635 ), .F1(\sine_gen.lut.n28242 ));
  sine_gen_lut_SLICE_1146 \sine_gen.lut.SLICE_1146 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n21772 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.lut.n21786 ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21786 ), .F1(\sine_gen.lut.n28233 ));
  sine_gen_lut_SLICE_1147 \sine_gen.lut.SLICE_1147 ( 
    .D1(\sine_gen.lut.n28233 ), .C1(\sine_gen.lut.n21737 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.lut.n10095 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21737 ), .F1(\sine_gen.lut.n28236 ));
  sine_gen_lut_SLICE_1148 \sine_gen.lut.SLICE_1148 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.lut.n1145 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1145 ), 
    .F1(\sine_gen.lut.n1190 ));
  sine_gen_lut_SLICE_1150 \sine_gen.lut.SLICE_1150 ( 
    .D1(\sine_gen.lut.n21844 ), .C1(\sine_gen.lut.n3359 ), 
    .B1(\sine_gen.address1[8] ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.address1[6] ), 
    .B0(\sine_gen.lut.n3576 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n3359 ), .F1(\sine_gen.lut.n28221 ));
  sine_gen_lut_SLICE_1151 \sine_gen.lut.SLICE_1151 ( 
    .D1(\sine_gen.address1[8] ), .C1(\sine_gen.lut.n3393 ), 
    .B1(\sine_gen.lut.n21846 ), .A1(\sine_gen.lut.n28221 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n62_adj_191 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.lut.n3371 ), 
    .F0(\sine_gen.lut.n3393 ), .F1(\sine_gen.lut.n28224 ));
  sine_gen_lut_SLICE_1152 \sine_gen.lut.SLICE_1152 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.lut.n4617 ), .A1(\sine_gen.lut.n4479 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4617 ), .F1(\sine_gen.lut.n28215 ));
  sine_gen_lut_SLICE_1154 \sine_gen.lut.SLICE_1154 ( 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n21103 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.lut.n21102 ), 
    .F0(\sine_gen.lut.n28203 ));
  sine_gen_lut_SLICE_1155 \sine_gen.lut.SLICE_1155 ( 
    .D1(\sine_gen.lut.n28203 ), .C1(\sine_gen.lut.n21106 ), 
    .B1(\sine_gen.lut.n21105 ), .A1(\sine_gen.address1[6] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n3448 ), 
    .A0(\sine_gen.lut.n4543 ), .F0(\sine_gen.lut.n21106 ), 
    .F1(\sine_gen.lut.n28206 ));
  sine_gen_lut_SLICE_1156 \sine_gen.lut.SLICE_1156 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2741 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.lut.n21487 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2741 ), .F1(\sine_gen.lut.n28197 ));
  sine_gen_lut_SLICE_1158 \sine_gen.lut.SLICE_1158 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n634 ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.lut.n593 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n634 ), .F1(\sine_gen.lut.n674 ));
  sine_gen_lut_SLICE_1160 \sine_gen.lut.SLICE_1160 ( 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n21108 ), 
    .B0(\sine_gen.lut.n21109 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n28191 ));
  sine_gen_lut_SLICE_1161 \sine_gen.lut.SLICE_1161 ( 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n21112 ), 
    .B0(\sine_gen.lut.n28191 ), .A0(\sine_gen.lut.n21111 ), 
    .F0(\sine_gen.lut.n28194 ));
  sine_gen_lut_SLICE_1162 \sine_gen.lut.SLICE_1162 ( 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.lut.n20647 ), 
    .B0(\sine_gen.lut.n20646 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.lut.n28185 ));
  sine_gen_lut_SLICE_1163 \sine_gen.lut.SLICE_1163 ( 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n20640 ), 
    .B0(\sine_gen.lut.n28185 ), .A0(\sine_gen.lut.n20641 ), 
    .F0(\sine_gen.lut.n28188 ));
  sine_gen_lut_SLICE_1164 \sine_gen.lut.SLICE_1164 ( 
    .D1(\sine_gen.address3[6] ), .C1(\sine_gen.lut.n20628 ), 
    .B1(\sine_gen.lut.n20629 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n20628 ), 
    .F1(\sine_gen.lut.n28179 ));
  sine_gen_lut_SLICE_1166 \sine_gen.lut.SLICE_1166 ( 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n21118 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n21117 ), 
    .F0(\sine_gen.lut.n28173 ));
  sine_gen_lut_SLICE_1167 \sine_gen.lut.SLICE_1167 ( 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n4724 ), 
    .B0(\sine_gen.lut.n28173 ), .A0(\sine_gen.lut.n5350 ), 
    .F0(\sine_gen.lut.n28176 ));
  sine_gen_lut_SLICE_1168 \sine_gen.lut.SLICE_1168 ( 
    .D1(\sine_gen.lut.n890_adj_258 ), .C1(\sine_gen.lut.n21647 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n21647 ), .F1(\sine_gen.lut.n27735 ));
  sine_gen_lut_SLICE_1169 \sine_gen.lut.SLICE_1169 ( 
    .C1(\sine_gen.lut.n27738 ), .B1(\sine_gen.lut.n27852 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n859_adj_259 ), .B0(\sine_gen.lut.n844_adj_260 ), 
    .A0(\sine_gen.lut.n27735 ), .F0(\sine_gen.lut.n27738 ), 
    .F1(\sine_gen.lut.n20610 ));
  sine_gen_lut_SLICE_1170 \sine_gen.lut.SLICE_1170 ( 
    .D1(\sine_gen.lut.n20659 ), .C1(\sine_gen.lut.n20658 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n20658 ), .F1(\sine_gen.lut.n28167 ));
  sine_gen_lut_SLICE_1171 \sine_gen.lut.SLICE_1171 ( 
    .D1(\sine_gen.lut.n28167 ), .C1(\sine_gen.lut.n3114 ), 
    .B1(\sine_gen.lut.n3023 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n3114 ), .F1(\sine_gen.lut.n28170 ));
  sine_gen_lut_SLICE_1172 \sine_gen.lut.SLICE_1172 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n3122 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2984 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3122 ), .F1(\sine_gen.lut.n28161 ));
  sine_gen_lut_SLICE_1174 \sine_gen.lut.SLICE_1174 ( .D1(\sine_gen.lut.n8879 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.lut.n2001 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n3178 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n3179 ), .F0(\sine_gen.lut.n28149 ), 
    .F1(\sine_gen.lut.n21333 ));
  sine_gen_lut_SLICE_1175 \sine_gen.lut.SLICE_1175 ( 
    .D1(\sine_gen.address3[6] ), .C1(\sine_gen.lut.n3180 ), 
    .B1(\sine_gen.lut.n20537 ), .A1(\sine_gen.lut.n28149 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.lut.n2285 ), .A0(\sine_gen.lut.n1953 ), 
    .F0(\sine_gen.lut.n3180 ), .F1(\sine_gen.lut.n28152 ));
  sine_gen_lut_SLICE_1176 \sine_gen.lut.SLICE_1176 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n631 ), .F1(\sine_gen.lut.n7990 ));
  sine_gen_lut_SLICE_1177 \sine_gen.lut.SLICE_1177 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n664 ), 
    .A1(\sine_gen.lut.n4823 ), .D0(\sine_gen.lut.n593 ), 
    .C0(\sine_gen.lut.n631 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n664 ), 
    .F1(\sine_gen.lut.n714 ));
  sine_gen_lut_SLICE_1178 \sine_gen.lut.SLICE_1178 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n21740 ), 
    .B1(\sine_gen.lut.n1038 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n21740 ), .F1(\sine_gen.lut.n28125 ));
  sine_gen_lut_SLICE_1179 \sine_gen.lut.SLICE_1179 ( 
    .C1(\sine_gen.lut.n28128 ), .B1(\sine_gen.lut.n20669 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n1041 ), .B0(\sine_gen.lut.n1040 ), 
    .A0(\sine_gen.lut.n28125 ), .F0(\sine_gen.lut.n28128 ), 
    .F1(\sine_gen.lut.n20922 ));
  sine_gen_lut_SLICE_1180 \sine_gen.lut.SLICE_1180 ( 
    .D1(\sine_gen.lut.n699_adj_261 ), .C1(\sine_gen.lut.n684_adj_262 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n684_adj_262 ), .F1(\sine_gen.lut.n28119 ));
  sine_gen_lut_SLICE_1181 \sine_gen.lut.SLICE_1181 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n10120 ), 
    .B1(\sine_gen.lut.n28119 ), .A1(\sine_gen.lut.n668_adj_263 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n10120 ), .F1(\sine_gen.lut.n28122 ));
  sine_gen_lut_SLICE_1182 \sine_gen.lut.SLICE_1182 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n17068 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.lut.n1035 ), 
    .F0(\sine_gen.lut.n28113 ));
  sine_gen_lut_SLICE_1183 \sine_gen.lut.SLICE_1183 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n1037 ), 
    .B0(\sine_gen.lut.n28113 ), .A0(\sine_gen.lut.n21158 ), 
    .F0(\sine_gen.lut.n28116 ));
  sine_gen_lut_SLICE_1184 \sine_gen.lut.SLICE_1184 ( 
    .D0(\sine_gen.lut.n21134 ), .C0(\sine_gen.address2[6] ), 
    .B0(\sine_gen.lut.n21131 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n28107 ));
  sine_gen_lut_SLICE_1185 \sine_gen.lut.SLICE_1185 ( 
    .D1(\sine_gen.address2[7] ), .C1(\sine_gen.lut.n28110 ), 
    .B1(\sine_gen.lut.n28116 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n28107 ), .B0(\sine_gen.lut.n1033 ), 
    .A0(\sine_gen.lut.n18497 ), .F0(\sine_gen.lut.n28110 ), 
    .F1(\sine_gen.lut.n20923 ));
  sine_gen_lut_SLICE_1187 \sine_gen.lut.SLICE_1187 ( 
    .C1(\sine_gen.lut.n28104 ), .B1(\sine_gen.lut.n28152 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.lut.n20534 ), 
    .C0(\sine_gen.lut.n3177 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.lut.n28101 ), .F0(\sine_gen.lut.n28104 ), 
    .F1(\sine_gen.lut.n20515 ));
  sine_gen_lut_SLICE_1188 \sine_gen.lut.SLICE_1188 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.lut.n516 ), 
    .B1(\sine_gen.lut.n4813 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.lut.n1531 ), .C0(\sine_gen.lut.n586 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n516 ), .F1(\sine_gen.lut.n28095 ));
  sine_gen_lut_SLICE_1189 \sine_gen.lut.SLICE_1189 ( 
    .D0(\sine_gen.lut.n20812 ), .C0(\sine_gen.lut.n20811 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.lut.n28095 ), 
    .F0(\sine_gen.lut.n28098 ));
  sine_gen_lut_SLICE_1190 \sine_gen.lut.SLICE_1190 ( .D1(\sine_gen.lut.n3646 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.lut.n22366 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.lut.n3583 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n22366 ), .F1(\sine_gen.lut.n27723 ));
  sine_gen_lut_SLICE_1192 \sine_gen.lut.SLICE_1192 ( 
    .D1(\sine_gen.lut.n20782 ), .C1(\sine_gen.lut.n20781 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n20781 ), 
    .F1(\sine_gen.lut.n28089 ));
  sine_gen_lut_SLICE_1193 \sine_gen.lut.SLICE_1193 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n20775 ), 
    .B0(\sine_gen.lut.n20776 ), .A0(\sine_gen.lut.n28089 ), 
    .F0(\sine_gen.lut.n28092 ));
  sine_gen_lut_SLICE_1194 \sine_gen.lut.SLICE_1194 ( 
    .D1(\sine_gen.address3[7] ), .C1(\sine_gen.lut.n20506 ), 
    .B1(\sine_gen.lut.n27942 ), .A1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.lut.n2517 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n19917 ), .F0(\sine_gen.lut.n20506 ), 
    .F1(\sine_gen.lut.n28083 ));
  sine_gen_lut_SLICE_1195 \sine_gen.lut.SLICE_1195 ( 
    .D1(\sine_gen.address3[7] ), .C1(\sine_gen.lut.n20481 ), 
    .B1(\sine_gen.lut.n28083 ), .A1(\sine_gen.lut.n20482 ), 
    .D0(\sine_gen.lut.n2524 ), .C0(\sine_gen.lut.n2523 ), 
    .B0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n20481 ), 
    .F1(\sine_gen.lut.n28086 ));
  sine_gen_lut_SLICE_1196 \sine_gen.lut.SLICE_1196 ( 
    .D1(\sine_gen.address3[6] ), .C1(\sine_gen.lut.n21376 ), 
    .B1(\sine_gen.lut.n21375 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.lut.n9597 ), .C0(\sine_gen.lut.n2533 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21376 ), .F1(\sine_gen.lut.n28077 ));
  sine_gen_lut_SLICE_1198 \sine_gen.lut.SLICE_1198 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n1022 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.lut.n19910 ), 
    .F0(\sine_gen.lut.n27693 ));
  sine_gen_lut_SLICE_1199 \sine_gen.lut.SLICE_1199 ( 
    .D1(\sine_gen.address2[7] ), .C1(\sine_gen.lut.n27696 ), 
    .B1(\sine_gen.lut.n27744 ), .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.lut.n1025 ), .B0(\sine_gen.lut.n27693 ), 
    .A0(\sine_gen.lut.n1024 ), .F0(\sine_gen.lut.n27696 ), 
    .F1(\sine_gen.lut.n20517 ));
  sine_gen_lut_SLICE_1201 \sine_gen.lut.SLICE_1201 ( 
    .D0(\sine_gen.lut.n21049 ), .C0(\sine_gen.lut.n21048 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n27717 ), 
    .F0(\sine_gen.lut.n27720 ));
  sine_gen_lut_SLICE_1202 \sine_gen.lut.SLICE_1202 ( 
    .D0(\sine_gen.lut.n28050 ), .C0(\sine_gen.lut.n20599 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.lut.n28071 ));
  sine_gen_lut_SLICE_1203 \sine_gen.lut.SLICE_1203 ( 
    .D1(\sine_gen.lut.n20596 ), .C1(\sine_gen.lut.n28044 ), 
    .B1(\sine_gen.address1[8] ), .A1(\sine_gen.lut.n28071 ), 
    .D0(\sine_gen.lut.n20473 ), .C0(\sine_gen.lut.n20472 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n28041 ), 
    .F0(\sine_gen.lut.n28044 ), .F1(\sine_gen.lut.n28074 ));
  sine_gen_lut_SLICE_1204 \sine_gen.lut.SLICE_1204 ( 
    .D1(\sine_gen.address2[7] ), .C1(\sine_gen.address2[10] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[8] ), 
    .D0(\sine_gen.address2[7] ), .C0(\sine_gen.lut.n21472 ), 
    .B0(\sine_gen.address2[8] ), .A0(\sine_gen.lut.n21471 ), 
    .F0(\sine_gen.lut.n28065 ), .F1(\sine_gen.n12_adj_303 ));
  sine_gen_lut_SLICE_1205 \sine_gen.lut.SLICE_1205 ( 
    .D0(\sine_gen.lut.n21468 ), .C0(\sine_gen.address2[8] ), 
    .B0(\sine_gen.lut.n28065 ), .A0(\sine_gen.lut.n21469 ), 
    .F0(\sine_gen.lut.n28068 ));
  sine_gen_lut_SLICE_1207 \sine_gen.lut.SLICE_1207 ( 
    .D1(\sine_gen.lut.n27711 ), .C1(\sine_gen.lut.n5190 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.lut.n3664 ), 
    .D0(\sine_gen.lut.n4521 ), .B0(\sine_gen.lut.n3588 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n5190 ), 
    .F1(\sine_gen.lut.n27714 ));
  sine_gen_lut_SLICE_1208 \sine_gen.lut.SLICE_1208 ( 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n20554 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.lut.n20553 ), 
    .F0(\sine_gen.lut.n28059 ));
  sine_gen_lut_SLICE_1212 \sine_gen.lut.SLICE_1212 ( 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n20503 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.lut.n20502 ), 
    .F0(\sine_gen.lut.n28047 ));
  sine_gen_lut_SLICE_1213 \sine_gen.lut.SLICE_1213 ( 
    .D0(\sine_gen.lut.n28047 ), .C0(\sine_gen.lut.n20496 ), 
    .B0(\sine_gen.lut.n20497 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.lut.n28050 ));
  sine_gen_lut_SLICE_1214 \sine_gen.lut.SLICE_1214 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n20478 ), 
    .B1(\sine_gen.lut.n20479 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n20478 ), 
    .F1(\sine_gen.lut.n28041 ));
  sine_gen_lut_SLICE_1216 \sine_gen.lut.SLICE_1216 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n487 ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.lut.n586 ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n465 ), .F0(\sine_gen.lut.n487 ), 
    .F1(\sine_gen.lut.n20805 ));
  sine_gen_lut_SLICE_1218 \sine_gen.lut.SLICE_1218 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n21714 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n21715 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21714 ), .F1(\sine_gen.lut.n28023 ));
  sine_gen_lut_SLICE_1221 \sine_gen.lut.SLICE_1221 ( 
    .D1(\sine_gen.lut.n20455 ), .C1(\sine_gen.lut.n20454 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.lut.n28017 ), 
    .D0(\sine_gen.lut.n1336 ), .C0(\sine_gen.lut.n1337 ), 
    .B0(\sine_gen.address2[5] ), .F0(\sine_gen.lut.n20454 ), 
    .F1(\sine_gen.lut.n28020 ));
  sine_gen_lut_SLICE_1222 \sine_gen.lut.SLICE_1222 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n21232 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.lut.n21231 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21231 ), .F1(\sine_gen.lut.n27705 ));
  sine_gen_lut_SLICE_1226 \sine_gen.lut.SLICE_1226 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n620_adj_206 ), 
    .B1(\sine_gen.lut.n635_adj_204 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n620_adj_206 ), .F1(\sine_gen.lut.n27999 ));
  sine_gen_lut_SLICE_1227 \sine_gen.lut.SLICE_1227 ( 
    .D1(\sine_gen.lut.n589_adj_208 ), .C1(\sine_gen.lut.n604_adj_207 ), 
    .B1(\sine_gen.lut.n27999 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n604_adj_207 ), .F1(\sine_gen.lut.n20564 ));
  sine_gen_lut_SLICE_1230 \sine_gen.lut.SLICE_1230 ( .D1(\sine_gen.lut.n2285 ), 
    .C1(\sine_gen.lut.n2096 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2096 ), .F1(\sine_gen.lut.n20968 ));
  sine_gen_lut_SLICE_1232 \sine_gen.lut.SLICE_1232 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1249 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.lut.n950 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1249 ), .F1(\sine_gen.lut.n27987 ));
  sine_gen_lut_SLICE_1234 \sine_gen.lut.SLICE_1234 ( 
    .D1(\sine_gen.lut.n635_adj_180 ), .C1(\sine_gen.lut.n620_adj_181 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n620_adj_181 ), .F1(\sine_gen.lut.n27981 ));
  sine_gen_lut_SLICE_1235 \sine_gen.lut.SLICE_1235 ( .D1(\sine_gen.lut.n589 ), 
    .C1(\sine_gen.lut.n604 ), .B1(\sine_gen.lut.n27981 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n604 ), 
    .F1(\sine_gen.lut.n27984 ));
  tw_gen_SLICE_1236 \tw_gen.SLICE_1236 ( .D1(\tw_gen.n1060[8] ), 
    .C1(\tri_wave[2] ), .A1(\tw_gen.n1030 ), .D0(\tw_gen.n1000[8] ), 
    .C0(\tw_gen.n970 ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1030 ), 
    .F1(\tw_gen.n1090 ));
  tw_gen_SLICE_1237 \tw_gen.SLICE_1237 ( .D1(\tw_gen.n28 ), .C1(\tw_gen.n16 ), 
    .B1(\tw_gen.n1030 ), .A1(\tw_gen.n24 ), .D0(\tw_gen.n1034 ), 
    .C0(\tw_gen.n1035 ), .B0(\tw_gen.n1031 ), .A0(\tw_gen.n196 ), 
    .F0(\tw_gen.n16 ), .F1(\tri_wave[2] ));
  tw_gen_SLICE_1238 \tw_gen.SLICE_1238 ( .C1(\tw_gen.n903 ), 
    .B1(\tri_wave[4] ), .A1(\tw_gen.n940[15] ), .C0(\tw_gen.n880[15] ), 
    .B0(\tri_wave[5] ), .A0(\tw_gen.n843 ), .F0(\tw_gen.n903 ), 
    .F1(\tw_gen.n963 ));
  tw_gen_SLICE_1239 \tw_gen.SLICE_1239 ( .D1(\tw_gen.n842 ), 
    .C1(\tw_gen.n18_adj_138 ), .B1(\tw_gen.n843 ), .A1(\tw_gen.n22 ), 
    .D0(\tri_wave[6] ), .C0(\tw_gen.n820[18] ), .B0(\tw_gen.n844 ), 
    .A0(\tw_gen.n780 ), .F0(\tw_gen.n18_adj_138 ), .F1(\tri_wave[5] ));
  tw_gen_SLICE_1240 \tw_gen.SLICE_1240 ( .D1(\tw_gen.n940[16] ), 
    .C1(\tw_gen.n902 ), .B1(\tri_wave[4] ), .C0(\tw_gen.n842 ), 
    .B0(\tw_gen.n880[16] ), .A0(\tri_wave[5] ), .F0(\tw_gen.n902 ), 
    .F1(\tw_gen.n962 ));
  tw_gen_SLICE_1241 \tw_gen.SLICE_1241 ( .D1(\tw_gen.n970 ), 
    .C1(\tw_gen.n18_adj_151 ), .B1(\tw_gen.n965 ), .A1(\tw_gen.n24_adj_155 ), 
    .D0(\tri_wave[4] ), .C0(\tw_gen.n940[15] ), .B0(\tw_gen.n962 ), 
    .A0(\tw_gen.n903 ), .F0(\tw_gen.n18_adj_151 ), .F1(\tw_gen.n26_adj_157 ));
  tw_gen_SLICE_1242 \tw_gen.SLICE_1242 ( .D1(\tri_wave[3] ), 
    .C1(\tw_gen.n1000[10] ), .A1(\tw_gen.n968 ), .C0(\tw_gen.n908 ), 
    .B0(\tri_wave[4] ), .A0(\tw_gen.n940[10] ), .F0(\tw_gen.n968 ), 
    .F1(\tw_gen.n1028 ));
  tw_gen_SLICE_1243 \tw_gen.SLICE_1243 ( .D1(\tri_wave[3] ), 
    .C1(\tw_gen.n195 ), .A1(\tw_gen.n1000[3] ), .D0(\tw_gen.n960 ), 
    .C0(\tw_gen.n22_adj_156 ), .B0(\tw_gen.n968 ), .A0(\tw_gen.n26_adj_157 ), 
    .F0(\tri_wave[3] ), .F1(\tw_gen.n1035 ));
  tw_gen_SLICE_1244 \tw_gen.SLICE_1244 ( .D1(\tri_wave[3] ), 
    .C1(\tw_gen.n960 ), .A1(\tw_gen.n1000[18] ), .D0(\tw_gen.n900 ), 
    .C0(\tw_gen.n940[18] ), .B0(\tri_wave[4] ), .F0(\tw_gen.n960 ), 
    .F1(\tw_gen.n1020 ));
  tw_gen_SLICE_1245 \tw_gen.SLICE_1245 ( .D1(\tw_gen.n1024 ), 
    .C1(\tw_gen.n20 ), .B1(\tw_gen.n26 ), .A1(\tw_gen.n1025 ), 
    .D0(\tw_gen.n961 ), .C0(\tw_gen.n1020 ), .B0(\tw_gen.n1000[17] ), 
    .A0(\tri_wave[3] ), .F0(\tw_gen.n20 ), .F1(\tw_gen.n28 ));
  tw_gen_SLICE_1246 \tw_gen.SLICE_1246 ( .D1(\tw_gen.n580[15] ), 
    .C1(\tw_gen.n543 ), .A1(\tri_wave[10] ), .D0(\tw_gen.n520[15] ), 
    .C0(\tw_gen.n483 ), .B0(\tri_wave[11] ), .F0(\tw_gen.n543 ), 
    .F1(\tw_gen.n603 ));
  tw_gen_SLICE_1247 \tw_gen.SLICE_1247 ( .D1(\tw_gen.n13181 ), 
    .C1(\tw_gen.n542 ), .B1(\tw_gen.n543 ), .A1(\tw_gen.n12 ), 
    .D0(\tw_gen.n546 ), .B0(\tw_gen.n188 ), .A0(\tw_gen.n547 ), 
    .F0(\tw_gen.n13181 ), .F1(\tri_wave[10] ));
  tw_gen_SLICE_1248 \tw_gen.SLICE_1248 ( .D1(\tw_gen.n700[15] ), 
    .C1(\tw_gen.n663 ), .A1(\tri_wave[8] ), .D0(\tri_wave[9] ), 
    .C0(\tw_gen.n603 ), .B0(\tw_gen.n640[15] ), .F0(\tw_gen.n663 ), 
    .F1(\tw_gen.n723 ));
  tw_gen_SLICE_1249 \tw_gen.SLICE_1249 ( .D1(\tw_gen.n700[8] ), 
    .B1(\tw_gen.n190 ), .A1(\tri_wave[8] ), .D0(\tw_gen.n661 ), 
    .C0(\tw_gen.n663 ), .B0(\tw_gen.n12_adj_133 ), .A0(\tw_gen.n16_adj_134 ), 
    .F0(\tri_wave[8] ), .F1(\tw_gen.n730 ));
  tw_gen_SLICE_1250 \tw_gen.SLICE_1250 ( .D1(\tw_gen.n400[17] ), 
    .C1(\tw_gen.n361 ), .A1(tri_wave_13__N_3), .D0(\tw_gen.n19927 ), 
    .C0(\tw_gen.n32_adj_131 ), .B0(\tw_gen.n32 ), .A0(\tw_gen.n301 ), 
    .F0(\tw_gen.n361 ), .F1(\tw_gen.n421 ));
  tw_gen_SLICE_1251 \tw_gen.SLICE_1251 ( .D1(\tw_gen.n400[13] ), 
    .C1(tri_wave_13__N_3), .A1(\tw_gen.n185 ), .D0(\tw_gen.n361 ), 
    .C0(\tw_gen.n32_adj_132 ), .B0(\tw_gen.n360 ), .A0(\tw_gen.n362 ), 
    .F0(tri_wave_13__N_3), .F1(\tw_gen.n425 ));
  tw_gen_SLICE_1252 \tw_gen.SLICE_1252 ( .C1(\tw_gen.n520[17] ), 
    .B1(\tri_wave[11] ), .A1(\tw_gen.n481 ), .D0(\tri_wave[12] ), 
    .C0(\tw_gen.n421 ), .B0(\tw_gen.n460[17] ), .F0(\tw_gen.n481 ), 
    .F1(\tw_gen.n541 ));
  tw_gen_SLICE_1253 \tw_gen.SLICE_1253 ( .D1(\tw_gen.n186 ), 
    .C1(\tri_wave[12] ), .B1(\tw_gen.n460[12] ), .D0(\tw_gen.n421 ), 
    .C0(\tw_gen.n6 ), .B0(\tw_gen.n422 ), .A0(\tw_gen.n420 ), 
    .F0(\tri_wave[12] ), .F1(\tw_gen.n486 ));
  tw_gen_SLICE_1254 \tw_gen.SLICE_1254 ( .D1(\tw_gen.n482 ), 
    .C1(\tw_gen.n460[15] ), .B1(\tri_wave[12] ), .A1(\tw_gen.n423 ), 
    .D0(\tri_wave[12] ), .C0(\tw_gen.n460[16] ), .A0(\tw_gen.n422 ), 
    .F0(\tw_gen.n482 ), .F1(\tw_gen.n8 ));
  tw_gen_SLICE_1256 \tw_gen.SLICE_1256 ( .D1(\tw_gen.n640[17] ), 
    .C1(\tw_gen.n601 ), .B1(\tri_wave[9] ), .C0(\tw_gen.n541 ), 
    .B0(\tw_gen.n580[17] ), .A0(\tri_wave[10] ), .F0(\tw_gen.n601 ), 
    .F1(\tw_gen.n661 ));
  tw_gen_SLICE_1257 \tw_gen.SLICE_1257 ( .D1(\tw_gen.n189 ), 
    .C1(\tw_gen.n640[9] ), .B1(\tri_wave[9] ), .D0(\tw_gen.n606 ), 
    .C0(\tw_gen.n14 ), .B0(\tw_gen.n601 ), .A0(\tw_gen.n9 ), 
    .F0(\tri_wave[9] ), .F1(\tw_gen.n669 ));
  tw_gen_SLICE_1258 \tw_gen.SLICE_1258 ( .C1(\tw_gen.n728 ), 
    .B1(\tw_gen.n760[10] ), .A1(\tri_wave[7] ), .D0(\tri_wave[8] ), 
    .C0(\tw_gen.n668 ), .A0(\tw_gen.n700[10] ), .F0(\tw_gen.n728 ), 
    .F1(\tw_gen.n788 ));
  tw_gen_SLICE_1259 \tw_gen.SLICE_1259 ( .D1(\tw_gen.n760[7] ), 
    .C1(\tw_gen.n191 ), .A1(\tri_wave[7] ), .D0(\tw_gen.n728 ), 
    .C0(\tw_gen.n16_adj_135 ), .B0(\tw_gen.n17 ), .A0(\tw_gen.n720 ), 
    .F0(\tri_wave[7] ), .F1(\tw_gen.n791 ));
  tw_gen_SLICE_1260 \tw_gen.SLICE_1260 ( .D1(\tri_wave[11] ), 
    .C1(\tw_gen.n480 ), .B1(\tw_gen.n520[18] ), .D0(\tri_wave[12] ), 
    .C0(\tw_gen.n420 ), .B0(\tw_gen.n460[18] ), .F0(\tw_gen.n480 ), 
    .F1(\tw_gen.n540 ));
  tw_gen_SLICE_1261 \tw_gen.SLICE_1261 ( .D1(\tw_gen.n187 ), 
    .C1(\tw_gen.n520[11] ), .B1(\tri_wave[11] ), .D0(\tw_gen.n484 ), 
    .C0(\tw_gen.n8 ), .B0(\tw_gen.n480 ), .A0(\tw_gen.n7 ), 
    .F0(\tri_wave[11] ), .F1(\tw_gen.n547 ));
  tw_gen_SLICE_1262 \tw_gen.SLICE_1262 ( .D1(\tw_gen.n640[18] ), 
    .C1(\tw_gen.n600 ), .A1(\tri_wave[9] ), .C0(\tw_gen.n540 ), 
    .B0(\tw_gen.n580[18] ), .A0(\tri_wave[10] ), .F0(\tw_gen.n600 ), 
    .F1(\tw_gen.n660 ));
  tw_gen_SLICE_1263 \tw_gen.SLICE_1263 ( .D1(\tri_wave[9] ), 
    .C1(\tw_gen.n640[13] ), .B1(\tw_gen.n660 ), .A1(\tw_gen.n605 ), 
    .D0(\tri_wave[10] ), .C0(\tw_gen.n545 ), .A0(\tw_gen.n580[13] ), 
    .F0(\tw_gen.n605 ), .F1(\tw_gen.n12_adj_133 ));
  tw_gen_SLICE_1264 \tw_gen.SLICE_1264 ( .D1(\tw_gen.n19 ), 
    .C1(\tw_gen.n12_adj_136 ), .B1(\tw_gen.n782 ), .A1(\tw_gen.n18 ), 
    .D0(\tw_gen.n790 ), .C0(\tw_gen.n791 ), .B0(\tw_gen.n192 ), 
    .A0(\tw_gen.n783 ), .F0(\tw_gen.n12_adj_136 ), .F1(\tri_wave[6] ));
  tw_gen_SLICE_1265 \tw_gen.SLICE_1265 ( .D1(\tri_wave[6] ), 
    .C1(\tw_gen.n782 ), .B1(\tw_gen.n820[16] ), .D0(\tri_wave[7] ), 
    .C0(\tw_gen.n722 ), .B0(\tw_gen.n760[16] ), .F0(\tw_gen.n782 ), 
    .F1(\tw_gen.n842 ));
  tw_gen_SLICE_1266 \tw_gen.SLICE_1266 ( .C1(\tw_gen.n784 ), 
    .B1(\tw_gen.n820[14] ), .A1(\tri_wave[6] ), .D0(\tw_gen.n760[14] ), 
    .C0(\tw_gen.n724 ), .B0(\tri_wave[7] ), .F0(\tw_gen.n784 ), 
    .F1(\tw_gen.n844 ));
  tw_gen_SLICE_1268 \tw_gen.SLICE_1268 ( .D1(\tw_gen.n184 ), 
    .C1(\tri_wave[15] ), .B1(\tw_gen.n183 ), .D0(\tw_gen.n118 ), 
    .C0(\tw_gen.n117 ), .B0(\tw_gen.n182 ), .A0(\tw_gen.n183 ), 
    .F0(\tri_wave[15] ), .F1(\tw_gen.n32 ));
  tw_gen_SLICE_1270 \tw_gen.SLICE_1270 ( .D1(\tw_gen.n19927 ), 
    .C1(\tw_gen.n32_adj_131 ), .A1(\tw_gen.n301 ), .D0(\tri_wave[15] ), 
    .B0(\tw_gen.n183 ), .A0(\tw_gen.n184 ), .F0(\tw_gen.n32_adj_131 ), 
    .F1(tri_wave_14__N_2));
  tw_gen_SLICE_1271 \tw_gen.SLICE_1271 ( .D1(\tw_gen.n32_adj_131 ), 
    .C1(\tw_gen.n19927 ), .B1(\tw_gen.n184 ), .A1(\tw_gen.n301 ), 
    .D0(\tw_gen.n182 ), .C0(\tw_gen.n117 ), .B0(\tw_gen.n183 ), 
    .A0(\tw_gen.n118 ), .F0(\tw_gen.n19927 ), .F1(\tw_gen.n9884 ));
  tw_gen_SLICE_1272 \tw_gen.SLICE_1272 ( .D1(\tri_wave[1] ), 
    .C1(\tw_gen.n13219 ), .B1(\tw_gen.n1120[2] ), .A1(\tw_gen.n1096 ), 
    .D0(\tw_gen.n197 ), .C0(\tw_gen.n1120[1] ), .B0(\tw_gen.n198 ), 
    .A0(\tri_wave[1] ), .F0(\tw_gen.n13219 ), .F1(\tw_gen.n13221 ));
  tw_gen_SLICE_1274 \tw_gen.SLICE_1274 ( .D1(\tri_wave[1] ), 
    .C1(\tw_gen.n18_adj_161 ), .B1(\tw_gen.n1120[4] ), .A1(\tw_gen.n1094 ), 
    .D0(\tw_gen.n1095 ), .C0(\tw_gen.n13221 ), .B0(\tri_wave[1] ), 
    .A0(\tw_gen.n1120[3] ), .F0(\tw_gen.n18_adj_161 ), 
    .F1(\tw_gen.n26_adj_166 ));
  tw_gen_SLICE_1276 \tw_gen.SLICE_1276 ( .D1(\tri_wave[1] ), 
    .C1(\tw_gen.n13_adj_162 ), .B1(\tw_gen.n1093 ), .A1(\tw_gen.n1120[5] ), 
    .C0(\tri_wave[1] ), .B0(\tw_gen.n1120[6] ), .A0(\tw_gen.n1092 ), 
    .F0(\tw_gen.n13_adj_162 ), .F1(\tw_gen.n24_adj_167 ));
  tw_gen_SLICE_1278 \tw_gen.SLICE_1278 ( .D1(\tw_gen.n1120[18] ), 
    .C1(\tw_gen.n1080 ), .A1(\tri_wave[1] ), .C0(\tw_gen.n1020 ), 
    .B0(\tw_gen.n1060[18] ), .A0(\tri_wave[2] ), .F0(\tw_gen.n1080 ), 
    .F1(\tw_gen.n37 ));
  tw_gen_SLICE_1279 \tw_gen.SLICE_1279 ( .D1(\tw_gen.n32_adj_173 ), 
    .C1(\tw_gen.n20_adj_171 ), .B1(\tw_gen.n19_adj_174 ), 
    .A1(\tw_gen.n28_adj_172 ), .D0(\tw_gen.n1120[17] ), .C0(\tw_gen.n37 ), 
    .B0(\tri_wave[1] ), .A0(\tw_gen.n1081 ), .F0(\tw_gen.n20_adj_171 ), 
    .F1(n17490));
  tw_gen_SLICE_1280 \tw_gen.SLICE_1280 ( .D1(\tw_gen.n25_adj_165 ), 
    .C1(\tri_wave[1] ), .B1(\tw_gen.n1090 ), .A1(\tw_gen.n1120[8] ), 
    .D0(\tw_gen.n1120[12] ), .C0(\tw_gen.n1086 ), .B0(\tri_wave[1] ), 
    .F0(\tw_gen.n25_adj_165 ), .F1(\tw_gen.n25_adj_168 ));
  tw_gen_SLICE_1282 \tw_gen.SLICE_1282 ( .C1(\tw_gen.n1120[9] ), 
    .B1(\tri_wave[1] ), .A1(\tw_gen.n1089 ), .C0(\tw_gen.n1082 ), 
    .B0(\tw_gen.n1120[16] ), .A0(\tri_wave[1] ), .F0(\tw_gen.n33 ), 
    .F1(\tw_gen.n19_adj_163 ));
  tw_gen_SLICE_1283 \tw_gen.SLICE_1283 ( .D1(\tw_gen.n26_adj_166 ), 
    .C1(\tw_gen.n23_adj_169 ), .B1(\tw_gen.n24_adj_167 ), 
    .A1(\tw_gen.n25_adj_168 ), .D0(\tw_gen.n33 ), .C0(\tw_gen.n1084 ), 
    .B0(\tw_gen.n1120[14] ), .A0(\tri_wave[1] ), .F0(\tw_gen.n23_adj_169 ), 
    .F1(\tw_gen.n32_adj_173 ));
  tw_gen_SLICE_1284 \tw_gen.SLICE_1284 ( .D1(\tw_gen.n1087 ), 
    .C1(\tw_gen.n31_adj_170 ), .B1(\tri_wave[1] ), .A1(\tw_gen.n1120[11] ), 
    .C0(\tw_gen.n1083 ), .B0(\tw_gen.n1120[15] ), .A0(\tri_wave[1] ), 
    .F0(\tw_gen.n31_adj_170 ), .F1(\tw_gen.n19_adj_174 ));
  comp3_SLICE_1286 \comp3.SLICE_1286 ( .D1(\sine_wave3[2] ), .C1(\comp3.n4 ), 
    .A1(\tri_wave[2] ), .D0(n17490), .C0(\sine_wave3[1] ), .B0(\tri_wave[1] ), 
    .A0(\sine_wave3[0] ), .F0(\comp3.n4 ), .F1(\comp3.n6 ));
  tw_gen_SLICE_1287 \tw_gen.SLICE_1287 ( .D1(\sine_wave1[1] ), 
    .C1(\sine_wave1[0] ), .B1(n17490), .A1(\tri_wave[1] ), 
    .D0(\tw_gen.n25_adj_178 ), .C0(\tw_gen.n28_adj_175 ), 
    .B0(\tw_gen.n26_adj_176 ), .A0(\tw_gen.n27_adj_177 ), .F0(\tri_wave[1] ), 
    .F1(\comp1.n4 ));
  comp3_SLICE_1289 \comp3.SLICE_1289 ( .C1(\comp3.n8 ), .B1(\tri_wave[4] ), 
    .A1(\sine_wave3[4] ), .D0(\tri_wave[3] ), .C0(\comp3.n6 ), 
    .B0(\sine_wave3[3] ), .F0(\comp3.n8 ), .F1(\comp3.n10 ));
  tw_gen_SLICE_1291 \tw_gen.SLICE_1291 ( .C1(\tri_wave[4] ), 
    .B1(\tw_gen.n194 ), .A1(\tw_gen.n940[4] ), .D0(\tw_gen.n21 ), 
    .C0(\tw_gen.n22_adj_140 ), .B0(\tw_gen.n23 ), .F0(\tri_wave[4] ), 
    .F1(\tw_gen.n974 ));
  comp3_SLICE_1292 \comp3.SLICE_1292 ( .D1(\tri_wave[6] ), .C1(\comp3.n12 ), 
    .A1(\sine_wave3[6] ), .C0(\comp3.n10 ), .B0(\tri_wave[5] ), 
    .A0(\sine_wave3[5] ), .F0(\comp3.n12 ), .F1(\comp3.n14 ));
  comp3_SLICE_1294 \comp3.SLICE_1294 ( .D1(\sine_wave3[8] ), .C1(\comp3.n16 ), 
    .A1(\tri_wave[8] ), .C0(\comp3.n14 ), .B0(\tri_wave[7] ), 
    .A0(\sine_wave3[7] ), .F0(\comp3.n16 ), .F1(\comp3.n18 ));
  comp3_SLICE_1296 \comp3.SLICE_1296 ( .D1(\tri_wave[10] ), .C1(\comp3.n20 ), 
    .B1(\sine_wave3[10] ), .D0(\sine_wave3[9] ), .C0(\comp3.n18 ), 
    .A0(\tri_wave[9] ), .F0(\comp3.n20 ), .F1(\comp3.n22 ));
  comp3_SLICE_1298 \comp3.SLICE_1298 ( .C1(\comp3.n24 ), .B1(\tri_wave[12] ), 
    .A1(\sine_wave3[12] ), .C0(\comp3.n22 ), .B0(\sine_wave3[11] ), 
    .A0(\tri_wave[11] ), .F0(\comp3.n24 ), .F1(\comp3.n26 ));
  comp3_SLICE_1300 \comp3.SLICE_1300 ( .D1(\tri_wave[15] ), .C1(\comp3.n28 ), 
    .B1(\sine_wave3[14] ), .A1(tri_wave_14__N_2), .D0(tri_wave_13__N_3), 
    .C0(\comp3.n26 ), .A0(\sine_wave3[13] ), .F0(\comp3.n28 ), .F1(Vc_c_N_127));
  comp3_SLICE_1302 \comp3.SLICE_1302 ( .D0(\comp3.n28 ), .C0(tri_wave_14__N_2), 
    .B0(\sine_wave3[14] ), .A0(\tri_wave[15] ), .F0(Vc_c));
  comp2_SLICE_1304 \comp2.SLICE_1304 ( .C1(\comp2.n4 ), .B1(\tri_wave[2] ), 
    .A1(\sine_wave2[2] ), .D0(\sine_wave2[1] ), .C0(\tri_wave[1] ), 
    .B0(n17490), .A0(\sine_wave2[0] ), .F0(\comp2.n4 ), .F1(\comp2.n6 ));
  comp2_SLICE_1307 \comp2.SLICE_1307 ( .C1(\comp2.n8 ), .B1(\tri_wave[4] ), 
    .A1(\sine_wave2[4] ), .C0(\comp2.n6 ), .B0(\sine_wave2[3] ), 
    .A0(\tri_wave[3] ), .F0(\comp2.n8 ), .F1(\comp2.n10 ));
  comp2_SLICE_1309 \comp2.SLICE_1309 ( .D1(\tri_wave[6] ), .C1(\comp2.n12 ), 
    .B1(\sine_wave2[6] ), .D0(\tri_wave[5] ), .C0(\comp2.n10 ), 
    .B0(\sine_wave2[5] ), .F0(\comp2.n12 ), .F1(\comp2.n14 ));
  comp2_SLICE_1311 \comp2.SLICE_1311 ( .D1(\sine_wave2[8] ), .C1(\comp2.n16 ), 
    .A1(\tri_wave[8] ), .C0(\comp2.n14 ), .B0(\sine_wave2[7] ), 
    .A0(\tri_wave[7] ), .F0(\comp2.n16 ), .F1(\comp2.n18 ));
  comp2_SLICE_1313 \comp2.SLICE_1313 ( .D1(\tri_wave[10] ), .C1(\comp2.n20 ), 
    .A1(\sine_wave2[10] ), .C0(\comp2.n18 ), .B0(\tri_wave[9] ), 
    .A0(\sine_wave2[9] ), .F0(\comp2.n20 ), .F1(\comp2.n22 ));
  comp2_SLICE_1315 \comp2.SLICE_1315 ( .C1(\tri_wave[12] ), .B1(\comp2.n24 ), 
    .A1(\sine_wave2[12] ), .D0(\sine_wave2[11] ), .C0(\comp2.n22 ), 
    .A0(\tri_wave[11] ), .F0(\comp2.n24 ), .F1(\comp2.n26 ));
  comp2_SLICE_1317 \comp2.SLICE_1317 ( .D1(\sine_wave2[14] ), .C1(\comp2.n28 ), 
    .B1(tri_wave_14__N_2), .A1(\tri_wave[15] ), .D0(tri_wave_13__N_3), 
    .C0(\comp2.n26 ), .B0(\sine_wave2[13] ), .F0(\comp2.n28 ), .F1(Vb_c));
  comp1_SLICE_1319 \comp1.SLICE_1319 ( .C1(\comp1.n6 ), .B1(\tri_wave[3] ), 
    .A1(\sine_wave1[3] ), .D0(\tri_wave[2] ), .C0(\comp1.n4 ), 
    .A0(\sine_wave1[2] ), .F0(\comp1.n6 ), .F1(\comp1.n8 ));
  comp1_SLICE_1321 \comp1.SLICE_1321 ( .D1(\sine_wave1[5] ), .C1(\comp1.n10 ), 
    .B1(\tri_wave[5] ), .D0(\tri_wave[4] ), .C0(\comp1.n8 ), 
    .A0(\sine_wave1[4] ), .F0(\comp1.n10 ), .F1(\comp1.n12 ));
  comp1_SLICE_1323 \comp1.SLICE_1323 ( .D1(\sine_wave1[7] ), .C1(\comp1.n14 ), 
    .B1(\tri_wave[7] ), .D0(\tri_wave[6] ), .C0(\comp1.n12 ), 
    .A0(\sine_wave1[6] ), .F0(\comp1.n14 ), .F1(\comp1.n16 ));
  comp1_SLICE_1325 \comp1.SLICE_1325 ( .D1(\tri_wave[9] ), .C1(\comp1.n18 ), 
    .B1(\sine_wave1[9] ), .D0(\sine_wave1[8] ), .C0(\comp1.n16 ), 
    .B0(\tri_wave[8] ), .F0(\comp1.n18 ), .F1(\comp1.n20 ));
  comp1_SLICE_1327 \comp1.SLICE_1327 ( .D1(\sine_wave1[11] ), .C1(\comp1.n22 ), 
    .A1(\tri_wave[11] ), .D0(\tri_wave[10] ), .C0(\comp1.n20 ), 
    .A0(\sine_wave1[10] ), .F0(\comp1.n22 ), .F1(\comp1.n24 ));
  comp1_SLICE_1329 \comp1.SLICE_1329 ( .C1(\comp1.n26 ), .B1(\sine_wave1[13] ), 
    .A1(tri_wave_13__N_3), .D0(\sine_wave1[12] ), .C0(\comp1.n24 ), 
    .B0(\tri_wave[12] ), .F0(\comp1.n26 ), .F1(\comp1.n28 ));
  comp1_SLICE_1331 \comp1.SLICE_1331 ( .D1(\comp1.n28 ), .C1(\tri_wave[15] ), 
    .B1(\sine_wave1[14] ), .A1(tri_wave_14__N_2), .D0(tri_wave_14__N_2), 
    .C0(\comp1.n28 ), .B0(\tri_wave[15] ), .A0(\sine_wave1[14] ), 
    .F0(Va_c_N_123), .F1(Va_c));
  sine_gen_SLICE_1332 \sine_gen.SLICE_1332 ( .D1(\sine_gen.lut.n13580 ), 
    .C1(\sine_gen.n19512 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n8879 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[6] ), .F0(\sine_gen.n19512 ), 
    .F1(\sine_gen.lut.n21370 ));
  sine_gen_SLICE_1334 \sine_gen.SLICE_1334 ( .D1(\sine_gen.n19513 ), 
    .C1(\sine_gen.n19979 ), .B1(\sine_gen.n6 ), .A1(\sine_gen.n8915 ), 
    .D0(\sine_gen.address3[9] ), .B0(\sine_gen.address3[10] ), 
    .A0(\sine_gen.address3[14] ), .F0(\sine_gen.n19979 ), 
    .F1(\sine_gen.n10146 ));
  sine_gen_SLICE_1336 \sine_gen.SLICE_1336 ( .D1(\sine_gen.address3[11] ), 
    .C1(\sine_gen.n8 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n8 ), .F1(\sine_gen.n19513 ));
  sine_gen_SLICE_1338 \sine_gen.SLICE_1338 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n1 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[11] ), .C0(\sine_gen.address1[12] ), 
    .B0(\sine_gen.address1[13] ), .F0(\sine_gen.n1 ), .F1(\sine_gen.n12 ));
  sine_gen_SLICE_1340 \sine_gen.SLICE_1340 ( .D1(\sine_gen.address1[14] ), 
    .C1(\sine_gen.n1 ), .B1(\sine_gen.address1[11] ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[8] ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n10 ), .F1(\sine_gen.n9716 ));
  sine_gen_lut_SLICE_1341 \sine_gen.lut.SLICE_1341 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.n17652 ), 
    .B1(\sine_gen.lut.n19515 ), .A1(\sine_gen.n10 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.n12 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[14] ), 
    .F0(\sine_gen.n17652 ), .F1(\sine_gen.n10144 ));
  sine_gen_SLICE_1342 \sine_gen.SLICE_1342 ( .D1(\sine_gen.address2[11] ), 
    .C1(\sine_gen.n12_adj_303 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.n19518 ), .C0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n19518 ), 
    .F1(\sine_gen.n19519 ));
  sine_gen_lut_SLICE_1343 \sine_gen.lut.SLICE_1343 ( 
    .D1(\sine_gen.lut.n21595 ), .C1(\sine_gen.address2[8] ), 
    .B1(\sine_gen.address2[9] ), .A1(\sine_gen.lut.n21594 ), 
    .D0(\sine_gen.lut.n8781 ), .C0(\sine_gen.lut.n432 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n19518 ), 
    .F0(\sine_gen.lut.n21595 ), .F1(\sine_gen.lut.n28425 ));
  sine_gen_SLICE_1346 \sine_gen.SLICE_1346 ( .D1(\sine_gen.n19519 ), 
    .C1(\sine_gen.n19975 ), .B1(\sine_gen.lut.n19967 ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.address2[14] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n19975 ), 
    .F1(\sine_gen.n10145 ));
  sine_gen_SLICE_1348 \sine_gen.SLICE_1348 ( .D1(\sine_gen.address3[14] ), 
    .C1(\sine_gen.n37 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.address3[10] ), .C0(\sine_gen.address3[13] ), 
    .A0(\sine_gen.address3[12] ), .F0(\sine_gen.n37 ), .F1(\sine_gen.n9727 ));
  sine_gen_lut_SLICE_1351 \sine_gen.lut.SLICE_1351 ( .C1(\sine_gen.n1839 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.lut.n13452 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1839 ), .F1(\sine_gen.n1864 ));
  sine_gen_lut_SLICE_1352 \sine_gen.lut.SLICE_1352 ( .D1(\sine_gen.lut.n4177 ), 
    .C1(\sine_gen.lut.n20847 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n20847 ), .F1(\sine_gen.lut.n4361 ));
  sine_gen_lut_SLICE_1355 \sine_gen.lut.SLICE_1355 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3935 ), 
    .A1(\sine_gen.lut.n3811 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3935 ), 
    .F1(\sine_gen.lut.n4012 ));
  sine_gen_lut_SLICE_1358 \sine_gen.lut.SLICE_1358 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n4730 ), 
    .A1(\sine_gen.lut.n4360 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.lut.n4730 ), 
    .F1(\sine_gen.lut.n4763 ));
  sine_gen_lut_SLICE_1359 \sine_gen.lut.SLICE_1359 ( .D1(\sine_gen.lut.n3916 ), 
    .C1(\sine_gen.lut.n4296 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4296 ), .F1(\sine_gen.lut.n4360 ));
  sine_gen_lut_SLICE_1360 \sine_gen.lut.SLICE_1360 ( .C1(\sine_gen.lut.n5335 ), 
    .B1(\sine_gen.lut.n4521 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n5335 ), .F1(\sine_gen.lut.n5351 ));
  sine_gen_lut_SLICE_1362 \sine_gen.lut.SLICE_1362 ( .D1(\sine_gen.lut.n4518 ), 
    .C1(\sine_gen.lut.n4662 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4662 ), .F1(\sine_gen.lut.n4728 ));
  sine_gen_lut_SLICE_1364 \sine_gen.lut.SLICE_1364 ( .C1(\sine_gen.lut.n2093 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n3026 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2093 ), .F1(\sine_gen.lut.n2164 ));
  sine_gen_lut_SLICE_1366 \sine_gen.lut.SLICE_1366 ( .C1(\sine_gen.lut.n2771 ), 
    .B1(\sine_gen.lut.n2770 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2771 ), .F1(\sine_gen.lut.n2843 ));
  sine_gen_lut_SLICE_1368 \sine_gen.lut.SLICE_1368 ( 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.lut.n2843 ), 
    .A0(\sine_gen.lut.n2685 ), .F0(\sine_gen.lut.n21213 ));
  sine_gen_lut_SLICE_1369 \sine_gen.lut.SLICE_1369 ( .C1(\sine_gen.lut.n2685 ), 
    .B1(\sine_gen.lut.n2866 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.lut.n8879 ), 
    .F0(\sine_gen.lut.n2685 ), .F1(\sine_gen.lut.n21018 ));
  sine_gen_lut_SLICE_1370 \sine_gen.lut.SLICE_1370 ( .C1(\sine_gen.lut.n2107 ), 
    .B1(\sine_gen.lut.n13353 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2107 ), .F1(\sine_gen.lut.n13409 ));
  sine_gen_lut_SLICE_1372 \sine_gen.lut.SLICE_1372 ( .D1(\sine_gen.lut.n2110 ), 
    .C1(\sine_gen.lut.n2135 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2135 ), .F1(\sine_gen.lut.n2186 ));
  sine_gen_lut_SLICE_1374 \sine_gen.lut.SLICE_1374 ( .D1(\sine_gen.lut.n2107 ), 
    .C1(\sine_gen.lut.n13355 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n13355 ), .F1(\sine_gen.lut.n20974 ));
  sine_gen_lut_SLICE_1376 \sine_gen.lut.SLICE_1376 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2134 ), 
    .B1(\sine_gen.lut.n2107 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2134 ), 
    .F1(\sine_gen.lut.n20973 ));
  sine_gen_lut_SLICE_1378 \sine_gen.lut.SLICE_1378 ( .C0(\sine_gen.lut.n521 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.lut.n401 ), 
    .F0(\sine_gen.lut.n21594 ));
  sine_gen_lut_SLICE_1379 \sine_gen.lut.SLICE_1379 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n62 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.lut.n439 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n593 ), .F0(\sine_gen.lut.n62 ), 
    .F1(\sine_gen.lut.n521 ));
  sine_gen_lut_SLICE_1381 \sine_gen.lut.SLICE_1381 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n13249 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.lut.n2285 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2285 ), 
    .F1(\sine_gen.lut.n2510 ));
  sine_gen_lut_SLICE_1382 \sine_gen.lut.SLICE_1382 ( .D1(\sine_gen.lut.n3026 ), 
    .C1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2094 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.lut.n2081 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n3026 ), 
    .F0(\sine_gen.lut.n2011 ), .F1(\sine_gen.lut.n20962 ));
  sine_gen_lut_SLICE_1385 \sine_gen.lut.SLICE_1385 ( 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.lut.n2026 ), 
    .A0(\sine_gen.lut.n28272 ), .F0(\sine_gen.lut.n21339 ));
  sine_gen_lut_SLICE_1389 \sine_gen.lut.SLICE_1389 ( 
    .D0(\sine_gen.lut.n20908 ), .C0(\sine_gen.address1[9] ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.lut.n20907 ), 
    .F0(\sine_gen.lut.n27795 ));
  sine_gen_lut_SLICE_1390 \sine_gen.lut.SLICE_1390 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n20665 ), .F1(\sine_gen.lut.n7981 ));
  sine_gen_lut_SLICE_1391 \sine_gen.lut.SLICE_1391 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n20664 ), 
    .B1(\sine_gen.lut.n20665 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n20664 ), 
    .F1(\sine_gen.lut.n5164 ));
  sine_gen_lut_SLICE_1393 \sine_gen.lut.SLICE_1393 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.lut.n9898 ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.lut.n9898 ), .F1(\sine_gen.lut.n13580 ));
  sine_gen_lut_SLICE_1394 \sine_gen.lut.SLICE_1394 ( .C0(\sine_gen.lut.n2022 ), 
    .B0(\sine_gen.lut.n28290 ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.lut.n21372 ));
  sine_gen_lut_SLICE_1395 \sine_gen.lut.SLICE_1395 ( 
    .D0(\sine_gen.lut.n21372 ), .C0(\sine_gen.lut.n21373 ), 
    .B0(\sine_gen.address3[8] ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.lut.n28671 ));
  sine_gen_lut_SLICE_1396 \sine_gen.lut.SLICE_1396 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n4294 ), 
    .B1(\sine_gen.lut.n3813 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4294 ), 
    .F1(\sine_gen.lut.n4359 ));
  sine_gen_lut_SLICE_1398 \sine_gen.lut.SLICE_1398 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.lut.n13396 ), 
    .A1(\sine_gen.lut.n381 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n13_adj_185 ), .B0(\sine_gen.lut.n8726 ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n13396 ), 
    .F1(\sine_gen.lut.n403 ));
  sine_gen_lut_SLICE_1400 \sine_gen.lut.SLICE_1400 ( 
    .D1(\sine_gen.lut.n21448 ), .C1(\sine_gen.lut.n21447 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n21447 ), 
    .F1(\sine_gen.lut.n4982 ));
  sine_gen_lut_SLICE_1402 \sine_gen.lut.SLICE_1402 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.lut.n1505 ), 
    .B1(\sine_gen.lut.n10141 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1505 ), .F1(\sine_gen.lut.n9976 ));
  sine_gen_lut_SLICE_1403 \sine_gen.lut.SLICE_1403 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n10141 ), .F1(\sine_gen.lut.n19992 ));
  sine_gen_lut_SLICE_1406 \sine_gen.lut.SLICE_1406 ( .C1(\sine_gen.lut.n2016 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.lut.n1896 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n62_adj_190 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.lut.n1934 ), 
    .F0(\sine_gen.lut.n2016 ), .F1(\sine_gen.lut.n21369 ));
  sine_gen_lut_SLICE_1410 \sine_gen.lut.SLICE_1410 ( .C1(\sine_gen.lut.n4250 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4249 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4250 ), .F1(\sine_gen.lut.n4327 ));
  sine_gen_lut_SLICE_1411 \sine_gen.lut.SLICE_1411 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4249 ), .F1(\sine_gen.lut.n4272 ));
  sine_gen_lut_SLICE_1413 \sine_gen.lut.SLICE_1413 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4326 ), 
    .F1(\sine_gen.lut.n22332 ));
  sine_gen_lut_SLICE_1414 \sine_gen.lut.SLICE_1414 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n622 ), 
    .A1(\sine_gen.lut.n7990 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n622 ), 
    .F1(\sine_gen.lut.n20892 ));
  sine_gen_lut_SLICE_1417 \sine_gen.lut.SLICE_1417 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n1705 ), 
    .A1(\sine_gen.lut.n8319 ), .D0(\sine_gen.lut.n8789 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n13438 ), .F0(\sine_gen.lut.n1705 ), 
    .F1(\sine_gen.lut.n21441 ));
  sine_gen_lut_SLICE_1418 \sine_gen.lut.SLICE_1418 ( .C1(\sine_gen.lut.n1625 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n21124 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n21124 ), .F1(\sine_gen.lut.n20893 ));
  sine_gen_lut_SLICE_1420 \sine_gen.lut.SLICE_1420 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n625 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n625 ), .F1(\sine_gen.lut.n22446 ));
  sine_gen_lut_SLICE_1422 \sine_gen.lut.SLICE_1422 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.lut.n648 ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n620 ), .F0(\sine_gen.lut.n702 ), 
    .F1(\sine_gen.lut.n620 ));
  sine_gen_lut_SLICE_1423 \sine_gen.lut.SLICE_1423 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n648 ), .F1(\sine_gen.lut.n645 ));
  sine_gen_lut_SLICE_1424 \sine_gen.lut.SLICE_1424 ( .D1(\sine_gen.lut.n645 ), 
    .C1(\sine_gen.lut.n646 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n646 ), .F1(\sine_gen.lut.n20886 ));
  sine_gen_lut_SLICE_1426 \sine_gen.lut.SLICE_1426 ( .D1(\sine_gen.lut.n620 ), 
    .C1(\sine_gen.lut.n13388 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n13388 ), .F1(\sine_gen.lut.n20887 ));
  sine_gen_lut_SLICE_1428 \sine_gen.lut.SLICE_1428 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n643 ), 
    .A1(\sine_gen.lut.n642 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n643 ), 
    .F1(\sine_gen.lut.n20884 ));
  sine_gen_lut_SLICE_1429 \sine_gen.lut.SLICE_1429 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n642 ), .F1(\sine_gen.lut.n905 ));
  sine_gen_lut_SLICE_1430 \sine_gen.lut.SLICE_1430 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n619 ), 
    .A1(\sine_gen.lut.n615 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n619 ), 
    .F1(\sine_gen.lut.n20883 ));
  sine_gen_lut_SLICE_1432 \sine_gen.lut.SLICE_1432 ( .D1(\sine_gen.lut.n674 ), 
    .C1(\sine_gen.lut.n987 ), .A1(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n13438 ), .B0(\sine_gen.lut.n905 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n987 ), 
    .F1(\sine_gen.lut.n21199 ));
  sine_gen_lut_SLICE_1434 \sine_gen.lut.SLICE_1434 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.lut.n501 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n501 ), .F1(\sine_gen.lut.n21643 ));
  sine_gen_lut_SLICE_1436 \sine_gen.lut.SLICE_1436 ( .D1(\sine_gen.lut.n593 ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.lut.n593 ), .F0(\sine_gen.lut.n9970 ), 
    .F1(\sine_gen.lut.n20877 ));
  sine_gen_lut_SLICE_1439 \sine_gen.lut.SLICE_1439 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.lut.n8726 ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n8726 ), .F1(\sine_gen.lut.n444 ));
  sine_gen_lut_SLICE_1440 \sine_gen.lut.SLICE_1440 ( 
    .D1(\sine_gen.lut.n13249 ), .C1(\sine_gen.lut.n8875 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.lut.n13576 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n8875 ), .F1(\sine_gen.lut.n21178 ));
  sine_gen_lut_SLICE_1441 \sine_gen.lut.SLICE_1441 ( .D1(\sine_gen.lut.n2490 ), 
    .C1(\sine_gen.lut.n19915 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.lut.n8875 ), 
    .F0(\sine_gen.lut.n19915 ), .F1(\sine_gen.lut.n21169 ));
  sine_gen_lut_SLICE_1442 \sine_gen.lut.SLICE_1442 ( .C1(\sine_gen.lut.n4266 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4265 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4266 ), .F1(\sine_gen.lut.n4338 ));
  sine_gen_lut_SLICE_1445 \sine_gen.lut.SLICE_1445 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n2737 ), 
    .B1(\sine_gen.lut.n7981 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2737 ), .F1(\sine_gen.lut.n28623 ));
  sine_gen_lut_SLICE_1446 \sine_gen.lut.SLICE_1446 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n13304 ), 
    .A1(\sine_gen.lut.n4188 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n13304 ), 
    .F1(\sine_gen.lut.n13422 ));
  sine_gen_lut_SLICE_1448 \sine_gen.lut.SLICE_1448 ( .C1(\sine_gen.lut.n915 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n811 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n915 ), .F1(\sine_gen.lut.n995 ));
  sine_gen_lut_SLICE_1450 \sine_gen.lut.SLICE_1450 ( .C1(\sine_gen.lut.n2145 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2137 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2145 ), .F1(\sine_gen.lut.n3202 ));
  sine_gen_lut_SLICE_1452 \sine_gen.lut.SLICE_1452 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n19907 ), 
    .B1(\sine_gen.lut.n995 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.lut.n8726 ), .F0(\sine_gen.lut.n19907 ), 
    .F1(\sine_gen.lut.n21154 ));
  sine_gen_lut_SLICE_1454 \sine_gen.lut.SLICE_1454 ( .C1(\sine_gen.lut.n1876 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.lut.n13359 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.lut.n13452 ), 
    .F0(\sine_gen.lut.n13359 ), .F1(\sine_gen.lut.n1898 ));
  sine_gen_lut_SLICE_1456 \sine_gen.lut.SLICE_1456 ( .C1(\sine_gen.lut.n817 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n4855 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n817 ), .F1(\sine_gen.lut.n4879 ));
  sine_gen_lut_SLICE_1457 \sine_gen.lut.SLICE_1457 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n4855 ), .F1(\sine_gen.lut.n1664 ));
  sine_gen_lut_SLICE_1458 \sine_gen.lut.SLICE_1458 ( 
    .D1(\sine_gen.lut.n13656 ), .C1(\sine_gen.lut.n821 ), 
    .B1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n821 ), 
    .F1(\sine_gen.lut.n1000 ));
  sine_gen_lut_SLICE_1460 \sine_gen.lut.SLICE_1460 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n364 ), 
    .A1(\sine_gen.lut.n2782 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n364 ), 
    .F1(\sine_gen.lut.n20647 ));
  sine_gen_lut_SLICE_1462 \sine_gen.lut.SLICE_1462 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n13644 ), 
    .A1(\sine_gen.lut.n2145 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n13644 ), 
    .F1(\sine_gen.lut.n20986 ));
  sine_gen_lut_SLICE_1464 \sine_gen.lut.SLICE_1464 ( 
    .C1(\sine_gen.lut.n29874 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.lut.n13426 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.lut.n29871 ), .B0(\sine_gen.lut.n4650 ), 
    .A0(\sine_gen.lut.n7965 ), .F0(\sine_gen.lut.n29874 ), 
    .F1(\sine_gen.lut.n20752 ));
  sine_gen_lut_SLICE_1467 \sine_gen.lut.SLICE_1467 ( 
    .D0(\sine_gen.address1[8] ), .C0(\sine_gen.lut.n20774 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.lut.n20762 ), 
    .F0(\sine_gen.lut.n28779 ));
  sine_gen_lut_SLICE_1470 \sine_gen.lut.SLICE_1470 ( .C1(\sine_gen.lut.n3588 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4521 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3588 ), .F1(\sine_gen.lut.n3659 ));
  sine_gen_lut_SLICE_1472 \sine_gen.lut.SLICE_1472 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n5037 ), 
    .A1(\sine_gen.lut.n2312 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2312 ), 
    .F1(\sine_gen.lut.n5061 ));
  sine_gen_lut_SLICE_1473 \sine_gen.lut.SLICE_1473 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n5037 ), .F1(\sine_gen.lut.n2140 ));
  sine_gen_lut_SLICE_1474 \sine_gen.lut.SLICE_1474 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n13632 ), 
    .A1(\sine_gen.lut.n2316 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2316 ), 
    .F1(\sine_gen.lut.n2495 ));
  sine_gen_lut_SLICE_1476 \sine_gen.lut.SLICE_1476 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2091 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.lut.n13249 ), 
    .D0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n13249 ), .F1(\sine_gen.lut.n20958 ));
  sine_gen_lut_SLICE_1478 \sine_gen.lut.SLICE_1478 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2143 ), 
    .A1(\sine_gen.lut.n5044 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2143 ), 
    .F1(\sine_gen.lut.n2197 ));
  sine_gen_lut_SLICE_1480 \sine_gen.lut.SLICE_1480 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1668 ), 
    .A1(\sine_gen.lut.n1523 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1668 ), 
    .F1(\sine_gen.lut.n1734 ));
  sine_gen_lut_SLICE_1482 \sine_gen.lut.SLICE_1482 ( .C1(\sine_gen.lut.n4969 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n1262 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n4969 ), .F1(\sine_gen.lut.n4986 ));
  sine_gen_lut_SLICE_1484 \sine_gen.lut.SLICE_1484 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n4967 ), 
    .A1(\sine_gen.lut.n1664 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n4967 ), 
    .F1(\sine_gen.lut.n20947 ));
  sine_gen_lut_SLICE_1486 \sine_gen.lut.SLICE_1486 ( .D1(\sine_gen.lut.n2693 ), 
    .C1(\sine_gen.lut.n13410 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n13410 ), .F1(\sine_gen.lut.n13412 ));
  sine_gen_lut_SLICE_1488 \sine_gen.lut.SLICE_1488 ( .C1(\sine_gen.lut.n2861 ), 
    .B1(\sine_gen.lut.n13412 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.lut.n2285 ), .F0(\sine_gen.lut.n2861 ), 
    .F1(\sine_gen.lut.n21022 ));
  sine_gen_lut_SLICE_1490 \sine_gen.lut.SLICE_1490 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2117 ), 
    .A1(\sine_gen.lut.n7981 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2117 ), 
    .F1(\sine_gen.lut.n20985 ));
  sine_gen_lut_SLICE_1492 \sine_gen.lut.SLICE_1492 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n8766 ), 
    .B1(\sine_gen.lut.n465 ), .A1(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n8766 ), .F1(\sine_gen.lut.n720 ));
  sine_gen_lut_SLICE_1493 \sine_gen.lut.SLICE_1493 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.lut.n8766 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n1741 ), 
    .F1(\sine_gen.lut.n1187 ));
  sine_gen_lut_SLICE_1495 \sine_gen.lut.SLICE_1495 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n13662 ), 
    .B1(\sine_gen.lut.n682 ), .D0(\sine_gen.lut.n458 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.lut.n13_adj_185 ), 
    .A0(\sine_gen.lut.n8766 ), .F0(\sine_gen.lut.n13662 ), 
    .F1(\sine_gen.lut.n723 ));
  sine_gen_lut_SLICE_1496 \sine_gen.lut.SLICE_1496 ( .C1(\sine_gen.lut.n1657 ), 
    .B1(\sine_gen.lut.n1656 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1657 ), .F1(\sine_gen.lut.n20940 ));
  sine_gen_lut_SLICE_1497 \sine_gen.lut.SLICE_1497 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1656 ), .F1(\sine_gen.lut.n1642 ));
  sine_gen_lut_SLICE_1498 \sine_gen.lut.SLICE_1498 ( .C1(\sine_gen.lut.n2120 ), 
    .B1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2120 ), 
    .F1(\sine_gen.lut.n22406 ));
  sine_gen_lut_SLICE_1500 \sine_gen.lut.SLICE_1500 ( .D1(\sine_gen.lut.n2140 ), 
    .C1(\sine_gen.lut.n2141 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2141 ), .F1(\sine_gen.lut.n20979 ));
  sine_gen_lut_SLICE_1504 \sine_gen.lut.SLICE_1504 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n13351 ), 
    .A1(\sine_gen.lut.n5044 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n13351 ), 
    .F1(\sine_gen.lut.n20980 ));
  sine_gen_lut_SLICE_1506 \sine_gen.lut.SLICE_1506 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2138 ), 
    .A1(\sine_gen.lut.n2137 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2138 ), 
    .F1(\sine_gen.lut.n20977 ));
  sine_gen_lut_SLICE_1507 \sine_gen.lut.SLICE_1507 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2137 ), .F1(\sine_gen.lut.n2421 ));
  sine_gen_lut_SLICE_1508 \sine_gen.lut.SLICE_1508 ( .D1(\sine_gen.lut.n2110 ), 
    .C1(\sine_gen.lut.n2114 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2114 ), .F1(\sine_gen.lut.n20976 ));
  sine_gen_lut_SLICE_1510 \sine_gen.lut.SLICE_1510 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.lut.n8781 ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n8781 ), .F1(\sine_gen.lut.n1697 ));
  sine_gen_lut_SLICE_1511 \sine_gen.lut.SLICE_1511 ( 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.lut.n8781 ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1040 ), 
    .F1(\sine_gen.lut.n823 ));
  sine_gen_lut_SLICE_1512 \sine_gen.lut.SLICE_1512 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n348 ), 
    .A1(\sine_gen.lut.n1974 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n348 ), 
    .F1(\sine_gen.lut.n20646 ));
  sine_gen_lut_SLICE_1515 \sine_gen.lut.SLICE_1515 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.lut.n2088 ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2088 ), .F1(\sine_gen.lut.n62_adj_190 ));
  sine_gen_lut_SLICE_1516 \sine_gen.lut.SLICE_1516 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n301 ), 
    .B1(\sine_gen.lut.n3167 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n301 ), 
    .F1(\sine_gen.lut.n20641 ));
  sine_gen_lut_SLICE_1518 \sine_gen.lut.SLICE_1518 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.lut.n8879 ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n8879 ), .F1(\sine_gen.lut.n13576 ));
  sine_gen_lut_SLICE_1519 \sine_gen.lut.SLICE_1519 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.lut.n2535 ), 
    .B1(\sine_gen.lut.n2536 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.lut.n8879 ), .F0(\sine_gen.lut.n2535 ), 
    .F1(\sine_gen.lut.n21375 ));
  sine_gen_lut_SLICE_1520 \sine_gen.lut.SLICE_1520 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1652 ), 
    .A1(\sine_gen.lut.n1321 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1652 ), 
    .F1(\sine_gen.lut.n20938 ));
  sine_gen_lut_SLICE_1522 \sine_gen.lut.SLICE_1522 ( .D1(\sine_gen.lut.n2421 ), 
    .C1(\sine_gen.lut.n2801 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2801 ), .F1(\sine_gen.lut.n2865 ));
  sine_gen_lut_SLICE_1524 \sine_gen.lut.SLICE_1524 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2799 ), 
    .B1(\sine_gen.lut.n2318 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2799 ), 
    .F1(\sine_gen.lut.n2864 ));
  sine_gen_lut_SLICE_1525 \sine_gen.lut.SLICE_1525 ( 
    .D1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2318 ), .F1(\sine_gen.lut.n9597 ));
  sine_gen_lut_SLICE_1526 \sine_gen.lut.SLICE_1526 ( .C1(\sine_gen.lut.n2802 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2682 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2802 ), .F1(\sine_gen.lut.n2866 ));
  sine_gen_lut_SLICE_1528 \sine_gen.lut.SLICE_1528 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1643 ), 
    .B1(\sine_gen.lut.n1642 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1643 ), 
    .F1(\sine_gen.lut.n20934 ));
  sine_gen_lut_SLICE_1530 \sine_gen.lut.SLICE_1530 ( 
    .C1(\sine_gen.lut.n22318 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2117 ), .D0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.lut.n13452 ), .A0(\sine_gen.lut.n22317 ), 
    .F0(\sine_gen.lut.n22318 ), .F1(\sine_gen.lut.n22049 ));
  sine_gen_lut_SLICE_1536 \sine_gen.lut.SLICE_1536 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.lut.n9931 ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n9931 ), .F1(\sine_gen.lut.n13504 ));
  sine_gen_lut_SLICE_1537 \sine_gen.lut.SLICE_1537 ( 
    .D1(\sine_gen.address1[6] ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.lut.n9931 ), .C0(\sine_gen.lut.n3496 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.lut.n20409 ), .F1(\sine_gen.lut.n19515 ));
  sine_gen_lut_SLICE_1538 \sine_gen.lut.SLICE_1538 ( .D1(\sine_gen.lut.n3161 ), 
    .C1(\sine_gen.lut.n270 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n270 ), .F1(\sine_gen.lut.n20640 ));
  sine_gen_lut_SLICE_1540 \sine_gen.lut.SLICE_1540 ( .D1(\sine_gen.lut.n1638 ), 
    .C1(\sine_gen.lut.n4955 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n4955 ), .F1(\sine_gen.lut.n20902 ));
  sine_gen_lut_SLICE_1541 \sine_gen.lut.SLICE_1541 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1638 ), .F1(\sine_gen.lut.n1640 ));
  sine_gen_lut_SLICE_1543 \sine_gen.lut.SLICE_1543 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n7 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.lut.n13231 ), 
    .D0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n7 ), 
    .F1(\sine_gen.lut.n4005 ));
  sine_gen_lut_SLICE_1544 \sine_gen.lut.SLICE_1544 ( .C1(\sine_gen.lut.n1641 ), 
    .B1(\sine_gen.lut.n1640 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1641 ), .F1(\sine_gen.lut.n20901 ));
  sine_gen_lut_SLICE_1546 \sine_gen.lut.SLICE_1546 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.lut.n29922 ), 
    .B1(\sine_gen.lut.n13404 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n7983 ), .B0(\sine_gen.lut.n1660 ), 
    .A0(\sine_gen.lut.n29919 ), .F0(\sine_gen.lut.n29922 ), 
    .F1(\sine_gen.lut.n21427 ));
  sine_gen_lut_SLICE_1549 \sine_gen.lut.SLICE_1549 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.lut.n9087 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n10032 ), 
    .F1(\sine_gen.lut.n9589 ));
  sine_gen_lut_SLICE_1551 \sine_gen.lut.SLICE_1551 ( .D1(\sine_gen.lut.n3386 ), 
    .C1(\sine_gen.lut.n3484 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.lut.n13494 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.lut.n13231 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n3484 ), .F1(\sine_gen.lut.n20857 ));
  sine_gen_lut_SLICE_1552 \sine_gen.lut.SLICE_1552 ( 
    .D1(\sine_gen.lut.n13422 ), .C1(\sine_gen.lut.n4356 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.lut.n7 ), 
    .F0(\sine_gen.lut.n4356 ), .F1(\sine_gen.lut.n21286 ));
  sine_gen_lut_SLICE_1556 \sine_gen.lut.SLICE_1556 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.n8915 ), 
    .B1(\sine_gen.lut.n1960 ), .A1(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n8915 ), .F1(\sine_gen.lut.n21177 ));
  sine_gen_lut_SLICE_1562 \sine_gen.lut.SLICE_1562 ( 
    .D1(\sine_gen.lut.n19515 ), .C1(\sine_gen.lut.n13510 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.lut.n9931 ), 
    .D0(\sine_gen.lut.n501_adj_186 ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.lut.n9942 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.lut.n13510 ), .F1(\sine_gen.lut.n20905 ));
  sine_gen_lut_SLICE_1563 \sine_gen.lut.SLICE_1563 ( 
    .D0(\sine_gen.lut.n20904 ), .C0(\sine_gen.lut.n20905 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.lut.n27807 ));
  sine_gen_lut_SLICE_1564 \sine_gen.lut.SLICE_1564 ( .C1(\sine_gen.lut.n3640 ), 
    .B1(\sine_gen.lut.n3632 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3640 ), .F1(\sine_gen.lut.n4697 ));
  sine_gen_lut_SLICE_1565 \sine_gen.lut.SLICE_1565 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3632 ), .F1(\sine_gen.lut.n13600 ));
  sine_gen_lut_SLICE_1566 \sine_gen.lut.SLICE_1566 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.lut.n19986 ), 
    .B1(\sine_gen.lut.n4697 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n19986 ), .F1(\sine_gen.lut.n20791 ));
  sine_gen_lut_SLICE_1568 \sine_gen.lut.SLICE_1568 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n124 ), .F1(\sine_gen.lut.n3018 ));
  sine_gen_lut_SLICE_1569 \sine_gen.lut.SLICE_1569 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n109 ), 
    .A1(\sine_gen.lut.n124 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n109 ), 
    .F1(\sine_gen.lut.n20629 ));
  sine_gen_lut_SLICE_1570 \sine_gen.lut.SLICE_1570 ( .C1(\sine_gen.lut.n1625 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n642 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1625 ), .F1(\sine_gen.lut.n1707 ));
  sine_gen_lut_SLICE_1572 \sine_gen.lut.SLICE_1572 ( .D1(\sine_gen.lut.n1707 ), 
    .C1(\sine_gen.lut.n19982 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n19982 ), 
    .F1(\sine_gen.lut.n21439 ));
  sine_gen_lut_SLICE_1574 \sine_gen.lut.SLICE_1574 ( .C1(\sine_gen.lut.n3163 ), 
    .B1(\sine_gen.lut.n3018 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3163 ), .F1(\sine_gen.lut.n3229 ));
  sine_gen_lut_SLICE_1576 \sine_gen.lut.SLICE_1576 ( .C1(\sine_gen.lut.n5151 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2757 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n5151 ), .F1(\sine_gen.lut.n5168 ));
  sine_gen_lut_SLICE_1581 \sine_gen.lut.SLICE_1581 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n3386 ), 
    .B1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3386 ), 
    .F1(\sine_gen.lut.n21846 ));
  sine_gen_lut_SLICE_1582 \sine_gen.lut.SLICE_1582 ( .C1(\sine_gen.lut.n5149 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n3159 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n5149 ), .F1(\sine_gen.lut.n21037 ));
  sine_gen_lut_SLICE_1583 \sine_gen.lut.SLICE_1583 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n3159 ), .F1(\sine_gen.lut.n3151 ));
  sine_gen_lut_SLICE_1586 \sine_gen.lut.SLICE_1586 ( 
    .C1(\sine_gen.lut.n19921 ), .B1(\sine_gen.lut.n3985 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.lut.n13_c ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n19921 ), 
    .F1(\sine_gen.lut.n21571 ));
  sine_gen_lut_SLICE_1588 \sine_gen.lut.SLICE_1588 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n3333 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.lut.n3576 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n3333 ), .F1(\sine_gen.n19935 ));
  sine_gen_lut_SLICE_1590 \sine_gen.lut.SLICE_1590 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3970 ), 
    .A1(\sine_gen.lut.n3889 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3970 ), 
    .F1(\sine_gen.lut.n4033 ));
  sine_gen_lut_SLICE_1592 \sine_gen.lut.SLICE_1592 ( .C1(\sine_gen.lut.n5135 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n3127 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n5135 ), 
    .F1(\sine_gen.lut.n20988 ));
  sine_gen_lut_SLICE_1595 \sine_gen.lut.SLICE_1595 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n594 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n594 ), 
    .F1(\sine_gen.lut.n381 ));
  sine_gen_lut_SLICE_1598 \sine_gen.lut.SLICE_1598 ( 
    .C1(\sine_gen.lut.n10036 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n3966 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n10036 ), 
    .F1(\sine_gen.lut.n4031 ));
  sine_gen_lut_SLICE_1600 \sine_gen.lut.SLICE_1600 ( .D1(\sine_gen.lut.n4031 ), 
    .C1(\sine_gen.lut.n4030 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.lut.n9931 ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4030 ), .F1(\sine_gen.lut.n21402 ));
  sine_gen_lut_SLICE_1603 \sine_gen.lut.SLICE_1603 ( .C1(\sine_gen.lut.n465 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n465 ), 
    .F1(\sine_gen.lut.n21639 ));
  sine_gen_lut_SLICE_1605 \sine_gen.lut.SLICE_1605 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3811 ), 
    .A1(\sine_gen.lut.n13608 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3811 ), 
    .F1(\sine_gen.lut.n3990 ));
  sine_gen_lut_SLICE_1606 \sine_gen.lut.SLICE_1606 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n4953 ), 
    .B1(\sine_gen.lut.n1632 ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n4953 ), .F1(\sine_gen.lut.n20895 ));
  sine_gen_lut_SLICE_1608 \sine_gen.lut.SLICE_1608 ( 
    .D1(\sine_gen.address2[8] ), .C1(\sine_gen.lut.n365 ), 
    .A1(\sine_gen.lut.n408 ), .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.lut.n9906 ), .B0(\sine_gen.lut.n594 ), 
    .F0(\sine_gen.lut.n365 ), .F1(\sine_gen.lut.n20464 ));
  sine_gen_lut_SLICE_1610 \sine_gen.lut.SLICE_1610 ( .D1(\sine_gen.lut.n9906 ), 
    .C1(\sine_gen.lut.n594 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.lut.n9906 ), .B0(\sine_gen.lut.n19967 ), 
    .A0(\sine_gen.address2[7] ), .F0(\sine_gen.lut.n7_adj_194 ), 
    .F1(\sine_gen.lut.n325 ));
  sine_gen_lut_SLICE_1611 \sine_gen.lut.SLICE_1611 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.lut.n9906 ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n9906 ), .F1(\sine_gen.lut.n432 ));
  sine_gen_lut_SLICE_1613 \sine_gen.lut.SLICE_1613 ( 
    .D1(\sine_gen.lut.n28284 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.lut.n28278 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[7] ), .B0(\sine_gen.lut.n9898 ), 
    .A0(\sine_gen.lut.n501_adj_187 ), .F0(\sine_gen.n4 ), 
    .F1(\sine_gen.lut.n21340 ));
  sine_gen_lut_SLICE_1614 \sine_gen.lut.SLICE_1614 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3152 ), 
    .B1(\sine_gen.lut.n3151 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3152 ), 
    .F1(\sine_gen.lut.n21030 ));
  sine_gen_lut_SLICE_1616 \sine_gen.lut.SLICE_1616 ( 
    .D1(\sine_gen.address3[9] ), .C1(\sine_gen.lut.n21970 ), 
    .B1(\sine_gen.address3[8] ), .A1(\sine_gen.n4 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.address3[7] ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.lut.n62_adj_190 ), 
    .F0(\sine_gen.lut.n21970 ), .F1(\sine_gen.lut.n29397 ));
  sine_gen_lut_SLICE_1618 \sine_gen.lut.SLICE_1618 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3147 ), 
    .B1(\sine_gen.lut.n2816 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3147 ), 
    .F1(\sine_gen.lut.n21028 ));
  sine_gen_lut_SLICE_1619 \sine_gen.lut.SLICE_1619 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2816 ), .F1(\sine_gen.lut.n2754 ));
  sine_gen_lut_SLICE_1620 \sine_gen.lut.SLICE_1620 ( .C1(\sine_gen.lut.n4627 ), 
    .B1(\sine_gen.lut.n13600 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4627 ), .F1(\sine_gen.lut.n21099 ));
  sine_gen_lut_SLICE_1622 \sine_gen.lut.SLICE_1622 ( .C1(\sine_gen.lut.n4625 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4624 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4625 ), .F1(\sine_gen.lut.n21100 ));
  sine_gen_lut_SLICE_1623 \sine_gen.lut.SLICE_1623 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4624 ), .F1(\sine_gen.lut.n19925 ));
  sine_gen_lut_SLICE_1624 \sine_gen.lut.SLICE_1624 ( .C1(\sine_gen.lut.n4621 ), 
    .B1(\sine_gen.lut.n19925 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4621 ), .F1(\sine_gen.lut.n21097 ));
  sine_gen_lut_SLICE_1626 \sine_gen.lut.SLICE_1626 ( .D1(\sine_gen.lut.n7972 ), 
    .C1(\sine_gen.lut.n4232 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4232 ), 
    .F1(\sine_gen.lut.n28707 ));
  sine_gen_lut_SLICE_1628 \sine_gen.lut.SLICE_1628 ( .C1(\sine_gen.lut.n5317 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4622 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n5317 ), 
    .F1(\sine_gen.lut.n21096 ));
  sine_gen_lut_SLICE_1629 \sine_gen.lut.SLICE_1629 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4622 ), .F1(\sine_gen.lut.n3952 ));
  sine_gen_lut_SLICE_1630 \sine_gen.lut.SLICE_1630 ( .D1(\sine_gen.lut.n2754 ), 
    .C1(\sine_gen.lut.n2755 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2755 ), .F1(\sine_gen.lut.n2832 ));
  sine_gen_lut_SLICE_1634 \sine_gen.lut.SLICE_1634 ( .D1(\sine_gen.lut.n1198 ), 
    .C1(\sine_gen.lut.n22025 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n22025 ), .F1(\sine_gen.lut.n1354 ));
  sine_gen_lut_SLICE_1636 \sine_gen.lut.SLICE_1636 ( .D1(\sine_gen.lut.n1555 ), 
    .C1(\sine_gen.lut.n8320 ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n8320 ), .F1(\sine_gen.lut.n8321 ));
  sine_gen_lut_SLICE_1640 \sine_gen.lut.SLICE_1640 ( .D1(\sine_gen.lut.n1528 ), 
    .C1(\sine_gen.lut.n1672 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1672 ), .F1(\sine_gen.lut.n1738 ));
  sine_gen_lut_SLICE_1642 \sine_gen.lut.SLICE_1642 ( .C1(\sine_gen.lut.n4971 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n1531 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n4971 ), .F1(\sine_gen.lut.n4988 ));
  sine_gen_lut_SLICE_1644 \sine_gen.lut.SLICE_1644 ( .D1(\sine_gen.lut.n13_c ), 
    .C1(\sine_gen.lut.n348_adj_205 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n9130 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n348_adj_205 ), 
    .F1(\sine_gen.lut.n20502 ));
  sine_gen_lut_SLICE_1649 \sine_gen.lut.SLICE_1649 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.lut.n4_adj_233 ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.lut.n9931 ), .C0(\sine_gen.address1[6] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.lut.n4_adj_233 ), .F1(\sine_gen.lut.n13578 ));
  sine_gen_lut_SLICE_1653 \sine_gen.lut.SLICE_1653 ( .C1(\sine_gen.lut.n1670 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n824 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1670 ), 
    .F1(\sine_gen.lut.n20950 ));
  sine_gen_lut_SLICE_1654 \sine_gen.lut.SLICE_1654 ( 
    .D1(\sine_gen.lut.n10133 ), .C1(\sine_gen.lut.n4495 ), 
    .B1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4495 ), .F1(\sine_gen.lut.n10038 ));
  sine_gen_lut_SLICE_1655 \sine_gen.lut.SLICE_1655 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n10133 ), .F1(\sine_gen.lut.n19978 ));
  sine_gen_lut_SLICE_1656 \sine_gen.lut.SLICE_1656 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n4945 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n1601 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n4945 ), .F1(\sine_gen.lut.n29361 ));
  sine_gen_lut_SLICE_1659 \sine_gen.lut.SLICE_1659 ( .D1(\sine_gen.lut.n3952 ), 
    .C1(\sine_gen.lut.n3953 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3953 ), .F1(\sine_gen.lut.n4023 ));
  sine_gen_lut_SLICE_1660 \sine_gen.lut.SLICE_1660 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2410 ), 
    .A1(\sine_gen.lut.n2306 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2410 ), 
    .F1(\sine_gen.lut.n2490 ));
  sine_gen_lut_SLICE_1662 \sine_gen.lut.SLICE_1662 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21328 ), .F1(\sine_gen.lut.n251_adj_219 ));
  sine_gen_lut_SLICE_1663 \sine_gen.lut.SLICE_1663 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n21328 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n21327 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21327 ), .F1(\sine_gen.lut.n28869 ));
  sine_gen_lut_SLICE_1664 \sine_gen.lut.SLICE_1664 ( .C1(\sine_gen.lut.n3945 ), 
    .B1(\sine_gen.lut.n3944 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3945 ), .F1(\sine_gen.lut.n4019 ));
  sine_gen_lut_SLICE_1667 \sine_gen.lut.SLICE_1667 ( .D1(\sine_gen.lut.n5226 ), 
    .C1(\sine_gen.lut.n13318 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n13318 ), .F1(\sine_gen.lut.n21088 ));
  sine_gen_lut_SLICE_1669 \sine_gen.lut.SLICE_1669 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.lut.n9942 ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.lut.n9942 ), 
    .F1(\sine_gen.lut.n3371 ));
  sine_gen_lut_SLICE_1671 \sine_gen.lut.SLICE_1671 ( 
    .D0(\sine_gen.address1[9] ), .C0(\sine_gen.lut.n21861 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.lut.n13578 ), 
    .F0(\sine_gen.lut.n28443 ));
  sine_gen_lut_SLICE_1673 \sine_gen.lut.SLICE_1673 ( 
    .C0(\sine_gen.lut.n28992 ), .B0(\sine_gen.lut.n21577 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.lut.n21578 ));
  sine_gen_lut_SLICE_1675 \sine_gen.lut.SLICE_1675 ( 
    .D1(\sine_gen.lut.n251_adj_219 ), .C1(\sine_gen.lut.n236_adj_255 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n236_adj_255 ), 
    .F1(\sine_gen.lut.n20794 ));
  sine_gen_lut_SLICE_1676 \sine_gen.lut.SLICE_1676 ( 
    .D1(\sine_gen.address1[9] ), .C1(\sine_gen.lut.n21001 ), 
    .B1(\sine_gen.address1[8] ), .A1(\sine_gen.lut.n28320 ), 
    .D0(\sine_gen.lut.n21578 ), .C0(\sine_gen.lut.n29196 ), 
    .B0(\sine_gen.address1[7] ), .F0(\sine_gen.lut.n21001 ), 
    .F1(\sine_gen.lut.n29007 ));
  sine_gen_lut_SLICE_1678 \sine_gen.lut.SLICE_1678 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n173_adj_220 ), 
    .B1(\sine_gen.lut.n800 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n173_adj_220 ), 
    .F1(\sine_gen.lut.n20788 ));
  sine_gen_lut_SLICE_1680 \sine_gen.lut.SLICE_1680 ( .D1(\sine_gen.lut.n7972 ), 
    .C1(\sine_gen.lut.n3612 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3612 ), .F1(\sine_gen.lut.n21093 ));
  sine_gen_lut_SLICE_1682 \sine_gen.lut.SLICE_1682 ( .C1(\sine_gen.lut.n3640 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n13620 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n13620 ), .F1(\sine_gen.lut.n21094 ));
  sine_gen_lut_SLICE_1684 \sine_gen.lut.SLICE_1684 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n157_adj_221 ), .F1(\sine_gen.lut.n124_adj_223 ));
  sine_gen_lut_SLICE_1685 \sine_gen.lut.SLICE_1685 ( 
    .C1(\sine_gen.lut.n142_adj_222 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.lut.n157_adj_221 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n142_adj_222 ), 
    .F1(\sine_gen.lut.n20787 ));
  sine_gen_lut_SLICE_1686 \sine_gen.lut.SLICE_1686 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3615 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3615 ), .F1(\sine_gen.lut.n22364 ));
  sine_gen_lut_SLICE_1688 \sine_gen.lut.SLICE_1688 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.lut.n3570 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.lut.n13494 ), 
    .F0(\sine_gen.lut.n20826 ), .F1(\sine_gen.lut.n3570 ));
  sine_gen_lut_SLICE_1690 \sine_gen.lut.SLICE_1690 ( .D1(\sine_gen.lut.n5226 ), 
    .C1(\sine_gen.lut.n3638 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3638 ), .F1(\sine_gen.lut.n3692 ));
  sine_gen_lut_SLICE_1692 \sine_gen.lut.SLICE_1692 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3636 ), 
    .A1(\sine_gen.lut.n3635 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n3636 ), 
    .F1(\sine_gen.lut.n21087 ));
  sine_gen_lut_SLICE_1693 \sine_gen.lut.SLICE_1693 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3635 ), .F1(\sine_gen.lut.n3922 ));
  sine_gen_lut_SLICE_1695 \sine_gen.lut.SLICE_1695 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n109_adj_224 ), 
    .A1(\sine_gen.lut.n124_adj_223 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n109_adj_224 ), 
    .F1(\sine_gen.lut.n20782 ));
  sine_gen_lut_SLICE_1696 \sine_gen.lut.SLICE_1696 ( .D1(\sine_gen.lut.n3632 ), 
    .C1(\sine_gen.lut.n3633 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3633 ), .F1(\sine_gen.lut.n21085 ));
  sine_gen_lut_SLICE_1698 \sine_gen.lut.SLICE_1698 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3609 ), 
    .A1(\sine_gen.lut.n3605 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3609 ), 
    .F1(\sine_gen.lut.n21084 ));
  sine_gen_lut_SLICE_1701 \sine_gen.lut.SLICE_1701 ( .C1(\sine_gen.lut.n4658 ), 
    .B1(\sine_gen.lut.n4513 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n4658 ), .F1(\sine_gen.lut.n4724 ));
  sine_gen_lut_SLICE_1703 \sine_gen.lut.SLICE_1703 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n4633 ), 
    .B1(\sine_gen.lut.n3922 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n4633 ), 
    .F1(\sine_gen.lut.n21105 ));
  sine_gen_lut_SLICE_1704 \sine_gen.lut.SLICE_1704 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1637 ), 
    .B1(\sine_gen.lut.n13648 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n1637 ), 
    .F1(\sine_gen.lut.n20898 ));
  sine_gen_lut_SLICE_1706 \sine_gen.lut.SLICE_1706 ( .D1(\sine_gen.lut.n1634 ), 
    .C1(\sine_gen.lut.n1635 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n1635 ), .F1(\sine_gen.lut.n20899 ));
  sine_gen_lut_SLICE_1708 \sine_gen.lut.SLICE_1708 ( .C1(\sine_gen.lut.n1631 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n19911 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1631 ), .F1(\sine_gen.lut.n20896 ));
  sine_gen_lut_SLICE_1710 \sine_gen.lut.SLICE_1710 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n5219 ), .F1(\sine_gen.lut.n21076 ));
  sine_gen_lut_SLICE_1711 \sine_gen.lut.SLICE_1711 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3807 ), 
    .A1(\sine_gen.lut.n5219 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n3807 ), 
    .F1(\sine_gen.lut.n5243 ));
  sine_gen_lut_SLICE_1714 \sine_gen.lut.SLICE_1714 ( .C1(\sine_gen.lut.n3905 ), 
    .B1(\sine_gen.lut.n3801 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n3905 ), .F1(\sine_gen.lut.n3985 ));
  sine_gen_lut_SLICE_1716 \sine_gen.lut.SLICE_1716 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1616 ), 
    .B1(\sine_gen.lut.n1522 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1616 ), .F1(\sine_gen.lut.n29415 ));
  sine_gen_lut_SLICE_1718 \sine_gen.lut.SLICE_1718 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1614 ), 
    .A1(\sine_gen.lut.n4947 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n1614 ), 
    .F1(\sine_gen.lut.n1698 ));
  sine_gen_lut_SLICE_1720 \sine_gen.lut.SLICE_1720 ( 
    .D1(\sine_gen.lut.n20004 ), .C1(\sine_gen.lut.n2371 ), 
    .B1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2371 ), .F1(\sine_gen.lut.n18799 ));
  sine_gen_lut_SLICE_1722 \sine_gen.lut.SLICE_1722 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2457 ), 
    .A1(\sine_gen.lut.n2458 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n2458 ), 
    .F1(\sine_gen.lut.n2528 ));
  sine_gen_lut_SLICE_1724 \sine_gen.lut.SLICE_1724 ( 
    .D1(\sine_gen.lut.n21076 ), .C1(\sine_gen.lut.n21075 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n21075 ), 
    .F1(\sine_gen.lut.n5346 ));
  sine_gen_lut_SLICE_1726 \sine_gen.lut.SLICE_1726 ( .D1(\sine_gen.lut.n4545 ), 
    .C1(\sine_gen.lut.n8668 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n8668 ), .F1(\sine_gen.lut.n8669 ));
  sine_gen_lut_SLICE_1728 \sine_gen.lut.SLICE_1728 ( .C1(\sine_gen.lut.n8314 ), 
    .B1(\sine_gen.lut.n594 ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n8314 ), .F1(\sine_gen.lut.n8315 ));
  sine_gen_lut_SLICE_1730 \sine_gen.lut.SLICE_1730 ( .C1(\sine_gen.lut.n3000 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.lut.n10137 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n3000 ), 
    .F1(\sine_gen.lut.n10006 ));
  sine_gen_lut_SLICE_1731 \sine_gen.lut.SLICE_1731 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n10137 ), .F1(\sine_gen.lut.n20004 ));
  sine_gen_lut_SLICE_1732 \sine_gen.lut.SLICE_1732 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2423 ), 
    .B1(\sine_gen.lut.n2329 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2423 ), 
    .F1(\sine_gen.lut.n2502 ));
  sine_gen_lut_SLICE_1734 \sine_gen.lut.SLICE_1734 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3109 ), 
    .A1(\sine_gen.lut.n5129 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n3109 ), 
    .F1(\sine_gen.lut.n3193 ));
  sine_gen_lut_SLICE_1735 \sine_gen.lut.SLICE_1735 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n5129 ), .F1(\sine_gen.lut.n3137 ));
  sine_gen_lut_SLICE_1736 \sine_gen.lut.SLICE_1736 ( .D1(\sine_gen.lut.n124 ), 
    .C1(\sine_gen.lut.n17057 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n17057 ), .F1(\sine_gen.lut.n17059 ));
  sine_gen_lut_SLICE_1738 \sine_gen.lut.SLICE_1738 ( 
    .D1(\sine_gen.address2[10] ), .C1(\sine_gen.lut.n19967 ), 
    .B1(\sine_gen.address2[14] ), .A1(\sine_gen.address2[11] ), 
    .B0(\sine_gen.address2[12] ), .A0(\sine_gen.address2[13] ), 
    .F0(\sine_gen.lut.n19967 ), .F1(\sine_gen.lut.n9741 ));
  sine_gen_lut_SLICE_1740 \sine_gen.lut.SLICE_1740 ( 
    .C1(\sine_gen.lut.n908_adj_227 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n13600 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n908_adj_227 ), 
    .F1(\sine_gen.lut.n20583 ));
  sine_gen_lut_SLICE_1742 \sine_gen.lut.SLICE_1742 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n939_adj_228 ), 
    .A1(\sine_gen.lut.n954_adj_229 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n939_adj_228 ), 
    .F1(\sine_gen.lut.n20584 ));
  sine_gen_lut_SLICE_1745 \sine_gen.lut.SLICE_1745 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1282 ), 
    .A1(\sine_gen.lut.n1601 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1282 ), 
    .F1(\sine_gen.lut.n1355 ));
  sine_gen_lut_SLICE_1746 \sine_gen.lut.SLICE_1746 ( 
    .D1(\sine_gen.lut.n1017_adj_230 ), .C1(\sine_gen.lut.n1002 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n1002 ), 
    .F1(\sine_gen.lut.n20590 ));
  sine_gen_lut_SLICE_1747 \sine_gen.lut.SLICE_1747 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n1017_adj_230 ), .F1(\sine_gen.lut.n251_adj_238 ));
  sine_gen_lut_SLICE_1748 \sine_gen.lut.SLICE_1748 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1306 ), 
    .A1(\sine_gen.lut.n926 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1306 ), 
    .F1(\sine_gen.lut.n1370 ));
  sine_gen_lut_SLICE_1749 \sine_gen.lut.SLICE_1749 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n926 ), .F1(\sine_gen.lut.n970 ));
  sine_gen_lut_SLICE_1750 \sine_gen.lut.SLICE_1750 ( .D1(\sine_gen.lut.n970 ), 
    .C1(\sine_gen.lut.n4872 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n4872 ), .F1(\sine_gen.lut.n1037 ));
  sine_gen_lut_SLICE_1752 \sine_gen.lut.SLICE_1752 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1304 ), 
    .B1(\sine_gen.lut.n823 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1304 ), 
    .F1(\sine_gen.lut.n1369 ));
  sine_gen_lut_SLICE_1754 \sine_gen.lut.SLICE_1754 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1307 ), 
    .A1(\sine_gen.lut.n1187 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n1307 ), 
    .F1(\sine_gen.lut.n1371 ));
  sine_gen_lut_SLICE_1756 \sine_gen.lut.SLICE_1756 ( 
    .D1(\sine_gen.address3[6] ), .C1(\sine_gen.lut.n29886 ), 
    .B1(\sine_gen.lut.n13416 ), .D0(\sine_gen.lut.n29883 ), 
    .C0(\sine_gen.lut.n7974 ), .B0(\sine_gen.lut.n3155 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.lut.n29886 ), 
    .F1(\sine_gen.lut.n20428 ));
  sine_gen_lut_SLICE_1761 \sine_gen.lut.SLICE_1761 ( 
    .D0(\sine_gen.lut.n21605 ), .C0(\sine_gen.lut.n21608 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.lut.n29157 ));
  sine_gen_lut_SLICE_1762 \sine_gen.lut.SLICE_1762 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n3630 ), 
    .A1(\sine_gen.lut.n3605 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3630 ), 
    .F1(\sine_gen.lut.n3681 ));
  sine_gen_lut_SLICE_1764 \sine_gen.lut.SLICE_1764 ( .C1(\sine_gen.lut.n3629 ), 
    .B1(\sine_gen.lut.n3602 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3629 ), .F1(\sine_gen.lut.n21081 ));
  sine_gen_lut_SLICE_1766 \sine_gen.lut.SLICE_1766 ( 
    .D1(\sine_gen.address2[9] ), .C1(\sine_gen.lut.n21973 ), 
    .B1(\sine_gen.address2[8] ), .A1(\sine_gen.lut.n365 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.address2[6] ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.lut.n62 ), 
    .F0(\sine_gen.lut.n21973 ), .F1(\sine_gen.lut.n29421 ));
  sine_gen_lut_SLICE_1768 \sine_gen.lut.SLICE_1768 ( 
    .D1(\sine_gen.lut.n20536 ), .C1(\sine_gen.lut.n20535 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n20535 ), 
    .F1(\sine_gen.lut.n20537 ));
  sine_gen_lut_SLICE_1770 \sine_gen.lut.SLICE_1770 ( 
    .C1(\sine_gen.lut.n13322 ), .B1(\sine_gen.lut.n3602 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n13322 ), 
    .F1(\sine_gen.lut.n21082 ));
  sine_gen_lut_SLICE_1773 \sine_gen.lut.SLICE_1773 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n173_adj_237 ), 
    .A1(\sine_gen.lut.n3790 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n173_adj_237 ), 
    .F1(\sine_gen.lut.n20485 ));
  sine_gen_lut_SLICE_1774 \sine_gen.lut.SLICE_1774 ( 
    .D1(\sine_gen.address1[8] ), .C1(\sine_gen.lut.n28374 ), 
    .B1(\sine_gen.lut.n21136 ), .A1(\sine_gen.address1[9] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.lut.n501_adj_186 ), 
    .B0(\sine_gen.lut.n4_adj_233 ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n19510 ), .F1(\sine_gen.lut.n28917 ));
  sine_gen_lut_SLICE_1776 \sine_gen.lut.SLICE_1776 ( 
    .D1(\sine_gen.lut.n20533 ), .C1(\sine_gen.lut.n20532 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n20532 ), 
    .F1(\sine_gen.lut.n20534 ));
  sine_gen_lut_SLICE_1778 \sine_gen.lut.SLICE_1778 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1336 ), .F1(\sine_gen.lut.n22334 ));
  sine_gen_lut_SLICE_1780 \sine_gen.lut.SLICE_1780 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n13320 ), 
    .A1(\sine_gen.lut.n3602 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n3602 ), 
    .F1(\sine_gen.lut.n13421 ));
  sine_gen_lut_SLICE_1781 \sine_gen.lut.SLICE_1781 ( 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n13320 ), .F1(\sine_gen.lut.n9699 ));
  sine_gen_lut_SLICE_1782 \sine_gen.lut.SLICE_1782 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.lut.n344 ), 
    .B1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.lut.n586 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n344 ), .F1(\sine_gen.lut.n346 ));
  sine_gen_lut_SLICE_1784 \sine_gen.lut.SLICE_1784 ( .D1(\sine_gen.lut.n4019 ), 
    .C1(\sine_gen.lut.n4018 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.lut.n9130 ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n4018 ), .F1(\sine_gen.lut.n21411 ));
  sine_gen_lut_SLICE_1788 \sine_gen.lut.SLICE_1788 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n5308 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4591 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n5308 ), .F1(\sine_gen.lut.n29793 ));
  sine_gen_lut_SLICE_1790 \sine_gen.lut.SLICE_1790 ( 
    .D1(\sine_gen.lut.n21157 ), .C1(\sine_gen.lut.n21156 ), 
    .B1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.lut.n21156 ), 
    .F1(\sine_gen.lut.n21158 ));
  sine_gen_lut_SLICE_1792 \sine_gen.lut.SLICE_1792 ( 
    .D1(\sine_gen.lut.n157_adj_236 ), .C1(\sine_gen.lut.n142_adj_235 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n142_adj_235 ), 
    .F1(\sine_gen.lut.n20484 ));
  sine_gen_lut_SLICE_1794 \sine_gen.lut.SLICE_1794 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.lut.n1991 ), 
    .B1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n1991 ), .F1(\sine_gen.lut.n2523 ));
  sine_gen_lut_SLICE_1796 \sine_gen.lut.SLICE_1796 ( 
    .D1(\sine_gen.lut.n251_adj_238 ), .C1(\sine_gen.lut.n236 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n236 ), 
    .F1(\sine_gen.lut.n20491 ));
  sine_gen_lut_SLICE_1798 \sine_gen.lut.SLICE_1798 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n10109 ), 
    .B1(\sine_gen.lut.n4524 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n10109 ), 
    .F1(\sine_gen.lut.n20490 ));
  sine_gen_lut_SLICE_1800 \sine_gen.lut.SLICE_1800 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n21132 ), 
    .B1(\sine_gen.lut.n21133 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n21132 ), 
    .F1(\sine_gen.lut.n21134 ));
  sine_gen_lut_SLICE_1802 \sine_gen.lut.SLICE_1802 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n21129 ), 
    .B1(\sine_gen.lut.n21130 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.lut.n21129 ), 
    .F1(\sine_gen.lut.n21131 ));
  sine_gen_lut_SLICE_1804 \sine_gen.lut.SLICE_1804 ( .C1(\sine_gen.lut.n8494 ), 
    .B1(\sine_gen.lut.n2700 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n8494 ), .F1(\sine_gen.lut.n8495 ));
  sine_gen_lut_SLICE_1806 \sine_gen.lut.SLICE_1806 ( .D1(\sine_gen.lut.n1198 ), 
    .C1(\sine_gen.lut.n13376 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n13376 ), .F1(\sine_gen.lut.n13400 ));
  sine_gen_lut_SLICE_1808 \sine_gen.lut.SLICE_1808 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3167 ), 
    .B1(\sine_gen.lut.n3023 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3167 ), 
    .F1(\sine_gen.lut.n3233 ));
  sine_gen_lut_SLICE_1810 \sine_gen.lut.SLICE_1810 ( .D1(\sine_gen.lut.n3026 ), 
    .C1(\sine_gen.lut.n5153 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n5153 ), .F1(\sine_gen.lut.n5170 ));
  sine_gen_lut_SLICE_1813 \sine_gen.lut.SLICE_1813 ( .C1(\sine_gen.lut.n3165 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2319 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3165 ), 
    .F1(\sine_gen.lut.n21040 ));
  sine_gen_lut_SLICE_1814 \sine_gen.lut.SLICE_1814 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n17064 ), .F1(\sine_gen.lut.n21592 ));
  sine_gen_lut_SLICE_1815 \sine_gen.lut.SLICE_1815 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n109_adj_275 ), 
    .A1(\sine_gen.lut.n17064 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n109_adj_275 ), 
    .F1(\sine_gen.lut.n20479 ));
  sine_gen_lut_SLICE_1816 \sine_gen.lut.SLICE_1816 ( 
    .D1(\sine_gen.lut.n17067 ), .C1(\sine_gen.lut.n17066 ), 
    .B1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n17066 ), 
    .F1(\sine_gen.lut.n17068 ));
  sine_gen_lut_SLICE_1818 \sine_gen.lut.SLICE_1818 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1275 ), .F1(\sine_gen.lut.n976 ));
  sine_gen_lut_SLICE_1819 \sine_gen.lut.SLICE_1819 ( .D1(\sine_gen.lut.n1275 ), 
    .C1(\sine_gen.lut.n1276 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1276 ), .F1(\sine_gen.lut.n1348 ));
  sine_gen_lut_SLICE_1820 \sine_gen.lut.SLICE_1820 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3138 ), 
    .B1(\sine_gen.lut.n3137 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3138 ), 
    .F1(\sine_gen.lut.n20997 ));
  sine_gen_lut_SLICE_1823 \sine_gen.lut.SLICE_1823 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2335 ), 
    .A1(\sine_gen.lut.n3137 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2335 ), 
    .F1(\sine_gen.lut.n2506 ));
  sine_gen_lut_SLICE_1824 \sine_gen.lut.SLICE_1824 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n1260 ), 
    .A1(\sine_gen.lut.n1259 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n1260 ), 
    .F1(\sine_gen.lut.n1337 ));
  sine_gen_lut_SLICE_1826 \sine_gen.lut.SLICE_1826 ( .C1(\sine_gen.lut.n3136 ), 
    .B1(\sine_gen.lut.n3135 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n3136 ), .F1(\sine_gen.lut.n20994 ));
  sine_gen_lut_SLICE_1828 \sine_gen.lut.SLICE_1828 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n5137 ), 
    .B1(\sine_gen.lut.n3133 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n5137 ), 
    .F1(\sine_gen.lut.n20995 ));
  sine_gen_lut_SLICE_1830 \sine_gen.lut.SLICE_1830 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3132 ), 
    .B1(\sine_gen.lut.n13624 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n3132 ), 
    .F1(\sine_gen.lut.n20991 ));
  sine_gen_lut_SLICE_1832 \sine_gen.lut.SLICE_1832 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.lut.n1015 ), 
    .A1(\sine_gen.lut.n13514 ), .C0(\sine_gen.lut.n597 ), 
    .B0(\sine_gen.lut.n13438 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n1015 ), .F1(\sine_gen.lut.n20920 ));
  sine_gen_lut_SLICE_1834 \sine_gen.lut.SLICE_1834 ( .C1(\sine_gen.lut.n3130 ), 
    .B1(\sine_gen.lut.n3129 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n3130 ), .F1(\sine_gen.lut.n20992 ));
  sine_gen_lut_SLICE_1838 \sine_gen.lut.SLICE_1838 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3126 ), 
    .A1(\sine_gen.lut.n19919 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n3126 ), 
    .F1(\sine_gen.lut.n20989 ));
  sine_gen_lut_SLICE_1840 \sine_gen.lut.SLICE_1840 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.lut.n3866 ), 
    .A1(\sine_gen.lut.n19978 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3866 ), .F1(\sine_gen.lut.n19101 ));
  sine_gen_lut_SLICE_1842 \sine_gen.lut.SLICE_1842 ( .C1(\sine_gen.lut.n980 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n899 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n980 ), .F1(\sine_gen.lut.n1043 ));
  sine_gen_lut_SLICE_1844 \sine_gen.lut.SLICE_1844 ( .C1(\sine_gen.lut.n496 ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.lut.n496 ), 
    .F1(\sine_gen.lut.n1028 ));
  sine_gen_lut_SLICE_1847 \sine_gen.lut.SLICE_1847 ( .D1(\sine_gen.lut.n976 ), 
    .C1(\sine_gen.lut.n9974 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n9974 ), .F1(\sine_gen.lut.n1041 ));
  sine_gen_lut_SLICE_1849 \sine_gen.lut.SLICE_1849 ( .C1(\sine_gen.lut.n2475 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2394 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2475 ), .F1(\sine_gen.lut.n2538 ));
  sine_gen_lut_SLICE_1850 \sine_gen.lut.SLICE_1850 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n967 ), 
    .B1(\sine_gen.lut.n4870 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n967 ), 
    .F1(\sine_gen.lut.n1035 ));
  sine_gen_lut_SLICE_1852 \sine_gen.lut.SLICE_1852 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2336 ), .F1(\sine_gen.lut.n2075 ));
  sine_gen_lut_SLICE_1854 \sine_gen.lut.SLICE_1854 ( 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n1697 ), 
    .A0(\sine_gen.lut.n1698 ), .F0(\sine_gen.lut.n21495 ));
  sine_gen_lut_SLICE_1858 \sine_gen.lut.SLICE_1858 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n962 ), .F1(\sine_gen.lut.n947 ));
  sine_gen_lut_SLICE_1859 \sine_gen.lut.SLICE_1859 ( .D1(\sine_gen.lut.n962 ), 
    .C1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n963 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n963 ), .F1(\sine_gen.lut.n1033 ));
  sine_gen_lut_SLICE_1860 \sine_gen.lut.SLICE_1860 ( .D1(\sine_gen.lut.n8493 ), 
    .C1(\sine_gen.lut.n3200 ), .B1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.lut.n3026 ), 
    .B0(\sine_gen.lut.n2285 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n3200 ), .F1(\sine_gen.lut.n20736 ));
  sine_gen_lut_SLICE_1863 \sine_gen.lut.SLICE_1863 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2428 ), 
    .A1(\sine_gen.lut.n2335 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2428 ), 
    .F1(\sine_gen.lut.n2508 ));
  sine_gen_lut_SLICE_1864 \sine_gen.lut.SLICE_1864 ( .D1(\sine_gen.lut.n3202 ), 
    .C1(\sine_gen.lut.n19984 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.lut.n19984 ), 
    .F1(\sine_gen.lut.n20734 ));
  sine_gen_lut_SLICE_1866 \sine_gen.lut.SLICE_1866 ( .C1(\sine_gen.lut.n955 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n954 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n955 ), .F1(\sine_gen.lut.n1029 ));
  sine_gen_lut_SLICE_1871 \sine_gen.lut.SLICE_1871 ( .C1(\sine_gen.lut.n2440 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.lut.n2316 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2440 ), .F1(\sine_gen.lut.n2517 ));
  sine_gen_lut_SLICE_1873 \sine_gen.lut.SLICE_1873 ( 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n630 ), .F1(\sine_gen.lut.n13390 ));
  sine_gen_lut_SLICE_1874 \sine_gen.lut.SLICE_1874 ( .C1(\sine_gen.lut.n949 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n4866 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n949 ), .F1(\sine_gen.lut.n1025 ));
  sine_gen_lut_SLICE_1877 \sine_gen.lut.SLICE_1877 ( 
    .D1(\sine_gen.lut.n21592 ), .C1(\sine_gen.lut.n21591 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n21591 ), .F1(\sine_gen.lut.n28503 ));
  sine_gen_lut_SLICE_1881 \sine_gen.lut.SLICE_1881 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n723 ), 
    .B0(\sine_gen.lut.n27732 ), .F0(\sine_gen.lut.n21394 ));
  sine_gen_lut_SLICE_1882 \sine_gen.lut.SLICE_1882 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n3083 ), 
    .A1(\sine_gen.lut.n5054 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n3083 ), 
    .F1(\sine_gen.lut.n3178 ));
  sine_gen_lut_SLICE_1885 \sine_gen.lut.SLICE_1885 ( .C1(\sine_gen.lut.n876 ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.lut.n19992 ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n876 ), 
    .F1(\sine_gen.lut.n18497 ));
  sine_gen_lut_SLICE_1889 \sine_gen.lut.SLICE_1889 ( .D1(\sine_gen.lut.n947 ), 
    .C1(\sine_gen.lut.n838 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n838 ), .F1(\sine_gen.lut.n1024 ));
  sine_gen_lut_SLICE_1890 \sine_gen.lut.SLICE_1890 ( .C1(\sine_gen.lut.n945 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n821 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n945 ), .F1(\sine_gen.lut.n1022 ));
  sine_gen_lut_SLICE_1893 \sine_gen.lut.SLICE_1893 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n364_adj_273 ), 
    .A1(\sine_gen.lut.n4277 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n364_adj_273 ), 
    .F1(\sine_gen.lut.n20503 ));
  sine_gen_lut_SLICE_1894 \sine_gen.lut.SLICE_1894 ( .D1(\sine_gen.lut.n2096 ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.lut.n2285 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.lut.n2285 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n21748 ), 
    .F1(\sine_gen.lut.n20964 ));
  sine_gen_lut_SLICE_1896 \sine_gen.lut.SLICE_1896 ( 
    .D1(\sine_gen.address1[5] ), .C1(\sine_gen.lut.n10040 ), 
    .B1(\sine_gen.lut.n4016 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n10040 ), 
    .F1(\sine_gen.lut.n21412 ));
  sine_gen_lut_SLICE_1898 \sine_gen.lut.SLICE_1898 ( .D1(\sine_gen.lut.n2521 ), 
    .C1(\sine_gen.lut.n10008 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n10008 ), .F1(\sine_gen.lut.n20482 ));
  sine_gen_lut_SLICE_1901 \sine_gen.lut.SLICE_1901 ( .C1(\sine_gen.lut.n612 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.lut.n13390 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n612 ), .F1(\sine_gen.lut.n13399 ));
  sine_gen_lut_SLICE_1905 \sine_gen.lut.SLICE_1905 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n639 ), 
    .A1(\sine_gen.lut.n612 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n639 ), 
    .F1(\sine_gen.lut.n20880 ));
  sine_gen_lut_SLICE_1907 \sine_gen.lut.SLICE_1907 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n301_adj_277 ), 
    .B1(\sine_gen.lut.n4662 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n301_adj_277 ), 
    .F1(\sine_gen.lut.n20497 ));
  sine_gen_lut_SLICE_1908 \sine_gen.lut.SLICE_1908 ( .C1(\sine_gen.lut.n5333 ), 
    .B1(\sine_gen.lut.n4252 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n5333 ), .F1(\sine_gen.lut.n5350 ));
  sine_gen_lut_SLICE_1910 \sine_gen.lut.SLICE_1910 ( .C1(\sine_gen.lut.n5331 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.lut.n4654 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n5331 ), .F1(\sine_gen.lut.n21118 ));
  sine_gen_lut_SLICE_1912 \sine_gen.lut.SLICE_1912 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n640 ), 
    .B1(\sine_gen.lut.n615 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n640 ), 
    .F1(\sine_gen.lut.n691 ));
  sine_gen_lut_SLICE_1914 \sine_gen.lut.SLICE_1914 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n13392 ), 
    .A1(\sine_gen.lut.n612 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.lut.n13392 ), 
    .F1(\sine_gen.lut.n20881 ));
  sine_gen_lut_SLICE_1916 \sine_gen.lut.SLICE_1916 ( 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.lut.n4647 ), 
    .A1(\sine_gen.lut.n4646 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.lut.n4647 ), 
    .F1(\sine_gen.lut.n21111 ));
  sine_gen_lut_SLICE_1918 \sine_gen.lut.SLICE_1918 ( .D1(\sine_gen.lut.n4311 ), 
    .C1(\sine_gen.lut.n4642 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4642 ), .F1(\sine_gen.lut.n21109 ));
  sine_gen_lut_SLICE_1920 \sine_gen.lut.SLICE_1920 ( .C1(\sine_gen.lut.n1974 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n1974 ), 
    .F1(\sine_gen.lut.n21760 ));
  sine_gen_lut_SLICE_1922 \sine_gen.lut.SLICE_1922 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2471 ), .F1(\sine_gen.lut.n21777 ));
  sine_gen_lut_SLICE_1923 \sine_gen.lut.SLICE_1923 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n10004 ), 
    .B1(\sine_gen.lut.n2471 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.lut.n10004 ), 
    .F1(\sine_gen.lut.n2536 ));
  sine_gen_lut_SLICE_1924 \sine_gen.lut.SLICE_1924 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[5] ), 
    .B1(\sine_gen.lut.n444 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.lut.n8789 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.lut.n586 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n4823 ), .F1(\sine_gen.lut.n500 ));
  sine_gen_lut_SLICE_1926 \sine_gen.lut.SLICE_1926 ( .C1(\sine_gen.lut.n4631 ), 
    .B1(\sine_gen.lut.n4630 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4631 ), .F1(\sine_gen.lut.n21102 ));
  sine_gen_lut_SLICE_1928 \sine_gen.lut.SLICE_1928 ( 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.lut.n20515 ), 
    .B0(\sine_gen.lut.n27960 ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.lut.n28335 ));
  sine_gen_lut_SLICE_1932 \sine_gen.lut.SLICE_1932 ( .C1(\sine_gen.lut.n5319 ), 
    .B1(\sine_gen.lut.n4628 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n5319 ), .F1(\sine_gen.lut.n21103 ));
  sine_gen_lut_SLICE_1934 \sine_gen.lut.SLICE_1934 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n635_adj_264 ), .F1(\sine_gen.lut.n604_adj_266 ));
  sine_gen_lut_SLICE_1935 \sine_gen.lut.SLICE_1935 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n635_adj_264 ), 
    .A1(\sine_gen.lut.n620_adj_265 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n620_adj_265 ), 
    .F1(\sine_gen.lut.n20554 ));
  sine_gen_lut_SLICE_1936 \sine_gen.lut.SLICE_1936 ( 
    .D0(\sine_gen.lut.n20517 ), .C0(\sine_gen.lut.n20518 ), 
    .B0(\sine_gen.address2[9] ), .A0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.lut.n28305 ));
  sine_gen_lut_SLICE_1938 \sine_gen.lut.SLICE_1938 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2450 ), 
    .A1(\sine_gen.lut.n2449 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2450 ), 
    .F1(\sine_gen.lut.n2524 ));
  sine_gen_lut_SLICE_1941 \sine_gen.lut.SLICE_1941 ( 
    .D1(\sine_gen.lut.n604_adj_266 ), .C1(\sine_gen.lut.n589_adj_267 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n589_adj_267 ), 
    .F1(\sine_gen.lut.n20553 ));
  sine_gen_lut_SLICE_1942 \sine_gen.lut.SLICE_1942 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n541_adj_268 ), .F1(\sine_gen.lut.n4304 ));
  sine_gen_lut_SLICE_1943 \sine_gen.lut.SLICE_1943 ( 
    .C1(\sine_gen.lut.n526_adj_269 ), .B1(\sine_gen.lut.n541_adj_268 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.lut.n526_adj_269 ), 
    .F1(\sine_gen.lut.n20547 ));
  sine_gen_lut_SLICE_1944 \sine_gen.lut.SLICE_1944 ( .C1(\sine_gen.lut.n4687 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.lut.n4688 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.lut.n9931 ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4687 ), .F1(\sine_gen.lut.n21189 ));
  sine_gen_lut_SLICE_1946 \sine_gen.lut.SLICE_1946 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n270_adj_276 ), 
    .A1(\sine_gen.lut.n4656 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n270_adj_276 ), 
    .F1(\sine_gen.lut.n20496 ));
  sine_gen_lut_SLICE_1950 \sine_gen.lut.SLICE_1950 ( 
    .D1(\sine_gen.address1[4] ), .C1(\sine_gen.lut.n4604 ), 
    .B1(\sine_gen.lut.n5311 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.lut.n4604 ), 
    .F1(\sine_gen.lut.n4688 ));
  sine_gen_lut_SLICE_1956 \sine_gen.lut.SLICE_1956 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.lut.n2429 ), 
    .A1(\sine_gen.lut.n2336 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.lut.n2429 ), 
    .F1(\sine_gen.lut.n2509 ));
  sine_gen_lut_SLICE_1962 \sine_gen.lut.SLICE_1962 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n790 ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.lut.n790 ), 
    .F1(\sine_gen.lut.n21640 ));
  sine_gen_lut_SLICE_1964 \sine_gen.lut.SLICE_1964 ( 
    .D1(\sine_gen.lut.n28134 ), .C1(\sine_gen.lut.n20668 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.lut.n4881 ), .A0(\sine_gen.lut.n1043 ), 
    .F0(\sine_gen.lut.n20668 ), .F1(\sine_gen.lut.n20669 ));
  tw_gen_SLICE_1968 \tw_gen.SLICE_1968 ( .D1(\tw_gen.n1021 ), 
    .C1(\tw_gen.n1060[17] ), .A1(\tri_wave[2] ), .D0(\tw_gen.n1060[3] ), 
    .B0(\tri_wave[2] ), .A0(\tw_gen.n1035 ), .F0(\tw_gen.n1095 ), 
    .F1(\tw_gen.n1081 ));
  tw_gen_SLICE_1969 \tw_gen.SLICE_1969 ( .C1(\tw_gen.n1096 ), 
    .B1(\tw_gen.n197 ), .A1(\tw_gen.n1095 ), .D0(\tw_gen.n1060[2] ), 
    .C0(\tri_wave[2] ), .A0(\tw_gen.n196 ), .F0(\tw_gen.n1096 ), 
    .F1(\tw_gen.n13217 ));
  tw_gen_SLICE_1970 \tw_gen.SLICE_1970 ( .D1(\tri_wave[2] ), 
    .C1(\tw_gen.n1060[5] ), .A1(\tw_gen.n1033 ), .C0(\tw_gen.n973 ), 
    .B0(\tw_gen.n1000[5] ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1033 ), 
    .F1(\tw_gen.n1093 ));
  tw_gen_SLICE_1971 \tw_gen.SLICE_1971 ( .D0(\tw_gen.n1081 ), 
    .C0(\tw_gen.n13217 ), .B0(\tw_gen.n1085 ), .A0(\tw_gen.n1093 ), 
    .F0(\tw_gen.n25_adj_178 ));
  tw_gen_SLICE_1972 \tw_gen.SLICE_1972 ( .C1(\tw_gen.n1034 ), 
    .B1(\tri_wave[2] ), .A1(\tw_gen.n1060[4] ), .D0(\tw_gen.n1000[4] ), 
    .C0(\tri_wave[3] ), .B0(\tw_gen.n974 ), .F0(\tw_gen.n1034 ), 
    .F1(\tw_gen.n1094 ));
  tw_gen_SLICE_1973 \tw_gen.SLICE_1973 ( .D1(\tw_gen.n1094 ), 
    .C1(\tw_gen.n1089 ), .B1(\tw_gen.n1086 ), .A1(\tw_gen.n1087 ), 
    .D0(\tri_wave[2] ), .C0(\tw_gen.n1029 ), .B0(\tw_gen.n1060[9] ), 
    .F0(\tw_gen.n1089 ), .F1(\tw_gen.n26_adj_176 ));
  tw_gen_SLICE_1974 \tw_gen.SLICE_1974 ( .D1(\tw_gen.n1082 ), 
    .C1(\tw_gen.n1091 ), .B1(\tw_gen.n1083 ), .A1(\tw_gen.n1080 ), 
    .D0(\tri_wave[2] ), .C0(\tw_gen.n1031 ), .A0(\tw_gen.n1060[7] ), 
    .F0(\tw_gen.n1091 ), .F1(\tw_gen.n27_adj_177 ));
  tw_gen_SLICE_1976 \tw_gen.SLICE_1976 ( .D1(\tw_gen.n1090 ), 
    .C1(\tw_gen.n1092 ), .B1(\tw_gen.n1084 ), .A1(\tw_gen.n1088 ), 
    .D0(\tw_gen.n1032 ), .B0(\tw_gen.n1060[6] ), .A0(\tri_wave[2] ), 
    .F0(\tw_gen.n1092 ), .F1(\tw_gen.n28_adj_175 ));
  tw_gen_SLICE_1980 \tw_gen.SLICE_1980 ( .D1(\tw_gen.n1033 ), 
    .C1(\tw_gen.n1023 ), .B1(\tw_gen.n1032 ), .A1(\tw_gen.n1027 ), 
    .D0(\tw_gen.n1027 ), .C0(\tri_wave[2] ), .A0(\tw_gen.n1060[11] ), 
    .F0(\tw_gen.n1087 ), .F1(\tw_gen.n24 ));
  tw_gen_SLICE_1981 \tw_gen.SLICE_1981 ( .D1(\tw_gen.n1000[11] ), 
    .C1(\tw_gen.n967 ), .B1(\tri_wave[3] ), .C0(\tw_gen.n907 ), 
    .B0(\tri_wave[4] ), .A0(\tw_gen.n940[11] ), .F0(\tw_gen.n967 ), 
    .F1(\tw_gen.n1027 ));
  tw_gen_SLICE_1982 \tw_gen.SLICE_1982 ( .D1(\tw_gen.n1088 ), 
    .B1(\tri_wave[1] ), .A1(\tw_gen.n1120[10] ), .D0(\tw_gen.n1060[10] ), 
    .C0(\tw_gen.n1028 ), .A0(\tri_wave[2] ), .F0(\tw_gen.n1088 ), 
    .F1(\tw_gen.n21_adj_164 ));
  tw_gen_SLICE_1984 \tw_gen.SLICE_1984 ( .D1(\tw_gen.n1120[13] ), 
    .C1(\tri_wave[1] ), .A1(\tw_gen.n1085 ), .D0(\tw_gen.n1060[13] ), 
    .C0(\tw_gen.n1025 ), .B0(\tri_wave[2] ), .F0(\tw_gen.n1085 ), 
    .F1(\tw_gen.n27 ));
  tw_gen_SLICE_1986 \tw_gen.SLICE_1986 ( .D1(\tw_gen.n1026 ), 
    .C1(\tw_gen.n1060[12] ), .A1(\tri_wave[2] ), .C0(\tw_gen.n966 ), 
    .B0(\tri_wave[3] ), .A0(\tw_gen.n1000[12] ), .F0(\tw_gen.n1026 ), 
    .F1(\tw_gen.n1086 ));
  tw_gen_SLICE_1988 \tw_gen.SLICE_1988 ( .C1(\tw_gen.n1060[15] ), 
    .B1(\tri_wave[2] ), .A1(\tw_gen.n1023 ), .C0(\tw_gen.n963 ), 
    .B0(\tri_wave[3] ), .A0(\tw_gen.n1000[15] ), .F0(\tw_gen.n1023 ), 
    .F1(\tw_gen.n1083 ));
  tw_gen_SLICE_1990 \tw_gen.SLICE_1990 ( .D1(\tw_gen.n1060[14] ), 
    .C1(\tw_gen.n1024 ), .A1(\tri_wave[2] ), .D0(\tw_gen.n1000[14] ), 
    .C0(\tw_gen.n964 ), .B0(\tri_wave[3] ), .F0(\tw_gen.n1024 ), 
    .F1(\tw_gen.n1084 ));
  tw_gen_SLICE_1993 \tw_gen.SLICE_1993 ( .C1(\tw_gen.n961 ), 
    .B1(\tw_gen.n1000[17] ), .A1(\tri_wave[3] ), .D0(\tri_wave[4] ), 
    .C0(\tw_gen.n901 ), .B0(\tw_gen.n940[17] ), .F0(\tw_gen.n961 ), 
    .F1(\tw_gen.n1021 ));
  tw_gen_SLICE_1994 \tw_gen.SLICE_1994 ( .C1(\tw_gen.n1060[16] ), 
    .B1(\tri_wave[2] ), .A1(\tw_gen.n1022 ), .D0(\tw_gen.n1000[16] ), 
    .C0(\tw_gen.n962 ), .A0(\tri_wave[3] ), .F0(\tw_gen.n1022 ), 
    .F1(\tw_gen.n1082 ));
  tw_gen_SLICE_1996 \tw_gen.SLICE_1996 ( .D1(\tw_gen.n760[17] ), 
    .C1(\tw_gen.n721 ), .A1(\tri_wave[7] ), .D0(\tri_wave[8] ), 
    .C0(\tw_gen.n661 ), .B0(\tw_gen.n700[17] ), .F0(\tw_gen.n721 ), 
    .F1(\tw_gen.n781 ));
  tw_gen_SLICE_1997 \tw_gen.SLICE_1997 ( .D0(\tw_gen.n788 ), 
    .C0(\tw_gen.n780 ), .B0(\tw_gen.n786 ), .A0(\tw_gen.n781 ), 
    .F0(\tw_gen.n19 ));
  tw_gen_SLICE_1998 \tw_gen.SLICE_1998 ( .D1(\tri_wave[5] ), 
    .C1(\tw_gen.n841 ), .B1(\tw_gen.n880[17] ), .D0(\tri_wave[6] ), 
    .C0(\tw_gen.n781 ), .B0(\tw_gen.n820[17] ), .F0(\tw_gen.n841 ), 
    .F1(\tw_gen.n901 ));
  tw_gen_SLICE_1999 \tw_gen.SLICE_1999 ( .D1(\tw_gen.n847 ), 
    .C1(\tw_gen.n849 ), .B1(\tw_gen.n20_adj_137 ), .A1(\tw_gen.n13 ), 
    .D0(\tw_gen.n841 ), .C0(\tw_gen.n850 ), .B0(\tw_gen.n846 ), 
    .A0(\tw_gen.n848 ), .F0(\tw_gen.n20_adj_137 ), .F1(\tw_gen.n22 ));
  tw_gen_SLICE_2001 \tw_gen.SLICE_2001 ( .D1(\tw_gen.n900 ), 
    .C1(\tw_gen.n905 ), .B1(\tw_gen.n910 ), .A1(\tw_gen.n901 ), 
    .C0(\tw_gen.n845 ), .B0(\tw_gen.n880[13] ), .A0(\tri_wave[5] ), 
    .F0(\tw_gen.n905 ), .F1(\tw_gen.n22_adj_140 ));
  tw_gen_SLICE_2003 \tw_gen.SLICE_2003 ( .D1(\tw_gen.n971 ), 
    .C1(\tw_gen.n969 ), .B1(\tw_gen.n961 ), .A1(\tw_gen.n13209 ), 
    .D0(\tw_gen.n973 ), .B0(\tw_gen.n195 ), .A0(\tw_gen.n974 ), 
    .F0(\tw_gen.n13209 ), .F1(\tw_gen.n22_adj_156 ));
  tw_gen_SLICE_2004 \tw_gen.SLICE_2004 ( .C1(\tw_gen.n790 ), 
    .B1(\tri_wave[6] ), .A1(\tw_gen.n820[8] ), .D0(\tri_wave[7] ), 
    .B0(\tw_gen.n730 ), .A0(\tw_gen.n760[8] ), .F0(\tw_gen.n790 ), 
    .F1(\tw_gen.n850 ));
  tw_gen_SLICE_2006 \tw_gen.SLICE_2006 ( .D1(\tri_wave[4] ), 
    .B1(\tw_gen.n910 ), .A1(\tw_gen.n940[8] ), .D0(\tri_wave[5] ), 
    .C0(\tw_gen.n850 ), .A0(\tw_gen.n880[8] ), .F0(\tw_gen.n910 ), 
    .F1(\tw_gen.n970 ));
  tw_gen_SLICE_2008 \tw_gen.SLICE_2008 ( .D1(\tri_wave[6] ), 
    .C1(\tw_gen.n785 ), .B1(\tw_gen.n820[13] ), .D0(\tw_gen.n760[13] ), 
    .C0(\tw_gen.n725 ), .A0(\tri_wave[7] ), .F0(\tw_gen.n785 ), 
    .F1(\tw_gen.n845 ));
  tw_gen_SLICE_2009 \tw_gen.SLICE_2009 ( .D0(\tw_gen.n787 ), 
    .C0(\tw_gen.n784 ), .B0(\tw_gen.n785 ), .A0(\tw_gen.n789 ), 
    .F0(\tw_gen.n18 ));
  tw_gen_SLICE_2011 \tw_gen.SLICE_2011 ( .D0(\tw_gen.n852 ), 
    .C0(\tw_gen.n845 ), .B0(\tw_gen.n193 ), .A0(\tw_gen.n851 ), 
    .F0(\tw_gen.n13 ));
  tw_gen_SLICE_2013 \tw_gen.SLICE_2013 ( .D1(\tw_gen.n1000[13] ), 
    .C1(\tw_gen.n965 ), .B1(\tri_wave[3] ), .D0(\tri_wave[4] ), 
    .B0(\tw_gen.n905 ), .A0(\tw_gen.n940[13] ), .F0(\tw_gen.n965 ), 
    .F1(\tw_gen.n1025 ));
  tw_gen_SLICE_2014 \tw_gen.SLICE_2014 ( .D1(\tri_wave[4] ), 
    .C1(\tw_gen.n904 ), .B1(\tw_gen.n940[14] ), .D0(\tw_gen.n844 ), 
    .C0(\tw_gen.n880[14] ), .B0(\tri_wave[5] ), .F0(\tw_gen.n904 ), 
    .F1(\tw_gen.n964 ));
  tw_gen_SLICE_2015 \tw_gen.SLICE_2015 ( .D0(\tw_gen.n967 ), 
    .C0(\tw_gen.n966 ), .B0(\tw_gen.n972 ), .A0(\tw_gen.n964 ), 
    .F0(\tw_gen.n24_adj_155 ));
  tw_gen_SLICE_2018 \tw_gen.SLICE_2018 ( .C1(\tw_gen.n847 ), 
    .B1(\tw_gen.n880[11] ), .A1(\tri_wave[5] ), .D0(\tw_gen.n820[11] ), 
    .C0(\tw_gen.n787 ), .B0(\tri_wave[6] ), .F0(\tw_gen.n847 ), 
    .F1(\tw_gen.n907 ));
  tw_gen_SLICE_2021 \tw_gen.SLICE_2021 ( .D1(\tw_gen.n904 ), 
    .C1(\tw_gen.n14_adj_139 ), .B1(\tw_gen.n906 ), .A1(\tw_gen.n902 ), 
    .D0(\tw_gen.n912 ), .C0(\tw_gen.n913 ), .B0(\tw_gen.n907 ), 
    .A0(\tw_gen.n194 ), .F0(\tw_gen.n14_adj_139 ), .F1(\tw_gen.n23 ));
  tw_gen_SLICE_2022 \tw_gen.SLICE_2022 ( .D1(\tri_wave[6] ), 
    .C1(\tw_gen.n783 ), .B1(\tw_gen.n820[15] ), .D0(\tri_wave[7] ), 
    .C0(\tw_gen.n760[15] ), .A0(\tw_gen.n723 ), .F0(\tw_gen.n783 ), 
    .F1(\tw_gen.n843 ));
  tw_gen_SLICE_2024 \tw_gen.SLICE_2024 ( .C1(\tw_gen.n940[5] ), 
    .B1(\tri_wave[4] ), .A1(\tw_gen.n913 ), .C0(\tw_gen.n193 ), 
    .B0(\tri_wave[5] ), .A0(\tw_gen.n880[5] ), .F0(\tw_gen.n913 ), 
    .F1(\tw_gen.n973 ));
  tw_gen_SLICE_2026 \tw_gen.SLICE_2026 ( .C1(\tw_gen.n852 ), 
    .B1(\tw_gen.n880[6] ), .A1(\tri_wave[5] ), .D0(\tw_gen.n192 ), 
    .C0(\tri_wave[6] ), .B0(\tw_gen.n820[6] ), .F0(\tw_gen.n852 ), 
    .F1(\tw_gen.n912 ));
  tw_gen_SLICE_2028 \tw_gen.SLICE_2028 ( .D1(\tri_wave[3] ), 
    .C1(\tw_gen.n972 ), .B1(\tw_gen.n1000[6] ), .D0(\tw_gen.n940[6] ), 
    .C0(\tw_gen.n912 ), .B0(\tri_wave[4] ), .F0(\tw_gen.n972 ), 
    .F1(\tw_gen.n1032 ));
  tw_gen_SLICE_2032 \tw_gen.SLICE_2032 ( .D1(\tw_gen.n851 ), 
    .C1(\tw_gen.n880[7] ), .A1(\tri_wave[5] ), .D0(\tw_gen.n820[7] ), 
    .B0(\tri_wave[6] ), .A0(\tw_gen.n791 ), .F0(\tw_gen.n851 ), 
    .F1(\tw_gen.n911 ));
  tw_gen_SLICE_2035 \tw_gen.SLICE_2035 ( .D0(\tw_gen.n911 ), 
    .C0(\tw_gen.n903 ), .B0(\tw_gen.n908 ), .A0(\tw_gen.n909 ), 
    .F0(\tw_gen.n21 ));
  tw_gen_SLICE_2036 \tw_gen.SLICE_2036 ( .D1(\tri_wave[3] ), 
    .C1(\tw_gen.n971 ), .B1(\tw_gen.n1000[7] ), .D0(\tri_wave[4] ), 
    .C0(\tw_gen.n911 ), .B0(\tw_gen.n940[7] ), .F0(\tw_gen.n971 ), 
    .F1(\tw_gen.n1031 ));
  tw_gen_SLICE_2042 \tw_gen.SLICE_2042 ( .D1(\tw_gen.n880[9] ), 
    .C1(\tw_gen.n849 ), .B1(\tri_wave[5] ), .D0(\tw_gen.n820[9] ), 
    .C0(\tri_wave[6] ), .B0(\tw_gen.n789 ), .F0(\tw_gen.n849 ), 
    .F1(\tw_gen.n909 ));
  tw_gen_SLICE_2043 \tw_gen.SLICE_2043 ( .C1(\tw_gen.n729 ), 
    .B1(\tw_gen.n760[9] ), .A1(\tri_wave[7] ), .D0(\tri_wave[8] ), 
    .C0(\tw_gen.n669 ), .A0(\tw_gen.n700[9] ), .F0(\tw_gen.n729 ), 
    .F1(\tw_gen.n789 ));
  tw_gen_SLICE_2045 \tw_gen.SLICE_2045 ( .C1(\tw_gen.n1000[9] ), 
    .B1(\tri_wave[3] ), .A1(\tw_gen.n969 ), .D0(\tw_gen.n940[9] ), 
    .C0(\tw_gen.n909 ), .A0(\tri_wave[4] ), .F0(\tw_gen.n969 ), 
    .F1(\tw_gen.n1029 ));
  tw_gen_SLICE_2046 \tw_gen.SLICE_2046 ( .C1(\tw_gen.n906 ), 
    .B1(\tri_wave[4] ), .A1(\tw_gen.n940[12] ), .D0(\tri_wave[5] ), 
    .C0(\tw_gen.n846 ), .A0(\tw_gen.n880[12] ), .F0(\tw_gen.n906 ), 
    .F1(\tw_gen.n966 ));
  tw_gen_SLICE_2049 \tw_gen.SLICE_2049 ( .D0(\tw_gen.n1022 ), 
    .C0(\tw_gen.n1026 ), .B0(\tw_gen.n1028 ), .A0(\tw_gen.n1029 ), 
    .F0(\tw_gen.n26 ));
  tw_gen_SLICE_2051 \tw_gen.SLICE_2051 ( .D1(\tw_gen.n425 ), 
    .C1(\tw_gen.n424 ), .B1(\tw_gen.n186 ), .A1(\tw_gen.n423 ), 
    .D0(tri_wave_14__N_2), .C0(tri_wave_13__N_3), .B0(\tw_gen.n184 ), 
    .A0(\tw_gen.n400[14] ), .F0(\tw_gen.n424 ), .F1(\tw_gen.n6 ));
  tw_gen_SLICE_2052 \tw_gen.SLICE_2052 ( .C1(\tw_gen.n485 ), 
    .B1(\tw_gen.n520[13] ), .A1(\tri_wave[11] ), .D0(\tw_gen.n460[13] ), 
    .C0(\tw_gen.n425 ), .B0(\tri_wave[12] ), .F0(\tw_gen.n485 ), 
    .F1(\tw_gen.n545 ));
  tw_gen_SLICE_2053 \tw_gen.SLICE_2053 ( .D0(\tw_gen.n485 ), 
    .C0(\tw_gen.n481 ), .B0(\tw_gen.n187 ), .A0(\tw_gen.n486 ), 
    .F0(\tw_gen.n7 ));
  tw_gen_SLICE_2055 \tw_gen.SLICE_2055 ( .D0(\tw_gen.n541 ), 
    .C0(\tw_gen.n544 ), .B0(\tw_gen.n540 ), .A0(\tw_gen.n545 ), 
    .F0(\tw_gen.n12 ));
  tw_gen_SLICE_2057 \tw_gen.SLICE_2057 ( .D0(\tw_gen.n189 ), 
    .C0(\tw_gen.n605 ), .B0(\tw_gen.n607 ), .A0(\tw_gen.n608 ), 
    .F0(\tw_gen.n9 ));
  tw_gen_SLICE_2058 \tw_gen.SLICE_2058 ( .D1(\tw_gen.n700[13] ), 
    .C1(\tw_gen.n665 ), .A1(\tri_wave[8] ), .D0(\tw_gen.n605 ), 
    .C0(\tri_wave[9] ), .A0(\tw_gen.n640[13] ), .F0(\tw_gen.n665 ), 
    .F1(\tw_gen.n725 ));
  tw_gen_SLICE_2060 \tw_gen.SLICE_2060 ( .D1(\tri_wave[12] ), 
    .C1(\tw_gen.n460[15] ), .A1(\tw_gen.n423 ), .C0(tri_wave_13__N_3), 
    .B0(\tw_gen.n400[15] ), .A0(\tw_gen.n363 ), .F0(\tw_gen.n423 ), 
    .F1(\tw_gen.n483 ));
  tw_gen_SLICE_2064 \tw_gen.SLICE_2064 ( .D1(tri_wave_13__N_3), 
    .C1(\tw_gen.n362 ), .A1(\tw_gen.n400[16] ), .D0(\tw_gen.n301 ), 
    .C0(\tw_gen.n32_adj_131 ), .B0(\tw_gen.n19927 ), .A0(\tw_gen.n32 ), 
    .F0(\tw_gen.n362 ), .F1(\tw_gen.n422 ));
  tw_gen_SLICE_2066 \tw_gen.SLICE_2066 ( .D1(\tw_gen.n580[16] ), 
    .C1(\tw_gen.n542 ), .A1(\tri_wave[10] ), .C0(\tw_gen.n520[16] ), 
    .B0(\tw_gen.n482 ), .A0(\tri_wave[11] ), .F0(\tw_gen.n542 ), 
    .F1(\tw_gen.n602 ));
  tw_gen_SLICE_2068 \tw_gen.SLICE_2068 ( .D1(\tw_gen.n700[16] ), 
    .B1(\tri_wave[8] ), .A1(\tw_gen.n662 ), .D0(\tw_gen.n640[16] ), 
    .C0(\tw_gen.n602 ), .B0(\tri_wave[9] ), .F0(\tw_gen.n662 ), 
    .F1(\tw_gen.n722 ));
  tw_gen_SLICE_2069 \tw_gen.SLICE_2069 ( .D1(\tw_gen.n666 ), .C1(\tw_gen.n10 ), 
    .B1(\tw_gen.n662 ), .A1(\tw_gen.n664 ), .D0(\tw_gen.n668 ), 
    .C0(\tw_gen.n667 ), .B0(\tw_gen.n190 ), .A0(\tw_gen.n669 ), 
    .F0(\tw_gen.n10 ), .F1(\tw_gen.n16_adj_134 ));
  tw_gen_SLICE_2071 \tw_gen.SLICE_2071 ( .D1(\tw_gen.n721 ), 
    .C1(\tw_gen.n13193 ), .B1(\tw_gen.n725 ), .A1(\tw_gen.n723 ), 
    .D0(\tw_gen.n191 ), .C0(\tw_gen.n730 ), .A0(\tw_gen.n729 ), 
    .F0(\tw_gen.n13193 ), .F1(\tw_gen.n16_adj_135 ));
  tw_gen_SLICE_2079 \tw_gen.SLICE_2079 ( .D1(\tw_gen.n580[12] ), 
    .C1(\tw_gen.n546 ), .B1(\tri_wave[10] ), .D0(\tw_gen.n520[12] ), 
    .C0(\tw_gen.n486 ), .B0(\tri_wave[11] ), .F0(\tw_gen.n546 ), 
    .F1(\tw_gen.n606 ));
  tw_gen_SLICE_2081 \tw_gen.SLICE_2081 ( .D1(\tw_gen.n700[12] ), 
    .C1(\tw_gen.n666 ), .A1(\tri_wave[8] ), .D0(\tw_gen.n640[12] ), 
    .C0(\tw_gen.n606 ), .A0(\tri_wave[9] ), .F0(\tw_gen.n666 ), 
    .F1(\tw_gen.n726 ));
  tw_gen_SLICE_2084 \tw_gen.SLICE_2084 ( .D1(\tri_wave[9] ), 
    .C1(\tw_gen.n607 ), .A1(\tw_gen.n640[11] ), .D0(\tri_wave[10] ), 
    .C0(\tw_gen.n547 ), .B0(\tw_gen.n580[11] ), .F0(\tw_gen.n607 ), 
    .F1(\tw_gen.n667 ));
  tw_gen_SLICE_2086 \tw_gen.SLICE_2086 ( .D1(\tri_wave[7] ), 
    .C1(\tw_gen.n760[11] ), .A1(\tw_gen.n727 ), .D0(\tri_wave[8] ), 
    .C0(\tw_gen.n700[11] ), .A0(\tw_gen.n667 ), .F0(\tw_gen.n727 ), 
    .F1(\tw_gen.n787 ));
  tw_gen_SLICE_2087 \tw_gen.SLICE_2087 ( .D0(\tw_gen.n727 ), 
    .C0(\tw_gen.n722 ), .B0(\tw_gen.n724 ), .A0(\tw_gen.n726 ), 
    .F0(\tw_gen.n17 ));
  tw_gen_SLICE_2089 \tw_gen.SLICE_2089 ( .D1(\tri_wave[6] ), 
    .B1(\tw_gen.n786 ), .A1(\tw_gen.n820[12] ), .C0(\tw_gen.n726 ), 
    .B0(\tri_wave[7] ), .A0(\tw_gen.n760[12] ), .F0(\tw_gen.n786 ), 
    .F1(\tw_gen.n846 ));
  tw_gen_SLICE_2090 \tw_gen.SLICE_2090 ( .D1(\tw_gen.n640[10] ), 
    .C1(\tw_gen.n608 ), .B1(\tri_wave[9] ), .C0(\tri_wave[10] ), 
    .B0(\tw_gen.n580[10] ), .A0(\tw_gen.n188 ), .F0(\tw_gen.n608 ), 
    .F1(\tw_gen.n668 ));
  tw_gen_SLICE_2092 \tw_gen.SLICE_2092 ( .D1(\tri_wave[5] ), 
    .C1(\tw_gen.n880[10] ), .A1(\tw_gen.n848 ), .D0(\tw_gen.n820[10] ), 
    .C0(\tw_gen.n788 ), .B0(\tri_wave[6] ), .F0(\tw_gen.n848 ), 
    .F1(\tw_gen.n908 ));
  tw_gen_SLICE_2094 \tw_gen.SLICE_2094 ( .D1(\tw_gen.n400[18] ), 
    .C1(\tw_gen.n360 ), .A1(tri_wave_13__N_3), .D0(\tw_gen.n32_adj_131 ), 
    .C0(\tw_gen.n32 ), .B0(\tw_gen.n301 ), .A0(\tw_gen.n19927 ), 
    .F0(\tw_gen.n360 ), .F1(\tw_gen.n420 ));
  tw_gen_SLICE_2097 \tw_gen.SLICE_2097 ( .D1(\tw_gen.n603 ), 
    .C1(\tw_gen.n602 ), .B1(\tw_gen.n604 ), .A1(\tw_gen.n600 ), 
    .D0(\tw_gen.n580[14] ), .C0(\tw_gen.n544 ), .A0(\tri_wave[10] ), 
    .F0(\tw_gen.n604 ), .F1(\tw_gen.n14 ));
  tw_gen_SLICE_2098 \tw_gen.SLICE_2098 ( .D1(\tri_wave[7] ), 
    .C1(\tw_gen.n760[18] ), .B1(\tw_gen.n720 ), .C0(\tw_gen.n660 ), 
    .B0(\tri_wave[8] ), .A0(\tw_gen.n700[18] ), .F0(\tw_gen.n720 ), 
    .F1(\tw_gen.n780 ));
  tw_gen_SLICE_2100 \tw_gen.SLICE_2100 ( .D1(\tri_wave[5] ), 
    .C1(\tw_gen.n840 ), .B1(\tw_gen.n880[18] ), .D0(\tw_gen.n820[18] ), 
    .C0(\tw_gen.n780 ), .A0(\tri_wave[6] ), .F0(\tw_gen.n840 ), 
    .F1(\tw_gen.n900 ));
  tw_gen_SLICE_2102 \tw_gen.SLICE_2102 ( .D1(\tri_wave[11] ), 
    .C1(\tw_gen.n484 ), .A1(\tw_gen.n520[14] ), .D0(\tri_wave[12] ), 
    .B0(\tw_gen.n460[14] ), .A0(\tw_gen.n424 ), .F0(\tw_gen.n484 ), 
    .F1(\tw_gen.n544 ));
  tw_gen_SLICE_2106 \tw_gen.SLICE_2106 ( .C1(\tw_gen.n664 ), 
    .B1(\tri_wave[8] ), .A1(\tw_gen.n700[14] ), .D0(\tri_wave[9] ), 
    .C0(\tw_gen.n604 ), .A0(\tw_gen.n640[14] ), .F0(\tw_gen.n664 ), 
    .F1(\tw_gen.n724 ));
  tw_gen_SLICE_2110 \tw_gen.SLICE_2110 ( .DI1(\tw_gen.n213[14] ), 
    .D1(\tw_gen.n31 ), .C1(\tw_gen.n82[14] ), .B1(\tw_gen.n82_adj_179[14] ), 
    .A1(\tw_gen.direction ), .D0(\tw_gen.internal_count[3] ), 
    .C0(\tw_gen.internal_count[11] ), .B0(\tw_gen.internal_count[10] ), 
    .A0(\tw_gen.internal_count[13] ), .CE(\tw_gen.n268 ), .LSR(reset_c), 
    .CLK(clk_c), .Q1(\tw_gen.internal_count[15] ), .F0(\tw_gen.n26_adj_158 ), 
    .F1(\tw_gen.n213[14] ));
  tw_gen_SLICE_2111 \tw_gen.SLICE_2111 ( .D1(\tw_gen.n26_adj_158 ), 
    .C1(\tw_gen.n23_adj_160 ), .B1(\tw_gen.n24_adj_159 ), .A1(\tw_gen.n25 ), 
    .C0(\tw_gen.internal_count[9] ), .B0(\tw_gen.internal_count[7] ), 
    .A0(\tw_gen.internal_count[15] ), .F0(\tw_gen.n23_adj_160 ), 
    .F1(\tw_gen.n31 ));
  tw_gen_SLICE_2112 \tw_gen.SLICE_2112 ( .D1(\tw_gen.n19_adj_163 ), 
    .C1(\tw_gen.n15 ), .B1(\tw_gen.n27 ), .A1(\tw_gen.n21_adj_164 ), 
    .C0(\tw_gen.n1120[7] ), .B0(\tri_wave[1] ), .A0(\tw_gen.n1091 ), 
    .F0(\tw_gen.n15 ), .F1(\tw_gen.n28_adj_172 ));
  comp2_SLICE_2117 \comp2.SLICE_2117 ( 
    .DI1(\sine_gen.data2[14].sig_015.FeedThruLUT ), .B1(\sine_gen.data2[14] ), 
    .D0(tri_wave_14__N_2), .C0(\sine_wave2[14] ), .B0(\tri_wave[15] ), 
    .A0(\comp2.n28 ), .CLK(clk_c), .Q1(\sine_wave2[14] ), .F0(Vb_c_N_125), 
    .F1(\sine_gen.data2[14].sig_015.FeedThruLUT ));
  sine_gen_lut_SLICE_2128 \sine_gen.lut.SLICE_2128 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n635_adj_180 ), .F1(\sine_gen.lut.n21745 ));
  sine_gen_lut_SLICE_2131 \sine_gen.lut.SLICE_2131 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n5290 ), .F1(\sine_gen.lut.n4302 ));
  sine_gen_lut_SLICE_2133 \sine_gen.lut.SLICE_2133 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n699 ), .F1(\sine_gen.lut.n20659 ));
  sine_gen_lut_SLICE_2135 \sine_gen.lut.SLICE_2135 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4311 ), .F1(\sine_gen.lut.n4300 ));
  sine_gen_lut_SLICE_2139 \sine_gen.lut.SLICE_2139 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n22050 ), .F1(\sine_gen.lut.n20662 ));
  sine_gen_lut_SLICE_2141 \sine_gen.lut.SLICE_2141 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n21474 ), .F1(\sine_gen.lut.n21483 ));
  sine_gen_lut_SLICE_2143 \sine_gen.lut.SLICE_2143 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n716_adj_202 ), .F1(\sine_gen.lut.n589 ));
  sine_gen_lut_SLICE_2147 \sine_gen.lut.SLICE_2147 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n21778 ), .F1(\sine_gen.lut.n541 ));
  sine_gen_lut_SLICE_2151 \sine_gen.lut.SLICE_2151 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n22056 ), .F1(\sine_gen.lut.n526_adj_182 ));
  sine_gen_lut_SLICE_2153 \sine_gen.lut.SLICE_2153 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2405 ), .F1(\sine_gen.lut.n796_adj_234 ));
  sine_gen_lut_SLICE_2158 \sine_gen.lut.SLICE_2158 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n2151 ), .F1(\sine_gen.lut.n20956 ));
  sine_gen_lut_SLICE_2160 \sine_gen.lut.SLICE_2160 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n491 ), .F1(\sine_gen.lut.n5033 ));
  sine_gen_lut_SLICE_2164 \sine_gen.lut.SLICE_2164 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21229 ), .F1(\sine_gen.lut.n21656 ));
  sine_gen_lut_SLICE_2166 \sine_gen.lut.SLICE_2166 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n21232 ), .F1(\sine_gen.lut.n22414 ));
  sine_gen_lut_SLICE_2168 \sine_gen.lut.SLICE_2168 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n460 ), .F1(\sine_gen.lut.n827_adj_232 ));
  sine_gen_lut_SLICE_2170 \sine_gen.lut.SLICE_2170 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4280 ), .F1(\sine_gen.lut.n4275 ));
  sine_gen_lut_SLICE_2181 \sine_gen.lut.SLICE_2181 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n10118 ), .F1(\sine_gen.lut.n4269 ));
  sine_gen_lut_SLICE_2183 \sine_gen.lut.SLICE_2183 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2413 ), .F1(\sine_gen.lut.n251 ));
  sine_gen_lut_SLICE_2186 \sine_gen.lut.SLICE_2186 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4267 ), .F1(\sine_gen.lut.n22063 ));
  sine_gen_lut_SLICE_2188 \sine_gen.lut.SLICE_2188 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21244 ), .F1(\sine_gen.lut.n21733 ));
  sine_gen_lut_SLICE_2192 \sine_gen.lut.SLICE_2192 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n22092 ), .F1(\sine_gen.lut.n21658 ));
  sine_gen_lut_SLICE_2194 \sine_gen.lut.SLICE_2194 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4265 ), .F1(\sine_gen.lut.n4263 ));
  sine_gen_lut_SLICE_2197 \sine_gen.lut.SLICE_2197 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n859_adj_242 ), .F1(\sine_gen.lut.n2415 ));
  sine_gen_lut_SLICE_2201 \sine_gen.lut.SLICE_2201 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4579 ), .F1(\sine_gen.lut.n22358 ));
  sine_gen_lut_SLICE_2203 \sine_gen.lut.SLICE_2203 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n22382 ), .F1(\sine_gen.lut.n890_adj_241 ));
  sine_gen_lut_SLICE_2208 \sine_gen.lut.SLICE_2208 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n142 ), .F1(\sine_gen.lut.n2416 ));
  sine_gen_lut_SLICE_2212 \sine_gen.lut.SLICE_2212 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21621 ), .F1(\sine_gen.lut.n22380 ));
  sine_gen_lut_SLICE_2214 \sine_gen.lut.SLICE_2214 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n4253 ), .F1(\sine_gen.lut.n21879 ));
  sine_gen_lut_SLICE_2222 \sine_gen.lut.SLICE_2222 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n20413 ), .F1(\sine_gen.lut.n4242 ));
  sine_gen_lut_SLICE_2226 \sine_gen.lut.SLICE_2226 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1017 ), .F1(\sine_gen.lut.n21701 ));
  sine_gen_lut_SLICE_2231 \sine_gen.lut.SLICE_2231 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21772 ), .F1(\sine_gen.lut.n5105 ));
  sine_gen_lut_SLICE_2232 \sine_gen.lut.SLICE_2232 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n986 ), .F1(\sine_gen.lut.n21941 ));
  sine_gen_lut_SLICE_2236 \sine_gen.lut.SLICE_2236 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n954_adj_192 ), .F1(\sine_gen.lut.n632 ));
  sine_gen_lut_SLICE_2246 \sine_gen.lut.SLICE_2246 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n890 ), .F1(\sine_gen.lut.n633 ));
  sine_gen_lut_SLICE_2249 \sine_gen.lut.SLICE_2249 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n21697 ), .F1(\sine_gen.lut.n844 ));
  sine_gen_lut_SLICE_2256 \sine_gen.lut.SLICE_2256 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n4864 ), .F1(\sine_gen.lut.n827 ));
  sine_gen_lut_SLICE_2261 \sine_gen.lut.SLICE_2261 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n10097 ), .F1(\sine_gen.lut.n5109 ));
  sine_gen_lut_SLICE_2264 \sine_gen.lut.SLICE_2264 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n21384 ), .F1(\sine_gen.lut.n157_adj_236 ));
  sine_gen_lut_SLICE_2267 \sine_gen.lut.SLICE_2267 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n10095 ), .F1(\sine_gen.lut.n954_adj_251 ));
  sine_gen_lut_SLICE_2268 \sine_gen.lut.SLICE_2268 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n796 ), .F1(\sine_gen.lut.n21163 ));
  sine_gen_lut_SLICE_2274 \sine_gen.lut.SLICE_2274 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n22031 ), .F1(\sine_gen.lut.n910 ));
  sine_gen_lut_SLICE_2278 \sine_gen.lut.SLICE_2278 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n716_adj_197 ), .F1(\sine_gen.lut.n699_adj_198 ));
  sine_gen_lut_SLICE_2280 \sine_gen.lut.SLICE_2280 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n22061 ), .F1(\sine_gen.lut.n22033 ));
  sine_gen_lut_SLICE_2283 \sine_gen.lut.SLICE_2283 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n986_adj_271 ), .F1(\sine_gen.lut.n1017_adj_270 ));
  sine_gen_lut_SLICE_2287 \sine_gen.lut.SLICE_2287 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n22422 ), .F1(\sine_gen.lut.n668_adj_203 ));
  sine_gen_lut_SLICE_2288 \sine_gen.lut.SLICE_2288 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n22094 ), .F1(\sine_gen.lut.n3971 ));
  sine_gen_lut_SLICE_2291 \sine_gen.lut.SLICE_2291 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21157 ), .F1(\sine_gen.lut.n635_adj_204 ));
  sine_gen_lut_SLICE_2297 \sine_gen.lut.SLICE_2297 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n4851 ), .F1(\sine_gen.lut.n22420 ));
  sine_gen_lut_SLICE_2300 \sine_gen.lut.SLICE_2300 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n3966 ), .F1(\sine_gen.lut.n5311 ));
  sine_gen_lut_SLICE_2302 \sine_gen.lut.SLICE_2302 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n4925 ), .F1(\sine_gen.lut.n21133 ));
  sine_gen_lut_SLICE_2306 \sine_gen.lut.SLICE_2306 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n589_adj_208 ), .F1(\sine_gen.lut.n918 ));
  sine_gen_lut_SLICE_2308 \sine_gen.lut.SLICE_2308 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n541_adj_209 ), .F1(\sine_gen.lut.n21130 ));
  sine_gen_lut_SLICE_2310 \sine_gen.lut.SLICE_2310 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n5236 ), .F1(\sine_gen.lut.n3960 ));
  sine_gen_lut_SLICE_2312 \sine_gen.lut.SLICE_2312 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n526_adj_211 ), .F1(\sine_gen.lut.n21127 ));
  sine_gen_lut_SLICE_2319 \sine_gen.lut.SLICE_2319 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n920 ), .F1(\sine_gen.lut.n491_adj_210 ));
  sine_gen_lut_SLICE_2321 \sine_gen.lut.SLICE_2321 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4609 ), .F1(\sine_gen.lut.n21903 ));
  sine_gen_lut_SLICE_2323 \sine_gen.lut.SLICE_2323 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n921 ), .F1(\sine_gen.lut.n460_adj_214 ));
  sine_gen_lut_SLICE_2328 \sine_gen.lut.SLICE_2328 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21325 ), .F1(\sine_gen.lut.n21725 ));
  sine_gen_lut_SLICE_2332 \sine_gen.lut.SLICE_2332 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1660 ), .F1(\sine_gen.lut.n7983 ));
  sine_gen_lut_SLICE_2338 \sine_gen.lut.SLICE_2338 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21331 ), .F1(\sine_gen.lut.n1528 ));
  sine_gen_lut_SLICE_2349 \sine_gen.lut.SLICE_2349 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n460_adj_244 ), .F1(\sine_gen.lut.n5230 ));
  sine_gen_lut_SLICE_2350 \sine_gen.lut.SLICE_2350 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n348_adj_216 ), .F1(\sine_gen.lut.n933 ));
  sine_gen_lut_SLICE_2355 \sine_gen.lut.SLICE_2355 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n22346 ), .F1(\sine_gen.lut.n3937 ));
  sine_gen_lut_SLICE_2356 \sine_gen.lut.SLICE_2356 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n270_adj_218 ), .F1(\sine_gen.lut.n934 ));
  sine_gen_lut_SLICE_2359 \sine_gen.lut.SLICE_2359 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n491_adj_212 ), .F1(\sine_gen.lut.n3934 ));
  sine_gen_lut_SLICE_2364 \sine_gen.lut.SLICE_2364 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n5227 ), .F1(\sine_gen.lut.n3931 ));
  sine_gen_lut_SLICE_2373 \sine_gen.lut.SLICE_2373 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n938 ), .F1(\sine_gen.lut.n13648 ));
  sine_gen_lut_SLICE_2374 \sine_gen.lut.SLICE_2374 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3928 ), .F1(\sine_gen.lut.n4628 ));
  sine_gen_lut_SLICE_2380 \sine_gen.lut.SLICE_2380 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n21385 ), .F1(\sine_gen.lut.n668_adj_263 ));
  sine_gen_lut_SLICE_2384 \sine_gen.lut.SLICE_2384 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3924 ), .F1(\sine_gen.lut.n4630 ));
  sine_gen_lut_SLICE_2386 \sine_gen.lut.SLICE_2386 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3923 ), .F1(\sine_gen.lut.n699_adj_261 ));
  sine_gen_lut_SLICE_2390 \sine_gen.lut.SLICE_2390 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4220 ), .F1(\sine_gen.lut.n716_adj_189 ));
  sine_gen_lut_SLICE_2397 \sine_gen.lut.SLICE_2397 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n22348 ), .F1(\sine_gen.lut.n4188 ));
  sine_gen_lut_SLICE_2400 \sine_gen.lut.SLICE_2400 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n20443 ), .F1(\sine_gen.lut.n20446 ));
  sine_gen_lut_SLICE_2402 \sine_gen.lut.SLICE_2402 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3916 ), .F1(\sine_gen.lut.n827_adj_245 ));
  sine_gen_lut_SLICE_2407 \sine_gen.lut.SLICE_2407 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n781_adj_240 ), .F1(\sine_gen.lut.n21415 ));
  sine_gen_lut_SLICE_2409 \sine_gen.lut.SLICE_2409 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n941 ), .F1(\sine_gen.lut.n1634 ));
  sine_gen_lut_SLICE_2412 \sine_gen.lut.SLICE_2412 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3911 ), .F1(\sine_gen.lut.n844_adj_260 ));
  sine_gen_lut_SLICE_2415 \sine_gen.lut.SLICE_2415 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n731_adj_239 ), .F1(\sine_gen.lut.n1632 ));
  sine_gen_lut_SLICE_2417 \sine_gen.lut.SLICE_2417 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n836 ), .F1(\sine_gen.lut.n21418 ));
  sine_gen_lut_SLICE_2420 \sine_gen.lut.SLICE_2420 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n3910 ), .F1(\sine_gen.lut.n859_adj_259 ));
  sine_gen_lut_SLICE_2422 \sine_gen.lut.SLICE_2422 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n19911 ), .F1(\sine_gen.lut.n944 ));
  sine_gen_lut_SLICE_2424 \sine_gen.lut.SLICE_2424 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n20449 ), .F1(\sine_gen.lut.n21487 ));
  sine_gen_lut_SLICE_2428 \sine_gen.lut.SLICE_2428 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3908 ), .F1(\sine_gen.lut.n890_adj_258 ));
  sine_gen_lut_SLICE_2430 \sine_gen.lut.SLICE_2430 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21421 ), .F1(\sine_gen.lut.n841 ));
  sine_gen_lut_SLICE_2432 \sine_gen.lut.SLICE_2432 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1619 ), .F1(\sine_gen.lut.n4947 ));
  sine_gen_lut_SLICE_2434 \sine_gen.lut.SLICE_2434 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n4158 ), .F1(\sine_gen.lut.n4646 ));
  sine_gen_lut_SLICE_2437 \sine_gen.lut.SLICE_2437 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21148 ), .F1(\sine_gen.lut.n5215 ));
  sine_gen_lut_SLICE_2439 \sine_gen.lut.SLICE_2439 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n954_adj_229 ), .F1(\sine_gen.lut.n3900 ));
  sine_gen_lut_SLICE_2443 \sine_gen.lut.SLICE_2443 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n7965 ), .F1(\sine_gen.lut.n22118 ));
  sine_gen_lut_SLICE_2445 \sine_gen.lut.SLICE_2445 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n20916 ), .F1(\sine_gen.lut.n4650 ));
  sine_gen_lut_SLICE_2450 \sine_gen.lut.SLICE_2450 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21330 ), .F1(\sine_gen.lut.n4866 ));
  sine_gen_lut_SLICE_2458 \sine_gen.lut.SLICE_2458 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n21243 ), .F1(\sine_gen.lut.n22440 ));
  sine_gen_lut_SLICE_2461 \sine_gen.lut.SLICE_2461 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1168 ), .F1(\sine_gen.lut.n21448 ));
  sine_gen_lut_SLICE_2464 \sine_gen.lut.SLICE_2464 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n22238 ), .F1(\sine_gen.lut.n1198 ));
  sine_gen_lut_SLICE_2467 \sine_gen.lut.SLICE_2467 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1230 ), .F1(\sine_gen.lut.n21234 ));
  sine_gen_lut_SLICE_2471 \sine_gen.lut.SLICE_2471 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3429 ), .F1(\sine_gen.lut.n21046 ));
  sine_gen_lut_SLICE_2472 \sine_gen.lut.SLICE_2472 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3831 ), .F1(\sine_gen.lut.n7972 ));
  sine_gen_lut_SLICE_2475 \sine_gen.lut.SLICE_2475 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n4654 ), .F1(\sine_gen.lut.n22283 ));
  sine_gen_lut_SLICE_2479 \sine_gen.lut.SLICE_2479 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n21073 ), .F1(\sine_gen.lut.n21070 ));
  sine_gen_lut_SLICE_2487 \sine_gen.lut.SLICE_2487 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n22442 ), .F1(\sine_gen.lut.n4870 ));
  sine_gen_lut_SLICE_2488 \sine_gen.lut.SLICE_2488 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n3826 ), .F1(\sine_gen.lut.n21067 ));
  sine_gen_lut_SLICE_2491 \sine_gen.lut.SLICE_2491 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21064 ), .F1(\sine_gen.lut.n5269 ));
  sine_gen_lut_SLICE_2493 \sine_gen.lut.SLICE_2493 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n20917 ), .F1(\sine_gen.lut.n5287 ));
  sine_gen_lut_SLICE_2498 \sine_gen.lut.SLICE_2498 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n22356 ), .F1(\sine_gen.lut.n20842 ));
  sine_gen_lut_SLICE_2503 \sine_gen.lut.SLICE_2503 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n20914 ), .F1(\sine_gen.lut.n21475 ));
  sine_gen_lut_SLICE_2512 \sine_gen.lut.SLICE_2512 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n4926 ), .F1(\sine_gen.lut.n4922 ));
  sine_gen_lut_SLICE_2515 \sine_gen.lut.SLICE_2515 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21969 ), .F1(\sine_gen.lut.n21689 ));
  sine_gen_lut_SLICE_2519 \sine_gen.lut.SLICE_2519 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n781_adj_247 ), .F1(\sine_gen.lut.n731 ));
  sine_gen_lut_SLICE_2520 \sine_gen.lut.SLICE_2520 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21228 ), .F1(\sine_gen.lut.n981 ));
  sine_gen_lut_SLICE_2522 \sine_gen.lut.SLICE_2522 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1314 ), .F1(\sine_gen.lut.n21162 ));
  sine_gen_lut_SLICE_2528 \sine_gen.lut.SLICE_2528 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21484 ), .F1(\sine_gen.lut.n21147 ));
  sine_gen_lut_SLICE_2530 \sine_gen.lut.SLICE_2530 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21159 ), .F1(\sine_gen.lut.n1252 ));
  sine_gen_lut_SLICE_2536 \sine_gen.lut.SLICE_2536 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1312 ), .F1(\sine_gen.lut.n1259 ));
  sine_gen_lut_SLICE_2545 \sine_gen.lut.SLICE_2545 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1263 ), .F1(\sine_gen.lut.n1266 ));
  sine_gen_lut_SLICE_2547 \sine_gen.lut.SLICE_2547 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2433 ), .F1(\sine_gen.lut.n21490 ));
  sine_gen_lut_SLICE_2551 \sine_gen.lut.SLICE_2551 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n17075 ), .F1(\sine_gen.lut.n1273 ));
  sine_gen_lut_SLICE_2558 \sine_gen.lut.SLICE_2558 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21493 ), .F1(\sine_gen.lut.n2436 ));
  sine_gen_lut_SLICE_2563 \sine_gen.lut.SLICE_2563 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21878 ), .F1(\sine_gen.lut.n20845 ));
  sine_gen_lut_SLICE_2567 \sine_gen.lut.SLICE_2567 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n5045 ), .F1(\sine_gen.lut.n2439 ));
  sine_gen_lut_SLICE_2569 \sine_gen.lut.SLICE_2569 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n17072 ), .F1(\sine_gen.lut.n1290 ));
  sine_gen_lut_SLICE_2570 \sine_gen.lut.SLICE_2570 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n17061 ), .F1(\sine_gen.lut.n17063 ));
  sine_gen_lut_SLICE_2573 \sine_gen.lut.SLICE_2573 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1277 ), .F1(\sine_gen.lut.n1285 ));
  sine_gen_lut_SLICE_2575 \sine_gen.lut.SLICE_2575 ( 
    .D1(\sine_gen.address2[0] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[2] ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n17067 ), .F1(\sine_gen.lut.n1279 ));
  sine_gen_lut_SLICE_2579 \sine_gen.lut.SLICE_2579 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n21589 ), .F1(\sine_gen.lut.n22342 ));
  sine_gen_lut_SLICE_2583 \sine_gen.lut.SLICE_2583 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21808 ), .F1(\sine_gen.lut.n3155 ));
  sine_gen_lut_SLICE_2586 \sine_gen.lut.SLICE_2586 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n7974 ), .F1(\sine_gen.lut.n2442 ));
  sine_gen_lut_SLICE_2592 \sine_gen.lut.SLICE_2592 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n17070 ), .F1(\sine_gen.lut.n22340 ));
  sine_gen_lut_SLICE_2597 \sine_gen.lut.SLICE_2597 ( 
    .D1(\sine_gen.address1[0] ), .C1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n22336 ), .F1(\sine_gen.lut.n21063 ));
  sine_gen_lut_SLICE_2605 \sine_gen.lut.SLICE_2605 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n22388 ), .F1(\sine_gen.lut.n17079 ));
  sine_gen_lut_SLICE_2607 \sine_gen.lut.SLICE_2607 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2457 ), .F1(\sine_gen.lut.n3135 ));
  sine_gen_lut_SLICE_2609 \sine_gen.lut.SLICE_2609 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n5052 ), .F1(\sine_gen.lut.n2693 ));
  sine_gen_lut_SLICE_2612 \sine_gen.lut.SLICE_2612 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3133 ), .F1(\sine_gen.lut.n2465 ));
  sine_gen_lut_SLICE_2614 \sine_gen.lut.SLICE_2614 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n17081 ), .F1(\sine_gen.lut.n13624 ));
  sine_gen_lut_SLICE_2619 \sine_gen.lut.SLICE_2619 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n21534 ), .F1(\sine_gen.lut.n21532 ));
  sine_gen_lut_SLICE_2623 \sine_gen.lut.SLICE_2623 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n22392 ), .F1(\sine_gen.lut.n3129 ));
  sine_gen_lut_SLICE_2625 \sine_gen.lut.SLICE_2625 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n2476 ), .F1(\sine_gen.lut.n20445 ));
  sine_gen_lut_SLICE_2628 \sine_gen.lut.SLICE_2628 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3127 ), .F1(\sine_gen.lut.n21537 ));
  sine_gen_lut_SLICE_2630 \sine_gen.lut.SLICE_2630 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n21535 ), .F1(\sine_gen.lut.n21538 ));
  sine_gen_lut_SLICE_2632 \sine_gen.lut.SLICE_2632 ( 
    .D1(\sine_gen.address1[1] ), .C1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n20848 ), .F1(\sine_gen.lut.n21965 ));
  sine_gen_lut_SLICE_2635 \sine_gen.lut.SLICE_2635 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2747 ), .F1(\sine_gen.lut.n19919 ));
  sine_gen_lut_SLICE_2640 \sine_gen.lut.SLICE_2640 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2663 ), .F1(\sine_gen.lut.n2758 ));
  sine_gen_lut_SLICE_2645 \sine_gen.lut.SLICE_2645 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n21715 ), .F1(\sine_gen.lut.n21004 ));
  sine_gen_lut_SLICE_2649 \sine_gen.lut.SLICE_2649 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2761 ), .F1(\sine_gen.lut.n20533 ));
  sine_gen_lut_SLICE_2655 \sine_gen.lut.SLICE_2655 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2768 ), .F1(\sine_gen.lut.n20536 ));
  sine_gen_lut_SLICE_2660 \sine_gen.lut.SLICE_2660 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n20539 ), .F1(\sine_gen.lut.n2772 ));
  sine_gen_lut_SLICE_2667 \sine_gen.lut.SLICE_2667 ( 
    .D1(\sine_gen.address3[0] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n2774 ), .F1(\sine_gen.lut.n2777 ));
  sine_gen_lut_SLICE_2672 \sine_gen.lut.SLICE_2672 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n22402 ), .F1(\sine_gen.lut.n2780 ));
  sine_gen_lut_SLICE_2677 \sine_gen.lut.SLICE_2677 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2785 ), .F1(\sine_gen.lut.n3023 ));
  sine_gen_lut_SLICE_2682 \sine_gen.lut.SLICE_2682 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n3095 ), .F1(\sine_gen.lut.n781 ));
  sine_gen_lut_SLICE_2684 \sine_gen.lut.SLICE_2684 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21616 ), .F1(\sine_gen.lut.n731_adj_201 ));
  sine_gen_lut_SLICE_2686 \sine_gen.lut.SLICE_2686 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n21622 ), .F1(\sine_gen.lut.n10093 ));
  sine_gen_lut_SLICE_2688 \sine_gen.lut.SLICE_2688 ( 
    .D1(\sine_gen.address3[3] ), .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n21003 ), .F1(\sine_gen.lut.n5106 ));
  sine_gen_lut_SLICE_2696 \sine_gen.lut.SLICE_2696 ( 
    .D1(\sine_gen.address3[1] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.lut.n2809 ), .F1(\sine_gen.lut.n2807 ));
  sine_gen_lut_SLICE_2705 \sine_gen.lut.SLICE_2705 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.lut.n1959 ), .F1(\sine_gen.lut.n1949 ));
  sine_gen_lut_SLICE_2707 \sine_gen.lut.SLICE_2707 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.lut.n3666 ), .F1(\sine_gen.lut.n21959 ));
  sine_gen_lut_SLICE_2710 \sine_gen.lut.SLICE_2710 ( .C1(\sine_gen.lut.n3576 ), 
    .B1(\sine_gen.lut.n4521 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.lut.n3576 ), .C0(\sine_gen.lut.n4521 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n3506 ), .F1(\sine_gen.lut.n5188 ));
  sine_gen_lut_SLICE_2713 \sine_gen.lut.SLICE_2713 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n21790 ), .F1(\sine_gen.lut.n475 ));
  sine_gen_lut_SLICE_2717 \sine_gen.lut.SLICE_2717 ( 
    .D1(\sine_gen.address2[6] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.lut.n21681 ), .F1(\sine_gen.lut.n21634 ));
  sine_gen_lut_SLICE_2719 \sine_gen.lut.SLICE_2719 ( 
    .D1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n21670 ), .F1(\sine_gen.lut.n22426 ));
  sine_gen_lut_SLICE_2720 \sine_gen.lut.SLICE_2720 ( 
    .D1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.lut.n22317 ), 
    .F1(\sine_gen.lut.n2378 ));
  sine_gen_lut_SLICE_2725 \sine_gen.lut.SLICE_2725 ( 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n21891 ), .F1(\sine_gen.lut.n475_adj_213 ));
  sine_gen_lut_SLICE_2727 \sine_gen.lut.SLICE_2727 ( 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.lut.n8660 ), 
    .F1(\sine_gen.lut.n4162 ));
  sine_gen_lut_SLICE_2728 \sine_gen.lut.SLICE_2728 ( .D1(\sine_gen.lut.n3583 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[6] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21844 ), .F1(\sine_gen.lut.n21043 ));
  sine_gen_lut_SLICE_2733 \sine_gen.lut.SLICE_2733 ( 
    .D1(\sine_gen.address1[3] ), .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n21478 ), .F1(\sine_gen.lut.n4177 ));
  sine_gen_lut_SLICE_2745 \sine_gen.lut.SLICE_2745 ( 
    .D1(\sine_gen.address2[5] ), .C1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.lut.n593 ), .F0(\sine_gen.lut.n63_adj_195 ), 
    .F1(\sine_gen.lut.n22418 ));
  sine_gen_lut_SLICE_2752 \sine_gen.lut.SLICE_2752 ( 
    .D1(\sine_gen.address2[1] ), .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n1466 ), .F1(\sine_gen.lut.n883 ));
  sine_gen_lut_SLICE_2754 \sine_gen.lut.SLICE_2754 ( 
    .D1(\sine_gen.address2[4] ), .C1(\sine_gen.lut.n594 ), 
    .B1(\sine_gen.address2[3] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.lut.n594 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.lut.n21757 ), .F1(\sine_gen.lut.n4822 ));
  sine_gen_lut_SLICE_2756 \sine_gen.lut.SLICE_2756 ( 
    .D1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.lut.n21625 ), .F1(\sine_gen.lut.n8486 ));
  sine_gen_lut_SLICE_2758 \sine_gen.lut.SLICE_2758 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n2961 ), .F1(\sine_gen.lut.n2700 ));
  sine_gen_lut_SLICE_2764 \sine_gen.lut.SLICE_2764 ( 
    .D1(\sine_gen.address1[2] ), .C1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.lut.n3813 ), .F1(\sine_gen.lut.n3873 ));
  sine_gen_lut_SLICE_2774 \sine_gen.lut.SLICE_2774 ( 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.lut.n4456 ), .F1(\sine_gen.lut.n4512 ));
  sine_gen_lut_SLICE_2776 \sine_gen.lut.SLICE_2776 ( 
    .D1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.lut.n22396 ), .F1(\sine_gen.lut.n21711 ));
  sine_gen_lut_SLICE_2782 \sine_gen.lut.SLICE_2782 ( 
    .D1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.lut.n22352 ), .F1(\sine_gen.lut.n21712 ));
  sine_gen_lut_SLICE_2785 \sine_gen.lut.SLICE_2785 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n21961 ), .F1(\sine_gen.lut.n22434 ));
  sine_gen_lut_SLICE_2788 \sine_gen.lut.SLICE_2788 ( 
    .D1(\sine_gen.address2[2] ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.lut.n1522 ), .F1(\sine_gen.lut.n1555 ));
  sine_gen_lut_SLICE_2791 \sine_gen.lut.SLICE_2791 ( 
    .D1(\sine_gen.address3[5] ), .C1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.lut.n13452 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.lut.n2088 ), 
    .F0(\sine_gen.lut.n63 ), .F1(\sine_gen.lut.n1995 ));
  sine_gen_lut_SLICE_2793 \sine_gen.lut.SLICE_2793 ( 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.lut.n13452 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.lut.n3026 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.lut.n13452 ), .F0(\sine_gen.lut.n5006 ), 
    .F1(\sine_gen.lut.n94 ));
  sine_gen_lut_SLICE_2798 \sine_gen.lut.SLICE_2798 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.lut.n8879 ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n3192 ), 
    .F1(\sine_gen.lut.n3017 ));
  sine_gen_lut_SLICE_2809 \sine_gen.lut.SLICE_2809 ( 
    .D1(\sine_gen.address2[3] ), .C1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.lut.n8312 ), .F1(\sine_gen.lut.n21238 ));
  sine_gen_lut_SLICE_2813 \sine_gen.lut.SLICE_2813 ( 
    .D1(\sine_gen.address3[4] ), .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.lut.n2088 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.lut.n2088 ), 
    .F0(\sine_gen.lut.n20970 ), .F1(\sine_gen.lut.n20953 ));
  sine_gen_SLICE_2816 \sine_gen.SLICE_2816 ( .DI1(\sine_gen.n30372 ), 
    .D1(\sine_gen.address1[11] ), .C1(\sine_gen.n5 ), .B1(\sine_gen.n19510 ), 
    .A1(\sine_gen.n7 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.address1[14] ), .CLK(clk_c), .Q1(\sine_gen.data1[14] ), 
    .F0(\sine_gen.n5 ), .F1(\sine_gen.n30372 ));
  sine_gen_lut_SLICE_2820 \sine_gen.lut.SLICE_2820 ( 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.lut.n4338 ), 
    .A0(\sine_gen.lut.n4180 ), .F0(\sine_gen.lut.n21345 ));
  sine_gen_lut_SLICE_2821 \sine_gen.lut.SLICE_2821 ( 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.lut.n4361 ), 
    .A0(\sine_gen.lut.n4180 ), .F0(\sine_gen.lut.n21282 ));
  sine_gen_lut_SLICE_2823 \sine_gen.lut.SLICE_2823 ( .D1(\sine_gen.lut.n4524 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.lut.n13239 ), .D0(\sine_gen.lut.n3576 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.lut.n7_adj_226 ), .F1(\sine_gen.lut.n3498 ));
  sine_gen_lut_SLICE_2835 \sine_gen.lut.SLICE_2835 ( .D1(\sine_gen.lut.n3576 ), 
    .B1(\sine_gen.lut.n15_adj_253 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.lut.n3589 ), 
    .A0(\sine_gen.lut.n4521 ), .F0(\sine_gen.lut.n21052 ), 
    .F1(\sine_gen.lut.n3477 ));
  sine_gen_lut_SLICE_2840 \sine_gen.lut.SLICE_2840 ( .C0(\sine_gen.lut.n1371 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.lut.n1190 ), 
    .F0(\sine_gen.lut.n21549 ));
  sine_gen_lut_SLICE_2841 \sine_gen.lut.SLICE_2841 ( .D0(\sine_gen.lut.n1190 ), 
    .C0(\sine_gen.lut.n1348 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.lut.n20394 ));
  sine_gen_lut_SLICE_2852 \sine_gen.lut.SLICE_2852 ( 
    .D1(\sine_gen.address3[2] ), .C1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.lut.n5100 ), .F1(\sine_gen.lut.n2661 ));
  sine_gen_lut_SLICE_2854 \sine_gen.lut.SLICE_2854 ( 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.lut.n20696 ), 
    .B0(\sine_gen.address2[8] ), .A0(\sine_gen.lut.n20687 ), 
    .F0(\sine_gen.lut.n27867 ));
  sine_gen_lut_SLICE_2855 \sine_gen.lut.SLICE_2855 ( 
    .D0(\sine_gen.address2[8] ), .C0(\sine_gen.lut.n20911 ), 
    .B0(\sine_gen.lut.n20910 ), .A0(\sine_gen.address2[9] ), 
    .F0(\sine_gen.lut.n27699 ));
  sine_gen_lut_SLICE_2866 \sine_gen.lut.SLICE_2866 ( 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.lut.n21514 ), 
    .B0(\sine_gen.lut.n28884 ), .A0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.lut.n28935 ));
  sine_gen_lut_SLICE_2867 \sine_gen.lut.SLICE_2867 ( 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.lut.n20530 ), 
    .B0(\sine_gen.address2[8] ), .A0(\sine_gen.lut.n28020 ), 
    .F0(\sine_gen.lut.n28137 ));
  sine_gen_lut_SLICE_2869 \sine_gen.lut.SLICE_2869 ( 
    .D0(\sine_gen.lut.n21459 ), .C0(\sine_gen.lut.n21460 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.lut.n28563 ));
  sine_gen_lut_SLICE_2870 \sine_gen.lut.SLICE_2870 ( 
    .D0(\sine_gen.address1[9] ), .C0(\sine_gen.lut.n21367 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.lut.n28716 ), 
    .F0(\sine_gen.lut.n28767 ));
  sine_gen_lut_SLICE_2871 \sine_gen.lut.SLICE_2871 ( 
    .D1(\sine_gen.address1[12] ), .C1(\sine_gen.address1[9] ), 
    .B1(\sine_gen.address1[13] ), .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.lut.n21457 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.lut.n21456 ), .F0(\sine_gen.lut.n28647 ), .F1(\sine_gen.n7 ));
  sine_gen_lut_SLICE_2872 \sine_gen.lut.SLICE_2872 ( 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.lut.n21208 ), 
    .B0(\sine_gen.lut.n28482 ), .A0(\sine_gen.address2[8] ), 
    .F0(\sine_gen.lut.n28737 ));
  sine_gen_lut_SLICE_2876 \sine_gen.lut.SLICE_2876 ( 
    .D1(\sine_gen.lut.n62_adj_191 ), .C1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.lut.n62_adj_191 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.lut.n21755 ), .F1(\sine_gen.lut.n3373 ));
  sine_gen_lut_SLICE_2878 \sine_gen.lut.SLICE_2878 ( 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.lut.n21370 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n21369 ), 
    .F0(\sine_gen.lut.n28677 ));
  sine_gen_lut_SLICE_2879 \sine_gen.lut.SLICE_2879 ( 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.lut.n20638 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n28086 ), 
    .F0(\sine_gen.lut.n28143 ));
  sine_gen_lut_SLICE_2880 \sine_gen.lut.SLICE_2880 ( 
    .D0(\sine_gen.lut.n27828 ), .C0(\sine_gen.lut.n20434 ), 
    .B0(\sine_gen.address3[8] ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.lut.n28641 ));
  sine_gen_lut_SLICE_2881 \sine_gen.lut.SLICE_2881 ( 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.lut.n20512 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.lut.n27948 ), 
    .F0(\sine_gen.lut.n28395 ));
  sine_gen_lut_SLICE_2886 \sine_gen.lut.SLICE_2886 ( .C0(\sine_gen.lut.n5351 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.lut.n4728 ), 
    .F0(\sine_gen.lut.n4762 ));
  sine_gen_lut_SLICE_2890 \sine_gen.lut.SLICE_2890 ( 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.lut.n2216 ), 
    .A0(\sine_gen.lut.n8421 ), .F0(\sine_gen.lut.n21255 ));
  sine_gen_lut_SLICE_2896 \sine_gen.lut.SLICE_2896 ( 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.lut.n9976 ), 
    .A0(\sine_gen.lut.n1010 ), .F0(\sine_gen.lut.n20928 ));
  sine_gen_lut_SLICE_2902 \sine_gen.lut.SLICE_2902 ( 
    .C0(\sine_gen.lut.n20752 ), .B0(\sine_gen.lut.n28176 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.lut.n20753 ));
  sine_gen_lut_SLICE_2903 \sine_gen.lut.SLICE_2903 ( 
    .C0(\sine_gen.lut.n21598 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.lut.n29022 ), .F0(\sine_gen.lut.n21599 ));
  sine_gen_lut_SLICE_2915 \sine_gen.lut.SLICE_2915 ( .C0(\sine_gen.lut.n714 ), 
    .B0(\sine_gen.lut.n27840 ), .A0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.lut.n21471 ));
  sine_gen_lut_SLICE_2917 \sine_gen.lut.SLICE_2917 ( .D0(\sine_gen.lut.n2538 ), 
    .C0(\sine_gen.lut.n5063 ), .B0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.lut.n21319 ));
  sine_gen_lut_SLICE_2922 \sine_gen.lut.SLICE_2922 ( .C0(\sine_gen.lut.n5245 ), 
    .B0(\sine_gen.lut.n4033 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21400 ));
  sine_gen_lut_SLICE_2923 \sine_gen.lut.SLICE_2923 ( .D0(\sine_gen.lut.n4023 ), 
    .C0(\sine_gen.lut.n19101 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21408 ));
  sine_gen_lut_SLICE_2926 \sine_gen.lut.SLICE_2926 ( 
    .D0(\sine_gen.lut.n29358 ), .C0(\sine_gen.lut.n27900 ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.lut.n20608 ));
  sine_gen_lut_SLICE_2928 \sine_gen.lut.SLICE_2928 ( .D0(\sine_gen.lut.n4000 ), 
    .C0(\sine_gen.lut.n10038 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.lut.n21561 ));
  sine_gen_lut_SLICE_2934 \sine_gen.lut.SLICE_2934 ( 
    .D0(\sine_gen.lut.n29070 ), .C0(\sine_gen.lut.n29016 ), 
    .B0(\sine_gen.address3[8] ), .F0(\sine_gen.lut.n21610 ));
  sine_gen_lut_SLICE_2935 \sine_gen.lut.SLICE_2935 ( 
    .D0(\sine_gen.lut.n21585 ), .C0(\sine_gen.lut.n21586 ), 
    .B0(\sine_gen.address3[8] ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.lut.n28449 ));
  sine_gen_lut_SLICE_2941 \sine_gen.lut.SLICE_2941 ( 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.lut.n1489 ), .F1(\sine_gen.lut.n1166 ));
  sine_gen_lut_SLICE_2944 \sine_gen.lut.SLICE_2944 ( .C0(\sine_gen.lut.n721 ), 
    .B0(\sine_gen.lut.n8247 ), .A0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.lut.n21462 ));
  sine_gen_lut_SLICE_2945 \sine_gen.lut.SLICE_2945 ( 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.lut.n716 ), 
    .B0(\sine_gen.lut.n27774 ), .F0(\sine_gen.lut.n21469 ));
  tw_gen_SLICE_2961 \tw_gen.SLICE_2961 ( .D0(\tw_gen.direction ), 
    .C0(\tw_gen.internal_count[15] ), .B0(\tw_gen.n31 ), .F0(\tw_gen.n268 ));
  tw_gen_SLICE_2962 \tw_gen.SLICE_2962 ( .D0(\tw_gen.internal_count[6] ), 
    .C0(\tw_gen.internal_count[8] ), .B0(\tw_gen.internal_count[2] ), 
    .A0(\tw_gen.internal_count[12] ), .F0(\tw_gen.n25 ));
  tw_gen_SLICE_2963 \tw_gen.SLICE_2963 ( .D0(\tw_gen.internal_count[14] ), 
    .C0(\tw_gen.internal_count[4] ), .B0(\tw_gen.internal_count[1] ), 
    .A0(\tw_gen.internal_count[5] ), .F0(\tw_gen.n24_adj_159 ));
  tw_gen_SLICE_2964 \tw_gen.SLICE_2964 ( .D0(\tw_gen.n183 ), 
    .C0(\tw_gen.n118 ), .B0(\tw_gen.n182 ), .A0(\tw_gen.n117 ), 
    .F0(\tw_gen.n301 ));
  sine_gen_lut_SLICE_2969 \sine_gen.lut.SLICE_2969 ( 
    .C0(\sine_gen.lut.n18799 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.lut.n2528 ), .F0(\sine_gen.lut.n21381 ));
  sine_gen_lut_SLICE_2978 \sine_gen.lut.SLICE_2978 ( 
    .DI1(\sine_gen.lut.n30373 ), .D1(\sine_gen.lut.n7_adj_194 ), 
    .C1(\sine_gen.lut.n8_adj_279 ), .B1(\sine_gen.address2[9] ), 
    .A1(\sine_gen.address2[11] ), .D0(\sine_gen.lut.n594 ), 
    .C0(\sine_gen.address2[10] ), .A0(\sine_gen.address2[14] ), .CLK(clk_c), 
    .Q1(\sine_gen.data2[14] ), .F0(\sine_gen.lut.n8_adj_279 ), 
    .F1(\sine_gen.lut.n30373 ));
  sine_gen_lut_SLICE_2983 \sine_gen.lut.SLICE_2983 ( 
    .D1(\sine_gen.address3[13] ), .C1(\sine_gen.address3[12] ), 
    .B1(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.lut.n2984 ), .F1(\sine_gen.n6 ));
  sine_gen_lut_SLICE_2984 \sine_gen.lut.SLICE_2984 ( 
    .C0(\sine_gen.lut.n28260 ), .B0(\sine_gen.lut.n28098 ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.lut.n20651 ));
  SLICE_2986 SLICE_2986( .F0(VCC_net));
  tw_gen_mult_17 \tw_gen.mult_17 ( .A15(\tw_gen.internal_count[15] ), 
    .A14(\tw_gen.internal_count[14] ), .A13(\tw_gen.internal_count[13] ), 
    .A12(\tw_gen.internal_count[12] ), .A11(\tw_gen.internal_count[11] ), 
    .A10(\tw_gen.internal_count[10] ), .A9(\tw_gen.internal_count[9] ), 
    .A8(\tw_gen.internal_count[8] ), .A7(\tw_gen.internal_count[7] ), 
    .A6(\tw_gen.internal_count[6] ), .A5(\tw_gen.internal_count[5] ), 
    .A4(\tw_gen.internal_count[4] ), .A3(\tw_gen.internal_count[3] ), 
    .A2(\tw_gen.internal_count[2] ), .A1(\tw_gen.internal_count[1] ), 
    .B3(VCC_net), .B2(VCC_net), .B0(VCC_net), .O19(\tw_gen.n117 ), 
    .O18(\tw_gen.n118 ), .O17(\tw_gen.n182 ), .O16(\tw_gen.n183 ), 
    .O15(\tw_gen.n184 ), .O14(\tw_gen.n185 ), .O13(\tw_gen.n186 ), 
    .O12(\tw_gen.n187 ), .O11(\tw_gen.n188 ), .O10(\tw_gen.n189 ), 
    .O9(\tw_gen.n190 ), .O8(\tw_gen.n191 ), .O7(\tw_gen.n192 ), 
    .O6(\tw_gen.n193 ), .O5(\tw_gen.n194 ), .O4(\tw_gen.n195 ), 
    .O3(\tw_gen.n196 ), .O2(\tw_gen.n197 ), .O1(\tw_gen.n198 ));
  Van Van_I( .PADDO(Va_c_N_123), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  Vcn Vcn_I( .PADDO(Vc_c_N_127), .Vcn(Vcn));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vb_c_N_125), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
endmodule

module sine_gen_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module sine_gen_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_4 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_43__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \sine_gen/address2_43_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_43__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_44__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_20 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \sine_gen/address1_44_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_44__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \sine_gen/address3_45_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_45__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_45__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tw_gen_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_26 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_27 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_568_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_28 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_34 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_527_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_35 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_527_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_37 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_20 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_18 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_48 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_486_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_51 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_486_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_52 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_773_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_53 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_55 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_773_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_60 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_63 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_64 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_445_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_42_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_69 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_70 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_71 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_732_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_74 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_404_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_75 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_732_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_404_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_77 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_78 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_83 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_85 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_86 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_87 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_88 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_89 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_691_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_90 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_691_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_91 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_92 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_94 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_95 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_96 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_97 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_98 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_100 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_363_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_101 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_363_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_102 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_104 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_106 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_650_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_107 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_650_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_108 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_322_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_322_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_110 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_111 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_112 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_113 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_114 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_115 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_42_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_116 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_117 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_119 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_281_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_120 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_281_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_121 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_609_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_122 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/div_18_add_609_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_125 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_41_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_126 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/div_18_add_568_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_127 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_41_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_128 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sine_gen.SLICE_128_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_128_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \sine_gen/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \sine_gen.SLICE_129_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data3_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_130_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_130_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_132 ( input DI1, DI0, D1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen.SLICE_132_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_134_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_134_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_136 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_138 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_138_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen.SLICE_138_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_140 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sine_gen.SLICE_140_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_144 ( input DI1, DI0, A1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \sine_gen.SLICE_144_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen.SLICE_144_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_146 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_146_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_148 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_148_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen.SLICE_148_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_150 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sine_gen.SLICE_150_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \sine_gen.SLICE_150_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_152 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_154 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_154_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_156 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \sine_gen.SLICE_156_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_156_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_157 ( input DI0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40008 \sine_gen.SLICE_157_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_158 ( input DI1, DI0, B1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \sine_gen.SLICE_158_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen.SLICE_158_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_160 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_160_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_160_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_162 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_162_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen.SLICE_162_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_164 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 \sine_gen.SLICE_164_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_164_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_166 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_166_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen.SLICE_166_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_168 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \sine_gen.SLICE_168_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen.SLICE_168_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_170 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \sine_gen.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen.SLICE_170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_lut_SLICE_172 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \sine_gen/lut/i18607_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/lut/i19777_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data3_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \sine_gen/lut/n28779_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40012 \sine_gen/lut/i18784_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data1_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_174 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \sine_gen/lut/n28443_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \sine_gen/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/lut/data1_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_176 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \sine_gen/lut/n27807_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \sine_gen/lut/i18967_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data1_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_178 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40017 \sine_gen/lut/i18583_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen/lut/n27795_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data1_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_180 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40019 \sine_gen/lut/n29007_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \sine_gen/lut/n29157_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data1_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_182 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \sine_gen/lut/n28767_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \sine_gen/lut/n28917_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data1_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_184 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40023 \sine_gen/lut/n28563_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \sine_gen/lut/n28647_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data1_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data1_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_187 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \sine_gen/lut/n29397_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \sine_gen/i29_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/lut/data3_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xAA4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x5CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_189 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \sine_gen/lut/n28677_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/lut/i18637_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data3_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_191 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40027 \sine_gen/lut/i19504_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \sine_gen/lut/n28671_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data3_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_193 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40029 \sine_gen/lut/n28449_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/lut/i19426_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data3_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40021 \sine_gen/lut/n28641_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \sine_gen/lut/n28143_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data3_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_197 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \sine_gen/lut/n28335_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28395_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data3_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data3_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_200 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40033 \sine_gen/lut/n29421_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40034 \sine_gen/lut/i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/lut/data2_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_202 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40015 \sine_gen/lut/n28425_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/lut/i18631_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data2_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_lut_SLICE_204 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40035 \sine_gen/lut/i18775_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \sine_gen/lut/i13848492_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data2_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_206 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \sine_gen/lut/n28737_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \sine_gen/lut/i19633_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data2_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_208 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40039 \sine_gen/lut/n28137_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \sine_gen/lut/n28305_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data2_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_210 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40023 \sine_gen/lut/n28935_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/lut/n27699_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/lut/data2_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_212 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, A0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40042 \sine_gen/lut/n27867_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \sine_gen/lut/i19603_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data2_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/lut/data2_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_218 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 \tw_gen/mux_31_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \tw_gen/mux_31_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20046 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module tw_gen_SLICE_219 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \tw_gen/mux_31_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \tw_gen/mux_31_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_222 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \tw_gen/mux_31_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \tw_gen/mux_31_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_225 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40051 \tw_gen/mux_31_i13_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \tw_gen/mux_31_i14_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_227 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \tw_gen/mux_31_i11_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \tw_gen/mux_31_i12_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_229 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 \tw_gen/mux_31_i9_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \tw_gen/mux_31_i10_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_231 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40044 \tw_gen/mux_31_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40056 \tw_gen/mux_31_i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20046 \tw_gen/internal_count_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \tw_gen/internal_count_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_232 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40026 \tw_gen/i12_3_lut_adj_42 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 \tw_gen/direction_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_lut_SLICE_234 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i19074_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \sine_gen/lut/i3260_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_235 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \sine_gen/lut/i12111_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \sine_gen/lut/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40061 \sine_gen/lut/i2932_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \sine_gen/lut/i2844_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x524A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40063 \sine_gen/lut/address2[5]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \sine_gen/lut/i12212_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n27843_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \sine_gen/lut/n28365_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address3[5]_bdd_4_lut_14_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40067 \sine_gen.lut.i12286_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_241 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \sine_gen/lut/n28287_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \sine_gen/lut/i20179_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xBB50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_242 ( input D0, C0, B0, A0, output F0 );

  lut40070 \sine_gen/lut/n28209_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xAA4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40071 \sine_gen/lut/i2908_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \sine_gen/lut/address3[4]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x896E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40073 \sine_gen/lut/i3234_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40074 \sine_gen/lut/i11956_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40075 \sine_gen/lut/i452_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40076 \sine_gen/lut/i397_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40077 \sine_gen.lut.i19107_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \sine_gen/lut/i1399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xB456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_250 ( input D0, C0, B0, A0, output F0 );

  lut40079 \sine_gen/lut/n28971_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40080 \sine_gen/lut/Mux_3557_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \sine_gen/lut/address1[4]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x9B26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40082 \sine_gen/lut/i1437_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \sine_gen/lut/i1349_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x07E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40084 \sine_gen/lut/i18941_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/lut/i1342_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x2A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_256 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40086 \sine_gen/lut/i12211_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \sine_gen/lut/address2[4]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_257 ( input D0, C0, B0, A0, output F0 );

  lut40088 \sine_gen/lut/n27771_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40089 \sine_gen/lut/i19197_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \sine_gen/lut/i2894_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x879C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40091 \sine_gen/lut/i1120_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/lut/Mux_967_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xA857") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40093 \sine_gen.lut.i2934_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \sine_gen/lut/i2848_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x78A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40095 \sine_gen/lut/i18788_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \sine_gen/lut/i2837_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x99F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x2A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_266 ( input D0, C0, B0, A0, output F0 );

  lut40097 \sine_gen/lut/n28401_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xAF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40098 \sine_gen/lut/i1413_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \sine_gen/lut/address2[4]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xB552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40100 \sine_gen/lut/i19278_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \sine_gen/lut/i4389_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xC71A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40084 \sine_gen/lut/i18638_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \sine_gen/lut/i4332_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x2A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40103 \sine_gen/lut/i4427_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40104 \sine_gen/lut/i4339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x324C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 \tw_gen/i12429_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \tw_gen/div_18_i245_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x1F4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x36C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40013 \sine_gen/n29577_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \sine_gen/lut/address3[6]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_278 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40108 \sine_gen/lut/Mux_3559_i7_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \sine_gen/lut/i3757_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_279 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40110 \sine_gen/lut/i3364_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/lut/Mux_3567_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x77EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x9AB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_280 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/lut/i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \sine_gen/lut/i6243_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40114 \sine_gen/lut/i8126_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \sine_gen/lut/i31_4_lut_adj_52 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xEDCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \sine_gen/lut/mux_7_Mux_0_i684_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xCC87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n27975_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \sine_gen/lut/mux_7_Mux_0_i668_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xAD49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_284 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40120 \sine_gen/lut/i19178_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \sine_gen/lut/Mux_2465_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_285 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40122 \sine_gen/lut/i9456_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40123 \sine_gen/lut/Mux_2462_i14_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x80F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xEE11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_286 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i2591_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \sine_gen/lut/i2840_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x318E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28629_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \sine_gen/lut/i19376_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_288 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i7885_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \sine_gen/lut/i7884_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_290 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i19133_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \sine_gen/lut/Mux_1837_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x8133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_292 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i1921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \sine_gen/lut/Mux_1834_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xAA01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \sine_gen/lut/n29043_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n27969_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \sine_gen/lut/n29229_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_296 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40135 \sine_gen/lut/i19539_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/lut/i1765_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_297 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/lut/i12045_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \sine_gen/lut/i12275_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_298 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40133 \sine_gen/lut/n29793_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \sine_gen/lut/i4824_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_299 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40140 \sine_gen/lut/i19208_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \sine_gen/lut/i12903_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40142 \sine_gen/lut/i1766_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \sine_gen/lut/i20209_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40145 \sine_gen/lut/i1747_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x3EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_302 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \sine_gen/lut/i754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \sine_gen/lut/Mux_574_i7_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xB88B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xAFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_303 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40148 \sine_gen/lut/mux_6_Mux_0_i475_3_lut_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \sine_gen/lut/i674_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x6655") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x2696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_304 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \sine_gen/lut/i30_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \sine_gen/lut/i5886_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40152 \sine_gen/lut/i7952_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \sine_gen/lut/i31_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFE87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_306 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i4086_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \sine_gen/lut/i4335_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0BD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28755_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/lut/i19487_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_308 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i19246_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \sine_gen/lut/i19244_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xB425") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40159 \sine_gen/lut/i4502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \sine_gen/lut/i4395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xCE9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_310 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/lut/i30_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40161 \sine_gen/lut/i5529_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40162 \sine_gen/lut/i20464_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/lut/i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x9113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_312 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \sine_gen/lut/i19103_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \sine_gen/lut/i12221_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40166 \sine_gen/lut/i1351_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \sine_gen/lut/i1397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x65BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x0DF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40168 \sine_gen/lut/mux_8_Mux_0_i747_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xE0BE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_315 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i18771_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \sine_gen/lut/n27963_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_316 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i19618_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \sine_gen/lut/i19616_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x8A59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40173 \sine_gen/lut/i1512_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \sine_gen/lut/i1405_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xCF9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40175 \sine_gen/lut/i4428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \sine_gen/lut/i4341_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x3B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x3CB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40177 \sine_gen/lut/i2933_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \sine_gen/lut/i2846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x66D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_322 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i8131_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \sine_gen/lut/i8130_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xECC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_324 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i19070_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \sine_gen/lut/i3255_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xB111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_325 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40182 \sine_gen/lut/i20217_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \sine_gen/lut/i12899_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_326 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40184 \sine_gen/lut/i7783_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \sine_gen/lut/i7782_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xEAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address3[4]_bdd_4_lut_21_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/lut/Mux_2405_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x6AD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n28389_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \sine_gen/lut/n28329_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_330 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i19664_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \sine_gen/lut/i1438_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address2[4]_bdd_4_lut_17_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40191 \sine_gen/lut/Mux_583_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xAE26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x9C23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28473_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40192 \sine_gen/lut/n28299_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address1[4]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \sine_gen/lut/i3996_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xA558") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_335 ( input D0, C0, B0, A0, output F0 );

  lut40032 \sine_gen/lut/n28503_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address3[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \sine_gen/lut/i18903_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40197 \sine_gen/lut/i2575_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \sine_gen/lut/i2942_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xA857") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_338 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40199 \sine_gen/lut/i1770_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \sine_gen/lut/i1754_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40201 \sine_gen/lut/i1730_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40202 \sine_gen/lut/i12276_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40013 \sine_gen/lut/n28281_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40203 \sine_gen/lut/address3[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40204 \sine_gen/lut/n29685_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40205 \sine_gen/lut/i4053_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xAF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x4C93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address1[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40207 \sine_gen/lut/i19754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x32CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address3[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \sine_gen/lut/n28245_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \sine_gen/lut/i18704_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xD234") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_346 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40211 \sine_gen/lut/Mux_2425_i15_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \sine_gen/lut/i1876_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFA05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xB999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_347 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/lut/i1927_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \sine_gen/lut/i12284_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x3C55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_348 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i18789_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \sine_gen/lut/mux_7_Mux_0_i46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xA554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address1[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 \sine_gen/lut/n29667_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40217 \sine_gen/lut/address1[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \sine_gen/lut/i4896_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xCB2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40063 \sine_gen/lut/address2[4]_bdd_4_lut_15_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40219 \sine_gen/lut/i12233_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29289_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \sine_gen/lut/n28155_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40221 \sine_gen/lut/address2[4]_bdd_4_lut_14_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40222 \sine_gen/lut/Mux_642_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x3C1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n28131_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40223 \sine_gen/lut/i19326_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x6938") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40224 \sine_gen/lut/i1872_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \sine_gen/lut/i1874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x373E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x7666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address3[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40227 \sine_gen/lut/i19137_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF606") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40228 \sine_gen/lut/n29649_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \sine_gen/lut/address1[4]_bdd_4_lut_50_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x38F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40013 \sine_gen/lut/n29535_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40230 \sine_gen/lut/address1[4]_bdd_4_lut_42_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_362 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i3225_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 \sine_gen/lut/i12081_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40232 \sine_gen/lut/address1[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40233 \sine_gen/lut/i4817_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x0A1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40234 \sine_gen/lut/i1913_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/lut/i1873_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40236 \sine_gen/lut/n27729_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \sine_gen/lut/address2[4]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x3AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40238 \sine_gen/lut/Mux_1296_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \sine_gen/lut/Mux_342_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xA04C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x8057") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_369 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40039 \sine_gen/lut/n27957_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40240 \sine_gen/lut/i18911_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_370 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \sine_gen/lut/i19442_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \sine_gen/lut/Mux_3960_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x66AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_371 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40122 \sine_gen/lut/i9488_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40242 \sine_gen/lut/Mux_3957_i14_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40243 \sine_gen/lut/i391_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xDD9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_373 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i19554_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \sine_gen/lut/n29955_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address3[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40247 \sine_gen/lut/i19131_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_376 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40248 \sine_gen/lut/i4630_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x2D2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_377 ( input D0, C0, B0, A0, output F0 );

  lut40249 \sine_gen/lut/n29949_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40250 \sine_gen/lut/i19125_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40251 \sine_gen/lut/i1871_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x7E6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address3[4]_bdd_4_lut_12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40252 \sine_gen/lut/i2174_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xA01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40253 \sine_gen/lut/n28035_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40254 \sine_gen/lut/i2176_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xEE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xF01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40255 \sine_gen/lut/address3[4]_bdd_4_lut_46_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40256 \sine_gen/lut/i2484_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xB234") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n29613_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \sine_gen/lut/i15648_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xA579") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40013 \sine_gen/lut/n29607_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \sine_gen/lut/address3[4]_bdd_4_lut_45_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40259 \sine_gen/lut/i2169_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \sine_gen/lut/i1870_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x19C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x57FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address3[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40261 \sine_gen.lut.i1903_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40063 \sine_gen/lut/address3[4]_bdd_4_lut_11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \sine_gen/lut/i12303_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x00DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28653_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \sine_gen/lut/n28029_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address2[4]_bdd_4_lut_64 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \sine_gen/lut/i698_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40265 \sine_gen/lut/n29943_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xC1F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_392 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40150 \sine_gen/lut/i3776_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \sine_gen/lut/i12544_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40267 \sine_gen/lut/i3706_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \sine_gen/lut/i3712_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x996C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x5958") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40068 \sine_gen/lut/n28005_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40269 \sine_gen/lut/i988_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x5446") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \sine_gen/lut/i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x7657") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40271 \sine_gen/lut/address2[4]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40272 \sine_gen/lut/Mux_905_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x52AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n27909_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \sine_gen/lut/i716_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x969C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address1[4]_bdd_4_lut_43_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40274 \sine_gen/lut/i3979_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xD446") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29541_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \sine_gen/lut/i15635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x6C36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_400 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40236 \sine_gen/lut/n29937_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \sine_gen/lut/address2[4]_bdd_4_lut_63 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40276 \sine_gen/lut/n29511_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40277 \sine_gen/lut/i2206_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xCC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x5B6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40278 \sine_gen/lut/i15644_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x9249") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40279 \sine_gen/lut/n27897_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40280 \sine_gen/lut/address2[6]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_406 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40150 \sine_gen/lut/i3772_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \sine_gen/lut/i12546_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x4C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_62 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40283 \sine_gen/lut/i672_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xE93C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address2[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/n29931_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40284 \sine_gen/lut/n29475_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40285 \sine_gen/lut/i3701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x98DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x56BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address1[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \sine_gen/lut/i15626_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x9429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40287 \sine_gen/lut/n29925_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address2[4]_bdd_4_lut_61_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40288 \sine_gen/lut/i666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xBD94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40289 \sine_gen/lut/n28707_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40290 \sine_gen/lut/i3978_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x0F18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40291 \sine_gen/lut/i152_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/lut/i11961_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40293 \sine_gen/lut/i19193_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \sine_gen/lut/i2892_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x6756") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_420 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40295 \sine_gen/lut/i18636_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \sine_gen/lut/i1647_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40297 \sine_gen/lut/i12022_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40298 \sine_gen.lut.i12018_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40299 \sine_gen/lut/i1886_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFA1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_423 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i19413_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \sine_gen/lut/n29913_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address3[4]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40300 \sine_gen/lut/i18614_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40289 \sine_gen/lut/n29907_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40301 \sine_gen/lut/Mux_2468_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x9666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40302 \sine_gen/lut/i4555_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 \sine_gen/lut/i235_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x0F11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40304 \sine_gen/lut/address2[6]_bdd_4_lut_11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40305 \sine_gen/lut/i247_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_429 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40306 \sine_gen/lut/i19368_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 \sine_gen/lut/i12922_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40308 \sine_gen/lut/i271_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \sine_gen/lut/i252_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40310 \sine_gen/lut/Mux_2462_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xE01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address3[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \sine_gen/lut/n29901_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xF034") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_434 ( input D0, C0, B0, A0, output F0 );

  lut40312 \sine_gen/lut/i453_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_435 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i398_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \sine_gen/lut/i12144_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_436 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40314 \sine_gen/lut/i19608_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_437 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40315 \sine_gen/lut/Mux_344_i15_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 \sine_gen/lut/i1447_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xF005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x71E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address2[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40318 \sine_gen/lut/n29349_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40319 \sine_gen/lut/i19580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x9C46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40320 \sine_gen/lut/n29193_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \sine_gen/lut/address1[5]_bdd_4_lut_21_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_442 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40322 \sine_gen/lut/address1[5]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40323 \sine_gen/lut/i20232_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_443 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i18585_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \sine_gen/lut/n27885_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40326 \sine_gen/lut/i2548_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29895_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40327 \sine_gen/lut/i2549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x92DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40328 \sine_gen/lut/n29295_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40329 \sine_gen/lut/address1[4]_bdd_4_lut_37 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40255 \sine_gen/lut/address2[4]_bdd_4_lut_46_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40330 \sine_gen/lut/i989_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29283_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40331 \sine_gen/lut/i15639_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xC36D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40332 \sine_gen/lut/address2[4]_bdd_4_lut_45_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40333 \sine_gen.lut.i12220_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40263 \sine_gen/lut/n29277_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n29355_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \sine_gen/lut/n27861_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_453 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40334 \sine_gen/lut/address2[4]_bdd_4_lut_8_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40335 \sine_gen/lut/i12141_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x9BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40336 \sine_gen/lut/mux_7_Mux_0_i747_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xCF86") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address3[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \sine_gen/lut/n27951_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address1[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40337 \sine_gen/lut/i3381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_457 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i19764_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \sine_gen/lut/n29877_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_458 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i19719_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40339 \sine_gen/lut/i1110_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_459 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40340 \sine_gen/lut/i233_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \sine_gen/lut/i11957_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28257_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40342 \sine_gen/lut/i18974_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_462 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_61 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40343 \sine_gen/lut/i4404_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x6677") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40192 \sine_gen/lut/n29865_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n27837_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40345 \sine_gen/lut/address2[4]_bdd_4_lut_7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xD0DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_466 ( input D0, C0, B0, A0, output F0 );

  lut40346 \sine_gen/lut/address1[5]_bdd_4_lut_5_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n27873_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40347 \sine_gen.lut.i20211_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \sine_gen/lut/n29889_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n27945_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \sine_gen/lut/n28347_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_470 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40349 \sine_gen/lut/i19689_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29859_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \sine_gen/lut/n28893_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address2[4]_bdd_4_lut_41_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40350 \sine_gen/lut/i1035_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x1AA7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address2[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40245 \sine_gen/lut/n29235_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40351 \sine_gen/lut/i2523_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xD4AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40188 \sine_gen/lut/n29853_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40352 \sine_gen/lut/i20537_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40353 \sine_gen/lut/address1[4]_bdd_4_lut_34_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40354 \sine_gen/lut/Mux_3533_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x3266") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address1[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \sine_gen/lut/n29199_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40021 \sine_gen/lut/n29847_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40355 \sine_gen/lut/address3[4]_bdd_4_lut_54_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x7A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40226 \sine_gen/lut/address3[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40356 \sine_gen/lut/i19185_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29841_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/lut/n28341_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29835_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40357 \sine_gen/lut/i20581_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x56A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40358 \sine_gen/lut/address2[4]_bdd_4_lut_59_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40359 \sine_gen/lut/i1011_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x94A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40013 \sine_gen/lut/n29829_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \sine_gen/lut/address2[6]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_486 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40287 \sine_gen/lut/n29823_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40304 \sine_gen/lut/address3[4]_bdd_4_lut_53_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40360 \sine_gen/lut/Mux_2038_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x0F58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40361 \sine_gen/lut/address1[6]_bdd_4_lut_16_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40362 \sine_gen/lut/i3454_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x7C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_489 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40188 \sine_gen/lut/n29163_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40363 \sine_gen/lut/i4832_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40364 \sine_gen/lut/i18951_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n29817_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n28197_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_492 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40366 \sine_gen/lut/i19112_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \sine_gen/lut/i1410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x59A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address3[4]_bdd_4_lut_42_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40368 \sine_gen.lut.i12790_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_495 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i18924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \sine_gen/lut/n29151_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40358 \sine_gen/lut/address2[4]_bdd_4_lut_38_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40369 \sine_gen.lut.i12173_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address2[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/n29133_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40370 \sine_gen/lut/address1[4]_bdd_4_lut_33_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40371 \sine_gen/lut/i12181_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x7A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_499 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i18765_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \sine_gen/lut/n29115_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40372 \sine_gen/lut/i3744_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 \sine_gen/lut/Mux_3564_i7_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xEB41") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFC3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40374 \sine_gen/lut/i3371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \sine_gen/lut/i3664_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xEC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x25D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40376 \sine_gen/lut/i4350_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x4934") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40377 \sine_gen/lut/n29811_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40378 \sine_gen/lut/Mux_4256_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xC9B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40379 \sine_gen/lut/i4343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x6DC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address1[6]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \sine_gen/lut/n29805_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_506 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40131 \sine_gen/lut/address1[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \sine_gen/lut/i13014_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29799_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40381 \sine_gen/lut/i19217_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40255 \sine_gen/lut/address1[4]_bdd_4_lut_31_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40382 \sine_gen/lut/i4337_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x4A0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address3[4]_bdd_4_lut_40_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40383 \sine_gen/lut/i2841_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x462A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_511 ( input D0, C0, B0, A0, output F0 );

  lut40134 \sine_gen/lut/n29097_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40384 \sine_gen/lut/address2[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40170 \sine_gen/lut/n29787_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40385 \sine_gen/lut/address2[4]_bdd_4_lut_58_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40386 \sine_gen/lut/Mux_543_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x5646") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_514 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \sine_gen/lut/address2[6]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40240 \sine_gen/lut/i19317_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29781_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28311_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address3[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40387 \sine_gen/lut/i20445_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_517 ( input D0, C0, B0, A0, output F0 );

  lut40388 \sine_gen/lut/n27933_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[6]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40389 \sine_gen/lut/i19367_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x0939") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29775_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/lut/n28467_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_520 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40391 \sine_gen/lut/i4761_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x4B4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29769_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40392 \sine_gen/lut/i2188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x2B4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40393 \sine_gen/lut/i2193_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x95D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_523 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40394 \sine_gen/lut/n29763_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40395 \sine_gen/lut/address2[4]_bdd_4_lut_60_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40396 \sine_gen/lut/i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x6A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_526 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address1[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40397 \sine_gen/lut/i19211_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_527 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40133 \sine_gen/lut/n29757_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \sine_gen/lut/i3397_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address2[4]_bdd_4_lut_35_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40399 \sine_gen/lut/i683_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x2C4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_529 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40400 \sine_gen/lut/n29055_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40401 \sine_gen/lut/i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xE078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address3[4]_bdd_4_lut_39_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40402 \sine_gen/lut/i2161_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xE38E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_531 ( input D0, C0, B0, A0, output F0 );

  lut40403 \sine_gen/lut/n29049_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29031_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40404 \sine_gen/lut/i3422_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x53A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_534 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 \sine_gen/lut/i19227_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \sine_gen/lut/i12351_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_535 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40406 \sine_gen/lut/Mux_4286_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40407 \sine_gen/lut/i3369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xA40C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x55EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40408 \sine_gen/lut/i3760_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40409 \sine_gen/lut/i3684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xE5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address2[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40410 \sine_gen.lut.i13003_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x15FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n27927_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40411 \sine_gen/lut/i20417_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29751_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \sine_gen/lut/i20320_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xB469") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40255 \sine_gen/lut/address3[4]_bdd_4_lut_50_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40413 \sine_gen/lut/i2506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xA661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40414 \sine_gen/lut/i19232_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x869C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_543 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40208 \sine_gen/lut/n29745_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n28983_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40415 \sine_gen/lut/i19004_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x2FB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40416 \sine_gen/lut/i4322_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xD652") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29739_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40417 \sine_gen/lut/i20275_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_548 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address1[5]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40418 \sine_gen/lut/i3387_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_549 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 \sine_gen/lut/n29733_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40419 \sine_gen/lut/i12760_1_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_550 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address3[7]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40132 \sine_gen/lut/n29727_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_552 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i18966_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \sine_gen/lut/i3142_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_553 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40421 \sine_gen/lut/i12090_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40422 \sine_gen.lut.i12086_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address3[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40423 \sine_gen/lut/i13024_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x35F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_555 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/lut/n29721_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_556 ( input D0, C0, B0, A0, output F0 );

  lut40424 \sine_gen/lut/address3[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29715_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \sine_gen/lut/n28521_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address3[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40425 \sine_gen/lut/i13027_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x01AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_559 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29709_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40426 \sine_gen/lut/i19127_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40427 \sine_gen/lut/i19121_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x0EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_561 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29703_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40428 \sine_gen.lut.i1902_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address3[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40429 \sine_gen/lut/i1892_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0x80D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_563 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40039 \sine_gen/lut/n29697_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40430 \sine_gen/lut/i12826_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x0077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29691_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n28455_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_566 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40431 \sine_gen/lut/Mux_3957_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xC387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address1[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40311 \sine_gen/lut/n29679_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_568 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i18942_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40433 \sine_gen/lut/mux_6_Mux_0_i46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x9954") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40434 \sine_gen/lut/i1465_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 \sine_gen/lut/i1392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xBBF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x01F9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40436 \sine_gen/lut/i4043_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x6AD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_573 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 \sine_gen/lut/n29673_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40437 \sine_gen/lut/i3900_1_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_574 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_575 ( input D0, C0, B0, A0, output F0 );

  lut40365 \sine_gen/lut/n27921_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40438 \sine_gen/lut/i4018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xBD39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_577 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40220 \sine_gen/lut/n29661_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40439 \sine_gen/lut/i20495_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address1[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40440 \sine_gen/lut/i18576_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29655_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \sine_gen/lut/n27723_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_581 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40442 \sine_gen/lut/i4939_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40443 \sine_gen/lut/i20393_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_582 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address1[6]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40444 \sine_gen/lut/i19449_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n29643_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \sine_gen/lut/n28569_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40228 \sine_gen/lut/n29637_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \sine_gen/lut/address3[4]_bdd_4_lut_49 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address3[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40446 \sine_gen/lut/i7927_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_587 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40447 \sine_gen/lut/i6032_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40448 \sine_gen/lut/n29631_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0xA1F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40449 \sine_gen/lut/i20545_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x9CC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address3[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \sine_gen/lut/n29625_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_590 ( input D0, C0, B0, A0, output F0 );

  lut40107 \sine_gen/lut/address1[6]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29619_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40450 \sine_gen/lut/i20234_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40451 \sine_gen/lut/Mux_906_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x66D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n27915_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40452 \sine_gen/lut/i1000_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0x9AE5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40453 \sine_gen/lut/n28953_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40454 \sine_gen/lut/i19407_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xC8D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xC26B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address2[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40455 \sine_gen/lut/i19403_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xB25D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_596 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40385 \sine_gen/lut/address2[4]_bdd_4_lut_30_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40456 \sine_gen/lut/i1057_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x2CB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n29139_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40457 \sine_gen/lut/n28941_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_598 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[6]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29601_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28485_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40458 \sine_gen/lut/address2[4]_bdd_4_lut_29_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40459 \sine_gen/lut/Mux_910_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xBA1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0x6CB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40460 \sine_gen/lut/n28929_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40461 \sine_gen/lut/i1065_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40385 \sine_gen/lut/address1[4]_bdd_4_lut_27_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40462 \sine_gen/lut/Mux_3573_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x9A45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n28995_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40463 \sine_gen/lut/n28911_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_604 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40464 \sine_gen/lut/i4892_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x6363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_605 ( input D0, C0, B0, A0, output F0 );

  lut40249 \sine_gen/lut/n29595_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40190 \sine_gen/lut/address1[4]_bdd_4_lut_26_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40465 \sine_gen/lut/i3669_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xC01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40466 \sine_gen/lut/n28899_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40467 \sine_gen/lut/i3671_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xC3D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address1[4]_bdd_4_lut_25_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40468 \sine_gen/lut/i12371_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x00F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40469 \sine_gen/lut/i19205_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x5C50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_611 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/lut/n29589_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40470 \sine_gen/lut/i3639_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 \sine_gen/lut/Mux_3919_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x8011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40472 \sine_gen/lut/n28593_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40473 \sine_gen/lut/address1[4]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40453 \sine_gen/lut/n28581_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40474 \sine_gen/lut/i19647_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0x9C71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40475 \sine_gen/lut/i19643_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x9C3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_616 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \sine_gen/lut/address1[4]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40476 \sine_gen/lut/i9491_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28833_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28575_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40058 \sine_gen/lut/i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_619 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \sine_gen/lut/i11982_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40476 \sine_gen/lut/i12203_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address3[7]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40477 \sine_gen/lut/i19500_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29583_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \sine_gen/lut/n28545_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40478 \sine_gen/lut/i3688_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xA70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address1[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40448 \sine_gen/lut/n29571_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40479 \sine_gen/lut/i3700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29565_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \sine_gen/lut/i20285_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40221 \sine_gen/lut/address1[4]_bdd_4_lut_24_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40480 \sine_gen/lut/Mux_3571_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x3C9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40284 \sine_gen/lut/n28887_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40481 \sine_gen/lut/i3683_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0x2F43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40353 \sine_gen/lut/address2[4]_bdd_4_lut_27_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40482 \sine_gen/lut/i12170_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29331_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28863_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/n29559_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40483 \sine_gen/lut/i8101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x7870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_633 ( input D0, C0, B0, A0, output F0 );

  lut40448 \sine_gen/lut/n29553_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40484 \sine_gen/lut/i20501_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xE718") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address1[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \sine_gen/lut/n29547_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40485 \sine_gen/lut/i770_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40486 \sine_gen/lut/i694_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xFD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_639 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i19743_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40487 \sine_gen/lut/i3721_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_641 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i20186_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \sine_gen/lut/i20465_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40434 \sine_gen/lut/i4455_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 \sine_gen/lut/i4382_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x3235") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_644 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address3[7]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n27903_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \sine_gen/lut/n27801_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_646 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_647 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n29529_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_648 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address1[6]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29523_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28701_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_650 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[6]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29517_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28617_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40372 \sine_gen/lut/i2249_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 \sine_gen/lut/Mux_2069_i7_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_654 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40495 \sine_gen/lut/i4677_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40496 \sine_gen/lut/i20388_2_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0xDD1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40453 \sine_gen/lut/n29415_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40497 \sine_gen/lut/Mux_1266_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xE18F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40498 \sine_gen/lut/i19655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x1E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_659 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40246 \sine_gen/lut/address3[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \sine_gen/lut/n29505_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_660 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \sine_gen/lut/i2247_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40499 \sine_gen/lut/i12306_3_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x3F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_661 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i2251_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40500 \sine_gen/lut/Mux_2074_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x693C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n27783_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40501 \sine_gen/lut/i19022_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_663 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40502 \sine_gen/lut/i3229_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40503 \sine_gen/lut/i12004_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_664 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address3[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40028 \sine_gen/lut/n29499_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address1[4]_bdd_4_lut_11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40504 \sine_gen/lut/Mux_3900_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x6CB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n28599_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40505 \sine_gen/lut/n28557_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40271 \sine_gen/lut/address2[4]_bdd_4_lut_21_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40506 \sine_gen/lut/i1347_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x2C0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n28881_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n29361_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29493_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/lut/n27819_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_672 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address2[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_673 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address2[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40492 \sine_gen/lut/n29487_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n29481_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/lut/n28683_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40508 \sine_gen/lut/i18755_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \sine_gen/lut/mux_8_Mux_0_i986_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x4661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40510 \sine_gen/lut/i19010_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x17E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address1[6]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \sine_gen/lut/n29469_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_680 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40511 \sine_gen/lut/i19115_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_681 ( input D0, C0, B0, A0, output F0 );

  lut40041 \sine_gen/lut/n29463_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_682 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40512 \sine_gen/lut/i19202_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40513 \sine_gen/lut/i2905_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x4BA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40514 \sine_gen/lut/address3[4]_bdd_4_lut_56_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40515 \sine_gen/lut/i2897_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x5AD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_686 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40289 \sine_gen/lut/n28857_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40516 \sine_gen/lut/i1344_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x6A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address2[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40517 \sine_gen/lut/i20346_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x6978") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_688 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address2[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_689 ( input D0, C0, B0, A0, output F0 );

  lut40348 \sine_gen/lut/n29457_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40385 \sine_gen/lut/address3[4]_bdd_4_lut_57_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40518 \sine_gen/lut/i2530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x269B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40519 \sine_gen/lut/i1006_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xC32C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_693 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \sine_gen/lut/n29451_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_694 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i1100_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 \sine_gen/lut/Mux_929_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40322 \sine_gen/lut/address1[4]_bdd_4_lut_62_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40521 \sine_gen/lut/i4392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x4BF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address2[4]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40522 \sine_gen/lut/i7753_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x5F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_699 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40523 \sine_gen/lut/i4637_1_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40524 \sine_gen/lut/n29445_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xF036") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_700 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address2[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address2[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40028 \sine_gen/lut/n29439_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_702 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40525 \sine_gen/lut/i19283_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \sine_gen/lut/i4400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40526 \sine_gen/lut/i20583_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x9AA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address2[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \sine_gen/lut/n29433_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n29427_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \sine_gen/lut/n28803_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_709 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40527 \sine_gen/lut/i8058_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40528 \sine_gen/lut/i12352_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address1[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40529 \sine_gen/lut/i19221_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_711 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40530 \sine_gen/lut/i3365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40531 \sine_gen/lut/i3367_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x37FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x575E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_712 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40532 \sine_gen/lut/i19214_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \sine_gen/lut/i12361_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_713 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40533 \sine_gen/lut/i3416_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40534 \sine_gen/lut/Mux_3329_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xF001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40535 \sine_gen/lut/i20231_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_715 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29013_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n27891_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_716 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40536 \sine_gen/lut/i8127_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40537 \sine_gen/lut/i12331_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_718 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i19223_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40538 \sine_gen/lut/Mux_3332_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x8507") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_720 ( input D0, C0, B0, A0, output F0 );

  lut40539 \sine_gen/lut/address1[6]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n29409_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/lut/n28587_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_722 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40540 \sine_gen/lut/i1893_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40541 \sine_gen/lut/i4693_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_723 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40542 \sine_gen/lut/i19118_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40543 \sine_gen/lut/i12294_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40544 \sine_gen/lut/i3408_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40545 \sine_gen/lut/i3368_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0x57EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40226 \sine_gen/lut/address1[6]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40546 \sine_gen/lut/i19392_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29403_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28497_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_728 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40547 \sine_gen/lut/i12068_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40537 \sine_gen/lut/i12265_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address3[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40548 \sine_gen/lut/i7953_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40549 \sine_gen/lut/i19215_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40550 \sine_gen/lut/i3366_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address1[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40551 \sine_gen.lut.i3398_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_736 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40246 \sine_gen/lut/address2[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40552 \sine_gen/lut/i19629_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29391_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \sine_gen/lut/n28749_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40304 \sine_gen/lut/address1[4]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40553 \sine_gen/lut/i12178_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_740 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address2[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40554 \sine_gen/lut/i19028_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_741 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40390 \sine_gen/lut/n29385_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40555 \sine_gen/lut/i407_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40556 \sine_gen/lut/mux_6_Mux_0_i301_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xC998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n28053_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/lut/n29379_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40557 \sine_gen/lut/mux_6_Mux_0_i364_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x954A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_745 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29373_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \sine_gen/lut/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_746 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i20241_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40559 \sine_gen/lut/i20473_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_747 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40560 \sine_gen/lut/Mux_3938_i7_3_lut_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \sine_gen/lut/i20472_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x801F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29307_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40562 \sine_gen/lut/n28773_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address1[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40563 \sine_gen/lut/i19079_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xE665") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40276 \sine_gen/lut/n28491_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40564 \sine_gen/lut/i4334_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x61A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_751 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address1[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40565 \sine_gen/lut/i20271_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x669C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address2[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40566 \sine_gen/lut/i1353_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x7A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/n29367_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40567 \sine_gen/lut/address3[4]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40568 \sine_gen/lut/Mux_2076_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0x6B5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_755 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40400 \sine_gen/lut/n27939_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40569 \sine_gen/lut/i2187_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x9EA7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40385 \sine_gen/lut/address1[4]_bdd_4_lut_22_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40570 \sine_gen/lut/Mux_3632_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x558A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28905_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/lut/n28761_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_758 ( input D0, C0, B0, A0, output F0 );

  lut40571 \sine_gen/lut/address2[6]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40572 \sine_gen/lut/i1960_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40573 \sine_gen/lut/i1917_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_762 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40574 \sine_gen/lut/i20405_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40575 \sine_gen/lut/i12030_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40576 \sine_gen/lut/i1332_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0xB626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n29343_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40577 \sine_gen/lut/i1333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x2B66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n29337_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \sine_gen/lut/n28827_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \sine_gen/lut/address2[6]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40356 \sine_gen/lut/i19674_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_770 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40578 \sine_gen/lut/i20257_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_771 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29325_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40579 \sine_gen/lut/i9523_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x6FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_772 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_773 ( input D0, C0, B0, A0, output F0 );

  lut40132 \sine_gen/lut/n27879_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40580 \sine_gen/lut/address1[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40581 \sine_gen/lut/i4855_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xA68E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n29319_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40582 \sine_gen/lut/i13009_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x4B2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_776 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40583 \sine_gen/lut/i20294_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40584 \sine_gen/lut/n29313_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40585 \sine_gen/lut/i20364_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0x1ED2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_780 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40586 \sine_gen/i18240_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \sine_gen/lut/address3[6]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29301_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \sine_gen/lut/n28377_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_782 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40587 \sine_gen/lut/i20424_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40491 \sine_gen/lut/address2[6]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_784 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40588 \sine_gen/lut/i19164_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \sine_gen/lut/Mux_2791_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x9830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_785 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40442 \sine_gen/lut/i4808_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40590 \sine_gen/lut/i20391_2_lut_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29271_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/lut/n27705_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_788 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40591 \sine_gen/lut/i432_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \sine_gen/lut/i12210_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x478B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40592 \sine_gen/lut/i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40593 \sine_gen/lut/i381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x7666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29265_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \sine_gen/lut/n27987_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address2[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40594 \sine_gen/lut/i19044_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40595 \sine_gen/lut/i19490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x5A4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_795 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i19708_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \sine_gen/lut/n29259_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_796 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \sine_gen/lut/address2[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40596 \sine_gen/lut/i1121_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0x3434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_797 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i19796_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \sine_gen/lut/n29253_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address2[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40597 \sine_gen/lut/i1053_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x789E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n29247_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40598 \sine_gen/lut/i1054_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xD43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29061_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \sine_gen/lut/n28725_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address3[4]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \sine_gen/lut/i19697_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xBC2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40204 \sine_gen/lut/n28227_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \sine_gen/lut/i2210_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x3D29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40601 \sine_gen/lut/i20310_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x6798") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40602 \sine_gen/lut/address2[4]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40603 \sine_gen/lut/mux_6_Mux_0_i747_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xE0DE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40131 \sine_gen/lut/address2[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40287 \sine_gen/lut/n29241_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_806 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i18907_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \sine_gen/lut/n29109_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_807 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address3[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40604 \sine_gen/lut/i2855_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x611C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_808 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40605 \sine_gen/lut/i20324_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0xFF9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40606 \sine_gen/lut/i1028_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0xD4BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_811 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i19726_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \sine_gen/lut/n29223_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_812 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_813 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/lut/n29217_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40607 \sine_gen/lut/i3662_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xDA96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address1[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \sine_gen/lut/n29211_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40608 \sine_gen/lut/i13010_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0x264D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_817 ( input D0, C0, B0, A0, output F0 );

  lut40249 \sine_gen/lut/n29205_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_818 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40240 \sine_gen/lut/i19734_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_819 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n29187_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28965_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_820 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40609 \sine_gen/lut/i20436_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \sine_gen/lut/address3[6]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_821 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29181_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/lut/n28437_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40610 \sine_gen.lut.i20184_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0xB200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n27855_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40611 \sine_gen/lut/mux_7_Mux_0_i844_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x871E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_824 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address1[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_825 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i19768_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \sine_gen/lut/n29175_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_826 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40226 \sine_gen/lut/address1[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40613 \sine_gen/lut/i13011_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_827 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i19771_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \sine_gen/lut/n29169_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_828 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address2[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40614 \sine_gen/lut/i1097_4_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_829 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i19077_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/lut/n29145_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40615 \sine_gen/lut/i2265_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40616 \sine_gen/lut/Mux_2385_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xF0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_832 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address2[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40043 \sine_gen/lut/i19716_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address1[4]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40617 \sine_gen/lut/Mux_3895_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0x46B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n28689_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 \sine_gen/lut/i4000_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0xB2D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_836 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40619 \sine_gen.lut.i20363_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x8A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n29127_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40620 \sine_gen/lut/mux_6_Mux_0_i859_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0x536C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_838 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address1[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40028 \sine_gen/lut/n29121_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_840 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40621 \sine_gen/lut/i2960_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 \sine_gen/lut/i2887_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x5543") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_843 ( input D0, C0, B0, A0, output F0 );

  lut40134 \sine_gen/lut/n28869_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_845 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i19173_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40441 \sine_gen/lut/n29103_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_846 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40623 \sine_gen/lut/i20432_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xEFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n27849_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40624 \sine_gen/lut/mux_8_Mux_0_i796_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x25A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_848 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_849 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i19346_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \sine_gen/lut/n29091_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40514 \sine_gen/lut/address2[4]_bdd_4_lut_22_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40625 \sine_gen/lut/i20595_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0x9333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_852 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_853 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i18928_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \sine_gen/lut/n29085_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40626 \sine_gen/lut/mux_6_Mux_0_i939_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0xA9D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_855 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29079_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40627 \sine_gen/lut/mux_6_Mux_0_i908_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xB914") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_857 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n29073_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40492 \sine_gen/lut/n28059_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_859 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n29067_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28023_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n28461_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40628 \sine_gen/lut/i19289_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0x4FD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40353 \sine_gen/lut/address2[4]_bdd_4_lut_5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40629 \sine_gen/lut/i11969_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_865 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i19634_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \sine_gen/lut/n27765_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40630 \sine_gen/lut/i9531_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x93B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_870 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address3[7]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40011 \sine_gen/lut/n29037_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \sine_gen/lut/n28179_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_872 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40631 \sine_gen/lut/i18978_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40632 \sine_gen/lut/i238_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_874 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40116 \sine_gen/lut/address1[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40633 \sine_gen/lut/i19226_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0x5B5B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40634 \sine_gen/lut/i465_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40635 \sine_gen/lut/i422_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_878 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address1[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_879 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/lut/n29025_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_880 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i7957_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 \sine_gen/lut/i7956_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xF8E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40637 \sine_gen/lut/Mux_2072_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40638 \sine_gen/lut/Mux_2424_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x9BA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40639 \sine_gen/lut/n28383_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \sine_gen/lut/address3[4]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_884 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_885 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/lut/n29019_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \sine_gen/lut/n27747_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n29001_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n28419_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address3[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40640 \sine_gen/lut/mux_7_Mux_0_i939_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xEA35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n27831_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40641 \sine_gen/lut/mux_7_Mux_0_i908_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x89D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40642 \sine_gen/lut/Mux_577_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40643 \sine_gen/lut/i722_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xC97C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_895 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40644 \sine_gen/lut/i786_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40645 \sine_gen/lut/i12556_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40472 \sine_gen/lut/n28989_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40646 \sine_gen/lut/address1[4]_bdd_4_lut_32_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_898 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40304 \sine_gen/lut/address3[6]_bdd_4_lut_11_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40647 \sine_gen/lut/i1742_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n28665_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40648 \sine_gen/lut/i13029_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_900 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40649 \sine_gen/lut/i9500_3_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \sine_gen/lut/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_902 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40651 \sine_gen/lut/i20233_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40652 \sine_gen/lut/i12162_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40653 \sine_gen/lut/i19220_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40654 \sine_gen/lut/i3223_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_904 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40655 \sine_gen/lut/i15971_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0xCC99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28317_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/lut/n28977_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40066 \sine_gen/lut/address3[4]_bdd_4_lut_29_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40656 \sine_gen/lut/i20555_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x807F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_909 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40657 \sine_gen/lut/i782_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40658 \sine_gen/lut/i12558_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address1[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40659 \sine_gen/lut/i19007_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x463B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40660 \sine_gen/lut/i9424_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40037 \sine_gen/lut/n28959_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40661 \sine_gen/lut/i19401_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40095 \sine_gen/lut/i1424_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 \sine_gen/lut/i9428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address1[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40663 \sine_gen/lut/i19350_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xFE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40664 \sine_gen/lut/i3390_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 \sine_gen/lut/i4437_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x9913") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x7E02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40271 \sine_gen/lut/address3[4]_bdd_4_lut_28_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40666 \sine_gen/lut/i2842_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x5851") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n28431_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40667 \sine_gen/lut/i19619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x65E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40390 \sine_gen/lut/n27825_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40668 \sine_gen/lut/i19469_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_922 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40669 \sine_gen/lut/i11950_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n28263_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n28947_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_924 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40670 \sine_gen/lut/i6528_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \sine_gen/lut/i3388_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_927 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i4695_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \sine_gen/lut/i12285_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40674 \sine_gen/lut/i18959_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40675 \sine_gen/lut/i9521_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x1C1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_931 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40676 \sine_gen/lut/i20204_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40677 \sine_gen/lut/i12060_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_932 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_933 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i18940_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \sine_gen/lut/n28923_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_934 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40120 \sine_gen/lut/i454_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40678 \sine_gen.lut.i12219_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40679 \sine_gen/lut/i19029_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40680 \sine_gen/lut/i400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0xA515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_938 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40681 \sine_gen/lut/i1880_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \sine_gen/lut/i1869_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x77EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address1[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40683 \sine_gen/lut/i19569_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_942 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40221 \sine_gen/lut/address3[4]_bdd_4_lut_27_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40684 \sine_gen/lut/i9023_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_944 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40685 \sine_gen/lut/i9440_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40686 \sine_gen/lut/i1726_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x505A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_945 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40687 \sine_gen/lut/i20206_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40688 \sine_gen/lut/i12395_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_946 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address3[5]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_947 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n27813_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address3[4]_bdd_4_lut_35_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40689 \sine_gen/lut/Mux_2137_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x31CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n28077_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/lut/n28635_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_951 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40657 \sine_gen/lut/i2262_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40690 \sine_gen/lut/Mux_2079_i14_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n28875_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28821_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28851_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/lut/n28731_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_959 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40039 \sine_gen/lut/n28845_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40691 \sine_gen/lut/i19358_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_960 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40692 \sine_gen/lut/i20268_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n27993_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/lut/n28839_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_962 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40276 \sine_gen/lut/n28623_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40693 \sine_gen/lut/i2483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x5446") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40694 \sine_gen/lut/i19583_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x683E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40695 \sine_gen/lut/i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0x3878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_970 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i426_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \sine_gen/lut/Mux_339_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40697 \sine_gen/lut/i2217_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40577 \sine_gen/lut/i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0x0FA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_973 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40698 \sine_gen/lut/i2923_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \sine_gen/lut/i12833_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_974 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[7]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28815_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \sine_gen/lut/n28791_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_976 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_977 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40023 \sine_gen/lut/n28809_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40700 \sine_gen/lut/i19101_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_978 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address2[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_980 ( input D0, C0, B0, A0, output F0 );

  lut40424 \sine_gen/lut/address2[5]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_981 ( input D0, C0, B0, A0, output F0 );

  lut40348 \sine_gen/lut/n28797_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40701 \sine_gen/lut/i9436_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x3933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40702 \sine_gen/lut/mux_7_Mux_0_i173_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0x7871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_985 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n28785_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40703 \sine_gen/lut/mux_7_Mux_0_i157_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0xE710") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40031 \sine_gen/lut/n28413_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40704 \sine_gen/lut/i13042_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_988 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i7711_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40705 \sine_gen/lut/i7710_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_994 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40706 \sine_gen/lut/i9517_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40707 \sine_gen/lut/Mux_3878_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xD155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x6767") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_996 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address2[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_997 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n28743_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_998 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40385 \sine_gen/lut/address2[4]_bdd_4_lut_20_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40708 \sine_gen/lut/i9040_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x11EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28479_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/lut/n28407_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40709 \sine_gen/lut/i2919_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 \sine_gen/lut/i9460_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address3[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40711 \sine_gen/lut/i9468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x6555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1004 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address2[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1006 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40712 \sine_gen/lut/i4414_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40713 \sine_gen/lut/i9490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1008 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40714 \sine_gen/lut/i460_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40715 \sine_gen/lut/i412_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40716 \sine_gen/lut/i19224_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40717 \sine_gen/lut/Mux_3334_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xF003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40718 \sine_gen/lut/i8914_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xFB05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1013 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i18921_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \sine_gen/lut/n28719_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40390 \sine_gen/lut/n28713_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \sine_gen/lut/i19520_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1017 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40719 \sine_gen/lut/i18217_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40720 \sine_gen/lut/Mux_569_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x41EB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xDD44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1018 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40721 \sine_gen/lut/address1[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40722 \sine_gen/lut/i9484_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1020 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40723 \sine_gen/lut/Mux_3896_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0x5AD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n28695_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40724 \sine_gen/lut/i3990_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xE569") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40725 \sine_gen/lut/i18578_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x837C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1024 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i19422_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40726 \sine_gen/lut/i1959_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xF5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1025 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40727 \sine_gen/lut/i9470_3_lut_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40728 \sine_gen/lut/i1_2_lut_3_lut_adj_57 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x3636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1026 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address3[7]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40039 \sine_gen/lut/n28659_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \sine_gen/lut/n28533_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40363 \sine_gen/lut/i18747_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1030 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i413_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 \sine_gen/lut/Mux_341_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0x7AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1031 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40533 \sine_gen/lut/i463_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 \sine_gen/lut/i419_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address1[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40732 \sine_gen/lut/i3237_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1035 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40118 \sine_gen/lut/n27789_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40733 \sine_gen/lut/i13016_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40734 \sine_gen/lut/i9452_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x54AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1038 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40735 \sine_gen/lut/Mux_2401_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x6B66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n28611_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40736 \sine_gen/lut/i2495_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0xE659") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40271 \sine_gen/lut/address3[4]_bdd_4_lut_31_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40737 \sine_gen/lut/Mux_2400_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x1AE5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n28605_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40738 \sine_gen/lut/i2211_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0x96C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40739 \sine_gen/lut/i18975_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40740 \sine_gen/lut/i12171_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xB9FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1045 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i18977_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40741 \sine_gen/lut/i239_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1048 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40742 \sine_gen/lut/i9486_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1050 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address1[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40743 \sine_gen/lut/i4901_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x9D2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1052 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40745 \sine_gen/lut/i2501_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0xC338") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1054 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40746 \sine_gen/lut/i20444_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40747 \sine_gen/lut/i12727_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1055 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40748 \sine_gen/lut/i3455_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40469 \sine_gen/lut/i3412_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n28551_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40749 \sine_gen/lut/n28215_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1058 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40206 \sine_gen/lut/address3[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40750 \sine_gen/lut/i20559_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1061 ( input D0, C0, B0, A0, output F0 );

  lut40348 \sine_gen/lut/n28539_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40188 \sine_gen/lut/n28527_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \sine_gen/lut/n28509_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1068 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1069 ( input D0, C0, B0, A0, output F0 );

  lut40041 \sine_gen/lut/n28515_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1070 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address1[7]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1071 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n27777_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1072 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1074 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40751 \sine_gen/lut/address3[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40752 \sine_gen/lut/i19781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x955A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1078 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40753 \sine_gen/lut/i9426_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40754 \sine_gen/lut/Mux_967_i14_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40755 \sine_gen/lut/i12413_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40756 \sine_gen/lut/i20434_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1083 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40757 \sine_gen/lut/i18714_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \sine_gen/lut/mux_8_Mux_0_i557_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address1[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40758 \sine_gen/lut/i3657_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x685E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40759 \sine_gen/lut/i19274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40760 \sine_gen/lut/i4387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0x5B1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1089 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40657 \sine_gen/lut/i2281_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40761 \sine_gen/lut/i12550_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1090 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i18823_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40762 \sine_gen/lut/i18821_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x8E31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1091 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40763 \sine_gen/lut/i3007_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40764 \sine_gen/lut/i2900_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xF3B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1093 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40644 \sine_gen/lut/i2277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40765 \sine_gen/lut/i12552_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0x22AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1095 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40039 \sine_gen/lut/n27759_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40766 \sine_gen/lut/i4508_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1098 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address3[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40767 \sine_gen/lut/i9454_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x5552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1100 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40131 \sine_gen/lut/address1[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40768 \sine_gen/lut/i19683_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1101 ( input D0, C0, B0, A0, output F0 );

  lut40041 \sine_gen/lut/n28371_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1104 ( input D0, C0, B0, A0, output F0 );

  lut40571 \sine_gen/lut/address2[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1105 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i18811_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/lut/n28359_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40769 \sine_gen/lut/i19790_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0xB24F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40133 \sine_gen/lut/n28353_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40770 \sine_gen/lut/i20188_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0xB955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address3[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40771 \sine_gen.lut.i12015_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address3[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40772 \sine_gen/lut/i4770_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x8E67") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1112 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i19341_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40773 \sine_gen/lut/i2226_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40774 \sine_gen/lut/i2514_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40775 \sine_gen/lut/i2144_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0x4CB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x8003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28323_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \sine_gen/lut/n28161_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40776 \sine_gen/lut/mux_6_Mux_0_i684_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xF903") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n27753_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40777 \sine_gen/lut/i9525_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0xCE2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address2[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40778 \sine_gen/lut/i19292_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0x1C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address2[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40779 \sine_gen/lut/i12806_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x3FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40015 \sine_gen/lut/n28293_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40780 \sine_gen/lut/i7453_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40781 \sine_gen/lut/i9543_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xB555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address3[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40782 \sine_gen.lut.i20447_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n28275_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40783 \sine_gen/lut/i1728_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address3[5]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40784 \sine_gen/lut/i1733_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40785 \sine_gen/lut/n28269_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40786 \sine_gen/lut/i1734_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1132 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40787 \sine_gen/lut/i19349_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40788 \sine_gen/lut/i4439_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40317 \sine_gen/lut/address2[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40789 \sine_gen/lut/i18972_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x0588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address2[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40790 \sine_gen/lut/i9555_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1137 ( input D0, C0, B0, A0, output F0 );

  lut40441 \sine_gen/lut/n27741_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1138 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i1096_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40791 \sine_gen/lut/i1345_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x23C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40390 \sine_gen/lut/n28011_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40792 \sine_gen/lut/i18557_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40793 \sine_gen/lut/address1[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40794 \sine_gen/lut/i20371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n28251_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40795 \sine_gen.lut.i18993_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x11FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1142 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i18639_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40797 \sine_gen/lut/mux_8_Mux_0_i46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x8786") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address3[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40798 \sine_gen/lut/i4724_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xE70C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n28239_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40799 \sine_gen/lut/i13022_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x633B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1146 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40195 \sine_gen/lut/address3[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40800 \sine_gen/lut/i20331_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40118 \sine_gen/lut/n28233_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40801 \sine_gen/lut/i20344_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x36C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1148 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40802 \sine_gen/lut/i9505_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40803 \sine_gen/lut/Mux_888_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xD155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x33DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[7]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40804 \sine_gen/lut/i12998_1_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40805 \sine_gen/lut/n28221_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40806 \sine_gen/lut/i3137_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40807 \sine_gen/lut/address1[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40808 \sine_gen/lut/i4361_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0x46AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1154 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1155 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40023 \sine_gen/lut/n28203_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40809 \sine_gen/lut/i19272_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address3[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40810 \sine_gen/lut/i2485_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0x265D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40811 \sine_gen/lut/i418_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40812 \sine_gen/lut/i378_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x37EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1160 ( input D0, C0, B0, A0, output F0 );

  lut40081 \sine_gen/lut/address1[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1161 ( input D0, C0, B0, A0, output F0 );

  lut40388 \sine_gen/lut/n28191_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1162 ( input D0, C0, B0, A0, output F0 );

  lut40424 \sine_gen/lut/address3[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1163 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n28185_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1164 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \sine_gen/lut/address3[5]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40813 \sine_gen/lut/i18794_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1166 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address1[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1167 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n28173_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40814 \sine_gen.lut.i20239_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1169 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i18776_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \sine_gen/lut/n27735_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40815 \sine_gen/lut/i18824_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0x2DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40023 \sine_gen/lut/n28167_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40816 \sine_gen/lut/i2858_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x622A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40817 \sine_gen/lut/i2866_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40818 \sine_gen/lut/i19499_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \sine_gen/lut/address3[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x3A35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40805 \sine_gen/lut/n28149_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40819 \sine_gen/lut/i2924_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x3C55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40820 \sine_gen/lut/i395_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40821 \sine_gen/lut/i375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x81AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x777E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1177 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40588 \sine_gen/lut/i458_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40822 \sine_gen.lut.i408_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40823 \sine_gen/lut/i20343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1179 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i19088_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \sine_gen/lut/n28125_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40824 \sine_gen/lut/mux_8_Mux_0_i684_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0xA98B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40220 \sine_gen/lut/n28119_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40825 \sine_gen/lut/i9560_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0xB7A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1182 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1183 ( input D0, C0, B0, A0, output F0 );

  lut40492 \sine_gen/lut/n28113_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1184 ( input D0, C0, B0, A0, output F0 );

  lut40826 \sine_gen/lut/address2[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1185 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i19089_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \sine_gen/lut/n28107_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1187 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i18681_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40348 \sine_gen/lut/n28101_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40827 \sine_gen/lut/i260_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1189 ( input D0, C0, B0, A0, output F0 );

  lut40348 \sine_gen/lut/n28095_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1190 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40828 \sine_gen/lut/address1[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40829 \sine_gen/lut/i20517_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xA50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1192 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40282 \sine_gen/lut/address2[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40830 \sine_gen/lut/i18947_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1193 ( input D0, C0, B0, A0, output F0 );

  lut40132 \sine_gen/lut/n28089_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1194 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40317 \sine_gen/lut/address3[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40831 \sine_gen/lut/i18672_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1195 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40220 \sine_gen/lut/n28083_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40546 \sine_gen/lut/i18647_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40344 \sine_gen/lut/address3[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40683 \sine_gen/lut/i19542_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1198 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1199 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i18683_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \sine_gen/lut/n27693_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1201 ( input D0, C0, B0, A0, output F0 );

  lut40348 \sine_gen/lut/n27717_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1202 ( input D0, C0, B0, A0, output F0 );

  lut40571 \sine_gen/lut/address1[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40042 \sine_gen/lut/n28071_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \sine_gen/lut/n28041_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40832 \sine_gen/i5_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40507 \sine_gen/lut/address2[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1205 ( input D0, C0, B0, A0, output F0 );

  lut40749 \sine_gen/lut/n28065_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1207 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40188 \sine_gen/lut/n27711_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40833 \sine_gen/lut/i4826_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1208 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1212 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address1[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1213 ( input D0, C0, B0, A0, output F0 );

  lut40441 \sine_gen/lut/n28047_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1214 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40193 \sine_gen/lut/address1[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40834 \sine_gen/lut/i18644_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1216 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40835 \sine_gen.lut.i18971_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \sine_gen/lut/i231_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address3[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40836 \sine_gen/lut/i20352_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1221 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40042 \sine_gen/lut/n28017_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \sine_gen/lut/i18620_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40195 \sine_gen/lut/address2[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40837 \sine_gen/lut/i19397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x933C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40838 \sine_gen/lut/mux_6_Mux_0_i620_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0x2C53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n27999_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40839 \sine_gen/lut/mux_6_Mux_0_i604_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x31CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1230 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40840 \sine_gen.lut.i19134_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40841 \sine_gen/lut/Mux_1839_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xCC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40206 \sine_gen/lut/address2[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \sine_gen/lut/i9422_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address3[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40843 \sine_gen/lut/mux_7_Mux_0_i620_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x3847") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40029 \sine_gen/lut/n27981_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40844 \sine_gen/lut/mux_7_Mux_0_i604_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x0BF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1236 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40845 \tw_gen/div_18_i744_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i703_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40847 \tw_gen/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40848 \tw_gen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1238 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \tw_gen/div_18_i655_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40849 \tw_gen/div_18_i614_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40850 \tw_gen/i11_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40851 \tw_gen.i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1240 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i654_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i613_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40853 \tw_gen/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40851 \tw_gen.i4_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1242 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \tw_gen/div_18_i701_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i660_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1243 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 \tw_gen/div_18_i708_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40854 \tw_gen/i13_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1244 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40744 \tw_gen/div_18_i693_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \tw_gen/div_18_i652_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40855 \tw_gen/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40856 \tw_gen.i5_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1246 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i409_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i368_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1247 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40857 \tw_gen/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40858 \tw_gen/i12624_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1248 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i491_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1249 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40859 \tw_gen/div_18_i498_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \tw_gen/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1250 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40860 \tw_gen/div_18_i284_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40861 \tw_gen.div_18_i243_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x0089") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1251 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40862 \tw_gen/div_18_i288_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40863 \tw_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1252 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i366_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i325_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1253 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \tw_gen/div_18_i330_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40864 \tw_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1254 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40865 \tw_gen.i2_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40766 \tw_gen/div_18_i326_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1256 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i448_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i407_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1257 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \tw_gen/div_18_i456_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40866 \tw_gen/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1258 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i537_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \tw_gen/div_18_i496_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1259 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i540_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \tw_gen/i9_4_lut_adj_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1260 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i365_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i324_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1261 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \tw_gen/div_18_i372_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40869 \tw_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1262 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i447_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i406_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1263 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40870 \tw_gen.i3_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40867 \tw_gen/div_18_i411_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40871 \tw_gen/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tw_gen/i1_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1265 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i572_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i531_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1266 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i574_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i533_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40873 \tw_gen/i5428_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 \tw_gen/i18299_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x8E30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1270 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40875 \tw_gen/i2_4_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40876 \tw_gen/i12424_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0x4411") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40877 \tw_gen.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40878 \tw_gen/div_18_i203_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0x6663") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xF24F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40879 \tw_gen/i12664_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40880 \tw_gen/i12662_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40881 \tw_gen/i9_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40882 \tw_gen/i1_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1276 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40883 \tw_gen/i7_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40884 \tw_gen/div_18_i787_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1278 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i734_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1279 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40847 \tw_gen/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40885 \tw_gen/i3_4_lut_adj_34 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1280 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40886 \tw_gen/i8_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \tw_gen/div_18_i781_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1282 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i784_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i777_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40887 \tw_gen/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40888 \tw_gen/i6_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1284 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40889 \tw_gen/i2_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \tw_gen/div_18_i778_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1286 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40890 \comp3/LessThan_3_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40891 \comp3/LessThan_3_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40892 \comp1/LessThan_3_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40869 \tw_gen/i15_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1289 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40893 \comp3/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40894 \comp3/LessThan_3_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1291 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40895 \tw_gen/div_18_i666_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40896 \tw_gen/i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1292 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \comp3/LessThan_3_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 \comp3/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1294 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40890 \comp3/LessThan_3_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 \comp3/LessThan_3_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_1296 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40899 \comp3/LessThan_3_i22_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \comp3/LessThan_3_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1298 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40893 \comp3/LessThan_3_i26_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \comp3/LessThan_3_i24_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1300 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40902 \comp3/Vc_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40903 \comp3/LessThan_3_i28_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0x0017") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1302 ( input D0, C0, B0, A0, output F0 );

  lut40904 \comp3/Vc_c_I_0_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1304 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40893 \comp2/LessThan_3_i6_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 \comp2/LessThan_3_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0x2F02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1307 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40893 \comp2/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \comp2/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_1309 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40899 \comp2/LessThan_3_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40894 \comp2/LessThan_3_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_1311 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40890 \comp2/LessThan_3_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \comp2/LessThan_3_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_1313 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \comp2/LessThan_3_i22_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 \comp2/LessThan_3_i20_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_1315 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 \comp2/LessThan_3_i26_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \comp2/LessThan_3_i24_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1317 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40907 \comp2/Vb_c_I_0_2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40908 \comp2/LessThan_3_i28_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1319 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40893 \comp1/LessThan_3_i8_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \comp1/LessThan_3_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1321 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40910 \comp1/LessThan_3_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \comp1/LessThan_3_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1323 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40910 \comp1/LessThan_3_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \comp1/LessThan_3_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_1325 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40899 \comp1/LessThan_3_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 \comp1/LessThan_3_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1327 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40890 \comp1/LessThan_3_i24_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 \comp1/LessThan_3_i22_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_1329 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \comp1/LessThan_3_i28_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 \comp1/LessThan_3_i26_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_1331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40913 \comp1/Va_c_I_0_2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40914 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0x0113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1332 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40915 \sine_gen/lut/i19536_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40916 \sine_gen/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0x32FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1334 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40917 \sine_gen/i20875_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40688 \sine_gen/i18273_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40918 \sine_gen/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40919 \sine_gen/lut/i3_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1338 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40920 \sine_gen/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40921 \sine_gen/i1_2_lut_adj_63 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1340 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40922 \sine_gen/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40923 \sine_gen/i4_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40924 \sine_gen/lut/i20878_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40925 \sine_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1342 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40918 \sine_gen/i6_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40926 \sine_gen/i1_2_lut_adj_60 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40927 \sine_gen/lut/address2[8]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40928 \sine_gen/lut/i19761_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40929 \sine_gen/lut/i20872_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40930 \sine_gen/i18269_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1348 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40931 \sine_gen/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40926 \sine_gen/i1_2_lut_adj_65 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1351 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40932 \sine_gen/i13000_1_lut_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40933 \sine_gen/lut/i12017_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1352 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40934 \sine_gen/lut/i4105_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40935 \sine_gen/lut/i19013_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0x6C17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1355 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i3756_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40936 \sine_gen/lut/i3679_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0xEC37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1358 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i4507_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 \sine_gen/lut/i9498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x3393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1359 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i4104_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 \sine_gen/lut/i4040_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0x4BF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1360 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i4471_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40939 \sine_gen/lut/i4405_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1362 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i4472_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40940 \sine_gen/lut/i4406_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0x5456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1364 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i1908_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40941 \sine_gen/lut/Mux_1836_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0x7CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1366 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i2587_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40942 \sine_gen/lut/i7929_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1368 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40867 \sine_gen/lut/i19379_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1369 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40612 \sine_gen/lut/i19184_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40943 \sine_gen/lut/i9512_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0x0AF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1370 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40944 \sine_gen/lut/i12827_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/lut/Mux_1850_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1372 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i1930_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \sine_gen/lut/i1879_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0x80FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1374 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40947 \sine_gen/lut/i19140_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 \sine_gen/lut/i1877_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0xA07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1376 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40949 \sine_gen/lut/i19139_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40950 \sine_gen/lut/i1878_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0xFE07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1378 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40951 \sine_gen/lut/i19760_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1379 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40952 \sine_gen/lut/i265_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40728 \sine_gen/lut/i12195_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0x8B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1381 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40953 \sine_gen.lut.i2254_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40954 \sine_gen/lut/i11990_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1382 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40955 \sine_gen/lut/i19128_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 \sine_gen/lut/i1755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1385 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40766 \sine_gen/lut/i19505_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1389 ( input D0, C0, B0, A0, output F0 );

  lut40099 \sine_gen/lut/address1[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40957 \sine_gen/lut/i1890_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40958 \sine_gen/lut/i18831_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0xB304") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0x366D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1391 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40959 \sine_gen/lut/i4809_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40960 \sine_gen/lut/i18830_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0x5926") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40961 \sine_gen/lut/i12987_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40962 \sine_gen/lut/i1_2_lut_3_lut_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1394 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40043 \sine_gen/lut/i19538_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1395 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address3[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i4103_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40963 \sine_gen/lut/i4038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1398 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i147_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40543 \sine_gen/lut/i12818_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1400 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40964 \sine_gen/lut/i4678_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40965 \sine_gen/lut/i19613_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x19C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1402 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i9416_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40966 \sine_gen/lut/Mux_581_i7_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40967 \sine_gen/lut/i18286_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40968 \sine_gen/lut/i9581_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x9BDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0x7363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1406 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i19535_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40969 \sine_gen.lut.i1760_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0x883F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1410 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i4071_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40970 \sine_gen/lut/i3994_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0x837C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40971 \sine_gen/lut/i4016_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40972 \sine_gen/lut/i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0x75A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0x662A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1413 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40973 \sine_gen/lut/i20483_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40310 \sine_gen/lut/i4070_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1414 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19058_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40974 \sine_gen/lut/Mux_365_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0x8E30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1417 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40588 \sine_gen/lut/i19607_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40975 \sine_gen/lut/i1449_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1418 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i19059_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40976 \sine_gen/lut/i19290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1420 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40977 \sine_gen/lut/i20597_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40978 \sine_gen/lut/Mux_368_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x1C31") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1422 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40979 \sine_gen/lut/Mux_363_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40980 \sine_gen/lut/i446_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0xB4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40981 \sine_gen/lut/i389_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40982 \sine_gen/lut/i392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0x5A0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0x3391") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1424 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i19052_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40983 \sine_gen/lut/i390_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0xBDB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1426 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40199 \sine_gen/lut/i19053_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40984 \sine_gen/lut/i388_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0x88EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1428 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i19050_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40985 \sine_gen/lut/i387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x24CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40986 \sine_gen/lut/i649_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40987 \sine_gen/lut/i386_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x8011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0x81EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1430 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19049_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40988 \sine_gen/lut/Mux_362_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x83F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1432 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i19365_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \sine_gen/lut/i731_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1434 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40931 \sine_gen/lut/i20183_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \sine_gen/lut/i12150_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1436 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40989 \sine_gen/lut/i19043_4_lut_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40990 \sine_gen/lut/i9410_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0x05AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1439 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40991 \sine_gen/lut/i12182_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \sine_gen/lut/i8190_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1440 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40992 \sine_gen/lut/i19344_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \sine_gen/lut/i8339_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1441 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i19335_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40993 \sine_gen/lut/i18294_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1442 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i4082_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40994 \sine_gen/lut/i8103_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0xA6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40144 \sine_gen/lut/address3[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40995 \sine_gen/lut/i2481_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x2F3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1446 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i4099_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40996 \sine_gen/lut/i4031_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0x3870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1448 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i739_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40997 \sine_gen/lut/i659_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0x83C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1450 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i2946_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40998 \sine_gen/lut/i1889_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1452 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40533 \sine_gen/lut/i19320_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40999 \sine_gen/lut/i18296_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0x3339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1454 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41000 \sine_gen/lut/i1642_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41001 \sine_gen/lut/i12788_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1456 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i743_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41002 \sine_gen/lut/Mux_560_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0xBD55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41003 \sine_gen/lut/i1408_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41004 \sine_gen/lut/i663_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0xABB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1458 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i744_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41005 \sine_gen/lut/Mux_564_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0xF187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1460 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18813_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41006 \sine_gen/lut/mux_7_Mux_0_i364_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0x863C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1462 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41007 \sine_gen/lut/i19152_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41008 \sine_gen/lut/i1888_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0xAE8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1464 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41000 \sine_gen/lut/i18918_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \sine_gen/lut/n29871_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1467 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address1[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1470 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i3403_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41009 \sine_gen/lut/Mux_3331_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0x7FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1472 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i2238_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41010 \sine_gen/lut/Mux_2055_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0xA87F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41011 \sine_gen/lut/i1884_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41012 \sine_gen/lut/i2158_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0x5A51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0xFE07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1474 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2239_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41013 \sine_gen/lut/Mux_2059_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0xC9D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1476 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41014 \sine_gen/lut/i19124_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41015 \sine_gen/lut/i12295_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1478 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i1941_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41016 \sine_gen/lut/i1887_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0x0F83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1480 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i1478_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41017 \sine_gen/lut/i1412_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0x2362") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1482 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41018 \sine_gen/lut/i4680_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41019 \sine_gen/lut/i1411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0x6661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1484 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i19113_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \sine_gen/lut/i1409_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0x701C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1486 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i2604_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41021 \sine_gen/lut/i2536_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0x42AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1488 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i19188_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41022 \sine_gen/lut/i2605_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0x03F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1490 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19151_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41023 \sine_gen/lut/Mux_1860_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0xB244") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1492 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41024 \sine_gen/lut/i464_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41025 \sine_gen/lut/i9411_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1493 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41026 \sine_gen/lut/Mux_930_i15_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41027 \sine_gen.lut.i9438_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1495 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40714 \sine_gen/lut/i467_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40715 \sine_gen/lut/i425_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1496 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i19106_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41028 \sine_gen/lut/i1401_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0x43CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41029 \sine_gen/lut/i1386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41030 \sine_gen/lut/i1400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0x96B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0xF601") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1498 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41031 \sine_gen/lut/i20557_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41032 \sine_gen/lut/Mux_1863_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0x2645") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1500 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i19145_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41033 \sine_gen/lut/i1885_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0xDDB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1504 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41007 \sine_gen/lut/i19146_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41034 \sine_gen/lut/i1883_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0xF230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1506 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i19143_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 \sine_gen/lut/i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0x5781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41036 \sine_gen/lut/i2165_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41037 \sine_gen/lut/i1881_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0xD463") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1508 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i19142_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41038 \sine_gen/lut/Mux_1857_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0x85AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1510 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41039 \sine_gen/lut/i7781_4_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \sine_gen/lut/i12206_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0x5A4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1511 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41040 \sine_gen/lut/i9036_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \sine_gen/lut/i9420_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0x6A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0x5A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1512 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i18812_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41042 \sine_gen/lut/mux_7_Mux_0_i348_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x75A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1515 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41043 \sine_gen/lut/i12267_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 \sine_gen/lut/i12007_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1516 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i18807_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41044 \sine_gen/lut/mux_7_Mux_0_i301_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0xAA94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1518 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41045 \sine_gen/lut/i12983_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41046 \sine_gen/lut/i12280_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1519 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i19541_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 \sine_gen/lut/i9450_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x0DF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1520 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i19104_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41048 \sine_gen/lut/i1396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1522 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i2609_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41049 \sine_gen/lut/i2545_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x785A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1524 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i2608_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41050 \sine_gen/lut/i2543_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0x8F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1525 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41051 \sine_gen/lut/i12548_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 \sine_gen/lut/i9019_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0xFF11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1526 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i2610_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41053 \sine_gen/lut/i2546_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0x49D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1528 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19100_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41054 \sine_gen/lut/i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0x9B49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1530 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i20213_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/lut/i20469_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1536 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41055 \sine_gen/lut/i12913_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41056 \sine_gen/lut/i12347_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1537 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41057 \sine_gen/lut/i1_2_lut_adj_45 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41058 \sine_gen/lut/i18575_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0x4E1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1538 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18806_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41059 \sine_gen/lut/mux_7_Mux_0_i270_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0x552B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1540 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40127 \sine_gen/lut/i19068_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41060 \sine_gen/lut/i1383_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x43C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41061 \sine_gen/lut/i1384_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41062 \sine_gen/lut/i1382_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0xB24F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0xE1C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1543 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41063 \sine_gen.lut.i3749_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41064 \sine_gen/lut/i11955_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1544 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i19067_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41065 \sine_gen/lut/i1385_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1546 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40949 \sine_gen/lut/i19593_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \sine_gen/lut/n29919_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1549 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41066 \sine_gen/lut/i12542_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41067 \sine_gen/lut/i9472_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0x5552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1551 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40787 \sine_gen/lut/i19023_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41068 \sine_gen/lut/i3228_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1552 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i19452_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41069 \sine_gen/lut/i4100_3_lut_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0x05F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1556 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41070 \sine_gen/lut/i19343_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \sine_gen/lut/i8379_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0x11A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1562 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41071 \sine_gen/lut/i19071_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41072 \sine_gen/lut/i12919_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1563 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address1[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1564 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i4441_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41073 \sine_gen/lut/i3384_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0x89CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41074 \sine_gen/lut/i4370_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41075 \sine_gen/lut/i3376_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0x8991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0x81EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1566 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41076 \sine_gen/lut/i18957_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41077 \sine_gen/lut/i18280_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1568 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41078 \sine_gen/lut/Mux_2761_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41079 \sine_gen/lut/mux_7_Mux_0_i124_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0xE587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0x6DA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1569 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18795_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41080 \sine_gen/lut/mux_7_Mux_0_i109_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0x86A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1570 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i1451_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41081 \sine_gen/lut/i1369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0xB0B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41082 \sine_gen/lut/i19605_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41083 \sine_gen/lut/i18276_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1574 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i2973_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41084 \sine_gen/lut/i2907_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0x0B4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1576 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41018 \sine_gen/lut/i4811_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41085 \sine_gen/lut/i2906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0x54A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1581 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41086 \sine_gen/lut/i20383_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41087 \sine_gen/lut/i12087_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1582 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i19203_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41088 \sine_gen/lut/i2904_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0x25B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41089 \sine_gen/lut/i2895_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41090 \sine_gen/lut/i2903_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0xD0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1586 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40184 \sine_gen/lut/i19737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41091 \sine_gen/lut/i18292_3_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1588 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41092 \sine_gen/lut/i18234_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41093 \sine_gen/lut/i12082_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1590 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i3777_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41094 \sine_gen/lut/i3714_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x6963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1592 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i19154_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41095 \sine_gen/lut/i2872_3_lut_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1595 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut41096 \sine_gen/lut/i12187_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41097 \sine_gen/lut/i12151_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1598 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i3775_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41098 \sine_gen/lut/i9476_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0xE33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1600 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i19568_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41099 \sine_gen/lut/i9482_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0x4A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1603 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \sine_gen/lut/i20180_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41100 \sine_gen/lut/i12373_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1605 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i3734_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41101 \sine_gen/lut/Mux_3554_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0xCD93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1606 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 \sine_gen/lut/i19061_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41102 \sine_gen/lut/i1377_3_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1608 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i18630_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41103 \sine_gen/lut/i12960_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41104 \sine_gen/lut/i12190_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41105 \sine_gen/lut/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41106 \sine_gen.lut.i12910_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41107 \sine_gen/lut/i1_2_lut_3_lut_4_lut_adj_51 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0x1F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1613 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41108 \sine_gen/lut/i19506_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41109 \sine_gen/lut/i1_3_lut_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1614 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19196_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41110 \sine_gen/lut/i2896_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0x27A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40322 \sine_gen/lut/address3[8]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41111 \sine_gen/lut/i20410_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1618 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19194_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41112 \sine_gen/lut/i2891_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0x789F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41113 \sine_gen/lut/i2498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \sine_gen/lut/i2560_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0x646C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1620 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i19265_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41114 \sine_gen/lut/i4371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0x01E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1622 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i19266_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41115 \sine_gen/lut/i4369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0x97E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41116 \sine_gen/lut/i4364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41117 \sine_gen/lut/i4368_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0xD99A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0x6A35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1624 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i19263_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41118 \sine_gen/lut/i4365_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0x9A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40282 \sine_gen/lut/address1[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41119 \sine_gen/lut/i3976_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1628 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i19262_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41120 \sine_gen/lut/i4367_3_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41121 \sine_gen/lut/i3696_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41122 \sine_gen/lut/i4366_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0x1C87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0x50AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1630 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i2576_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41123 \sine_gen/lut/i2499_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0x873C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1634 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i1098_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41124 \sine_gen/lut/i20190_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0x54AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1636 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i7785_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41125 \sine_gen/lut/i7784_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0xEF12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1640 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40157 \sine_gen/lut/i1482_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41126 \sine_gen/lut/i1416_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1642 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41018 \sine_gen/lut/i4681_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41127 \sine_gen/lut/i1415_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0x7F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1644 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41128 \sine_gen/lut/i18668_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41129 \sine_gen/lut/mux_8_Mux_0_i348_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0x7A51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41130 \sine_gen/lut/i12985_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41131 \sine_gen/lut/i1_2_lut_3_lut_4_lut_adj_55 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1653 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i19116_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41132 \sine_gen/lut/i1414_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1654 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i9478_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \sine_gen/lut/Mux_3571_i7_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xAA5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41134 \sine_gen/lut/i18272_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41135 \sine_gen/lut/i9573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0xF52F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0x7633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[4]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41136 \sine_gen/lut/i4659_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0xE877") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1659 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i3767_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41137 \sine_gen/lut/i20481_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0x699C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1660 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2234_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41138 \sine_gen/lut/i2154_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0x8A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41139 \sine_gen/lut/mux_6_Mux_0_i251_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41140 \sine_gen/lut/i19494_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0x3D6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0x6519") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40226 \sine_gen/lut/address2[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41141 \sine_gen/lut/i19493_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0x4296") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1664 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i3763_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41142 \sine_gen/lut/i3689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0x364C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1667 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40199 \sine_gen/lut/i19254_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41143 \sine_gen/lut/i3378_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0xBA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1669 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut41045 \sine_gen/lut/i12159_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41144 \sine_gen/lut/i1_2_lut_3_lut_adj_48 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1671 ( input D0, C0, B0, A0, output F0 );

  lut40230 \sine_gen/lut/address1[8]_bdd_4_lut_4_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1673 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40852 \sine_gen/lut/i19744_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1675 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18960_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41145 \sine_gen/lut/i8863_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0xA9AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1676 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40226 \sine_gen/lut/address1[8]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40546 \sine_gen/lut/i19167_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1678 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i18954_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41146 \sine_gen/lut/mux_6_Mux_0_i173_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0x64CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1680 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40934 \sine_gen/lut/i19259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41147 \sine_gen/lut/Mux_3355_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xD242") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1682 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i19260_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41008 \sine_gen/lut/i3383_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41148 \sine_gen/lut/mux_6_Mux_0_i124_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41149 \sine_gen/lut/mux_6_Mux_0_i157_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0x788F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0xBD02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i18953_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41150 \sine_gen/lut/mux_6_Mux_0_i142_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0xEE15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1686 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40977 \sine_gen/lut/i20515_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41151 \sine_gen/lut/Mux_3358_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x0A71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41152 \sine_gen.lut.i12335_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41153 \sine_gen/lut/i18992_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x332E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1690 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i3436_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41154 \sine_gen/lut/i3382_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0x5855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1692 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i19253_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41155 \sine_gen/lut/i3380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0xCBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1693 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41156 \sine_gen/lut/i3666_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41157 \sine_gen/lut/i3379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0x9C67") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0x0AF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1695 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18948_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41158 \sine_gen/lut/mux_6_Mux_0_i109_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x994C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1696 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i19251_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41159 \sine_gen/lut/i3377_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0x5871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1698 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19250_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41160 \sine_gen/lut/Mux_3352_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0xD252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1701 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i4468_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41161 \sine_gen/lut/i4402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0x04BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1703 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19271_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41162 \sine_gen/lut/i4377_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0xD349") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1704 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i19064_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41163 \sine_gen/lut/i1381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0x01E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1706 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i19065_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41164 \sine_gen/lut/i1379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0xB64C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1708 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i19062_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41165 \sine_gen/lut/i1375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0x9C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41166 \sine_gen/lut/i19242_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41167 \sine_gen/lut/i3653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0x566B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0xAABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1711 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i3733_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41168 \sine_gen/lut/Mux_3550_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xE07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1714 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i3729_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41169 \sine_gen/lut/i3649_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xB00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1716 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address2[4]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41170 \sine_gen/lut/i1360_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0x611A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1718 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i1442_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41171 \sine_gen/lut/i1358_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0x5D26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1720 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40934 \sine_gen/lut/i21_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41172 \sine_gen/lut/Mux_2114_i7_4_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xFC3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1722 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i2272_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41173 \sine_gen/lut/i20479_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0x6D92") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1724 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41174 \sine_gen/lut/i4940_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41175 \sine_gen/lut/i19241_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0x613C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1726 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i8133_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \sine_gen/lut/i8132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0xA9BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1728 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40171 \sine_gen/lut/i7779_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41177 \sine_gen/lut/i7778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0xEDCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1730 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i9446_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \sine_gen/lut/Mux_2076_i7_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41178 \sine_gen/lut/i18298_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41179 \sine_gen/lut/i9577_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0x9BDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1732 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i2246_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41180 \sine_gen/lut/i2167_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0xD9A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1734 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i2937_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41181 \sine_gen/lut/i2853_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0x19CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41182 \sine_gen/lut/i2881_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41183 \sine_gen/lut/i2852_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0x9D63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x343C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1736 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i15625_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41184 \sine_gen/lut/i15623_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0x8A67") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1738 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40871 \sine_gen/lut/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \sine_gen/lut/i18262_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1740 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i18749_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41185 \sine_gen/lut/mux_8_Mux_0_i908_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xA18E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1742 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18750_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41186 \sine_gen/lut/mux_8_Mux_0_i939_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0xE1AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1745 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i1099_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41187 \sine_gen/lut/i1026_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0x6E36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1746 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i18756_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41188 \sine_gen/lut/i9566_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41189 \sine_gen/lut/mux_8_Mux_0_i251_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41190 \sine_gen/lut/mux_8_Mux_0_i1017_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0x1EE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x461B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1748 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i1114_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41191 \sine_gen/lut/i1050_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x2FD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41192 \sine_gen/lut/i714_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41193 \sine_gen/lut/i670_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0x7919") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0xB22D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1750 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40140 \sine_gen/lut/i781_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41194 \sine_gen/lut/i715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0x6671") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1752 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i1113_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41195 \sine_gen/lut/i1048_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0x81FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1754 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i1115_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41196 \sine_gen/lut/i1051_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x7817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1756 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40949 \sine_gen/lut/i18594_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \sine_gen/lut/n29883_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1761 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address1[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1762 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i3425_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41197 \sine_gen/lut/i3374_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0xB322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1764 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41198 \sine_gen/lut/i19247_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41199 \sine_gen/lut/i3373_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0xABB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1766 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40209 \sine_gen/lut/address2[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41200 \sine_gen/lut/i20360_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1768 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18703_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41201 \sine_gen/lut/i18701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1770 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40184 \sine_gen/lut/i19248_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41202 \sine_gen/lut/i3372_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0xC70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1773 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18651_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41203 \sine_gen/lut/mux_8_Mux_0_i173_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40193 \sine_gen/lut/address1[8]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41204 \sine_gen/lut/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1776 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18700_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41141 \sine_gen/lut/i18698_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41205 \sine_gen/lut/i20485_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41206 \sine_gen/lut/i1080_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x7887") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0x9995") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1780 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41207 \sine_gen/lut/i12835_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41208 \sine_gen/lut/Mux_3345_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1781 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41209 \sine_gen/lut/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41210 \sine_gen/lut/i3375_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0x88EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1782 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41211 \sine_gen/lut/i11948_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41212 \sine_gen/lut/i11952_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1784 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \sine_gen/lut/i19577_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41213 \sine_gen/lut/i9571_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0xCC93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40186 \sine_gen/lut/address1[4]_bdd_4_lut_58_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41214 \sine_gen/lut/i4336_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0x1788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1790 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i19324_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41215 \sine_gen/lut/i19322_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0xBC2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1792 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18650_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41216 \sine_gen/lut/mux_8_Mux_0_i142_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1794 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41217 \sine_gen/lut/i9575_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41218 \sine_gen/lut/i12038_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0xFC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1796 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i18657_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41219 \sine_gen/lut/i8952_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0xC9CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1798 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i18656_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41220 \sine_gen/lut/i9549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0x05BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1800 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19300_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41221 \sine_gen/lut/i19298_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0x2B95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1802 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19297_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41222 \sine_gen/lut/i19295_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0x1E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1804 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i7959_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41223 \sine_gen/lut/i7958_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0xE1F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1806 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i1109_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41224 \sine_gen/lut/i1041_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0x4A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1808 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i2977_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41225 \sine_gen/lut/i2911_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1810 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41174 \sine_gen/lut/i4812_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41226 \sine_gen/lut/i2910_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0x7F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1813 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i19206_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41227 \sine_gen/lut/i2909_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x55AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41228 \sine_gen/lut/i19758_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 \sine_gen/lut/i15630_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x4B25") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1815 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18645_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41229 \sine_gen/lut/mux_8_Mux_0_i109_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xC43C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1816 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i15634_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41230 \sine_gen/lut/i15632_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0x8661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41231 \sine_gen/lut/i720_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41232 \sine_gen/lut/i1019_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0x2A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0x6A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1819 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i1092_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41233 \sine_gen/lut/i7755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1820 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19163_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 \sine_gen/lut/i2882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0x86E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1823 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2250_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41235 \sine_gen/lut/Mux_2078_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x9949") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1824 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i1081_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41236 \sine_gen/lut/i1004_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0x873C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1826 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i19160_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41237 \sine_gen/lut/i2880_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x80EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1828 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40533 \sine_gen/lut/i19161_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41238 \sine_gen/lut/i2878_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0x2A57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1830 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i19157_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41239 \sine_gen/lut/i2876_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x3224") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1832 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19086_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41240 \sine_gen/lut/i759_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1834 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i19158_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41241 \sine_gen/lut/i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0xC66A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1838 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i19155_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41242 \sine_gen/lut/i2870_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0x93CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1840 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i21_3_lut_adj_47 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41243 \sine_gen/lut/Mux_3609_i7_4_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1842 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i787_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41244 \sine_gen/lut/i724_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0x6939") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1844 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41245 \sine_gen/lut/i9579_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41246 \sine_gen/lut/i11975_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0xC9C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1847 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i785_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41247 \sine_gen/lut/i9414_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0x99E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1849 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i2282_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41248 \sine_gen/lut/i2219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0x6399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1850 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i779_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41249 \sine_gen/lut/i711_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x56BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1852 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41250 \sine_gen.lut.i12293_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41251 \sine_gen/lut/Mux_2079_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0xA675") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1854 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40766 \sine_gen/lut/i19661_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41252 \sine_gen/lut/i691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41253 \sine_gen/lut/i706_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x9DA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0x429D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1859 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40845 \sine_gen/lut/i777_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41254 \sine_gen/lut/i20477_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0x6B94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1860 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41255 \sine_gen/lut/i18902_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41256 \sine_gen/lut/i2944_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1863 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40588 \sine_gen/lut/i2252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41257 \sine_gen/lut/i2172_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x3493") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1864 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41258 \sine_gen/lut/i18900_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41259 \sine_gen/lut/i18278_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1866 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40796 \sine_gen/lut/i773_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41260 \sine_gen/lut/i699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0x17A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1871 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i2261_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41261 \sine_gen/lut/i2184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0xCDB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1873 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40893 \sine_gen/lut/i385_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41262 \sine_gen/lut/i374_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1874 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i769_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41263 \sine_gen/lut/i693_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x34B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1877 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40116 \sine_gen/lut/address1[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41264 \sine_gen/lut/i19757_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0x1896") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1881 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40356 \sine_gen/lut/i19560_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1882 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2922_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41265 \sine_gen/lut/i2827_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0xD466") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1885 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i21_3_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41266 \sine_gen/lut/Mux_619_i7_4_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0xBDBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1889 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40947 \sine_gen/lut/i768_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41267 \sine_gen/lut/Mux_581_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0x5A9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1890 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40672 \sine_gen/lut/i766_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \sine_gen/lut/i689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0xABD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1893 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18669_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41269 \sine_gen/lut/mux_8_Mux_0_i364_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0x961C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41270 \sine_gen.lut.i19130_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41271 \sine_gen/lut/i20207_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1896 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i19578_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41272 \sine_gen/lut/i9545_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0xF01E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1898 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \sine_gen/lut/i18648_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41273 \sine_gen/lut/i9551_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0xC3D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1901 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41018 \sine_gen/lut/i12820_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41274 \sine_gen/lut/Mux_355_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0x3C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1905 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40588 \sine_gen/lut/i19046_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41275 \sine_gen/lut/i383_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0xFE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1907 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i18663_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41276 \sine_gen/lut/mux_8_Mux_0_i301_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0xEC12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1908 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40944 \sine_gen/lut/i4942_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41277 \sine_gen/lut/i4401_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x0EE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1910 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40179 \sine_gen/lut/i19284_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41088 \sine_gen/lut/i4399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1912 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40338 \sine_gen/lut/i435_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41278 \sine_gen/lut/i384_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1914 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40488 \sine_gen/lut/i19047_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41279 \sine_gen/lut/i382_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0xC07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1916 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40895 \sine_gen/lut/i19277_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41280 \sine_gen/lut/i4391_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x2E55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1918 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i19275_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41048 \sine_gen/lut/i4386_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1920 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40676 \sine_gen/lut/i20202_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41281 \sine_gen/lut/i2_2_lut_3_lut_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1922 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41282 \sine_gen.lut.i20216_2_lut_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41283 \sine_gen/lut/i2215_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0x34B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1923 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40432 \sine_gen/lut/i2280_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41284 \sine_gen/lut/i9444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0xE33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1924 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41285 \sine_gen.lut.i244_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41286 \sine_gen/lut/i409_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0x5CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1926 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i19268_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41287 \sine_gen/lut/i4375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0xD545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1928 ( input D0, C0, B0, A0, output F0 );

  lut40424 \sine_gen/lut/address3[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1932 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40184 \sine_gen/lut/i19269_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41288 \sine_gen/lut/i4373_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0x2B55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1934 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41289 \sine_gen/lut/mux_8_Mux_0_i604_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41290 \sine_gen/lut/mux_8_Mux_0_i635_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0x393C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0x119B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1935 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40124 \sine_gen/lut/i18720_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41291 \sine_gen/lut/mux_8_Mux_0_i620_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0x5287") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1936 ( input D0, C0, B0, A0, output F0 );

  lut40571 \sine_gen/lut/address2[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_1938 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i2268_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41292 \sine_gen/lut/i2194_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0x526A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1941 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40729 \sine_gen/lut/i18719_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41293 \sine_gen/lut/mux_8_Mux_0_i589_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0xC07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1942 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41294 \sine_gen/lut/i4048_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41295 \sine_gen/lut/mux_8_Mux_0_i541_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0x6169") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0xF063") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1943 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40214 \sine_gen/lut/i18713_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41296 \sine_gen/lut/mux_8_Mux_0_i526_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0xD558") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1944 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40324 \sine_gen/lut/i19355_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41297 \sine_gen/lut/i8129_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41297 ( input A, B, C, D, output Z );

  LUT4 #("0x6662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1946 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40744 \sine_gen/lut/i18662_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41298 \sine_gen/lut/mux_8_Mux_0_i270_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41298 ( input A, B, C, D, output Z );

  LUT4 #("0x525B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1950 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \sine_gen/lut/i4432_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41299 \sine_gen/lut/i4348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41299 ( input A, B, C, D, output Z );

  LUT4 #("0x2F52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1956 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40420 \sine_gen/lut/i2253_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41300 \sine_gen/lut/i2173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41300 ( input A, B, C, D, output Z );

  LUT4 #("0x42B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1962 ( input D1, C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41301 \sine_gen/lut/i20181_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41302 \sine_gen/lut/i12097_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41301 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41302 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_1964 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \sine_gen/lut/i18835_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \sine_gen/lut/i18834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1968 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \tw_gen/div_18_i735_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \tw_gen/div_18_i749_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1969 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41303 \tw_gen/i12660_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40980 \tw_gen/div_18_i750_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41303 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1970 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \tw_gen/div_18_i747_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \tw_gen/div_18_i706_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1971 ( input D0, C0, B0, A0, output F0 );

  lut41304 \tw_gen/i9_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41304 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1972 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40796 \tw_gen/div_18_i748_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41305 \tw_gen/div_18_i707_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41305 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1973 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40853 \tw_gen/i10_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40668 \tw_gen/div_18_i743_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1974 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41306 \tw_gen/i11_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40867 \tw_gen/div_18_i745_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41306 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1976 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40871 \tw_gen/i12_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \tw_gen/div_18_i746_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1980 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41307 \tw_gen/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41308 \tw_gen/div_18_i741_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41308 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1981 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i700_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i659_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1982 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40748 \tw_gen/div_18_i783_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i742_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1984 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40845 \tw_gen/div_18_i780_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i739_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1986 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \tw_gen/div_18_i740_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i699_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1988 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i696_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1990 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i738_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i697_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1993 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i694_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i653_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1994 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i736_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i695_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1996 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i530_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i489_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1997 ( input D0, C0, B0, A0, output F0 );

  lut40869 \tw_gen/i8_4_lut_adj_13 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1998 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i612_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i571_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_1999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40855 \tw_gen/i10_4_lut_adj_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41309 \tw_gen/i8_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41309 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2001 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41310 \tw_gen/i9_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40852 \tw_gen/div_18_i616_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2003 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40855 \tw_gen/i8_4_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40858 \tw_gen/i12652_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2004 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \tw_gen/div_18_i580_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \tw_gen/div_18_i539_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2006 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41311 \tw_gen/div_18_i662_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \tw_gen/div_18_i621_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41311 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2008 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i575_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i534_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2009 ( input D0, C0, B0, A0, output F0 );

  lut41312 \tw_gen/i7_4_lut_adj_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2011 ( input D0, C0, B0, A0, output F0 );

  lut41313 \tw_gen/i1_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41313 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2013 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i698_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \tw_gen/div_18_i657_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2014 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i656_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40546 \tw_gen/div_18_i615_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2015 ( input D0, C0, B0, A0, output F0 );

  lut41309 \tw_gen/i10_4_lut_adj_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2018 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i618_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i577_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40871 \tw_gen/i10_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40848 \tw_gen/i1_4_lut_adj_18 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2022 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i573_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 \tw_gen/div_18_i532_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2024 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i665_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i624_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2026 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i623_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41314 \tw_gen/div_18_i582_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41314 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2028 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i705_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i664_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2032 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \tw_gen/div_18_i622_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \tw_gen/div_18_i581_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2035 ( input D0, C0, B0, A0, output F0 );

  lut40864 \tw_gen/i8_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2036 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i704_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i663_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2042 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i620_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41305 \tw_gen/div_18_i579_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2043 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i538_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \tw_gen/div_18_i497_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2045 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \tw_gen/div_18_i702_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i661_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2046 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \tw_gen/div_18_i658_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \tw_gen/div_18_i617_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2049 ( input D0, C0, B0, A0, output F0 );

  lut40866 \tw_gen/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41315 \tw_gen/i1_4_lut_adj_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41316 \tw_gen/div_18_i287_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41315 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41316 ( input A, B, C, D, output Z );

  LUT4 #("0xCA3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2052 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \tw_gen/div_18_i370_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i329_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2053 ( input D0, C0, B0, A0, output F0 );

  lut41317 \tw_gen/i1_4_lut_adj_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41317 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2055 ( input D0, C0, B0, A0, output F0 );

  lut41318 \tw_gen/i5_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41318 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2057 ( input D0, C0, B0, A0, output F0 );

  lut41319 \tw_gen/i1_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41319 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2058 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i493_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41308 \tw_gen/div_18_i452_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2060 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \tw_gen/div_18_i327_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41320 \tw_gen/div_18_i286_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41320 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2064 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41321 \tw_gen/div_18_i285_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41322 \tw_gen.div_18_i244_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41321 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41322 ( input A, B, C, D, output Z );

  LUT4 #("0x9931") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2066 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i408_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \tw_gen/div_18_i367_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2068 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41108 \tw_gen/div_18_i490_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40931 \tw_gen/i7_4_lut_adj_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41317 \tw_gen/i1_4_lut_adj_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2071 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41307 \tw_gen/i6_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41323 \tw_gen/i12636_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41323 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2079 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i412_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i371_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2081 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40154 \tw_gen/div_18_i494_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i453_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2084 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40744 \tw_gen/div_18_i454_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tw_gen/div_18_i413_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2086 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \tw_gen/div_18_i536_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 \tw_gen/div_18_i495_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2087 ( input D0, C0, B0, A0, output F0 );

  lut41324 \tw_gen/i7_4_lut_adj_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41324 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2089 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41311 \tw_gen/div_18_i576_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i535_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2090 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40729 \tw_gen/div_18_i455_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40884 \tw_gen/div_18_i414_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2092 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \tw_gen/div_18_i619_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \tw_gen/div_18_i578_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2094 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40860 \tw_gen/div_18_i283_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41325 \tw_gen.div_18_i242_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41325 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2097 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40853 \tw_gen/i6_4_lut_adj_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40846 \tw_gen/div_18_i410_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2098 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 \tw_gen/div_18_i529_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \tw_gen/div_18_i488_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2100 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40432 \tw_gen/div_18_i611_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \tw_gen/div_18_i570_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2102 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 \tw_gen/div_18_i369_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41326 \tw_gen/div_18_i328_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41326 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2106 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \tw_gen/div_18_i492_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \tw_gen/div_18_i451_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2110 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40044 \tw_gen/mux_31_i15_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41327 \tw_gen/i11_4_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 \tw_gen/internal_count_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41327 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2111 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40887 \tw_gen/i14_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41328 \tw_gen/i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41328 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2112 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40857 \tw_gen/i11_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40849 \tw_gen/div_18_i786_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_2117 ( input DI1, B1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \comp2.SLICE_2117_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41329 \comp2/Vb_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41329 ( input A, B, C, D, output Z );

  LUT4 #("0x0113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41330 \sine_gen.lut.i20198_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41331 \sine_gen/lut/mux_7_Mux_0_i635_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41330 ( input A, B, C, D, output Z );

  LUT4 #("0xFDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41331 ( input A, B, C, D, output Z );

  LUT4 #("0x4437") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41332 \sine_gen/lut/i4046_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \sine_gen/lut/i4054_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41332 ( input A, B, C, D, output Z );

  LUT4 #("0x4D66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41333 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41334 \sine_gen/lut/i18825_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41335 \sine_gen/lut/mux_7_Mux_0_i699_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41334 ( input A, B, C, D, output Z );

  LUT4 #("0x64A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41335 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41336 \sine_gen/lut/i4044_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41337 \sine_gen/lut/i4055_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41336 ( input A, B, C, D, output Z );

  LUT4 #("0xD34C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41337 ( input A, B, C, D, output Z );

  LUT4 #("0x3D69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41338 \sine_gen/lut/i18828_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41339 \sine_gen/lut/i18822_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41338 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41339 ( input A, B, C, D, output Z );

  LUT4 #("0x94C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41340 \sine_gen/lut/i19649_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41341 \sine_gen/lut/i19640_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41340 ( input A, B, C, D, output Z );

  LUT4 #("0x30EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41341 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41342 \sine_gen/lut/mux_7_Mux_0_i589_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41343 \sine_gen/lut/mux_7_Mux_0_i716_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41342 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41343 ( input A, B, C, D, output Z );

  LUT4 #("0xCD35") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41344 \sine_gen/lut/mux_7_Mux_0_i541_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41345 \sine_gen/lut/i20210_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41344 ( input A, B, C, D, output Z );

  LUT4 #("0xAA39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41345 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41346 \sine_gen/lut/mux_7_Mux_0_i526_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41347 \sine_gen/lut/i20219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41346 ( input A, B, C, D, output Z );

  LUT4 #("0xD564") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41347 ( input A, B, C, D, output Z );

  LUT4 #("0x6662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41348 \sine_gen/lut/mux_7_Mux_0_i796_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40695 \sine_gen/lut/i2149_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41348 ( input A, B, C, D, output Z );

  LUT4 #("0x24A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41349 \sine_gen/lut/i19122_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41350 \sine_gen/lut/i1895_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41349 ( input A, B, C, D, output Z );

  LUT4 #("0xA07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41350 ( input A, B, C, D, output Z );

  LUT4 #("0x9915") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41351 \sine_gen/lut/i2150_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41352 \sine_gen/lut/mux_7_Mux_0_i491_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41351 ( input A, B, C, D, output Z );

  LUT4 #("0xA8EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41352 ( input A, B, C, D, output Z );

  LUT4 #("0x2770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41353 \sine_gen.lut.i20187_2_lut_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41354 \sine_gen/lut/i19395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41353 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41354 ( input A, B, C, D, output Z );

  LUT4 #("0x9D6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41355 \sine_gen.lut.i20565_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41356 \sine_gen/lut/i19398_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41355 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41356 ( input A, B, C, D, output Z );

  LUT4 #("0x364D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41357 \sine_gen/lut/mux_7_Mux_0_i827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41358 \sine_gen/lut/mux_7_Mux_0_i460_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41357 ( input A, B, C, D, output Z );

  LUT4 #("0xA947") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41358 ( input A, B, C, D, output Z );

  LUT4 #("0x3964") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41359 \sine_gen/lut/i4019_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41360 \sine_gen/lut/i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41359 ( input A, B, C, D, output Z );

  LUT4 #("0x5A1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41360 ( input A, B, C, D, output Z );

  LUT4 #("0xCC73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41361 \sine_gen/lut/i4013_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41362 \sine_gen/lut/i9558_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41361 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41362 ( input A, B, C, D, output Z );

  LUT4 #("0x7B99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41363 \sine_gen/lut/mux_7_Mux_0_i251_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41364 \sine_gen/lut/i2157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41363 ( input A, B, C, D, output Z );

  LUT4 #("0x6778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41364 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41365 \sine_gen/lut/i20225_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41366 \sine_gen/lut/i4011_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41365 ( input A, B, C, D, output Z );

  LUT4 #("0xC393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41366 ( input A, B, C, D, output Z );

  LUT4 #("0xBC39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41367 \sine_gen.lut.i20419_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \sine_gen/lut/i19410_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41367 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41368 ( input A, B, C, D, output Z );

  LUT4 #("0x1A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41369 \sine_gen/lut/i20425_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41370 \sine_gen/lut/i20252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41369 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41370 ( input A, B, C, D, output Z );

  LUT4 #("0xE10F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41371 \sine_gen/lut/i4007_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41372 \sine_gen/lut/i4009_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41371 ( input A, B, C, D, output Z );

  LUT4 #("0x326C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41372 ( input A, B, C, D, output Z );

  LUT4 #("0x2DA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41373 \sine_gen/lut/i2159_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41374 \sine_gen/lut/mux_7_Mux_0_i859_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41373 ( input A, B, C, D, output Z );

  LUT4 #("0x6DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41374 ( input A, B, C, D, output Z );

  LUT4 #("0x1D6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41375 \sine_gen/lut/i20509_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41376 \sine_gen/lut/i4323_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41375 ( input A, B, C, D, output Z );

  LUT4 #("0x969A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41376 ( input A, B, C, D, output Z );

  LUT4 #("0x4F34") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41377 \sine_gen/lut/mux_7_Mux_0_i890_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41378 \sine_gen/lut/i20533_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41377 ( input A, B, C, D, output Z );

  LUT4 #("0xBA43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41378 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41379 \sine_gen/lut/i2160_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41380 \sine_gen/lut/mux_7_Mux_0_i142_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41379 ( input A, B, C, D, output Z );

  LUT4 #("0x49DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41380 ( input A, B, C, D, output Z );

  LUT4 #("0xEE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41381 \sine_gen/lut/i20531_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41382 \sine_gen/lut/i19787_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41381 ( input A, B, C, D, output Z );

  LUT4 #("0x38C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41382 ( input A, B, C, D, output Z );

  LUT4 #("0x6DA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41383 \sine_gen/lut/i20237_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41384 \sine_gen/lut/i3997_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41383 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41384 ( input A, B, C, D, output Z );

  LUT4 #("0xD4AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41385 \sine_gen/lut/i3986_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41386 \sine_gen/lut/i18579_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41385 ( input A, B, C, D, output Z );

  LUT4 #("0xC796") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41386 ( input A, B, C, D, output Z );

  LUT4 #("0x346D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41387 \sine_gen/lut/i20357_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41388 \sine_gen/lut/mux_6_Mux_0_i1017_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41387 ( input A, B, C, D, output Z );

  LUT4 #("0xA669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41388 ( input A, B, C, D, output Z );

  LUT4 #("0x261D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41389 \sine_gen/lut/i4771_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40585 \sine_gen/lut/i20337_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41389 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41390 \sine_gen/lut/i20411_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41391 \sine_gen/lut/mux_6_Mux_0_i986_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41390 ( input A, B, C, D, output Z );

  LUT4 #("0xFF32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41391 ( input A, B, C, D, output Z );

  LUT4 #("0x12C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41392 \sine_gen/lut/i376_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41393 \sine_gen/lut/mux_6_Mux_0_i954_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41392 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41393 ( input A, B, C, D, output Z );

  LUT4 #("0x5AD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41394 \sine_gen/lut/i377_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41395 \sine_gen/lut/mux_6_Mux_0_i890_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41394 ( input A, B, C, D, output Z );

  LUT4 #("0x575E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41395 ( input A, B, C, D, output Z );

  LUT4 #("0xAB61") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41396 \sine_gen/lut/mux_6_Mux_0_i844_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41397 \sine_gen/lut/i20359_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41396 ( input A, B, C, D, output Z );

  LUT4 #("0x9556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41397 ( input A, B, C, D, output Z );

  LUT4 #("0xC93C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41398 \sine_gen/lut/mux_6_Mux_0_i827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41399 \sine_gen/lut/i4594_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41398 ( input A, B, C, D, output Z );

  LUT4 #("0xC927") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41399 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41400 \sine_gen/lut/i4773_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41401 \sine_gen/lut/i9537_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41400 ( input A, B, C, D, output Z );

  LUT4 #("0x55AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41401 ( input A, B, C, D, output Z );

  LUT4 #("0xAE4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41402 \sine_gen/lut/mux_8_Mux_0_i157_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41403 \sine_gen/lut/i19550_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41402 ( input A, B, C, D, output Z );

  LUT4 #("0xDB04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41403 ( input A, B, C, D, output Z );

  LUT4 #("0x6169") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41404 \sine_gen/lut/mux_7_Mux_0_i954_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41405 \sine_gen/lut/i9535_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41404 ( input A, B, C, D, output Z );

  LUT4 #("0x7858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41405 ( input A, B, C, D, output Z );

  LUT4 #("0x7AD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41406 \sine_gen/lut/i19329_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41407 \sine_gen/lut/mux_6_Mux_0_i796_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41406 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41407 ( input A, B, C, D, output Z );

  LUT4 #("0x2A45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41408 \sine_gen/lut/i654_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41409 \sine_gen/lut/i20196_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41408 ( input A, B, C, D, output Z );

  LUT4 #("0x2C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41409 ( input A, B, C, D, output Z );

  LUT4 #("0xC32C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41410 \sine_gen/lut/mux_6_Mux_0_i699_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41411 \sine_gen/lut/mux_6_Mux_0_i716_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41410 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41411 ( input A, B, C, D, output Z );

  LUT4 #("0xF11D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41412 \sine_gen/lut/i20197_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41413 \sine_gen/lut/i20224_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41412 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41413 ( input A, B, C, D, output Z );

  LUT4 #("0x9692") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41414 \sine_gen/lut/mux_7_Mux_0_i1017_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41415 \sine_gen/lut/mux_7_Mux_0_i986_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41414 ( input A, B, C, D, output Z );

  LUT4 #("0x261D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41415 ( input A, B, C, D, output Z );

  LUT4 #("0x14A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41416 \sine_gen/lut/mux_6_Mux_0_i668_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41417 \sine_gen/lut/i20573_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41416 ( input A, B, C, D, output Z );

  LUT4 #("0xE549") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41417 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41418 \sine_gen/lut/i3715_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41124 \sine_gen/lut/i20254_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41418 ( input A, B, C, D, output Z );

  LUT4 #("0xBD4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41419 \sine_gen/lut/mux_6_Mux_0_i635_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41420 \sine_gen/lut/i19323_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41419 ( input A, B, C, D, output Z );

  LUT4 #("0x310F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41420 ( input A, B, C, D, output Z );

  LUT4 #("0xC934") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41421 \sine_gen/lut/i20571_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41422 \sine_gen/lut/i655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41421 ( input A, B, C, D, output Z );

  LUT4 #("0x3C93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41422 ( input A, B, C, D, output Z );

  LUT4 #("0xEF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41423 \sine_gen/lut/i4347_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41424 \sine_gen/lut/i3710_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41423 ( input A, B, C, D, output Z );

  LUT4 #("0x1C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41424 ( input A, B, C, D, output Z );

  LUT4 #("0x43F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41425 \sine_gen/lut/i19299_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41426 \sine_gen/lut/i4641_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41425 ( input A, B, C, D, output Z );

  LUT4 #("0xC31E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41426 ( input A, B, C, D, output Z );

  LUT4 #("0x9E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41427 \sine_gen/lut/i662_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41428 \sine_gen/lut/mux_6_Mux_0_i589_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41427 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41428 ( input A, B, C, D, output Z );

  LUT4 #("0xC70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41429 \sine_gen/lut/i19296_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41430 \sine_gen/lut/mux_6_Mux_0_i541_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41429 ( input A, B, C, D, output Z );

  LUT4 #("0xEC17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41430 ( input A, B, C, D, output Z );

  LUT4 #("0x8AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41431 \sine_gen/lut/i3704_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41432 \sine_gen/lut/i3705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41431 ( input A, B, C, D, output Z );

  LUT4 #("0x2BC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41432 ( input A, B, C, D, output Z );

  LUT4 #("0x0EE5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41433 \sine_gen/lut/i19293_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41434 \sine_gen/lut/mux_6_Mux_0_i526_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41433 ( input A, B, C, D, output Z );

  LUT4 #("0x5E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41434 ( input A, B, C, D, output Z );

  LUT4 #("0x82FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41435 \sine_gen/lut/mux_6_Mux_0_i491_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41436 \sine_gen/lut/i664_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41435 ( input A, B, C, D, output Z );

  LUT4 #("0x1B4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41436 ( input A, B, C, D, output Z );

  LUT4 #("0x6CD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41437 \sine_gen/lut/i20287_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41438 \sine_gen/lut/i4353_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41437 ( input A, B, C, D, output Z );

  LUT4 #("0xE31C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41438 ( input A, B, C, D, output Z );

  LUT4 #("0x42AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41439 \sine_gen/lut/mux_6_Mux_0_i460_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41440 \sine_gen/lut/i665_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41439 ( input A, B, C, D, output Z );

  LUT4 #("0x25CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41440 ( input A, B, C, D, output Z );

  LUT4 #("0x4D9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41441 \sine_gen/lut/i20194_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41442 \sine_gen/lut/i19491_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41441 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41442 ( input A, B, C, D, output Z );

  LUT4 #("0x71E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41443 \sine_gen/lut/i1403_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41444 \sine_gen/lut/i1404_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41443 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41444 ( input A, B, C, D, output Z );

  LUT4 #("0x318E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41445 \sine_gen/lut/i12263_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41446 \sine_gen/lut/i19497_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41445 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41446 ( input A, B, C, D, output Z );

  LUT4 #("0xBDB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41447 \sine_gen/lut/i3682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41448 \sine_gen/lut/mux_8_Mux_0_i460_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41447 ( input A, B, C, D, output Z );

  LUT4 #("0xAD6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41448 ( input A, B, C, D, output Z );

  LUT4 #("0x645A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41449 \sine_gen/lut/i677_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41450 \sine_gen/lut/mux_6_Mux_0_i348_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41449 ( input A, B, C, D, output Z );

  LUT4 #("0x1A87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41450 ( input A, B, C, D, output Z );

  LUT4 #("0x70CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41451 \sine_gen/lut/i3681_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41452 \sine_gen/lut/i20497_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41451 ( input A, B, C, D, output Z );

  LUT4 #("0xF24B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41452 ( input A, B, C, D, output Z );

  LUT4 #("0xCC93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41453 \sine_gen/lut/i678_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41454 \sine_gen/lut/mux_6_Mux_0_i270_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41453 ( input A, B, C, D, output Z );

  LUT4 #("0x6158") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41454 ( input A, B, C, D, output Z );

  LUT4 #("0x1C3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41455 \sine_gen/lut/i3678_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41456 \sine_gen/lut/mux_8_Mux_0_i491_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41455 ( input A, B, C, D, output Z );

  LUT4 #("0xE10F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41456 ( input A, B, C, D, output Z );

  LUT4 #("0x325A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41457 \sine_gen/lut/i3675_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41458 \sine_gen/lut/i3677_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41457 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41458 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41459 \sine_gen/lut/i1380_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41460 \sine_gen/lut/i682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41459 ( input A, B, C, D, output Z );

  LUT4 #("0x8991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41460 ( input A, B, C, D, output Z );

  LUT4 #("0x70E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41461 \sine_gen/lut/i4372_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41462 \sine_gen/lut/i3672_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41461 ( input A, B, C, D, output Z );

  LUT4 #("0xA99C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41462 ( input A, B, C, D, output Z );

  LUT4 #("0x71E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41463 \sine_gen/lut/mux_8_Mux_0_i668_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41464 \sine_gen/lut/i19551_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41463 ( input A, B, C, D, output Z );

  LUT4 #("0xAC4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41464 ( input A, B, C, D, output Z );

  LUT4 #("0x96BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41465 \sine_gen/lut/i4374_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41466 \sine_gen/lut/i3668_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41465 ( input A, B, C, D, output Z );

  LUT4 #("0x87E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41466 ( input A, B, C, D, output Z );

  LUT4 #("0x5924") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41467 \sine_gen/lut/mux_8_Mux_0_i699_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41468 \sine_gen/lut/i3667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41467 ( input A, B, C, D, output Z );

  LUT4 #("0xD450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41468 ( input A, B, C, D, output Z );

  LUT4 #("0x249B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41469 \sine_gen/lut/mux_8_Mux_0_i716_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41470 \sine_gen/lut/Mux_3963_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41469 ( input A, B, C, D, output Z );

  LUT4 #("0xAB53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41470 ( input A, B, C, D, output Z );

  LUT4 #("0x936C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41471 \sine_gen/lut/Mux_3931_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41472 \sine_gen/lut/i20499_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41471 ( input A, B, C, D, output Z );

  LUT4 #("0xC7CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41472 ( input A, B, C, D, output Z );

  LUT4 #("0x6669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2400 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41473 \sine_gen/lut/i18612_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41474 \sine_gen/lut/i18609_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41473 ( input A, B, C, D, output Z );

  LUT4 #("0x0F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41474 ( input A, B, C, D, output Z );

  LUT4 #("0x9879") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41475 \sine_gen/lut/mux_8_Mux_0_i827_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41476 \sine_gen/lut/i3660_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41475 ( input A, B, C, D, output Z );

  LUT4 #("0x9897") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41476 ( input A, B, C, D, output Z );

  LUT4 #("0xD463") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41477 \sine_gen/lut/i19581_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41478 \sine_gen/lut/i9529_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41477 ( input A, B, C, D, output Z );

  LUT4 #("0xDD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41478 ( input A, B, C, D, output Z );

  LUT4 #("0x5AD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41479 \sine_gen/lut/i1378_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41480 \sine_gen/lut/i685_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41479 ( input A, B, C, D, output Z );

  LUT4 #("0x7847") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41480 ( input A, B, C, D, output Z );

  LUT4 #("0xCE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41481 \sine_gen/lut/mux_8_Mux_0_i844_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41482 \sine_gen/lut/i3655_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41481 ( input A, B, C, D, output Z );

  LUT4 #("0x9336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41482 ( input A, B, C, D, output Z );

  LUT4 #("0x6E17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41483 \sine_gen/lut/i1376_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41484 \sine_gen/lut/i9527_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41483 ( input A, B, C, D, output Z );

  LUT4 #("0x22DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41484 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41485 \sine_gen/lut/i19584_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41486 \sine_gen/lut/Mux_579_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41485 ( input A, B, C, D, output Z );

  LUT4 #("0x718A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41486 ( input A, B, C, D, output Z );

  LUT4 #("0x3C96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41487 \sine_gen/lut/mux_8_Mux_0_i859_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41488 \sine_gen/lut/i3654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41487 ( input A, B, C, D, output Z );

  LUT4 #("0x1B6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41488 ( input A, B, C, D, output Z );

  LUT4 #("0x7E83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2422 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41489 \sine_gen/lut/i688_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41490 \sine_gen/lut/i1374_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41489 ( input A, B, C, D, output Z );

  LUT4 #("0xC933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41490 ( input A, B, C, D, output Z );

  LUT4 #("0xF81E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41491 \sine_gen/lut/i19653_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41492 \sine_gen/lut/i18615_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41491 ( input A, B, C, D, output Z );

  LUT4 #("0x4ABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41492 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41493 \sine_gen/lut/mux_8_Mux_0_i890_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41494 \sine_gen/lut/i3652_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41493 ( input A, B, C, D, output Z );

  LUT4 #("0xC6D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41494 ( input A, B, C, D, output Z );

  LUT4 #("0xEA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41495 \sine_gen/lut/Mux_584_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41496 \sine_gen/lut/i19587_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41495 ( input A, B, C, D, output Z );

  LUT4 #("0xB52D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41496 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41497 \sine_gen/lut/i1357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41498 \sine_gen/lut/i1363_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41497 ( input A, B, C, D, output Z );

  LUT4 #("0x2666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41498 ( input A, B, C, D, output Z );

  LUT4 #("0x2C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41499 \sine_gen/lut/i4390_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41500 \sine_gen/lut/Mux_3901_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41499 ( input A, B, C, D, output Z );

  LUT4 #("0xB0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41500 ( input A, B, C, D, output Z );

  LUT4 #("0xADA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41501 \sine_gen/lut/i3645_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41502 \sine_gen/lut/i19314_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41501 ( input A, B, C, D, output Z );

  LUT4 #("0xFB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41502 ( input A, B, C, D, output Z );

  LUT4 #("0xFE11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41503 \sine_gen/lut/i3644_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41504 \sine_gen/lut/mux_8_Mux_0_i954_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41503 ( input A, B, C, D, output Z );

  LUT4 #("0x3878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41504 ( input A, B, C, D, output Z );

  LUT4 #("0x2CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41505 \sine_gen/lut/i20277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41506 \sine_gen/lut/i4393_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41505 ( input A, B, C, D, output Z );

  LUT4 #("0x9962") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41506 ( input A, B, C, D, output Z );

  LUT4 #("0x3C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41507 \sine_gen/lut/i4394_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41508 \sine_gen/lut/i19082_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41507 ( input A, B, C, D, output Z );

  LUT4 #("0x23D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41508 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41509 \sine_gen/lut/i692_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41510 \sine_gen/lut/i19496_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41509 ( input A, B, C, D, output Z );

  LUT4 #("0xDB65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41510 ( input A, B, C, D, output Z );

  LUT4 #("0x636B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41511 \sine_gen/lut/i20591_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41512 \sine_gen/lut/i19409_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41511 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41512 ( input A, B, C, D, output Z );

  LUT4 #("0x7363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41513 \sine_gen/lut/i19614_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41514 \sine_gen/lut/Mux_911_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41513 ( input A, B, C, D, output Z );

  LUT4 #("0x17E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41514 ( input A, B, C, D, output Z );

  LUT4 #("0xEC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41515 \sine_gen/lut/Mux_941_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41516 \sine_gen/lut/i19617_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41515 ( input A, B, C, D, output Z );

  LUT4 #("0xBF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41516 ( input A, B, C, D, output Z );

  LUT4 #("0xC078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41517 \sine_gen/lut/i19400_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41518 \sine_gen/lut/Mux_973_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41517 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41518 ( input A, B, C, D, output Z );

  LUT4 #("0x965A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41519 \sine_gen/lut/i19212_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41520 \sine_gen.lut.i12353_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41519 ( input A, B, C, D, output Z );

  LUT4 #("0xB555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41520 ( input A, B, C, D, output Z );

  LUT4 #("0xFECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41521 \sine_gen/lut/i3385_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41522 \sine_gen/lut/Mux_3574_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41521 ( input A, B, C, D, output Z );

  LUT4 #("0xA226") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41522 ( input A, B, C, D, output Z );

  LUT4 #("0x87E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41523 \sine_gen/lut/i19245_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41524 \sine_gen/lut/i4398_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41523 ( input A, B, C, D, output Z );

  LUT4 #("0xD320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41524 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41525 \sine_gen/lut/i19236_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41496 \sine_gen/lut/i19239_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41525 ( input A, B, C, D, output Z );

  LUT4 #("0x6A52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41526 \sine_gen/lut/i710_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41527 \sine_gen/lut/i20593_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41526 ( input A, B, C, D, output Z );

  LUT4 #("0xD6BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41527 ( input A, B, C, D, output Z );

  LUT4 #("0xB54A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41528 \sine_gen/lut/i19233_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41529 \sine_gen/lut/Mux_3569_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41528 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41529 ( input A, B, C, D, output Z );

  LUT4 #("0x59A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41530 \sine_gen/lut/i4889_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41446 \sine_gen/lut/i19230_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41530 ( input A, B, C, D, output Z );

  LUT4 #("0x719E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41531 \sine_gen/lut/i4902_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41532 \sine_gen/lut/i19083_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41531 ( input A, B, C, D, output Z );

  LUT4 #("0x6B69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41532 ( input A, B, C, D, output Z );

  LUT4 #("0x39C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41533 \sine_gen/lut/i19008_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41534 \sine_gen/lut/i20507_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41533 ( input A, B, C, D, output Z );

  LUT4 #("0x2CDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41534 ( input A, B, C, D, output Z );

  LUT4 #("0x3CB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41535 \sine_gen/lut/i19641_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41536 \sine_gen/lut/i19080_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41535 ( input A, B, C, D, output Z );

  LUT4 #("0xAA95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41536 ( input A, B, C, D, output Z );

  LUT4 #("0xE11C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41537 \sine_gen/lut/i1059_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \sine_gen/lut/i1064_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41537 ( input A, B, C, D, output Z );

  LUT4 #("0x9296") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41538 \sine_gen/lut/i20365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41539 \sine_gen/lut/i20256_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41538 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41539 ( input A, B, C, D, output Z );

  LUT4 #("0x27D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41540 \sine_gen/lut/i9562_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41541 \sine_gen/lut/i9564_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41540 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41541 ( input A, B, C, D, output Z );

  LUT4 #("0x59AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41542 \sine_gen/lut/i725_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41543 \sine_gen/lut/i19394_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41542 ( input A, B, C, D, output Z );

  LUT4 #("0xD69C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41543 ( input A, B, C, D, output Z );

  LUT4 #("0x4699") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41544 \sine_gen/lut/i19328_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41545 \sine_gen/lut/i1058_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41544 ( input A, B, C, D, output Z );

  LUT4 #("0xD54A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41545 ( input A, B, C, D, output Z );

  LUT4 #("0x1AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41546 \sine_gen/lut/i19313_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41547 \sine_gen/lut/i19650_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41546 ( input A, B, C, D, output Z );

  LUT4 #("0x9E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41547 ( input A, B, C, D, output Z );

  LUT4 #("0x525A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41548 \sine_gen/lut/i996_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41549 \sine_gen/lut/i19325_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41548 ( input A, B, C, D, output Z );

  LUT4 #("0x99D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41549 ( input A, B, C, D, output Z );

  LUT4 #("0x6D3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2536 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41113 \sine_gen/lut/i1003_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41550 \sine_gen/lut/i1056_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41550 ( input A, B, C, D, output Z );

  LUT4 #("0x751A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41551 \sine_gen/lut/i1010_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41552 \sine_gen/lut/i1007_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41551 ( input A, B, C, D, output Z );

  LUT4 #("0xBC2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41552 ( input A, B, C, D, output Z );

  LUT4 #("0xB2CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41553 \sine_gen/lut/i19656_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41460 \sine_gen/lut/i2177_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41553 ( input A, B, C, D, output Z );

  LUT4 #("0xA99D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41554 \sine_gen/lut/i1017_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41555 \sine_gen/lut/i15641_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41554 ( input A, B, C, D, output Z );

  LUT4 #("0x13E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41555 ( input A, B, C, D, output Z );

  LUT4 #("0x992B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41556 \sine_gen/lut/i2180_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41557 \sine_gen/lut/i19659_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41556 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41557 ( input A, B, C, D, output Z );

  LUT4 #("0xA15E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2563 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41558 \sine_gen/lut/i19011_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41559 \sine_gen/lut/i20243_2_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41558 ( input A, B, C, D, output Z );

  LUT4 #("0xE1A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41559 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41455 \sine_gen/lut/i2183_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41560 \sine_gen/lut/i2182_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41560 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41561 \sine_gen/lut/i1034_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41562 \sine_gen/lut/i15638_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41561 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41562 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41563 \sine_gen/lut/i15629_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41564 \sine_gen/lut/i15627_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41563 ( input A, B, C, D, output Z );

  LUT4 #("0xD03D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41564 ( input A, B, C, D, output Z );

  LUT4 #("0x1886") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41565 \sine_gen/lut/i1029_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41566 \sine_gen/lut/i1021_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41565 ( input A, B, C, D, output Z );

  LUT4 #("0x51AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41566 ( input A, B, C, D, output Z );

  LUT4 #("0xDA4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41567 \sine_gen/lut/i1023_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41568 \sine_gen/lut/i15633_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41567 ( input A, B, C, D, output Z );

  LUT4 #("0xA5F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41568 ( input A, B, C, D, output Z );

  LUT4 #("0x4924") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41569 \sine_gen/lut/i20493_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41570 \sine_gen/lut/i19755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41569 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41570 ( input A, B, C, D, output Z );

  LUT4 #("0x7E05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41571 \sine_gen/lut/i2899_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41572 \sine_gen/lut/i20322_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41571 ( input A, B, C, D, output Z );

  LUT4 #("0x0DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41572 ( input A, B, C, D, output Z );

  LUT4 #("0xD296") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41573 \sine_gen/lut/i2186_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41574 \sine_gen/lut/i2898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41573 ( input A, B, C, D, output Z );

  LUT4 #("0xCE71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41574 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41575 \sine_gen/lut/i20491_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41576 \sine_gen/lut/i15636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41575 ( input A, B, C, D, output Z );

  LUT4 #("0x6695") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41576 ( input A, B, C, D, output Z );

  LUT4 #("0xB45B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41577 \sine_gen/lut/i19229_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41578 \sine_gen/lut/i20487_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41577 ( input A, B, C, D, output Z );

  LUT4 #("0x636B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41578 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2605 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41579 \sine_gen/lut/i15645_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41580 \sine_gen/lut/i20539_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41579 ( input A, B, C, D, output Z );

  LUT4 #("0x6118") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41580 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41581 \sine_gen/lut/i2879_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41582 \sine_gen/lut/i2201_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41581 ( input A, B, C, D, output Z );

  LUT4 #("0x8E75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41582 ( input A, B, C, D, output Z );

  LUT4 #("0x6519") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41515 \sine_gen/lut/Mux_2436_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41583 \sine_gen/lut/i2205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41583 ( input A, B, C, D, output Z );

  LUT4 #("0xDB6D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41584 \sine_gen/lut/i2209_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41585 \sine_gen/lut/i2877_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41584 ( input A, B, C, D, output Z );

  LUT4 #("0x6B43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41585 ( input A, B, C, D, output Z );

  LUT4 #("0xC99A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41586 \sine_gen/lut/i2875_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41587 \sine_gen/lut/i15647_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41586 ( input A, B, C, D, output Z );

  LUT4 #("0xA815") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41587 ( input A, B, C, D, output Z );

  LUT4 #("0x599A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41588 \sine_gen/lut/i19698_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41508 \sine_gen/lut/i19700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41588 ( input A, B, C, D, output Z );

  LUT4 #("0xA496") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41589 \sine_gen/lut/i2873_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41590 \sine_gen/lut/i20543_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41589 ( input A, B, C, D, output Z );

  LUT4 #("0x63A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41590 ( input A, B, C, D, output Z );

  LUT4 #("0x3C69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41591 \sine_gen/lut/i18611_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41592 \sine_gen/lut/i2220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41591 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41592 ( input A, B, C, D, output Z );

  LUT4 #("0xDB2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41593 \sine_gen/lut/i19703_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41594 \sine_gen/lut/i2871_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41593 ( input A, B, C, D, output Z );

  LUT4 #("0x83EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41594 ( input A, B, C, D, output Z );

  LUT4 #("0x30CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41595 \sine_gen/lut/i19704_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41532 \sine_gen/lut/i19701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41595 ( input A, B, C, D, output Z );

  LUT4 #("0xFE11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41596 \sine_gen/lut/i20258_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41597 \sine_gen/lut/i19014_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41596 ( input A, B, C, D, output Z );

  LUT4 #("0x27D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41597 ( input A, B, C, D, output Z );

  LUT4 #("0xA51E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41598 \sine_gen/lut/i2869_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41599 \sine_gen/lut/i2491_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41598 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41599 ( input A, B, C, D, output Z );

  LUT4 #("0xC39E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2640 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41600 \sine_gen/lut/i2502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41601 \sine_gen/lut/Mux_2406_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41600 ( input A, B, C, D, output Z );

  LUT4 #("0xD4AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41601 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41602 \sine_gen/lut/i19170_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41603 \sine_gen/lut/i20421_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41602 ( input A, B, C, D, output Z );

  LUT4 #("0xC779") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41603 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41228 \sine_gen/lut/i18699_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40618 \sine_gen/lut/i2505_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41604 \sine_gen/lut/i18702_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41605 \sine_gen/lut/i2512_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41604 ( input A, B, C, D, output Z );

  LUT4 #("0xEC3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41605 ( input A, B, C, D, output Z );

  LUT4 #("0x326C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2660 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41606 \sine_gen/lut/i2516_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41607 \sine_gen/lut/i18705_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41606 ( input A, B, C, D, output Z );

  LUT4 #("0xDA59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41607 ( input A, B, C, D, output Z );

  LUT4 #("0xDD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41608 \sine_gen/lut/i2521_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41609 \sine_gen/lut/i2518_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41608 ( input A, B, C, D, output Z );

  LUT4 #("0x4BDA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41609 ( input A, B, C, D, output Z );

  LUT4 #("0xCC67") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41610 \sine_gen/lut/i2524_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41611 \sine_gen/lut/i20553_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41610 ( input A, B, C, D, output Z );

  LUT4 #("0x6636") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41611 ( input A, B, C, D, output Z );

  LUT4 #("0xC378") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2677 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41612 \sine_gen/lut/i12329_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41613 \sine_gen/lut/i2529_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41612 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41613 ( input A, B, C, D, output Z );

  LUT4 #("0xDC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41614 \sine_gen/lut/i9541_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41615 \sine_gen/lut/i2839_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41614 ( input A, B, C, D, output Z );

  LUT4 #("0x5A9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41615 ( input A, B, C, D, output Z );

  LUT4 #("0x6C17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41616 \sine_gen/lut/i9539_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41356 \sine_gen/lut/i19782_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41616 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2686 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41617 \sine_gen/lut/i9533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41618 \sine_gen/lut/i19788_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41617 ( input A, B, C, D, output Z );

  LUT4 #("0x551B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41618 ( input A, B, C, D, output Z );

  LUT4 #("0xF807") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41619 \sine_gen/lut/i2558_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41620 \sine_gen/lut/i19169_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41619 ( input A, B, C, D, output Z );

  LUT4 #("0x2A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41620 ( input A, B, C, D, output Z );

  LUT4 #("0x6619") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2696 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41621 \sine_gen/lut/i2551_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41622 \sine_gen/lut/i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41621 ( input A, B, C, D, output Z );

  LUT4 #("0x715A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41622 ( input A, B, C, D, output Z );

  LUT4 #("0x3C43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41623 \sine_gen.lut.i12880_1_lut_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41624 \sine_gen.lut.i1703_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41623 ( input A, B, C, D, output Z );

  LUT4 #("0x01FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41624 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41625 \sine_gen/lut/i20406_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41626 \sine_gen.lut.i12121_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41625 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41626 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2710 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41627 \sine_gen/lut/i4825_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41628 \sine_gen/lut/i3250_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41627 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41628 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2713 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41629 \sine_gen/lut/mux_7_Mux_0_i475_3_lut_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41630 \sine_gen/lut/i20389_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41629 ( input A, B, C, D, output Z );

  LUT4 #("0x0FC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41630 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2717 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41631 \sine_gen/lut/i20171_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41632 \sine_gen/lut/i20173_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41631 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41632 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2719 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41633 \sine_gen/lut/i20577_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41634 \sine_gen/lut/i20387_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41633 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41634 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2720 ( input D1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41635 \sine_gen/lut/Mux_2121_i7_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41636 \sine_gen/lut/i20468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41635 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41636 ( input A, B, C, D, output Z );

  LUT4 #("0x8155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2725 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41637 \sine_gen/lut/mux_8_Mux_0_i475_3_lut_3_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41638 \sine_gen/lut/i20392_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41637 ( input A, B, C, D, output Z );

  LUT4 #("0x4B4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41638 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2727 ( input C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41639 \sine_gen/lut/i6389_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41640 \sine_gen/lut/i8124_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41639 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41640 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2728 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41641 \sine_gen/lut/i19209_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41642 \sine_gen/lut/i20390_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41641 ( input A, B, C, D, output Z );

  LUT4 #("0xA5AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41642 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2733 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41026 \sine_gen/lut/Mux_3920_i15_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41643 \sine_gen/lut/i19644_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41643 ( input A, B, C, D, output Z );

  LUT4 #("0x9A9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2745 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41644 \sine_gen/lut/i20569_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41645 \sine_gen.lut.i12196_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41644 ( input A, B, C, D, output Z );

  LUT4 #("0xC03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41645 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2752 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41646 \sine_gen/lut/Mux_626_i7_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41647 \sine_gen/lut/i12254_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41646 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41647 ( input A, B, C, D, output Z );

  LUT4 #("0xB0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2754 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41648 \sine_gen/lut/i4562_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41649 \sine_gen/lut/i20227_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41648 ( input A, B, C, D, output Z );

  LUT4 #("0x33C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41649 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2756 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/lut/i7950_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41650 \sine_gen/lut/i19791_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41650 ( input A, B, C, D, output Z );

  LUT4 #("0x9C9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2758 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41651 \sine_gen/lut/Mux_2443_i7_3_lut_3_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41652 \sine_gen/lut/i12321_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41651 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41652 ( input A, B, C, D, output Z );

  LUT4 #("0xDD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2764 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41653 \sine_gen/lut/Mux_3616_i7_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41654 \sine_gen/lut/i1_2_lut_3_lut_adj_49 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41653 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41654 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2774 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41655 \sine_gen/lut/i4256_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41656 \sine_gen/lut/i12407_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41655 ( input A, B, C, D, output Z );

  LUT4 #("0x9A9A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41656 ( input A, B, C, D, output Z );

  LUT4 #("0x88AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2776 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41657 \sine_gen/lut/i20451_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41658 \sine_gen/lut/i20547_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41657 ( input A, B, C, D, output Z );

  LUT4 #("0x4488") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41658 ( input A, B, C, D, output Z );

  LUT4 #("0xA555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2782 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41659 \sine_gen/lut/i20423_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41658 \sine_gen/lut/i20503_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41659 ( input A, B, C, D, output Z );

  LUT4 #("0x6600") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2785 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41660 \sine_gen/lut/i20585_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41661 \sine_gen/lut/i20414_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41660 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41661 ( input A, B, C, D, output Z );

  LUT4 #("0x6060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2788 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41662 \sine_gen/lut/Mux_948_i7_3_lut_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41663 \sine_gen/lut/i1266_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41662 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41663 ( input A, B, C, D, output Z );

  LUT4 #("0xA5AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut41664 \sine_gen/lut/i1739_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41665 \sine_gen.lut.i12268_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41664 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41665 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2793 ( input C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41666 \sine_gen/lut/i12868_1_lut_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41667 \sine_gen/lut/i4694_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41666 ( input A, B, C, D, output Z );

  LUT4 #("0x1F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41667 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2798 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41668 \sine_gen/lut/i2761_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41669 \sine_gen/lut/i7955_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41668 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41669 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2809 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41670 \sine_gen/lut/i19404_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41262 \sine_gen/lut/i7776_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41670 ( input A, B, C, D, output Z );

  LUT4 #("0xA5AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2813 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41671 \sine_gen/lut/i19119_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40707 \sine_gen/lut/i19136_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41671 ( input A, B, C, D, output Z );

  LUT4 #("0xF03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2816 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41672 \sine_gen/i4_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \sine_gen/i1_2_lut_adj_64 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data1_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41672 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2820 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40867 \sine_gen/lut/i19511_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2821 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41673 \sine_gen/lut/i19448_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41673 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2823 ( input D1, C1, B1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41674 \sine_gen/lut/i3242_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41675 \sine_gen/lut/i7_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41674 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41675 ( input A, B, C, D, output Z );

  LUT4 #("0x1133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2835 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41676 \sine_gen/lut/i3221_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41677 \sine_gen/lut/i19218_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41676 ( input A, B, C, D, output Z );

  LUT4 #("0x88DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41677 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2840 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40012 \sine_gen/lut/i19715_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2841 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40846 \sine_gen/lut/i18560_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2852 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40670 \sine_gen/lut/i2405_1_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41678 \sine_gen/lut/i4768_1_lut_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41678 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2854 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2855 ( input D0, C0, B0, A0, output F0 );

  lut40424 \sine_gen/lut/address2[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2866 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address2[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2867 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address2[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2869 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address1[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2870 ( input D0, C0, B0, A0, output F0 );

  lut40072 \sine_gen/lut/address1[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2871 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut41679 \sine_gen/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \sine_gen/lut/address1[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41679 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2872 ( input D0, C0, B0, A0, output F0 );

  lut40493 \sine_gen/lut/address2[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2876 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41680 \sine_gen/lut/i3117_1_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41681 \sine_gen/lut/i20408_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41680 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41681 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2878 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address3[8]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2879 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address3[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2880 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address3[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2881 ( input D0, C0, B0, A0, output F0 );

  lut40507 \sine_gen/lut/address3[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2886 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40554 \sine_gen/lut/i4506_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2890 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut41682 \sine_gen/lut/i19421_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41682 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2896 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40766 \sine_gen/lut/i19094_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2902 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40043 \sine_gen/lut/i18919_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2903 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40849 \sine_gen/lut/i19765_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2915 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40043 \sine_gen/lut/i19637_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2917 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41683 \sine_gen/lut/i19485_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41683 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2922 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41684 \sine_gen/lut/i19566_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41684 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2923 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40546 \sine_gen/lut/i19574_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2926 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40444 \sine_gen/lut/i18774_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2928 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40546 \sine_gen/lut/i19727_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2934 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40546 \sine_gen/lut/i19776_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2935 ( input D0, C0, B0, A0, output F0 );

  lut40491 \sine_gen/lut/address3[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2941 ( input C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41639 \sine_gen/lut/i910_1_lut_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 \sine_gen/lut/i5814_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2944 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40768 \sine_gen/lut/i19628_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2945 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40356 \sine_gen/lut/i19635_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2961 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41685 \tw_gen/i36_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41685 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2962 ( input D0, C0, B0, A0, output F0 );

  lut40864 \tw_gen/i10_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_2963 ( input D0, C0, B0, A0, output F0 );

  lut41686 \tw_gen/i9_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41686 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2964 ( input D0, C0, B0, A0, output F0 );

  lut41687 \tw_gen/div_18_i202_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41687 ( input A, B, C, D, output Z );

  LUT4 #("0x0290") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2969 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40849 \sine_gen/lut/i19547_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_lut_SLICE_2978 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41688 \sine_gen/lut/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41689 \sine_gen/lut/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/lut/data2_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41688 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41689 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2983 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41690 \sine_gen/lut/i1_2_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \sine_gen/lut/i6171_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41690 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_lut_SLICE_2984 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40043 \sine_gen/lut/i18817_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2986 ( output F0 );
  wire   GNDI;

  lut41691 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41691 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_mult_17 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, B3, B2, B0, output O19, O18, O17, O16, O15, O14, O13, O12, 
    O11, O10, O9, O8, O7, O6, O5, O4, O3, O2, O1 );
  wire   GNDI;

  MAC16_B \tw_gen/mult_17 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), .A4(A4), 
    .A3(A3), .A2(A2), .A1(A1), .A0(GNDI), .B15(GNDI), .B14(GNDI), .B13(GNDI), 
    .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), .B8(GNDI), .B7(GNDI), 
    .B6(GNDI), .B5(GNDI), .B4(GNDI), .B3(B3), .B2(B2), .B1(GNDI), .B0(B0), 
    .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), 
    .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), 
    .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), 
    .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(), .O29(), .O28(), .O27(), 
    .O26(), .O25(), .O24(), .O23(), .O22(), .O21(), .O20(), .O19(O19), 
    .O18(O18), .O17(O17), .O16(O16), .O15(O15), .O14(O14), .O13(O13), 
    .O12(O12), .O11(O11), .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), 
    .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A13 => O13) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A12 => O13) = (0:0:0,0:0:0);
    (A12 => O12) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A11 => O13) = (0:0:0,0:0:0);
    (A11 => O12) = (0:0:0,0:0:0);
    (A11 => O11) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A10 => O13) = (0:0:0,0:0:0);
    (A10 => O12) = (0:0:0,0:0:0);
    (A10 => O11) = (0:0:0,0:0:0);
    (A10 => O10) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A9 => O13) = (0:0:0,0:0:0);
    (A9 => O12) = (0:0:0,0:0:0);
    (A9 => O11) = (0:0:0,0:0:0);
    (A9 => O10) = (0:0:0,0:0:0);
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A8 => O13) = (0:0:0,0:0:0);
    (A8 => O12) = (0:0:0,0:0:0);
    (A8 => O11) = (0:0:0,0:0:0);
    (A8 => O10) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A7 => O13) = (0:0:0,0:0:0);
    (A7 => O12) = (0:0:0,0:0:0);
    (A7 => O11) = (0:0:0,0:0:0);
    (A7 => O10) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A4 => O13) = (0:0:0,0:0:0);
    (A4 => O12) = (0:0:0,0:0:0);
    (A4 => O11) = (0:0:0,0:0:0);
    (A4 => O10) = (0:0:0,0:0:0);
    (A4 => O9) = (0:0:0,0:0:0);
    (A4 => O8) = (0:0:0,0:0:0);
    (A4 => O7) = (0:0:0,0:0:0);
    (A4 => O6) = (0:0:0,0:0:0);
    (A4 => O5) = (0:0:0,0:0:0);
    (A4 => O4) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A3 => O13) = (0:0:0,0:0:0);
    (A3 => O12) = (0:0:0,0:0:0);
    (A3 => O11) = (0:0:0,0:0:0);
    (A3 => O10) = (0:0:0,0:0:0);
    (A3 => O9) = (0:0:0,0:0:0);
    (A3 => O8) = (0:0:0,0:0:0);
    (A3 => O7) = (0:0:0,0:0:0);
    (A3 => O6) = (0:0:0,0:0:0);
    (A3 => O5) = (0:0:0,0:0:0);
    (A3 => O4) = (0:0:0,0:0:0);
    (A3 => O3) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A2 => O13) = (0:0:0,0:0:0);
    (A2 => O12) = (0:0:0,0:0:0);
    (A2 => O11) = (0:0:0,0:0:0);
    (A2 => O10) = (0:0:0,0:0:0);
    (A2 => O9) = (0:0:0,0:0:0);
    (A2 => O8) = (0:0:0,0:0:0);
    (A2 => O7) = (0:0:0,0:0:0);
    (A2 => O6) = (0:0:0,0:0:0);
    (A2 => O5) = (0:0:0,0:0:0);
    (A2 => O4) = (0:0:0,0:0:0);
    (A2 => O3) = (0:0:0,0:0:0);
    (A2 => O2) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A1 => O13) = (0:0:0,0:0:0);
    (A1 => O12) = (0:0:0,0:0:0);
    (A1 => O11) = (0:0:0,0:0:0);
    (A1 => O10) = (0:0:0,0:0:0);
    (A1 => O9) = (0:0:0,0:0:0);
    (A1 => O8) = (0:0:0,0:0:0);
    (A1 => O7) = (0:0:0,0:0:0);
    (A1 => O6) = (0:0:0,0:0:0);
    (A1 => O5) = (0:0:0,0:0:0);
    (A1 => O4) = (0:0:0,0:0:0);
    (A1 => O3) = (0:0:0,0:0:0);
    (A1 => O2) = (0:0:0,0:0:0);
    (A1 => O1) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B2 => O13) = (0:0:0,0:0:0);
    (B2 => O12) = (0:0:0,0:0:0);
    (B2 => O11) = (0:0:0,0:0:0);
    (B2 => O10) = (0:0:0,0:0:0);
    (B2 => O9) = (0:0:0,0:0:0);
    (B2 => O8) = (0:0:0,0:0:0);
    (B2 => O7) = (0:0:0,0:0:0);
    (B2 => O6) = (0:0:0,0:0:0);
    (B2 => O5) = (0:0:0,0:0:0);
    (B2 => O4) = (0:0:0,0:0:0);
    (B2 => O3) = (0:0:0,0:0:0);
    (B2 => O2) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b0";
  defparam INST10.B_SIGNED = "0b0";
endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset ( output PADDI, input reset );
  wire   GNDI;

  BB_B_B \reset_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(reset));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule
