
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000062c  00800100  00003410  000034a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003410  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000120  0080072c  0080072c  00003ad0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003ad0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000419c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00004228  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005abd  00000000  00000000  000044e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001646  00000000  00000000  00009fa5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ece  00000000  00000000  0000b5eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ca4  00000000  00000000  0000d4bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000186f  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000344c  00000000  00000000  0000f9cf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__ctors_end>
       4:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       8:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      10:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      14:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      18:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      1c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      20:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      24:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      28:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      2c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      30:	0c 94 31 18 	jmp	0x3062	; 0x3062 <__vector_12>
      34:	0c 94 5e 18 	jmp	0x30bc	; 0x30bc <__vector_13>
      38:	0c 94 8b 18 	jmp	0x3116	; 0x3116 <__vector_14>
      3c:	0c 94 3f 19 	jmp	0x327e	; 0x327e <__vector_15>
      40:	0c 94 1d 18 	jmp	0x303a	; 0x303a <__vector_16>
      44:	0c 94 27 18 	jmp	0x304e	; 0x304e <__vector_17>
      48:	0c 94 90 03 	jmp	0x720	; 0x720 <__vector_18>
      4c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      50:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      54:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      58:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      5c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      60:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      64:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      68:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      6c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      70:	0c 94 b8 18 	jmp	0x3170	; 0x3170 <__vector_28>
      74:	0c 94 e5 18 	jmp	0x31ca	; 0x31ca <__vector_29>
      78:	0c 94 12 19 	jmp	0x3224	; 0x3224 <__vector_30>
      7c:	0c 94 49 19 	jmp	0x3292	; 0x3292 <__vector_31>
      80:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      84:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      88:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      8c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      90:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      94:	9e 0f       	add	r25, r30
      96:	a7 0f       	add	r26, r23
      98:	b0 0f       	add	r27, r16
      9a:	c2 0f       	add	r28, r18
      9c:	b9 0f       	add	r27, r25
      9e:	cb 0f       	add	r28, r27
      a0:	d4 0f       	add	r29, r20
      a2:	dd 0f       	add	r29, r29
      a4:	e6 0f       	add	r30, r22
      a6:	fd 10       	cpse	r15, r13
      a8:	ef 0f       	add	r30, r31
      aa:	fd 10       	cpse	r15, r13
      ac:	fd 10       	cpse	r15, r13
      ae:	fd 10       	cpse	r15, r13
      b0:	fd 10       	cpse	r15, r13
      b2:	fd 10       	cpse	r15, r13
      b4:	fd 10       	cpse	r15, r13
      b6:	fd 10       	cpse	r15, r13
      b8:	fd 10       	cpse	r15, r13
      ba:	fd 10       	cpse	r15, r13
      bc:	fd 10       	cpse	r15, r13
      be:	f8 0f       	add	r31, r24
      c0:	01 10       	cpse	r0, r1
      c2:	0a 10       	cpse	r0, r10
      c4:	13 10       	cpse	r1, r3
      c6:	fd 10       	cpse	r15, r13
      c8:	fd 10       	cpse	r15, r13
      ca:	fd 10       	cpse	r15, r13
      cc:	fd 10       	cpse	r15, r13
      ce:	fd 10       	cpse	r15, r13
      d0:	fd 10       	cpse	r15, r13
      d2:	fd 10       	cpse	r15, r13
      d4:	fd 10       	cpse	r15, r13
      d6:	fd 10       	cpse	r15, r13
      d8:	fd 10       	cpse	r15, r13
      da:	fd 10       	cpse	r15, r13
      dc:	fd 10       	cpse	r15, r13
      de:	fd 10       	cpse	r15, r13
      e0:	fd 10       	cpse	r15, r13
      e2:	fd 10       	cpse	r15, r13
      e4:	fd 10       	cpse	r15, r13
      e6:	fd 10       	cpse	r15, r13
      e8:	fd 10       	cpse	r15, r13
      ea:	fd 10       	cpse	r15, r13
      ec:	fd 10       	cpse	r15, r13
      ee:	fd 10       	cpse	r15, r13
      f0:	fd 10       	cpse	r15, r13
      f2:	fd 10       	cpse	r15, r13
      f4:	fd 10       	cpse	r15, r13
      f6:	fd 10       	cpse	r15, r13
      f8:	fd 10       	cpse	r15, r13
      fa:	fd 10       	cpse	r15, r13
      fc:	fd 10       	cpse	r15, r13
      fe:	fd 10       	cpse	r15, r13
     100:	fd 10       	cpse	r15, r13
     102:	fd 10       	cpse	r15, r13
     104:	fd 10       	cpse	r15, r13
     106:	fd 10       	cpse	r15, r13
     108:	fd 10       	cpse	r15, r13
     10a:	fd 10       	cpse	r15, r13
     10c:	fd 10       	cpse	r15, r13
     10e:	fd 10       	cpse	r15, r13
     110:	fd 10       	cpse	r15, r13
     112:	fd 10       	cpse	r15, r13
     114:	fd 10       	cpse	r15, r13
     116:	fd 10       	cpse	r15, r13
     118:	fd 10       	cpse	r15, r13
     11a:	fd 10       	cpse	r15, r13
     11c:	fd 10       	cpse	r15, r13
     11e:	fd 10       	cpse	r15, r13
     120:	fd 10       	cpse	r15, r13
     122:	fd 10       	cpse	r15, r13
     124:	fd 10       	cpse	r15, r13
     126:	fd 10       	cpse	r15, r13
     128:	fd 10       	cpse	r15, r13
     12a:	fd 10       	cpse	r15, r13
     12c:	fd 10       	cpse	r15, r13
     12e:	fd 10       	cpse	r15, r13
     130:	fd 10       	cpse	r15, r13
     132:	fd 10       	cpse	r15, r13
     134:	fd 10       	cpse	r15, r13
     136:	1c 10       	cpse	r1, r12
     138:	25 10       	cpse	r2, r5
     13a:	fd 10       	cpse	r15, r13
     13c:	fd 10       	cpse	r15, r13
     13e:	fd 10       	cpse	r15, r13
     140:	fd 10       	cpse	r15, r13
     142:	fd 10       	cpse	r15, r13
     144:	fd 10       	cpse	r15, r13
     146:	fd 10       	cpse	r15, r13
     148:	2e 10       	cpse	r2, r14
     14a:	37 10       	cpse	r3, r7
     14c:	40 10       	cpse	r4, r0
     14e:	49 10       	cpse	r4, r9
     150:	52 10       	cpse	r5, r2
     152:	5b 10       	cpse	r5, r11
     154:	64 10       	cpse	r6, r4
     156:	6d 10       	cpse	r6, r13
     158:	76 10       	cpse	r7, r6
     15a:	7f 10       	cpse	r7, r15
     15c:	fd 10       	cpse	r15, r13
     15e:	88 10       	cpse	r8, r8
     160:	91 10       	cpse	r9, r1
     162:	9a 10       	cpse	r9, r10
     164:	a3 10       	cpse	r10, r3
     166:	ac 10       	cpse	r10, r12
     168:	b5 10       	cpse	r11, r5
     16a:	be 10       	cpse	r11, r14
     16c:	c7 10       	cpse	r12, r7
     16e:	fd 10       	cpse	r15, r13
     170:	fd 10       	cpse	r15, r13
     172:	fd 10       	cpse	r15, r13
     174:	fd 10       	cpse	r15, r13
     176:	fd 10       	cpse	r15, r13
     178:	fd 10       	cpse	r15, r13
     17a:	fd 10       	cpse	r15, r13
     17c:	fd 10       	cpse	r15, r13
     17e:	fd 10       	cpse	r15, r13
     180:	fd 10       	cpse	r15, r13
     182:	fd 10       	cpse	r15, r13
     184:	fd 10       	cpse	r15, r13
     186:	fd 10       	cpse	r15, r13
     188:	fd 10       	cpse	r15, r13
     18a:	fd 10       	cpse	r15, r13
     18c:	fd 10       	cpse	r15, r13
     18e:	fd 10       	cpse	r15, r13
     190:	fd 10       	cpse	r15, r13
     192:	fd 10       	cpse	r15, r13
     194:	fd 10       	cpse	r15, r13
     196:	fd 10       	cpse	r15, r13
     198:	fd 10       	cpse	r15, r13
     19a:	fd 10       	cpse	r15, r13
     19c:	fd 10       	cpse	r15, r13
     19e:	fd 10       	cpse	r15, r13
     1a0:	fd 10       	cpse	r15, r13
     1a2:	fd 10       	cpse	r15, r13
     1a4:	fd 10       	cpse	r15, r13
     1a6:	fd 10       	cpse	r15, r13
     1a8:	fd 10       	cpse	r15, r13
     1aa:	fd 10       	cpse	r15, r13
     1ac:	fd 10       	cpse	r15, r13
     1ae:	fd 10       	cpse	r15, r13
     1b0:	fd 10       	cpse	r15, r13
     1b2:	fd 10       	cpse	r15, r13
     1b4:	fd 10       	cpse	r15, r13
     1b6:	fd 10       	cpse	r15, r13
     1b8:	fd 10       	cpse	r15, r13
     1ba:	fd 10       	cpse	r15, r13
     1bc:	fd 10       	cpse	r15, r13
     1be:	fd 10       	cpse	r15, r13
     1c0:	fd 10       	cpse	r15, r13
     1c2:	fd 10       	cpse	r15, r13
     1c4:	fd 10       	cpse	r15, r13
     1c6:	fd 10       	cpse	r15, r13
     1c8:	fd 10       	cpse	r15, r13
     1ca:	fd 10       	cpse	r15, r13
     1cc:	fd 10       	cpse	r15, r13
     1ce:	fd 10       	cpse	r15, r13
     1d0:	fd 10       	cpse	r15, r13
     1d2:	fd 10       	cpse	r15, r13
     1d4:	fd 10       	cpse	r15, r13
     1d6:	fd 10       	cpse	r15, r13
     1d8:	fd 10       	cpse	r15, r13
     1da:	fd 10       	cpse	r15, r13
     1dc:	fd 10       	cpse	r15, r13
     1de:	fd 10       	cpse	r15, r13
     1e0:	fd 10       	cpse	r15, r13
     1e2:	fd 10       	cpse	r15, r13
     1e4:	fd 10       	cpse	r15, r13
     1e6:	fd 10       	cpse	r15, r13
     1e8:	fd 10       	cpse	r15, r13
     1ea:	fd 10       	cpse	r15, r13
     1ec:	fd 10       	cpse	r15, r13
     1ee:	fd 10       	cpse	r15, r13
     1f0:	fd 10       	cpse	r15, r13
     1f2:	fd 10       	cpse	r15, r13
     1f4:	fd 10       	cpse	r15, r13
     1f6:	fd 10       	cpse	r15, r13
     1f8:	fd 10       	cpse	r15, r13
     1fa:	fd 10       	cpse	r15, r13
     1fc:	fd 10       	cpse	r15, r13
     1fe:	fd 10       	cpse	r15, r13
     200:	fd 10       	cpse	r15, r13
     202:	fd 10       	cpse	r15, r13
     204:	fd 10       	cpse	r15, r13
     206:	fd 10       	cpse	r15, r13
     208:	fd 10       	cpse	r15, r13
     20a:	fd 10       	cpse	r15, r13
     20c:	fd 10       	cpse	r15, r13
     20e:	fd 10       	cpse	r15, r13
     210:	fd 10       	cpse	r15, r13
     212:	fd 10       	cpse	r15, r13
     214:	fd 10       	cpse	r15, r13
     216:	fd 10       	cpse	r15, r13
     218:	fd 10       	cpse	r15, r13
     21a:	fd 10       	cpse	r15, r13
     21c:	fd 10       	cpse	r15, r13
     21e:	fd 10       	cpse	r15, r13
     220:	fd 10       	cpse	r15, r13
     222:	fd 10       	cpse	r15, r13
     224:	fd 10       	cpse	r15, r13
     226:	d0 10       	cpse	r13, r0
     228:	d9 10       	cpse	r13, r9
     22a:	e2 10       	cpse	r14, r2
     22c:	eb 10       	cpse	r14, r11
     22e:	fd 10       	cpse	r15, r13
     230:	fd 10       	cpse	r15, r13
     232:	fd 10       	cpse	r15, r13
     234:	fd 10       	cpse	r15, r13
     236:	fd 10       	cpse	r15, r13
     238:	fd 10       	cpse	r15, r13
     23a:	fd 10       	cpse	r15, r13
     23c:	fd 10       	cpse	r15, r13
     23e:	fd 10       	cpse	r15, r13
     240:	fd 10       	cpse	r15, r13
     242:	fd 10       	cpse	r15, r13
     244:	fd 10       	cpse	r15, r13
     246:	fd 10       	cpse	r15, r13
     248:	fd 10       	cpse	r15, r13
     24a:	fd 10       	cpse	r15, r13
     24c:	fd 10       	cpse	r15, r13
     24e:	fd 10       	cpse	r15, r13
     250:	fd 10       	cpse	r15, r13
     252:	fd 10       	cpse	r15, r13
     254:	fd 10       	cpse	r15, r13
     256:	fd 10       	cpse	r15, r13
     258:	fd 10       	cpse	r15, r13
     25a:	fd 10       	cpse	r15, r13
     25c:	fd 10       	cpse	r15, r13
     25e:	fd 10       	cpse	r15, r13
     260:	fd 10       	cpse	r15, r13
     262:	fd 10       	cpse	r15, r13
     264:	fd 10       	cpse	r15, r13
     266:	fd 10       	cpse	r15, r13
     268:	fd 10       	cpse	r15, r13
     26a:	fd 10       	cpse	r15, r13
     26c:	fd 10       	cpse	r15, r13
     26e:	fd 10       	cpse	r15, r13
     270:	fd 10       	cpse	r15, r13
     272:	fd 10       	cpse	r15, r13
     274:	fd 10       	cpse	r15, r13
     276:	fd 10       	cpse	r15, r13
     278:	fd 10       	cpse	r15, r13
     27a:	fd 10       	cpse	r15, r13
     27c:	fd 10       	cpse	r15, r13
     27e:	fd 10       	cpse	r15, r13
     280:	fd 10       	cpse	r15, r13
     282:	fd 10       	cpse	r15, r13
     284:	fd 10       	cpse	r15, r13
     286:	fd 10       	cpse	r15, r13
     288:	fd 10       	cpse	r15, r13
     28a:	fd 10       	cpse	r15, r13
     28c:	fd 10       	cpse	r15, r13
     28e:	fd 10       	cpse	r15, r13
     290:	fd 10       	cpse	r15, r13
     292:	f4 10       	cpse	r15, r4
     294:	f5 12       	cpse	r15, r21
     296:	3d 13       	cpse	r19, r29
     298:	49 13       	cpse	r20, r25
     29a:	57 13       	cpse	r21, r23
     29c:	65 13       	cpse	r22, r21
     29e:	7e 13       	cpse	r23, r30
     2a0:	71 13       	cpse	r23, r17
     2a2:	97 13       	cpse	r25, r23
     2a4:	8b 13       	cpse	r24, r27
     2a6:	a3 13       	cpse	r26, r19
     2a8:	af 13       	cpse	r26, r31
     2aa:	17 13       	cpse	r17, r23
     2ac:	00 13       	cpse	r16, r16
     2ae:	ce 13       	cpse	r28, r30
     2b0:	da 13       	cpse	r29, r26
     2b2:	e5 13       	cpse	r30, r21
     2b4:	e5 13       	cpse	r30, r21
     2b6:	e5 13       	cpse	r30, r21
     2b8:	e5 13       	cpse	r30, r21
     2ba:	e5 13       	cpse	r30, r21
     2bc:	e5 13       	cpse	r30, r21
     2be:	e5 13       	cpse	r30, r21
     2c0:	e5 13       	cpse	r30, r21
     2c2:	e5 13       	cpse	r30, r21
     2c4:	e5 13       	cpse	r30, r21
     2c6:	e5 13       	cpse	r30, r21
     2c8:	e5 13       	cpse	r30, r21
     2ca:	e5 13       	cpse	r30, r21
     2cc:	e5 13       	cpse	r30, r21
     2ce:	e5 13       	cpse	r30, r21
     2d0:	e5 13       	cpse	r30, r21
     2d2:	e5 13       	cpse	r30, r21
     2d4:	e5 13       	cpse	r30, r21
     2d6:	e5 13       	cpse	r30, r21
     2d8:	e5 13       	cpse	r30, r21
     2da:	e5 13       	cpse	r30, r21
     2dc:	e5 13       	cpse	r30, r21
     2de:	e5 13       	cpse	r30, r21
     2e0:	e5 13       	cpse	r30, r21
     2e2:	e5 13       	cpse	r30, r21
     2e4:	e5 13       	cpse	r30, r21
     2e6:	e5 13       	cpse	r30, r21
     2e8:	e5 13       	cpse	r30, r21
     2ea:	e5 13       	cpse	r30, r21
     2ec:	e5 13       	cpse	r30, r21
     2ee:	e5 13       	cpse	r30, r21
     2f0:	e5 13       	cpse	r30, r21
     2f2:	e5 13       	cpse	r30, r21
     2f4:	e5 13       	cpse	r30, r21
     2f6:	e5 13       	cpse	r30, r21
     2f8:	e5 13       	cpse	r30, r21
     2fa:	bb 13       	cpse	r27, r27
     2fc:	c7 13       	cpse	r28, r23

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	d8 e0       	ldi	r29, 0x08	; 8
     306:	de bf       	out	0x3e, r29	; 62
     308:	cd bf       	out	0x3d, r28	; 61

0000030a <__do_copy_data>:
     30a:	17 e0       	ldi	r17, 0x07	; 7
     30c:	a0 e0       	ldi	r26, 0x00	; 0
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	e0 e1       	ldi	r30, 0x10	; 16
     312:	f4 e3       	ldi	r31, 0x34	; 52
     314:	02 c0       	rjmp	.+4      	; 0x31a <__do_copy_data+0x10>
     316:	05 90       	lpm	r0, Z+
     318:	0d 92       	st	X+, r0
     31a:	ac 32       	cpi	r26, 0x2C	; 44
     31c:	b1 07       	cpc	r27, r17
     31e:	d9 f7       	brne	.-10     	; 0x316 <__do_copy_data+0xc>

00000320 <__do_clear_bss>:
     320:	18 e0       	ldi	r17, 0x08	; 8
     322:	ac e2       	ldi	r26, 0x2C	; 44
     324:	b7 e0       	ldi	r27, 0x07	; 7
     326:	01 c0       	rjmp	.+2      	; 0x32a <.do_clear_bss_start>

00000328 <.do_clear_bss_loop>:
     328:	1d 92       	st	X+, r1

0000032a <.do_clear_bss_start>:
     32a:	ac 34       	cpi	r26, 0x4C	; 76
     32c:	b1 07       	cpc	r27, r17
     32e:	e1 f7       	brne	.-8      	; 0x328 <.do_clear_bss_loop>
     330:	0e 94 9e 01 	call	0x33c	; 0x33c <main>
     334:	0c 94 06 1a 	jmp	0x340c	; 0x340c <_exit>

00000338 <__bad_interrupt>:
     338:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000033c <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     33c:	0e 94 80 17 	call	0x2f00	; 0x2f00 <main_init>
	
	while(1){	
		wdt_reset();
     340:	a8 95       	wdr
		EventHandleEvent();
     342:	0e 94 ce 15 	call	0x2b9c	; 0x2b9c <EventHandleEvent>
     346:	fc cf       	rjmp	.-8      	; 0x340 <main+0x4>

00000348 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     348:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     34a:	92 95       	swap	r25
     34c:	9f 70       	andi	r25, 0x0F	; 15
     34e:	90 fd       	sbrc	r25, 0
     350:	0b c0       	rjmp	.+22     	; 0x368 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     352:	e8 2f       	mov	r30, r24
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	e2 54       	subi	r30, 0x42	; 66
     360:	f8 4f       	sbci	r31, 0xF8	; 248
     362:	91 e0       	ldi	r25, 0x01	; 1
     364:	90 83       	st	Z, r25
     366:	09 c0       	rjmp	.+18     	; 0x37a <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     368:	e8 2f       	mov	r30, r24
     36a:	f0 e0       	ldi	r31, 0x00	; 0
     36c:	ee 0f       	add	r30, r30
     36e:	ff 1f       	adc	r31, r31
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e2 54       	subi	r30, 0x42	; 66
     376:	f8 4f       	sbci	r31, 0xF8	; 248
     378:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     37a:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     37c:	92 95       	swap	r25
     37e:	96 95       	lsr	r25
     380:	97 70       	andi	r25, 0x07	; 7
     382:	90 fd       	sbrc	r25, 0
     384:	0b c0       	rjmp	.+22     	; 0x39c <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     386:	e8 2f       	mov	r30, r24
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	ee 0f       	add	r30, r30
     390:	ff 1f       	adc	r31, r31
     392:	e2 54       	subi	r30, 0x42	; 66
     394:	f8 4f       	sbci	r31, 0xF8	; 248
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	91 83       	std	Z+1, r25	; 0x01
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     39c:	e8 2f       	mov	r30, r24
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ee 0f       	add	r30, r30
     3a2:	ff 1f       	adc	r31, r31
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	e2 54       	subi	r30, 0x42	; 66
     3aa:	f8 4f       	sbci	r31, 0xF8	; 248
     3ac:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     3ae:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     3b0:	92 95       	swap	r25
     3b2:	96 95       	lsr	r25
     3b4:	96 95       	lsr	r25
     3b6:	93 70       	andi	r25, 0x03	; 3
     3b8:	90 fd       	sbrc	r25, 0
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     3bc:	e8 2f       	mov	r30, r24
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	ee 0f       	add	r30, r30
     3c2:	ff 1f       	adc	r31, r31
     3c4:	ee 0f       	add	r30, r30
     3c6:	ff 1f       	adc	r31, r31
     3c8:	e2 54       	subi	r30, 0x42	; 66
     3ca:	f8 4f       	sbci	r31, 0xF8	; 248
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	92 83       	std	Z+2, r25	; 0x02
     3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     3d2:	e8 2f       	mov	r30, r24
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	ee 0f       	add	r30, r30
     3d8:	ff 1f       	adc	r31, r31
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	e2 54       	subi	r30, 0x42	; 66
     3e0:	f8 4f       	sbci	r31, 0xF8	; 248
     3e2:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     3e4:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     3e6:	96 95       	lsr	r25
     3e8:	96 95       	lsr	r25
     3ea:	96 95       	lsr	r25
     3ec:	90 fd       	sbrc	r25, 0
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     3f0:	e8 2f       	mov	r30, r24
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	ee 0f       	add	r30, r30
     3f6:	ff 1f       	adc	r31, r31
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	e2 54       	subi	r30, 0x42	; 66
     3fe:	f8 4f       	sbci	r31, 0xF8	; 248
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	83 83       	std	Z+3, r24	; 0x03
     404:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     406:	e8 2f       	mov	r30, r24
     408:	f0 e0       	ldi	r31, 0x00	; 0
     40a:	ee 0f       	add	r30, r30
     40c:	ff 1f       	adc	r31, r31
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	e2 54       	subi	r30, 0x42	; 66
     414:	f8 4f       	sbci	r31, 0xF8	; 248
     416:	13 82       	std	Z+3, r1	; 0x03
     418:	08 95       	ret

0000041a <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     41a:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     41c:	76 9a       	sbi	0x0e, 6	; 14
}
     41e:	08 95       	ret

00000420 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     420:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     422:	77 9a       	sbi	0x0e, 7	; 14
}
     424:	08 95       	ret

00000426 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     426:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     428:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     42a:	08 95       	ret

0000042c <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     42c:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     42e:	6e 9a       	sbi	0x0d, 6	; 13
}
     430:	08 95       	ret

00000432 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     432:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     434:	6f 9a       	sbi	0x0d, 7	; 13
}
     436:	08 95       	ret

00000438 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     438:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     43a:	24 9a       	sbi	0x04, 4	; 4

}
     43c:	08 95       	ret

0000043e <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     43e:	80 91 df 07 	lds	r24, 0x07DF
     442:	88 23       	and	r24, r24
     444:	21 f0       	breq	.+8      	; 0x44e <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     446:	10 92 df 07 	sts	0x07DF, r1
		display_down();
     44a:	0e 94 37 14 	call	0x286e	; 0x286e <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     44e:	80 91 e0 07 	lds	r24, 0x07E0
     452:	88 23       	and	r24, r24
     454:	21 f0       	breq	.+8      	; 0x45e <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     456:	10 92 e0 07 	sts	0x07E0, r1
		display_up();		
     45a:	0e 94 19 14 	call	0x2832	; 0x2832 <display_up>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     45e:	80 91 c8 07 	lds	r24, 0x07C8
     462:	88 23       	and	r24, r24
     464:	21 f0       	breq	.+8      	; 0x46e <buttons_react+0x30>
		led_set(LED_ID_TC);
     466:	85 e0       	ldi	r24, 0x05	; 5
     468:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
     46c:	03 c0       	rjmp	.+6      	; 0x474 <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     46e:	85 e0       	ldi	r24, 0x05	; 5
     470:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     474:	80 91 c4 07 	lds	r24, 0x07C4
     478:	88 23       	and	r24, r24
     47a:	21 f0       	breq	.+8      	; 0x484 <buttons_react+0x46>
		led_set(LED_ID_TV);
     47c:	86 e0       	ldi	r24, 0x06	; 6
     47e:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
     482:	03 c0       	rjmp	.+6      	; 0x48a <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TV);
     484:	86 e0       	ldi	r24, 0x06	; 6
     486:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     48a:	80 91 c1 07 	lds	r24, 0x07C1
     48e:	88 23       	and	r24, r24
     490:	21 f0       	breq	.+8      	; 0x49a <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     492:	87 e0       	ldi	r24, 0x07	; 7
     494:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
     498:	03 c0       	rjmp	.+6      	; 0x4a0 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     49a:	87 e0       	ldi	r24, 0x07	; 7
     49c:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     4a0:	80 91 c9 07 	lds	r24, 0x07C9
     4a4:	88 23       	and	r24, r24
     4a6:	21 f0       	breq	.+8      	; 0x4b0 <buttons_react+0x72>
		led_set(LED_ID_KOBI);
     4a8:	88 e0       	ldi	r24, 0x08	; 8
     4aa:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
     4ae:	03 c0       	rjmp	.+6      	; 0x4b6 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_KOBI);
     4b0:	88 e0       	ldi	r24, 0x08	; 8
     4b2:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     4b6:	80 91 c5 07 	lds	r24, 0x07C5
     4ba:	88 23       	and	r24, r24
     4bc:	21 f0       	breq	.+8      	; 0x4c6 <buttons_react+0x88>
		led_set(LED_ID_AD);
     4be:	89 e0       	ldi	r24, 0x09	; 9
     4c0:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
     4c4:	03 c0       	rjmp	.+6      	; 0x4cc <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     4c6:	89 e0       	ldi	r24, 0x09	; 9
     4c8:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	}
		
		
	
	
	button_key1=0;
     4cc:	10 92 2d 07 	sts	0x072D, r1
	if(button_state[BUTTON_ID_TMS]){
     4d0:	80 91 c0 07 	lds	r24, 0x07C0
     4d4:	88 23       	and	r24, r24
     4d6:	19 f0       	breq	.+6      	; 0x4de <buttons_react+0xa0>
		button_key1|=1;
     4d8:	81 e0       	ldi	r24, 0x01	; 1
     4da:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     4de:	80 91 c8 07 	lds	r24, 0x07C8
     4e2:	88 23       	and	r24, r24
     4e4:	29 f0       	breq	.+10     	; 0x4f0 <buttons_react+0xb2>
		button_key1|=1<<1;
     4e6:	80 91 2d 07 	lds	r24, 0x072D
     4ea:	82 60       	ori	r24, 0x02	; 2
     4ec:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     4f0:	80 91 c4 07 	lds	r24, 0x07C4
     4f4:	88 23       	and	r24, r24
     4f6:	29 f0       	breq	.+10     	; 0x502 <buttons_react+0xc4>
		button_key1|=1<<2;
     4f8:	80 91 2d 07 	lds	r24, 0x072D
     4fc:	84 60       	ori	r24, 0x04	; 4
     4fe:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     502:	80 91 c1 07 	lds	r24, 0x07C1
     506:	88 23       	and	r24, r24
     508:	29 f0       	breq	.+10     	; 0x514 <buttons_react+0xd6>
		button_key1|=1<<3;
     50a:	80 91 2d 07 	lds	r24, 0x072D
     50e:	88 60       	ori	r24, 0x08	; 8
     510:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     514:	80 91 c5 07 	lds	r24, 0x07C5
     518:	88 23       	and	r24, r24
     51a:	29 f0       	breq	.+10     	; 0x526 <buttons_react+0xe8>
		button_key1|=1<<4;
     51c:	80 91 2d 07 	lds	r24, 0x072D
     520:	80 61       	ori	r24, 0x10	; 16
     522:	80 93 2d 07 	sts	0x072D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     526:	80 91 c9 07 	lds	r24, 0x07C9
     52a:	88 23       	and	r24, r24
     52c:	29 f0       	breq	.+10     	; 0x538 <buttons_react+0xfa>
		button_key1|=1<<5;
     52e:	80 91 2d 07 	lds	r24, 0x072D
     532:	80 62       	ori	r24, 0x20	; 32
     534:	80 93 2d 07 	sts	0x072D, r24
	}
	
	button_key2=0;
     538:	10 92 2c 07 	sts	0x072C, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     53c:	80 91 c2 07 	lds	r24, 0x07C2
     540:	88 23       	and	r24, r24
     542:	19 f0       	breq	.+6      	; 0x54a <buttons_react+0x10c>
		button_key2|=1;
     544:	81 e0       	ldi	r24, 0x01	; 1
     546:	80 93 2c 07 	sts	0x072C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     54a:	80 91 c3 07 	lds	r24, 0x07C3
     54e:	88 23       	and	r24, r24
     550:	29 f0       	breq	.+10     	; 0x55c <buttons_react+0x11e>
		button_key2|=1<<1;
     552:	80 91 2c 07 	lds	r24, 0x072C
     556:	82 60       	ori	r24, 0x02	; 2
     558:	80 93 2c 07 	sts	0x072C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     55c:	80 91 bf 07 	lds	r24, 0x07BF
     560:	88 23       	and	r24, r24
     562:	29 f0       	breq	.+10     	; 0x56e <buttons_react+0x130>
		button_key2|=1<<3;
     564:	80 91 2c 07 	lds	r24, 0x072C
     568:	88 60       	ori	r24, 0x08	; 8
     56a:	80 93 2c 07 	sts	0x072C, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     56e:	80 91 be 07 	lds	r24, 0x07BE
     572:	88 23       	and	r24, r24
     574:	29 f0       	breq	.+10     	; 0x580 <buttons_react+0x142>
		button_key2|=1<<2;
     576:	80 91 2c 07 	lds	r24, 0x072C
     57a:	84 60       	ori	r24, 0x04	; 4
     57c:	80 93 2c 07 	sts	0x072C, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     580:	80 91 c6 07 	lds	r24, 0x07C6
     584:	88 23       	and	r24, r24
     586:	29 f0       	breq	.+10     	; 0x592 <buttons_react+0x154>
		button_key2|=1<<5;
     588:	80 91 2c 07 	lds	r24, 0x072C
     58c:	80 62       	ori	r24, 0x20	; 32
     58e:	80 93 2c 07 	sts	0x072C, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     592:	80 91 c7 07 	lds	r24, 0x07C7
     596:	88 23       	and	r24, r24
     598:	29 f0       	breq	.+10     	; 0x5a4 <buttons_react+0x166>
		button_key2|=1<<4;
     59a:	80 91 2c 07 	lds	r24, 0x072C
     59e:	80 61       	ori	r24, 0x10	; 16
     5a0:	80 93 2c 07 	sts	0x072C, r24
     5a4:	08 95       	ret

000005a6 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     5a6:	85 b7       	in	r24, 0x35	; 53
     5a8:	8f 7e       	andi	r24, 0xEF	; 239
     5aa:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     5ac:	8d b1       	in	r24, 0x0d	; 13
     5ae:	8f 6b       	ori	r24, 0xBF	; 191
     5b0:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     5b2:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     5b4:	8d b1       	in	r24, 0x0d	; 13
     5b6:	8f 67       	ori	r24, 0x7F	; 127
     5b8:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     5ba:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     5bc:	84 b1       	in	r24, 0x04	; 4
     5be:	8f 6e       	ori	r24, 0xEF	; 239
     5c0:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     5c2:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     5c4:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     5c6:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     5c8:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     5ca:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     5cc:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     5ce:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     5d0:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     5d2:	43 9a       	sbi	0x08, 3	; 8
     5d4:	e5 ee       	ldi	r30, 0xE5	; 229
     5d6:	f7 e0       	ldi	r31, 0x07	; 7
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     5d8:	cf 01       	movw	r24, r30
     5da:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     5dc:	21 e0       	ldi	r18, 0x01	; 1
     5de:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     5e0:	e8 17       	cp	r30, r24
     5e2:	f9 07       	cpc	r31, r25
     5e4:	e1 f7       	brne	.-8      	; 0x5de <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     5e6:	08 95       	ret

000005e8 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     5e8:	cf 92       	push	r12
     5ea:	df 92       	push	r13
     5ec:	ef 92       	push	r14
     5ee:	ff 92       	push	r15
     5f0:	0f 93       	push	r16
     5f2:	1f 93       	push	r17
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
		
		
	col1_input_high();
     5f8:	cd e0       	ldi	r28, 0x0D	; 13
     5fa:	d2 e0       	ldi	r29, 0x02	; 2
     5fc:	fe 01       	movw	r30, r28
     5fe:	09 95       	icall
	col2_input_high();
     600:	00 e1       	ldi	r16, 0x10	; 16
     602:	12 e0       	ldi	r17, 0x02	; 2
     604:	f8 01       	movw	r30, r16
     606:	09 95       	icall
	col3_input_high();
     608:	0f 2e       	mov	r0, r31
     60a:	f3 e1       	ldi	r31, 0x13	; 19
     60c:	ef 2e       	mov	r14, r31
     60e:	f2 e0       	ldi	r31, 0x02	; 2
     610:	ff 2e       	mov	r15, r31
     612:	f0 2d       	mov	r31, r0
     614:	f7 01       	movw	r30, r14
     616:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     618:	f8 01       	movw	r30, r16
     61a:	09 95       	icall
	col3_input_high();
     61c:	f7 01       	movw	r30, r14
     61e:	09 95       	icall
	col1_low();
     620:	0e 94 16 02 	call	0x42c	; 0x42c <col1_low>
	
		
	button_read_col(0);
     624:	0f 2e       	mov	r0, r31
     626:	f4 ea       	ldi	r31, 0xA4	; 164
     628:	cf 2e       	mov	r12, r31
     62a:	f1 e0       	ldi	r31, 0x01	; 1
     62c:	df 2e       	mov	r13, r31
     62e:	f0 2d       	mov	r31, r0
     630:	80 e0       	ldi	r24, 0x00	; 0
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	f6 01       	movw	r30, r12
     636:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     638:	fe 01       	movw	r30, r28
     63a:	09 95       	icall
	col3_input_high();
     63c:	f7 01       	movw	r30, r14
     63e:	09 95       	icall
	col2_low();
     640:	0e 94 19 02 	call	0x432	; 0x432 <col2_low>
	
	button_read_col(1);
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	f6 01       	movw	r30, r12
     64a:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     64c:	fe 01       	movw	r30, r28
     64e:	09 95       	icall
	col2_input_high();
     650:	f8 01       	movw	r30, r16
     652:	09 95       	icall
	col3_low();	
     654:	0e 94 1c 02 	call	0x438	; 0x438 <col3_low>
	
	button_read_col(2);
     658:	82 e0       	ldi	r24, 0x02	; 2
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	f6 01       	movw	r30, r12
     65e:	09 95       	icall
	
			
	col1_input_high();
     660:	fe 01       	movw	r30, r28
     662:	09 95       	icall
	col2_input_high();
     664:	f8 01       	movw	r30, r16
     666:	09 95       	icall
	col3_input_high();
     668:	f7 01       	movw	r30, r14
     66a:	09 95       	icall
     66c:	eb ec       	ldi	r30, 0xCB	; 203
     66e:	f7 e0       	ldi	r31, 0x07	; 7
     670:	ae eb       	ldi	r26, 0xBE	; 190
     672:	b7 e0       	ldi	r27, 0x07	; 7
     674:	05 ee       	ldi	r16, 0xE5	; 229
     676:	17 e0       	ldi	r17, 0x07	; 7
     678:	87 ed       	ldi	r24, 0xD7	; 215
     67a:	97 e0       	ldi	r25, 0x07	; 7
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     67c:	af 01       	movw	r20, r30
     67e:	44 5f       	subi	r20, 0xF4	; 244
     680:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     682:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     684:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     686:	60 81       	ld	r22, Z
     688:	66 23       	and	r22, r22
     68a:	59 f4       	brne	.+22     	; 0x6a2 <button_multiplex_cycle+0xba>
     68c:	6c 91       	ld	r22, X
     68e:	61 30       	cpi	r22, 0x01	; 1
     690:	41 f4       	brne	.+16     	; 0x6a2 <button_multiplex_cycle+0xba>
     692:	e8 01       	movw	r28, r16
     694:	68 81       	ld	r22, Y
     696:	61 30       	cpi	r22, 0x01	; 1
     698:	81 f4       	brne	.+32     	; 0x6ba <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     69a:	ec 01       	movw	r28, r24
     69c:	78 83       	st	Y, r23
			button_released[i]=0;
     69e:	e8 01       	movw	r28, r16
     6a0:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     6a2:	e9 01       	movw	r28, r18
     6a4:	28 81       	ld	r18, Y
     6a6:	21 30       	cpi	r18, 0x01	; 1
     6a8:	41 f4       	brne	.+16     	; 0x6ba <button_multiplex_cycle+0xd2>
     6aa:	2c 91       	ld	r18, X
     6ac:	22 23       	and	r18, r18
     6ae:	29 f4       	brne	.+10     	; 0x6ba <button_multiplex_cycle+0xd2>
     6b0:	e8 01       	movw	r28, r16
     6b2:	28 81       	ld	r18, Y
     6b4:	22 23       	and	r18, r18
     6b6:	09 f4       	brne	.+2      	; 0x6ba <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     6b8:	78 83       	st	Y, r23
     6ba:	31 96       	adiw	r30, 0x01	; 1
     6bc:	11 96       	adiw	r26, 0x01	; 1
     6be:	0f 5f       	subi	r16, 0xFF	; 255
     6c0:	1f 4f       	sbci	r17, 0xFF	; 255
     6c2:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     6c4:	e4 17       	cp	r30, r20
     6c6:	f5 07       	cpc	r31, r21
     6c8:	e9 f6       	brne	.-70     	; 0x684 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     6ca:	0e 94 1f 02 	call	0x43e	; 0x43e <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     6ce:	ab ec       	ldi	r26, 0xCB	; 203
     6d0:	b7 e0       	ldi	r27, 0x07	; 7
     6d2:	ee eb       	ldi	r30, 0xBE	; 190
     6d4:	f7 e0       	ldi	r31, 0x07	; 7
     6d6:	8c e0       	ldi	r24, 0x0C	; 12
     6d8:	01 90       	ld	r0, Z+
     6da:	0d 92       	st	X+, r0
     6dc:	81 50       	subi	r24, 0x01	; 1
     6de:	e1 f7       	brne	.-8      	; 0x6d8 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     6e0:	df 91       	pop	r29
     6e2:	cf 91       	pop	r28
     6e4:	1f 91       	pop	r17
     6e6:	0f 91       	pop	r16
     6e8:	ff 90       	pop	r15
     6ea:	ef 90       	pop	r14
     6ec:	df 90       	pop	r13
     6ee:	cf 90       	pop	r12
     6f0:	08 95       	ret

000006f2 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     6f2:	2e eb       	ldi	r18, 0xBE	; 190
     6f4:	37 e0       	ldi	r19, 0x07	; 7
     6f6:	28 0f       	add	r18, r24
     6f8:	31 1d       	adc	r19, r1
}
     6fa:	f9 01       	movw	r30, r18
     6fc:	80 81       	ld	r24, Z
     6fe:	08 95       	ret

00000700 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     700:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     702:	10 98       	cbi	0x02, 0	; 2
}
     704:	08 95       	ret

00000706 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     706:	10 9a       	sbi	0x02, 0	; 2
}
     708:	08 95       	ret

0000070a <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     70a:	10 98       	cbi	0x02, 0	; 2
}
     70c:	08 95       	ret

0000070e <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     70e:	0e 94 83 03 	call	0x706	; 0x706 <buzzer_on>
	buzz_cycles=6;
     712:	86 e0       	ldi	r24, 0x06	; 6
     714:	80 93 2e 07 	sts	0x072E, r24
	buzzer_count=4;	
     718:	84 e0       	ldi	r24, 0x04	; 4
     71a:	80 93 2f 07 	sts	0x072F, r24
}
     71e:	08 95       	ret

00000720 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     720:	1f 92       	push	r1
     722:	0f 92       	push	r0
     724:	0f b6       	in	r0, 0x3f	; 63
     726:	0f 92       	push	r0
     728:	11 24       	eor	r1, r1
     72a:	2f 93       	push	r18
     72c:	3f 93       	push	r19
     72e:	4f 93       	push	r20
     730:	5f 93       	push	r21
     732:	6f 93       	push	r22
     734:	7f 93       	push	r23
     736:	8f 93       	push	r24
     738:	9f 93       	push	r25
     73a:	af 93       	push	r26
     73c:	bf 93       	push	r27
     73e:	cf 93       	push	r28
     740:	ef 93       	push	r30
     742:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     744:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     748:	c0 ff       	sbrs	r28, 0
     74a:	08 c0       	rjmp	.+16     	; 0x75c <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     74c:	87 e0       	ldi	r24, 0x07	; 7
     74e:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     752:	ee ee       	ldi	r30, 0xEE	; 238
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	80 81       	ld	r24, Z
     758:	8e 7f       	andi	r24, 0xFE	; 254
     75a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     75c:	c6 ff       	sbrs	r28, 6
     75e:	08 c0       	rjmp	.+16     	; 0x770 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     760:	88 e0       	ldi	r24, 0x08	; 8
     762:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     766:	ee ee       	ldi	r30, 0xEE	; 238
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	8f 7b       	andi	r24, 0xBF	; 191
     76e:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     770:	c5 ff       	sbrs	r28, 5
     772:	08 c0       	rjmp	.+16     	; 0x784 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     774:	89 e0       	ldi	r24, 0x09	; 9
     776:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     77a:	eb ed       	ldi	r30, 0xDB	; 219
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	80 81       	ld	r24, Z
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	80 83       	st	Z, r24
	}
	return;
}
     784:	ff 91       	pop	r31
     786:	ef 91       	pop	r30
     788:	cf 91       	pop	r28
     78a:	bf 91       	pop	r27
     78c:	af 91       	pop	r26
     78e:	9f 91       	pop	r25
     790:	8f 91       	pop	r24
     792:	7f 91       	pop	r23
     794:	6f 91       	pop	r22
     796:	5f 91       	pop	r21
     798:	4f 91       	pop	r20
     79a:	3f 91       	pop	r19
     79c:	2f 91       	pop	r18
     79e:	0f 90       	pop	r0
     7a0:	0f be       	out	0x3f, r0	; 63
     7a2:	0f 90       	pop	r0
     7a4:	1f 90       	pop	r1
     7a6:	18 95       	reti

000007a8 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     7a8:	85 e0       	ldi	r24, 0x05	; 5
     7aa:	0e 94 8b 07 	call	0xf16	; 0xf16 <can_init>
	CANSTMOB=0;
     7ae:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     7b2:	eb ed       	ldi	r30, 0xDB	; 219
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	80 81       	ld	r24, Z
     7b8:	88 6b       	ori	r24, 0xB8	; 184
     7ba:	80 83       	st	Z, r24
	CANIE1=0x7F;
     7bc:	8f e7       	ldi	r24, 0x7F	; 127
     7be:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     7c2:	8f ef       	ldi	r24, 0xFF	; 255
     7c4:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     7c8:	10 92 fc 07 	sts	0x07FC, r1
	can_queue_tail=0;
     7cc:	10 92 fe 07 	sts	0x07FE, r1
	can_Status=CAN_Ready;
     7d0:	10 92 fd 07 	sts	0x07FD, r1
	can_rx=0;
     7d4:	10 92 00 08 	sts	0x0800, r1
     7d8:	10 92 ff 07 	sts	0x07FF, r1
}
     7dc:	08 95       	ret

000007de <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     7de:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     7e0:	70 87       	std	Z+8, r23	; 0x08
     7e2:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     7e4:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     7e6:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     7e8:	53 83       	std	Z+3, r21	; 0x03
     7ea:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     7ec:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     7ee:	8f ef       	ldi	r24, 0xFF	; 255
     7f0:	97 e0       	ldi	r25, 0x07	; 7
     7f2:	a0 e0       	ldi	r26, 0x00	; 0
     7f4:	b0 e0       	ldi	r27, 0x00	; 0
     7f6:	82 87       	std	Z+10, r24	; 0x0a
     7f8:	93 87       	std	Z+11, r25	; 0x0b
     7fa:	a4 87       	std	Z+12, r26	; 0x0c
     7fc:	b5 87       	std	Z+13, r27	; 0x0d
}
     7fe:	08 95       	ret

00000800 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     800:	90 93 00 08 	sts	0x0800, r25
     804:	80 93 ff 07 	sts	0x07FF, r24
	can_rx->cmd=CMD_RX_DATA;
     808:	25 e0       	ldi	r18, 0x05	; 5
     80a:	fc 01       	movw	r30, r24
     80c:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     80e:	80 91 ff 07 	lds	r24, 0x07FF
     812:	90 91 00 08 	lds	r25, 0x0800
     816:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
}
     81a:	08 95       	ret

0000081c <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     81c:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <can_get_status>
	CANGIE|=(1<<ENIT);
     820:	eb ed       	ldi	r30, 0xDB	; 219
     822:	f0 e0       	ldi	r31, 0x00	; 0
     824:	80 81       	ld	r24, Z
     826:	80 68       	ori	r24, 0x80	; 128
     828:	80 83       	st	Z, r24
}
     82a:	08 95       	ret

0000082c <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     82c:	90 91 fc 07 	lds	r25, 0x07FC
     830:	80 91 fe 07 	lds	r24, 0x07FE
     834:	98 17       	cp	r25, r24
     836:	41 f1       	breq	.+80     	; 0x888 <CANSendData+0x5c>
		if(can_rx!=0){
     838:	e0 91 ff 07 	lds	r30, 0x07FF
     83c:	f0 91 00 08 	lds	r31, 0x0800
     840:	30 97       	sbiw	r30, 0x00	; 0
     842:	41 f0       	breq	.+16     	; 0x854 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     844:	8c e0       	ldi	r24, 0x0C	; 12
     846:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     848:	80 91 ff 07 	lds	r24, 0x07FF
     84c:	90 91 00 08 	lds	r25, 0x0800
     850:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     854:	e0 91 fe 07 	lds	r30, 0x07FE
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	ee 0f       	add	r30, r30
     85c:	ff 1f       	adc	r31, r31
     85e:	ee 50       	subi	r30, 0x0E	; 14
     860:	f8 4f       	sbci	r31, 0xF8	; 248
     862:	a0 81       	ld	r26, Z
     864:	b1 81       	ldd	r27, Z+1	; 0x01
     866:	82 e0       	ldi	r24, 0x02	; 2
     868:	11 96       	adiw	r26, 0x01	; 1
     86a:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     86c:	80 81       	ld	r24, Z
     86e:	91 81       	ldd	r25, Z+1	; 0x01
     870:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
     874:	88 23       	and	r24, r24
     876:	21 f0       	breq	.+8      	; 0x880 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     878:	81 e0       	ldi	r24, 0x01	; 1
     87a:	0e 94 66 14 	call	0x28cc	; 0x28cc <AddError>
     87e:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	80 93 fd 07 	sts	0x07FD, r24
     886:	08 95       	ret
		}		
	}else if(can_rx!=0){
     888:	e0 91 ff 07 	lds	r30, 0x07FF
     88c:	f0 91 00 08 	lds	r31, 0x0800
     890:	30 97       	sbiw	r30, 0x00	; 0
     892:	41 f0       	breq	.+16     	; 0x8a4 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     894:	85 e0       	ldi	r24, 0x05	; 5
     896:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     898:	80 91 ff 07 	lds	r24, 0x07FF
     89c:	90 91 00 08 	lds	r25, 0x0800
     8a0:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
     8a4:	08 95       	ret

000008a6 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     8a6:	cf 93       	push	r28
     8a8:	df 93       	push	r29
     8aa:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     8ac:	e0 91 fc 07 	lds	r30, 0x07FC
     8b0:	f0 e0       	ldi	r31, 0x00	; 0
     8b2:	cf 01       	movw	r24, r30
     8b4:	01 96       	adiw	r24, 0x01	; 1
     8b6:	65 e0       	ldi	r22, 0x05	; 5
     8b8:	70 e0       	ldi	r23, 0x00	; 0
     8ba:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
     8be:	20 91 fe 07 	lds	r18, 0x07FE
     8c2:	30 e0       	ldi	r19, 0x00	; 0
     8c4:	82 17       	cp	r24, r18
     8c6:	93 07       	cpc	r25, r19
     8c8:	49 f0       	breq	.+18     	; 0x8dc <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     8ca:	ee 0f       	add	r30, r30
     8cc:	ff 1f       	adc	r31, r31
     8ce:	ee 50       	subi	r30, 0x0E	; 14
     8d0:	f8 4f       	sbci	r31, 0xF8	; 248
     8d2:	d1 83       	std	Z+1, r29	; 0x01
     8d4:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     8d6:	80 93 fc 07 	sts	0x07FC, r24
     8da:	03 c0       	rjmp	.+6      	; 0x8e2 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     8dc:	84 e0       	ldi	r24, 0x04	; 4
     8de:	0e 94 66 14 	call	0x28cc	; 0x28cc <AddError>
	}
	if(can_Status==CAN_Ready){
     8e2:	80 91 fd 07 	lds	r24, 0x07FD
     8e6:	88 23       	and	r24, r24
     8e8:	11 f4       	brne	.+4      	; 0x8ee <CANAddSendData+0x48>
		CANSendData();
     8ea:	0e 94 16 04 	call	0x82c	; 0x82c <CANSendData>
	}
}
     8ee:	df 91       	pop	r29
     8f0:	cf 91       	pop	r28
     8f2:	08 95       	ret

000008f4 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     8f4:	e0 91 fe 07 	lds	r30, 0x07FE
     8f8:	f0 e0       	ldi	r31, 0x00	; 0
     8fa:	ee 0f       	add	r30, r30
     8fc:	ff 1f       	adc	r31, r31
     8fe:	ee 50       	subi	r30, 0x0E	; 14
     900:	f8 4f       	sbci	r31, 0xF8	; 248
}
     902:	80 81       	ld	r24, Z
     904:	91 81       	ldd	r25, Z+1	; 0x01
     906:	08 95       	ret

00000908 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     908:	e0 91 fe 07 	lds	r30, 0x07FE
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	ee 0f       	add	r30, r30
     910:	ff 1f       	adc	r31, r31
     912:	ee 50       	subi	r30, 0x0E	; 14
     914:	f8 4f       	sbci	r31, 0xF8	; 248
     916:	a0 81       	ld	r26, Z
     918:	b1 81       	ldd	r27, Z+1	; 0x01
     91a:	8c e0       	ldi	r24, 0x0C	; 12
     91c:	11 96       	adiw	r26, 0x01	; 1
     91e:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     920:	80 81       	ld	r24, Z
     922:	91 81       	ldd	r25, Z+1	; 0x01
     924:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
	can_Status=CAN_Ready;
     928:	10 92 fd 07 	sts	0x07FD, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     92c:	80 91 fe 07 	lds	r24, 0x07FE
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	01 96       	adiw	r24, 0x01	; 1
     934:	65 e0       	ldi	r22, 0x05	; 5
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
     93c:	80 93 fe 07 	sts	0x07FE, r24
	CANSendData();
     940:	0e 94 16 04 	call	0x82c	; 0x82c <CANSendData>
}
     944:	08 95       	ret

00000946 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     946:	80 91 fd 07 	lds	r24, 0x07FD
     94a:	81 30       	cpi	r24, 0x01	; 1
     94c:	f9 f4       	brne	.+62     	; 0x98c <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     94e:	e0 91 fe 07 	lds	r30, 0x07FE
     952:	f0 e0       	ldi	r31, 0x00	; 0
     954:	ee 0f       	add	r30, r30
     956:	ff 1f       	adc	r31, r31
     958:	ee 50       	subi	r30, 0x0E	; 14
     95a:	f8 4f       	sbci	r31, 0xF8	; 248
     95c:	a0 81       	ld	r26, Z
     95e:	b1 81       	ldd	r27, Z+1	; 0x01
     960:	8c e0       	ldi	r24, 0x0C	; 12
     962:	11 96       	adiw	r26, 0x01	; 1
     964:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     966:	80 81       	ld	r24, Z
     968:	91 81       	ldd	r25, Z+1	; 0x01
     96a:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
		AddError(ERROR_CAN_SEND);
     96e:	82 e0       	ldi	r24, 0x02	; 2
     970:	0e 94 66 14 	call	0x28cc	; 0x28cc <AddError>
		can_Status=CAN_Ready;
     974:	10 92 fd 07 	sts	0x07FD, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     978:	80 91 fe 07 	lds	r24, 0x07FE
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	01 96       	adiw	r24, 0x01	; 1
     980:	65 e0       	ldi	r22, 0x05	; 5
     982:	70 e0       	ldi	r23, 0x00	; 0
     984:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
     988:	80 93 fe 07 	sts	0x07FE, r24
     98c:	08 95       	ret

0000098e <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     98e:	cf 93       	push	r28
     990:	df 93       	push	r29
     992:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     994:	8c e0       	ldi	r24, 0x0C	; 12
     996:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     998:	ce 01       	movw	r24, r28
     99a:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     99e:	ce 01       	movw	r24, r28
     9a0:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <can_get_status>
     9a4:	81 30       	cpi	r24, 0x01	; 1
     9a6:	d9 f3       	breq	.-10     	; 0x99e <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     9a8:	85 e0       	ldi	r24, 0x05	; 5
     9aa:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     9ac:	ce 01       	movw	r24, r28
     9ae:	0e 94 a0 07 	call	0xf40	; 0xf40 <can_cmd>
}
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	08 95       	ret

000009b8 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9b8:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     9ba:	ad ee       	ldi	r26, 0xED	; 237
     9bc:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     9be:	8e ee       	ldi	r24, 0xEE	; 238
     9c0:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     9c2:	32 2f       	mov	r19, r18
     9c4:	32 95       	swap	r19
     9c6:	30 7f       	andi	r19, 0xF0	; 240
     9c8:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     9ca:	fc 01       	movw	r30, r24
     9cc:	11 92       	st	Z+, r1
     9ce:	e8 3f       	cpi	r30, 0xF8	; 248
     9d0:	f1 05       	cpc	r31, r1
     9d2:	e1 f7       	brne	.-8      	; 0x9cc <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9d4:	2f 5f       	subi	r18, 0xFF	; 255
     9d6:	2f 30       	cpi	r18, 0x0F	; 15
     9d8:	a1 f7       	brne	.-24     	; 0x9c2 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     9da:	08 95       	ret

000009dc <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     9dc:	ed ee       	ldi	r30, 0xED	; 237
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     9e2:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     9e4:	80 91 ef 00 	lds	r24, 0x00EF
     9e8:	80 7c       	andi	r24, 0xC0	; 192
     9ea:	69 f0       	breq	.+26     	; 0xa06 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9ec:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     9ee:	ad ee       	ldi	r26, 0xED	; 237
     9f0:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     9f2:	ef ee       	ldi	r30, 0xEF	; 239
     9f4:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     9f6:	98 2f       	mov	r25, r24
     9f8:	92 95       	swap	r25
     9fa:	90 7f       	andi	r25, 0xF0	; 240
     9fc:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     9fe:	90 81       	ld	r25, Z
     a00:	90 7c       	andi	r25, 0xC0	; 192
     a02:	29 f4       	brne	.+10     	; 0xa0e <can_get_mob_free+0x32>
     a04:	01 c0       	rjmp	.+2      	; 0xa08 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a06:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     a08:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     a0c:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a0e:	8f 5f       	subi	r24, 0xFF	; 255
     a10:	8f 30       	cpi	r24, 0x0F	; 15
     a12:	89 f7       	brne	.-30     	; 0x9f6 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     a14:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     a18:	8f ef       	ldi	r24, 0xFF	; 255
}
     a1a:	08 95       	ret

00000a1c <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a1c:	80 91 ef 00 	lds	r24, 0x00EF
     a20:	80 7c       	andi	r24, 0xC0	; 192
     a22:	69 f0       	breq	.+26     	; 0xa3e <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a24:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a28:	89 2f       	mov	r24, r25
     a2a:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a2c:	80 32       	cpi	r24, 0x20	; 32
     a2e:	41 f0       	breq	.+16     	; 0xa40 <can_get_mob_status+0x24>
     a30:	80 34       	cpi	r24, 0x40	; 64
     a32:	31 f0       	breq	.+12     	; 0xa40 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     a34:	80 3a       	cpi	r24, 0xA0	; 160
     a36:	21 f0       	breq	.+8      	; 0xa40 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     a38:	89 2f       	mov	r24, r25
     a3a:	8f 71       	andi	r24, 0x1F	; 31
     a3c:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a3e:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     a40:	08 95       	ret

00000a42 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     a42:	cf 93       	push	r28
     a44:	df 93       	push	r29
     a46:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a48:	80 91 ef 00 	lds	r24, 0x00EF
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	8f 70       	andi	r24, 0x0F	; 15
     a50:	90 70       	andi	r25, 0x00	; 0
     a52:	18 16       	cp	r1, r24
     a54:	19 06       	cpc	r1, r25
     a56:	a4 f4       	brge	.+40     	; 0xa80 <can_get_data+0x3e>
     a58:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     a5a:	ea ef       	ldi	r30, 0xFA	; 250
     a5c:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a5e:	cf ee       	ldi	r28, 0xEF	; 239
     a60:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     a62:	80 81       	ld	r24, Z
     a64:	da 01       	movw	r26, r20
     a66:	a6 0f       	add	r26, r22
     a68:	b1 1d       	adc	r27, r1
     a6a:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a6c:	6f 5f       	subi	r22, 0xFF	; 255
     a6e:	88 81       	ld	r24, Y
     a70:	26 2f       	mov	r18, r22
     a72:	30 e0       	ldi	r19, 0x00	; 0
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	8f 70       	andi	r24, 0x0F	; 15
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	28 17       	cp	r18, r24
     a7c:	39 07       	cpc	r19, r25
     a7e:	8c f3       	brlt	.-30     	; 0xa62 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
     a84:	08 95       	ret

00000a86 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     a86:	2f 92       	push	r2
     a88:	3f 92       	push	r3
     a8a:	4f 92       	push	r4
     a8c:	5f 92       	push	r5
     a8e:	6f 92       	push	r6
     a90:	7f 92       	push	r7
     a92:	8f 92       	push	r8
     a94:	9f 92       	push	r9
     a96:	af 92       	push	r10
     a98:	bf 92       	push	r11
     a9a:	cf 92       	push	r12
     a9c:	df 92       	push	r13
     a9e:	ef 92       	push	r14
     aa0:	ff 92       	push	r15
     aa2:	0f 93       	push	r16
     aa4:	1f 93       	push	r17
     aa6:	cf 93       	push	r28
     aa8:	df 93       	push	r29
     aaa:	00 d0       	rcall	.+0      	; 0xaac <can_auto_baudrate+0x26>
     aac:	00 d0       	rcall	.+0      	; 0xaae <can_auto_baudrate+0x28>
     aae:	00 d0       	rcall	.+0      	; 0xab0 <can_auto_baudrate+0x2a>
     ab0:	cd b7       	in	r28, 0x3d	; 61
     ab2:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     ab4:	88 23       	and	r24, r24
     ab6:	09 f4       	brne	.+2      	; 0xaba <can_auto_baudrate+0x34>
     ab8:	7c c0       	rjmp	.+248    	; 0xbb2 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     aba:	80 91 e2 00 	lds	r24, 0x00E2
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 77       	andi	r24, 0x7E	; 126
     ac2:	90 70       	andi	r25, 0x00	; 0
     ac4:	95 95       	asr	r25
     ac6:	87 95       	ror	r24
     ac8:	01 96       	adiw	r24, 0x01	; 1
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	91 05       	cpc	r25, r1
     ace:	5c f0       	brlt	.+22     	; 0xae6 <can_auto_baudrate+0x60>
     ad0:	80 91 e2 00 	lds	r24, 0x00E2
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	8e 77       	andi	r24, 0x7E	; 126
     ad8:	90 70       	andi	r25, 0x00	; 0
     ada:	95 95       	asr	r25
     adc:	87 95       	ror	r24
     ade:	28 2f       	mov	r18, r24
     ae0:	2f 5f       	subi	r18, 0xFF	; 255
     ae2:	29 83       	std	Y+1, r18	; 0x01
     ae4:	02 c0       	rjmp	.+4      	; 0xaea <can_auto_baudrate+0x64>
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     aea:	80 91 e3 00 	lds	r24, 0x00E3
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	8e 70       	andi	r24, 0x0E	; 14
     af2:	90 70       	andi	r25, 0x00	; 0
     af4:	95 95       	asr	r25
     af6:	87 95       	ror	r24
     af8:	01 96       	adiw	r24, 0x01	; 1
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	91 05       	cpc	r25, r1
     afe:	54 f0       	brlt	.+20     	; 0xb14 <can_auto_baudrate+0x8e>
     b00:	80 91 e3 00 	lds	r24, 0x00E3
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	8e 70       	andi	r24, 0x0E	; 14
     b08:	90 70       	andi	r25, 0x00	; 0
     b0a:	95 95       	asr	r25
     b0c:	87 95       	ror	r24
     b0e:	38 2e       	mov	r3, r24
     b10:	33 94       	inc	r3
     b12:	02 c0       	rjmp	.+4      	; 0xb18 <can_auto_baudrate+0x92>
     b14:	33 24       	eor	r3, r3
     b16:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b18:	80 91 e4 00 	lds	r24, 0x00E4
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	8e 70       	andi	r24, 0x0E	; 14
     b20:	90 70       	andi	r25, 0x00	; 0
     b22:	95 95       	asr	r25
     b24:	87 95       	ror	r24
     b26:	01 96       	adiw	r24, 0x01	; 1
     b28:	83 30       	cpi	r24, 0x03	; 3
     b2a:	91 05       	cpc	r25, r1
     b2c:	54 f0       	brlt	.+20     	; 0xb42 <can_auto_baudrate+0xbc>
     b2e:	80 91 e4 00 	lds	r24, 0x00E4
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	8e 70       	andi	r24, 0x0E	; 14
     b36:	90 70       	andi	r25, 0x00	; 0
     b38:	95 95       	asr	r25
     b3a:	87 95       	ror	r24
     b3c:	78 2e       	mov	r7, r24
     b3e:	73 94       	inc	r7
     b40:	03 c0       	rjmp	.+6      	; 0xb48 <can_auto_baudrate+0xc2>
     b42:	77 24       	eor	r7, r7
     b44:	68 94       	set
     b46:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     b48:	80 91 e4 00 	lds	r24, 0x00E4
     b4c:	90 e0       	ldi	r25, 0x00	; 0
     b4e:	80 77       	andi	r24, 0x70	; 112
     b50:	90 70       	andi	r25, 0x00	; 0
     b52:	95 95       	asr	r25
     b54:	87 95       	ror	r24
     b56:	95 95       	asr	r25
     b58:	87 95       	ror	r24
     b5a:	95 95       	asr	r25
     b5c:	87 95       	ror	r24
     b5e:	95 95       	asr	r25
     b60:	87 95       	ror	r24
     b62:	01 96       	adiw	r24, 0x01	; 1
     b64:	83 30       	cpi	r24, 0x03	; 3
     b66:	91 05       	cpc	r25, r1
     b68:	84 f0       	brlt	.+32     	; 0xb8a <can_auto_baudrate+0x104>
     b6a:	80 91 e4 00 	lds	r24, 0x00E4
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	80 77       	andi	r24, 0x70	; 112
     b72:	90 70       	andi	r25, 0x00	; 0
     b74:	95 95       	asr	r25
     b76:	87 95       	ror	r24
     b78:	95 95       	asr	r25
     b7a:	87 95       	ror	r24
     b7c:	95 95       	asr	r25
     b7e:	87 95       	ror	r24
     b80:	95 95       	asr	r25
     b82:	87 95       	ror	r24
     b84:	68 2e       	mov	r6, r24
     b86:	63 94       	inc	r6
     b88:	03 c0       	rjmp	.+6      	; 0xb90 <can_auto_baudrate+0x10a>
     b8a:	66 24       	eor	r6, r6
     b8c:	68 94       	set
     b8e:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     b90:	87 2d       	mov	r24, r7
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	83 0d       	add	r24, r3
     b96:	91 1d       	adc	r25, r1
     b98:	86 0d       	add	r24, r6
     b9a:	91 1d       	adc	r25, r1
     b9c:	01 96       	adiw	r24, 0x01	; 1
     b9e:	88 30       	cpi	r24, 0x08	; 8
     ba0:	91 05       	cpc	r25, r1
     ba2:	14 f4       	brge	.+4      	; 0xba8 <can_auto_baudrate+0x122>
     ba4:	88 e0       	ldi	r24, 0x08	; 8
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     baa:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     bac:	22 24       	eor	r2, r2
     bae:	23 94       	inc	r2
     bb0:	10 c0       	rjmp	.+32     	; 0xbd2 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     bb2:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     bb4:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     bb6:	66 24       	eor	r6, r6
     bb8:	68 94       	set
     bba:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     bbc:	77 24       	eor	r7, r7
     bbe:	68 94       	set
     bc0:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     bc2:	98 e0       	ldi	r25, 0x08	; 8
     bc4:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     bc6:	0f 2e       	mov	r0, r31
     bc8:	f3 e0       	ldi	r31, 0x03	; 3
     bca:	3f 2e       	mov	r3, r31
     bcc:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     bce:	a1 e0       	ldi	r26, 0x01	; 1
     bd0:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     bd2:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     bd4:	ad ee       	ldi	r26, 0xED	; 237
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     bd8:	8e ee       	ldi	r24, 0xEE	; 238
     bda:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     bdc:	32 2f       	mov	r19, r18
     bde:	32 95       	swap	r19
     be0:	30 7f       	andi	r19, 0xF0	; 240
     be2:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     be4:	fc 01       	movw	r30, r24
     be6:	11 92       	st	Z+, r1
     be8:	e8 3f       	cpi	r30, 0xF8	; 248
     bea:	f1 05       	cpc	r31, r1
     bec:	e1 f7       	brne	.-8      	; 0xbe6 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     bee:	2f 5f       	subi	r18, 0xFF	; 255
     bf0:	2f 30       	cpi	r18, 0x0F	; 15
     bf2:	a1 f7       	brne	.-24     	; 0xbdc <can_auto_baudrate+0x156>
     bf4:	a4 2e       	mov	r10, r20
     bf6:	62 2d       	mov	r22, r2
     bf8:	dd 24       	eor	r13, r13
     bfa:	88 24       	eor	r8, r8
     bfc:	99 24       	eor	r9, r9
     bfe:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     c00:	0f 2e       	mov	r0, r31
     c02:	f8 ed       	ldi	r31, 0xD8	; 216
     c04:	ef 2e       	mov	r14, r31
     c06:	ff 24       	eor	r15, r15
     c08:	f0 2d       	mov	r31, r0
     c0a:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c0c:	e9 ed       	ldi	r30, 0xD9	; 217
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c10:	0a ed       	ldi	r16, 0xDA	; 218
     c12:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c14:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c16:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c18:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     c1a:	b2 e0       	ldi	r27, 0x02	; 2
     c1c:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     c1e:	88 e0       	ldi	r24, 0x08	; 8
     c20:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c22:	91 e0       	ldi	r25, 0x01	; 1
     c24:	a9 16       	cp	r10, r25
     c26:	09 f0       	breq	.+2      	; 0xc2a <can_auto_baudrate+0x1a4>
     c28:	57 c0       	rjmp	.+174    	; 0xcd8 <can_auto_baudrate+0x252>
        {
            Can_reset();
     c2a:	d7 01       	movw	r26, r14
     c2c:	5c 93       	st	X, r21
            conf_index++;
     c2e:	08 94       	sec
     c30:	81 1c       	adc	r8, r1
     c32:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     c34:	89 81       	ldd	r24, Y+1	; 0x01
     c36:	81 50       	subi	r24, 0x01	; 1
     c38:	88 0f       	add	r24, r24
     c3a:	a2 ee       	ldi	r26, 0xE2	; 226
     c3c:	b0 e0       	ldi	r27, 0x00	; 0
     c3e:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     c40:	86 2d       	mov	r24, r6
     c42:	86 95       	lsr	r24
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	01 97       	sbiw	r24, 0x01	; 1
     c48:	2c 01       	movw	r4, r24
     c4a:	44 0c       	add	r4, r4
     c4c:	55 1c       	adc	r5, r5
     c4e:	44 0c       	add	r4, r4
     c50:	55 1c       	adc	r5, r5
     c52:	44 0c       	add	r4, r4
     c54:	55 1c       	adc	r5, r5
     c56:	44 0c       	add	r4, r4
     c58:	55 1c       	adc	r5, r5
     c5a:	44 0c       	add	r4, r4
     c5c:	55 1c       	adc	r5, r5
     c5e:	83 2d       	mov	r24, r3
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	01 97       	sbiw	r24, 0x01	; 1
     c64:	88 0f       	add	r24, r24
     c66:	99 1f       	adc	r25, r25
     c68:	84 29       	or	r24, r4
     c6a:	a3 ee       	ldi	r26, 0xE3	; 227
     c6c:	b0 e0       	ldi	r27, 0x00	; 0
     c6e:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     c70:	86 2d       	mov	r24, r6
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	01 97       	sbiw	r24, 0x01	; 1
     c76:	2c 01       	movw	r4, r24
     c78:	44 0c       	add	r4, r4
     c7a:	55 1c       	adc	r5, r5
     c7c:	44 0c       	add	r4, r4
     c7e:	55 1c       	adc	r5, r5
     c80:	44 0c       	add	r4, r4
     c82:	55 1c       	adc	r5, r5
     c84:	44 0c       	add	r4, r4
     c86:	55 1c       	adc	r5, r5
     c88:	87 2d       	mov	r24, r7
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	01 97       	sbiw	r24, 0x01	; 1
     c8e:	88 0f       	add	r24, r24
     c90:	99 1f       	adc	r25, r25
     c92:	84 29       	or	r24, r4
     c94:	81 60       	ori	r24, 0x01	; 1
     c96:	a4 ee       	ldi	r26, 0xE4	; 228
     c98:	b0 e0       	ldi	r27, 0x00	; 0
     c9a:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     c9c:	c4 01       	movw	r24, r8
     c9e:	96 95       	lsr	r25
     ca0:	87 95       	ror	r24
     ca2:	96 95       	lsr	r25
     ca4:	87 95       	ror	r24
     ca6:	96 95       	lsr	r25
     ca8:	87 95       	ror	r24
     caa:	a5 ee       	ldi	r26, 0xE5	; 229
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     cb0:	ad ee       	ldi	r26, 0xED	; 237
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     cb6:	ae ee       	ldi	r26, 0xEE	; 238
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     cbc:	80 e8       	ldi	r24, 0x80	; 128
     cbe:	af ee       	ldi	r26, 0xEF	; 239
     cc0:	b0 e0       	ldi	r27, 0x00	; 0
     cc2:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     cc4:	8a e0       	ldi	r24, 0x0A	; 10
     cc6:	d7 01       	movw	r26, r14
     cc8:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     cca:	80 81       	ld	r24, Z
     ccc:	82 ff       	sbrs	r24, 2
     cce:	fd cf       	rjmp	.-6      	; 0xcca <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     cd0:	8f ef       	ldi	r24, 0xFF	; 255
     cd2:	d8 01       	movw	r26, r16
     cd4:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     cd6:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     cd8:	41 30       	cpi	r20, 0x01	; 1
     cda:	b1 f5       	brne	.+108    	; 0xd48 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     cdc:	ae ee       	ldi	r26, 0xEE	; 238
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	85 ff       	sbrs	r24, 5
     ce6:	0e c0       	rjmp	.+28     	; 0xd04 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     ce8:	af ee       	ldi	r26, 0xEF	; 239
     cea:	b0 e0       	ldi	r27, 0x00	; 0
     cec:	8c 91       	ld	r24, X
     cee:	8f 73       	andi	r24, 0x3F	; 63
     cf0:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     cf2:	d7 01       	movw	r26, r14
     cf4:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     cf6:	80 81       	ld	r24, Z
     cf8:	82 fd       	sbrc	r24, 2
     cfa:	fd cf       	rjmp	.-6      	; 0xcf6 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     cfc:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     cfe:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d00:	32 2f       	mov	r19, r18
     d02:	be c0       	rjmp	.+380    	; 0xe80 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     d04:	8f 71       	andi	r24, 0x1F	; 31
     d06:	90 70       	andi	r25, 0x00	; 0
     d08:	00 97       	sbiw	r24, 0x00	; 0
     d0a:	11 f0       	breq	.+4      	; 0xd10 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     d0c:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d0e:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     d10:	d8 01       	movw	r26, r16
     d12:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     d14:	55 24       	eor	r5, r5
     d16:	45 fe       	sbrs	r4, 5
     d18:	0d c0       	rjmp	.+26     	; 0xd34 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     d1a:	77 23       	and	r23, r23
     d1c:	29 f4       	brne	.+10     	; 0xd28 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d1e:	8c 91       	ld	r24, X
     d20:	80 62       	ori	r24, 0x20	; 32
     d22:	8c 93       	st	X, r24
                        ovrtim_flag++;
     d24:	7c 2d       	mov	r23, r12
     d26:	06 c0       	rjmp	.+12     	; 0xd34 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d28:	d8 01       	movw	r26, r16
     d2a:	8c 91       	ld	r24, X
     d2c:	80 62       	ori	r24, 0x20	; 32
     d2e:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     d30:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     d32:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     d34:	c2 01       	movw	r24, r4
     d36:	8f 70       	andi	r24, 0x0F	; 15
     d38:	90 70       	andi	r25, 0x00	; 0
     d3a:	00 97       	sbiw	r24, 0x00	; 0
     d3c:	09 f0       	breq	.+2      	; 0xd40 <can_auto_baudrate+0x2ba>
     d3e:	9d c0       	rjmp	.+314    	; 0xe7a <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d40:	41 30       	cpi	r20, 0x01	; 1
     d42:	61 f2       	breq	.-104    	; 0xcdc <can_auto_baudrate+0x256>
     d44:	35 2f       	mov	r19, r21
     d46:	01 c0       	rjmp	.+2      	; 0xd4a <can_auto_baudrate+0x2c4>
     d48:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     d4a:	61 30       	cpi	r22, 0x01	; 1
     d4c:	09 f0       	breq	.+2      	; 0xd50 <can_auto_baudrate+0x2ca>
     d4e:	78 c0       	rjmp	.+240    	; 0xe40 <can_auto_baudrate+0x3ba>
     d50:	83 2f       	mov	r24, r19
     d52:	37 2d       	mov	r19, r7
     d54:	7a 2c       	mov	r7, r10
     d56:	ad 2c       	mov	r10, r13
     d58:	d7 2e       	mov	r13, r23
     d5a:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     d5c:	21 10       	cpse	r2, r1
     d5e:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     d60:	39 30       	cpi	r19, 0x09	; 9
     d62:	78 f1       	brcs	.+94     	; 0xdc2 <can_auto_baudrate+0x33c>
     d64:	b7 e0       	ldi	r27, 0x07	; 7
     d66:	b6 15       	cp	r27, r6
     d68:	60 f5       	brcc	.+88     	; 0xdc2 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     d6a:	8a 81       	ldd	r24, Y+2	; 0x02
     d6c:	89 31       	cpi	r24, 0x19	; 25
     d6e:	31 f0       	breq	.+12     	; 0xd7c <can_auto_baudrate+0x2f6>
     d70:	8f 5f       	subi	r24, 0xFF	; 255
     d72:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d74:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d76:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d78:	36 2d       	mov	r19, r6
     d7a:	59 c0       	rjmp	.+178    	; 0xe2e <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     d7c:	99 81       	ldd	r25, Y+1	; 0x01
     d7e:	90 34       	cpi	r25, 0x40	; 64
     d80:	41 f0       	breq	.+16     	; 0xd92 <can_auto_baudrate+0x30c>
     d82:	9f 5f       	subi	r25, 0xFF	; 255
     d84:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     d86:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     d88:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     d8a:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     d8c:	ae 81       	ldd	r26, Y+6	; 0x06
     d8e:	aa 83       	std	Y+2, r26	; 0x02
     d90:	4e c0       	rjmp	.+156    	; 0xe2e <can_auto_baudrate+0x3a8>
     d92:	a7 2c       	mov	r10, r7
     d94:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     d96:	af ee       	ldi	r26, 0xEF	; 239
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	8c 91       	ld	r24, X
     d9c:	8f 73       	andi	r24, 0x3F	; 63
     d9e:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     da0:	d7 01       	movw	r26, r14
     da2:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     da4:	80 81       	ld	r24, Z
     da6:	82 fd       	sbrc	r24, 2
     da8:	fd cf       	rjmp	.-6      	; 0xda4 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     daa:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     dac:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dae:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     db0:	66 24       	eor	r6, r6
     db2:	68 94       	set
     db4:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     db6:	77 24       	eor	r7, r7
     db8:	68 94       	set
     dba:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     dbc:	b8 e0       	ldi	r27, 0x08	; 8
     dbe:	ba 83       	std	Y+2, r27	; 0x02
     dc0:	69 c0       	rjmp	.+210    	; 0xe94 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     dc2:	36 30       	cpi	r19, 0x06	; 6
     dc4:	58 f0       	brcs	.+22     	; 0xddc <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     dc6:	43 2e       	mov	r4, r19
     dc8:	55 24       	eor	r5, r5
     dca:	86 2d       	mov	r24, r6
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	01 96       	adiw	r24, 0x01	; 1
     dd0:	84 15       	cp	r24, r4
     dd2:	95 05       	cpc	r25, r5
     dd4:	24 f4       	brge	.+8      	; 0xdde <can_auto_baudrate+0x358>
     dd6:	63 94       	inc	r6
     dd8:	36 2d       	mov	r19, r6
     dda:	01 c0       	rjmp	.+2      	; 0xdde <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     ddc:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     dde:	36 2c       	mov	r3, r6
     de0:	33 0e       	add	r3, r19
     de2:	30 94       	com	r3
     de4:	8a 81       	ldd	r24, Y+2	; 0x02
     de6:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     de8:	83 2d       	mov	r24, r3
     dea:	81 50       	subi	r24, 0x01	; 1
     dec:	88 30       	cpi	r24, 0x08	; 8
     dee:	e0 f4       	brcc	.+56     	; 0xe28 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     df0:	46 2c       	mov	r4, r6
     df2:	55 24       	eor	r5, r5
     df4:	83 2d       	mov	r24, r3
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	dc 01       	movw	r26, r24
     dfa:	11 96       	adiw	r26, 0x01	; 1
     dfc:	a3 0f       	add	r26, r19
     dfe:	b1 1d       	adc	r27, r1
     e00:	bd 83       	std	Y+5, r27	; 0x05
     e02:	ac 83       	std	Y+4, r26	; 0x04
     e04:	c2 01       	movw	r24, r4
     e06:	88 0f       	add	r24, r24
     e08:	99 1f       	adc	r25, r25
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	8a 17       	cp	r24, r26
     e10:	9b 07       	cpc	r25, r27
     e12:	64 f0       	brlt	.+24     	; 0xe2c <can_auto_baudrate+0x3a6>
     e14:	c2 01       	movw	r24, r4
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	84 0d       	add	r24, r4
     e1c:	95 1d       	adc	r25, r5
     e1e:	a8 17       	cp	r26, r24
     e20:	b9 07       	cpc	r27, r25
     e22:	84 f5       	brge	.+96     	; 0xe84 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e24:	2c 2c       	mov	r2, r12
     e26:	03 c0       	rjmp	.+6      	; 0xe2e <can_auto_baudrate+0x3a8>
     e28:	2c 2c       	mov	r2, r12
     e2a:	01 c0       	rjmp	.+2      	; 0xe2e <can_auto_baudrate+0x3a8>
     e2c:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     e2e:	61 30       	cpi	r22, 0x01	; 1
     e30:	09 f4       	brne	.+2      	; 0xe34 <can_auto_baudrate+0x3ae>
     e32:	94 cf       	rjmp	.-216    	; 0xd5c <can_auto_baudrate+0x2d6>
     e34:	87 2f       	mov	r24, r23
     e36:	7d 2d       	mov	r23, r13
     e38:	da 2c       	mov	r13, r10
     e3a:	a7 2c       	mov	r10, r7
     e3c:	73 2e       	mov	r7, r19
     e3e:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     e40:	31 30       	cpi	r19, 0x01	; 1
     e42:	09 f4       	brne	.+2      	; 0xe46 <can_auto_baudrate+0x3c0>
     e44:	ee ce       	rjmp	.-548    	; 0xc22 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     e46:	8d 2d       	mov	r24, r13
     e48:	26 96       	adiw	r28, 0x06	; 6
     e4a:	0f b6       	in	r0, 0x3f	; 63
     e4c:	f8 94       	cli
     e4e:	de bf       	out	0x3e, r29	; 62
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	cd bf       	out	0x3d, r28	; 61
     e54:	df 91       	pop	r29
     e56:	cf 91       	pop	r28
     e58:	1f 91       	pop	r17
     e5a:	0f 91       	pop	r16
     e5c:	ff 90       	pop	r15
     e5e:	ef 90       	pop	r14
     e60:	df 90       	pop	r13
     e62:	cf 90       	pop	r12
     e64:	bf 90       	pop	r11
     e66:	af 90       	pop	r10
     e68:	9f 90       	pop	r9
     e6a:	8f 90       	pop	r8
     e6c:	7f 90       	pop	r7
     e6e:	6f 90       	pop	r6
     e70:	5f 90       	pop	r5
     e72:	4f 90       	pop	r4
     e74:	3f 90       	pop	r3
     e76:	2f 90       	pop	r2
     e78:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     e7a:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     e7c:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     e7e:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     e80:	42 2f       	mov	r20, r18
     e82:	63 cf       	rjmp	.-314    	; 0xd4a <can_auto_baudrate+0x2c4>
     e84:	87 2f       	mov	r24, r23
     e86:	7d 2d       	mov	r23, r13
     e88:	da 2c       	mov	r13, r10
     e8a:	a7 2c       	mov	r10, r7
     e8c:	73 2e       	mov	r7, r19
     e8e:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     e90:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e92:	25 2e       	mov	r2, r21
     e94:	62 2f       	mov	r22, r18
     e96:	d4 cf       	rjmp	.-88     	; 0xe40 <can_auto_baudrate+0x3ba>

00000e98 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     e98:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     e9c:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     ea0:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	08 95       	ret

00000ea8 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     ea8:	91 e0       	ldi	r25, 0x01	; 1
     eaa:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     eae:	85 30       	cpi	r24, 0x05	; 5
     eb0:	31 f4       	brne	.+12     	; 0xebe <can_fixed_baudrate+0x16>
     eb2:	82 e0       	ldi	r24, 0x02	; 2
     eb4:	68 e0       	ldi	r22, 0x08	; 8
     eb6:	45 e2       	ldi	r20, 0x25	; 37
     eb8:	0e 94 4c 07 	call	0xe98	; 0xe98 <Can_conf_bt_flex>
     ebc:	06 c0       	rjmp	.+12     	; 0xeca <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     ebe:	10 92 e2 00 	sts	0x00E2, r1
     ec2:	10 92 e3 00 	sts	0x00E3, r1
     ec6:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	08 95       	ret

00000ece <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     ece:	0f 93       	push	r16
     ed0:	1f 93       	push	r17
     ed2:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     ed4:	87 85       	ldd	r24, Z+15	; 0x0f
     ed6:	88 23       	and	r24, r24
     ed8:	91 f4       	brne	.+36     	; 0xefe <get_idmask+0x30>
		mask = cmd->id_mask;
     eda:	02 85       	ldd	r16, Z+10	; 0x0a
     edc:	13 85       	ldd	r17, Z+11	; 0x0b
     ede:	24 85       	ldd	r18, Z+12	; 0x0c
     ee0:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     ee2:	0f 2e       	mov	r0, r31
     ee4:	f2 e1       	ldi	r31, 0x12	; 18
     ee6:	00 0f       	add	r16, r16
     ee8:	11 1f       	adc	r17, r17
     eea:	22 1f       	adc	r18, r18
     eec:	33 1f       	adc	r19, r19
     eee:	fa 95       	dec	r31
     ef0:	d1 f7       	brne	.-12     	; 0xee6 <get_idmask+0x18>
     ef2:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     ef4:	0f 6f       	ori	r16, 0xFF	; 255
     ef6:	1f 6f       	ori	r17, 0xFF	; 255
     ef8:	23 60       	ori	r18, 0x03	; 3
     efa:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     efc:	05 c0       	rjmp	.+10     	; 0xf08 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     efe:	02 85       	ldd	r16, Z+10	; 0x0a
     f00:	13 85       	ldd	r17, Z+11	; 0x0b
     f02:	24 85       	ldd	r18, Z+12	; 0x0c
     f04:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     f06:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     f08:	60 2f       	mov	r22, r16
     f0a:	71 2f       	mov	r23, r17
     f0c:	82 2f       	mov	r24, r18
     f0e:	93 2f       	mov	r25, r19
     f10:	1f 91       	pop	r17
     f12:	0f 91       	pop	r16
     f14:	08 95       	ret

00000f16 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f16:	0e 94 54 07 	call	0xea8	; 0xea8 <can_fixed_baudrate>
     f1a:	88 23       	and	r24, r24
     f1c:	49 f0       	breq	.+18     	; 0xf30 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     f1e:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     f22:	e8 ed       	ldi	r30, 0xD8	; 216
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	82 60       	ori	r24, 0x02	; 2
     f2a:	80 83       	st	Z, r24
    return (1);
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f30:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     f32:	08 95       	ret

00000f34 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     f34:	e8 ed       	ldi	r30, 0xD8	; 216
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	8d 7f       	andi	r24, 0xFD	; 253
     f3c:	80 83       	st	Z, r24
}
     f3e:	08 95       	ret

00000f40 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     f40:	0f 93       	push	r16
     f42:	1f 93       	push	r17
     f44:	cf 93       	push	r28
     f46:	df 93       	push	r29
     f48:	00 d0       	rcall	.+0      	; 0xf4a <can_cmd+0xa>
     f4a:	00 d0       	rcall	.+0      	; 0xf4c <can_cmd+0xc>
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
     f50:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     f52:	dc 01       	movw	r26, r24
     f54:	11 96       	adiw	r26, 0x01	; 1
     f56:	8c 91       	ld	r24, X
     f58:	11 97       	sbiw	r26, 0x01	; 1
     f5a:	8c 30       	cpi	r24, 0x0C	; 12
     f5c:	b1 f4       	brne	.+44     	; 0xf8a <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     f5e:	19 96       	adiw	r26, 0x09	; 9
     f60:	8c 91       	ld	r24, X
     f62:	19 97       	sbiw	r26, 0x09	; 9
     f64:	80 36       	cpi	r24, 0x60	; 96
     f66:	69 f4       	brne	.+26     	; 0xf82 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     f68:	8c 91       	ld	r24, X
     f6a:	82 95       	swap	r24
     f6c:	80 7f       	andi	r24, 0xF0	; 240
     f6e:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     f72:	ef ee       	ldi	r30, 0xEF	; 239
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	8f 73       	andi	r24, 0x3F	; 63
     f7a:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     f7c:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     f80:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     f82:	f8 01       	movw	r30, r16
     f84:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	ac c5       	rjmp	.+2904   	; 0x1ae2 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     f8a:	0e 94 ee 04 	call	0x9dc	; 0x9dc <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     f8e:	8f 3f       	cpi	r24, 0xFF	; 255
     f90:	09 f4       	brne	.+2      	; 0xf94 <can_cmd+0x54>
     f92:	a1 c5       	rjmp	.+2882   	; 0x1ad6 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     f94:	90 e6       	ldi	r25, 0x60	; 96
     f96:	d8 01       	movw	r26, r16
     f98:	19 96       	adiw	r26, 0x09	; 9
     f9a:	9c 93       	st	X, r25
     f9c:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     f9e:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     fa0:	82 95       	swap	r24
     fa2:	80 7f       	andi	r24, 0xF0	; 240
     fa4:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     fa8:	ee ee       	ldi	r30, 0xEE	; 238
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	11 92       	st	Z+, r1
     fae:	e8 3f       	cpi	r30, 0xF8	; 248
     fb0:	f1 05       	cpc	r31, r1
     fb2:	e1 f7       	brne	.-8      	; 0xfac <can_cmd+0x6c>
          
      switch (cmd->cmd)
     fb4:	f8 01       	movw	r30, r16
     fb6:	81 81       	ldd	r24, Z+1	; 0x01
     fb8:	86 30       	cpi	r24, 0x06	; 6
     fba:	09 f4       	brne	.+2      	; 0xfbe <can_cmd+0x7e>
     fbc:	56 c2       	rjmp	.+1196   	; 0x146a <can_cmd+0x52a>
     fbe:	87 30       	cpi	r24, 0x07	; 7
     fc0:	90 f4       	brcc	.+36     	; 0xfe6 <can_cmd+0xa6>
     fc2:	83 30       	cpi	r24, 0x03	; 3
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <can_cmd+0x88>
     fc6:	12 c1       	rjmp	.+548    	; 0x11ec <can_cmd+0x2ac>
     fc8:	84 30       	cpi	r24, 0x04	; 4
     fca:	30 f4       	brcc	.+12     	; 0xfd8 <can_cmd+0x98>
     fcc:	81 30       	cpi	r24, 0x01	; 1
     fce:	11 f1       	breq	.+68     	; 0x1014 <can_cmd+0xd4>
     fd0:	82 30       	cpi	r24, 0x02	; 2
     fd2:	09 f0       	breq	.+2      	; 0xfd6 <can_cmd+0x96>
     fd4:	7c c5       	rjmp	.+2808   	; 0x1ace <can_cmd+0xb8e>
     fd6:	98 c0       	rjmp	.+304    	; 0x1108 <can_cmd+0x1c8>
     fd8:	84 30       	cpi	r24, 0x04	; 4
     fda:	09 f4       	brne	.+2      	; 0xfde <can_cmd+0x9e>
     fdc:	67 c1       	rjmp	.+718    	; 0x12ac <can_cmd+0x36c>
     fde:	85 30       	cpi	r24, 0x05	; 5
     fe0:	09 f0       	breq	.+2      	; 0xfe4 <can_cmd+0xa4>
     fe2:	75 c5       	rjmp	.+2794   	; 0x1ace <can_cmd+0xb8e>
     fe4:	aa c1       	rjmp	.+852    	; 0x133a <can_cmd+0x3fa>
     fe6:	89 30       	cpi	r24, 0x09	; 9
     fe8:	09 f4       	brne	.+2      	; 0xfec <can_cmd+0xac>
     fea:	be c3       	rjmp	.+1916   	; 0x1768 <can_cmd+0x828>
     fec:	8a 30       	cpi	r24, 0x0A	; 10
     fee:	38 f4       	brcc	.+14     	; 0xffe <can_cmd+0xbe>
     ff0:	87 30       	cpi	r24, 0x07	; 7
     ff2:	09 f4       	brne	.+2      	; 0xff6 <can_cmd+0xb6>
     ff4:	8f c2       	rjmp	.+1310   	; 0x1514 <can_cmd+0x5d4>
     ff6:	88 30       	cpi	r24, 0x08	; 8
     ff8:	09 f0       	breq	.+2      	; 0xffc <can_cmd+0xbc>
     ffa:	69 c5       	rjmp	.+2770   	; 0x1ace <can_cmd+0xb8e>
     ffc:	1b c3       	rjmp	.+1590   	; 0x1634 <can_cmd+0x6f4>
     ffe:	8a 30       	cpi	r24, 0x0A	; 10
    1000:	21 f0       	breq	.+8      	; 0x100a <can_cmd+0xca>
    1002:	8b 30       	cpi	r24, 0x0B	; 11
    1004:	09 f0       	breq	.+2      	; 0x1008 <can_cmd+0xc8>
    1006:	63 c5       	rjmp	.+2758   	; 0x1ace <can_cmd+0xb8e>
    1008:	b1 c4       	rjmp	.+2402   	; 0x196c <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    100a:	86 81       	ldd	r24, Z+6	; 0x06
    100c:	88 23       	and	r24, r24
    100e:	09 f0       	breq	.+2      	; 0x1012 <can_cmd+0xd2>
    1010:	49 c4       	rjmp	.+2194   	; 0x18a4 <can_cmd+0x964>
    1012:	57 c4       	rjmp	.+2222   	; 0x18c2 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1014:	f8 01       	movw	r30, r16
    1016:	87 85       	ldd	r24, Z+15	; 0x0f
    1018:	88 23       	and	r24, r24
    101a:	69 f1       	breq	.+90     	; 0x1076 <can_cmd+0x136>
    101c:	94 81       	ldd	r25, Z+4	; 0x04
    101e:	92 95       	swap	r25
    1020:	96 95       	lsr	r25
    1022:	97 70       	andi	r25, 0x07	; 7
    1024:	85 81       	ldd	r24, Z+5	; 0x05
    1026:	88 0f       	add	r24, r24
    1028:	88 0f       	add	r24, r24
    102a:	88 0f       	add	r24, r24
    102c:	89 0f       	add	r24, r25
    102e:	80 93 f3 00 	sts	0x00F3, r24
    1032:	93 81       	ldd	r25, Z+3	; 0x03
    1034:	92 95       	swap	r25
    1036:	96 95       	lsr	r25
    1038:	97 70       	andi	r25, 0x07	; 7
    103a:	84 81       	ldd	r24, Z+4	; 0x04
    103c:	88 0f       	add	r24, r24
    103e:	88 0f       	add	r24, r24
    1040:	88 0f       	add	r24, r24
    1042:	89 0f       	add	r24, r25
    1044:	80 93 f2 00 	sts	0x00F2, r24
    1048:	92 81       	ldd	r25, Z+2	; 0x02
    104a:	92 95       	swap	r25
    104c:	96 95       	lsr	r25
    104e:	97 70       	andi	r25, 0x07	; 7
    1050:	83 81       	ldd	r24, Z+3	; 0x03
    1052:	88 0f       	add	r24, r24
    1054:	88 0f       	add	r24, r24
    1056:	88 0f       	add	r24, r24
    1058:	89 0f       	add	r24, r25
    105a:	80 93 f1 00 	sts	0x00F1, r24
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	88 0f       	add	r24, r24
    1062:	88 0f       	add	r24, r24
    1064:	88 0f       	add	r24, r24
    1066:	80 93 f0 00 	sts	0x00F0, r24
    106a:	ef ee       	ldi	r30, 0xEF	; 239
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	80 61       	ori	r24, 0x10	; 16
    1072:	80 83       	st	Z, r24
    1074:	16 c0       	rjmp	.+44     	; 0x10a2 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    1076:	92 81       	ldd	r25, Z+2	; 0x02
    1078:	96 95       	lsr	r25
    107a:	96 95       	lsr	r25
    107c:	96 95       	lsr	r25
    107e:	83 81       	ldd	r24, Z+3	; 0x03
    1080:	82 95       	swap	r24
    1082:	88 0f       	add	r24, r24
    1084:	80 7e       	andi	r24, 0xE0	; 224
    1086:	89 0f       	add	r24, r25
    1088:	80 93 f3 00 	sts	0x00F3, r24
    108c:	82 81       	ldd	r24, Z+2	; 0x02
    108e:	82 95       	swap	r24
    1090:	88 0f       	add	r24, r24
    1092:	80 7e       	andi	r24, 0xE0	; 224
    1094:	80 93 f2 00 	sts	0x00F2, r24
    1098:	ef ee       	ldi	r30, 0xEF	; 239
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	8f 7e       	andi	r24, 0xEF	; 239
    10a0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    10a2:	f8 01       	movw	r30, r16
    10a4:	86 81       	ldd	r24, Z+6	; 0x06
    10a6:	88 23       	and	r24, r24
    10a8:	79 f0       	breq	.+30     	; 0x10c8 <can_cmd+0x188>
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	2a ef       	ldi	r18, 0xFA	; 250
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	f8 01       	movw	r30, r16
    10b2:	a7 81       	ldd	r26, Z+7	; 0x07
    10b4:	b0 85       	ldd	r27, Z+8	; 0x08
    10b6:	a8 0f       	add	r26, r24
    10b8:	b1 1d       	adc	r27, r1
    10ba:	9c 91       	ld	r25, X
    10bc:	d9 01       	movw	r26, r18
    10be:	9c 93       	st	X, r25
    10c0:	8f 5f       	subi	r24, 0xFF	; 255
    10c2:	96 81       	ldd	r25, Z+6	; 0x06
    10c4:	89 17       	cp	r24, r25
    10c6:	a0 f3       	brcs	.-24     	; 0x10b0 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    10c8:	f8 01       	movw	r30, r16
    10ca:	86 85       	ldd	r24, Z+14	; 0x0e
    10cc:	88 23       	and	r24, r24
    10ce:	31 f0       	breq	.+12     	; 0x10dc <can_cmd+0x19c>
    10d0:	e0 ef       	ldi	r30, 0xF0	; 240
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	84 60       	ori	r24, 0x04	; 4
    10d8:	80 83       	st	Z, r24
    10da:	05 c0       	rjmp	.+10     	; 0x10e6 <can_cmd+0x1a6>
            else Can_clear_rtr();    
    10dc:	e0 ef       	ldi	r30, 0xF0	; 240
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8b 7f       	andi	r24, 0xFB	; 251
    10e4:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    10e6:	ef ee       	ldi	r30, 0xEF	; 239
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	90 81       	ld	r25, Z
    10ec:	d8 01       	movw	r26, r16
    10ee:	16 96       	adiw	r26, 0x06	; 6
    10f0:	8c 91       	ld	r24, X
    10f2:	16 97       	sbiw	r26, 0x06	; 6
    10f4:	89 2b       	or	r24, r25
    10f6:	80 83       	st	Z, r24
          Can_config_tx();
    10f8:	80 81       	ld	r24, Z
    10fa:	8f 73       	andi	r24, 0x3F	; 63
    10fc:	80 83       	st	Z, r24
    10fe:	80 81       	ld	r24, Z
    1100:	80 64       	ori	r24, 0x40	; 64
    1102:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1104:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1106:	ed c4       	rjmp	.+2522   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1108:	f8 01       	movw	r30, r16
    110a:	87 85       	ldd	r24, Z+15	; 0x0f
    110c:	88 23       	and	r24, r24
    110e:	69 f1       	breq	.+90     	; 0x116a <can_cmd+0x22a>
    1110:	94 81       	ldd	r25, Z+4	; 0x04
    1112:	92 95       	swap	r25
    1114:	96 95       	lsr	r25
    1116:	97 70       	andi	r25, 0x07	; 7
    1118:	85 81       	ldd	r24, Z+5	; 0x05
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	88 0f       	add	r24, r24
    1120:	89 0f       	add	r24, r25
    1122:	80 93 f3 00 	sts	0x00F3, r24
    1126:	93 81       	ldd	r25, Z+3	; 0x03
    1128:	92 95       	swap	r25
    112a:	96 95       	lsr	r25
    112c:	97 70       	andi	r25, 0x07	; 7
    112e:	84 81       	ldd	r24, Z+4	; 0x04
    1130:	88 0f       	add	r24, r24
    1132:	88 0f       	add	r24, r24
    1134:	88 0f       	add	r24, r24
    1136:	89 0f       	add	r24, r25
    1138:	80 93 f2 00 	sts	0x00F2, r24
    113c:	92 81       	ldd	r25, Z+2	; 0x02
    113e:	92 95       	swap	r25
    1140:	96 95       	lsr	r25
    1142:	97 70       	andi	r25, 0x07	; 7
    1144:	83 81       	ldd	r24, Z+3	; 0x03
    1146:	88 0f       	add	r24, r24
    1148:	88 0f       	add	r24, r24
    114a:	88 0f       	add	r24, r24
    114c:	89 0f       	add	r24, r25
    114e:	80 93 f1 00 	sts	0x00F1, r24
    1152:	82 81       	ldd	r24, Z+2	; 0x02
    1154:	88 0f       	add	r24, r24
    1156:	88 0f       	add	r24, r24
    1158:	88 0f       	add	r24, r24
    115a:	80 93 f0 00 	sts	0x00F0, r24
    115e:	ef ee       	ldi	r30, 0xEF	; 239
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	80 81       	ld	r24, Z
    1164:	80 61       	ori	r24, 0x10	; 16
    1166:	80 83       	st	Z, r24
    1168:	16 c0       	rjmp	.+44     	; 0x1196 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    116a:	92 81       	ldd	r25, Z+2	; 0x02
    116c:	96 95       	lsr	r25
    116e:	96 95       	lsr	r25
    1170:	96 95       	lsr	r25
    1172:	83 81       	ldd	r24, Z+3	; 0x03
    1174:	82 95       	swap	r24
    1176:	88 0f       	add	r24, r24
    1178:	80 7e       	andi	r24, 0xE0	; 224
    117a:	89 0f       	add	r24, r25
    117c:	80 93 f3 00 	sts	0x00F3, r24
    1180:	82 81       	ldd	r24, Z+2	; 0x02
    1182:	82 95       	swap	r24
    1184:	88 0f       	add	r24, r24
    1186:	80 7e       	andi	r24, 0xE0	; 224
    1188:	80 93 f2 00 	sts	0x00F2, r24
    118c:	ef ee       	ldi	r30, 0xEF	; 239
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	8f 7e       	andi	r24, 0xEF	; 239
    1194:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1196:	f8 01       	movw	r30, r16
    1198:	86 81       	ldd	r24, Z+6	; 0x06
    119a:	88 23       	and	r24, r24
    119c:	79 f0       	breq	.+30     	; 0x11bc <can_cmd+0x27c>
    119e:	80 e0       	ldi	r24, 0x00	; 0
    11a0:	2a ef       	ldi	r18, 0xFA	; 250
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	f8 01       	movw	r30, r16
    11a6:	a7 81       	ldd	r26, Z+7	; 0x07
    11a8:	b0 85       	ldd	r27, Z+8	; 0x08
    11aa:	a8 0f       	add	r26, r24
    11ac:	b1 1d       	adc	r27, r1
    11ae:	9c 91       	ld	r25, X
    11b0:	d9 01       	movw	r26, r18
    11b2:	9c 93       	st	X, r25
    11b4:	8f 5f       	subi	r24, 0xFF	; 255
    11b6:	96 81       	ldd	r25, Z+6	; 0x06
    11b8:	89 17       	cp	r24, r25
    11ba:	a0 f3       	brcs	.-24     	; 0x11a4 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    11bc:	f8 01       	movw	r30, r16
    11be:	16 86       	std	Z+14, r1	; 0x0e
    11c0:	e0 ef       	ldi	r30, 0xF0	; 240
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	80 81       	ld	r24, Z
    11c6:	8b 7f       	andi	r24, 0xFB	; 251
    11c8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    11ca:	ef ee       	ldi	r30, 0xEF	; 239
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	90 81       	ld	r25, Z
    11d0:	d8 01       	movw	r26, r16
    11d2:	16 96       	adiw	r26, 0x06	; 6
    11d4:	8c 91       	ld	r24, X
    11d6:	16 97       	sbiw	r26, 0x06	; 6
    11d8:	89 2b       	or	r24, r25
    11da:	80 83       	st	Z, r24
          Can_config_tx();
    11dc:	80 81       	ld	r24, Z
    11de:	8f 73       	andi	r24, 0x3F	; 63
    11e0:	80 83       	st	Z, r24
    11e2:	80 81       	ld	r24, Z
    11e4:	80 64       	ori	r24, 0x40	; 64
    11e6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11e8:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    11ea:	7b c4       	rjmp	.+2294   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11ec:	f8 01       	movw	r30, r16
    11ee:	87 85       	ldd	r24, Z+15	; 0x0f
    11f0:	88 23       	and	r24, r24
    11f2:	69 f1       	breq	.+90     	; 0x124e <can_cmd+0x30e>
    11f4:	94 81       	ldd	r25, Z+4	; 0x04
    11f6:	92 95       	swap	r25
    11f8:	96 95       	lsr	r25
    11fa:	97 70       	andi	r25, 0x07	; 7
    11fc:	85 81       	ldd	r24, Z+5	; 0x05
    11fe:	88 0f       	add	r24, r24
    1200:	88 0f       	add	r24, r24
    1202:	88 0f       	add	r24, r24
    1204:	89 0f       	add	r24, r25
    1206:	80 93 f3 00 	sts	0x00F3, r24
    120a:	93 81       	ldd	r25, Z+3	; 0x03
    120c:	92 95       	swap	r25
    120e:	96 95       	lsr	r25
    1210:	97 70       	andi	r25, 0x07	; 7
    1212:	84 81       	ldd	r24, Z+4	; 0x04
    1214:	88 0f       	add	r24, r24
    1216:	88 0f       	add	r24, r24
    1218:	88 0f       	add	r24, r24
    121a:	89 0f       	add	r24, r25
    121c:	80 93 f2 00 	sts	0x00F2, r24
    1220:	92 81       	ldd	r25, Z+2	; 0x02
    1222:	92 95       	swap	r25
    1224:	96 95       	lsr	r25
    1226:	97 70       	andi	r25, 0x07	; 7
    1228:	83 81       	ldd	r24, Z+3	; 0x03
    122a:	88 0f       	add	r24, r24
    122c:	88 0f       	add	r24, r24
    122e:	88 0f       	add	r24, r24
    1230:	89 0f       	add	r24, r25
    1232:	80 93 f1 00 	sts	0x00F1, r24
    1236:	82 81       	ldd	r24, Z+2	; 0x02
    1238:	88 0f       	add	r24, r24
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	80 93 f0 00 	sts	0x00F0, r24
    1242:	ef ee       	ldi	r30, 0xEF	; 239
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	80 61       	ori	r24, 0x10	; 16
    124a:	80 83       	st	Z, r24
    124c:	16 c0       	rjmp	.+44     	; 0x127a <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    124e:	92 81       	ldd	r25, Z+2	; 0x02
    1250:	96 95       	lsr	r25
    1252:	96 95       	lsr	r25
    1254:	96 95       	lsr	r25
    1256:	83 81       	ldd	r24, Z+3	; 0x03
    1258:	82 95       	swap	r24
    125a:	88 0f       	add	r24, r24
    125c:	80 7e       	andi	r24, 0xE0	; 224
    125e:	89 0f       	add	r24, r25
    1260:	80 93 f3 00 	sts	0x00F3, r24
    1264:	82 81       	ldd	r24, Z+2	; 0x02
    1266:	82 95       	swap	r24
    1268:	88 0f       	add	r24, r24
    126a:	80 7e       	andi	r24, 0xE0	; 224
    126c:	80 93 f2 00 	sts	0x00F2, r24
    1270:	ef ee       	ldi	r30, 0xEF	; 239
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	8f 7e       	andi	r24, 0xEF	; 239
    1278:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    127a:	81 e0       	ldi	r24, 0x01	; 1
    127c:	f8 01       	movw	r30, r16
    127e:	86 87       	std	Z+14, r24	; 0x0e
    1280:	e0 ef       	ldi	r30, 0xF0	; 240
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
    1286:	84 60       	ori	r24, 0x04	; 4
    1288:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    128a:	ef ee       	ldi	r30, 0xEF	; 239
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	90 81       	ld	r25, Z
    1290:	d8 01       	movw	r26, r16
    1292:	16 96       	adiw	r26, 0x06	; 6
    1294:	8c 91       	ld	r24, X
    1296:	16 97       	sbiw	r26, 0x06	; 6
    1298:	89 2b       	or	r24, r25
    129a:	80 83       	st	Z, r24
          Can_config_tx();
    129c:	80 81       	ld	r24, Z
    129e:	8f 73       	andi	r24, 0x3F	; 63
    12a0:	80 83       	st	Z, r24
    12a2:	80 81       	ld	r24, Z
    12a4:	80 64       	ori	r24, 0x40	; 64
    12a6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12a8:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    12aa:	1b c4       	rjmp	.+2102   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    12ac:	8f ef       	ldi	r24, 0xFF	; 255
    12ae:	9f ef       	ldi	r25, 0xFF	; 255
    12b0:	dc 01       	movw	r26, r24
    12b2:	89 83       	std	Y+1, r24	; 0x01
    12b4:	9a 83       	std	Y+2, r25	; 0x02
    12b6:	ab 83       	std	Y+3, r26	; 0x03
    12b8:	bc 83       	std	Y+4, r27	; 0x04
    12ba:	9b 81       	ldd	r25, Y+3	; 0x03
    12bc:	92 95       	swap	r25
    12be:	96 95       	lsr	r25
    12c0:	97 70       	andi	r25, 0x07	; 7
    12c2:	8c 81       	ldd	r24, Y+4	; 0x04
    12c4:	88 0f       	add	r24, r24
    12c6:	88 0f       	add	r24, r24
    12c8:	88 0f       	add	r24, r24
    12ca:	89 0f       	add	r24, r25
    12cc:	80 93 f7 00 	sts	0x00F7, r24
    12d0:	9a 81       	ldd	r25, Y+2	; 0x02
    12d2:	92 95       	swap	r25
    12d4:	96 95       	lsr	r25
    12d6:	97 70       	andi	r25, 0x07	; 7
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	88 0f       	add	r24, r24
    12dc:	88 0f       	add	r24, r24
    12de:	88 0f       	add	r24, r24
    12e0:	89 0f       	add	r24, r25
    12e2:	80 93 f6 00 	sts	0x00F6, r24
    12e6:	99 81       	ldd	r25, Y+1	; 0x01
    12e8:	92 95       	swap	r25
    12ea:	96 95       	lsr	r25
    12ec:	97 70       	andi	r25, 0x07	; 7
    12ee:	8a 81       	ldd	r24, Y+2	; 0x02
    12f0:	88 0f       	add	r24, r24
    12f2:	88 0f       	add	r24, r24
    12f4:	88 0f       	add	r24, r24
    12f6:	89 0f       	add	r24, r25
    12f8:	80 93 f5 00 	sts	0x00F5, r24
    12fc:	89 81       	ldd	r24, Y+1	; 0x01
    12fe:	88 0f       	add	r24, r24
    1300:	88 0f       	add	r24, r24
    1302:	88 0f       	add	r24, r24
    1304:	24 ef       	ldi	r18, 0xF4	; 244
    1306:	30 e0       	ldi	r19, 0x00	; 0
    1308:	f9 01       	movw	r30, r18
    130a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    130c:	ef ee       	ldi	r30, 0xEF	; 239
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	90 81       	ld	r25, Z
    1312:	d8 01       	movw	r26, r16
    1314:	16 96       	adiw	r26, 0x06	; 6
    1316:	8c 91       	ld	r24, X
    1318:	89 2b       	or	r24, r25
    131a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    131c:	d9 01       	movw	r26, r18
    131e:	8c 91       	ld	r24, X
    1320:	8b 7f       	andi	r24, 0xFB	; 251
    1322:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1324:	8c 91       	ld	r24, X
    1326:	8e 7f       	andi	r24, 0xFE	; 254
    1328:	8c 93       	st	X, r24
          Can_config_rx();       
    132a:	80 81       	ld	r24, Z
    132c:	8f 73       	andi	r24, 0x3F	; 63
    132e:	80 83       	st	Z, r24
    1330:	80 81       	ld	r24, Z
    1332:	80 68       	ori	r24, 0x80	; 128
    1334:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1336:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1338:	d4 c3       	rjmp	.+1960   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    133a:	f8 01       	movw	r30, r16
    133c:	87 85       	ldd	r24, Z+15	; 0x0f
    133e:	88 23       	and	r24, r24
    1340:	69 f1       	breq	.+90     	; 0x139c <can_cmd+0x45c>
    1342:	94 81       	ldd	r25, Z+4	; 0x04
    1344:	92 95       	swap	r25
    1346:	96 95       	lsr	r25
    1348:	97 70       	andi	r25, 0x07	; 7
    134a:	85 81       	ldd	r24, Z+5	; 0x05
    134c:	88 0f       	add	r24, r24
    134e:	88 0f       	add	r24, r24
    1350:	88 0f       	add	r24, r24
    1352:	89 0f       	add	r24, r25
    1354:	80 93 f3 00 	sts	0x00F3, r24
    1358:	93 81       	ldd	r25, Z+3	; 0x03
    135a:	92 95       	swap	r25
    135c:	96 95       	lsr	r25
    135e:	97 70       	andi	r25, 0x07	; 7
    1360:	84 81       	ldd	r24, Z+4	; 0x04
    1362:	88 0f       	add	r24, r24
    1364:	88 0f       	add	r24, r24
    1366:	88 0f       	add	r24, r24
    1368:	89 0f       	add	r24, r25
    136a:	80 93 f2 00 	sts	0x00F2, r24
    136e:	92 81       	ldd	r25, Z+2	; 0x02
    1370:	92 95       	swap	r25
    1372:	96 95       	lsr	r25
    1374:	97 70       	andi	r25, 0x07	; 7
    1376:	83 81       	ldd	r24, Z+3	; 0x03
    1378:	88 0f       	add	r24, r24
    137a:	88 0f       	add	r24, r24
    137c:	88 0f       	add	r24, r24
    137e:	89 0f       	add	r24, r25
    1380:	80 93 f1 00 	sts	0x00F1, r24
    1384:	82 81       	ldd	r24, Z+2	; 0x02
    1386:	88 0f       	add	r24, r24
    1388:	88 0f       	add	r24, r24
    138a:	88 0f       	add	r24, r24
    138c:	80 93 f0 00 	sts	0x00F0, r24
    1390:	ef ee       	ldi	r30, 0xEF	; 239
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	80 61       	ori	r24, 0x10	; 16
    1398:	80 83       	st	Z, r24
    139a:	16 c0       	rjmp	.+44     	; 0x13c8 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    139c:	92 81       	ldd	r25, Z+2	; 0x02
    139e:	96 95       	lsr	r25
    13a0:	96 95       	lsr	r25
    13a2:	96 95       	lsr	r25
    13a4:	83 81       	ldd	r24, Z+3	; 0x03
    13a6:	82 95       	swap	r24
    13a8:	88 0f       	add	r24, r24
    13aa:	80 7e       	andi	r24, 0xE0	; 224
    13ac:	89 0f       	add	r24, r25
    13ae:	80 93 f3 00 	sts	0x00F3, r24
    13b2:	82 81       	ldd	r24, Z+2	; 0x02
    13b4:	82 95       	swap	r24
    13b6:	88 0f       	add	r24, r24
    13b8:	80 7e       	andi	r24, 0xE0	; 224
    13ba:	80 93 f2 00 	sts	0x00F2, r24
    13be:	ef ee       	ldi	r30, 0xEF	; 239
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	8f 7e       	andi	r24, 0xEF	; 239
    13c6:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    13c8:	8f ef       	ldi	r24, 0xFF	; 255
    13ca:	9f ef       	ldi	r25, 0xFF	; 255
    13cc:	dc 01       	movw	r26, r24
    13ce:	89 83       	std	Y+1, r24	; 0x01
    13d0:	9a 83       	std	Y+2, r25	; 0x02
    13d2:	ab 83       	std	Y+3, r26	; 0x03
    13d4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    13d6:	9b 81       	ldd	r25, Y+3	; 0x03
    13d8:	92 95       	swap	r25
    13da:	96 95       	lsr	r25
    13dc:	97 70       	andi	r25, 0x07	; 7
    13de:	8c 81       	ldd	r24, Y+4	; 0x04
    13e0:	88 0f       	add	r24, r24
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	89 0f       	add	r24, r25
    13e8:	80 93 f7 00 	sts	0x00F7, r24
    13ec:	9a 81       	ldd	r25, Y+2	; 0x02
    13ee:	92 95       	swap	r25
    13f0:	96 95       	lsr	r25
    13f2:	97 70       	andi	r25, 0x07	; 7
    13f4:	8b 81       	ldd	r24, Y+3	; 0x03
    13f6:	88 0f       	add	r24, r24
    13f8:	88 0f       	add	r24, r24
    13fa:	88 0f       	add	r24, r24
    13fc:	89 0f       	add	r24, r25
    13fe:	80 93 f6 00 	sts	0x00F6, r24
    1402:	99 81       	ldd	r25, Y+1	; 0x01
    1404:	92 95       	swap	r25
    1406:	96 95       	lsr	r25
    1408:	97 70       	andi	r25, 0x07	; 7
    140a:	8a 81       	ldd	r24, Y+2	; 0x02
    140c:	88 0f       	add	r24, r24
    140e:	88 0f       	add	r24, r24
    1410:	88 0f       	add	r24, r24
    1412:	89 0f       	add	r24, r25
    1414:	80 93 f5 00 	sts	0x00F5, r24
    1418:	89 81       	ldd	r24, Y+1	; 0x01
    141a:	88 0f       	add	r24, r24
    141c:	88 0f       	add	r24, r24
    141e:	88 0f       	add	r24, r24
    1420:	44 ef       	ldi	r20, 0xF4	; 244
    1422:	50 e0       	ldi	r21, 0x00	; 0
    1424:	fa 01       	movw	r30, r20
    1426:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1428:	ef ee       	ldi	r30, 0xEF	; 239
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	90 81       	ld	r25, Z
    142e:	d8 01       	movw	r26, r16
    1430:	16 96       	adiw	r26, 0x06	; 6
    1432:	8c 91       	ld	r24, X
    1434:	16 97       	sbiw	r26, 0x06	; 6
    1436:	89 2b       	or	r24, r25
    1438:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    143a:	1e 96       	adiw	r26, 0x0e	; 14
    143c:	1c 92       	st	X, r1
    143e:	da 01       	movw	r26, r20
    1440:	8c 91       	ld	r24, X
    1442:	84 60       	ori	r24, 0x04	; 4
    1444:	8c 93       	st	X, r24
    1446:	80 ef       	ldi	r24, 0xF0	; 240
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	dc 01       	movw	r26, r24
    144c:	2c 91       	ld	r18, X
    144e:	2b 7f       	andi	r18, 0xFB	; 251
    1450:	2c 93       	st	X, r18
          Can_set_idemsk();
    1452:	da 01       	movw	r26, r20
    1454:	8c 91       	ld	r24, X
    1456:	81 60       	ori	r24, 0x01	; 1
    1458:	8c 93       	st	X, r24
          Can_config_rx()    
    145a:	80 81       	ld	r24, Z
    145c:	8f 73       	andi	r24, 0x3F	; 63
    145e:	80 83       	st	Z, r24
    1460:	80 81       	ld	r24, Z
    1462:	80 68       	ori	r24, 0x80	; 128
    1464:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1466:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1468:	3c c3       	rjmp	.+1656   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    146a:	8f ef       	ldi	r24, 0xFF	; 255
    146c:	9f ef       	ldi	r25, 0xFF	; 255
    146e:	dc 01       	movw	r26, r24
    1470:	89 83       	std	Y+1, r24	; 0x01
    1472:	9a 83       	std	Y+2, r25	; 0x02
    1474:	ab 83       	std	Y+3, r26	; 0x03
    1476:	bc 83       	std	Y+4, r27	; 0x04
    1478:	9b 81       	ldd	r25, Y+3	; 0x03
    147a:	92 95       	swap	r25
    147c:	96 95       	lsr	r25
    147e:	97 70       	andi	r25, 0x07	; 7
    1480:	8c 81       	ldd	r24, Y+4	; 0x04
    1482:	88 0f       	add	r24, r24
    1484:	88 0f       	add	r24, r24
    1486:	88 0f       	add	r24, r24
    1488:	89 0f       	add	r24, r25
    148a:	80 93 f7 00 	sts	0x00F7, r24
    148e:	9a 81       	ldd	r25, Y+2	; 0x02
    1490:	92 95       	swap	r25
    1492:	96 95       	lsr	r25
    1494:	97 70       	andi	r25, 0x07	; 7
    1496:	8b 81       	ldd	r24, Y+3	; 0x03
    1498:	88 0f       	add	r24, r24
    149a:	88 0f       	add	r24, r24
    149c:	88 0f       	add	r24, r24
    149e:	89 0f       	add	r24, r25
    14a0:	80 93 f6 00 	sts	0x00F6, r24
    14a4:	99 81       	ldd	r25, Y+1	; 0x01
    14a6:	92 95       	swap	r25
    14a8:	96 95       	lsr	r25
    14aa:	97 70       	andi	r25, 0x07	; 7
    14ac:	8a 81       	ldd	r24, Y+2	; 0x02
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	88 0f       	add	r24, r24
    14b4:	89 0f       	add	r24, r25
    14b6:	80 93 f5 00 	sts	0x00F5, r24
    14ba:	89 81       	ldd	r24, Y+1	; 0x01
    14bc:	88 0f       	add	r24, r24
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	44 ef       	ldi	r20, 0xF4	; 244
    14c4:	50 e0       	ldi	r21, 0x00	; 0
    14c6:	fa 01       	movw	r30, r20
    14c8:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    14ca:	ef ee       	ldi	r30, 0xEF	; 239
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	90 81       	ld	r25, Z
    14d0:	d8 01       	movw	r26, r16
    14d2:	16 96       	adiw	r26, 0x06	; 6
    14d4:	8c 91       	ld	r24, X
    14d6:	16 97       	sbiw	r26, 0x06	; 6
    14d8:	89 2b       	or	r24, r25
    14da:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    14dc:	81 e0       	ldi	r24, 0x01	; 1
    14de:	1e 96       	adiw	r26, 0x0e	; 14
    14e0:	8c 93       	st	X, r24
    14e2:	da 01       	movw	r26, r20
    14e4:	8c 91       	ld	r24, X
    14e6:	84 60       	ori	r24, 0x04	; 4
    14e8:	8c 93       	st	X, r24
    14ea:	80 ef       	ldi	r24, 0xF0	; 240
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	dc 01       	movw	r26, r24
    14f0:	2c 91       	ld	r18, X
    14f2:	24 60       	ori	r18, 0x04	; 4
    14f4:	2c 93       	st	X, r18
          Can_clear_rplv();
    14f6:	80 81       	ld	r24, Z
    14f8:	8f 7d       	andi	r24, 0xDF	; 223
    14fa:	80 83       	st	Z, r24
          Can_clear_idemsk();
    14fc:	da 01       	movw	r26, r20
    14fe:	8c 91       	ld	r24, X
    1500:	8e 7f       	andi	r24, 0xFE	; 254
    1502:	8c 93       	st	X, r24
          Can_config_rx();       
    1504:	80 81       	ld	r24, Z
    1506:	8f 73       	andi	r24, 0x3F	; 63
    1508:	80 83       	st	Z, r24
    150a:	80 81       	ld	r24, Z
    150c:	80 68       	ori	r24, 0x80	; 128
    150e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1510:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1512:	e7 c2       	rjmp	.+1486   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1514:	f8 01       	movw	r30, r16
    1516:	87 85       	ldd	r24, Z+15	; 0x0f
    1518:	88 23       	and	r24, r24
    151a:	69 f1       	breq	.+90     	; 0x1576 <can_cmd+0x636>
    151c:	94 81       	ldd	r25, Z+4	; 0x04
    151e:	92 95       	swap	r25
    1520:	96 95       	lsr	r25
    1522:	97 70       	andi	r25, 0x07	; 7
    1524:	85 81       	ldd	r24, Z+5	; 0x05
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	88 0f       	add	r24, r24
    152c:	89 0f       	add	r24, r25
    152e:	80 93 f3 00 	sts	0x00F3, r24
    1532:	93 81       	ldd	r25, Z+3	; 0x03
    1534:	92 95       	swap	r25
    1536:	96 95       	lsr	r25
    1538:	97 70       	andi	r25, 0x07	; 7
    153a:	84 81       	ldd	r24, Z+4	; 0x04
    153c:	88 0f       	add	r24, r24
    153e:	88 0f       	add	r24, r24
    1540:	88 0f       	add	r24, r24
    1542:	89 0f       	add	r24, r25
    1544:	80 93 f2 00 	sts	0x00F2, r24
    1548:	92 81       	ldd	r25, Z+2	; 0x02
    154a:	92 95       	swap	r25
    154c:	96 95       	lsr	r25
    154e:	97 70       	andi	r25, 0x07	; 7
    1550:	83 81       	ldd	r24, Z+3	; 0x03
    1552:	88 0f       	add	r24, r24
    1554:	88 0f       	add	r24, r24
    1556:	88 0f       	add	r24, r24
    1558:	89 0f       	add	r24, r25
    155a:	80 93 f1 00 	sts	0x00F1, r24
    155e:	82 81       	ldd	r24, Z+2	; 0x02
    1560:	88 0f       	add	r24, r24
    1562:	88 0f       	add	r24, r24
    1564:	88 0f       	add	r24, r24
    1566:	80 93 f0 00 	sts	0x00F0, r24
    156a:	ef ee       	ldi	r30, 0xEF	; 239
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	80 61       	ori	r24, 0x10	; 16
    1572:	80 83       	st	Z, r24
    1574:	16 c0       	rjmp	.+44     	; 0x15a2 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1576:	92 81       	ldd	r25, Z+2	; 0x02
    1578:	96 95       	lsr	r25
    157a:	96 95       	lsr	r25
    157c:	96 95       	lsr	r25
    157e:	83 81       	ldd	r24, Z+3	; 0x03
    1580:	82 95       	swap	r24
    1582:	88 0f       	add	r24, r24
    1584:	80 7e       	andi	r24, 0xE0	; 224
    1586:	89 0f       	add	r24, r25
    1588:	80 93 f3 00 	sts	0x00F3, r24
    158c:	82 81       	ldd	r24, Z+2	; 0x02
    158e:	82 95       	swap	r24
    1590:	88 0f       	add	r24, r24
    1592:	80 7e       	andi	r24, 0xE0	; 224
    1594:	80 93 f2 00 	sts	0x00F2, r24
    1598:	ef ee       	ldi	r30, 0xEF	; 239
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	8f 7e       	andi	r24, 0xEF	; 239
    15a0:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    15a2:	c8 01       	movw	r24, r16
    15a4:	0e 94 67 07 	call	0xece	; 0xece <get_idmask>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	89 83       	std	Y+1, r24	; 0x01
    15ae:	9a 83       	std	Y+2, r25	; 0x02
    15b0:	ab 83       	std	Y+3, r26	; 0x03
    15b2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    15b4:	9b 81       	ldd	r25, Y+3	; 0x03
    15b6:	92 95       	swap	r25
    15b8:	96 95       	lsr	r25
    15ba:	97 70       	andi	r25, 0x07	; 7
    15bc:	8c 81       	ldd	r24, Y+4	; 0x04
    15be:	88 0f       	add	r24, r24
    15c0:	88 0f       	add	r24, r24
    15c2:	88 0f       	add	r24, r24
    15c4:	89 0f       	add	r24, r25
    15c6:	80 93 f7 00 	sts	0x00F7, r24
    15ca:	9a 81       	ldd	r25, Y+2	; 0x02
    15cc:	92 95       	swap	r25
    15ce:	96 95       	lsr	r25
    15d0:	97 70       	andi	r25, 0x07	; 7
    15d2:	8b 81       	ldd	r24, Y+3	; 0x03
    15d4:	88 0f       	add	r24, r24
    15d6:	88 0f       	add	r24, r24
    15d8:	88 0f       	add	r24, r24
    15da:	89 0f       	add	r24, r25
    15dc:	80 93 f6 00 	sts	0x00F6, r24
    15e0:	99 81       	ldd	r25, Y+1	; 0x01
    15e2:	92 95       	swap	r25
    15e4:	96 95       	lsr	r25
    15e6:	97 70       	andi	r25, 0x07	; 7
    15e8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ea:	88 0f       	add	r24, r24
    15ec:	88 0f       	add	r24, r24
    15ee:	88 0f       	add	r24, r24
    15f0:	89 0f       	add	r24, r25
    15f2:	80 93 f5 00 	sts	0x00F5, r24
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	88 0f       	add	r24, r24
    15fa:	88 0f       	add	r24, r24
    15fc:	88 0f       	add	r24, r24
    15fe:	24 ef       	ldi	r18, 0xF4	; 244
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	f9 01       	movw	r30, r18
    1604:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1606:	ef ee       	ldi	r30, 0xEF	; 239
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	90 81       	ld	r25, Z
    160c:	d8 01       	movw	r26, r16
    160e:	16 96       	adiw	r26, 0x06	; 6
    1610:	8c 91       	ld	r24, X
    1612:	89 2b       	or	r24, r25
    1614:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1616:	d9 01       	movw	r26, r18
    1618:	8c 91       	ld	r24, X
    161a:	8b 7f       	andi	r24, 0xFB	; 251
    161c:	8c 93       	st	X, r24
          Can_set_idemsk();
    161e:	8c 91       	ld	r24, X
    1620:	81 60       	ori	r24, 0x01	; 1
    1622:	8c 93       	st	X, r24
          Can_config_rx();       
    1624:	80 81       	ld	r24, Z
    1626:	8f 73       	andi	r24, 0x3F	; 63
    1628:	80 83       	st	Z, r24
    162a:	80 81       	ld	r24, Z
    162c:	80 68       	ori	r24, 0x80	; 128
    162e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1630:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1632:	57 c2       	rjmp	.+1198   	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1634:	f8 01       	movw	r30, r16
    1636:	87 85       	ldd	r24, Z+15	; 0x0f
    1638:	88 23       	and	r24, r24
    163a:	69 f1       	breq	.+90     	; 0x1696 <can_cmd+0x756>
    163c:	94 81       	ldd	r25, Z+4	; 0x04
    163e:	92 95       	swap	r25
    1640:	96 95       	lsr	r25
    1642:	97 70       	andi	r25, 0x07	; 7
    1644:	85 81       	ldd	r24, Z+5	; 0x05
    1646:	88 0f       	add	r24, r24
    1648:	88 0f       	add	r24, r24
    164a:	88 0f       	add	r24, r24
    164c:	89 0f       	add	r24, r25
    164e:	80 93 f3 00 	sts	0x00F3, r24
    1652:	93 81       	ldd	r25, Z+3	; 0x03
    1654:	92 95       	swap	r25
    1656:	96 95       	lsr	r25
    1658:	97 70       	andi	r25, 0x07	; 7
    165a:	84 81       	ldd	r24, Z+4	; 0x04
    165c:	88 0f       	add	r24, r24
    165e:	88 0f       	add	r24, r24
    1660:	88 0f       	add	r24, r24
    1662:	89 0f       	add	r24, r25
    1664:	80 93 f2 00 	sts	0x00F2, r24
    1668:	92 81       	ldd	r25, Z+2	; 0x02
    166a:	92 95       	swap	r25
    166c:	96 95       	lsr	r25
    166e:	97 70       	andi	r25, 0x07	; 7
    1670:	83 81       	ldd	r24, Z+3	; 0x03
    1672:	88 0f       	add	r24, r24
    1674:	88 0f       	add	r24, r24
    1676:	88 0f       	add	r24, r24
    1678:	89 0f       	add	r24, r25
    167a:	80 93 f1 00 	sts	0x00F1, r24
    167e:	82 81       	ldd	r24, Z+2	; 0x02
    1680:	88 0f       	add	r24, r24
    1682:	88 0f       	add	r24, r24
    1684:	88 0f       	add	r24, r24
    1686:	80 93 f0 00 	sts	0x00F0, r24
    168a:	ef ee       	ldi	r30, 0xEF	; 239
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	80 61       	ori	r24, 0x10	; 16
    1692:	80 83       	st	Z, r24
    1694:	16 c0       	rjmp	.+44     	; 0x16c2 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    1696:	92 81       	ldd	r25, Z+2	; 0x02
    1698:	96 95       	lsr	r25
    169a:	96 95       	lsr	r25
    169c:	96 95       	lsr	r25
    169e:	83 81       	ldd	r24, Z+3	; 0x03
    16a0:	82 95       	swap	r24
    16a2:	88 0f       	add	r24, r24
    16a4:	80 7e       	andi	r24, 0xE0	; 224
    16a6:	89 0f       	add	r24, r25
    16a8:	80 93 f3 00 	sts	0x00F3, r24
    16ac:	82 81       	ldd	r24, Z+2	; 0x02
    16ae:	82 95       	swap	r24
    16b0:	88 0f       	add	r24, r24
    16b2:	80 7e       	andi	r24, 0xE0	; 224
    16b4:	80 93 f2 00 	sts	0x00F2, r24
    16b8:	ef ee       	ldi	r30, 0xEF	; 239
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	8f 7e       	andi	r24, 0xEF	; 239
    16c0:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    16c2:	c8 01       	movw	r24, r16
    16c4:	0e 94 67 07 	call	0xece	; 0xece <get_idmask>
    16c8:	dc 01       	movw	r26, r24
    16ca:	cb 01       	movw	r24, r22
    16cc:	89 83       	std	Y+1, r24	; 0x01
    16ce:	9a 83       	std	Y+2, r25	; 0x02
    16d0:	ab 83       	std	Y+3, r26	; 0x03
    16d2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    16d4:	9b 81       	ldd	r25, Y+3	; 0x03
    16d6:	92 95       	swap	r25
    16d8:	96 95       	lsr	r25
    16da:	97 70       	andi	r25, 0x07	; 7
    16dc:	8c 81       	ldd	r24, Y+4	; 0x04
    16de:	88 0f       	add	r24, r24
    16e0:	88 0f       	add	r24, r24
    16e2:	88 0f       	add	r24, r24
    16e4:	89 0f       	add	r24, r25
    16e6:	80 93 f7 00 	sts	0x00F7, r24
    16ea:	9a 81       	ldd	r25, Y+2	; 0x02
    16ec:	92 95       	swap	r25
    16ee:	96 95       	lsr	r25
    16f0:	97 70       	andi	r25, 0x07	; 7
    16f2:	8b 81       	ldd	r24, Y+3	; 0x03
    16f4:	88 0f       	add	r24, r24
    16f6:	88 0f       	add	r24, r24
    16f8:	88 0f       	add	r24, r24
    16fa:	89 0f       	add	r24, r25
    16fc:	80 93 f6 00 	sts	0x00F6, r24
    1700:	99 81       	ldd	r25, Y+1	; 0x01
    1702:	92 95       	swap	r25
    1704:	96 95       	lsr	r25
    1706:	97 70       	andi	r25, 0x07	; 7
    1708:	8a 81       	ldd	r24, Y+2	; 0x02
    170a:	88 0f       	add	r24, r24
    170c:	88 0f       	add	r24, r24
    170e:	88 0f       	add	r24, r24
    1710:	89 0f       	add	r24, r25
    1712:	80 93 f5 00 	sts	0x00F5, r24
    1716:	89 81       	ldd	r24, Y+1	; 0x01
    1718:	88 0f       	add	r24, r24
    171a:	88 0f       	add	r24, r24
    171c:	88 0f       	add	r24, r24
    171e:	44 ef       	ldi	r20, 0xF4	; 244
    1720:	50 e0       	ldi	r21, 0x00	; 0
    1722:	fa 01       	movw	r30, r20
    1724:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1726:	ef ee       	ldi	r30, 0xEF	; 239
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	90 81       	ld	r25, Z
    172c:	d8 01       	movw	r26, r16
    172e:	16 96       	adiw	r26, 0x06	; 6
    1730:	8c 91       	ld	r24, X
    1732:	16 97       	sbiw	r26, 0x06	; 6
    1734:	89 2b       	or	r24, r25
    1736:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1738:	1e 96       	adiw	r26, 0x0e	; 14
    173a:	1c 92       	st	X, r1
    173c:	da 01       	movw	r26, r20
    173e:	8c 91       	ld	r24, X
    1740:	84 60       	ori	r24, 0x04	; 4
    1742:	8c 93       	st	X, r24
    1744:	80 ef       	ldi	r24, 0xF0	; 240
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	dc 01       	movw	r26, r24
    174a:	2c 91       	ld	r18, X
    174c:	2b 7f       	andi	r18, 0xFB	; 251
    174e:	2c 93       	st	X, r18
          Can_set_idemsk();
    1750:	da 01       	movw	r26, r20
    1752:	8c 91       	ld	r24, X
    1754:	81 60       	ori	r24, 0x01	; 1
    1756:	8c 93       	st	X, r24
          Can_config_rx();       
    1758:	80 81       	ld	r24, Z
    175a:	8f 73       	andi	r24, 0x3F	; 63
    175c:	80 83       	st	Z, r24
    175e:	80 81       	ld	r24, Z
    1760:	80 68       	ori	r24, 0x80	; 128
    1762:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1764:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1766:	bd c1       	rjmp	.+890    	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1768:	f8 01       	movw	r30, r16
    176a:	87 85       	ldd	r24, Z+15	; 0x0f
    176c:	88 23       	and	r24, r24
    176e:	69 f1       	breq	.+90     	; 0x17ca <can_cmd+0x88a>
    1770:	94 81       	ldd	r25, Z+4	; 0x04
    1772:	92 95       	swap	r25
    1774:	96 95       	lsr	r25
    1776:	97 70       	andi	r25, 0x07	; 7
    1778:	85 81       	ldd	r24, Z+5	; 0x05
    177a:	88 0f       	add	r24, r24
    177c:	88 0f       	add	r24, r24
    177e:	88 0f       	add	r24, r24
    1780:	89 0f       	add	r24, r25
    1782:	80 93 f3 00 	sts	0x00F3, r24
    1786:	93 81       	ldd	r25, Z+3	; 0x03
    1788:	92 95       	swap	r25
    178a:	96 95       	lsr	r25
    178c:	97 70       	andi	r25, 0x07	; 7
    178e:	84 81       	ldd	r24, Z+4	; 0x04
    1790:	88 0f       	add	r24, r24
    1792:	88 0f       	add	r24, r24
    1794:	88 0f       	add	r24, r24
    1796:	89 0f       	add	r24, r25
    1798:	80 93 f2 00 	sts	0x00F2, r24
    179c:	92 81       	ldd	r25, Z+2	; 0x02
    179e:	92 95       	swap	r25
    17a0:	96 95       	lsr	r25
    17a2:	97 70       	andi	r25, 0x07	; 7
    17a4:	83 81       	ldd	r24, Z+3	; 0x03
    17a6:	88 0f       	add	r24, r24
    17a8:	88 0f       	add	r24, r24
    17aa:	88 0f       	add	r24, r24
    17ac:	89 0f       	add	r24, r25
    17ae:	80 93 f1 00 	sts	0x00F1, r24
    17b2:	82 81       	ldd	r24, Z+2	; 0x02
    17b4:	88 0f       	add	r24, r24
    17b6:	88 0f       	add	r24, r24
    17b8:	88 0f       	add	r24, r24
    17ba:	80 93 f0 00 	sts	0x00F0, r24
    17be:	ef ee       	ldi	r30, 0xEF	; 239
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	80 61       	ori	r24, 0x10	; 16
    17c6:	80 83       	st	Z, r24
    17c8:	16 c0       	rjmp	.+44     	; 0x17f6 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    17ca:	92 81       	ldd	r25, Z+2	; 0x02
    17cc:	96 95       	lsr	r25
    17ce:	96 95       	lsr	r25
    17d0:	96 95       	lsr	r25
    17d2:	83 81       	ldd	r24, Z+3	; 0x03
    17d4:	82 95       	swap	r24
    17d6:	88 0f       	add	r24, r24
    17d8:	80 7e       	andi	r24, 0xE0	; 224
    17da:	89 0f       	add	r24, r25
    17dc:	80 93 f3 00 	sts	0x00F3, r24
    17e0:	82 81       	ldd	r24, Z+2	; 0x02
    17e2:	82 95       	swap	r24
    17e4:	88 0f       	add	r24, r24
    17e6:	80 7e       	andi	r24, 0xE0	; 224
    17e8:	80 93 f2 00 	sts	0x00F2, r24
    17ec:	ef ee       	ldi	r30, 0xEF	; 239
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	8f 7e       	andi	r24, 0xEF	; 239
    17f4:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    17f6:	c8 01       	movw	r24, r16
    17f8:	0e 94 67 07 	call	0xece	; 0xece <get_idmask>
    17fc:	dc 01       	movw	r26, r24
    17fe:	cb 01       	movw	r24, r22
    1800:	89 83       	std	Y+1, r24	; 0x01
    1802:	9a 83       	std	Y+2, r25	; 0x02
    1804:	ab 83       	std	Y+3, r26	; 0x03
    1806:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1808:	9b 81       	ldd	r25, Y+3	; 0x03
    180a:	92 95       	swap	r25
    180c:	96 95       	lsr	r25
    180e:	97 70       	andi	r25, 0x07	; 7
    1810:	8c 81       	ldd	r24, Y+4	; 0x04
    1812:	88 0f       	add	r24, r24
    1814:	88 0f       	add	r24, r24
    1816:	88 0f       	add	r24, r24
    1818:	89 0f       	add	r24, r25
    181a:	80 93 f7 00 	sts	0x00F7, r24
    181e:	9a 81       	ldd	r25, Y+2	; 0x02
    1820:	92 95       	swap	r25
    1822:	96 95       	lsr	r25
    1824:	97 70       	andi	r25, 0x07	; 7
    1826:	8b 81       	ldd	r24, Y+3	; 0x03
    1828:	88 0f       	add	r24, r24
    182a:	88 0f       	add	r24, r24
    182c:	88 0f       	add	r24, r24
    182e:	89 0f       	add	r24, r25
    1830:	80 93 f6 00 	sts	0x00F6, r24
    1834:	99 81       	ldd	r25, Y+1	; 0x01
    1836:	92 95       	swap	r25
    1838:	96 95       	lsr	r25
    183a:	97 70       	andi	r25, 0x07	; 7
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	88 0f       	add	r24, r24
    1840:	88 0f       	add	r24, r24
    1842:	88 0f       	add	r24, r24
    1844:	89 0f       	add	r24, r25
    1846:	80 93 f5 00 	sts	0x00F5, r24
    184a:	89 81       	ldd	r24, Y+1	; 0x01
    184c:	88 0f       	add	r24, r24
    184e:	88 0f       	add	r24, r24
    1850:	88 0f       	add	r24, r24
    1852:	44 ef       	ldi	r20, 0xF4	; 244
    1854:	50 e0       	ldi	r21, 0x00	; 0
    1856:	fa 01       	movw	r30, r20
    1858:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    185a:	ef ee       	ldi	r30, 0xEF	; 239
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	90 81       	ld	r25, Z
    1860:	d8 01       	movw	r26, r16
    1862:	16 96       	adiw	r26, 0x06	; 6
    1864:	8c 91       	ld	r24, X
    1866:	16 97       	sbiw	r26, 0x06	; 6
    1868:	89 2b       	or	r24, r25
    186a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    186c:	81 e0       	ldi	r24, 0x01	; 1
    186e:	1e 96       	adiw	r26, 0x0e	; 14
    1870:	8c 93       	st	X, r24
    1872:	da 01       	movw	r26, r20
    1874:	8c 91       	ld	r24, X
    1876:	84 60       	ori	r24, 0x04	; 4
    1878:	8c 93       	st	X, r24
    187a:	80 ef       	ldi	r24, 0xF0	; 240
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	dc 01       	movw	r26, r24
    1880:	2c 91       	ld	r18, X
    1882:	24 60       	ori	r18, 0x04	; 4
    1884:	2c 93       	st	X, r18
          Can_clear_rplv();
    1886:	80 81       	ld	r24, Z
    1888:	8f 7d       	andi	r24, 0xDF	; 223
    188a:	80 83       	st	Z, r24
          Can_set_idemsk();
    188c:	da 01       	movw	r26, r20
    188e:	8c 91       	ld	r24, X
    1890:	81 60       	ori	r24, 0x01	; 1
    1892:	8c 93       	st	X, r24
          Can_config_rx();       
    1894:	80 81       	ld	r24, Z
    1896:	8f 73       	andi	r24, 0x3F	; 63
    1898:	80 83       	st	Z, r24
    189a:	80 81       	ld	r24, Z
    189c:	80 68       	ori	r24, 0x80	; 128
    189e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    18a0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    18a2:	1f c1       	rjmp	.+574    	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    18a4:	80 e0       	ldi	r24, 0x00	; 0
    18a6:	2a ef       	ldi	r18, 0xFA	; 250
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	f8 01       	movw	r30, r16
    18ac:	a7 81       	ldd	r26, Z+7	; 0x07
    18ae:	b0 85       	ldd	r27, Z+8	; 0x08
    18b0:	a8 0f       	add	r26, r24
    18b2:	b1 1d       	adc	r27, r1
    18b4:	9c 91       	ld	r25, X
    18b6:	d9 01       	movw	r26, r18
    18b8:	9c 93       	st	X, r25
    18ba:	8f 5f       	subi	r24, 0xFF	; 255
    18bc:	96 81       	ldd	r25, Z+6	; 0x06
    18be:	89 17       	cp	r24, r25
    18c0:	a0 f3       	brcs	.-24     	; 0x18aa <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    18c2:	8f ef       	ldi	r24, 0xFF	; 255
    18c4:	9f ef       	ldi	r25, 0xFF	; 255
    18c6:	dc 01       	movw	r26, r24
    18c8:	89 83       	std	Y+1, r24	; 0x01
    18ca:	9a 83       	std	Y+2, r25	; 0x02
    18cc:	ab 83       	std	Y+3, r26	; 0x03
    18ce:	bc 83       	std	Y+4, r27	; 0x04
    18d0:	9b 81       	ldd	r25, Y+3	; 0x03
    18d2:	92 95       	swap	r25
    18d4:	96 95       	lsr	r25
    18d6:	97 70       	andi	r25, 0x07	; 7
    18d8:	8c 81       	ldd	r24, Y+4	; 0x04
    18da:	88 0f       	add	r24, r24
    18dc:	88 0f       	add	r24, r24
    18de:	88 0f       	add	r24, r24
    18e0:	89 0f       	add	r24, r25
    18e2:	80 93 f7 00 	sts	0x00F7, r24
    18e6:	9a 81       	ldd	r25, Y+2	; 0x02
    18e8:	92 95       	swap	r25
    18ea:	96 95       	lsr	r25
    18ec:	97 70       	andi	r25, 0x07	; 7
    18ee:	8b 81       	ldd	r24, Y+3	; 0x03
    18f0:	88 0f       	add	r24, r24
    18f2:	88 0f       	add	r24, r24
    18f4:	88 0f       	add	r24, r24
    18f6:	89 0f       	add	r24, r25
    18f8:	80 93 f6 00 	sts	0x00F6, r24
    18fc:	99 81       	ldd	r25, Y+1	; 0x01
    18fe:	92 95       	swap	r25
    1900:	96 95       	lsr	r25
    1902:	97 70       	andi	r25, 0x07	; 7
    1904:	8a 81       	ldd	r24, Y+2	; 0x02
    1906:	88 0f       	add	r24, r24
    1908:	88 0f       	add	r24, r24
    190a:	88 0f       	add	r24, r24
    190c:	89 0f       	add	r24, r25
    190e:	80 93 f5 00 	sts	0x00F5, r24
    1912:	89 81       	ldd	r24, Y+1	; 0x01
    1914:	88 0f       	add	r24, r24
    1916:	88 0f       	add	r24, r24
    1918:	88 0f       	add	r24, r24
    191a:	44 ef       	ldi	r20, 0xF4	; 244
    191c:	50 e0       	ldi	r21, 0x00	; 0
    191e:	fa 01       	movw	r30, r20
    1920:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1922:	ef ee       	ldi	r30, 0xEF	; 239
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	90 81       	ld	r25, Z
    1928:	d8 01       	movw	r26, r16
    192a:	16 96       	adiw	r26, 0x06	; 6
    192c:	8c 91       	ld	r24, X
    192e:	16 97       	sbiw	r26, 0x06	; 6
    1930:	89 2b       	or	r24, r25
    1932:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1934:	81 e0       	ldi	r24, 0x01	; 1
    1936:	1e 96       	adiw	r26, 0x0e	; 14
    1938:	8c 93       	st	X, r24
    193a:	da 01       	movw	r26, r20
    193c:	8c 91       	ld	r24, X
    193e:	84 60       	ori	r24, 0x04	; 4
    1940:	8c 93       	st	X, r24
    1942:	80 ef       	ldi	r24, 0xF0	; 240
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	dc 01       	movw	r26, r24
    1948:	2c 91       	ld	r18, X
    194a:	24 60       	ori	r18, 0x04	; 4
    194c:	2c 93       	st	X, r18
          Can_set_rplv();
    194e:	80 81       	ld	r24, Z
    1950:	80 62       	ori	r24, 0x20	; 32
    1952:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1954:	da 01       	movw	r26, r20
    1956:	8c 91       	ld	r24, X
    1958:	8e 7f       	andi	r24, 0xFE	; 254
    195a:	8c 93       	st	X, r24
          Can_config_rx();       
    195c:	80 81       	ld	r24, Z
    195e:	8f 73       	andi	r24, 0x3F	; 63
    1960:	80 83       	st	Z, r24
    1962:	80 81       	ld	r24, Z
    1964:	80 68       	ori	r24, 0x80	; 128
    1966:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1968:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    196a:	bb c0       	rjmp	.+374    	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    196c:	f8 01       	movw	r30, r16
    196e:	87 85       	ldd	r24, Z+15	; 0x0f
    1970:	88 23       	and	r24, r24
    1972:	69 f1       	breq	.+90     	; 0x19ce <can_cmd+0xa8e>
    1974:	94 81       	ldd	r25, Z+4	; 0x04
    1976:	92 95       	swap	r25
    1978:	96 95       	lsr	r25
    197a:	97 70       	andi	r25, 0x07	; 7
    197c:	85 81       	ldd	r24, Z+5	; 0x05
    197e:	88 0f       	add	r24, r24
    1980:	88 0f       	add	r24, r24
    1982:	88 0f       	add	r24, r24
    1984:	89 0f       	add	r24, r25
    1986:	80 93 f3 00 	sts	0x00F3, r24
    198a:	93 81       	ldd	r25, Z+3	; 0x03
    198c:	92 95       	swap	r25
    198e:	96 95       	lsr	r25
    1990:	97 70       	andi	r25, 0x07	; 7
    1992:	84 81       	ldd	r24, Z+4	; 0x04
    1994:	88 0f       	add	r24, r24
    1996:	88 0f       	add	r24, r24
    1998:	88 0f       	add	r24, r24
    199a:	89 0f       	add	r24, r25
    199c:	80 93 f2 00 	sts	0x00F2, r24
    19a0:	92 81       	ldd	r25, Z+2	; 0x02
    19a2:	92 95       	swap	r25
    19a4:	96 95       	lsr	r25
    19a6:	97 70       	andi	r25, 0x07	; 7
    19a8:	83 81       	ldd	r24, Z+3	; 0x03
    19aa:	88 0f       	add	r24, r24
    19ac:	88 0f       	add	r24, r24
    19ae:	88 0f       	add	r24, r24
    19b0:	89 0f       	add	r24, r25
    19b2:	80 93 f1 00 	sts	0x00F1, r24
    19b6:	82 81       	ldd	r24, Z+2	; 0x02
    19b8:	88 0f       	add	r24, r24
    19ba:	88 0f       	add	r24, r24
    19bc:	88 0f       	add	r24, r24
    19be:	80 93 f0 00 	sts	0x00F0, r24
    19c2:	ef ee       	ldi	r30, 0xEF	; 239
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	80 81       	ld	r24, Z
    19c8:	80 61       	ori	r24, 0x10	; 16
    19ca:	80 83       	st	Z, r24
    19cc:	16 c0       	rjmp	.+44     	; 0x19fa <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    19ce:	92 81       	ldd	r25, Z+2	; 0x02
    19d0:	96 95       	lsr	r25
    19d2:	96 95       	lsr	r25
    19d4:	96 95       	lsr	r25
    19d6:	83 81       	ldd	r24, Z+3	; 0x03
    19d8:	82 95       	swap	r24
    19da:	88 0f       	add	r24, r24
    19dc:	80 7e       	andi	r24, 0xE0	; 224
    19de:	89 0f       	add	r24, r25
    19e0:	80 93 f3 00 	sts	0x00F3, r24
    19e4:	82 81       	ldd	r24, Z+2	; 0x02
    19e6:	82 95       	swap	r24
    19e8:	88 0f       	add	r24, r24
    19ea:	80 7e       	andi	r24, 0xE0	; 224
    19ec:	80 93 f2 00 	sts	0x00F2, r24
    19f0:	ef ee       	ldi	r30, 0xEF	; 239
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	80 81       	ld	r24, Z
    19f6:	8f 7e       	andi	r24, 0xEF	; 239
    19f8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    19fa:	f8 01       	movw	r30, r16
    19fc:	86 81       	ldd	r24, Z+6	; 0x06
    19fe:	88 23       	and	r24, r24
    1a00:	79 f0       	breq	.+30     	; 0x1a20 <can_cmd+0xae0>
    1a02:	80 e0       	ldi	r24, 0x00	; 0
    1a04:	2a ef       	ldi	r18, 0xFA	; 250
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	f8 01       	movw	r30, r16
    1a0a:	a7 81       	ldd	r26, Z+7	; 0x07
    1a0c:	b0 85       	ldd	r27, Z+8	; 0x08
    1a0e:	a8 0f       	add	r26, r24
    1a10:	b1 1d       	adc	r27, r1
    1a12:	9c 91       	ld	r25, X
    1a14:	d9 01       	movw	r26, r18
    1a16:	9c 93       	st	X, r25
    1a18:	8f 5f       	subi	r24, 0xFF	; 255
    1a1a:	96 81       	ldd	r25, Z+6	; 0x06
    1a1c:	89 17       	cp	r24, r25
    1a1e:	a0 f3       	brcs	.-24     	; 0x1a08 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1a20:	c8 01       	movw	r24, r16
    1a22:	0e 94 67 07 	call	0xece	; 0xece <get_idmask>
    1a26:	dc 01       	movw	r26, r24
    1a28:	cb 01       	movw	r24, r22
    1a2a:	89 83       	std	Y+1, r24	; 0x01
    1a2c:	9a 83       	std	Y+2, r25	; 0x02
    1a2e:	ab 83       	std	Y+3, r26	; 0x03
    1a30:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1a32:	9b 81       	ldd	r25, Y+3	; 0x03
    1a34:	92 95       	swap	r25
    1a36:	96 95       	lsr	r25
    1a38:	97 70       	andi	r25, 0x07	; 7
    1a3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3c:	88 0f       	add	r24, r24
    1a3e:	88 0f       	add	r24, r24
    1a40:	88 0f       	add	r24, r24
    1a42:	89 0f       	add	r24, r25
    1a44:	80 93 f7 00 	sts	0x00F7, r24
    1a48:	9a 81       	ldd	r25, Y+2	; 0x02
    1a4a:	92 95       	swap	r25
    1a4c:	96 95       	lsr	r25
    1a4e:	97 70       	andi	r25, 0x07	; 7
    1a50:	8b 81       	ldd	r24, Y+3	; 0x03
    1a52:	88 0f       	add	r24, r24
    1a54:	88 0f       	add	r24, r24
    1a56:	88 0f       	add	r24, r24
    1a58:	89 0f       	add	r24, r25
    1a5a:	80 93 f6 00 	sts	0x00F6, r24
    1a5e:	99 81       	ldd	r25, Y+1	; 0x01
    1a60:	92 95       	swap	r25
    1a62:	96 95       	lsr	r25
    1a64:	97 70       	andi	r25, 0x07	; 7
    1a66:	8a 81       	ldd	r24, Y+2	; 0x02
    1a68:	88 0f       	add	r24, r24
    1a6a:	88 0f       	add	r24, r24
    1a6c:	88 0f       	add	r24, r24
    1a6e:	89 0f       	add	r24, r25
    1a70:	80 93 f5 00 	sts	0x00F5, r24
    1a74:	89 81       	ldd	r24, Y+1	; 0x01
    1a76:	88 0f       	add	r24, r24
    1a78:	88 0f       	add	r24, r24
    1a7a:	88 0f       	add	r24, r24
    1a7c:	44 ef       	ldi	r20, 0xF4	; 244
    1a7e:	50 e0       	ldi	r21, 0x00	; 0
    1a80:	fa 01       	movw	r30, r20
    1a82:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1a84:	ef ee       	ldi	r30, 0xEF	; 239
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	90 81       	ld	r25, Z
    1a8a:	d8 01       	movw	r26, r16
    1a8c:	16 96       	adiw	r26, 0x06	; 6
    1a8e:	8c 91       	ld	r24, X
    1a90:	16 97       	sbiw	r26, 0x06	; 6
    1a92:	89 2b       	or	r24, r25
    1a94:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1a96:	81 e0       	ldi	r24, 0x01	; 1
    1a98:	1e 96       	adiw	r26, 0x0e	; 14
    1a9a:	8c 93       	st	X, r24
    1a9c:	da 01       	movw	r26, r20
    1a9e:	8c 91       	ld	r24, X
    1aa0:	84 60       	ori	r24, 0x04	; 4
    1aa2:	8c 93       	st	X, r24
    1aa4:	80 ef       	ldi	r24, 0xF0	; 240
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	dc 01       	movw	r26, r24
    1aaa:	2c 91       	ld	r18, X
    1aac:	24 60       	ori	r18, 0x04	; 4
    1aae:	2c 93       	st	X, r18
          Can_set_rplv();
    1ab0:	80 81       	ld	r24, Z
    1ab2:	80 62       	ori	r24, 0x20	; 32
    1ab4:	80 83       	st	Z, r24
          Can_set_idemsk();
    1ab6:	da 01       	movw	r26, r20
    1ab8:	8c 91       	ld	r24, X
    1aba:	81 60       	ori	r24, 0x01	; 1
    1abc:	8c 93       	st	X, r24
          Can_config_rx();       
    1abe:	80 81       	ld	r24, Z
    1ac0:	8f 73       	andi	r24, 0x3F	; 63
    1ac2:	80 83       	st	Z, r24
    1ac4:	80 81       	ld	r24, Z
    1ac6:	80 68       	ori	r24, 0x80	; 128
    1ac8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1aca:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1acc:	0a c0       	rjmp	.+20     	; 0x1ae2 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1ace:	f8 01       	movw	r30, r16
    1ad0:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1ad2:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1ad4:	06 c0       	rjmp	.+12     	; 0x1ae2 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1ad6:	8f e1       	ldi	r24, 0x1F	; 31
    1ad8:	d8 01       	movw	r26, r16
    1ada:	19 96       	adiw	r26, 0x09	; 9
    1adc:	8c 93       	st	X, r24
    1ade:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1ae0:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1ae2:	0f 90       	pop	r0
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	0f 90       	pop	r0
    1aea:	df 91       	pop	r29
    1aec:	cf 91       	pop	r28
    1aee:	1f 91       	pop	r17
    1af0:	0f 91       	pop	r16
    1af2:	08 95       	ret

00001af4 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1af4:	ef 92       	push	r14
    1af6:	ff 92       	push	r15
    1af8:	1f 93       	push	r17
    1afa:	cf 93       	push	r28
    1afc:	df 93       	push	r29
    1afe:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1b00:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1b02:	88 23       	and	r24, r24
    1b04:	09 f4       	brne	.+2      	; 0x1b08 <can_get_status+0x14>
    1b06:	96 c0       	rjmp	.+300    	; 0x1c34 <can_get_status+0x140>
    1b08:	8f 31       	cpi	r24, 0x1F	; 31
    1b0a:	09 f4       	brne	.+2      	; 0x1b0e <can_get_status+0x1a>
    1b0c:	95 c0       	rjmp	.+298    	; 0x1c38 <can_get_status+0x144>
    1b0e:	8f 3f       	cpi	r24, 0xFF	; 255
    1b10:	09 f4       	brne	.+2      	; 0x1b14 <can_get_status+0x20>
    1b12:	94 c0       	rjmp	.+296    	; 0x1c3c <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1b14:	88 81       	ld	r24, Y
    1b16:	82 95       	swap	r24
    1b18:	80 7f       	andi	r24, 0xF0	; 240
    1b1a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1b1e:	0e 94 0e 05 	call	0xa1c	; 0xa1c <can_get_mob_status>
    1b22:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1b24:	80 32       	cpi	r24, 0x20	; 32
    1b26:	61 f0       	breq	.+24     	; 0x1b40 <can_get_status+0x4c>
    1b28:	81 32       	cpi	r24, 0x21	; 33
    1b2a:	20 f4       	brcc	.+8      	; 0x1b34 <can_get_status+0x40>
    1b2c:	88 23       	and	r24, r24
    1b2e:	09 f4       	brne	.+2      	; 0x1b32 <can_get_status+0x3e>
    1b30:	87 c0       	rjmp	.+270    	; 0x1c40 <can_get_status+0x14c>
    1b32:	76 c0       	rjmp	.+236    	; 0x1c20 <can_get_status+0x12c>
    1b34:	80 34       	cpi	r24, 0x40	; 64
    1b36:	09 f4       	brne	.+2      	; 0x1b3a <can_get_status+0x46>
    1b38:	68 c0       	rjmp	.+208    	; 0x1c0a <can_get_status+0x116>
    1b3a:	80 3a       	cpi	r24, 0xA0	; 160
    1b3c:	09 f0       	breq	.+2      	; 0x1b40 <can_get_status+0x4c>
    1b3e:	70 c0       	rjmp	.+224    	; 0x1c20 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1b40:	0f 2e       	mov	r0, r31
    1b42:	ff ee       	ldi	r31, 0xEF	; 239
    1b44:	ef 2e       	mov	r14, r31
    1b46:	ff 24       	eor	r15, r15
    1b48:	f0 2d       	mov	r31, r0
    1b4a:	f7 01       	movw	r30, r14
    1b4c:	80 81       	ld	r24, Z
    1b4e:	8f 70       	andi	r24, 0x0F	; 15
    1b50:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1b52:	8f 81       	ldd	r24, Y+7	; 0x07
    1b54:	98 85       	ldd	r25, Y+8	; 0x08
    1b56:	0e 94 21 05 	call	0xa42	; 0xa42 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1b5a:	80 91 f0 00 	lds	r24, 0x00F0
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	84 70       	andi	r24, 0x04	; 4
    1b62:	90 70       	andi	r25, 0x00	; 0
    1b64:	95 95       	asr	r25
    1b66:	87 95       	ror	r24
    1b68:	95 95       	asr	r25
    1b6a:	87 95       	ror	r24
    1b6c:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1b6e:	f7 01       	movw	r30, r14
    1b70:	80 81       	ld	r24, Z
    1b72:	84 ff       	sbrs	r24, 4
    1b74:	2d c0       	rjmp	.+90     	; 0x1bd0 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1b7a:	e3 ef       	ldi	r30, 0xF3	; 243
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	80 81       	ld	r24, Z
    1b80:	86 95       	lsr	r24
    1b82:	86 95       	lsr	r24
    1b84:	86 95       	lsr	r24
    1b86:	8d 83       	std	Y+5, r24	; 0x05
    1b88:	a2 ef       	ldi	r26, 0xF2	; 242
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	8c 91       	ld	r24, X
    1b8e:	90 81       	ld	r25, Z
    1b90:	92 95       	swap	r25
    1b92:	99 0f       	add	r25, r25
    1b94:	90 7e       	andi	r25, 0xE0	; 224
    1b96:	86 95       	lsr	r24
    1b98:	86 95       	lsr	r24
    1b9a:	86 95       	lsr	r24
    1b9c:	89 0f       	add	r24, r25
    1b9e:	8c 83       	std	Y+4, r24	; 0x04
    1ba0:	e1 ef       	ldi	r30, 0xF1	; 241
    1ba2:	f0 e0       	ldi	r31, 0x00	; 0
    1ba4:	80 81       	ld	r24, Z
    1ba6:	9c 91       	ld	r25, X
    1ba8:	92 95       	swap	r25
    1baa:	99 0f       	add	r25, r25
    1bac:	90 7e       	andi	r25, 0xE0	; 224
    1bae:	86 95       	lsr	r24
    1bb0:	86 95       	lsr	r24
    1bb2:	86 95       	lsr	r24
    1bb4:	89 0f       	add	r24, r25
    1bb6:	8b 83       	std	Y+3, r24	; 0x03
    1bb8:	80 91 f0 00 	lds	r24, 0x00F0
    1bbc:	90 81       	ld	r25, Z
    1bbe:	92 95       	swap	r25
    1bc0:	99 0f       	add	r25, r25
    1bc2:	90 7e       	andi	r25, 0xE0	; 224
    1bc4:	86 95       	lsr	r24
    1bc6:	86 95       	lsr	r24
    1bc8:	86 95       	lsr	r24
    1bca:	89 0f       	add	r24, r25
    1bcc:	8a 83       	std	Y+2, r24	; 0x02
    1bce:	13 c0       	rjmp	.+38     	; 0x1bf6 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1bd0:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1bd2:	e3 ef       	ldi	r30, 0xF3	; 243
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	82 95       	swap	r24
    1bda:	86 95       	lsr	r24
    1bdc:	87 70       	andi	r24, 0x07	; 7
    1bde:	8b 83       	std	Y+3, r24	; 0x03
    1be0:	80 91 f2 00 	lds	r24, 0x00F2
    1be4:	90 81       	ld	r25, Z
    1be6:	99 0f       	add	r25, r25
    1be8:	99 0f       	add	r25, r25
    1bea:	99 0f       	add	r25, r25
    1bec:	82 95       	swap	r24
    1bee:	86 95       	lsr	r24
    1bf0:	87 70       	andi	r24, 0x07	; 7
    1bf2:	89 0f       	add	r24, r25
    1bf4:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1bf6:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1bf8:	ef ee       	ldi	r30, 0xEF	; 239
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	8f 73       	andi	r24, 0x3F	; 63
    1c00:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c02:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c06:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c08:	1c c0       	rjmp	.+56     	; 0x1c42 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1c0a:	80 e4       	ldi	r24, 0x40	; 64
    1c0c:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c0e:	ef ee       	ldi	r30, 0xEF	; 239
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	8f 73       	andi	r24, 0x3F	; 63
    1c16:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c18:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c1c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c1e:	11 c0       	rjmp	.+34     	; 0x1c42 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1c20:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c22:	ef ee       	ldi	r30, 0xEF	; 239
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	8f 73       	andi	r24, 0x3F	; 63
    1c2a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c2c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1c30:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1c32:	07 c0       	rjmp	.+14     	; 0x1c42 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1c34:	82 e0       	ldi	r24, 0x02	; 2
    1c36:	05 c0       	rjmp	.+10     	; 0x1c42 <can_get_status+0x14e>
    1c38:	82 e0       	ldi	r24, 0x02	; 2
    1c3a:	03 c0       	rjmp	.+6      	; 0x1c42 <can_get_status+0x14e>
    1c3c:	82 e0       	ldi	r24, 0x02	; 2
    1c3e:	01 c0       	rjmp	.+2      	; 0x1c42 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1c40:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1c42:	df 91       	pop	r29
    1c44:	cf 91       	pop	r28
    1c46:	1f 91       	pop	r17
    1c48:	ff 90       	pop	r15
    1c4a:	ef 90       	pop	r14
    1c4c:	08 95       	ret

00001c4e <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    1c4e:	fc 01       	movw	r30, r24
    1c50:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    1c52:	86 2f       	mov	r24, r22
    1c54:	64 e6       	ldi	r22, 0x64	; 100
    1c56:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1c5a:	48 2f       	mov	r20, r24
    1c5c:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    1c5e:	2a e0       	ldi	r18, 0x0A	; 10
    1c60:	83 2f       	mov	r24, r19
    1c62:	62 2f       	mov	r22, r18
    1c64:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1c68:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1c6c:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    1c6e:	40 33       	cpi	r20, 0x30	; 48
    1c70:	31 f4       	brne	.+12     	; 0x1c7e <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    1c72:	90 33       	cpi	r25, 0x30	; 48
    1c74:	11 f0       	breq	.+4      	; 0x1c7a <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c76:	40 e2       	ldi	r20, 0x20	; 32
    1c78:	02 c0       	rjmp	.+4      	; 0x1c7e <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1c7a:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1c7c:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    1c7e:	20 e2       	ldi	r18, 0x20	; 32
    1c80:	20 83       	st	Z, r18
    1c82:	21 83       	std	Z+1, r18	; 0x01
    1c84:	22 83       	std	Z+2, r18	; 0x02
    1c86:	23 83       	std	Z+3, r18	; 0x03
    1c88:	24 83       	std	Z+4, r18	; 0x04
    1c8a:	25 83       	std	Z+5, r18	; 0x05
    1c8c:	26 83       	std	Z+6, r18	; 0x06
    1c8e:	27 83       	std	Z+7, r18	; 0x07
    1c90:	40 87       	std	Z+8, r20	; 0x08
    1c92:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1c94:	83 2f       	mov	r24, r19
    1c96:	6a e0       	ldi	r22, 0x0A	; 10
    1c98:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1c9c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1c9e:	92 87       	std	Z+10, r25	; 0x0a
    1ca0:	85 e2       	ldi	r24, 0x25	; 37
    1ca2:	83 87       	std	Z+11, r24	; 0x0b
    1ca4:	24 87       	std	Z+12, r18	; 0x0c
    1ca6:	25 87       	std	Z+13, r18	; 0x0d
    1ca8:	26 87       	std	Z+14, r18	; 0x0e
    1caa:	27 87       	std	Z+15, r18	; 0x0f
    1cac:	20 8b       	std	Z+16, r18	; 0x10
    1cae:	21 8b       	std	Z+17, r18	; 0x11
    1cb0:	22 8b       	std	Z+18, r18	; 0x12
    1cb2:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1cb4:	08 95       	ret

00001cb6 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1cb6:	cf 93       	push	r28
    1cb8:	fc 01       	movw	r30, r24
    1cba:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cbc:	c4 e6       	ldi	r28, 0x64	; 100
    1cbe:	86 2f       	mov	r24, r22
    1cc0:	6c 2f       	mov	r22, r28
    1cc2:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1cc6:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cc8:	80 83       	st	Z, r24
    1cca:	be e2       	ldi	r27, 0x2E	; 46
    1ccc:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cce:	5a e0       	ldi	r21, 0x0A	; 10
    1cd0:	83 2f       	mov	r24, r19
    1cd2:	65 2f       	mov	r22, r21
    1cd4:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1cd8:	39 2f       	mov	r19, r25
    1cda:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1cde:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce0:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ce2:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce4:	33 83       	std	Z+3, r19	; 0x03
    1ce6:	a6 e5       	ldi	r26, 0x56	; 86
    1ce8:	a4 83       	std	Z+4, r26	; 0x04
    1cea:	30 e2       	ldi	r19, 0x20	; 32
    1cec:	35 83       	std	Z+5, r19	; 0x05
    1cee:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cf0:	84 2f       	mov	r24, r20
    1cf2:	6c 2f       	mov	r22, r28
    1cf4:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1cf8:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cfa:	87 83       	std	Z+7, r24	; 0x07
    1cfc:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cfe:	84 2f       	mov	r24, r20
    1d00:	65 2f       	mov	r22, r21
    1d02:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d06:	49 2f       	mov	r20, r25
    1d08:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d0c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d0e:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d10:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d12:	42 87       	std	Z+10, r20	; 0x0a
    1d14:	a3 87       	std	Z+11, r26	; 0x0b
    1d16:	34 87       	std	Z+12, r19	; 0x0c
    1d18:	35 87       	std	Z+13, r19	; 0x0d
    1d1a:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d1c:	82 2f       	mov	r24, r18
    1d1e:	6c 2f       	mov	r22, r28
    1d20:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d24:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d26:	87 87       	std	Z+15, r24	; 0x0f
    1d28:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d2a:	82 2f       	mov	r24, r18
    1d2c:	65 2f       	mov	r22, r21
    1d2e:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d32:	29 2f       	mov	r18, r25
    1d34:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d38:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d3a:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d3c:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d3e:	22 8b       	std	Z+18, r18	; 0x12
    1d40:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1d42:	cf 91       	pop	r28
    1d44:	08 95       	ret

00001d46 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d46:	1f 93       	push	r17
    1d48:	cf 93       	push	r28
    1d4a:	df 93       	push	r29
    1d4c:	cd b7       	in	r28, 0x3d	; 61
    1d4e:	de b7       	in	r29, 0x3e	; 62
    1d50:	64 97       	sbiw	r28, 0x14	; 20
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	f8 94       	cli
    1d56:	de bf       	out	0x3e, r29	; 62
    1d58:	0f be       	out	0x3f, r0	; 63
    1d5a:	cd bf       	out	0x3d, r28	; 61
    1d5c:	58 2f       	mov	r21, r24
    1d5e:	19 2f       	mov	r17, r25
    1d60:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1d62:	ce 01       	movw	r24, r28
    1d64:	01 96       	adiw	r24, 0x01	; 1
    1d66:	e0 e0       	ldi	r30, 0x00	; 0
    1d68:	f1 e0       	ldi	r31, 0x01	; 1
    1d6a:	24 e1       	ldi	r18, 0x14	; 20
    1d6c:	01 90       	ld	r0, Z+
    1d6e:	dc 01       	movw	r26, r24
    1d70:	0d 92       	st	X+, r0
    1d72:	cd 01       	movw	r24, r26
    1d74:	21 50       	subi	r18, 0x01	; 1
    1d76:	d1 f7       	brne	.-12     	; 0x1d6c <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d78:	84 2f       	mov	r24, r20
    1d7a:	6a e0       	ldi	r22, 0x0A	; 10
    1d7c:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d80:	b8 2f       	mov	r27, r24
    1d82:	6b e0       	ldi	r22, 0x0B	; 11
    1d84:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1d88:	29 2f       	mov	r18, r25
    1d8a:	30 e0       	ldi	r19, 0x00	; 0
    1d8c:	12 16       	cp	r1, r18
    1d8e:	13 06       	cpc	r1, r19
    1d90:	44 f0       	brlt	.+16     	; 0x1da2 <display_make_display_line_percent_bar+0x5c>
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d96:	fe 01       	movw	r30, r28
    1d98:	e2 0f       	add	r30, r18
    1d9a:	f3 1f       	adc	r31, r19
    1d9c:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1d9e:	8a e2       	ldi	r24, 0x2A	; 42
    1da0:	0f c0       	rjmp	.+30     	; 0x1dc0 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1da2:	fe 01       	movw	r30, r28
    1da4:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1da6:	bf 01       	movw	r22, r30
    1da8:	69 0f       	add	r22, r25
    1daa:	71 1d       	adc	r23, r1
    1dac:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1dae:	66 e1       	ldi	r22, 0x16	; 22
    1db0:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1db2:	e8 17       	cp	r30, r24
    1db4:	f9 07       	cpc	r31, r25
    1db6:	e1 f7       	brne	.-8      	; 0x1db0 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1db8:	2a 30       	cpi	r18, 0x0A	; 10
    1dba:	31 05       	cpc	r19, r1
    1dbc:	64 f3       	brlt	.-40     	; 0x1d96 <display_make_display_line_percent_bar+0x50>
    1dbe:	06 c0       	rjmp	.+12     	; 0x1dcc <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1dc0:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dc2:	2f 5f       	subi	r18, 0xFF	; 255
    1dc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc6:	2a 30       	cpi	r18, 0x0A	; 10
    1dc8:	31 05       	cpc	r19, r1
    1dca:	d4 f3       	brlt	.-12     	; 0x1dc0 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1dcc:	44 56       	subi	r20, 0x64	; 100
    1dce:	44 36       	cpi	r20, 0x64	; 100
    1dd0:	30 f4       	brcc	.+12     	; 0x1dde <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1dd2:	fe 01       	movw	r30, r28
    1dd4:	e2 0f       	add	r30, r18
    1dd6:	f3 1f       	adc	r31, r19
    1dd8:	81 e3       	ldi	r24, 0x31	; 49
    1dda:	86 83       	std	Z+6, r24	; 0x06
    1ddc:	05 c0       	rjmp	.+10     	; 0x1de8 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1dde:	fe 01       	movw	r30, r28
    1de0:	e2 0f       	add	r30, r18
    1de2:	f3 1f       	adc	r31, r19
    1de4:	80 e2       	ldi	r24, 0x20	; 32
    1de6:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1de8:	fe 01       	movw	r30, r28
    1dea:	e2 0f       	add	r30, r18
    1dec:	f3 1f       	adc	r31, r19
    1dee:	8b 2f       	mov	r24, r27
    1df0:	6a e0       	ldi	r22, 0x0A	; 10
    1df2:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1df6:	90 5d       	subi	r25, 0xD0	; 208
    1df8:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1dfa:	fe 01       	movw	r30, r28
    1dfc:	e2 0f       	add	r30, r18
    1dfe:	f3 1f       	adc	r31, r19
    1e00:	80 e3       	ldi	r24, 0x30	; 48
    1e02:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1e04:	85 e2       	ldi	r24, 0x25	; 37
    1e06:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1e08:	e5 2f       	mov	r30, r21
    1e0a:	f1 2f       	mov	r31, r17
    1e0c:	de 01       	movw	r26, r28
    1e0e:	11 96       	adiw	r26, 0x01	; 1
    1e10:	84 e1       	ldi	r24, 0x14	; 20
    1e12:	0d 90       	ld	r0, X+
    1e14:	01 92       	st	Z+, r0
    1e16:	81 50       	subi	r24, 0x01	; 1
    1e18:	e1 f7       	brne	.-8      	; 0x1e12 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1e1a:	64 96       	adiw	r28, 0x14	; 20
    1e1c:	0f b6       	in	r0, 0x3f	; 63
    1e1e:	f8 94       	cli
    1e20:	de bf       	out	0x3e, r29	; 62
    1e22:	0f be       	out	0x3f, r0	; 63
    1e24:	cd bf       	out	0x3d, r28	; 61
    1e26:	df 91       	pop	r29
    1e28:	cf 91       	pop	r28
    1e2a:	1f 91       	pop	r17
    1e2c:	08 95       	ret

00001e2e <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1e2e:	cf 93       	push	r28
    1e30:	fc 01       	movw	r30, r24
    1e32:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e34:	c4 e6       	ldi	r28, 0x64	; 100
    1e36:	86 2f       	mov	r24, r22
    1e38:	6c 2f       	mov	r22, r28
    1e3a:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e3e:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e40:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e42:	5a e0       	ldi	r21, 0x0A	; 10
    1e44:	83 2f       	mov	r24, r19
    1e46:	65 2f       	mov	r22, r21
    1e48:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e4c:	39 2f       	mov	r19, r25
    1e4e:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e52:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e54:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e56:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e58:	32 83       	std	Z+2, r19	; 0x02
    1e5a:	b0 eb       	ldi	r27, 0xB0	; 176
    1e5c:	b3 83       	std	Z+3, r27	; 0x03
    1e5e:	a3 e4       	ldi	r26, 0x43	; 67
    1e60:	a4 83       	std	Z+4, r26	; 0x04
    1e62:	30 e2       	ldi	r19, 0x20	; 32
    1e64:	35 83       	std	Z+5, r19	; 0x05
    1e66:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e68:	84 2f       	mov	r24, r20
    1e6a:	6c 2f       	mov	r22, r28
    1e6c:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e70:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e72:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e74:	84 2f       	mov	r24, r20
    1e76:	65 2f       	mov	r22, r21
    1e78:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e7c:	49 2f       	mov	r20, r25
    1e7e:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e82:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e84:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e86:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e88:	41 87       	std	Z+9, r20	; 0x09
    1e8a:	b2 87       	std	Z+10, r27	; 0x0a
    1e8c:	a3 87       	std	Z+11, r26	; 0x0b
    1e8e:	34 87       	std	Z+12, r19	; 0x0c
    1e90:	35 87       	std	Z+13, r19	; 0x0d
    1e92:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e94:	82 2f       	mov	r24, r18
    1e96:	6c 2f       	mov	r22, r28
    1e98:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1e9c:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e9e:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ea0:	82 2f       	mov	r24, r18
    1ea2:	65 2f       	mov	r22, r21
    1ea4:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1ea8:	29 2f       	mov	r18, r25
    1eaa:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1eae:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eb0:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1eb2:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eb4:	21 8b       	std	Z+17, r18	; 0x11
    1eb6:	b2 8b       	std	Z+18, r27	; 0x12
    1eb8:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1eba:	cf 91       	pop	r28
    1ebc:	08 95       	ret

00001ebe <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1ebe:	fc 01       	movw	r30, r24
    1ec0:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1ec2:	20 e2       	ldi	r18, 0x20	; 32
    1ec4:	20 83       	st	Z, r18
    1ec6:	21 83       	std	Z+1, r18	; 0x01
    1ec8:	22 83       	std	Z+2, r18	; 0x02
    1eca:	23 83       	std	Z+3, r18	; 0x03
    1ecc:	24 83       	std	Z+4, r18	; 0x04
    1ece:	25 83       	std	Z+5, r18	; 0x05
    1ed0:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ed2:	86 2f       	mov	r24, r22
    1ed4:	64 e6       	ldi	r22, 0x64	; 100
    1ed6:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1eda:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1edc:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ede:	3a e0       	ldi	r19, 0x0A	; 10
    1ee0:	84 2f       	mov	r24, r20
    1ee2:	63 2f       	mov	r22, r19
    1ee4:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1ee8:	49 2f       	mov	r20, r25
    1eea:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    1eee:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ef0:	90 87       	std	Z+8, r25	; 0x08
    1ef2:	8e e2       	ldi	r24, 0x2E	; 46
    1ef4:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ef6:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ef8:	42 87       	std	Z+10, r20	; 0x0a
    1efa:	86 e5       	ldi	r24, 0x56	; 86
    1efc:	83 87       	std	Z+11, r24	; 0x0b
    1efe:	24 87       	std	Z+12, r18	; 0x0c
    1f00:	25 87       	std	Z+13, r18	; 0x0d
    1f02:	26 87       	std	Z+14, r18	; 0x0e
    1f04:	27 87       	std	Z+15, r18	; 0x0f
    1f06:	20 8b       	std	Z+16, r18	; 0x10
    1f08:	21 8b       	std	Z+17, r18	; 0x11
    1f0a:	22 8b       	std	Z+18, r18	; 0x12
    1f0c:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1f0e:	08 95       	ret

00001f10 <display_make_display_line_error_or_message>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1f10:	1f 93       	push	r17
    1f12:	cf 93       	push	r28
    1f14:	df 93       	push	r29
    1f16:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1f18:	36 2f       	mov	r19, r22
    1f1a:	3a 50       	subi	r19, 0x0A	; 10
    1f1c:	3a 30       	cpi	r19, 0x0A	; 10
    1f1e:	18 f0       	brcs	.+6      	; 0x1f26 <display_make_display_line_error_or_message+0x16>
    1f20:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1f22:	10 e0       	ldi	r17, 0x00	; 0
    1f24:	01 c0       	rjmp	.+2      	; 0x1f28 <display_make_display_line_error_or_message+0x18>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1f26:	11 e0       	ldi	r17, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1f28:	e3 2f       	mov	r30, r19
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	e6 5b       	subi	r30, 0xB6	; 182
    1f2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f30:	ee 0f       	add	r30, r30
    1f32:	ff 1f       	adc	r31, r31
    1f34:	05 90       	lpm	r0, Z+
    1f36:	f4 91       	lpm	r31, Z
    1f38:	e0 2d       	mov	r30, r0
    1f3a:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1f3c:	fe 01       	movw	r30, r28
    1f3e:	a8 e1       	ldi	r26, 0x18	; 24
    1f40:	b7 e0       	ldi	r27, 0x07	; 7
    1f42:	84 e1       	ldi	r24, 0x14	; 20
    1f44:	0d 90       	ld	r0, X+
    1f46:	01 92       	st	Z+, r0
    1f48:	81 50       	subi	r24, 0x01	; 1
    1f4a:	e1 f7       	brne	.-8      	; 0x1f44 <display_make_display_line_error_or_message+0x34>
    1f4c:	5e c1       	rjmp	.+700    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1f4e:	fe 01       	movw	r30, r28
    1f50:	a4 e0       	ldi	r26, 0x04	; 4
    1f52:	b7 e0       	ldi	r27, 0x07	; 7
    1f54:	84 e1       	ldi	r24, 0x14	; 20
    1f56:	0d 90       	ld	r0, X+
    1f58:	01 92       	st	Z+, r0
    1f5a:	81 50       	subi	r24, 0x01	; 1
    1f5c:	e1 f7       	brne	.-8      	; 0x1f56 <display_make_display_line_error_or_message+0x46>
    1f5e:	55 c1       	rjmp	.+682    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1f60:	fe 01       	movw	r30, r28
    1f62:	ac ed       	ldi	r26, 0xDC	; 220
    1f64:	b6 e0       	ldi	r27, 0x06	; 6
    1f66:	84 e1       	ldi	r24, 0x14	; 20
    1f68:	0d 90       	ld	r0, X+
    1f6a:	01 92       	st	Z+, r0
    1f6c:	81 50       	subi	r24, 0x01	; 1
    1f6e:	e1 f7       	brne	.-8      	; 0x1f68 <display_make_display_line_error_or_message+0x58>
    1f70:	4c c1       	rjmp	.+664    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1f72:	fe 01       	movw	r30, r28
    1f74:	a8 ec       	ldi	r26, 0xC8	; 200
    1f76:	b6 e0       	ldi	r27, 0x06	; 6
    1f78:	84 e1       	ldi	r24, 0x14	; 20
    1f7a:	0d 90       	ld	r0, X+
    1f7c:	01 92       	st	Z+, r0
    1f7e:	81 50       	subi	r24, 0x01	; 1
    1f80:	e1 f7       	brne	.-8      	; 0x1f7a <display_make_display_line_error_or_message+0x6a>
    1f82:	43 c1       	rjmp	.+646    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    1f84:	fe 01       	movw	r30, r28
    1f86:	a4 eb       	ldi	r26, 0xB4	; 180
    1f88:	b6 e0       	ldi	r27, 0x06	; 6
    1f8a:	84 e1       	ldi	r24, 0x14	; 20
    1f8c:	0d 90       	ld	r0, X+
    1f8e:	01 92       	st	Z+, r0
    1f90:	81 50       	subi	r24, 0x01	; 1
    1f92:	e1 f7       	brne	.-8      	; 0x1f8c <display_make_display_line_error_or_message+0x7c>
    1f94:	3a c1       	rjmp	.+628    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_RELAY:
				memcpy(dpl,display_line_error_bms_relay,20);
    1f96:	fe 01       	movw	r30, r28
    1f98:	a8 e2       	ldi	r26, 0x28	; 40
    1f9a:	b6 e0       	ldi	r27, 0x06	; 6
    1f9c:	84 e1       	ldi	r24, 0x14	; 20
    1f9e:	0d 90       	ld	r0, X+
    1fa0:	01 92       	st	Z+, r0
    1fa2:	81 50       	subi	r24, 0x01	; 1
    1fa4:	e1 f7       	brne	.-8      	; 0x1f9e <display_make_display_line_error_or_message+0x8e>
    1fa6:	31 c1       	rjmp	.+610    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
				break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1fa8:	fe 01       	movw	r30, r28
    1faa:	a0 ea       	ldi	r26, 0xA0	; 160
    1fac:	b6 e0       	ldi	r27, 0x06	; 6
    1fae:	84 e1       	ldi	r24, 0x14	; 20
    1fb0:	0d 90       	ld	r0, X+
    1fb2:	01 92       	st	Z+, r0
    1fb4:	81 50       	subi	r24, 0x01	; 1
    1fb6:	e1 f7       	brne	.-8      	; 0x1fb0 <display_make_display_line_error_or_message+0xa0>
    1fb8:	28 c1       	rjmp	.+592    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1fba:	fe 01       	movw	r30, r28
    1fbc:	ac e8       	ldi	r26, 0x8C	; 140
    1fbe:	b6 e0       	ldi	r27, 0x06	; 6
    1fc0:	84 e1       	ldi	r24, 0x14	; 20
    1fc2:	0d 90       	ld	r0, X+
    1fc4:	01 92       	st	Z+, r0
    1fc6:	81 50       	subi	r24, 0x01	; 1
    1fc8:	e1 f7       	brne	.-8      	; 0x1fc2 <display_make_display_line_error_or_message+0xb2>
    1fca:	1f c1       	rjmp	.+574    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1fcc:	fe 01       	movw	r30, r28
    1fce:	a8 e7       	ldi	r26, 0x78	; 120
    1fd0:	b6 e0       	ldi	r27, 0x06	; 6
    1fd2:	84 e1       	ldi	r24, 0x14	; 20
    1fd4:	0d 90       	ld	r0, X+
    1fd6:	01 92       	st	Z+, r0
    1fd8:	81 50       	subi	r24, 0x01	; 1
    1fda:	e1 f7       	brne	.-8      	; 0x1fd4 <display_make_display_line_error_or_message+0xc4>
    1fdc:	16 c1       	rjmp	.+556    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1fde:	fe 01       	movw	r30, r28
    1fe0:	a4 e6       	ldi	r26, 0x64	; 100
    1fe2:	b6 e0       	ldi	r27, 0x06	; 6
    1fe4:	84 e1       	ldi	r24, 0x14	; 20
    1fe6:	0d 90       	ld	r0, X+
    1fe8:	01 92       	st	Z+, r0
    1fea:	81 50       	subi	r24, 0x01	; 1
    1fec:	e1 f7       	brne	.-8      	; 0x1fe6 <display_make_display_line_error_or_message+0xd6>
    1fee:	0d c1       	rjmp	.+538    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;		
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_error_bms_undervoltage,20);
    1ff0:	fe 01       	movw	r30, r28
    1ff2:	ac ee       	ldi	r26, 0xEC	; 236
    1ff4:	b5 e0       	ldi	r27, 0x05	; 5
    1ff6:	84 e1       	ldi	r24, 0x14	; 20
    1ff8:	0d 90       	ld	r0, X+
    1ffa:	01 92       	st	Z+, r0
    1ffc:	81 50       	subi	r24, 0x01	; 1
    1ffe:	e1 f7       	brne	.-8      	; 0x1ff8 <display_make_display_line_error_or_message+0xe8>
    2000:	04 c1       	rjmp	.+520    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_error_bms_overcurrent,20);
    2002:	fe 01       	movw	r30, r28
    2004:	a8 ed       	ldi	r26, 0xD8	; 216
    2006:	b5 e0       	ldi	r27, 0x05	; 5
    2008:	84 e1       	ldi	r24, 0x14	; 20
    200a:	0d 90       	ld	r0, X+
    200c:	01 92       	st	Z+, r0
    200e:	81 50       	subi	r24, 0x01	; 1
    2010:	e1 f7       	brne	.-8      	; 0x200a <display_make_display_line_error_or_message+0xfa>
    2012:	fb c0       	rjmp	.+502    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_error_bms_overtemp,20);
    2014:	fe 01       	movw	r30, r28
    2016:	a4 ec       	ldi	r26, 0xC4	; 196
    2018:	b5 e0       	ldi	r27, 0x05	; 5
    201a:	84 e1       	ldi	r24, 0x14	; 20
    201c:	0d 90       	ld	r0, X+
    201e:	01 92       	st	Z+, r0
    2020:	81 50       	subi	r24, 0x01	; 1
    2022:	e1 f7       	brne	.-8      	; 0x201c <display_make_display_line_error_or_message+0x10c>
    2024:	f2 c0       	rjmp	.+484    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_DISCHARGE_TEMP:
			memcpy(dpl,display_line_error_bms_dischargetemp,20);
    2026:	fe 01       	movw	r30, r28
    2028:	a0 eb       	ldi	r26, 0xB0	; 176
    202a:	b5 e0       	ldi	r27, 0x05	; 5
    202c:	84 e1       	ldi	r24, 0x14	; 20
    202e:	0d 90       	ld	r0, X+
    2030:	01 92       	st	Z+, r0
    2032:	81 50       	subi	r24, 0x01	; 1
    2034:	e1 f7       	brne	.-8      	; 0x202e <display_make_display_line_error_or_message+0x11e>
    2036:	e9 c0       	rjmp	.+466    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_THROTTLE_FAIL:
			memcpy(dpl,display_line_throttle_fail,20);
    2038:	fe 01       	movw	r30, r28
    203a:	ac e9       	ldi	r26, 0x9C	; 156
    203c:	b5 e0       	ldi	r27, 0x05	; 5
    203e:	84 e1       	ldi	r24, 0x14	; 20
    2040:	0d 90       	ld	r0, X+
    2042:	01 92       	st	Z+, r0
    2044:	81 50       	subi	r24, 0x01	; 1
    2046:	e1 f7       	brne	.-8      	; 0x2040 <display_make_display_line_error_or_message+0x130>
    2048:	e0 c0       	rjmp	.+448    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_BRAKE_FORCE_FAIL:
			memcpy(dpl,display_line_brake_force_fail,20);
    204a:	fe 01       	movw	r30, r28
    204c:	a8 e8       	ldi	r26, 0x88	; 136
    204e:	b5 e0       	ldi	r27, 0x05	; 5
    2050:	84 e1       	ldi	r24, 0x14	; 20
    2052:	0d 90       	ld	r0, X+
    2054:	01 92       	st	Z+, r0
    2056:	81 50       	subi	r24, 0x01	; 1
    2058:	e1 f7       	brne	.-8      	; 0x2052 <display_make_display_line_error_or_message+0x142>
    205a:	d7 c0       	rjmp	.+430    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    205c:	fe 01       	movw	r30, r28
    205e:	a4 e7       	ldi	r26, 0x74	; 116
    2060:	b5 e0       	ldi	r27, 0x05	; 5
    2062:	84 e1       	ldi	r24, 0x14	; 20
    2064:	0d 90       	ld	r0, X+
    2066:	01 92       	st	Z+, r0
    2068:	81 50       	subi	r24, 0x01	; 1
    206a:	e1 f7       	brne	.-8      	; 0x2064 <display_make_display_line_error_or_message+0x154>
    206c:	ce c0       	rjmp	.+412    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    206e:	fe 01       	movw	r30, r28
    2070:	a0 e6       	ldi	r26, 0x60	; 96
    2072:	b5 e0       	ldi	r27, 0x05	; 5
    2074:	84 e1       	ldi	r24, 0x14	; 20
    2076:	0d 90       	ld	r0, X+
    2078:	01 92       	st	Z+, r0
    207a:	81 50       	subi	r24, 0x01	; 1
    207c:	e1 f7       	brne	.-8      	; 0x2076 <display_make_display_line_error_or_message+0x166>
    207e:	c5 c0       	rjmp	.+394    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    2080:	fe 01       	movw	r30, r28
    2082:	ac e4       	ldi	r26, 0x4C	; 76
    2084:	b5 e0       	ldi	r27, 0x05	; 5
    2086:	84 e1       	ldi	r24, 0x14	; 20
    2088:	0d 90       	ld	r0, X+
    208a:	01 92       	st	Z+, r0
    208c:	81 50       	subi	r24, 0x01	; 1
    208e:	e1 f7       	brne	.-8      	; 0x2088 <display_make_display_line_error_or_message+0x178>
    2090:	bc c0       	rjmp	.+376    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    2092:	fe 01       	movw	r30, r28
    2094:	a8 e3       	ldi	r26, 0x38	; 56
    2096:	b5 e0       	ldi	r27, 0x05	; 5
    2098:	84 e1       	ldi	r24, 0x14	; 20
    209a:	0d 90       	ld	r0, X+
    209c:	01 92       	st	Z+, r0
    209e:	81 50       	subi	r24, 0x01	; 1
    20a0:	e1 f7       	brne	.-8      	; 0x209a <display_make_display_line_error_or_message+0x18a>
    20a2:	b3 c0       	rjmp	.+358    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    20a4:	fe 01       	movw	r30, r28
    20a6:	a4 e2       	ldi	r26, 0x24	; 36
    20a8:	b5 e0       	ldi	r27, 0x05	; 5
    20aa:	84 e1       	ldi	r24, 0x14	; 20
    20ac:	0d 90       	ld	r0, X+
    20ae:	01 92       	st	Z+, r0
    20b0:	81 50       	subi	r24, 0x01	; 1
    20b2:	e1 f7       	brne	.-8      	; 0x20ac <display_make_display_line_error_or_message+0x19c>
    20b4:	aa c0       	rjmp	.+340    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    20b6:	fe 01       	movw	r30, r28
    20b8:	a0 e1       	ldi	r26, 0x10	; 16
    20ba:	b5 e0       	ldi	r27, 0x05	; 5
    20bc:	84 e1       	ldi	r24, 0x14	; 20
    20be:	0d 90       	ld	r0, X+
    20c0:	01 92       	st	Z+, r0
    20c2:	81 50       	subi	r24, 0x01	; 1
    20c4:	e1 f7       	brne	.-8      	; 0x20be <display_make_display_line_error_or_message+0x1ae>
    20c6:	a1 c0       	rjmp	.+322    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    20c8:	fe 01       	movw	r30, r28
    20ca:	ac ef       	ldi	r26, 0xFC	; 252
    20cc:	b4 e0       	ldi	r27, 0x04	; 4
    20ce:	84 e1       	ldi	r24, 0x14	; 20
    20d0:	0d 90       	ld	r0, X+
    20d2:	01 92       	st	Z+, r0
    20d4:	81 50       	subi	r24, 0x01	; 1
    20d6:	e1 f7       	brne	.-8      	; 0x20d0 <display_make_display_line_error_or_message+0x1c0>
    20d8:	98 c0       	rjmp	.+304    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRp_meltdown:
			memcpy(dpl,display_line_error_airp_melt_down,20);
    20da:	fe 01       	movw	r30, r28
    20dc:	a4 ed       	ldi	r26, 0xD4	; 212
    20de:	b4 e0       	ldi	r27, 0x04	; 4
    20e0:	84 e1       	ldi	r24, 0x14	; 20
    20e2:	0d 90       	ld	r0, X+
    20e4:	01 92       	st	Z+, r0
    20e6:	81 50       	subi	r24, 0x01	; 1
    20e8:	e1 f7       	brne	.-8      	; 0x20e2 <display_make_display_line_error_or_message+0x1d2>
    20ea:	8f c0       	rjmp	.+286    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRn_meltdown:
			memcpy(dpl,display_line_error_airn_melt_down,20);
    20ec:	fe 01       	movw	r30, r28
    20ee:	a0 ec       	ldi	r26, 0xC0	; 192
    20f0:	b4 e0       	ldi	r27, 0x04	; 4
    20f2:	84 e1       	ldi	r24, 0x14	; 20
    20f4:	0d 90       	ld	r0, X+
    20f6:	01 92       	st	Z+, r0
    20f8:	81 50       	subi	r24, 0x01	; 1
    20fa:	e1 f7       	brne	.-8      	; 0x20f4 <display_make_display_line_error_or_message+0x1e4>
    20fc:	86 c0       	rjmp	.+268    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case ERROR_AIRror:
			memcpy(dpl,display_line_error_air_ror,20);
    20fe:	fe 01       	movw	r30, r28
    2100:	a8 ee       	ldi	r26, 0xE8	; 232
    2102:	b4 e0       	ldi	r27, 0x04	; 4
    2104:	84 e1       	ldi	r24, 0x14	; 20
    2106:	0d 90       	ld	r0, X+
    2108:	01 92       	st	Z+, r0
    210a:	81 50       	subi	r24, 0x01	; 1
    210c:	e1 f7       	brne	.-8      	; 0x2106 <display_make_display_line_error_or_message+0x1f6>
    210e:	7d c0       	rjmp	.+250    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    2110:	fe 01       	movw	r30, r28
    2112:	ac ea       	ldi	r26, 0xAC	; 172
    2114:	b4 e0       	ldi	r27, 0x04	; 4
    2116:	84 e1       	ldi	r24, 0x14	; 20
    2118:	0d 90       	ld	r0, X+
    211a:	01 92       	st	Z+, r0
    211c:	81 50       	subi	r24, 0x01	; 1
    211e:	e1 f7       	brne	.-8      	; 0x2118 <display_make_display_line_error_or_message+0x208>
    2120:	74 c0       	rjmp	.+232    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    2122:	fe 01       	movw	r30, r28
    2124:	a8 e9       	ldi	r26, 0x98	; 152
    2126:	b4 e0       	ldi	r27, 0x04	; 4
    2128:	84 e1       	ldi	r24, 0x14	; 20
    212a:	0d 90       	ld	r0, X+
    212c:	01 92       	st	Z+, r0
    212e:	81 50       	subi	r24, 0x01	; 1
    2130:	e1 f7       	brne	.-8      	; 0x212a <display_make_display_line_error_or_message+0x21a>
    2132:	6b c0       	rjmp	.+214    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharging,20);
    2134:	fe 01       	movw	r30, r28
    2136:	a4 e8       	ldi	r26, 0x84	; 132
    2138:	b4 e0       	ldi	r27, 0x04	; 4
    213a:	84 e1       	ldi	r24, 0x14	; 20
    213c:	0d 90       	ld	r0, X+
    213e:	01 92       	st	Z+, r0
    2140:	81 50       	subi	r24, 0x01	; 1
    2142:	e1 f7       	brne	.-8      	; 0x213c <display_make_display_line_error_or_message+0x22c>
    2144:	62 c0       	rjmp	.+196    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGED:
			memcpy(dpl,display_line_message_precharged,20);
    2146:	fe 01       	movw	r30, r28
    2148:	a0 e7       	ldi	r26, 0x70	; 112
    214a:	b4 e0       	ldi	r27, 0x04	; 4
    214c:	84 e1       	ldi	r24, 0x14	; 20
    214e:	0d 90       	ld	r0, X+
    2150:	01 92       	st	Z+, r0
    2152:	81 50       	subi	r24, 0x01	; 1
    2154:	e1 f7       	brne	.-8      	; 0x214e <display_make_display_line_error_or_message+0x23e>
    2156:	59 c0       	rjmp	.+178    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_precharged,20);
    2158:	fe 01       	movw	r30, r28
    215a:	a0 e7       	ldi	r26, 0x70	; 112
    215c:	b4 e0       	ldi	r27, 0x04	; 4
    215e:	84 e1       	ldi	r24, 0x14	; 20
    2160:	0d 90       	ld	r0, X+
    2162:	01 92       	st	Z+, r0
    2164:	81 50       	subi	r24, 0x01	; 1
    2166:	e1 f7       	brne	.-8      	; 0x2160 <display_make_display_line_error_or_message+0x250>
    2168:	50 c0       	rjmp	.+160    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    216a:	fe 01       	movw	r30, r28
    216c:	a8 e4       	ldi	r26, 0x48	; 72
    216e:	b4 e0       	ldi	r27, 0x04	; 4
    2170:	84 e1       	ldi	r24, 0x14	; 20
    2172:	0d 90       	ld	r0, X+
    2174:	01 92       	st	Z+, r0
    2176:	81 50       	subi	r24, 0x01	; 1
    2178:	e1 f7       	brne	.-8      	; 0x2172 <display_make_display_line_error_or_message+0x262>
    217a:	47 c0       	rjmp	.+142    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MANUAL_MC:
			memcpy(dpl,display_line_message_manual_mc,20);
    217c:	fe 01       	movw	r30, r28
    217e:	a4 e3       	ldi	r26, 0x34	; 52
    2180:	b4 e0       	ldi	r27, 0x04	; 4
    2182:	84 e1       	ldi	r24, 0x14	; 20
    2184:	0d 90       	ld	r0, X+
    2186:	01 92       	st	Z+, r0
    2188:	81 50       	subi	r24, 0x01	; 1
    218a:	e1 f7       	brne	.-8      	; 0x2184 <display_make_display_line_error_or_message+0x274>
    218c:	3e c0       	rjmp	.+124    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_ONLY:
			memcpy(dpl,display_line_message_precharge_only,20);
    218e:	fe 01       	movw	r30, r28
    2190:	a0 e2       	ldi	r26, 0x20	; 32
    2192:	b4 e0       	ldi	r27, 0x04	; 4
    2194:	84 e1       	ldi	r24, 0x14	; 20
    2196:	0d 90       	ld	r0, X+
    2198:	01 92       	st	Z+, r0
    219a:	81 50       	subi	r24, 0x01	; 1
    219c:	e1 f7       	brne	.-8      	; 0x2196 <display_make_display_line_error_or_message+0x286>
    219e:	35 c0       	rjmp	.+106    	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    21a0:	fe 01       	movw	r30, r28
    21a2:	ac e0       	ldi	r26, 0x0C	; 12
    21a4:	b4 e0       	ldi	r27, 0x04	; 4
    21a6:	84 e1       	ldi	r24, 0x14	; 20
    21a8:	0d 90       	ld	r0, X+
    21aa:	01 92       	st	Z+, r0
    21ac:	81 50       	subi	r24, 0x01	; 1
    21ae:	e1 f7       	brne	.-8      	; 0x21a8 <display_make_display_line_error_or_message+0x298>
    21b0:	2c c0       	rjmp	.+88     	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    21b2:	fe 01       	movw	r30, r28
    21b4:	a8 ef       	ldi	r26, 0xF8	; 248
    21b6:	b3 e0       	ldi	r27, 0x03	; 3
    21b8:	84 e1       	ldi	r24, 0x14	; 20
    21ba:	0d 90       	ld	r0, X+
    21bc:	01 92       	st	Z+, r0
    21be:	81 50       	subi	r24, 0x01	; 1
    21c0:	e1 f7       	brne	.-8      	; 0x21ba <display_make_display_line_error_or_message+0x2aa>
    21c2:	23 c0       	rjmp	.+70     	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_precharge_fail,20);
    21c4:	fe 01       	movw	r30, r28
    21c6:	a4 ee       	ldi	r26, 0xE4	; 228
    21c8:	b3 e0       	ldi	r27, 0x03	; 3
    21ca:	84 e1       	ldi	r24, 0x14	; 20
    21cc:	0d 90       	ld	r0, X+
    21ce:	01 92       	st	Z+, r0
    21d0:	81 50       	subi	r24, 0x01	; 1
    21d2:	e1 f7       	brne	.-8      	; 0x21cc <display_make_display_line_error_or_message+0x2bc>
    21d4:	1a c0       	rjmp	.+52     	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_MC_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    21d6:	fe 01       	movw	r30, r28
    21d8:	a0 ed       	ldi	r26, 0xD0	; 208
    21da:	b3 e0       	ldi	r27, 0x03	; 3
    21dc:	84 e1       	ldi	r24, 0x14	; 20
    21de:	0d 90       	ld	r0, X+
    21e0:	01 92       	st	Z+, r0
    21e2:	81 50       	subi	r24, 0x01	; 1
    21e4:	e1 f7       	brne	.-8      	; 0x21de <display_make_display_line_error_or_message+0x2ce>
    21e6:	11 c0       	rjmp	.+34     	; 0x220a <display_make_display_line_error_or_message+0x2fa>
			break;
		case MESSAGE_BOOT_UP:
				memcpy(dpl,display_line_message_boot_up,20);
    21e8:	fe 01       	movw	r30, r28
    21ea:	ac eb       	ldi	r26, 0xBC	; 188
    21ec:	b3 e0       	ldi	r27, 0x03	; 3
    21ee:	84 e1       	ldi	r24, 0x14	; 20
    21f0:	0d 90       	ld	r0, X+
    21f2:	01 92       	st	Z+, r0
    21f4:	81 50       	subi	r24, 0x01	; 1
    21f6:	e1 f7       	brne	.-8      	; 0x21f0 <display_make_display_line_error_or_message+0x2e0>
    21f8:	08 c0       	rjmp	.+16     	; 0x220a <display_make_display_line_error_or_message+0x2fa>
				break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    21fa:	fe 01       	movw	r30, r28
    21fc:	a0 ef       	ldi	r26, 0xF0	; 240
    21fe:	b6 e0       	ldi	r27, 0x06	; 6
    2200:	84 e1       	ldi	r24, 0x14	; 20
    2202:	0d 90       	ld	r0, X+
    2204:	01 92       	st	Z+, r0
    2206:	81 50       	subi	r24, 0x01	; 1
    2208:	e1 f7       	brne	.-8      	; 0x2202 <display_make_display_line_error_or_message+0x2f2>
		break;
	}
	
	if(bpd){
    220a:	11 23       	and	r17, r17
    220c:	11 f0       	breq	.+4      	; 0x2212 <display_make_display_line_error_or_message+0x302>
		dpl[19]='P';
		dpl[19]='+';		
    220e:	8b e2       	ldi	r24, 0x2B	; 43
    2210:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	if((code>23)&&(code<30)){ // General BMS ERROR
    2212:	83 2f       	mov	r24, r19
    2214:	88 51       	subi	r24, 0x18	; 24
    2216:	86 30       	cpi	r24, 0x06	; 6
    2218:	40 f4       	brcc	.+16     	; 0x222a <display_make_display_line_error_or_message+0x31a>
			memcpy(dpl,display_line_error_bms,20);
    221a:	de 01       	movw	r26, r28
    221c:	ec e3       	ldi	r30, 0x3C	; 60
    221e:	f6 e0       	ldi	r31, 0x06	; 6
    2220:	84 e1       	ldi	r24, 0x14	; 20
    2222:	01 90       	ld	r0, Z+
    2224:	0d 92       	st	X+, r0
    2226:	81 50       	subi	r24, 0x01	; 1
    2228:	e1 f7       	brne	.-8      	; 0x2222 <display_make_display_line_error_or_message+0x312>
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    222a:	83 2f       	mov	r24, r19
    222c:	6a e0       	ldi	r22, 0x0A	; 10
    222e:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2232:	28 2f       	mov	r18, r24
    2234:	48 2f       	mov	r20, r24
    2236:	50 e0       	ldi	r21, 0x00	; 0
    2238:	ca 01       	movw	r24, r20
    223a:	88 0f       	add	r24, r24
    223c:	99 1f       	adc	r25, r25
    223e:	ac 01       	movw	r20, r24
    2240:	44 0f       	add	r20, r20
    2242:	55 1f       	adc	r21, r21
    2244:	44 0f       	add	r20, r20
    2246:	55 1f       	adc	r21, r21
    2248:	84 0f       	add	r24, r20
    224a:	95 1f       	adc	r25, r21
    224c:	88 32       	cpi	r24, 0x28	; 40
    224e:	91 05       	cpc	r25, r1
    2250:	79 f0       	breq	.+30     	; 0x2270 <display_make_display_line_error_or_message+0x360>
    2252:	82 33       	cpi	r24, 0x32	; 50
    2254:	91 05       	cpc	r25, r1
    2256:	a9 f0       	breq	.+42     	; 0x2282 <display_make_display_line_error_or_message+0x372>
    2258:	8e 31       	cpi	r24, 0x1E	; 30
    225a:	91 05       	cpc	r25, r1
    225c:	d1 f4       	brne	.+52     	; 0x2292 <display_make_display_line_error_or_message+0x382>
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    225e:	de 01       	movw	r26, r28
    2260:	e4 e1       	ldi	r30, 0x14	; 20
    2262:	f6 e0       	ldi	r31, 0x06	; 6
    2264:	84 e1       	ldi	r24, 0x14	; 20
    2266:	01 90       	ld	r0, Z+
    2268:	0d 92       	st	X+, r0
    226a:	81 50       	subi	r24, 0x01	; 1
    226c:	e1 f7       	brne	.-8      	; 0x2266 <display_make_display_line_error_or_message+0x356>
    226e:	11 c0       	rjmp	.+34     	; 0x2292 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    2270:	de 01       	movw	r26, r28
    2272:	e0 e0       	ldi	r30, 0x00	; 0
    2274:	f6 e0       	ldi	r31, 0x06	; 6
    2276:	84 e1       	ldi	r24, 0x14	; 20
    2278:	01 90       	ld	r0, Z+
    227a:	0d 92       	st	X+, r0
    227c:	81 50       	subi	r24, 0x01	; 1
    227e:	e1 f7       	brne	.-8      	; 0x2278 <display_make_display_line_error_or_message+0x368>
    2280:	08 c0       	rjmp	.+16     	; 0x2292 <display_make_display_line_error_or_message+0x382>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    2282:	de 01       	movw	r26, r28
    2284:	e0 e0       	ldi	r30, 0x00	; 0
    2286:	f6 e0       	ldi	r31, 0x06	; 6
    2288:	84 e1       	ldi	r24, 0x14	; 20
    228a:	01 90       	ld	r0, Z+
    228c:	0d 92       	st	X+, r0
    228e:	81 50       	subi	r24, 0x01	; 1
    2290:	e1 f7       	brne	.-8      	; 0x228a <display_make_display_line_error_or_message+0x37a>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    2292:	83 2f       	mov	r24, r19
    2294:	64 e6       	ldi	r22, 0x64	; 100
    2296:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    229a:	80 5d       	subi	r24, 0xD0	; 208
    229c:	89 83       	std	Y+1, r24	; 0x01
	if(bpd){
    229e:	11 23       	and	r17, r17
    22a0:	19 f0       	breq	.+6      	; 0x22a8 <display_make_display_line_error_or_message+0x398>
		dpl[2]='1';
    22a2:	81 e3       	ldi	r24, 0x31	; 49
    22a4:	8a 83       	std	Y+2, r24	; 0x02
    22a6:	06 c0       	rjmp	.+12     	; 0x22b4 <display_make_display_line_error_or_message+0x3a4>
	}else{
		dpl[2]=GET_DEC_POS2_ERROR(code);
    22a8:	82 2f       	mov	r24, r18
    22aa:	6a e0       	ldi	r22, 0x0A	; 10
    22ac:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    22b0:	90 5d       	subi	r25, 0xD0	; 208
    22b2:	9a 83       	std	Y+2, r25	; 0x02
	}	
	dpl[3]=GET_DEC_POS1_ERROR(code);
    22b4:	83 2f       	mov	r24, r19
    22b6:	6a e0       	ldi	r22, 0x0A	; 10
    22b8:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    22bc:	90 5d       	subi	r25, 0xD0	; 208
    22be:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    22c0:	df 91       	pop	r29
    22c2:	cf 91       	pop	r28
    22c4:	1f 91       	pop	r17
    22c6:	08 95       	ret

000022c8 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    22c8:	fc 01       	movw	r30, r24
    22ca:	e6 0f       	add	r30, r22
    22cc:	f1 1d       	adc	r31, r1
    22ce:	40 5d       	subi	r20, 0xD0	; 208
    22d0:	40 83       	st	Z, r20

	
}	
    22d2:	08 95       	ret

000022d4 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    22d4:	cf 93       	push	r28
    22d6:	df 93       	push	r29
    22d8:	cd b7       	in	r28, 0x3d	; 61
    22da:	de b7       	in	r29, 0x3e	; 62
    22dc:	64 97       	sbiw	r28, 0x14	; 20
    22de:	0f b6       	in	r0, 0x3f	; 63
    22e0:	f8 94       	cli
    22e2:	de bf       	out	0x3e, r29	; 62
    22e4:	0f be       	out	0x3f, r0	; 63
    22e6:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    22e8:	de 01       	movw	r26, r28
    22ea:	11 96       	adiw	r26, 0x01	; 1
    22ec:	e4 e1       	ldi	r30, 0x14	; 20
    22ee:	f1 e0       	ldi	r31, 0x01	; 1
    22f0:	24 e1       	ldi	r18, 0x14	; 20
    22f2:	01 90       	ld	r0, Z+
    22f4:	0d 92       	st	X+, r0
    22f6:	21 50       	subi	r18, 0x01	; 1
    22f8:	e1 f7       	brne	.-8      	; 0x22f2 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    22fa:	e8 2f       	mov	r30, r24
    22fc:	f9 2f       	mov	r31, r25
    22fe:	de 01       	movw	r26, r28
    2300:	11 96       	adiw	r26, 0x01	; 1
    2302:	84 e1       	ldi	r24, 0x14	; 20
    2304:	0d 90       	ld	r0, X+
    2306:	01 92       	st	Z+, r0
    2308:	81 50       	subi	r24, 0x01	; 1
    230a:	e1 f7       	brne	.-8      	; 0x2304 <display_make_display_line_blank+0x30>
}
    230c:	64 96       	adiw	r28, 0x14	; 20
    230e:	0f b6       	in	r0, 0x3f	; 63
    2310:	f8 94       	cli
    2312:	de bf       	out	0x3e, r29	; 62
    2314:	0f be       	out	0x3f, r0	; 63
    2316:	cd bf       	out	0x3d, r28	; 61
    2318:	df 91       	pop	r29
    231a:	cf 91       	pop	r28
    231c:	08 95       	ret

0000231e <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    231e:	62 30       	cpi	r22, 0x02	; 2
    2320:	21 f1       	breq	.+72     	; 0x236a <display_make_display_line_select_player+0x4c>
    2322:	63 30       	cpi	r22, 0x03	; 3
    2324:	30 f4       	brcc	.+12     	; 0x2332 <display_make_display_line_select_player+0x14>
    2326:	66 23       	and	r22, r22
    2328:	61 f0       	breq	.+24     	; 0x2342 <display_make_display_line_select_player+0x24>
    232a:	61 30       	cpi	r22, 0x01	; 1
    232c:	09 f0       	breq	.+2      	; 0x2330 <display_make_display_line_select_player+0x12>
    232e:	44 c0       	rjmp	.+136    	; 0x23b8 <display_make_display_line_select_player+0x9a>
    2330:	12 c0       	rjmp	.+36     	; 0x2356 <display_make_display_line_select_player+0x38>
    2332:	64 30       	cpi	r22, 0x04	; 4
    2334:	71 f1       	breq	.+92     	; 0x2392 <display_make_display_line_select_player+0x74>
    2336:	64 30       	cpi	r22, 0x04	; 4
    2338:	10 f1       	brcs	.+68     	; 0x237e <display_make_display_line_select_player+0x60>
    233a:	65 30       	cpi	r22, 0x05	; 5
    233c:	09 f0       	breq	.+2      	; 0x2340 <display_make_display_line_select_player+0x22>
    233e:	3c c0       	rjmp	.+120    	; 0x23b8 <display_make_display_line_select_player+0x9a>
    2340:	32 c0       	rjmp	.+100    	; 0x23a6 <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    2342:	e8 2f       	mov	r30, r24
    2344:	f9 2f       	mov	r31, r25
    2346:	a4 eb       	ldi	r26, 0xB4	; 180
    2348:	b1 e0       	ldi	r27, 0x01	; 1
    234a:	84 e1       	ldi	r24, 0x14	; 20
    234c:	0d 90       	ld	r0, X+
    234e:	01 92       	st	Z+, r0
    2350:	81 50       	subi	r24, 0x01	; 1
    2352:	e1 f7       	brne	.-8      	; 0x234c <display_make_display_line_select_player+0x2e>
    2354:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    2356:	e8 2f       	mov	r30, r24
    2358:	f9 2f       	mov	r31, r25
    235a:	a0 ea       	ldi	r26, 0xA0	; 160
    235c:	b1 e0       	ldi	r27, 0x01	; 1
    235e:	84 e1       	ldi	r24, 0x14	; 20
    2360:	0d 90       	ld	r0, X+
    2362:	01 92       	st	Z+, r0
    2364:	81 50       	subi	r24, 0x01	; 1
    2366:	e1 f7       	brne	.-8      	; 0x2360 <display_make_display_line_select_player+0x42>
    2368:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    236a:	e8 2f       	mov	r30, r24
    236c:	f9 2f       	mov	r31, r25
    236e:	a8 ec       	ldi	r26, 0xC8	; 200
    2370:	b1 e0       	ldi	r27, 0x01	; 1
    2372:	84 e1       	ldi	r24, 0x14	; 20
    2374:	0d 90       	ld	r0, X+
    2376:	01 92       	st	Z+, r0
    2378:	81 50       	subi	r24, 0x01	; 1
    237a:	e1 f7       	brne	.-8      	; 0x2374 <display_make_display_line_select_player+0x56>
    237c:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    237e:	e8 2f       	mov	r30, r24
    2380:	f9 2f       	mov	r31, r25
    2382:	a8 e7       	ldi	r26, 0x78	; 120
    2384:	b1 e0       	ldi	r27, 0x01	; 1
    2386:	84 e1       	ldi	r24, 0x14	; 20
    2388:	0d 90       	ld	r0, X+
    238a:	01 92       	st	Z+, r0
    238c:	81 50       	subi	r24, 0x01	; 1
    238e:	e1 f7       	brne	.-8      	; 0x2388 <display_make_display_line_select_player+0x6a>
    2390:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    2392:	e8 2f       	mov	r30, r24
    2394:	f9 2f       	mov	r31, r25
    2396:	a4 e6       	ldi	r26, 0x64	; 100
    2398:	b1 e0       	ldi	r27, 0x01	; 1
    239a:	84 e1       	ldi	r24, 0x14	; 20
    239c:	0d 90       	ld	r0, X+
    239e:	01 92       	st	Z+, r0
    23a0:	81 50       	subi	r24, 0x01	; 1
    23a2:	e1 f7       	brne	.-8      	; 0x239c <display_make_display_line_select_player+0x7e>
    23a4:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    23a6:	e8 2f       	mov	r30, r24
    23a8:	f9 2f       	mov	r31, r25
    23aa:	ac e8       	ldi	r26, 0x8C	; 140
    23ac:	b1 e0       	ldi	r27, 0x01	; 1
    23ae:	84 e1       	ldi	r24, 0x14	; 20
    23b0:	0d 90       	ld	r0, X+
    23b2:	01 92       	st	Z+, r0
    23b4:	81 50       	subi	r24, 0x01	; 1
    23b6:	e1 f7       	brne	.-8      	; 0x23b0 <display_make_display_line_select_player+0x92>
    23b8:	08 95       	ret

000023ba <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    23ba:	0f 93       	push	r16
    23bc:	1f 93       	push	r17
    23be:	cf 93       	push	r28
    23c0:	df 93       	push	r29
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	64 97       	sbiw	r28, 0x14	; 20
    23c8:	0f b6       	in	r0, 0x3f	; 63
    23ca:	f8 94       	cli
    23cc:	de bf       	out	0x3e, r29	; 62
    23ce:	0f be       	out	0x3f, r0	; 63
    23d0:	cd bf       	out	0x3d, r28	; 61
    23d2:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    23d4:	65 36       	cpi	r22, 0x65	; 101
    23d6:	88 f5       	brcc	.+98     	; 0x243a <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    23d8:	44 e6       	ldi	r20, 0x64	; 100
    23da:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    23dc:	9e 01       	movw	r18, r28
    23de:	2f 5f       	subi	r18, 0xFF	; 255
    23e0:	3f 4f       	sbci	r19, 0xFF	; 255
    23e2:	a8 e2       	ldi	r26, 0x28	; 40
    23e4:	b1 e0       	ldi	r27, 0x01	; 1
    23e6:	84 e1       	ldi	r24, 0x14	; 20
    23e8:	0d 90       	ld	r0, X+
    23ea:	f9 01       	movw	r30, r18
    23ec:	01 92       	st	Z+, r0
    23ee:	9f 01       	movw	r18, r30
    23f0:	81 50       	subi	r24, 0x01	; 1
    23f2:	d1 f7       	brne	.-12     	; 0x23e8 <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    23f4:	98 01       	movw	r18, r16
    23f6:	de 01       	movw	r26, r28
    23f8:	11 96       	adiw	r26, 0x01	; 1
    23fa:	84 e1       	ldi	r24, 0x14	; 20
    23fc:	0d 90       	ld	r0, X+
    23fe:	f9 01       	movw	r30, r18
    2400:	01 92       	st	Z+, r0
    2402:	9f 01       	movw	r18, r30
    2404:	81 50       	subi	r24, 0x01	; 1
    2406:	d1 f7       	brne	.-12     	; 0x23fc <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    2408:	2a e0       	ldi	r18, 0x0A	; 10
    240a:	86 2f       	mov	r24, r22
    240c:	62 2f       	mov	r22, r18
    240e:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2412:	39 2f       	mov	r19, r25
    2414:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2418:	89 2f       	mov	r24, r25
    241a:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    241c:	f8 01       	movw	r30, r16
    241e:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    2420:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2422:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    2424:	84 2f       	mov	r24, r20
    2426:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    242a:	39 2f       	mov	r19, r25
    242c:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2430:	89 2f       	mov	r24, r25
    2432:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    2434:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    2436:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    2438:	31 8b       	std	Z+17, r19	; 0x11
	
}
    243a:	64 96       	adiw	r28, 0x14	; 20
    243c:	0f b6       	in	r0, 0x3f	; 63
    243e:	f8 94       	cli
    2440:	de bf       	out	0x3e, r29	; 62
    2442:	0f be       	out	0x3f, r0	; 63
    2444:	cd bf       	out	0x3d, r28	; 61
    2446:	df 91       	pop	r29
    2448:	cf 91       	pop	r28
    244a:	1f 91       	pop	r17
    244c:	0f 91       	pop	r16
    244e:	08 95       	ret

00002450 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    2450:	cf 92       	push	r12
    2452:	df 92       	push	r13
    2454:	ef 92       	push	r14
    2456:	ff 92       	push	r15
    2458:	0f 93       	push	r16
    245a:	1f 93       	push	r17
    245c:	cf 93       	push	r28
    245e:	df 93       	push	r29
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
    2464:	64 97       	sbiw	r28, 0x14	; 20
    2466:	0f b6       	in	r0, 0x3f	; 63
    2468:	f8 94       	cli
    246a:	de bf       	out	0x3e, r29	; 62
    246c:	0f be       	out	0x3f, r0	; 63
    246e:	cd bf       	out	0x3d, r28	; 61
    2470:	f8 2e       	mov	r15, r24
    2472:	e9 2e       	mov	r14, r25
    2474:	9b 01       	movw	r18, r22
    2476:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    2478:	04 e6       	ldi	r16, 0x64	; 100
    247a:	10 e0       	ldi	r17, 0x00	; 0
    247c:	cb 01       	movw	r24, r22
    247e:	b8 01       	movw	r22, r16
    2480:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    2484:	46 2f       	mov	r20, r22
    2486:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    2488:	ea e0       	ldi	r30, 0x0A	; 10
    248a:	f0 e0       	ldi	r31, 0x00	; 0
    248c:	c9 01       	movw	r24, r18
    248e:	bf 01       	movw	r22, r30
    2490:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    2494:	cb 01       	movw	r24, r22
    2496:	bf 01       	movw	r22, r30
    2498:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    249c:	38 2f       	mov	r19, r24
    249e:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    24a0:	c6 01       	movw	r24, r12
    24a2:	b8 01       	movw	r22, r16
    24a4:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    24a8:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    24aa:	40 33       	cpi	r20, 0x30	; 48
    24ac:	21 f4       	brne	.+8      	; 0x24b6 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    24ae:	30 33       	cpi	r19, 0x30	; 48
    24b0:	21 f0       	breq	.+8      	; 0x24ba <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    24b2:	80 e2       	ldi	r24, 0x20	; 32
    24b4:	04 c0       	rjmp	.+8      	; 0x24be <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    24b6:	84 2f       	mov	r24, r20
    24b8:	02 c0       	rjmp	.+4      	; 0x24be <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    24ba:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    24bc:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    24be:	60 33       	cpi	r22, 0x30	; 48
    24c0:	09 f4       	brne	.+2      	; 0x24c4 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    24c2:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    24c4:	20 e2       	ldi	r18, 0x20	; 32
    24c6:	29 83       	std	Y+1, r18	; 0x01
    24c8:	8a 83       	std	Y+2, r24	; 0x02
    24ca:	3b 83       	std	Y+3, r19	; 0x03
    24cc:	4c 83       	std	Y+4, r20	; 0x04
    24ce:	40 eb       	ldi	r20, 0xB0	; 176
    24d0:	4d 83       	std	Y+5, r20	; 0x05
    24d2:	33 e4       	ldi	r19, 0x43	; 67
    24d4:	3e 83       	std	Y+6, r19	; 0x06
    24d6:	2f 83       	std	Y+7, r18	; 0x07
    24d8:	28 87       	std	Y+8, r18	; 0x08
    24da:	29 87       	std	Y+9, r18	; 0x09
    24dc:	2a 87       	std	Y+10, r18	; 0x0a
    24de:	2b 87       	std	Y+11, r18	; 0x0b
    24e0:	2c 87       	std	Y+12, r18	; 0x0c
    24e2:	2d 87       	std	Y+13, r18	; 0x0d
    24e4:	2e 87       	std	Y+14, r18	; 0x0e
    24e6:	6f 87       	std	Y+15, r22	; 0x0f
    24e8:	68 8b       	std	Y+16, r22	; 0x10
    24ea:	c6 01       	movw	r24, r12
    24ec:	6a e0       	ldi	r22, 0x0A	; 10
    24ee:	70 e0       	ldi	r23, 0x00	; 0
    24f0:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    24f4:	80 5d       	subi	r24, 0xD0	; 208
    24f6:	89 8b       	std	Y+17, r24	; 0x11
    24f8:	4a 8b       	std	Y+18, r20	; 0x12
    24fa:	3b 8b       	std	Y+19, r19	; 0x13
    24fc:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    24fe:	ef 2d       	mov	r30, r15
    2500:	fe 2d       	mov	r31, r14
    2502:	de 01       	movw	r26, r28
    2504:	11 96       	adiw	r26, 0x01	; 1
    2506:	84 e1       	ldi	r24, 0x14	; 20
    2508:	0d 90       	ld	r0, X+
    250a:	01 92       	st	Z+, r0
    250c:	81 50       	subi	r24, 0x01	; 1
    250e:	e1 f7       	brne	.-8      	; 0x2508 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    2510:	64 96       	adiw	r28, 0x14	; 20
    2512:	0f b6       	in	r0, 0x3f	; 63
    2514:	f8 94       	cli
    2516:	de bf       	out	0x3e, r29	; 62
    2518:	0f be       	out	0x3f, r0	; 63
    251a:	cd bf       	out	0x3d, r28	; 61
    251c:	df 91       	pop	r29
    251e:	cf 91       	pop	r28
    2520:	1f 91       	pop	r17
    2522:	0f 91       	pop	r16
    2524:	ff 90       	pop	r15
    2526:	ef 90       	pop	r14
    2528:	df 90       	pop	r13
    252a:	cf 90       	pop	r12
    252c:	08 95       	ret

0000252e <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    252e:	cf 93       	push	r28
    2530:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    2532:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    2534:	8a ef       	ldi	r24, 0xFA	; 250
    2536:	0e 94 bf 17 	call	0x2f7e	; 0x2f7e <spi_putchar>
	spi_putchar(data);
    253a:	8c 2f       	mov	r24, r28
    253c:	0e 94 bf 17 	call	0x2f7e	; 0x2f7e <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2540:	28 9a       	sbi	0x05, 0	; 5
}
    2542:	cf 91       	pop	r28
    2544:	08 95       	ret

00002546 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    2546:	cf 93       	push	r28
    2548:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    254a:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    254c:	88 ef       	ldi	r24, 0xF8	; 248
    254e:	0e 94 bf 17 	call	0x2f7e	; 0x2f7e <spi_putchar>
	spi_putchar(inst);
    2552:	8c 2f       	mov	r24, r28
    2554:	0e 94 bf 17 	call	0x2f7e	; 0x2f7e <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2558:	28 9a       	sbi	0x05, 0	; 5
}
    255a:	cf 91       	pop	r28
    255c:	08 95       	ret

0000255e <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    255e:	ef 92       	push	r14
    2560:	ff 92       	push	r15
    2562:	0f 93       	push	r16
    2564:	1f 93       	push	r17
    2566:	cf 93       	push	r28
    2568:	df 93       	push	r29
    256a:	d8 2f       	mov	r29, r24
    256c:	c9 2f       	mov	r28, r25
    256e:	f6 2e       	mov	r15, r22
    2570:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    2572:	82 e0       	ldi	r24, 0x02	; 2
    2574:	0e 94 a3 12 	call	0x2546	; 0x2546 <display_write_instruction>
    2578:	0d 2f       	mov	r16, r29
    257a:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    257c:	c0 e0       	ldi	r28, 0x00	; 0
    257e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    2580:	f8 01       	movw	r30, r16
    2582:	81 91       	ld	r24, Z+
    2584:	8f 01       	movw	r16, r30
    2586:	0e 94 97 12 	call	0x252e	; 0x252e <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    258a:	21 96       	adiw	r28, 0x01	; 1
    258c:	c4 31       	cpi	r28, 0x14	; 20
    258e:	d1 05       	cpc	r29, r1
    2590:	b9 f7       	brne	.-18     	; 0x2580 <display_write_display_lines+0x22>
    2592:	c4 e1       	ldi	r28, 0x14	; 20
    2594:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    2596:	84 e1       	ldi	r24, 0x14	; 20
    2598:	0e 94 a3 12 	call	0x2546	; 0x2546 <display_write_instruction>
    259c:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    259e:	d9 f7       	brne	.-10     	; 0x2596 <display_write_display_lines+0x38>
    25a0:	0f 2d       	mov	r16, r15
    25a2:	1e 2d       	mov	r17, r14
    25a4:	c0 e0       	ldi	r28, 0x00	; 0
    25a6:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    25a8:	f8 01       	movw	r30, r16
    25aa:	81 91       	ld	r24, Z+
    25ac:	8f 01       	movw	r16, r30
    25ae:	0e 94 97 12 	call	0x252e	; 0x252e <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    25b2:	21 96       	adiw	r28, 0x01	; 1
    25b4:	c4 31       	cpi	r28, 0x14	; 20
    25b6:	d1 05       	cpc	r29, r1
    25b8:	b9 f7       	brne	.-18     	; 0x25a8 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    25ba:	df 91       	pop	r29
    25bc:	cf 91       	pop	r28
    25be:	1f 91       	pop	r17
    25c0:	0f 91       	pop	r16
    25c2:	ff 90       	pop	r15
    25c4:	ef 90       	pop	r14
    25c6:	08 95       	ret

000025c8 <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    25c8:	cf 92       	push	r12
    25ca:	cf 93       	push	r28
    25cc:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    25ce:	e8 2f       	mov	r30, r24
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	e5 33       	cpi	r30, 0x35	; 53
    25d4:	f1 05       	cpc	r31, r1
    25d6:	08 f0       	brcs	.+2      	; 0x25da <display_update+0x12>
    25d8:	f8 c0       	rjmp	.+496    	; 0x27ca <display_update+0x202>
    25da:	e6 5b       	subi	r30, 0xB6	; 182
    25dc:	fe 4f       	sbci	r31, 0xFE	; 254
    25de:	ee 0f       	add	r30, r30
    25e0:	ff 1f       	adc	r31, r31
    25e2:	05 90       	lpm	r0, Z+
    25e4:	f4 91       	lpm	r31, Z
    25e6:	e0 2d       	mov	r30, r0
    25e8:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    25ea:	c0 e4       	ldi	r28, 0x40	; 64
    25ec:	d2 e0       	ldi	r29, 0x02	; 2
    25ee:	ce 01       	movw	r24, r28
    25f0:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    25f4:	88 ea       	ldi	r24, 0xA8	; 168
    25f6:	93 e0       	ldi	r25, 0x03	; 3
    25f8:	be 01       	movw	r22, r28
    25fa:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    25fe:	e5 c0       	rjmp	.+458    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    2600:	80 e4       	ldi	r24, 0x40	; 64
    2602:	92 e0       	ldi	r25, 0x02	; 2
    2604:	6c 2d       	mov	r22, r12
    2606:	70 e0       	ldi	r23, 0x00	; 0
    2608:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <display_make_display_line_error_or_message>
				if(error>=100){// is message
    260c:	83 e6       	ldi	r24, 0x63	; 99
    260e:	8c 15       	cp	r24, r12
    2610:	38 f4       	brcc	.+14     	; 0x2620 <display_update+0x58>
					display_write_display_lines(display_line_message,dpl);
    2612:	80 e8       	ldi	r24, 0x80	; 128
    2614:	93 e0       	ldi	r25, 0x03	; 3
    2616:	60 e4       	ldi	r22, 0x40	; 64
    2618:	72 e0       	ldi	r23, 0x02	; 2
    261a:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
    261e:	d5 c0       	rjmp	.+426    	; 0x27ca <display_update+0x202>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2620:	84 e9       	ldi	r24, 0x94	; 148
    2622:	93 e0       	ldi	r25, 0x03	; 3
    2624:	60 e4       	ldi	r22, 0x40	; 64
    2626:	72 e0       	ldi	r23, 0x02	; 2
    2628:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
    262c:	ce c0       	rjmp	.+412    	; 0x27ca <display_update+0x202>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    262e:	62 30       	cpi	r22, 0x02	; 2
    2630:	61 f0       	breq	.+24     	; 0x264a <display_update+0x82>
    2632:	63 30       	cpi	r22, 0x03	; 3
    2634:	b9 f0       	breq	.+46     	; 0x2664 <display_update+0x9c>
    2636:	61 30       	cpi	r22, 0x01	; 1
    2638:	09 f0       	breq	.+2      	; 0x263c <display_update+0x74>
    263a:	c7 c0       	rjmp	.+398    	; 0x27ca <display_update+0x202>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    263c:	84 ea       	ldi	r24, 0xA4	; 164
    263e:	92 e0       	ldi	r25, 0x02	; 2
    2640:	60 e9       	ldi	r22, 0x90	; 144
    2642:	72 e0       	ldi	r23, 0x02	; 2
    2644:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
						break;
    2648:	c0 c0       	rjmp	.+384    	; 0x27ca <display_update+0x202>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value1);
    264a:	c0 e4       	ldi	r28, 0x40	; 64
    264c:	d2 e0       	ldi	r29, 0x02	; 2
    264e:	ce 01       	movw	r24, r28
    2650:	62 e0       	ldi	r22, 0x02	; 2
    2652:	70 e0       	ldi	r23, 0x00	; 0
    2654:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    2658:	8c e7       	ldi	r24, 0x7C	; 124
    265a:	92 e0       	ldi	r25, 0x02	; 2
    265c:	be 01       	movw	r22, r28
    265e:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
						break;
    2662:	b3 c0       	rjmp	.+358    	; 0x27ca <display_update+0x202>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    2664:	c0 e4       	ldi	r28, 0x40	; 64
    2666:	d2 e0       	ldi	r29, 0x02	; 2
    2668:	ce 01       	movw	r24, r28
    266a:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    266e:	88 e6       	ldi	r24, 0x68	; 104
    2670:	92 e0       	ldi	r25, 0x02	; 2
    2672:	be 01       	movw	r22, r28
    2674:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
						break;
    2678:	a8 c0       	rjmp	.+336    	; 0x27ca <display_update+0x202>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    267a:	c0 e4       	ldi	r28, 0x40	; 64
    267c:	d2 e0       	ldi	r29, 0x02	; 2
    267e:	ce 01       	movw	r24, r28
    2680:	70 e0       	ldi	r23, 0x00	; 0
    2682:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    2686:	8c e6       	ldi	r24, 0x6C	; 108
    2688:	93 e0       	ldi	r25, 0x03	; 3
    268a:	be 01       	movw	r22, r28
    268c:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    2690:	9c c0       	rjmp	.+312    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    2692:	c0 e4       	ldi	r28, 0x40	; 64
    2694:	d2 e0       	ldi	r29, 0x02	; 2
    2696:	ce 01       	movw	r24, r28
    2698:	70 e0       	ldi	r23, 0x00	; 0
    269a:	50 e0       	ldi	r21, 0x00	; 0
    269c:	30 e0       	ldi	r19, 0x00	; 0
    269e:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    26a2:	88 e5       	ldi	r24, 0x58	; 88
    26a4:	93 e0       	ldi	r25, 0x03	; 3
    26a6:	be 01       	movw	r22, r28
    26a8:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    26ac:	8e c0       	rjmp	.+284    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    26ae:	c0 e4       	ldi	r28, 0x40	; 64
    26b0:	d2 e0       	ldi	r29, 0x02	; 2
    26b2:	ce 01       	movw	r24, r28
    26b4:	70 e0       	ldi	r23, 0x00	; 0
    26b6:	50 e0       	ldi	r21, 0x00	; 0
    26b8:	30 e0       	ldi	r19, 0x00	; 0
    26ba:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    26be:	84 e4       	ldi	r24, 0x44	; 68
    26c0:	93 e0       	ldi	r25, 0x03	; 3
    26c2:	be 01       	movw	r22, r28
    26c4:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    26c8:	80 c0       	rjmp	.+256    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    26ca:	c0 e4       	ldi	r28, 0x40	; 64
    26cc:	d2 e0       	ldi	r29, 0x02	; 2
    26ce:	ce 01       	movw	r24, r28
    26d0:	70 e0       	ldi	r23, 0x00	; 0
    26d2:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    26d6:	80 e3       	ldi	r24, 0x30	; 48
    26d8:	93 e0       	ldi	r25, 0x03	; 3
    26da:	be 01       	movw	r22, r28
    26dc:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    26e0:	74 c0       	rjmp	.+232    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    26e2:	c0 e4       	ldi	r28, 0x40	; 64
    26e4:	d2 e0       	ldi	r29, 0x02	; 2
    26e6:	ce 01       	movw	r24, r28
    26e8:	70 e0       	ldi	r23, 0x00	; 0
    26ea:	50 e0       	ldi	r21, 0x00	; 0
    26ec:	0e 94 28 12 	call	0x2450	; 0x2450 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    26f0:	80 ee       	ldi	r24, 0xE0	; 224
    26f2:	92 e0       	ldi	r25, 0x02	; 2
    26f4:	be 01       	movw	r22, r28
    26f6:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    26fa:	67 c0       	rjmp	.+206    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    26fc:	c0 e4       	ldi	r28, 0x40	; 64
    26fe:	d2 e0       	ldi	r29, 0x02	; 2
    2700:	ce 01       	movw	r24, r28
    2702:	70 e0       	ldi	r23, 0x00	; 0
    2704:	50 e0       	ldi	r21, 0x00	; 0
    2706:	0e 94 28 12 	call	0x2450	; 0x2450 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    270a:	84 ef       	ldi	r24, 0xF4	; 244
    270c:	92 e0       	ldi	r25, 0x02	; 2
    270e:	be 01       	movw	r22, r28
    2710:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    2714:	5a c0       	rjmp	.+180    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    2716:	c0 e4       	ldi	r28, 0x40	; 64
    2718:	d2 e0       	ldi	r29, 0x02	; 2
    271a:	ce 01       	movw	r24, r28
    271c:	70 e0       	ldi	r23, 0x00	; 0
    271e:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2722:	88 e0       	ldi	r24, 0x08	; 8
    2724:	93 e0       	ldi	r25, 0x03	; 3
    2726:	be 01       	movw	r22, r28
    2728:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;	
    272c:	4e c0       	rjmp	.+156    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    272e:	c0 e4       	ldi	r28, 0x40	; 64
    2730:	d2 e0       	ldi	r29, 0x02	; 2
    2732:	ce 01       	movw	r24, r28
    2734:	70 e0       	ldi	r23, 0x00	; 0
    2736:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    273a:	8c e1       	ldi	r24, 0x1C	; 28
    273c:	93 e0       	ldi	r25, 0x03	; 3
    273e:	be 01       	movw	r22, r28
    2740:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    2744:	42 c0       	rjmp	.+132    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2746:	c0 e4       	ldi	r28, 0x40	; 64
    2748:	d2 e0       	ldi	r29, 0x02	; 2
    274a:	ce 01       	movw	r24, r28
    274c:	70 e0       	ldi	r23, 0x00	; 0
    274e:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    2752:	8c ec       	ldi	r24, 0xCC	; 204
    2754:	92 e0       	ldi	r25, 0x02	; 2
    2756:	be 01       	movw	r22, r28
    2758:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;				
    275c:	36 c0       	rjmp	.+108    	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    275e:	c0 e4       	ldi	r28, 0x40	; 64
    2760:	d2 e0       	ldi	r29, 0x02	; 2
    2762:	ce 01       	movw	r24, r28
    2764:	70 e0       	ldi	r23, 0x00	; 0
    2766:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    276a:	88 eb       	ldi	r24, 0xB8	; 184
    276c:	92 e0       	ldi	r25, 0x02	; 2
    276e:	be 01       	movw	r22, r28
    2770:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
				break;
    2774:	2a c0       	rjmp	.+84     	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2776:	c0 e4       	ldi	r28, 0x40	; 64
    2778:	d2 e0       	ldi	r29, 0x02	; 2
    277a:	ce 01       	movw	r24, r28
    277c:	70 e0       	ldi	r23, 0x00	; 0
    277e:	0e 94 64 11 	call	0x22c8	; 0x22c8 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2782:	84 e5       	ldi	r24, 0x54	; 84
    2784:	92 e0       	ldi	r25, 0x02	; 2
    2786:	be 01       	movw	r22, r28
    2788:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    278c:	1e c0       	rjmp	.+60     	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    278e:	8c e2       	ldi	r24, 0x2C	; 44
    2790:	92 e0       	ldi	r25, 0x02	; 2
    2792:	68 e1       	ldi	r22, 0x18	; 24
    2794:	72 e0       	ldi	r23, 0x02	; 2
    2796:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    279a:	17 c0       	rjmp	.+46     	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    279c:	c0 e4       	ldi	r28, 0x40	; 64
    279e:	d2 e0       	ldi	r29, 0x02	; 2
    27a0:	ce 01       	movw	r24, r28
    27a2:	70 e0       	ldi	r23, 0x00	; 0
    27a4:	0e 94 8f 11 	call	0x231e	; 0x231e <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    27a8:	8c ed       	ldi	r24, 0xDC	; 220
    27aa:	91 e0       	ldi	r25, 0x01	; 1
    27ac:	be 01       	movw	r22, r28
    27ae:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
    27b2:	0b c0       	rjmp	.+22     	; 0x27ca <display_update+0x202>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    27b4:	c0 e4       	ldi	r28, 0x40	; 64
    27b6:	d2 e0       	ldi	r29, 0x02	; 2
    27b8:	ce 01       	movw	r24, r28
    27ba:	70 e0       	ldi	r23, 0x00	; 0
    27bc:	0e 94 dd 11 	call	0x23ba	; 0x23ba <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    27c0:	80 ef       	ldi	r24, 0xF0	; 240
    27c2:	91 e0       	ldi	r25, 0x01	; 1
    27c4:	be 01       	movw	r22, r28
    27c6:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    27ca:	df 91       	pop	r29
    27cc:	cf 91       	pop	r28
    27ce:	cf 90       	pop	r12
    27d0:	08 95       	ret

000027d2 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    27d2:	cf 92       	push	r12
    27d4:	ef 92       	push	r14
    27d6:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    27d8:	8e e1       	ldi	r24, 0x1E	; 30
    27da:	0e 94 a9 17 	call	0x2f52	; 0x2f52 <spi_init>
	Spi_disable_it();	
    27de:	8c b5       	in	r24, 0x2c	; 44
    27e0:	8f 77       	andi	r24, 0x7F	; 127
    27e2:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    27e4:	8c b5       	in	r24, 0x2c	; 44
    27e6:	80 61       	ori	r24, 0x10	; 16
    27e8:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    27ea:	10 92 ca 07 	sts	0x07CA, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    27ee:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    27f0:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    27f2:	8c e0       	ldi	r24, 0x0C	; 12
    27f4:	0e 94 a3 12 	call	0x2546	; 0x2546 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    27f8:	88 e3       	ldi	r24, 0x38	; 56
    27fa:	0e 94 a3 12 	call	0x2546	; 0x2546 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    27fe:	80 e0       	ldi	r24, 0x00	; 0
    2800:	60 e0       	ldi	r22, 0x00	; 0
    2802:	40 e0       	ldi	r20, 0x00	; 0
    2804:	20 e0       	ldi	r18, 0x00	; 0
    2806:	00 e0       	ldi	r16, 0x00	; 0
    2808:	ee 24       	eor	r14, r14
    280a:	cc 24       	eor	r12, r12
    280c:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    2810:	8f ef       	ldi	r24, 0xFF	; 255
    2812:	80 93 87 07 	sts	0x0787, r24
}
    2816:	0f 91       	pop	r16
    2818:	ef 90       	pop	r14
    281a:	cf 90       	pop	r12
    281c:	08 95       	ret

0000281e <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    281e:	e8 2f       	mov	r30, r24
    2820:	f9 2f       	mov	r31, r25
    2822:	a8 e8       	ldi	r26, 0x88	; 136
    2824:	b7 e0       	ldi	r27, 0x07	; 7
    2826:	84 e1       	ldi	r24, 0x14	; 20
    2828:	0d 90       	ld	r0, X+
    282a:	01 92       	st	Z+, r0
    282c:	81 50       	subi	r24, 0x01	; 1
    282e:	e1 f7       	brne	.-8      	; 0x2828 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2830:	08 95       	ret

00002832 <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2832:	80 91 ca 07 	lds	r24, 0x07CA
    2836:	8c 30       	cpi	r24, 0x0C	; 12
    2838:	51 f4       	brne	.+20     	; 0x284e <display_up+0x1c>
    283a:	90 91 87 07 	lds	r25, 0x0787
    283e:	9f 3f       	cpi	r25, 0xFF	; 255
    2840:	31 f0       	breq	.+12     	; 0x284e <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    2842:	90 93 ca 07 	sts	0x07CA, r25
		selected_menu_pre_error=255;
    2846:	8f ef       	ldi	r24, 0xFF	; 255
    2848:	80 93 87 07 	sts	0x0787, r24
    284c:	03 c0       	rjmp	.+6      	; 0x2854 <display_up+0x22>
	}else{
		selected_menu++;
    284e:	8f 5f       	subi	r24, 0xFF	; 255
    2850:	80 93 ca 07 	sts	0x07CA, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2854:	80 91 ca 07 	lds	r24, 0x07CA
    2858:	6f e0       	ldi	r22, 0x0F	; 15
    285a:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    285e:	90 93 ca 07 	sts	0x07CA, r25
	if(selected_menu==0) selected_menu=1;
    2862:	99 23       	and	r25, r25
    2864:	19 f4       	brne	.+6      	; 0x286c <display_up+0x3a>
    2866:	81 e0       	ldi	r24, 0x01	; 1
    2868:	80 93 ca 07 	sts	0x07CA, r24
    286c:	08 95       	ret

0000286e <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    286e:	80 91 ca 07 	lds	r24, 0x07CA
    2872:	82 30       	cpi	r24, 0x02	; 2
    2874:	20 f4       	brcc	.+8      	; 0x287e <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2876:	8e e0       	ldi	r24, 0x0E	; 14
    2878:	80 93 ca 07 	sts	0x07CA, r24
		return;
    287c:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    287e:	8c 30       	cpi	r24, 0x0C	; 12
    2880:	51 f4       	brne	.+20     	; 0x2896 <display_down+0x28>
    2882:	90 91 87 07 	lds	r25, 0x0787
    2886:	9f 3f       	cpi	r25, 0xFF	; 255
    2888:	31 f0       	breq	.+12     	; 0x2896 <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    288a:	90 93 ca 07 	sts	0x07CA, r25
		selected_menu_pre_error=255;
    288e:	8f ef       	ldi	r24, 0xFF	; 255
    2890:	80 93 87 07 	sts	0x0787, r24
    2894:	08 95       	ret
	}else{
		selected_menu--;	
    2896:	81 50       	subi	r24, 0x01	; 1
    2898:	80 93 ca 07 	sts	0x07CA, r24
    289c:	08 95       	ret

0000289e <display_starting>:
	}	
	return;

}

void display_starting(uint8_t percent){
    289e:	cf 93       	push	r28
    28a0:	df 93       	push	r29
    28a2:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    28a4:	c0 e4       	ldi	r28, 0x40	; 64
    28a6:	d2 e0       	ldi	r29, 0x02	; 2
    28a8:	ce 01       	movw	r24, r28
    28aa:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    28ae:	84 e0       	ldi	r24, 0x04	; 4
    28b0:	92 e0       	ldi	r25, 0x02	; 2
    28b2:	be 01       	movw	r22, r28
    28b4:	0e 94 af 12 	call	0x255e	; 0x255e <display_write_display_lines>
	
}
    28b8:	df 91       	pop	r29
    28ba:	cf 91       	pop	r28
    28bc:	08 95       	ret

000028be <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    28be:	90 93 31 07 	sts	0x0731, r25
    28c2:	80 93 30 07 	sts	0x0730, r24
	CheckWDT();
    28c6:	0e 94 c9 19 	call	0x3392	; 0x3392 <CheckWDT>
}
    28ca:	08 95       	ret

000028cc <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    28cc:	e0 91 30 07 	lds	r30, 0x0730
    28d0:	f0 91 31 07 	lds	r31, 0x0731
    28d4:	90 81       	ld	r25, Z
    28d6:	89 2b       	or	r24, r25
    28d8:	80 83       	st	Z, r24
}
    28da:	08 95       	ret

000028dc <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    28dc:	e0 91 30 07 	lds	r30, 0x0730
    28e0:	f0 91 31 07 	lds	r31, 0x0731
    28e4:	10 82       	st	Z, r1
    28e6:	08 95       	ret

000028e8 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    28e8:	10 92 4a 08 	sts	0x084A, r1
	event_queue_tail=0;
    28ec:	10 92 4b 08 	sts	0x084B, r1
}
    28f0:	08 95       	ret

000028f2 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    28f2:	cf 93       	push	r28
    28f4:	df 93       	push	r29
    28f6:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    28f8:	c0 91 4a 08 	lds	r28, 0x084A
    28fc:	d0 e0       	ldi	r29, 0x00	; 0
    28fe:	ce 01       	movw	r24, r28
    2900:	01 96       	adiw	r24, 0x01	; 1
    2902:	60 e1       	ldi	r22, 0x10	; 16
    2904:	70 e0       	ldi	r23, 0x00	; 0
    2906:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    290a:	40 91 4b 08 	lds	r20, 0x084B
    290e:	50 e0       	ldi	r21, 0x00	; 0
    2910:	84 17       	cp	r24, r20
    2912:	95 07       	cpc	r25, r21
    2914:	31 f0       	breq	.+12     	; 0x2922 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2916:	c6 5c       	subi	r28, 0xC6	; 198
    2918:	d7 4f       	sbci	r29, 0xF7	; 247
    291a:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    291c:	80 93 4a 08 	sts	0x084A, r24
    2920:	03 c0       	rjmp	.+6      	; 0x2928 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2922:	88 e0       	ldi	r24, 0x08	; 8
    2924:	0e 94 66 14 	call	0x28cc	; 0x28cc <AddError>
	}
}
    2928:	df 91       	pop	r29
    292a:	cf 91       	pop	r28
    292c:	08 95       	ret

0000292e <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    292e:	80 91 4b 08 	lds	r24, 0x084B
    2932:	90 91 4a 08 	lds	r25, 0x084A
    2936:	98 17       	cp	r25, r24
    2938:	31 f0       	breq	.+12     	; 0x2946 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    293a:	ea e3       	ldi	r30, 0x3A	; 58
    293c:	f8 e0       	ldi	r31, 0x08	; 8
    293e:	e8 0f       	add	r30, r24
    2940:	f1 1d       	adc	r31, r1
    2942:	80 81       	ld	r24, Z
    2944:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2946:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2948:	08 95       	ret

0000294a <Dashboard>:



void Dashboard(void){
    294a:	cf 92       	push	r12
    294c:	ef 92       	push	r14
    294e:	0f 93       	push	r16
    2950:	cf 93       	push	r28
    2952:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2954:	80 91 4b 08 	lds	r24, 0x084B
    2958:	ea e3       	ldi	r30, 0x3A	; 58
    295a:	f8 e0       	ldi	r31, 0x08	; 8
    295c:	e8 0f       	add	r30, r24
    295e:	f1 1d       	adc	r31, r1
    2960:	80 81       	ld	r24, Z
    2962:	86 30       	cpi	r24, 0x06	; 6
    2964:	09 f4       	brne	.+2      	; 0x2968 <Dashboard+0x1e>
    2966:	4c c0       	rjmp	.+152    	; 0x2a00 <Dashboard+0xb6>
    2968:	87 30       	cpi	r24, 0x07	; 7
    296a:	40 f4       	brcc	.+16     	; 0x297c <Dashboard+0x32>
    296c:	81 30       	cpi	r24, 0x01	; 1
    296e:	81 f1       	breq	.+96     	; 0x29d0 <Dashboard+0x86>
    2970:	81 30       	cpi	r24, 0x01	; 1
    2972:	70 f0       	brcs	.+28     	; 0x2990 <Dashboard+0x46>
    2974:	84 30       	cpi	r24, 0x04	; 4
    2976:	09 f0       	breq	.+2      	; 0x297a <Dashboard+0x30>
    2978:	0b c1       	rjmp	.+534    	; 0x2b90 <Dashboard+0x246>
    297a:	22 c0       	rjmp	.+68     	; 0x29c0 <Dashboard+0x76>
    297c:	88 30       	cpi	r24, 0x08	; 8
    297e:	09 f4       	brne	.+2      	; 0x2982 <Dashboard+0x38>
    2980:	6d c0       	rjmp	.+218    	; 0x2a5c <Dashboard+0x112>
    2982:	88 30       	cpi	r24, 0x08	; 8
    2984:	08 f4       	brcc	.+2      	; 0x2988 <Dashboard+0x3e>
    2986:	67 c0       	rjmp	.+206    	; 0x2a56 <Dashboard+0x10c>
    2988:	89 30       	cpi	r24, 0x09	; 9
    298a:	09 f0       	breq	.+2      	; 0x298e <Dashboard+0x44>
    298c:	01 c1       	rjmp	.+514    	; 0x2b90 <Dashboard+0x246>
    298e:	69 c0       	rjmp	.+210    	; 0x2a62 <Dashboard+0x118>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2990:	82 e3       	ldi	r24, 0x32	; 50
    2992:	97 e0       	ldi	r25, 0x07	; 7
    2994:	62 e4       	ldi	r22, 0x42	; 66
    2996:	77 e0       	ldi	r23, 0x07	; 7
    2998:	42 e0       	ldi	r20, 0x02	; 2
    299a:	55 e0       	ldi	r21, 0x05	; 5
    299c:	28 e0       	ldi	r18, 0x08	; 8
    299e:	0e 94 ef 03 	call	0x7de	; 0x7de <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    29a2:	ca e4       	ldi	r28, 0x4A	; 74
    29a4:	d7 e0       	ldi	r29, 0x07	; 7
    29a6:	ce 01       	movw	r24, r28
    29a8:	6a e5       	ldi	r22, 0x5A	; 90
    29aa:	77 e0       	ldi	r23, 0x07	; 7
    29ac:	41 e0       	ldi	r20, 0x01	; 1
    29ae:	55 e0       	ldi	r21, 0x05	; 5
    29b0:	21 e0       	ldi	r18, 0x01	; 1
    29b2:	0e 94 ef 03 	call	0x7de	; 0x7de <CANGetStruct>
			
			sei(); /* enable interrupts*/
    29b6:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    29b8:	ce 01       	movw	r24, r28
    29ba:	0e 94 00 04 	call	0x800	; 0x800 <CANStartRx>
		
				
			return;
    29be:	e8 c0       	rjmp	.+464    	; 0x2b90 <Dashboard+0x246>
		break;
		case EVENT_10HZ:
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    29c0:	80 91 6e 07 	lds	r24, 0x076E
    29c4:	88 23       	and	r24, r24
    29c6:	09 f0       	breq	.+2      	; 0x29ca <Dashboard+0x80>
    29c8:	e3 c0       	rjmp	.+454    	; 0x2b90 <Dashboard+0x246>
			startup_sequence();
    29ca:	0e 94 d8 17 	call	0x2fb0	; 0x2fb0 <startup_sequence>
			
		return;
    29ce:	e0 c0       	rjmp	.+448    	; 0x2b90 <Dashboard+0x246>
		break;
		case EVENT_50HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    29d0:	80 91 6e 07 	lds	r24, 0x076E
    29d4:	81 30       	cpi	r24, 0x01	; 1
    29d6:	09 f0       	breq	.+2      	; 0x29da <Dashboard+0x90>
    29d8:	db c0       	rjmp	.+438    	; 0x2b90 <Dashboard+0x246>
		
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    29da:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    29de:	80 91 ca 07 	lds	r24, 0x07CA
    29e2:	80 93 42 07 	sts	0x0742, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    29e6:	80 91 2d 07 	lds	r24, 0x072D
    29ea:	80 93 43 07 	sts	0x0743, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    29ee:	80 91 2c 07 	lds	r24, 0x072C
    29f2:	80 93 44 07 	sts	0x0744, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    29f6:	82 e3       	ldi	r24, 0x32	; 50
    29f8:	97 e0       	ldi	r25, 0x07	; 7
    29fa:	0e 94 53 04 	call	0x8a6	; 0x8a6 <CANAddSendData>
		
			
		return;
    29fe:	c8 c0       	rjmp	.+400    	; 0x2b90 <Dashboard+0x246>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a00:	80 91 6e 07 	lds	r24, 0x076E
    2a04:	81 30       	cpi	r24, 0x01	; 1
    2a06:	09 f0       	breq	.+2      	; 0x2a0a <Dashboard+0xc0>
    2a08:	c3 c0       	rjmp	.+390    	; 0x2b90 <Dashboard+0x246>
	
			if(buzz_cycles!=0){
    2a0a:	80 91 2e 07 	lds	r24, 0x072E
    2a0e:	88 23       	and	r24, r24
    2a10:	f9 f0       	breq	.+62     	; 0x2a50 <Dashboard+0x106>
				if(buzzer_count<=2){
    2a12:	80 91 2f 07 	lds	r24, 0x072F
    2a16:	83 30       	cpi	r24, 0x03	; 3
    2a18:	40 f4       	brcc	.+16     	; 0x2a2a <Dashboard+0xe0>
					buzzer_off();
    2a1a:	0e 94 85 03 	call	0x70a	; 0x70a <buzzer_off>
					buzzer_count--;
    2a1e:	80 91 2f 07 	lds	r24, 0x072F
    2a22:	81 50       	subi	r24, 0x01	; 1
    2a24:	80 93 2f 07 	sts	0x072F, r24
    2a28:	03 c0       	rjmp	.+6      	; 0x2a30 <Dashboard+0xe6>
				}else{
					buzzer_count--;
    2a2a:	81 50       	subi	r24, 0x01	; 1
    2a2c:	80 93 2f 07 	sts	0x072F, r24
				}
				if(buzzer_count==0){
    2a30:	80 91 2f 07 	lds	r24, 0x072F
    2a34:	88 23       	and	r24, r24
    2a36:	09 f0       	breq	.+2      	; 0x2a3a <Dashboard+0xf0>
    2a38:	ab c0       	rjmp	.+342    	; 0x2b90 <Dashboard+0x246>
					buzzer_count=4;
    2a3a:	84 e0       	ldi	r24, 0x04	; 4
    2a3c:	80 93 2f 07 	sts	0x072F, r24
					buzzer_on();
    2a40:	0e 94 83 03 	call	0x706	; 0x706 <buzzer_on>
					buzz_cycles--;
    2a44:	80 91 2e 07 	lds	r24, 0x072E
    2a48:	81 50       	subi	r24, 0x01	; 1
    2a4a:	80 93 2e 07 	sts	0x072E, r24
    2a4e:	a0 c0       	rjmp	.+320    	; 0x2b90 <Dashboard+0x246>
				}
			}else{
				buzzer_off();
    2a50:	0e 94 85 03 	call	0x70a	; 0x70a <buzzer_off>
    2a54:	9d c0       	rjmp	.+314    	; 0x2b90 <Dashboard+0x246>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2a56:	0e 94 a3 04 	call	0x946	; 0x946 <CANAbortCMD>
		return;
    2a5a:	9a c0       	rjmp	.+308    	; 0x2b90 <Dashboard+0x246>
		break;
		case EVENT_CANTX:
			CANSendNext();
    2a5c:	0e 94 84 04 	call	0x908	; 0x908 <CANSendNext>
		break;
    2a60:	97 c0       	rjmp	.+302    	; 0x2b90 <Dashboard+0x246>
		case EVENT_CANRX:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2a62:	80 91 6e 07 	lds	r24, 0x076E
    2a66:	81 30       	cpi	r24, 0x01	; 1
    2a68:	09 f0       	breq	.+2      	; 0x2a6c <Dashboard+0x122>
    2a6a:	92 c0       	rjmp	.+292    	; 0x2b90 <Dashboard+0x246>

			CANGetData(&dashboard_rx);
    2a6c:	8a e4       	ldi	r24, 0x4A	; 74
    2a6e:	97 e0       	ldi	r25, 0x07	; 7
    2a70:	0e 94 0e 04 	call	0x81c	; 0x81c <CANGetData>
			// check for communication error
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2a74:	d0 91 5c 07 	lds	r29, 0x075C
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2a78:	ea e5       	ldi	r30, 0x5A	; 90
    2a7a:	f7 e0       	ldi	r31, 0x07	; 7
    2a7c:	c0 81       	ld	r28, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    2a7e:	c1 80       	ldd	r12, Z+1	; 0x01
			
			
			if(leds&1){
    2a80:	c0 ff       	sbrs	r28, 0
    2a82:	04 c0       	rjmp	.+8      	; 0x2a8c <Dashboard+0x142>
				led_set(LED_ID_START);
    2a84:	80 e0       	ldi	r24, 0x00	; 0
    2a86:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2a8a:	03 c0       	rjmp	.+6      	; 0x2a92 <Dashboard+0x148>
			}else{
				led_clear(LED_ID_START);
    2a8c:	80 e0       	ldi	r24, 0x00	; 0
    2a8e:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}
			if((leds>>1)&1){
    2a92:	8c 2f       	mov	r24, r28
    2a94:	86 95       	lsr	r24
    2a96:	80 ff       	sbrs	r24, 0
    2a98:	04 c0       	rjmp	.+8      	; 0x2aa2 <Dashboard+0x158>
				led_set(LED_ID_LV_LOW);
    2a9a:	8a e0       	ldi	r24, 0x0A	; 10
    2a9c:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2aa0:	03 c0       	rjmp	.+6      	; 0x2aa8 <Dashboard+0x15e>
			}else{
				led_clear(LED_ID_LV_LOW);
    2aa2:	8a e0       	ldi	r24, 0x0A	; 10
    2aa4:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}
			if((leds>>2)&1){
    2aa8:	8c 2f       	mov	r24, r28
    2aaa:	86 95       	lsr	r24
    2aac:	86 95       	lsr	r24
    2aae:	80 ff       	sbrs	r24, 0
    2ab0:	04 c0       	rjmp	.+8      	; 0x2aba <Dashboard+0x170>
				led_set(LED_ID_IMD);
    2ab2:	82 e0       	ldi	r24, 0x02	; 2
    2ab4:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2ab8:	03 c0       	rjmp	.+6      	; 0x2ac0 <Dashboard+0x176>
			}else{
				led_clear(LED_ID_IMD);
    2aba:	82 e0       	ldi	r24, 0x02	; 2
    2abc:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}	
			if((leds>>3)&1){
    2ac0:	8c 2f       	mov	r24, r28
    2ac2:	86 95       	lsr	r24
    2ac4:	86 95       	lsr	r24
    2ac6:	86 95       	lsr	r24
    2ac8:	80 ff       	sbrs	r24, 0
    2aca:	04 c0       	rjmp	.+8      	; 0x2ad4 <Dashboard+0x18a>
				led_set(LED_ID_OK);
    2acc:	83 e0       	ldi	r24, 0x03	; 3
    2ace:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2ad2:	03 c0       	rjmp	.+6      	; 0x2ada <Dashboard+0x190>
			}else{
				led_clear(LED_ID_OK);			
    2ad4:	83 e0       	ldi	r24, 0x03	; 3
    2ad6:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}
			if((leds>>4)&1){
    2ada:	8c 2f       	mov	r24, r28
    2adc:	82 95       	swap	r24
    2ade:	8f 70       	andi	r24, 0x0F	; 15
    2ae0:	80 ff       	sbrs	r24, 0
    2ae2:	04 c0       	rjmp	.+8      	; 0x2aec <Dashboard+0x1a2>
				led_set(LED_ID_BRAKE);
    2ae4:	84 e0       	ldi	r24, 0x04	; 4
    2ae6:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2aea:	03 c0       	rjmp	.+6      	; 0x2af2 <Dashboard+0x1a8>
			}else{
				led_clear(LED_ID_BRAKE);
    2aec:	84 e0       	ldi	r24, 0x04	; 4
    2aee:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}
			if((leds>>5)&1){
    2af2:	8c 2f       	mov	r24, r28
    2af4:	82 95       	swap	r24
    2af6:	86 95       	lsr	r24
    2af8:	87 70       	andi	r24, 0x07	; 7
    2afa:	80 ff       	sbrs	r24, 0
    2afc:	07 c0       	rjmp	.+14     	; 0x2b0c <Dashboard+0x1c2>
				if(buzz_cycles!=0) return; // buzzer already buzzing
    2afe:	80 91 2e 07 	lds	r24, 0x072E
    2b02:	88 23       	and	r24, r24
    2b04:	09 f0       	breq	.+2      	; 0x2b08 <Dashboard+0x1be>
    2b06:	44 c0       	rjmp	.+136    	; 0x2b90 <Dashboard+0x246>
				buzzer_buzz_ready_to_drive();
    2b08:	0e 94 87 03 	call	0x70e	; 0x70e <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2b0c:	c2 95       	swap	r28
    2b0e:	c6 95       	lsr	r28
    2b10:	c6 95       	lsr	r28
    2b12:	c3 70       	andi	r28, 0x03	; 3
    2b14:	c0 ff       	sbrs	r28, 0
    2b16:	04 c0       	rjmp	.+8      	; 0x2b20 <Dashboard+0x1d6>
				led_set(LED_ID_AMS);
    2b18:	81 e0       	ldi	r24, 0x01	; 1
    2b1a:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2b1e:	03 c0       	rjmp	.+6      	; 0x2b26 <Dashboard+0x1dc>
			}else{
				led_clear(LED_ID_AMS);							
    2b20:	81 e0       	ldi	r24, 0x01	; 1
    2b22:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)){
    2b26:	81 e0       	ldi	r24, 0x01	; 1
    2b28:	90 91 f1 07 	lds	r25, 0x07F1
    2b2c:	9c 15       	cp	r25, r12
    2b2e:	09 f4       	brne	.+2      	; 0x2b32 <Dashboard+0x1e8>
    2b30:	80 e0       	ldi	r24, 0x00	; 0
    2b32:	88 23       	and	r24, r24
    2b34:	e1 f0       	breq	.+56     	; 0x2b6e <Dashboard+0x224>
    2b36:	81 e0       	ldi	r24, 0x01	; 1
    2b38:	cc 20       	and	r12, r12
    2b3a:	09 f4       	brne	.+2      	; 0x2b3e <Dashboard+0x1f4>
    2b3c:	80 e0       	ldi	r24, 0x00	; 0
    2b3e:	88 23       	and	r24, r24
    2b40:	b1 f0       	breq	.+44     	; 0x2b6e <Dashboard+0x224>
				display_current_error=error_code;
    2b42:	c0 92 f1 07 	sts	0x07F1, r12
				selected_menu_pre_error=selected_menu;
    2b46:	80 91 ca 07 	lds	r24, 0x07CA
    2b4a:	80 93 87 07 	sts	0x0787, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2b4e:	8c e0       	ldi	r24, 0x0C	; 12
    2b50:	80 93 ca 07 	sts	0x07CA, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2b54:	60 91 5d 07 	lds	r22, 0x075D
    2b58:	40 91 5e 07 	lds	r20, 0x075E
    2b5c:	20 91 5f 07 	lds	r18, 0x075F
    2b60:	00 91 60 07 	lds	r16, 0x0760
    2b64:	e0 90 61 07 	lds	r14, 0x0761
    2b68:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <display_update>
    2b6c:	11 c0       	rjmp	.+34     	; 0x2b90 <Dashboard+0x246>
			}else if(id==selected_menu){			
    2b6e:	80 91 ca 07 	lds	r24, 0x07CA
    2b72:	d8 17       	cp	r29, r24
    2b74:	69 f4       	brne	.+26     	; 0x2b90 <Dashboard+0x246>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2b76:	8d 2f       	mov	r24, r29
    2b78:	60 91 5d 07 	lds	r22, 0x075D
    2b7c:	40 91 5e 07 	lds	r20, 0x075E
    2b80:	20 91 5f 07 	lds	r18, 0x075F
    2b84:	00 91 60 07 	lds	r16, 0x0760
    2b88:	e0 90 61 07 	lds	r14, 0x0761
    2b8c:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2b90:	df 91       	pop	r29
    2b92:	cf 91       	pop	r28
    2b94:	0f 91       	pop	r16
    2b96:	ef 90       	pop	r14
    2b98:	cf 90       	pop	r12
    2b9a:	08 95       	ret

00002b9c <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2b9c:	90 91 4a 08 	lds	r25, 0x084A
    2ba0:	80 91 4b 08 	lds	r24, 0x084B
    2ba4:	98 17       	cp	r25, r24
    2ba6:	61 f0       	breq	.+24     	; 0x2bc0 <EventHandleEvent+0x24>
		Dashboard();		
    2ba8:	0e 94 a5 14 	call	0x294a	; 0x294a <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2bac:	80 91 4b 08 	lds	r24, 0x084B
    2bb0:	90 e0       	ldi	r25, 0x00	; 0
    2bb2:	01 96       	adiw	r24, 0x01	; 1
    2bb4:	60 e1       	ldi	r22, 0x10	; 16
    2bb6:	70 e0       	ldi	r23, 0x00	; 0
    2bb8:	0e 94 df 19 	call	0x33be	; 0x33be <__divmodhi4>
    2bbc:	80 93 4b 08 	sts	0x084B, r24
    2bc0:	08 95       	ret

00002bc2 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    2bc2:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    2bc4:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    2bc6:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    2bc8:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    2bca:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    2bcc:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    2bce:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    2bd0:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    2bd2:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    2bd4:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    2bd6:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    2bd8:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <led_clear_all>
	
}
    2bdc:	08 95       	ret

00002bde <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2bde:	8c 30       	cpi	r24, 0x0C	; 12
    2be0:	a8 f5       	brcc	.+106    	; 0x2c4c <led_set+0x6e>
	
	switch(led_id){
    2be2:	85 30       	cpi	r24, 0x05	; 5
    2be4:	91 f1       	breq	.+100    	; 0x2c4a <led_set+0x6c>
    2be6:	86 30       	cpi	r24, 0x06	; 6
    2be8:	70 f4       	brcc	.+28     	; 0x2c06 <led_set+0x28>
    2bea:	82 30       	cpi	r24, 0x02	; 2
    2bec:	31 f1       	breq	.+76     	; 0x2c3a <led_set+0x5c>
    2bee:	83 30       	cpi	r24, 0x03	; 3
    2bf0:	28 f4       	brcc	.+10     	; 0x2bfc <led_set+0x1e>
    2bf2:	88 23       	and	r24, r24
    2bf4:	41 f1       	breq	.+80     	; 0x2c46 <led_set+0x68>
    2bf6:	81 30       	cpi	r24, 0x01	; 1
    2bf8:	49 f5       	brne	.+82     	; 0x2c4c <led_set+0x6e>
    2bfa:	13 c0       	rjmp	.+38     	; 0x2c22 <led_set+0x44>
    2bfc:	83 30       	cpi	r24, 0x03	; 3
    2bfe:	09 f1       	breq	.+66     	; 0x2c42 <led_set+0x64>
    2c00:	84 30       	cpi	r24, 0x04	; 4
    2c02:	21 f5       	brne	.+72     	; 0x2c4c <led_set+0x6e>
    2c04:	1c c0       	rjmp	.+56     	; 0x2c3e <led_set+0x60>
    2c06:	88 30       	cpi	r24, 0x08	; 8
    2c08:	91 f0       	breq	.+36     	; 0x2c2e <led_set+0x50>
    2c0a:	89 30       	cpi	r24, 0x09	; 9
    2c0c:	28 f4       	brcc	.+10     	; 0x2c18 <led_set+0x3a>
    2c0e:	86 30       	cpi	r24, 0x06	; 6
    2c10:	51 f0       	breq	.+20     	; 0x2c26 <led_set+0x48>
    2c12:	87 30       	cpi	r24, 0x07	; 7
    2c14:	d9 f4       	brne	.+54     	; 0x2c4c <led_set+0x6e>
    2c16:	09 c0       	rjmp	.+18     	; 0x2c2a <led_set+0x4c>
    2c18:	89 30       	cpi	r24, 0x09	; 9
    2c1a:	59 f0       	breq	.+22     	; 0x2c32 <led_set+0x54>
    2c1c:	8a 30       	cpi	r24, 0x0A	; 10
    2c1e:	b1 f4       	brne	.+44     	; 0x2c4c <led_set+0x6e>
    2c20:	0a c0       	rjmp	.+20     	; 0x2c36 <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    2c22:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    2c24:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    2c26:	11 9a       	sbi	0x02, 1	; 2
			break;
    2c28:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    2c2a:	13 9a       	sbi	0x02, 3	; 2
			break;
    2c2c:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    2c2e:	14 9a       	sbi	0x02, 4	; 2
				break;
    2c30:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    2c32:	a2 9a       	sbi	0x14, 2	; 20
				break;
    2c34:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    2c36:	44 9a       	sbi	0x08, 4	; 8
				break;
    2c38:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    2c3a:	40 9a       	sbi	0x08, 0	; 8
				break;
    2c3c:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    2c3e:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2c40:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    2c42:	a0 9a       	sbi	0x14, 0	; 20
				break;
    2c44:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    2c46:	41 9a       	sbi	0x08, 1	; 8
				break;
    2c48:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    2c4a:	12 9a       	sbi	0x02, 2	; 2
    2c4c:	08 95       	ret

00002c4e <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2c4e:	8c 30       	cpi	r24, 0x0C	; 12
    2c50:	a8 f5       	brcc	.+106    	; 0x2cbc <led_clear+0x6e>
	
	switch(led_id){
    2c52:	85 30       	cpi	r24, 0x05	; 5
    2c54:	91 f1       	breq	.+100    	; 0x2cba <led_clear+0x6c>
    2c56:	86 30       	cpi	r24, 0x06	; 6
    2c58:	70 f4       	brcc	.+28     	; 0x2c76 <led_clear+0x28>
    2c5a:	82 30       	cpi	r24, 0x02	; 2
    2c5c:	31 f1       	breq	.+76     	; 0x2caa <led_clear+0x5c>
    2c5e:	83 30       	cpi	r24, 0x03	; 3
    2c60:	28 f4       	brcc	.+10     	; 0x2c6c <led_clear+0x1e>
    2c62:	88 23       	and	r24, r24
    2c64:	41 f1       	breq	.+80     	; 0x2cb6 <led_clear+0x68>
    2c66:	81 30       	cpi	r24, 0x01	; 1
    2c68:	49 f5       	brne	.+82     	; 0x2cbc <led_clear+0x6e>
    2c6a:	13 c0       	rjmp	.+38     	; 0x2c92 <led_clear+0x44>
    2c6c:	83 30       	cpi	r24, 0x03	; 3
    2c6e:	09 f1       	breq	.+66     	; 0x2cb2 <led_clear+0x64>
    2c70:	84 30       	cpi	r24, 0x04	; 4
    2c72:	21 f5       	brne	.+72     	; 0x2cbc <led_clear+0x6e>
    2c74:	1c c0       	rjmp	.+56     	; 0x2cae <led_clear+0x60>
    2c76:	88 30       	cpi	r24, 0x08	; 8
    2c78:	91 f0       	breq	.+36     	; 0x2c9e <led_clear+0x50>
    2c7a:	89 30       	cpi	r24, 0x09	; 9
    2c7c:	28 f4       	brcc	.+10     	; 0x2c88 <led_clear+0x3a>
    2c7e:	86 30       	cpi	r24, 0x06	; 6
    2c80:	51 f0       	breq	.+20     	; 0x2c96 <led_clear+0x48>
    2c82:	87 30       	cpi	r24, 0x07	; 7
    2c84:	d9 f4       	brne	.+54     	; 0x2cbc <led_clear+0x6e>
    2c86:	09 c0       	rjmp	.+18     	; 0x2c9a <led_clear+0x4c>
    2c88:	89 30       	cpi	r24, 0x09	; 9
    2c8a:	59 f0       	breq	.+22     	; 0x2ca2 <led_clear+0x54>
    2c8c:	8a 30       	cpi	r24, 0x0A	; 10
    2c8e:	b1 f4       	brne	.+44     	; 0x2cbc <led_clear+0x6e>
    2c90:	0a c0       	rjmp	.+20     	; 0x2ca6 <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    2c92:	5f 98       	cbi	0x0b, 7	; 11
				break;
    2c94:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    2c96:	11 98       	cbi	0x02, 1	; 2
				break;
    2c98:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    2c9a:	13 98       	cbi	0x02, 3	; 2
				break;
    2c9c:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    2c9e:	14 98       	cbi	0x02, 4	; 2
				break;
    2ca0:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    2ca2:	a2 98       	cbi	0x14, 2	; 20
				break;
    2ca4:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    2ca6:	44 98       	cbi	0x08, 4	; 8
				break;
    2ca8:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    2caa:	40 98       	cbi	0x08, 0	; 8
				break;
    2cac:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    2cae:	a1 98       	cbi	0x14, 1	; 20
				break;
    2cb0:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    2cb2:	a0 98       	cbi	0x14, 0	; 20
				break;
    2cb4:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    2cb6:	41 98       	cbi	0x08, 1	; 8
				break;
    2cb8:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    2cba:	12 98       	cbi	0x02, 2	; 2
    2cbc:	08 95       	ret

00002cbe <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    2cbe:	cf 93       	push	r28
	uint8_t j=0;
    2cc0:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    2cc2:	8c 2f       	mov	r24, r28
    2cc4:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    2cc8:	cf 5f       	subi	r28, 0xFF	; 255
    2cca:	cc 30       	cpi	r28, 0x0C	; 12
    2ccc:	d1 f7       	brne	.-12     	; 0x2cc2 <led_clear_all+0x4>
		led_clear(j);
	}
    2cce:	cf 91       	pop	r28
    2cd0:	08 95       	ret

00002cd2 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2cd2:	8c 30       	cpi	r24, 0x0C	; 12
    2cd4:	08 f0       	brcs	.+2      	; 0x2cd8 <led_is_set+0x6>
    2cd6:	79 c0       	rjmp	.+242    	; 0x2dca <led_is_set+0xf8>
	
	switch(led_id){
    2cd8:	85 30       	cpi	r24, 0x05	; 5
    2cda:	59 f1       	breq	.+86     	; 0x2d32 <led_is_set+0x60>
    2cdc:	86 30       	cpi	r24, 0x06	; 6
    2cde:	98 f4       	brcc	.+38     	; 0x2d06 <led_is_set+0x34>
    2ce0:	82 30       	cpi	r24, 0x02	; 2
    2ce2:	09 f4       	brne	.+2      	; 0x2ce6 <led_is_set+0x14>
    2ce4:	4f c0       	rjmp	.+158    	; 0x2d84 <led_is_set+0xb2>
    2ce6:	83 30       	cpi	r24, 0x03	; 3
    2ce8:	38 f4       	brcc	.+14     	; 0x2cf8 <led_is_set+0x26>
    2cea:	88 23       	and	r24, r24
    2cec:	09 f4       	brne	.+2      	; 0x2cf0 <led_is_set+0x1e>
    2cee:	5d c0       	rjmp	.+186    	; 0x2daa <led_is_set+0xd8>
    2cf0:	81 30       	cpi	r24, 0x01	; 1
    2cf2:	09 f0       	breq	.+2      	; 0x2cf6 <led_is_set+0x24>
    2cf4:	69 c0       	rjmp	.+210    	; 0x2dc8 <led_is_set+0xf6>
    2cf6:	18 c0       	rjmp	.+48     	; 0x2d28 <led_is_set+0x56>
    2cf8:	83 30       	cpi	r24, 0x03	; 3
    2cfa:	09 f4       	brne	.+2      	; 0x2cfe <led_is_set+0x2c>
    2cfc:	50 c0       	rjmp	.+160    	; 0x2d9e <led_is_set+0xcc>
    2cfe:	84 30       	cpi	r24, 0x04	; 4
    2d00:	09 f0       	breq	.+2      	; 0x2d04 <led_is_set+0x32>
    2d02:	62 c0       	rjmp	.+196    	; 0x2dc8 <led_is_set+0xf6>
    2d04:	45 c0       	rjmp	.+138    	; 0x2d90 <led_is_set+0xbe>
    2d06:	88 30       	cpi	r24, 0x08	; 8
    2d08:	69 f1       	breq	.+90     	; 0x2d64 <led_is_set+0x92>
    2d0a:	89 30       	cpi	r24, 0x09	; 9
    2d0c:	38 f4       	brcc	.+14     	; 0x2d1c <led_is_set+0x4a>
    2d0e:	86 30       	cpi	r24, 0x06	; 6
    2d10:	09 f4       	brne	.+2      	; 0x2d14 <led_is_set+0x42>
    2d12:	52 c0       	rjmp	.+164    	; 0x2db8 <led_is_set+0xe6>
    2d14:	87 30       	cpi	r24, 0x07	; 7
    2d16:	09 f0       	breq	.+2      	; 0x2d1a <led_is_set+0x48>
    2d18:	57 c0       	rjmp	.+174    	; 0x2dc8 <led_is_set+0xf6>
    2d1a:	13 c0       	rjmp	.+38     	; 0x2d42 <led_is_set+0x70>
    2d1c:	89 30       	cpi	r24, 0x09	; 9
    2d1e:	d1 f0       	breq	.+52     	; 0x2d54 <led_is_set+0x82>
    2d20:	8a 30       	cpi	r24, 0x0A	; 10
    2d22:	09 f0       	breq	.+2      	; 0x2d26 <led_is_set+0x54>
    2d24:	51 c0       	rjmp	.+162    	; 0x2dc8 <led_is_set+0xf6>
    2d26:	26 c0       	rjmp	.+76     	; 0x2d74 <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    2d28:	81 e0       	ldi	r24, 0x01	; 1
    2d2a:	5f 99       	sbic	0x0b, 7	; 11
    2d2c:	4e c0       	rjmp	.+156    	; 0x2dca <led_is_set+0xf8>
    2d2e:	80 e0       	ldi	r24, 0x00	; 0
    2d30:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    2d32:	92 b1       	in	r25, 0x02	; 2
    2d34:	96 95       	lsr	r25
    2d36:	81 e0       	ldi	r24, 0x01	; 1
    2d38:	91 30       	cpi	r25, 0x01	; 1
    2d3a:	09 f4       	brne	.+2      	; 0x2d3e <led_is_set+0x6c>
    2d3c:	46 c0       	rjmp	.+140    	; 0x2dca <led_is_set+0xf8>
    2d3e:	80 e0       	ldi	r24, 0x00	; 0
    2d40:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    2d42:	92 b1       	in	r25, 0x02	; 2
    2d44:	96 95       	lsr	r25
    2d46:	96 95       	lsr	r25
    2d48:	96 95       	lsr	r25
    2d4a:	81 e0       	ldi	r24, 0x01	; 1
    2d4c:	91 30       	cpi	r25, 0x01	; 1
    2d4e:	e9 f1       	breq	.+122    	; 0x2dca <led_is_set+0xf8>
    2d50:	80 e0       	ldi	r24, 0x00	; 0
    2d52:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    2d54:	92 b1       	in	r25, 0x02	; 2
    2d56:	92 95       	swap	r25
    2d58:	9f 70       	andi	r25, 0x0F	; 15
    2d5a:	81 e0       	ldi	r24, 0x01	; 1
    2d5c:	91 30       	cpi	r25, 0x01	; 1
    2d5e:	a9 f1       	breq	.+106    	; 0x2dca <led_is_set+0xf8>
    2d60:	80 e0       	ldi	r24, 0x00	; 0
    2d62:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    2d64:	94 b3       	in	r25, 0x14	; 20
    2d66:	96 95       	lsr	r25
    2d68:	96 95       	lsr	r25
    2d6a:	81 e0       	ldi	r24, 0x01	; 1
    2d6c:	91 30       	cpi	r25, 0x01	; 1
    2d6e:	69 f1       	breq	.+90     	; 0x2dca <led_is_set+0xf8>
    2d70:	80 e0       	ldi	r24, 0x00	; 0
    2d72:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    2d74:	98 b1       	in	r25, 0x08	; 8
    2d76:	92 95       	swap	r25
    2d78:	9f 70       	andi	r25, 0x0F	; 15
    2d7a:	81 e0       	ldi	r24, 0x01	; 1
    2d7c:	91 30       	cpi	r25, 0x01	; 1
    2d7e:	29 f1       	breq	.+74     	; 0x2dca <led_is_set+0xf8>
    2d80:	80 e0       	ldi	r24, 0x00	; 0
    2d82:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    2d84:	98 b1       	in	r25, 0x08	; 8
    2d86:	81 e0       	ldi	r24, 0x01	; 1
    2d88:	91 30       	cpi	r25, 0x01	; 1
    2d8a:	f9 f0       	breq	.+62     	; 0x2dca <led_is_set+0xf8>
    2d8c:	80 e0       	ldi	r24, 0x00	; 0
    2d8e:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    2d90:	94 b3       	in	r25, 0x14	; 20
    2d92:	96 95       	lsr	r25
    2d94:	81 e0       	ldi	r24, 0x01	; 1
    2d96:	91 30       	cpi	r25, 0x01	; 1
    2d98:	c1 f0       	breq	.+48     	; 0x2dca <led_is_set+0xf8>
    2d9a:	80 e0       	ldi	r24, 0x00	; 0
    2d9c:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    2d9e:	94 b3       	in	r25, 0x14	; 20
    2da0:	81 e0       	ldi	r24, 0x01	; 1
    2da2:	91 30       	cpi	r25, 0x01	; 1
    2da4:	91 f0       	breq	.+36     	; 0x2dca <led_is_set+0xf8>
    2da6:	80 e0       	ldi	r24, 0x00	; 0
    2da8:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    2daa:	98 b1       	in	r25, 0x08	; 8
    2dac:	96 95       	lsr	r25
    2dae:	81 e0       	ldi	r24, 0x01	; 1
    2db0:	91 30       	cpi	r25, 0x01	; 1
    2db2:	59 f0       	breq	.+22     	; 0x2dca <led_is_set+0xf8>
    2db4:	80 e0       	ldi	r24, 0x00	; 0
    2db6:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    2db8:	92 b1       	in	r25, 0x02	; 2
    2dba:	96 95       	lsr	r25
    2dbc:	96 95       	lsr	r25
    2dbe:	81 e0       	ldi	r24, 0x01	; 1
    2dc0:	91 30       	cpi	r25, 0x01	; 1
    2dc2:	19 f0       	breq	.+6      	; 0x2dca <led_is_set+0xf8>
    2dc4:	80 e0       	ldi	r24, 0x00	; 0
    2dc6:	08 95       	ret
    2dc8:	08 95       	ret
			break;
		default:
		break;
	}
}
    2dca:	08 95       	ret

00002dcc <led_toggle>:



void led_toggle(uint8_t led_id){
    2dcc:	cf 93       	push	r28
    2dce:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2dd0:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <led_is_set>
    2dd4:	88 23       	and	r24, r24
    2dd6:	21 f0       	breq	.+8      	; 0x2de0 <led_toggle+0x14>
		led_clear(led_id);
    2dd8:	8c 2f       	mov	r24, r28
    2dda:	0e 94 27 16 	call	0x2c4e	; 0x2c4e <led_clear>
    2dde:	03 c0       	rjmp	.+6      	; 0x2de6 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2de0:	8c 2f       	mov	r24, r28
    2de2:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}
}
    2de6:	cf 91       	pop	r28
    2de8:	08 95       	ret

00002dea <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2dea:	ef 92       	push	r14
    2dec:	ff 92       	push	r15
    2dee:	0f 93       	push	r16
    2df0:	1f 93       	push	r17
    2df2:	cf 93       	push	r28
    2df4:	df 93       	push	r29
    2df6:	7c 01       	movw	r14, r24
    2df8:	c0 e0       	ldi	r28, 0x00	; 0
    2dfa:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2dfc:	01 e0       	ldi	r16, 0x01	; 1
    2dfe:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2e00:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2e02:	98 01       	movw	r18, r16
    2e04:	0c 2e       	mov	r0, r28
    2e06:	02 c0       	rjmp	.+4      	; 0x2e0c <led_state_set+0x22>
    2e08:	22 0f       	add	r18, r18
    2e0a:	33 1f       	adc	r19, r19
    2e0c:	0a 94       	dec	r0
    2e0e:	e2 f7       	brpl	.-8      	; 0x2e08 <led_state_set+0x1e>
    2e10:	2e 21       	and	r18, r14
    2e12:	3f 21       	and	r19, r15
    2e14:	21 15       	cp	r18, r1
    2e16:	31 05       	cpc	r19, r1
    2e18:	11 f0       	breq	.+4      	; 0x2e1e <led_state_set+0x34>
			led_set(i);
    2e1a:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
    2e1e:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2e20:	cb 30       	cpi	r28, 0x0B	; 11
    2e22:	d1 05       	cpc	r29, r1
    2e24:	69 f7       	brne	.-38     	; 0x2e00 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2e26:	df 91       	pop	r29
    2e28:	cf 91       	pop	r28
    2e2a:	1f 91       	pop	r17
    2e2c:	0f 91       	pop	r16
    2e2e:	ff 90       	pop	r15
    2e30:	ef 90       	pop	r14
    2e32:	08 95       	ret

00002e34 <led_state_return>:

uint16_t led_state_return(void){
    2e34:	0f 93       	push	r16
    2e36:	1f 93       	push	r17
    2e38:	cf 93       	push	r28
    2e3a:	df 93       	push	r29
    2e3c:	c0 e0       	ldi	r28, 0x00	; 0
    2e3e:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2e40:	8c 2f       	mov	r24, r28
    2e42:	0e 94 69 16 	call	0x2cd2	; 0x2cd2 <led_is_set>
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	0c 2e       	mov	r0, r28
    2e4a:	02 c0       	rjmp	.+4      	; 0x2e50 <led_state_return+0x1c>
    2e4c:	88 0f       	add	r24, r24
    2e4e:	99 1f       	adc	r25, r25
    2e50:	0a 94       	dec	r0
    2e52:	e2 f7       	brpl	.-8      	; 0x2e4c <led_state_return+0x18>
    2e54:	08 2b       	or	r16, r24
    2e56:	19 2b       	or	r17, r25
    2e58:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    2e5a:	cb 30       	cpi	r28, 0x0B	; 11
    2e5c:	d1 05       	cpc	r29, r1
    2e5e:	81 f7       	brne	.-32     	; 0x2e40 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2e60:	80 2f       	mov	r24, r16
    2e62:	91 2f       	mov	r25, r17
    2e64:	df 91       	pop	r29
    2e66:	cf 91       	pop	r28
    2e68:	1f 91       	pop	r17
    2e6a:	0f 91       	pop	r16
    2e6c:	08 95       	ret

00002e6e <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    2e6e:	cf 93       	push	r28
    2e70:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    2e72:	83 31       	cpi	r24, 0x13	; 19
    2e74:	10 f4       	brcc	.+4      	; 0x2e7a <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    2e76:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <led_clear_all>
	}
	
	if(percent>19){
    2e7a:	c4 31       	cpi	r28, 0x14	; 20
    2e7c:	30 f0       	brcs	.+12     	; 0x2e8a <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    2e7e:	82 e0       	ldi	r24, 0x02	; 2
    2e80:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
		led_set(LED_ID_AD);
    2e84:	89 e0       	ldi	r24, 0x09	; 9
    2e86:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}
	
	if(percent>39){
    2e8a:	c8 32       	cpi	r28, 0x28	; 40
    2e8c:	30 f0       	brcs	.+12     	; 0x2e9a <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    2e8e:	8a e0       	ldi	r24, 0x0A	; 10
    2e90:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
		led_set(LED_ID_KOBI);
    2e94:	88 e0       	ldi	r24, 0x08	; 8
    2e96:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}		
	
	if(percent>59){
    2e9a:	cc 33       	cpi	r28, 0x3C	; 60
    2e9c:	30 f0       	brcs	.+12     	; 0x2eaa <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    2e9e:	80 e0       	ldi	r24, 0x00	; 0
    2ea0:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
		led_set(LED_ID_RECUP);
    2ea4:	87 e0       	ldi	r24, 0x07	; 7
    2ea6:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}		
	
	if(percent>79){
    2eaa:	c0 35       	cpi	r28, 0x50	; 80
    2eac:	30 f0       	brcs	.+12     	; 0x2eba <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    2eae:	83 e0       	ldi	r24, 0x03	; 3
    2eb0:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
		led_set(LED_ID_TV);
    2eb4:	86 e0       	ldi	r24, 0x06	; 6
    2eb6:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}
	
	if(percent>99){
    2eba:	c4 36       	cpi	r28, 0x64	; 100
    2ebc:	30 f0       	brcs	.+12     	; 0x2eca <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    2ebe:	84 e0       	ldi	r24, 0x04	; 4
    2ec0:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
		led_set(LED_ID_TC);
    2ec4:	85 e0       	ldi	r24, 0x05	; 5
    2ec6:	0e 94 ef 15 	call	0x2bde	; 0x2bde <led_set>
	}		
		
	
	
	
}
    2eca:	cf 91       	pop	r28
    2ecc:	08 95       	ret

00002ece <main_deinit>:
		
}

void main_deinit(){
	
}
    2ece:	08 95       	ret

00002ed0 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2ed0:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2ed2:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2ed4:	87 b1       	in	r24, 0x07	; 7
    2ed6:	80 76       	andi	r24, 0x60	; 96
    2ed8:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2eda:	8f ef       	ldi	r24, 0xFF	; 255
    2edc:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2ede:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2ee0:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2ee2:	93 b3       	in	r25, 0x13	; 19
    2ee4:	90 7e       	andi	r25, 0xE0	; 224
    2ee6:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    2ee8:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2eea:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2eec:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2eee:	9b b1       	in	r25, 0x0b	; 11
    2ef0:	9f 69       	ori	r25, 0x9F	; 159
    2ef2:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2ef4:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2ef6:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    2ef8:	84 b3       	in	r24, 0x14	; 20
    2efa:	8f 61       	ori	r24, 0x1F	; 31
    2efc:	84 bb       	out	0x14, r24	; 20
	
}
    2efe:	08 95       	ret

00002f00 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    2f00:	10 92 6e 07 	sts	0x076E, r1
	
	ports_init();
    2f04:	0e 94 68 17 	call	0x2ed0	; 0x2ed0 <ports_init>
	
	CANInit();
    2f08:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    2f0c:	82 e0       	ldi	r24, 0x02	; 2
    2f0e:	60 e0       	ldi	r22, 0x00	; 0
    2f10:	0e 94 53 19 	call	0x32a6	; 0x32a6 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2f14:	83 e0       	ldi	r24, 0x03	; 3
    2f16:	60 e0       	ldi	r22, 0x00	; 0
    2f18:	0e 94 58 19 	call	0x32b0	; 0x32b0 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    2f1c:	0e 94 5d 19 	call	0x32ba	; 0x32ba <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2f20:	0e 94 8d 19 	call	0x331a	; 0x331a <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2f24:	0e 94 80 03 	call	0x700	; 0x700 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2f28:	0e 94 ad 19 	call	0x335a	; 0x335a <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    2f2c:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2f30:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2f34:	0e 94 e9 13 	call	0x27d2	; 0x27d2 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2f38:	0e 94 bd 19 	call	0x337a	; 0x337a <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2f3c:	80 e0       	ldi	r24, 0x00	; 0
    2f3e:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	
		
}
    2f42:	08 95       	ret

00002f44 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2f44:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2f46:	5a 98       	cbi	0x0b, 2	; 11
}
    2f48:	08 95       	ret

00002f4a <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2f4a:	5a 9a       	sbi	0x0b, 2	; 11
}
    2f4c:	08 95       	ret

00002f4e <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2f4e:	5a 98       	cbi	0x0b, 2	; 11
}
    2f50:	08 95       	ret

00002f52 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2f52:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2f54:	20 9a       	sbi	0x04, 0	; 4
    2f56:	94 b1       	in	r25, 0x04	; 4
    2f58:	96 60       	ori	r25, 0x06	; 6
    2f5a:	94 b9       	out	0x04, r25	; 4
    2f5c:	9c b5       	in	r25, 0x2c	; 44
    2f5e:	90 7c       	andi	r25, 0xC0	; 192
    2f60:	9c bd       	out	0x2c, r25	; 44
    2f62:	9c b5       	in	r25, 0x2c	; 44
    2f64:	8f 73       	andi	r24, 0x3F	; 63
    2f66:	89 2b       	or	r24, r25
    2f68:	8c bd       	out	0x2c, r24	; 44
    2f6a:	8d b5       	in	r24, 0x2d	; 45
    2f6c:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2f6e:	8c b5       	in	r24, 0x2c	; 44
    2f70:	80 64       	ori	r24, 0x40	; 64
    2f72:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	08 95       	ret

00002f78 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2f78:	8d b5       	in	r24, 0x2d	; 45
}
    2f7a:	80 78       	andi	r24, 0x80	; 128
    2f7c:	08 95       	ret

00002f7e <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    2f7e:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    2f80:	0d b4       	in	r0, 0x2d	; 45
    2f82:	07 fe       	sbrs	r0, 7
    2f84:	fd cf       	rjmp	.-6      	; 0x2f80 <spi_putchar+0x2>
    return ch;
}
    2f86:	08 95       	ret

00002f88 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2f88:	0d b4       	in	r0, 0x2d	; 45
    2f8a:	07 fe       	sbrs	r0, 7
    2f8c:	fd cf       	rjmp	.-6      	; 0x2f88 <spi_getchar>
    ch = Spi_get_byte();
    2f8e:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    2f90:	08 95       	ret

00002f92 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    2f92:	0d b4       	in	r0, 0x2d	; 45
    2f94:	07 fe       	sbrs	r0, 7
    2f96:	fd cf       	rjmp	.-6      	; 0x2f92 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2f98:	8e bd       	out	0x2e, r24	; 46
}
    2f9a:	08 95       	ret

00002f9c <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2f9c:	1f 92       	push	r1
    2f9e:	0f 92       	push	r0
    2fa0:	0f b6       	in	r0, 0x3f	; 63
    2fa2:	0f 92       	push	r0
    2fa4:	11 24       	eor	r1, r1
}
    2fa6:	0f 90       	pop	r0
    2fa8:	0f be       	out	0x3f, r0	; 63
    2faa:	0f 90       	pop	r0
    2fac:	1f 90       	pop	r1
    2fae:	18 95       	reti

00002fb0 <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    2fb0:	cf 92       	push	r12
    2fb2:	ef 92       	push	r14
    2fb4:	0f 93       	push	r16
    2fb6:	cf 93       	push	r28
			start_up_count++;
    2fb8:	20 91 62 07 	lds	r18, 0x0762
    2fbc:	2f 5f       	subi	r18, 0xFF	; 255
    2fbe:	20 93 62 07 	sts	0x0762, r18
			
			if(((start_up_count%6)==0)){
    2fc2:	82 2f       	mov	r24, r18
    2fc4:	66 e0       	ldi	r22, 0x06	; 6
    2fc6:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2fca:	99 23       	and	r25, r25
    2fcc:	e9 f4       	brne	.+58     	; 0x3008 <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    2fce:	c6 e0       	ldi	r28, 0x06	; 6
    2fd0:	82 2f       	mov	r24, r18
    2fd2:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2fd6:	88 0f       	add	r24, r24
    2fd8:	98 2f       	mov	r25, r24
    2fda:	99 0f       	add	r25, r25
    2fdc:	99 0f       	add	r25, r25
    2fde:	89 0f       	add	r24, r25
    2fe0:	0e 94 4f 14 	call	0x289e	; 0x289e <display_starting>
				led_percent_bar((start_up_count/6)*10);
    2fe4:	80 91 62 07 	lds	r24, 0x0762
    2fe8:	6c 2f       	mov	r22, r28
    2fea:	0e 94 d3 19 	call	0x33a6	; 0x33a6 <__udivmodqi4>
    2fee:	28 2f       	mov	r18, r24
    2ff0:	30 e0       	ldi	r19, 0x00	; 0
    2ff2:	22 0f       	add	r18, r18
    2ff4:	33 1f       	adc	r19, r19
    2ff6:	c9 01       	movw	r24, r18
    2ff8:	88 0f       	add	r24, r24
    2ffa:	99 1f       	adc	r25, r25
    2ffc:	88 0f       	add	r24, r24
    2ffe:	99 1f       	adc	r25, r25
    3000:	82 0f       	add	r24, r18
    3002:	93 1f       	adc	r25, r19
    3004:	0e 94 37 17 	call	0x2e6e	; 0x2e6e <led_percent_bar>
			}
			
			if(start_up_count>=65){
    3008:	80 91 62 07 	lds	r24, 0x0762
    300c:	81 34       	cpi	r24, 0x41	; 65
    300e:	80 f0       	brcs	.+32     	; 0x3030 <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    3010:	81 e0       	ldi	r24, 0x01	; 1
    3012:	80 93 6e 07 	sts	0x076E, r24
				selected_menu=DISPLAY_MENU_HOME;
    3016:	10 92 ca 07 	sts	0x07CA, r1
				display_update(selected_menu,0,0,0,0,0,0);
    301a:	80 e0       	ldi	r24, 0x00	; 0
    301c:	60 e0       	ldi	r22, 0x00	; 0
    301e:	40 e0       	ldi	r20, 0x00	; 0
    3020:	20 e0       	ldi	r18, 0x00	; 0
    3022:	00 e0       	ldi	r16, 0x00	; 0
    3024:	ee 24       	eor	r14, r14
    3026:	cc 24       	eor	r12, r12
    3028:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <display_update>
				//clear all leds
				led_clear_all();
    302c:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <led_clear_all>
			}
    3030:	cf 91       	pop	r28
    3032:	0f 91       	pop	r16
    3034:	ef 90       	pop	r14
    3036:	cf 90       	pop	r12
    3038:	08 95       	ret

0000303a <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    303a:	1f 92       	push	r1
    303c:	0f 92       	push	r0
    303e:	0f b6       	in	r0, 0x3f	; 63
    3040:	0f 92       	push	r0
    3042:	11 24       	eor	r1, r1
	return;
}
    3044:	0f 90       	pop	r0
    3046:	0f be       	out	0x3f, r0	; 63
    3048:	0f 90       	pop	r0
    304a:	1f 90       	pop	r1
    304c:	18 95       	reti

0000304e <__vector_17>:

ISR(TIMER0_OVF_vect){
    304e:	1f 92       	push	r1
    3050:	0f 92       	push	r0
    3052:	0f b6       	in	r0, 0x3f	; 63
    3054:	0f 92       	push	r0
    3056:	11 24       	eor	r1, r1
	return;
}
    3058:	0f 90       	pop	r0
    305a:	0f be       	out	0x3f, r0	; 63
    305c:	0f 90       	pop	r0
    305e:	1f 90       	pop	r1
    3060:	18 95       	reti

00003062 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    3062:	1f 92       	push	r1
    3064:	0f 92       	push	r0
    3066:	0f b6       	in	r0, 0x3f	; 63
    3068:	0f 92       	push	r0
    306a:	11 24       	eor	r1, r1
    306c:	2f 93       	push	r18
    306e:	3f 93       	push	r19
    3070:	4f 93       	push	r20
    3072:	5f 93       	push	r21
    3074:	6f 93       	push	r22
    3076:	7f 93       	push	r23
    3078:	8f 93       	push	r24
    307a:	9f 93       	push	r25
    307c:	af 93       	push	r26
    307e:	bf 93       	push	r27
    3080:	ef 93       	push	r30
    3082:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    3084:	e8 e8       	ldi	r30, 0x88	; 136
    3086:	f0 e0       	ldi	r31, 0x00	; 0
    3088:	80 81       	ld	r24, Z
    308a:	91 81       	ldd	r25, Z+1	; 0x01
    308c:	80 5d       	subi	r24, 0xD0	; 208
    308e:	9a 48       	sbci	r25, 0x8A	; 138
    3090:	91 83       	std	Z+1, r25	; 0x01
    3092:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    3094:	81 e0       	ldi	r24, 0x01	; 1
    3096:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    309a:	ff 91       	pop	r31
    309c:	ef 91       	pop	r30
    309e:	bf 91       	pop	r27
    30a0:	af 91       	pop	r26
    30a2:	9f 91       	pop	r25
    30a4:	8f 91       	pop	r24
    30a6:	7f 91       	pop	r23
    30a8:	6f 91       	pop	r22
    30aa:	5f 91       	pop	r21
    30ac:	4f 91       	pop	r20
    30ae:	3f 91       	pop	r19
    30b0:	2f 91       	pop	r18
    30b2:	0f 90       	pop	r0
    30b4:	0f be       	out	0x3f, r0	; 63
    30b6:	0f 90       	pop	r0
    30b8:	1f 90       	pop	r1
    30ba:	18 95       	reti

000030bc <__vector_13>:

ISR(TIMER1_COMPB_vect){
    30bc:	1f 92       	push	r1
    30be:	0f 92       	push	r0
    30c0:	0f b6       	in	r0, 0x3f	; 63
    30c2:	0f 92       	push	r0
    30c4:	11 24       	eor	r1, r1
    30c6:	2f 93       	push	r18
    30c8:	3f 93       	push	r19
    30ca:	4f 93       	push	r20
    30cc:	5f 93       	push	r21
    30ce:	6f 93       	push	r22
    30d0:	7f 93       	push	r23
    30d2:	8f 93       	push	r24
    30d4:	9f 93       	push	r25
    30d6:	af 93       	push	r26
    30d8:	bf 93       	push	r27
    30da:	ef 93       	push	r30
    30dc:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    30de:	ea e8       	ldi	r30, 0x8A	; 138
    30e0:	f0 e0       	ldi	r31, 0x00	; 0
    30e2:	80 81       	ld	r24, Z
    30e4:	91 81       	ldd	r25, Z+1	; 0x01
    30e6:	80 5a       	subi	r24, 0xA0	; 160
    30e8:	95 41       	sbci	r25, 0x15	; 21
    30ea:	91 83       	std	Z+1, r25	; 0x01
    30ec:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    30ee:	82 e0       	ldi	r24, 0x02	; 2
    30f0:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    30f4:	ff 91       	pop	r31
    30f6:	ef 91       	pop	r30
    30f8:	bf 91       	pop	r27
    30fa:	af 91       	pop	r26
    30fc:	9f 91       	pop	r25
    30fe:	8f 91       	pop	r24
    3100:	7f 91       	pop	r23
    3102:	6f 91       	pop	r22
    3104:	5f 91       	pop	r21
    3106:	4f 91       	pop	r20
    3108:	3f 91       	pop	r19
    310a:	2f 91       	pop	r18
    310c:	0f 90       	pop	r0
    310e:	0f be       	out	0x3f, r0	; 63
    3110:	0f 90       	pop	r0
    3112:	1f 90       	pop	r1
    3114:	18 95       	reti

00003116 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    3116:	1f 92       	push	r1
    3118:	0f 92       	push	r0
    311a:	0f b6       	in	r0, 0x3f	; 63
    311c:	0f 92       	push	r0
    311e:	11 24       	eor	r1, r1
    3120:	2f 93       	push	r18
    3122:	3f 93       	push	r19
    3124:	4f 93       	push	r20
    3126:	5f 93       	push	r21
    3128:	6f 93       	push	r22
    312a:	7f 93       	push	r23
    312c:	8f 93       	push	r24
    312e:	9f 93       	push	r25
    3130:	af 93       	push	r26
    3132:	bf 93       	push	r27
    3134:	ef 93       	push	r30
    3136:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    3138:	ec e8       	ldi	r30, 0x8C	; 140
    313a:	f0 e0       	ldi	r31, 0x00	; 0
    313c:	80 81       	ld	r24, Z
    313e:	91 81       	ldd	r25, Z+1	; 0x01
    3140:	88 56       	subi	r24, 0x68	; 104
    3142:	95 4c       	sbci	r25, 0xC5	; 197
    3144:	91 83       	std	Z+1, r25	; 0x01
    3146:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    3148:	83 e0       	ldi	r24, 0x03	; 3
    314a:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    314e:	ff 91       	pop	r31
    3150:	ef 91       	pop	r30
    3152:	bf 91       	pop	r27
    3154:	af 91       	pop	r26
    3156:	9f 91       	pop	r25
    3158:	8f 91       	pop	r24
    315a:	7f 91       	pop	r23
    315c:	6f 91       	pop	r22
    315e:	5f 91       	pop	r21
    3160:	4f 91       	pop	r20
    3162:	3f 91       	pop	r19
    3164:	2f 91       	pop	r18
    3166:	0f 90       	pop	r0
    3168:	0f be       	out	0x3f, r0	; 63
    316a:	0f 90       	pop	r0
    316c:	1f 90       	pop	r1
    316e:	18 95       	reti

00003170 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    3170:	1f 92       	push	r1
    3172:	0f 92       	push	r0
    3174:	0f b6       	in	r0, 0x3f	; 63
    3176:	0f 92       	push	r0
    3178:	11 24       	eor	r1, r1
    317a:	2f 93       	push	r18
    317c:	3f 93       	push	r19
    317e:	4f 93       	push	r20
    3180:	5f 93       	push	r21
    3182:	6f 93       	push	r22
    3184:	7f 93       	push	r23
    3186:	8f 93       	push	r24
    3188:	9f 93       	push	r25
    318a:	af 93       	push	r26
    318c:	bf 93       	push	r27
    318e:	ef 93       	push	r30
    3190:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    3192:	e8 e9       	ldi	r30, 0x98	; 152
    3194:	f0 e0       	ldi	r31, 0x00	; 0
    3196:	80 81       	ld	r24, Z
    3198:	91 81       	ldd	r25, Z+1	; 0x01
    319a:	80 59       	subi	r24, 0x90	; 144
    319c:	96 4b       	sbci	r25, 0xB6	; 182
    319e:	91 83       	std	Z+1, r25	; 0x01
    31a0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    31a2:	84 e0       	ldi	r24, 0x04	; 4
    31a4:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    31a8:	ff 91       	pop	r31
    31aa:	ef 91       	pop	r30
    31ac:	bf 91       	pop	r27
    31ae:	af 91       	pop	r26
    31b0:	9f 91       	pop	r25
    31b2:	8f 91       	pop	r24
    31b4:	7f 91       	pop	r23
    31b6:	6f 91       	pop	r22
    31b8:	5f 91       	pop	r21
    31ba:	4f 91       	pop	r20
    31bc:	3f 91       	pop	r19
    31be:	2f 91       	pop	r18
    31c0:	0f 90       	pop	r0
    31c2:	0f be       	out	0x3f, r0	; 63
    31c4:	0f 90       	pop	r0
    31c6:	1f 90       	pop	r1
    31c8:	18 95       	reti

000031ca <__vector_29>:

ISR(TIMER3_COMPB_vect){
    31ca:	1f 92       	push	r1
    31cc:	0f 92       	push	r0
    31ce:	0f b6       	in	r0, 0x3f	; 63
    31d0:	0f 92       	push	r0
    31d2:	11 24       	eor	r1, r1
    31d4:	2f 93       	push	r18
    31d6:	3f 93       	push	r19
    31d8:	4f 93       	push	r20
    31da:	5f 93       	push	r21
    31dc:	6f 93       	push	r22
    31de:	7f 93       	push	r23
    31e0:	8f 93       	push	r24
    31e2:	9f 93       	push	r25
    31e4:	af 93       	push	r26
    31e6:	bf 93       	push	r27
    31e8:	ef 93       	push	r30
    31ea:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    31ec:	ea e9       	ldi	r30, 0x9A	; 154
    31ee:	f0 e0       	ldi	r31, 0x00	; 0
    31f0:	80 81       	ld	r24, Z
    31f2:	91 81       	ldd	r25, Z+1	; 0x01
    31f4:	80 52       	subi	r24, 0x20	; 32
    31f6:	9d 46       	sbci	r25, 0x6D	; 109
    31f8:	91 83       	std	Z+1, r25	; 0x01
    31fa:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    31fc:	85 e0       	ldi	r24, 0x05	; 5
    31fe:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    3202:	ff 91       	pop	r31
    3204:	ef 91       	pop	r30
    3206:	bf 91       	pop	r27
    3208:	af 91       	pop	r26
    320a:	9f 91       	pop	r25
    320c:	8f 91       	pop	r24
    320e:	7f 91       	pop	r23
    3210:	6f 91       	pop	r22
    3212:	5f 91       	pop	r21
    3214:	4f 91       	pop	r20
    3216:	3f 91       	pop	r19
    3218:	2f 91       	pop	r18
    321a:	0f 90       	pop	r0
    321c:	0f be       	out	0x3f, r0	; 63
    321e:	0f 90       	pop	r0
    3220:	1f 90       	pop	r1
    3222:	18 95       	reti

00003224 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    3224:	1f 92       	push	r1
    3226:	0f 92       	push	r0
    3228:	0f b6       	in	r0, 0x3f	; 63
    322a:	0f 92       	push	r0
    322c:	11 24       	eor	r1, r1
    322e:	2f 93       	push	r18
    3230:	3f 93       	push	r19
    3232:	4f 93       	push	r20
    3234:	5f 93       	push	r21
    3236:	6f 93       	push	r22
    3238:	7f 93       	push	r23
    323a:	8f 93       	push	r24
    323c:	9f 93       	push	r25
    323e:	af 93       	push	r26
    3240:	bf 93       	push	r27
    3242:	ef 93       	push	r30
    3244:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    3246:	ec e9       	ldi	r30, 0x9C	; 156
    3248:	f0 e0       	ldi	r31, 0x00	; 0
    324a:	80 81       	ld	r24, Z
    324c:	91 81       	ldd	r25, Z+1	; 0x01
    324e:	80 59       	subi	r24, 0x90	; 144
    3250:	9c 4e       	sbci	r25, 0xEC	; 236
    3252:	91 83       	std	Z+1, r25	; 0x01
    3254:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    3256:	86 e0       	ldi	r24, 0x06	; 6
    3258:	0e 94 79 14 	call	0x28f2	; 0x28f2 <EventAddEvent>
	return;
}
    325c:	ff 91       	pop	r31
    325e:	ef 91       	pop	r30
    3260:	bf 91       	pop	r27
    3262:	af 91       	pop	r26
    3264:	9f 91       	pop	r25
    3266:	8f 91       	pop	r24
    3268:	7f 91       	pop	r23
    326a:	6f 91       	pop	r22
    326c:	5f 91       	pop	r21
    326e:	4f 91       	pop	r20
    3270:	3f 91       	pop	r19
    3272:	2f 91       	pop	r18
    3274:	0f 90       	pop	r0
    3276:	0f be       	out	0x3f, r0	; 63
    3278:	0f 90       	pop	r0
    327a:	1f 90       	pop	r1
    327c:	18 95       	reti

0000327e <__vector_15>:

ISR(TIMER1_OVF_vect){}
    327e:	1f 92       	push	r1
    3280:	0f 92       	push	r0
    3282:	0f b6       	in	r0, 0x3f	; 63
    3284:	0f 92       	push	r0
    3286:	11 24       	eor	r1, r1
    3288:	0f 90       	pop	r0
    328a:	0f be       	out	0x3f, r0	; 63
    328c:	0f 90       	pop	r0
    328e:	1f 90       	pop	r1
    3290:	18 95       	reti

00003292 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    3292:	1f 92       	push	r1
    3294:	0f 92       	push	r0
    3296:	0f b6       	in	r0, 0x3f	; 63
    3298:	0f 92       	push	r0
    329a:	11 24       	eor	r1, r1
    329c:	0f 90       	pop	r0
    329e:	0f be       	out	0x3f, r0	; 63
    32a0:	0f 90       	pop	r0
    32a2:	1f 90       	pop	r1
    32a4:	18 95       	reti

000032a6 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    32a6:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    32aa:	60 93 6f 00 	sts	0x006F, r22
}
    32ae:	08 95       	ret

000032b0 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    32b0:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    32b4:	60 93 71 00 	sts	0x0071, r22
}
    32b8:	08 95       	ret

000032ba <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    32ba:	80 91 84 00 	lds	r24, 0x0084
    32be:	90 91 85 00 	lds	r25, 0x0085
    32c2:	80 5d       	subi	r24, 0xD0	; 208
    32c4:	9a 48       	sbci	r25, 0x8A	; 138
    32c6:	90 93 89 00 	sts	0x0089, r25
    32ca:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    32ce:	ef e6       	ldi	r30, 0x6F	; 111
    32d0:	f0 e0       	ldi	r31, 0x00	; 0
    32d2:	80 81       	ld	r24, Z
    32d4:	82 60       	ori	r24, 0x02	; 2
    32d6:	80 83       	st	Z, r24
}
    32d8:	08 95       	ret

000032da <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    32da:	80 91 84 00 	lds	r24, 0x0084
    32de:	90 91 85 00 	lds	r25, 0x0085
    32e2:	80 5a       	subi	r24, 0xA0	; 160
    32e4:	95 41       	sbci	r25, 0x15	; 21
    32e6:	90 93 8b 00 	sts	0x008B, r25
    32ea:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    32ee:	ef e6       	ldi	r30, 0x6F	; 111
    32f0:	f0 e0       	ldi	r31, 0x00	; 0
    32f2:	80 81       	ld	r24, Z
    32f4:	84 60       	ori	r24, 0x04	; 4
    32f6:	80 83       	st	Z, r24
}
    32f8:	08 95       	ret

000032fa <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    32fa:	80 91 84 00 	lds	r24, 0x0084
    32fe:	90 91 85 00 	lds	r25, 0x0085
    3302:	88 56       	subi	r24, 0x68	; 104
    3304:	95 4c       	sbci	r25, 0xC5	; 197
    3306:	90 93 8d 00 	sts	0x008D, r25
    330a:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    330e:	ef e6       	ldi	r30, 0x6F	; 111
    3310:	f0 e0       	ldi	r31, 0x00	; 0
    3312:	80 81       	ld	r24, Z
    3314:	88 60       	ori	r24, 0x08	; 8
    3316:	80 83       	st	Z, r24
}
    3318:	08 95       	ret

0000331a <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    331a:	80 91 94 00 	lds	r24, 0x0094
    331e:	90 91 95 00 	lds	r25, 0x0095
    3322:	80 59       	subi	r24, 0x90	; 144
    3324:	96 4b       	sbci	r25, 0xB6	; 182
    3326:	90 93 99 00 	sts	0x0099, r25
    332a:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    332e:	e1 e7       	ldi	r30, 0x71	; 113
    3330:	f0 e0       	ldi	r31, 0x00	; 0
    3332:	80 81       	ld	r24, Z
    3334:	82 60       	ori	r24, 0x02	; 2
    3336:	80 83       	st	Z, r24
}
    3338:	08 95       	ret

0000333a <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    333a:	80 91 94 00 	lds	r24, 0x0094
    333e:	90 91 95 00 	lds	r25, 0x0095
    3342:	80 52       	subi	r24, 0x20	; 32
    3344:	9d 46       	sbci	r25, 0x6D	; 109
    3346:	90 93 9b 00 	sts	0x009B, r25
    334a:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    334e:	e1 e7       	ldi	r30, 0x71	; 113
    3350:	f0 e0       	ldi	r31, 0x00	; 0
    3352:	80 81       	ld	r24, Z
    3354:	84 60       	ori	r24, 0x04	; 4
    3356:	80 83       	st	Z, r24
}
    3358:	08 95       	ret

0000335a <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    335a:	80 91 94 00 	lds	r24, 0x0094
    335e:	90 91 95 00 	lds	r25, 0x0095
    3362:	80 59       	subi	r24, 0x90	; 144
    3364:	9c 4e       	sbci	r25, 0xEC	; 236
    3366:	90 93 9d 00 	sts	0x009D, r25
    336a:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    336e:	e1 e7       	ldi	r30, 0x71	; 113
    3370:	f0 e0       	ldi	r31, 0x00	; 0
    3372:	80 81       	ld	r24, Z
    3374:	88 60       	ori	r24, 0x08	; 8
    3376:	80 83       	st	Z, r24
}
    3378:	08 95       	ret

0000337a <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    337a:	2b e0       	ldi	r18, 0x0B	; 11
    337c:	88 e1       	ldi	r24, 0x18	; 24
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	0f b6       	in	r0, 0x3f	; 63
    3382:	f8 94       	cli
    3384:	a8 95       	wdr
    3386:	80 93 60 00 	sts	0x0060, r24
    338a:	0f be       	out	0x3f, r0	; 63
    338c:	20 93 60 00 	sts	0x0060, r18
}
    3390:	08 95       	ret

00003392 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    3392:	04 b6       	in	r0, 0x34	; 52
    3394:	03 fe       	sbrs	r0, 3
    3396:	06 c0       	rjmp	.+12     	; 0x33a4 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    3398:	84 b7       	in	r24, 0x34	; 52
    339a:	87 7f       	andi	r24, 0xF7	; 247
    339c:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    339e:	80 e1       	ldi	r24, 0x10	; 16
    33a0:	0e 94 66 14 	call	0x28cc	; 0x28cc <AddError>
	}
}
    33a4:	08 95       	ret

000033a6 <__udivmodqi4>:
    33a6:	99 1b       	sub	r25, r25
    33a8:	79 e0       	ldi	r23, 0x09	; 9
    33aa:	04 c0       	rjmp	.+8      	; 0x33b4 <__udivmodqi4_ep>

000033ac <__udivmodqi4_loop>:
    33ac:	99 1f       	adc	r25, r25
    33ae:	96 17       	cp	r25, r22
    33b0:	08 f0       	brcs	.+2      	; 0x33b4 <__udivmodqi4_ep>
    33b2:	96 1b       	sub	r25, r22

000033b4 <__udivmodqi4_ep>:
    33b4:	88 1f       	adc	r24, r24
    33b6:	7a 95       	dec	r23
    33b8:	c9 f7       	brne	.-14     	; 0x33ac <__udivmodqi4_loop>
    33ba:	80 95       	com	r24
    33bc:	08 95       	ret

000033be <__divmodhi4>:
    33be:	97 fb       	bst	r25, 7
    33c0:	09 2e       	mov	r0, r25
    33c2:	07 26       	eor	r0, r23
    33c4:	0a d0       	rcall	.+20     	; 0x33da <__divmodhi4_neg1>
    33c6:	77 fd       	sbrc	r23, 7
    33c8:	04 d0       	rcall	.+8      	; 0x33d2 <__divmodhi4_neg2>
    33ca:	0c d0       	rcall	.+24     	; 0x33e4 <__udivmodhi4>
    33cc:	06 d0       	rcall	.+12     	; 0x33da <__divmodhi4_neg1>
    33ce:	00 20       	and	r0, r0
    33d0:	1a f4       	brpl	.+6      	; 0x33d8 <__divmodhi4_exit>

000033d2 <__divmodhi4_neg2>:
    33d2:	70 95       	com	r23
    33d4:	61 95       	neg	r22
    33d6:	7f 4f       	sbci	r23, 0xFF	; 255

000033d8 <__divmodhi4_exit>:
    33d8:	08 95       	ret

000033da <__divmodhi4_neg1>:
    33da:	f6 f7       	brtc	.-4      	; 0x33d8 <__divmodhi4_exit>
    33dc:	90 95       	com	r25
    33de:	81 95       	neg	r24
    33e0:	9f 4f       	sbci	r25, 0xFF	; 255
    33e2:	08 95       	ret

000033e4 <__udivmodhi4>:
    33e4:	aa 1b       	sub	r26, r26
    33e6:	bb 1b       	sub	r27, r27
    33e8:	51 e1       	ldi	r21, 0x11	; 17
    33ea:	07 c0       	rjmp	.+14     	; 0x33fa <__udivmodhi4_ep>

000033ec <__udivmodhi4_loop>:
    33ec:	aa 1f       	adc	r26, r26
    33ee:	bb 1f       	adc	r27, r27
    33f0:	a6 17       	cp	r26, r22
    33f2:	b7 07       	cpc	r27, r23
    33f4:	10 f0       	brcs	.+4      	; 0x33fa <__udivmodhi4_ep>
    33f6:	a6 1b       	sub	r26, r22
    33f8:	b7 0b       	sbc	r27, r23

000033fa <__udivmodhi4_ep>:
    33fa:	88 1f       	adc	r24, r24
    33fc:	99 1f       	adc	r25, r25
    33fe:	5a 95       	dec	r21
    3400:	a9 f7       	brne	.-22     	; 0x33ec <__udivmodhi4_loop>
    3402:	80 95       	com	r24
    3404:	90 95       	com	r25
    3406:	bc 01       	movw	r22, r24
    3408:	cd 01       	movw	r24, r26
    340a:	08 95       	ret

0000340c <_exit>:
    340c:	f8 94       	cli

0000340e <__stop_program>:
    340e:	ff cf       	rjmp	.-2      	; 0x340e <__stop_program>
