/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
 */

#ifndef __MDSS_5NM_PLL_CLK_H
#define __MDSS_5NM_PLL_CLK_H

/* DSI PLL clocks */
#define VCO_CLK_0		0
#define PLL_OUT_DIV_0_CLK	1
#define BITCLK_SRC_0_CLK	2
#define BYTECLK_SRC_0_CLK	3
#define POST_BIT_DIV_0_CLK	4
#define POST_VCO_DIV_0_CLK	5
#define BYTECLK_MUX_0_CLK	6
#define PCLK_SRC_MUX_0_CLK	7
#define PCLK_SRC_0_CLK		8
#define PCLK_MUX_0_CLK		9
#define SHADOW_VCO_CLK_0		10
#define SHADOW_PLL_OUT_DIV_0_CLK	11
#define SHADOW_BITCLK_SRC_0_CLK		12
#define SHADOW_BYTECLK_SRC_0_CLK	13
#define SHADOW_POST_BIT_DIV_0_CLK	14
#define SHADOW_POST_VCO_DIV_0_CLK	15
#define SHADOW_PCLK_SRC_MUX_0_CLK	16
#define SHADOW_PCLK_SRC_0_CLK		17
/* CPHY clocks for DSI-0 PLL */
#define CPHY_BYTECLK_SRC_0_CLK		18
#define POST_VCO_DIV3_5_0_CLK		19
#define CPHY_PCLK_SRC_MUX_0_CLK		20
#define CPHY_PCLK_SRC_0_CLK		21
#define SHADOW_CPHY_BYTECLK_SRC_0_CLK   22
#define SHADOW_POST_VCO_DIV3_5_0_CLK    23
#define SHADOW_CPHY_PCLK_SRC_MUX_0_CLK  24
#define SHADOW_CPHY_PCLK_SRC_0_CLK      25

#define VCO_CLK_1		26
#define PLL_OUT_DIV_1_CLK	27
#define BITCLK_SRC_1_CLK	28
#define BYTECLK_SRC_1_CLK	29
#define POST_BIT_DIV_1_CLK	30
#define POST_VCO_DIV_1_CLK	31
#define BYTECLK_MUX_1_CLK	32
#define PCLK_SRC_MUX_1_CLK	33
#define PCLK_SRC_1_CLK		34
#define PCLK_MUX_1_CLK		35
#define SHADOW_VCO_CLK_1		36
#define SHADOW_PLL_OUT_DIV_1_CLK	37
#define SHADOW_BITCLK_SRC_1_CLK		38
#define SHADOW_BYTECLK_SRC_1_CLK	39
#define SHADOW_POST_BIT_DIV_1_CLK	40
#define SHADOW_POST_VCO_DIV_1_CLK	41
#define SHADOW_PCLK_SRC_MUX_1_CLK	42
#define SHADOW_PCLK_SRC_1_CLK		43
/* CPHY clocks for DSI-1 PLL */
#define CPHY_BYTECLK_SRC_1_CLK		44
#define POST_VCO_DIV3_5_1_CLK		45
#define CPHY_PCLK_SRC_MUX_1_CLK		46
#define CPHY_PCLK_SRC_1_CLK		47
#define SHADOW_CPHY_BYTECLK_SRC_1_CLK   48
#define SHADOW_POST_VCO_DIV3_5_1_CLK    49
#define SHADOW_CPHY_PCLK_SRC_MUX_1_CLK  50
#define SHADOW_CPHY_PCLK_SRC_1_CLK      51

/* DP PLL clocks */
#define DP_VCO_CLK	0
#define DP_LINK_CLK_DIVSEL_TEN	1
#define DP_VCO_DIVIDED_TWO_CLK_SRC	2
#define DP_VCO_DIVIDED_FOUR_CLK_SRC	3
#define DP_VCO_DIVIDED_SIX_CLK_SRC	4
#define DP_PHY_PLL_VCO_DIV_CLK		5
#endif
