// Seed: 853532161
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  logic id_3;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd43,
    parameter id_14 = 32'd74
) (
    input tri0 _id_0,
    output wire id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4[id_14 : id_0],
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7#(
        .id_17(1),
        .id_18(-1)
    ),
    input tri0 id_8,
    output uwire id_9,
    output wire id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri _id_14,
    input wire id_15
);
  wire id_19;
  module_0 modCall_1 (
      id_6,
      id_12
  );
  logic id_20;
  ;
endmodule
