|DE10_Standard
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN8
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => LEDR.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => mem_address.OUTPUTSELECT
SW[0] => seg7_disp_off_signal.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[0] => state_tree1.OUTPUTSELECT
SW[1] => always1.IN1
SW[1] => always1.IN1
SW[2] => seg7_disp_off_signal.OUTPUTSELECT
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
HEX0[0] <= Binary_To_7Segment:seg1.o_Segment_A
HEX0[1] <= Binary_To_7Segment:seg1.o_Segment_B
HEX0[2] <= Binary_To_7Segment:seg1.o_Segment_C
HEX0[3] <= Binary_To_7Segment:seg1.o_Segment_D
HEX0[4] <= Binary_To_7Segment:seg1.o_Segment_E
HEX0[5] <= Binary_To_7Segment:seg1.o_Segment_F
HEX0[6] <= Binary_To_7Segment:seg1.o_Segment_G
HEX1[0] <= Binary_To_7Segment:seg2.o_Segment_A
HEX1[1] <= Binary_To_7Segment:seg2.o_Segment_B
HEX1[2] <= Binary_To_7Segment:seg2.o_Segment_C
HEX1[3] <= Binary_To_7Segment:seg2.o_Segment_D
HEX1[4] <= Binary_To_7Segment:seg2.o_Segment_E
HEX1[5] <= Binary_To_7Segment:seg2.o_Segment_F
HEX1[6] <= Binary_To_7Segment:seg2.o_Segment_G
HEX2[0] <= Binary_To_7Segment:seg3.o_Segment_A
HEX2[1] <= Binary_To_7Segment:seg3.o_Segment_B
HEX2[2] <= Binary_To_7Segment:seg3.o_Segment_C
HEX2[3] <= Binary_To_7Segment:seg3.o_Segment_D
HEX2[4] <= Binary_To_7Segment:seg3.o_Segment_E
HEX2[5] <= Binary_To_7Segment:seg3.o_Segment_F
HEX2[6] <= Binary_To_7Segment:seg3.o_Segment_G
HEX3[0] <= Binary_To_7Segment:seg4.o_Segment_A
HEX3[1] <= Binary_To_7Segment:seg4.o_Segment_B
HEX3[2] <= Binary_To_7Segment:seg4.o_Segment_C
HEX3[3] <= Binary_To_7Segment:seg4.o_Segment_D
HEX3[4] <= Binary_To_7Segment:seg4.o_Segment_E
HEX3[5] <= Binary_To_7Segment:seg4.o_Segment_F
HEX3[6] <= Binary_To_7Segment:seg4.o_Segment_G
HEX4[0] <= Binary_To_7Segment:seg5.o_Segment_A
HEX4[1] <= Binary_To_7Segment:seg5.o_Segment_B
HEX4[2] <= Binary_To_7Segment:seg5.o_Segment_C
HEX4[3] <= Binary_To_7Segment:seg5.o_Segment_D
HEX4[4] <= Binary_To_7Segment:seg5.o_Segment_E
HEX4[5] <= Binary_To_7Segment:seg5.o_Segment_F
HEX4[6] <= Binary_To_7Segment:seg5.o_Segment_G
HEX5[0] <= Binary_To_7Segment:seg6.o_Segment_A
HEX5[1] <= Binary_To_7Segment:seg6.o_Segment_B
HEX5[2] <= Binary_To_7Segment:seg6.o_Segment_C
HEX5[3] <= Binary_To_7Segment:seg6.o_Segment_D
HEX5[4] <= Binary_To_7Segment:seg6.o_Segment_E
HEX5[5] <= Binary_To_7Segment:seg6.o_Segment_F
HEX5[6] <= Binary_To_7Segment:seg6.o_Segment_G
GPIO[1] <> uart_tx:T1.o_Tx_Serial
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_Standard|Binary_To_7Segment:seg1
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Binary_To_7Segment:seg2
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Binary_To_7Segment:seg3
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Binary_To_7Segment:seg4
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Binary_To_7Segment:seg5
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Binary_To_7Segment:seg6
i_Clk => r_Hex_Encoding[0].CLK
i_Clk => r_Hex_Encoding[1].CLK
i_Clk => r_Hex_Encoding[2].CLK
i_Clk => r_Hex_Encoding[3].CLK
i_Clk => r_Hex_Encoding[4].CLK
i_Clk => r_Hex_Encoding[5].CLK
i_Clk => r_Hex_Encoding[6].CLK
i_Binary_Num[0] => Decoder0.IN3
i_Binary_Num[1] => Decoder0.IN2
i_Binary_Num[2] => Decoder0.IN1
i_Binary_Num[3] => Decoder0.IN0
o_Segment_A <= r_Hex_Encoding[6].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_B <= r_Hex_Encoding[5].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_C <= r_Hex_Encoding[4].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_D <= r_Hex_Encoding[3].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_E <= r_Hex_Encoding[2].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_F <= r_Hex_Encoding[1].DB_MAX_OUTPUT_PORT_TYPE
o_Segment_G <= r_Hex_Encoding[0].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|uart_rx:R3
i_Clock => r_Rx_Byte[0].CLK
i_Clock => r_Rx_Byte[1].CLK
i_Clock => r_Rx_Byte[2].CLK
i_Clock => r_Rx_Byte[3].CLK
i_Clock => r_Rx_Byte[4].CLK
i_Clock => r_Rx_Byte[5].CLK
i_Clock => r_Rx_Byte[6].CLK
i_Clock => r_Rx_Byte[7].CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Rx_DV.CLK
i_Clock => r_Rx_Data.CLK
i_Clock => r_Rx_Data_R.CLK
i_Clock => r_SM_Main~1.DATAIN
i_Rx_Serial => r_Rx_Data_R.DATAIN
o_Rx_DV <= r_Rx_DV.DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[0] <= r_Rx_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[1] <= r_Rx_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[2] <= r_Rx_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[3] <= r_Rx_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[4] <= r_Rx_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[5] <= r_Rx_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[6] <= r_Rx_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
o_Rx_Byte[7] <= r_Rx_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|uart_tx:T1
i_Clock => r_Tx_Data[0].CLK
i_Clock => r_Tx_Data[1].CLK
i_Clock => r_Tx_Data[2].CLK
i_Clock => r_Tx_Data[3].CLK
i_Clock => r_Tx_Data[4].CLK
i_Clock => r_Tx_Data[5].CLK
i_Clock => r_Tx_Data[6].CLK
i_Clock => r_Tx_Data[7].CLK
i_Clock => r_Tx_Active.CLK
i_Clock => r_Bit_Index[0].CLK
i_Clock => r_Bit_Index[1].CLK
i_Clock => r_Bit_Index[2].CLK
i_Clock => r_Clock_Count[0].CLK
i_Clock => r_Clock_Count[1].CLK
i_Clock => r_Clock_Count[2].CLK
i_Clock => r_Clock_Count[3].CLK
i_Clock => r_Clock_Count[4].CLK
i_Clock => r_Clock_Count[5].CLK
i_Clock => r_Clock_Count[6].CLK
i_Clock => r_Clock_Count[7].CLK
i_Clock => r_Tx_Done.CLK
i_Clock => o_Tx_Serial~reg0.CLK
i_Clock => r_SM_Main~1.DATAIN
i_Tx_DV => r_Tx_Active.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => r_Tx_Data.OUTPUTSELECT
i_Tx_DV => Selector15.IN3
i_Tx_DV => Selector14.IN2
i_Tx_Byte[0] => r_Tx_Data.DATAB
i_Tx_Byte[1] => r_Tx_Data.DATAB
i_Tx_Byte[2] => r_Tx_Data.DATAB
i_Tx_Byte[3] => r_Tx_Data.DATAB
i_Tx_Byte[4] => r_Tx_Data.DATAB
i_Tx_Byte[5] => r_Tx_Data.DATAB
i_Tx_Byte[6] => r_Tx_Data.DATAB
i_Tx_Byte[7] => r_Tx_Data.DATAB
o_Tx_Active <= r_Tx_Active.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Serial <= o_Tx_Serial~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Tx_Done <= r_Tx_Done.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|altsyncram:pixels_tree1[0][7]__1
wren_a => altsyncram_09n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_09n1:auto_generated.data_a[0]
data_a[1] => altsyncram_09n1:auto_generated.data_a[1]
data_a[2] => altsyncram_09n1:auto_generated.data_a[2]
data_a[3] => altsyncram_09n1:auto_generated.data_a[3]
data_a[4] => altsyncram_09n1:auto_generated.data_a[4]
data_a[5] => altsyncram_09n1:auto_generated.data_a[5]
data_a[6] => altsyncram_09n1:auto_generated.data_a[6]
data_a[7] => altsyncram_09n1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_09n1:auto_generated.address_a[0]
address_a[1] => altsyncram_09n1:auto_generated.address_a[1]
address_a[2] => altsyncram_09n1:auto_generated.address_a[2]
address_a[3] => altsyncram_09n1:auto_generated.address_a[3]
address_a[4] => altsyncram_09n1:auto_generated.address_a[4]
address_a[5] => altsyncram_09n1:auto_generated.address_a[5]
address_a[6] => altsyncram_09n1:auto_generated.address_a[6]
address_a[7] => altsyncram_09n1:auto_generated.address_a[7]
address_a[8] => altsyncram_09n1:auto_generated.address_a[8]
address_a[9] => altsyncram_09n1:auto_generated.address_a[9]
address_b[0] => altsyncram_09n1:auto_generated.address_b[0]
address_b[1] => altsyncram_09n1:auto_generated.address_b[1]
address_b[2] => altsyncram_09n1:auto_generated.address_b[2]
address_b[3] => altsyncram_09n1:auto_generated.address_b[3]
address_b[4] => altsyncram_09n1:auto_generated.address_b[4]
address_b[5] => altsyncram_09n1:auto_generated.address_b[5]
address_b[6] => altsyncram_09n1:auto_generated.address_b[6]
address_b[7] => altsyncram_09n1:auto_generated.address_b[7]
address_b[8] => altsyncram_09n1:auto_generated.address_b[8]
address_b[9] => altsyncram_09n1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_09n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_09n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_09n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_09n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_09n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_09n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_09n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_09n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_09n1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|altsyncram:pixels_tree1[0][7]__1|altsyncram_09n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


