<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="memory.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_test_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="memory.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memory.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="memory.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memory.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="memory.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="memory.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="memory.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="memory.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="memory.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="memory.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="memory.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="memory.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memory.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="memory_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memory_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="memory_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="memory_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="memory_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="memory_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="memory_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="memory_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="memory_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1303668326" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1303668326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303669246" xil_pn:in_ck="8422646679170411703" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1303669246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mem_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303669251" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4073974176659014622" xil_pn:start_ts="1303669251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303669251" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8796820395861393302" xil_pn:start_ts="1303669251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668326" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1435412344427699934" xil_pn:start_ts="1303668326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303669251" xil_pn:in_ck="8422646679170411703" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1303669251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mem_test.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1303669271" xil_pn:in_ck="8422646679170411703" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4349913730092561167" xil_pn:start_ts="1303669251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mem_test_beh.prj"/>
      <outfile xil_pn:name="mem_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1303669273" xil_pn:in_ck="4759912203378165261" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7323025661164728782" xil_pn:start_ts="1303669271">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mem_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2108893735070042362" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1435412344427699934" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5666071134101568178" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303668416" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7787128486069228376" xil_pn:start_ts="1303668416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303669099" xil_pn:in_ck="5205692440200649" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8996303617746500018" xil_pn:start_ts="1303669044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memory.lso"/>
      <outfile xil_pn:name="memory.ngc"/>
      <outfile xil_pn:name="memory.ngr"/>
      <outfile xil_pn:name="memory.prj"/>
      <outfile xil_pn:name="memory.stx"/>
      <outfile xil_pn:name="memory.syr"/>
      <outfile xil_pn:name="memory.xst"/>
      <outfile xil_pn:name="memory_vhdl.prj"/>
      <outfile xil_pn:name="memory_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1303668670" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8279944721629914361" xil_pn:start_ts="1303668669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1303669118" xil_pn:in_ck="5205692440191903" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5929107867559364420" xil_pn:start_ts="1303669099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="memory.bld"/>
      <outfile xil_pn:name="memory.ngd"/>
      <outfile xil_pn:name="memory_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303669137" xil_pn:in_ck="5205692440191904" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-684010993939208968" xil_pn:start_ts="1303669118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="memory.pcf"/>
      <outfile xil_pn:name="memory_map.map"/>
      <outfile xil_pn:name="memory_map.mrp"/>
      <outfile xil_pn:name="memory_map.ncd"/>
      <outfile xil_pn:name="memory_map.ngm"/>
      <outfile xil_pn:name="memory_map.xrpt"/>
      <outfile xil_pn:name="memory_summary.xml"/>
      <outfile xil_pn:name="memory_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1303669232" xil_pn:in_ck="-6119278241083374919" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1303669137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="memory.ncd"/>
      <outfile xil_pn:name="memory.pad"/>
      <outfile xil_pn:name="memory.par"/>
      <outfile xil_pn:name="memory.ptwx"/>
      <outfile xil_pn:name="memory.unroutes"/>
      <outfile xil_pn:name="memory.xpi"/>
      <outfile xil_pn:name="memory_pad.csv"/>
      <outfile xil_pn:name="memory_pad.txt"/>
      <outfile xil_pn:name="memory_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1303669232" xil_pn:in_ck="5205692440191772" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1303669219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="memory.twr"/>
      <outfile xil_pn:name="memory.twx"/>
    </transform>
  </transforms>

</generated_project>
