#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jan 29 06:16:22 2016
# Process ID: 19975
# Current directory: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/impl_1
# Command line: vivado -log zed_channel.vdi -applog -messageDb vivado.pb -mode batch -source zed_channel.tcl -notrace
# Log file: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/impl_1/zed_channel.vdi
# Journal file: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zed_channel.tcl -notrace
WARNING: [filemgmt 56-128] File '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc' is already in the project and will not be added again
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_hgc_zed_ip_channel_0_0_synth_1/zed_channel_hgc_zed_ip_channel_0_0.dcp' for cell 'hgc_zed_ip_channel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_selectio_wiz_0_0_synth_1/zed_channel_selectio_wiz_0_0.dcp' for cell 'selectio_serializer'
INFO: [Project 1-454] Reading design checkpoint '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_selectio_wiz_0_1_synth_1/zed_channel_selectio_wiz_0_1.dcp' for cell 'selectio_deserializer'
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/constrs_1/new/hgc_zed_ip.xdc] for cell 'hgc_zed_ip_channel_0/U0'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/constrs_1/new/hgc_zed_ip.xdc] for cell 'hgc_zed_ip_channel_0/U0'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'selectio_serializer/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'selectio_serializer/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'selectio_deserializer/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'selectio_deserializer/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK_40' already exists, overwriting the previous clock with the same name. [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc:13]
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_ooc.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_hgc_zed_ip_channel_0_0_synth_1/zed_channel_hgc_zed_ip_channel_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_selectio_wiz_0_0_synth_1/zed_channel_selectio_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/zed_channel_selectio_wiz_0_1_synth_1/zed_channel_selectio_wiz_0_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 5 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1203.145 ; gain = 287.648 ; free physical = 1045 ; free virtual = 7385
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1248.164 ; gain = 37.016 ; free physical = 1041 ; free virtual = 7381
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: fee54c70

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG CLK_40_IBUF_BUFG_inst to drive 165 load(s) on clock net CLK_40_IBUF
INFO: [Opt 31-194] Inserted BUFG s00_axi_aclk_IBUF_BUFG_inst to drive 118 load(s) on clock net s00_axi_aclk_IBUF
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129537d48

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1631.656 ; gain = 0.000 ; free physical = 707 ; free virtual = 7047

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 129537d48

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1631.656 ; gain = 0.000 ; free physical = 707 ; free virtual = 7047

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 69 unconnected nets.
INFO: [Opt 31-11] Eliminated 14 unconnected cells.
Phase 3 Sweep | Checksum: e0183595

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1631.656 ; gain = 0.000 ; free physical = 707 ; free virtual = 7047

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.656 ; gain = 0.000 ; free physical = 707 ; free virtual = 7047
Ending Logic Optimization Task | Checksum: e0183595

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1631.656 ; gain = 0.000 ; free physical = 706 ; free virtual = 7047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 4
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 11bdb3b52

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 647 ; free virtual = 6990
Ending Power Optimization Task | Checksum: 11bdb3b52

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1832.746 ; gain = 201.090 ; free physical = 647 ; free virtual = 6990
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1832.746 ; gain = 629.602 ; free physical = 647 ; free virtual = 6990
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/impl_1/zed_channel_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net CLK_320_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): CLK_320_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 643 ; free virtual = 6986
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 643 ; free virtual = 6986

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 643 ; free virtual = 6986
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: ba006561

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148fef6b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1bd44171f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985
Phase 1.2.1 Place Init Design | Checksum: 1fde2b788

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985
Phase 1.2 Build Placer Netlist Model | Checksum: 1fde2b788

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1fde2b788

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985
Phase 1.3 Constrain Clocks/Macros | Checksum: 1fde2b788

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985
Phase 1 Placer Initialization | Checksum: 1fde2b788

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 642 ; free virtual = 6985

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1be6bd12a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be6bd12a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1343e36f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e5a14572

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: e5a14572

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 148451f0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 148451f0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 641 ; free virtual = 6984

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1f48315ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1f48315ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f48315ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f48315ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 3.7 Small Shape Detail Placement | Checksum: 1f48315ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 22987abd9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 3 Detail Placement | Checksum: 22987abd9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 167a00de1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 167a00de1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 167a00de1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 26c4c168a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 26c4c168a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 26c4c168a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=19.815. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6983
Phase 4.1.3 Post Placement Optimization | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 4.1 Post Commit Optimization | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 4.4 Placer Reporting | Checksum: 29e93b4b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 22aa47948

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22aa47948

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
Ending Placer Task | Checksum: 149f1c1b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 640 ; free virtual = 6984
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 638 ; free virtual = 6983
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 638 ; free virtual = 6982
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 636 ; free virtual = 6980
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 636 ; free virtual = 6980
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bf56bfb7 ConstDB: 0 ShapeSum: 8a9b0200 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16687037c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 526 ; free virtual = 6870

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16687037c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 526 ; free virtual = 6870

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16687037c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 517 ; free virtual = 6861
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1601b29ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=19.898 | TNS=0.000  | WHS=-0.745 | THS=-58.482|

Phase 2 Router Initialization | Checksum: 23114b01c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6844

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d4b78b52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e15dd68e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.261 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13355ec8c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
Phase 4 Rip-up And Reroute | Checksum: 13355ec8c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1656674ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.261 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1656674ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1656674ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
Phase 5 Delay and Skew Optimization | Checksum: 1656674ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 14035859f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.261 | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 12b82cfda

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.347779 %
  Global Horizontal Routing Utilization  = 0.234026 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12a02254e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a02254e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 99fa0d5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.261 | TNS=0.000  | WHS=0.079  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 99fa0d5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 499 ; free virtual = 6843
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1832.746 ; gain = 0.000 ; free physical = 497 ; free virtual = 6843
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/zed_channel/zed_channel_v1_0_project/zed_channel_v1_0_project.runs/impl_1/zed_channel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 06:17:18 2016...
