

================================================================
== Vitis HLS Report for 'ellipse_solver_Pipeline_1'
================================================================
* Date:           Mon Nov 20 13:30:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ellipse_solver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       14|       14|         1|          1|          1|    14|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outData = alloca i32 1"   --->   Operation 5 'alloca' 'outData' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outData_1 = alloca i32 1"   --->   Operation 6 'alloca' 'outData_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outData_2 = alloca i32 1"   --->   Operation 7 'alloca' 'outData_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outData_3 = alloca i32 1"   --->   Operation 8 'alloca' 'outData_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outData_4 = alloca i32 1"   --->   Operation 9 'alloca' 'outData_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outData_5 = alloca i32 1"   --->   Operation 10 'alloca' 'outData_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outData_6 = alloca i32 1"   --->   Operation 11 'alloca' 'outData_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outData_7 = alloca i32 1"   --->   Operation 12 'alloca' 'outData_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outData_8 = alloca i32 1"   --->   Operation 13 'alloca' 'outData_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outData_9 = alloca i32 1"   --->   Operation 14 'alloca' 'outData_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outData_10 = alloca i32 1"   --->   Operation 15 'alloca' 'outData_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outData_11 = alloca i32 1"   --->   Operation 16 'alloca' 'outData_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outData_12 = alloca i32 1"   --->   Operation 17 'alloca' 'outData_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 20 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%exitcond473 = icmp_eq  i4 %p_load, i4 14"   --->   Operation 22 'icmp' 'exitcond473' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 23 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%empty_12 = add i4 %p_load, i4 1"   --->   Operation 24 'add' 'empty_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond473, void %memset.loop.split, void %for.inc.preheader.exitStub"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%switch_ln0 = switch i4 %p_load, void %.exit, i4 0, void %memset.loop.split..exit_crit_edge1, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %memset.loop.split..exit_crit_edge"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond473)> <Delay = 0.44>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_12"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 12)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_11"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 11)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_10"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 10)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_9"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_8"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 8)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_7"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_6"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 6)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_5"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_4"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 4)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_3"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_2"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData_1"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %outData"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond473 & p_load == 0)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond473 & p_load == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %empty_12, i4 %empty"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond473)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond473)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%outData_load = load i32 %outData"   --->   Operation 55 'load' 'outData_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%outData_1_load = load i32 %outData_1"   --->   Operation 56 'load' 'outData_1_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%outData_2_load = load i32 %outData_2"   --->   Operation 57 'load' 'outData_2_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%outData_3_load = load i32 %outData_3"   --->   Operation 58 'load' 'outData_3_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%outData_4_load = load i32 %outData_4"   --->   Operation 59 'load' 'outData_4_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%outData_5_load = load i32 %outData_5"   --->   Operation 60 'load' 'outData_5_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%outData_6_load = load i32 %outData_6"   --->   Operation 61 'load' 'outData_6_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%outData_7_load = load i32 %outData_7"   --->   Operation 62 'load' 'outData_7_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%outData_8_load = load i32 %outData_8"   --->   Operation 63 'load' 'outData_8_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%outData_9_load = load i32 %outData_9"   --->   Operation 64 'load' 'outData_9_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%outData_10_load = load i32 %outData_10"   --->   Operation 65 'load' 'outData_10_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%outData_11_load = load i32 %outData_11"   --->   Operation 66 'load' 'outData_11_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%outData_12_load = load i32 %outData_12"   --->   Operation 67 'load' 'outData_12_load' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_12_out, i32 %outData_12_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_11_out, i32 %outData_11_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_10_out, i32 %outData_10_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_9_out, i32 %outData_9_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_8_out, i32 %outData_8_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_7_out, i32 %outData_7_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_6_out, i32 %outData_6_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_5_out, i32 %outData_5_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_4_out, i32 %outData_4_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_3_out, i32 %outData_3_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_2_out, i32 %outData_2_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_1_out, i32 %outData_1_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_out, i32 %outData_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (exitcond473)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (exitcond473)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('empty') [14]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [31]  (0 ns)
	'add' operation ('empty_12') [35]  (0.797 ns)
	'store' operation ('store_ln0') of variable 'empty_12' on local variable 'empty' [79]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
