Classic Timing Analyzer report for sisau
Thu Apr 25 16:23:47 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_4'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_4'
 14. Clock Hold: 'senzor_2'
 15. Clock Hold: 'senzor_3'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.862 ns                         ; senzor_2                           ; Logica_miscare:inst6|factor_dc_driverB[4] ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 35.693 ns                        ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1                                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.029 ns                        ; senzor_5                           ; A_IN1_D1                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.766 ns                        ; buton_selectie                     ; debouncing:inst5|inst                     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 135.39 MHz ( period = 7.386 ns ) ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15          ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 211.33 MHz ( period = 4.732 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]        ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 211.33 MHz ( period = 4.732 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]        ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 274.20 MHz ( period = 3.647 ns ) ; Logica_miscare:inst6|dreapta       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 274.42 MHz ( period = 3.644 ns ) ; Logica_miscare:inst6|dreapta       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; 274.80 MHz ( period = 3.639 ns ) ; Logica_miscare:inst6|dreapta       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15          ; clk        ; clk      ; 6            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15          ; senzor_4   ; senzor_4 ; 2            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15          ; senzor_2   ; senzor_2 ; 2            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15         ; senzor_3   ; senzor_3 ; 2            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                           ;            ;          ; 12           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 135.39 MHz ( period = 7.386 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 136.41 MHz ( period = 7.331 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 258.67 MHz ( period = 3.866 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; 260.76 MHz ( period = 3.835 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; 267.67 MHz ( period = 3.736 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 268.89 MHz ( period = 3.719 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; 291.21 MHz ( period = 3.434 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; 303.31 MHz ( period = 3.297 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.955 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.438 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.257 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 274.42 MHz ( period = 3.644 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 293.86 MHz ( period = 3.403 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 299.85 MHz ( period = 3.335 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; 302.94 MHz ( period = 3.301 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; 326.80 MHz ( period = 3.060 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 334.22 MHz ( period = 2.992 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15          ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15         ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 274.20 MHz ( period = 3.647 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 299.58 MHz ( period = 3.338 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; 302.66 MHz ( period = 3.304 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; 326.16 MHz ( period = 3.066 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; 326.48 MHz ( period = 3.063 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 333.89 MHz ( period = 2.995 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15          ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15         ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; 294.03 MHz ( period = 3.401 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 294.29 MHz ( period = 3.398 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; Logica_miscare:inst6|dreapta      ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; 303.40 MHz ( period = 3.296 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; 327.33 MHz ( period = 3.055 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; Logica_miscare:inst6|stanga       ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15         ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15          ; senzor_3   ; senzor_3 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 211.33 MHz ( period = 4.732 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 213.63 MHz ( period = 4.681 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 215.98 MHz ( period = 4.630 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 216.92 MHz ( period = 4.610 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.338 ns                ;
; N/A   ; 217.91 MHz ( period = 4.589 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 219.68 MHz ( period = 4.552 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 221.83 MHz ( period = 4.508 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 226.09 MHz ( period = 4.423 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 227.95 MHz ( period = 4.387 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 228.78 MHz ( period = 4.371 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 236.24 MHz ( period = 4.233 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 241.37 MHz ( period = 4.143 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.930 ns                ;
; N/A   ; 241.37 MHz ( period = 4.143 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 242.01 MHz ( period = 4.132 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 243.78 MHz ( period = 4.102 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.835 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 211.33 MHz ( period = 4.732 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 213.63 MHz ( period = 4.681 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.415 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.203 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 215.98 MHz ( period = 4.630 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 216.92 MHz ( period = 4.610 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.338 ns                ;
; N/A   ; 217.91 MHz ( period = 4.589 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.67 MHz ( period = 4.573 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.126 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.251 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 219.68 MHz ( period = 4.552 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 221.83 MHz ( period = 4.508 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.336 ns                ;
; N/A   ; 222.27 MHz ( period = 4.499 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.095 ns                ;
; N/A   ; 222.87 MHz ( period = 4.487 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 226.09 MHz ( period = 4.423 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.269 ns                ;
; N/A   ; 227.95 MHz ( period = 4.387 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; 228.78 MHz ( period = 4.371 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.020 ns                ;
; N/A   ; 236.24 MHz ( period = 4.233 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 241.37 MHz ( period = 4.143 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.930 ns                ;
; N/A   ; 241.37 MHz ( period = 4.143 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 242.01 MHz ( period = 4.132 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 243.78 MHz ( period = 4.102 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.835 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.634 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.731 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_3   ; senzor_3 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 6.862 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 6.640 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 6.623 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 6.622 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 6.551 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 6.546 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 6.452 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 6.401 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 6.400 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 6.329 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 6.307 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 6.306 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 6.235 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 6.230 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 6.208 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 6.203 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 6.136 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 6.133 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 5.986 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 5.981 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 5.911 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 5.892 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 5.887 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 5.865 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 5.817 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 5.761 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 5.750 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 5.708 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 5.643 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 5.624 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 5.570 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 5.549 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 5.546 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 5.525 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 5.439 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 5.402 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 5.348 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 5.324 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 5.308 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 5.254 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 5.230 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 5.184 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 5.131 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 5.017 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 5.000 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 4.985 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 4.792 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 4.706 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 4.423 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 4.408 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; -12.340 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A   ; None         ; -12.500 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 35.693 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.687 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.498 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.492 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.340 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.145 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.993 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.798 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.634 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.439 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.306 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.111 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.590 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.589 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.395 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.394 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.988 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 29.985 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 29.496 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 28.794 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 28.645 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 28.553 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 28.551 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 28.478 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 28.478 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 28.472 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.088 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 27.078 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 24.699 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 24.699 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 24.131 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 24.121 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.852 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.846 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.834 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.828 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.801 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.795 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.778 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.772 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.750 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.744 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.572 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.566 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.499 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.481 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.448 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.425 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.397 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.349 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.343 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.331 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.325 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.298 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.292 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.275 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.269 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.247 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.241 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.219 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.152 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.137 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.134 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.131 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.101 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.078 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.069 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.063 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.050 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.996 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.978 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.945 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.922 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.894 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.874 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 17.872 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.793 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.784 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.775 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.742 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.719 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.716 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.700 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 17.691 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.649 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.634 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.628 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.598 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.575 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.547 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.518 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 17.513 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.484 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 17.465 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.447 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.437 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.414 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.391 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.369 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.363 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.290 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.281 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.272 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.239 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.234 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.228 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.216 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.188 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.185 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.078 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.010 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.962 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.944 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.934 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.911 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.888 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.881 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.860 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.750 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.749 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.748 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.731 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.731 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.730 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.725 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.698 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.697 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.682 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.675 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.674 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.647 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.646 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.596 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 16.575 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.534 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.469 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.468 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.378 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.247 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.246 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.245 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.228 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.227 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.195 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.194 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.175 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.172 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.171 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.144 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.143 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.034 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.033 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.031 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.966 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.965 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.847 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.832 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.832 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.672 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.531 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.530 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.344 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.327 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 15.280 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 15.274 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.274 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 15.255 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.255 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.166 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 15.131 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.130 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.965 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.955 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.785 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 14.775 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 14.628 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.627 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.469 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.459 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 13.412 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]                ; clk        ;
; N/A                                     ; None                                                ; 13.250 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.164 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.069 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]                ; clk        ;
; N/A                                     ; None                                                ; 12.939 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.907 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.903 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.821 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.817 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.617 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]                ; clk        ;
; N/A                                     ; None                                                ; 12.596 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.592 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.560 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.474 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.454 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]                ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.687 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.681 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.601 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.595 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 17.029 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 17.023 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.676 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 16.329 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 16.108 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.102 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 15.970 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.755 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 15.715 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 15.642 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.408 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 15.368 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 15.049 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 14.926 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.925 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.882 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.721 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 14.535 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.445 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.098 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.005 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 14.004 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 13.894 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.888 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.458 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.452 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.318 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.312 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.263 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 13.058 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 13.057 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.935 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.409 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.408 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.378 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.111 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.050 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.895 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 11.894 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 11.783 ns       ; senzor_3 ; D_IN3_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 12.766 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; 12.606 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; -3.437 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -3.447 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -3.469 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -3.555 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -3.780 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -3.824 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -3.866 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -3.867 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -3.870 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -3.918 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -3.960 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -3.961 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -3.964 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.014 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -4.024 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -4.140 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -4.172 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -4.182 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -4.183 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -4.186 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -4.198 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -4.201 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -4.258 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -4.449 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -4.453 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -4.454 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -4.462 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -4.483 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -4.543 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.547 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -4.548 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -4.556 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -4.765 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -4.769 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -4.770 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -4.775 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -4.778 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -4.778 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -4.863 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -4.868 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -4.872 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -4.877 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -4.957 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -4.962 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -4.966 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -4.971 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -5.179 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -5.184 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -5.188 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -5.193 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 25 16:23:47 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_4" is an undefined clock
    Info: Assuming node "senzor_2" is an undefined clock
    Info: Assuming node "senzor_3" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[8]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[4]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[8]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[4]" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~4" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~5" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal0~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[8]~3" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~4" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
Info: Clock "clk" has Internal fmax of 135.39 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 7.386 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.621 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.510 ns) + CELL(0.370 ns) = 7.597 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.384 ns) + CELL(0.370 ns) = 8.351 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.379 ns) + CELL(0.370 ns) = 9.100 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(1.016 ns) + CELL(0.666 ns) = 10.782 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.816 ns ( 44.67 % )
            Info: Total interconnect delay = 5.966 ns ( 55.33 % )
        Info: - Longest clock path from clock "clk" to source register is 17.403 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.129 ns) + CELL(0.970 ns) = 7.816 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(0.700 ns) + CELL(0.370 ns) = 8.886 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.348 ns) + CELL(0.970 ns) = 10.204 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 7: + IC(0.484 ns) + CELL(0.370 ns) = 11.058 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.553 ns) + CELL(0.970 ns) = 12.581 ns; Loc. = LCFF_X26_Y11_N27; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst10'
            Info: 9: + IC(0.767 ns) + CELL(0.370 ns) = 13.718 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.674 ns) + CELL(0.580 ns) = 14.972 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 11: + IC(0.379 ns) + CELL(0.370 ns) = 15.721 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 12: + IC(1.016 ns) + CELL(0.666 ns) = 17.403 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.676 ns ( 49.85 % )
            Info: Total interconnect delay = 8.727 ns ( 50.15 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" has Internal fmax of 274.42 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]" (period= 3.644 ns)
    Info: + Longest register to register delay is 2.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.415 ns) + CELL(0.537 ns) = 0.952 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.411 ns) + CELL(0.206 ns) = 1.569 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.136 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
        Info: Total cell delay = 0.949 ns ( 44.43 % )
        Info: Total interconnect delay = 1.187 ns ( 55.57 % )
    Info: - Smallest clock skew is 0.175 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 3.089 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.003 ns) + CELL(0.370 ns) = 2.318 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.405 ns) + CELL(0.366 ns) = 3.089 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 1.681 ns ( 54.42 % )
            Info: Total interconnect delay = 1.408 ns ( 45.58 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 2.914 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.002 ns) + CELL(0.370 ns) = 2.317 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.914 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.521 ns ( 52.20 % )
            Info: Total interconnect delay = 1.393 ns ( 47.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.683 ns
Info: Clock "senzor_2" has Internal fmax of 274.2 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]" (period= 3.647 ns)
    Info: + Longest register to register delay is 2.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.415 ns) + CELL(0.537 ns) = 0.952 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.411 ns) + CELL(0.206 ns) = 1.569 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.136 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
        Info: Total cell delay = 0.949 ns ( 44.43 % )
        Info: Total interconnect delay = 1.187 ns ( 55.57 % )
    Info: - Smallest clock skew is 0.172 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 3.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.389 ns) + CELL(0.206 ns) = 2.540 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.405 ns) + CELL(0.366 ns) = 3.311 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 1.517 ns ( 45.82 % )
            Info: Total interconnect delay = 1.794 ns ( 54.18 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 3.139 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.391 ns) + CELL(0.206 ns) = 2.542 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.357 ns ( 43.23 % )
            Info: Total interconnect delay = 1.782 ns ( 56.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.683 ns
Info: Clock "senzor_3" has Internal fmax of 274.8 MHz between source register "Logica_miscare:inst6|dreapta" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]" (period= 3.639 ns)
    Info: + Longest register to register delay is 2.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.415 ns) + CELL(0.537 ns) = 0.952 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.411 ns) + CELL(0.206 ns) = 1.569 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
        Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 2.136 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
        Info: Total cell delay = 0.949 ns ( 44.43 % )
        Info: Total interconnect delay = 1.187 ns ( 55.57 % )
    Info: - Smallest clock skew is 0.180 ns
        Info: + Shortest clock path from clock "senzor_3" to destination register is 3.405 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.065 ns) + CELL(0.624 ns) = 2.634 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.405 ns) + CELL(0.366 ns) = 3.405 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 1.935 ns ( 56.83 % )
            Info: Total interconnect delay = 1.470 ns ( 43.17 % )
        Info: - Longest clock path from clock "senzor_3" to source register is 3.225 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.059 ns) + CELL(0.624 ns) = 2.628 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 3.225 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.775 ns ( 55.04 % )
            Info: Total interconnect delay = 1.450 ns ( 44.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.683 ns
Info: Clock "senzon_1" has Internal fmax of 211.33 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.732 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X21_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.056 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.291 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(0.963 ns) + CELL(0.206 ns) = 2.114 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 3.578 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.347 ns) + CELL(0.366 ns) = 5.291 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.67 % )
            Info: Total interconnect delay = 3.774 ns ( 71.33 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.347 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(0.963 ns) + CELL(0.206 ns) = 2.114 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 3.578 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.403 ns) + CELL(0.366 ns) = 5.347 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.37 % )
            Info: Total interconnect delay = 3.830 ns ( 71.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 211.33 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.732 ns)
    Info: + Longest register to register delay is 3.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.370 ns) + CELL(0.596 ns) = 0.966 ns; Loc. = LCCOMB_X21_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.052 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.242 ns; Loc. = LCCOMB_X21_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.328 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.834 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 2.412 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 8: + IC(0.656 ns) + CELL(0.206 ns) = 3.274 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.876 ns ( 57.30 % )
        Info: Total interconnect delay = 1.398 ns ( 42.70 % )
    Info: - Smallest clock skew is -0.056 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.794 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.316 ns) + CELL(0.366 ns) = 2.617 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 4.081 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.347 ns) + CELL(0.366 ns) = 5.794 ns; Loc. = LCCOMB_X20_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 28.77 % )
            Info: Total interconnect delay = 4.127 ns ( 71.23 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.850 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.316 ns) + CELL(0.366 ns) = 2.617 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.464 ns) + CELL(0.000 ns) = 4.081 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.403 ns) + CELL(0.366 ns) = 5.850 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 28.50 % )
            Info: Total interconnect delay = 4.183 ns ( 71.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.122 ns)
    Info: + Largest clock skew is 6.621 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.403 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.129 ns) + CELL(0.970 ns) = 7.816 ns; Loc. = LCFF_X24_Y11_N31; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(0.700 ns) + CELL(0.370 ns) = 8.886 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.348 ns) + CELL(0.970 ns) = 10.204 ns; Loc. = LCFF_X25_Y11_N15; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 7: + IC(0.484 ns) + CELL(0.370 ns) = 11.058 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.553 ns) + CELL(0.970 ns) = 12.581 ns; Loc. = LCFF_X26_Y11_N27; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst10'
            Info: 9: + IC(0.767 ns) + CELL(0.370 ns) = 13.718 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 10: + IC(0.674 ns) + CELL(0.580 ns) = 14.972 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 11: + IC(0.379 ns) + CELL(0.370 ns) = 15.721 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 12: + IC(1.016 ns) + CELL(0.666 ns) = 17.403 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 8.676 ns ( 49.85 % )
            Info: Total interconnect delay = 8.727 ns ( 50.15 % )
        Info: - Shortest clock path from clock "clk" to source register is 10.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.510 ns) + CELL(0.370 ns) = 7.597 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.384 ns) + CELL(0.370 ns) = 8.351 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.379 ns) + CELL(0.370 ns) = 9.100 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(1.016 ns) + CELL(0.666 ns) = 10.782 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.816 ns ( 44.67 % )
            Info: Total interconnect delay = 5.966 ns ( 55.33 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "senzor_4" (Hold time is 1.076 ns)
    Info: + Largest clock skew is 1.575 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 7.959 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.309 ns) + CELL(0.206 ns) = 2.460 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.425 ns) + CELL(0.616 ns) = 4.274 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 5: + IC(0.674 ns) + CELL(0.580 ns) = 5.528 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.379 ns) + CELL(0.370 ns) = 6.277 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(1.016 ns) + CELL(0.666 ns) = 7.959 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.753 ns ( 47.15 % )
            Info: Total interconnect delay = 4.206 ns ( 52.85 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 6.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.309 ns) + CELL(0.206 ns) = 2.460 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 3.233 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.687 ns) + CELL(0.206 ns) = 4.126 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 4.702 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(1.016 ns) + CELL(0.666 ns) = 6.384 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.599 ns ( 40.71 % )
            Info: Total interconnect delay = 3.785 ns ( 59.29 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "senzor_2" (Hold time is 1.076 ns)
    Info: + Largest clock skew is 1.575 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 8.536 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.726 ns) + CELL(0.366 ns) = 3.037 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 3.810 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.425 ns) + CELL(0.616 ns) = 4.851 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 5: + IC(0.674 ns) + CELL(0.580 ns) = 6.105 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 6: + IC(0.379 ns) + CELL(0.370 ns) = 6.854 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 7: + IC(1.016 ns) + CELL(0.666 ns) = 8.536 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.913 ns ( 45.84 % )
            Info: Total interconnect delay = 4.623 ns ( 54.16 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 6.961 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.726 ns) + CELL(0.366 ns) = 3.037 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Logica_miscare:inst6|Equal0~0'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 3.810 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[10]'
            Info: 4: + IC(0.687 ns) + CELL(0.206 ns) = 4.703 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~3'
            Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 5.279 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(1.016 ns) + CELL(0.666 ns) = 6.961 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 2.759 ns ( 39.64 % )
            Info: Total interconnect delay = 4.202 ns ( 60.36 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst12|inst15" and destination pin or register "generator_semnalPWM:inst12|inst15" for clock "senzor_3" (Hold time is 495 ps)
    Info: + Largest clock skew is 0.994 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 7.866 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.065 ns) + CELL(0.624 ns) = 2.634 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 3.404 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
            Info: 4: + IC(0.612 ns) + CELL(0.370 ns) = 4.386 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~2'
            Info: 5: + IC(0.605 ns) + CELL(0.580 ns) = 5.571 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~3'
            Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 6.573 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 7: + IC(0.627 ns) + CELL(0.666 ns) = 7.866 ns; Loc. = LCFF_X24_Y11_N9; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 4.175 ns ( 53.08 % )
            Info: Total interconnect delay = 3.691 ns ( 46.92 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 6.872 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.065 ns) + CELL(0.624 ns) = 2.634 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 3.404 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 6; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
            Info: 4: + IC(1.052 ns) + CELL(0.370 ns) = 4.826 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~4'
            Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 5.579 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 6: + IC(0.627 ns) + CELL(0.666 ns) = 6.872 ns; Loc. = LCFF_X24_Y11_N9; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 3.341 ns ( 48.62 % )
            Info: Total interconnect delay = 3.531 ns ( 51.38 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y11_N9; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y11_N9; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|factor_dc_driverB[4]" (data pin = "senzor_2", clock pin = "senzor_4") is 6.862 ns
    Info: + Longest pin to register delay is 8.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
        Info: 2: + IC(6.105 ns) + CELL(0.651 ns) = 7.701 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
        Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 8.268 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
        Info: Total cell delay = 1.802 ns ( 21.79 % )
        Info: Total interconnect delay = 6.466 ns ( 78.21 % )
    Info: + Micro setup delay of destination is 1.683 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 3.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
        Info: 2: + IC(1.003 ns) + CELL(0.370 ns) = 2.318 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
        Info: 3: + IC(0.405 ns) + CELL(0.366 ns) = 3.089 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
        Info: Total cell delay = 1.681 ns ( 54.42 % )
        Info: Total interconnect delay = 1.408 ns ( 45.58 % )
Info: tco from clock "clk" to destination pin "A_IN1_D1" through register "Selectie_proba:inst1|circuit[0]" is 35.693 ns
    Info: + Longest clock path from clock "clk" to source register is 23.381 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.021 ns) + CELL(0.970 ns) = 7.708 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.700 ns) + CELL(0.970 ns) = 9.378 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.844 ns) + CELL(0.970 ns) = 12.192 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.406 ns) + CELL(0.970 ns) = 13.568 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.420 ns) + CELL(0.970 ns) = 15.958 ns; Loc. = LCFF_X24_Y12_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.377 ns) + CELL(0.970 ns) = 18.305 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.393 ns) + CELL(0.970 ns) = 19.668 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.442 ns) + CELL(0.623 ns) = 20.733 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.121 ns) + CELL(0.000 ns) = 21.854 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.861 ns) + CELL(0.666 ns) = 23.381 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 11.119 ns ( 47.56 % )
        Info: Total interconnect delay = 12.262 ns ( 52.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N17; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.479 ns) + CELL(0.370 ns) = 0.849 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(1.515 ns) + CELL(0.370 ns) = 2.734 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~3'
        Info: 4: + IC(0.717 ns) + CELL(0.650 ns) = 4.101 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
        Info: 5: + IC(1.842 ns) + CELL(0.535 ns) = 6.478 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
        Info: 6: + IC(2.294 ns) + CELL(3.236 ns) = 12.008 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'A_IN1_D1'
        Info: Total cell delay = 5.161 ns ( 42.98 % )
        Info: Total interconnect delay = 6.847 ns ( 57.02 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "A_IN1_D1" is 17.029 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.573 ns) + CELL(0.571 ns) = 8.079 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 3: + IC(0.673 ns) + CELL(0.370 ns) = 9.122 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
    Info: 4: + IC(1.842 ns) + CELL(0.535 ns) = 11.499 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 5: + IC(2.294 ns) + CELL(3.236 ns) = 17.029 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'A_IN1_D1'
    Info: Total cell delay = 5.647 ns ( 33.16 % )
    Info: Total interconnect delay = 11.382 ns ( 66.84 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 12.766 ns
    Info: + Longest clock path from clock "clk" to destination register is 19.364 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.155 ns) + CELL(0.970 ns) = 5.717 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(1.021 ns) + CELL(0.970 ns) = 7.708 ns; Loc. = LCFF_X26_Y8_N5; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.700 ns) + CELL(0.970 ns) = 9.378 ns; Loc. = LCFF_X27_Y8_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.844 ns) + CELL(0.970 ns) = 12.192 ns; Loc. = LCFF_X19_Y12_N25; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.406 ns) + CELL(0.970 ns) = 13.568 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.420 ns) + CELL(0.970 ns) = 15.958 ns; Loc. = LCFF_X24_Y12_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.377 ns) + CELL(0.970 ns) = 18.305 ns; Loc. = LCFF_X27_Y10_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.393 ns) + CELL(0.666 ns) = 19.364 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 49.19 % )
        Info: Total interconnect delay = 9.838 ns ( 50.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(5.655 ns) + CELL(0.206 ns) = 6.796 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.904 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 18.09 % )
        Info: Total interconnect delay = 5.655 ns ( 81.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Thu Apr 25 16:23:47 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


