$date
	Mon Jun 16 07:21:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 4 " result [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 3 % op [2:0] $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 3 ( op [2:0] $end
$var wire 4 ) result [3:0] $end
$var wire 1 ! zero $end
$var reg 4 * result_reg [3:0] $end
$upscope $end
$scope task test_case $end
$var reg 4 + expected [3:0] $end
$var reg 4 , ta [3:0] $end
$var reg 4 - tb [3:0] $end
$var reg 3 . top [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b11 -
b100 ,
b111 +
b111 *
b111 )
b0 (
b11 '
b100 &
b0 %
b11 $
b100 #
b111 "
0!
$end
#1000
b1 "
b1 )
b1 *
b1 %
b1 (
b1 +
b1 .
#2000
1!
b0 "
b0 )
b0 *
b10 %
b10 (
b0 +
b10 .
#3000
0!
b11 "
b11 )
b11 *
b11 %
b11 (
b10 #
b10 &
b11 +
b11 .
b10 ,
#4000
b1 "
b1 )
b1 *
b100 %
b100 (
b1 +
b100 .
#5000
1!
b0 "
b0 )
b0 *
b10 $
b10 '
b11 #
b11 &
b0 +
b10 -
b11 ,
#6000
b0 %
b0 (
b0 $
b0 '
b0 #
b0 &
b0 .
b0 -
b0 ,
#7000
