// Seed: 43572404
`resetall
`define pp_9 0
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input tri0 id_4,
    output id_5,
    output id_6,
    output id_7,
    input id_8
);
  assign id_1[1] = id_8;
  logic id_9;
  assign id_5 = id_8;
  assign id_1 = id_4[1'b0];
  assign id_6 = 1;
  type_14(
      .id_0(1), .id_1(id_2), .id_2(1)
  );
  logic id_10, id_11;
  assign id_5 = id_11;
  always id_11 = 1;
endmodule
`define pp_10 0
