static int F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nif ( V_2 >= V_4 || V_1 >= V_5 [ V_2 ] )\r\nreturn - V_6 ;\r\nF_3 () ;\r\nF_4 ( & V_7 ) ;\r\nif ( F_5 ( V_2 ) )\r\nF_6 ( V_2 , false ) ;\r\nV_8 [ V_1 ] [ V_2 ] ++ ;\r\nif ( V_8 [ V_1 ] [ V_2 ] == 1 ) {\r\nF_7 ( V_2 , V_1 ,\r\nF_8 ( V_9 ) ) ;\r\nF_9 ( V_2 , V_1 , true ) ;\r\n} else if ( V_8 [ V_1 ] [ V_2 ] != 2 ) {\r\nF_10 () ;\r\n}\r\nF_11 ( & V_7 ) ;\r\nF_12 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( T_1 V_10 )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nbool V_12 = false , V_13 = false ;\r\nV_11 = F_14 () ;\r\nV_1 = F_15 ( V_11 , 0 ) ;\r\nV_2 = F_15 ( V_11 , 1 ) ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_16 ( V_2 >= V_4 || V_1 >= V_14 ) ;\r\nF_17 ( V_1 , V_2 ) ;\r\nF_4 ( & V_7 ) ;\r\nF_16 ( F_18 ( V_2 ) != V_15 ) ;\r\nV_8 [ V_1 ] [ V_2 ] -- ;\r\nif ( V_8 [ V_1 ] [ V_2 ] == 0 ) {\r\nF_9 ( V_2 , V_1 , true ) ;\r\nif ( F_5 ( V_2 ) ) {\r\nF_6 ( V_2 , true ) ;\r\nF_19 ( true ) ;\r\nV_12 = true ;\r\n}\r\n} else if ( V_8 [ V_1 ] [ V_2 ] == 1 ) {\r\nV_13 = true ;\r\n} else\r\nF_10 () ;\r\nif ( ! V_13 )\r\nF_20 () ;\r\nif ( V_12 && F_21 ( V_1 , V_2 ) ) {\r\nF_11 ( & V_7 ) ;\r\nif ( F_22 () == V_16 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3 \n\t"\r\n"isb \n\t"\r\n"dsb "\r\n: : "r" (0x400) );\r\n}\r\nF_23 ( V_17 ) ;\r\nF_24 ( V_11 ) ;\r\nF_25 ( V_2 , V_18 ) ;\r\n} else {\r\nif ( V_12 ) {\r\nF_6 ( V_2 , false ) ;\r\nF_19 ( false ) ;\r\n}\r\nF_11 ( & V_7 ) ;\r\nF_23 ( V_19 ) ;\r\n}\r\nF_26 ( V_1 , V_2 ) ;\r\nif ( ! V_13 )\r\nF_27 () ;\r\n}\r\nstatic void F_28 ( void )\r\n{\r\nF_13 ( 0 ) ;\r\n}\r\nstatic int F_29 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nT_2 V_20 = V_2 ?\r\nF_30 ( V_1 )\r\n: F_31 ( V_1 ) ;\r\nreturn ! ( F_32 ( V_21 + V_22 ) & V_20 ) ;\r\n}\r\nstatic int F_33 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned V_23 ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_16 ( V_2 >= V_4 || V_1 >= V_14 ) ;\r\nfor ( V_23 = 0 ; V_23 < V_24 / V_25 ; ++ V_23 ) {\r\nif ( F_34 ( V_8 [ V_1 ] [ V_2 ] ) == 0 ) {\r\nF_2 ( L_2 ,\r\nV_3 , V_1 , V_2 ,\r\nF_32 ( V_21 + V_22 ) ) ;\r\nif ( F_29 ( V_1 , V_2 ) ||\r\nF_35 ( V_1 , V_2 ) )\r\nreturn 0 ;\r\n}\r\nF_36 ( V_25 ) ;\r\n}\r\nreturn - V_26 ;\r\n}\r\nstatic void F_37 ( T_1 V_10 )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nV_11 = F_14 () ;\r\nV_1 = F_15 ( V_11 , 0 ) ;\r\nV_2 = F_15 ( V_11 , 1 ) ;\r\nF_7 ( V_2 , V_1 , F_8 ( V_9 ) ) ;\r\nF_13 ( V_10 ) ;\r\n}\r\nstatic void F_38 ( void )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nunsigned long V_27 ;\r\nV_11 = F_14 () ;\r\nV_1 = F_15 ( V_11 , 0 ) ;\r\nV_2 = F_15 ( V_11 , 1 ) ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nF_16 ( V_2 >= V_4 || V_1 >= V_14 ) ;\r\nF_39 ( V_27 ) ;\r\nF_4 ( & V_7 ) ;\r\nif ( F_5 ( V_2 ) ) {\r\nF_6 ( V_2 , false ) ;\r\nF_19 ( false ) ;\r\n}\r\nif ( ! V_8 [ V_1 ] [ V_2 ] )\r\nV_8 [ V_1 ] [ V_2 ] = 1 ;\r\nF_9 ( V_2 , V_1 , false ) ;\r\nF_7 ( V_2 , V_1 , 0 ) ;\r\nF_11 ( & V_7 ) ;\r\nF_40 ( V_27 ) ;\r\n}\r\nstatic bool T_3 F_41 ( void )\r\n{\r\nunsigned int V_11 , V_1 , V_2 ;\r\nV_11 = F_14 () ;\r\nV_1 = F_15 ( V_11 , 0 ) ;\r\nV_2 = F_15 ( V_11 , 1 ) ;\r\nF_2 ( L_1 , V_3 , V_1 , V_2 ) ;\r\nif ( V_2 >= V_4 || V_1 >= V_5 [ V_2 ] ) {\r\nF_42 ( L_3 , V_3 ) ;\r\nreturn false ;\r\n}\r\nV_8 [ V_1 ] [ V_2 ] = 1 ;\r\nreturn true ;\r\n}\r\nstatic void T_4 F_43 ( unsigned int V_28 )\r\n{\r\nasm volatile (" \n"\r\n" cmp r0, #1 \n"\r\n" bxne lr \n"\r\n" b cci_enable_port_for_self ");\r\n}\r\nstatic void T_3 F_44 ( void )\r\n{\r\nF_45 ( L_4 ) ;\r\nif ( F_22 () == V_16 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3 \n\t"\r\n"isb \n\t"\r\n"dsb "\r\n: : "r" (0x400) );\r\n}\r\nF_23 ( V_17 ) ;\r\nF_24 ( F_14 () ) ;\r\n}\r\nstatic int T_3 F_46 ( void )\r\n{\r\nint V_29 , V_30 ;\r\nT_2 V_31 , V_32 , V_33 ;\r\nstruct V_34 * V_35 ;\r\nV_35 = F_47 ( NULL , NULL ,\r\nL_5 ) ;\r\nV_21 = F_48 ( V_35 , 0 ) ;\r\nif ( ! V_21 )\r\nreturn - V_36 ;\r\nV_31 = F_32 ( V_21 + V_37 ) & 0xf ;\r\nV_32 = F_32 ( V_21 + V_38 ) & 0xf ;\r\nif ( V_31 >= V_4 || V_32 >= V_4 )\r\nreturn - V_6 ;\r\nV_33 = F_32 ( V_21 + V_39 ) ;\r\nV_5 [ V_31 ] = ( V_33 >> 16 ) & 0xf ;\r\nV_5 [ V_32 ] = ( V_33 >> 20 ) & 0xf ;\r\nV_30 = F_49 ( V_35 , 0 ) ;\r\nV_29 = F_50 ( V_21 + V_40 , V_31 , V_30 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\nif ( ! F_51 () )\r\nreturn - V_36 ;\r\nif ( ! F_41 () )\r\nreturn - V_6 ;\r\nV_29 = F_52 ( & V_41 ) ;\r\nif ( ! V_29 ) {\r\nF_53 ( F_43 ) ;\r\nF_16 ( F_54 ( F_44 ) != 0 ) ;\r\nF_45 ( L_6 ) ;\r\n}\r\nreturn V_29 ;\r\n}
