
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 11:38:07 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project mac_accel 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top mac_accel 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 38449
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.24 seconds. CPU system time: 0.54 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.4 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.206 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:19) in function 'mac_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:27) in function 'mac_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:34) in function 'mac_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:45) in function 'mac_accel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.221 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:18:31) in function 'mac_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:26:31) in function 'mac_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:33:35) in function 'mac_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:32:31) in function 'mac_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:44:31) in function 'mac_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:22:26)
INFO: [HLS 200-472] Inferring partial write operation for 'localC' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:29:15)
INFO: [HLS 200-472] Inferring partial write operation for 'localC' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/mac_accel/mac_accel_slow.cpp:38:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_accel_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_accel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_accel_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_accel_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_8_VITIS_LOOP_45_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_accel_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_accel_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_accel_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_accel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_accel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_accel_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_accel_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_accel_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7' pipeline 'VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_accel_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_VITIS_LOOP_34_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_accel_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_accel_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline 'VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_accel_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/c' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/a_row' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/a_col' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_accel/b_col' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_accel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_accel'.
INFO: [RTMG 210-278] Implementing memory 'mac_accel_localA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mac_accel_localC_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.271 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 276.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.41 seconds. CPU system time: 1.27 seconds. Elapsed time: 7.18 seconds; current allocated memory: 68.848 MB.
INFO: [HLS 200-112] Total CPU user time: 8.36 seconds. Total CPU system time: 1.94 seconds. Total elapsed time: 21.28 seconds; peak allocated memory: 1.271 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 11:38:27 2025...
