Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: cache_sample_new.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cache_sample_new.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cache_sample_new"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : cache_sample_new
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\ipcore_dir\FIFO_new.vhd" into library work
Parsing entity <FIFO_new>.
Parsing architecture <FIFO_new_a> of entity <fifo_new>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd" into library work
Parsing entity <FF_D>.
Parsing architecture <FF_D_beh> of entity <ff_d>.
Parsing VHDL file "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd" into library work
Parsing entity <cache_sample_new>.
Parsing architecture <Behavioral> of entity <cache_sample_new>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cache_sample_new> (architecture <Behavioral>) from library <work>.

Elaborating entity <FF_D> (architecture <FF_D_beh>) with generics from library <work>.

Elaborating entity <FF_D> (architecture <FF_D_beh>) with generics from library <work>.

Elaborating entity <FIFO_new> (architecture <FIFO_new_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cache_sample_new>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd".
INFO:Xst:3210 - "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd" line 91: Output port <full> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd" line 91: Output port <empty> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd" line 120: Output port <full> of the instance <fifo2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\cache_sample_new.vhd" line 120: Output port <empty> of the instance <fifo2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cache_sample_new> synthesized.

Synthesizing Unit <FF_D_1>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd".
        Bus_Width = 8
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FF_D_1> synthesized.

Synthesizing Unit <FF_D_2>.
    Related source file is "E:\D DRIVE\mscv_sem3\RTIC\project\vhdl\test_MSCV\FF_D.vhd".
        Bus_Width = 1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FF_D_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 20
 1-bit register                                        : 11
 8-bit register                                        : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/FIFO_new.ngc>.
Loading core <FIFO_new> for timing and area information for instance <fifo1>.
Loading core <FIFO_new> for timing and area information for instance <fifo2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cache_sample_new> ...

Optimizing unit <FF_D_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cache_sample_new, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
FlipFlop f8/Q_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop f8/Q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cache_sample_new.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 282
#      GND                         : 4
#      INV                         : 6
#      LUT2                        : 40
#      LUT3                        : 14
#      LUT4                        : 82
#      LUT5                        : 8
#      LUT6                        : 22
#      MUXCY                       : 84
#      VCC                         : 2
#      XORCY                       : 20
# FlipFlops/Latches                : 245
#      FD                          : 8
#      FDC                         : 37
#      FDCE                        : 170
#      FDP                         : 28
#      FDPE                        : 2
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 94
#      IBUF                        : 21
#      OBUF                        : 73

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             237  out of  126800     0%  
 Number of Slice LUTs:                  172  out of  63400     0%  
    Number used as Logic:               172  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    341
   Number with an unused Flip Flop:     104  out of    341    30%  
   Number with an unused LUT:           169  out of    341    49%  
   Number of fully used LUT-FF pairs:    68  out of    341    19%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          95
 Number of bonded IOBs:                  95  out of    210    45%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 247   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.712ns (Maximum Frequency: 368.691MHz)
   Minimum input arrival time before clock: 2.309ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.712ns (frequency: 368.691MHz)
  Total number of paths / destination ports: 1760 / 576
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 3)
  Source:            fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i (FF)
  Destination:       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.398   0.633  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i (prog_full)
     LUT3:I0->O            1   0.105   0.793  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Mmux_prog_full_i_GND_203_o_MUX_26_o15_SW0_SW1 (N3)
     LUT6:I0->O            1   0.105   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_lut1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_lut1)
     MUXCY:S->O            1   0.663   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_cy1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot)
     FDP:D                     0.015          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i
    ----------------------------------------
    Total                      2.712ns (1.286ns logic, 1.426ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 196 / 138
-------------------------------------------------------------------------
Offset:              2.309ns (Levels of Logic = 5)
  Source:            prog_full_thresh<4> (PAD)
  Destination:       fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i (FF)
  Destination Clock: CLK rising

  Data Path: prog_full_thresh<4> to fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.821  prog_full_thresh_4_IBUF (prog_full_thresh_4_IBUF)
     begin scope: 'fifo2:prog_full_thresh<4>'
     LUT6:I0->O            1   0.105   0.599  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Mmux_prog_full_i_GND_203_o_MUX_26_o13 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Mmux_prog_full_i_GND_203_o_MUX_26_o12)
     LUT6:I3->O            1   0.105   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_lut1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_lut1)
     MUXCY:S->O            1   0.663   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot_cy1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot)
     FDP:D                     0.015          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i
    ----------------------------------------
    Total                      2.309ns (0.889ns logic, 1.420ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 73 / 73
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            f7/Q_7 (FF)
  Destination:       pix2<7> (PAD)
  Source Clock:      CLK rising

  Data Path: f7/Q_7 to pix2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.398   0.344  f7/Q_7 (f7/Q_7)
     OBUF:I->O                 0.000          pix2_7_OBUF (pix2<7>)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.712|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.17 secs
 
--> 

Total memory usage is 449752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   16 (   0 filtered)

