<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_i2c_master_transaction_base_sequence Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_i2c_master_transaction_base_sequence Class Reference</h1>
<p>Inheritance diagram for class svt_i2c_master_transaction_base_sequence:</p>
 <input id="toggle_svt_i2c_master_transaction_base_sequence" value="+" onclick=toggleDiv("hdiv_svt_i2c_master_transaction_base_sequence","toggle_svt_i2c_master_transaction_base_sequence") title="svt_i2c_master_transaction_base_sequence class inheritence diagram" type="button"/><div id="hdiv_svt_i2c_master_transaction_base_sequence" style="display:none;"><p><center><img src="svt_i2c_master_transaction_base_sequence.png" USEMAP="#svt_i2c_master_transaction_base_sequence" border="0" alt=""> </center>
</div><map id="svt_i2c_master_transaction_base_sequence" name="svt_i2c_master_transaction_base_sequence">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="5,2085,83,2115"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="131,2085,219,2115"/>
<area shape="rect" id="node4" href="class_uvm_transaction.html" title="uvm_transaction" alt="" coords="267,2085,384,2115"/>
<area shape="rect" id="node6" href="class_uvm_sequence_item.html" title="uvm_sequence_item" alt="" coords="432,2085,573,2115"/>
<area shape="rect" id="node8" href="class_uvm_sequence_base.html" title="uvm_sequence_base" alt="" coords="621,2085,765,2115"/>
<area shape="rect" id="node10" href="class_uvm_sequence.html" title="uvm_sequence" alt="" coords="813,2085,923,2115"/>
<area shape="rect" id="node12" href="class_svt_sequence.html" title="svt_sequence" alt="" coords="972,2085,1073,2115"/>
<area shape="rect" id="node14" href="class_svt_i2c_master_transaction_base_sequence.html" title="svt_i2c_master_transaction_base_sequence" alt="" coords="1124,2085,1415,2115"/>
<area shape="rect" id="node16" href="class_svt_i2c_master_10bit_random_sequence.html" title="svt_i2c_master_10bit_random_sequence" alt="" coords="1548,5,1807,35"/>
<area shape="rect" id="node18" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_10bit_rd_arb_randdata_sequence" alt="" coords="1524,59,1831,88"/>
<area shape="rect" id="node20" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_10bit_rd_nack_randdata_sequence" alt="" coords="1519,112,1836,141"/>
<area shape="rect" id="node22" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html" title="svt_i2c_master_10bit_rd_randdata_sequence" alt="" coords="1536,165,1819,195"/>
<area shape="rect" id="node24" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_10bit_wr_arb_randdata_sequence" alt="" coords="1521,219,1833,248"/>
<area shape="rect" id="node26" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_10bit_wr_nack_randdata_sequence" alt="" coords="1517,272,1837,301"/>
<area shape="rect" id="node28" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html" title="svt_i2c_master_10bit_wr_randdata_sequence" alt="" coords="1535,325,1820,355"/>
<area shape="rect" id="node30" href="class_svt_i2c_master_7bit_random_sequence.html" title="svt_i2c_master_7bit_random_sequence" alt="" coords="1552,379,1803,408"/>
<area shape="rect" id="node32" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_7bit_rd_arb_randdata_sequence" alt="" coords="1527,432,1828,461"/>
<area shape="rect" id="node34" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_7bit_rd_nack_randdata_sequence" alt="" coords="1521,485,1833,515"/>
<area shape="rect" id="node36" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html" title="svt_i2c_master_7bit_rd_randdata_sequence" alt="" coords="1540,539,1815,568"/>
<area shape="rect" id="node38" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_7bit_wr_arb_randdata_sequence" alt="" coords="1525,592,1829,621"/>
<area shape="rect" id="node40" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_7bit_wr_nack_randdata_sequence" alt="" coords="1520,645,1835,675"/>
<area shape="rect" id="node42" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html" title="svt_i2c_master_7bit_wr_randdata_sequence" alt="" coords="1537,699,1817,728"/>
<area shape="rect" id="node44" href="class_svt_i2c_master_gen_call_sequence.html" title="svt_i2c_master_gen_call_sequence" alt="" coords="1564,752,1791,781"/>
<area shape="rect" id="node46" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1500,805,1855,835"/>
<area shape="rect" id="node48" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1504,859,1851,888"/>
<area shape="rect" id="node50" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1484,912,1871,941"/>
<area shape="rect" id="node52" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1488,965,1867,995"/>
<area shape="rect" id="node54" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1483,1019,1872,1048"/>
<area shape="rect" id="node56" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1485,1072,1869,1101"/>
<area shape="rect" id="node58" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1499,1125,1856,1155"/>
<area shape="rect" id="node60" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1503,1179,1852,1208"/>
<area shape="rect" id="node62" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1504,1232,1851,1261"/>
<area shape="rect" id="node64" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1508,1285,1847,1315"/>
<area shape="rect" id="node66" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1488,1339,1867,1368"/>
<area shape="rect" id="node68" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1491,1392,1864,1421"/>
<area shape="rect" id="node70" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1485,1445,1869,1475"/>
<area shape="rect" id="node72" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1489,1499,1865,1528"/>
<area shape="rect" id="node74" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1503,1552,1852,1581"/>
<area shape="rect" id="node76" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1505,1605,1849,1635"/>
<area shape="rect" id="node78" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_arb_randdata_sequence" alt="" coords="1507,1659,1848,1688"/>
<area shape="rect" id="node80" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_nack_randdata_sequence" alt="" coords="1501,1712,1853,1741"/>
<area shape="rect" id="node82" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html" title="svt_i2c_master_start_10bit_rd_randdata_sequence" alt="" coords="1520,1765,1835,1795"/>
<area shape="rect" id="node84" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_arb_randdata_sequence" alt="" coords="1505,1819,1849,1848"/>
<area shape="rect" id="node86" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_nack_randdata_sequence" alt="" coords="1500,1872,1855,1901"/>
<area shape="rect" id="node88" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html" title="svt_i2c_master_start_10bit_wr_randdata_sequence" alt="" coords="1517,1925,1837,1955"/>
<area shape="rect" id="node90" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_arb_randdata_sequence" alt="" coords="1511,1979,1844,2008"/>
<area shape="rect" id="node92" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_nack_randdata_sequence" alt="" coords="1505,2032,1849,2061"/>
<area shape="rect" id="node94" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html" title="svt_i2c_master_start_7bit_rd_randdata_sequence" alt="" coords="1523,2085,1832,2115"/>
<area shape="rect" id="node96" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_arb_randdata_sequence" alt="" coords="1509,2139,1845,2168"/>
<area shape="rect" id="node98" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_nack_randdata_sequence" alt="" coords="1504,2192,1851,2221"/>
<area shape="rect" id="node100" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html" title="svt_i2c_master_start_7bit_wr_randdata_sequence" alt="" coords="1521,2245,1833,2275"/>
<area shape="rect" id="node102" href="class_svt_i2c_master_start_gen_call_sequence.html" title="svt_i2c_master_start_gen_call_sequence" alt="" coords="1547,2299,1808,2328"/>
<area shape="rect" id="node104" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1484,2352,1871,2381"/>
<area shape="rect" id="node106" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1488,2405,1867,2435"/>
<area shape="rect" id="node108" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1468,2459,1887,2488"/>
<area shape="rect" id="node110" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1471,2512,1884,2541"/>
<area shape="rect" id="node112" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1465,2565,1889,2595"/>
<area shape="rect" id="node114" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1469,2619,1885,2648"/>
<area shape="rect" id="node116" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1483,2672,1872,2701"/>
<area shape="rect" id="node118" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1485,2725,1869,2755"/>
<area shape="rect" id="node120" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1488,2779,1867,2808"/>
<area shape="rect" id="node122" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1491,2832,1864,2861"/>
<area shape="rect" id="node124" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence" alt="" coords="1471,2885,1884,2915"/>
<area shape="rect" id="node126" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence" alt="" coords="1475,2939,1880,2968"/>
<area shape="rect" id="node128" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1469,2992,1885,3021"/>
<area shape="rect" id="node130" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1473,3045,1881,3075"/>
<area shape="rect" id="node132" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1485,3099,1869,3128"/>
<area shape="rect" id="node134" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1489,3152,1865,3181"/>
<area shape="rect" id="node136" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1464,3205,1891,3235"/>
<area shape="rect" id="node138" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1468,3259,1887,3288"/>
<area shape="rect" id="node140" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1481,3312,1873,3341"/>
<area shape="rect" id="node142" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1484,3365,1871,3395"/>
<area shape="rect" id="node144" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1468,3419,1887,3448"/>
<area shape="rect" id="node146" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1484,3472,1871,3501"/>
<area shape="rect" id="node148" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1488,3525,1867,3555"/>
<area shape="rect" id="node150" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence" alt="" coords="1499,3579,1856,3608"/>
<area shape="rect" id="node152" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence" alt="" coords="1503,3632,1852,3661"/>
<area shape="rect" id="node154" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1481,3685,1873,3715"/>
<area shape="rect" id="node156" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1484,3739,1871,3768"/>
<area shape="rect" id="node158" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence" alt="" coords="1497,3792,1857,3821"/>
<area shape="rect" id="node160" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence" alt="" coords="1501,3845,1853,3875"/>
<area shape="rect" id="node162" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence" alt="" coords="1503,3899,1852,3928"/>
<area shape="rect" id="node164" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence" alt="" coords="1505,3952,1849,3981"/>
<area shape="rect" id="node166" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence" alt="" coords="1484,4005,1871,4035"/>
<area shape="rect" id="node168" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence" alt="" coords="1488,4059,1867,4088"/>
<area shape="rect" id="node170" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence" alt="" coords="1501,4112,1853,4141"/>
<area shape="rect" id="node172" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html" title="svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence" alt="" coords="1504,4165,1851,4195"/>
</map>
<p><a href="class_svt_i2c_master_transaction_base_sequence-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
This sequence raises/drops objections in the pre/post_body so that root  sequences raise objections but subsequences do not.
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_body">body</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;<a class="ClassLink" href="class_uvm_object.html#item_uvm_object">uvm_object</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_create">create</a>&nbsp;(
string name  = ""  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;<a class="ClassLink" href="class_uvm_object_wrapper.html#item_uvm_object_wrapper">uvm_object_wrapper</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_object_type">get_object_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">static&nbsp;function&nbsp;<a class="ClassLink" href="class_uvm_object_registry.html#item_type_id">type_id</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_type">get_type</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_get_type_name">get_type_name</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_new">new</a>&nbsp;(
string name  = "svt_i2c_master_transaction_base_sequence"  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_post_body">post_body</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">virtual&nbsp;task&nbsp;&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_pre_body">pre_body</a>&nbsp;(
  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_i2c_configuration.html">svt_i2c_configuration</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_i2c_cfg">i2c_cfg</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top"><a class="ClassLink" href="class_svt_i2c_master_transaction_sequencer.html">svt_i2c_master_transaction_sequencer</a>&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_p_sequencer">p_sequencer</a>&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">static const string&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_type_name">type_name</a> = "svt_i2c_master_transaction_base_sequence";&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Member Typedefs</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">&nbsp;typedef class&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_type_id">type_id</a>&nbsp;</td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_body"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>body</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Routes messages through the parent sequencer and raises an objection 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_body">body</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_create"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function <a class="ClassLink" href="class_uvm_object.html#item_uvm_object">uvm_object</a><br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>create</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = ""      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_create">create</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_object_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function <a class="ClassLink" href="class_uvm_object_wrapper.html#item_uvm_object_wrapper">uvm_object_wrapper</a><br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>get_object_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_object_type">get_object_type</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_type"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;static  function <a class="ClassLink" href="class_uvm_object_registry.html#item_type_id">type_id</a><br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>get_type</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type">get_type</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_get_type_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function string<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>get_type_name</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_get_type_name">get_type_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_m_set_p_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  function void<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>m_set_p_sequencer</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_m_set_p_sequencer">m_set_p_sequencer</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
string name  = "svt_i2c_master_transaction_base_sequence"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Constructor of base sequence class 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_object.html">uvm_object</a> <b>::</b> <a class="ClassLink" href="class_uvm_object.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_item.html">uvm_sequence_item</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_item.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence.html">uvm_sequence</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;Superseding functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_new">new</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_post_body"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>post_body</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Drop objection 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_post_body">post_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence.html">svt_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence.html#item_post_body">post_body</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_pre_body"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;virtual  task<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>pre_body</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Routes messages through the parent sequencer and raises an objection 
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded tasks</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_uvm_sequence_base.html">uvm_sequence_base</a> <b>::</b> <a class="ClassLink" href="class_uvm_sequence_base.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_sequence.html">svt_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_sequence.html#item_pre_body">pre_body</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_i2c_cfg"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_i2c_configuration.html">svt_i2c_configuration</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>i2c_cfg</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
I2C configuration obtained from the sequencer 
</div></td></tr>
</table>
<a class="anchor" name="item_p_sequencer"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;<a class="ClassLink" href="class_svt_i2c_master_transaction_sequencer.html">svt_i2c_master_transaction_sequencer</a>&nbsp;&nbsp;attribute<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>p_sequencer</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_type_name"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;static const string&nbsp;&nbsp;attribute<br>&nbsp;svt_i2c_master_transaction_base_sequence::<b>type_name</b> = "svt_i2c_master_transaction_base_sequence"</td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseding attributes</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html">svt_i2c_master_10bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_random_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html">svt_i2c_master_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_rd_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html">svt_i2c_master_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_10bit_wr_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html">svt_i2c_master_7bit_random_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_random_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html">svt_i2c_master_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_rd_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html">svt_i2c_master_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_7bit_wr_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html">svt_i2c_master_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_gen_call_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_10bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_10bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html">svt_i2c_master_start_10bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_rd_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_10bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_10bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html">svt_i2c_master_start_10bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_10bit_wr_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html">svt_i2c_master_start_7bit_rd_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html">svt_i2c_master_start_7bit_rd_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html">svt_i2c_master_start_7bit_rd_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_rd_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html">svt_i2c_master_start_7bit_wr_arb_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_arb_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html">svt_i2c_master_start_7bit_wr_nack_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_nack_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html">svt_i2c_master_start_7bit_wr_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_7bit_wr_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html">svt_i2c_master_start_gen_call_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_gen_call_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_10bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_rd_7bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_start_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_10bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_rd_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_start_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_10bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html">svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence</a> <b>::</b> <a class="ClassLink" href="class_svt_i2c_master_wr_7bit_sr_wr_7bit_randdata_sequence.html#item_type_name">type_name</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
</div>
<hr>
<h2 class="pre20">Member Typedef Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_type_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0" width="100%">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;typedef class&nbsp;&nbsp;svt_i2c_master_transaction_base_sequence::<b><a class="ClassLink" href="class_uvm_object_registry.html">type_id</a></b></td>
    </tr>
    </tr>
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;Typedefe'd string ==> &nbsp;&nbsp;uvm_object_registry#(<a class="ClassLink" href="class_svt_i2c_master_transaction_base_sequence.html#item_svt_i2c_master_transaction_base_sequence">svt_i2c_master_transaction_base_sequence</a>,)</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 26 November 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
