<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64ISelLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallingConvention_8h_source.html">AArch64CallingConvention.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ExpandImm_8h_source.html">AArch64ExpandImm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PerfectShuffle_8h_source.html">AArch64PerfectShuffle.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/ADT/Triple.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Twine_8h_source.html">llvm/ADT/Twine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RuntimeLibcalls_8h_source.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAG_8h_source.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetCallingConv_8h_source.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTypes_8h_source.html">llvm/CodeGen/ValueTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GetElementPtrTypeIterator_8h_source.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2Instruction_8h_source.html">llvm/IR/Instruction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicInst_8h_source.html">llvm/IR/IntrinsicInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Module_8h_source.html">llvm/IR/Module.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OperandTraits_8h_source.html">llvm/IR/OperandTraits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Use_8h_source.html">llvm/IR/Use.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Value_8h_source.html">llvm/IR/Value.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;AArch64GenAsmMatcher.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGenericSetCCInfo.html">GenericSetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of ISD::SET_CC operands.  <a href="structGenericSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of a SET_CC lowered into AArch64 code.  <a href="structAArch64SetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSetCCInfo.html">SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of SetCC information.  <a href="unionSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to be able to read SetCC information.  <a href="structSetCCInfoAndKind.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-lower&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3612a9f67cfd6294483557fe592ad037" id="r_a3612a9f67cfd6294483557fe592ad037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,  <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3612a9f67cfd6294483557fe592ad037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e769d29cd5e6ae3becf6fc0afec9e06" id="r_a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e769d29cd5e6ae3becf6fc0afec9e06">LCALLNAME4</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641" id="r_aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">LCALLNAME5</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb469989985105371cdb192ac9a26f1" id="r_a8fb469989985105371cdb192ac9a26f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fb469989985105371cdb192ac9a26f1">MAKE_CASE</a>(V)</td></tr>
<tr class="separator:a8fb469989985105371cdb192ac9a26f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de2baad077d3029a9cb8f211cf67c1" id="r_a97de2baad077d3029a9cb8f211cf67c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97de2baad077d3029a9cb8f211cf67c1">GET_REGISTER_MATCHER</a></td></tr>
<tr class="separator:a97de2baad077d3029a9cb8f211cf67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ada83aca5979cc25fd3af0d660cb50d3d" id="r_ada83aca5979cc25fd3af0d660cb50d3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> { <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a>
, <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a>
, <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474">Invalid</a>
 }</td></tr>
<tr class="separator:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b" id="r_a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number of tail calls&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967be3ec17a5edbe4fd5b45cd2bc75e7" id="r_a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">STATISTIC</a> (NumShiftInserts, &quot;Number of <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> shift inserts&quot;)</td></tr>
<tr class="separator:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96d02cdaf11793d6e4cec4462ae26" id="r_a53f96d02cdaf11793d6e4cec4462ae26"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53f96d02cdaf11793d6e4cec4462ae26">STATISTIC</a> (NumOptimizedImms, &quot;Number of times immediates were optimized&quot;)</td></tr>
<tr class="separator:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468ab481eae62623c2ef12e743b420b5" id="r_a468ab481eae62623c2ef12e743b420b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a468ab481eae62623c2ef12e743b420b5">getPackedSVEVectorVT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a468ab481eae62623c2ef12e743b420b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10dbef9a9ca0f0c0f10ac6c1ff581fa" id="r_ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">getPackedSVEVectorVT</a> (<a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a> EC)</td></tr>
<tr class="separator:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fc29419d3244b75d7a1d31d8d10d2" id="r_aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa83fc29419d3244b75d7a1d31d8d10d2">getPromotedVTForPredicate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0581b9db1cc9ac63ca3c7eb944d4fd8" id="r_ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">isPackedVectorType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space.  <br /></td></tr>
<tr class="separator:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4505ad2680dadef830f15ef8a28c16" id="r_a2e4505ad2680dadef830f15ef8a28c16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e4505ad2680dadef830f15ef8a28c16">isMergePassthruOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a2e4505ad2680dadef830f15ef8a28c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ed852a717e7421c4dd8ede4908d92" id="r_a882ed852a717e7421c4dd8ede4908d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, uint64_t Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> NewOpc)</td></tr>
<tr class="separator:a882ed852a717e7421c4dd8ede4908d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b22e9412602b7ac342d65a53308f17" id="r_a84b22e9412602b7ac342d65a53308f17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="memdesc:a84b22e9412602b7ac342d65a53308f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC  <br /></td></tr>
<tr class="separator:a84b22e9412602b7ac342d65a53308f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f429073a46ec763cee3e892f2b6116e" id="r_a3f429073a46ec763cee3e892f2b6116e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:a3f429073a46ec763cee3e892f2b6116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:a3f429073a46ec763cee3e892f2b6116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8526c2421f7be2bffb71de4318a9fe6" id="r_aa8526c2421f7be2bffb71de4318a9fe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:aa8526c2421f7be2bffb71de4318a9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a DAG fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035894ecbe9618f59e48813449bbfc55" id="r_a035894ecbe9618f59e48813449bbfc55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2, <a class="el" href="classbool.html">bool</a> &amp;Invert)</td></tr>
<tr class="memdesc:a035894ecbe9618f59e48813449bbfc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions.  <br /></td></tr>
<tr class="separator:a035894ecbe9618f59e48813449bbfc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed62699b7aa575737f0a85b362eaee2" id="r_a0ed62699b7aa575737f0a85b362eaee2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a> (uint64_t <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a0ed62699b7aa575737f0a85b362eaee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26f57722dfb847f2313d9674fa0cba" id="r_ade26f57722dfb847f2313d9674fa0cba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade26f57722dfb847f2313d9674fa0cba">isCMN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="separator:ade26f57722dfb847f2313d9674fa0cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c14466df9ca7e050fb6e324867538" id="r_ad57c14466df9ca7e050fb6e324867538"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classbool.html">bool</a> IsSignaling)</td></tr>
<tr class="separator:ad57c14466df9ca7e050fb6e324867538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0194fe7dca15bfabd4f391e01ba7606d" id="r_a0194fe7dca15bfabd4f391e01ba7606d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86d15e1fdf8466af2d669ffd5bf745" id="r_a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how profitable it is to fold a comparison's operand's shift and/or extension operations.  <br /></td></tr>
<tr class="separator:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d1ba5c3f2f00b06659c2ba7dc5c7c" id="r_af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6d17d48a339288489d7149aeb21216" id="r_aff6d17d48a339288489d7149aeb21216"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff6d17d48a339288489d7149aeb21216">getAArch64XALUOOp</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aff6d17d48a339288489d7149aeb21216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c84d6babf56cd968fd59671fab96ed" id="r_ab6c84d6babf56cd968fd59671fab96ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab6c84d6babf56cd968fd59671fab96ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f" id="r_aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b284b652f676b448812e5ba2f1b9c70" id="r_a9b284b652f676b448812e5ba2f1b9c70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b284b652f676b448812e5ba2f1b9c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f60ee54e55e2c04798ab7ae0cebe49" id="r_a83f60ee54e55e2c04798ab7ae0cebe49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83f60ee54e55e2c04798ab7ae0cebe49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f87d8844454c664483111762bd8dab7" id="r_a4f87d8844454c664483111762bd8dab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT)</td></tr>
<tr class="separator:a4f87d8844454c664483111762bd8dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938ec58a3fc5f05e1af0cf46d4924d96" id="r_a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy, <a class="el" href="classunsigned.html">unsigned</a> ExtOpcode)</td></tr>
<tr class="separator:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49319d93381e455f0138e221896629" id="r_a6c49319d93381e455f0138e221896629"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> isSigned)</td></tr>
<tr class="separator:a6c49319d93381e455f0138e221896629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca66750f8ee53c16cb1f5de41009e426" id="r_aca66750f8ee53c16cb1f5de41009e426"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca66750f8ee53c16cb1f5de41009e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ca6ec71f3b7fbe0cdf298de7dea6f3" id="r_ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a699a06faa16c6e8dc15ed5ea2250" id="r_ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b88feeb3710cc54997cad1540860f08" id="r_a7b88feeb3710cc54997cad1540860f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b88feeb3710cc54997cad1540860f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e04e2a436db3281f42173654da414" id="r_a792e04e2a436db3281f42173654da414"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a792e04e2a436db3281f42173654da414">isAddSubZExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a792e04e2a436db3281f42173654da414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8f5ebe7b9c8e50171b610abef56677" id="r_a9e8f5ebe7b9c8e50171b610abef56677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e8f5ebe7b9c8e50171b610abef56677">getPTrue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, int <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>)</td></tr>
<tr class="separator:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aff93a53ab4054e4a16e471811a1e0" id="r_a13aff93a53ab4054e4a16e471811a1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13aff93a53ab4054e4a16e471811a1e0">getGatherVecOpcode</a> (<a class="el" href="classbool.html">bool</a> IsScaled, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="classbool.html">bool</a> NeedsExtend)</td></tr>
<tr class="separator:a13aff93a53ab4054e4a16e471811a1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175c70d16f03b83cc9b3dd7d09dfcc2d" id="r_a175c70d16f03b83cc9b3dd7d09dfcc2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a175c70d16f03b83cc9b3dd7d09dfcc2d">getScatterVecOpcode</a> (<a class="el" href="classbool.html">bool</a> IsScaled, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="classbool.html">bool</a> NeedsExtend)</td></tr>
<tr class="separator:a175c70d16f03b83cc9b3dd7d09dfcc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826a885b5bd89966db69c1bd9f57d25e" id="r_a826a885b5bd89966db69c1bd9f57d25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a826a885b5bd89966db69c1bd9f57d25e">getSignExtendedGatherOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a826a885b5bd89966db69c1bd9f57d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c14430e2e133ffba97e8704491f847" id="r_ad6c14430e2e133ffba97e8704491f847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6c14430e2e133ffba97e8704491f847">getGatherScatterIndexIsExtended</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>)</td></tr>
<tr class="separator:ad6c14430e2e133ffba97e8704491f847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8684d14c11c0d5069e6a55cec7e67981" id="r_a8684d14c11c0d5069e6a55cec7e67981"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8684d14c11c0d5069e6a55cec7e67981">selectGatherScatterAddrMode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classbool.html">bool</a> IsGather, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8684d14c11c0d5069e6a55cec7e67981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110b1e3bbc8037545ca4a7440a681b1" id="r_a4110b1e3bbc8037545ca4a7440a681b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea" id="r_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a> (CallingConv::ID CC)</td></tr>
<tr class="memdesc:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <br /></td></tr>
<tr class="separator:a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504" id="r_ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (CallingConv::ID CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf668b25006ed7fd3e0b86681aa0e5e1" id="r_abf668b25006ed7fd3e0b86681aa0e5e1"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, uint64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf668b25006ed7fd3e0b86681aa0e5e1">lookThroughSignExtension</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val)</td></tr>
<tr class="separator:abf668b25006ed7fd3e0b86681aa0e5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07d5efbe94a4af292ffa12c5e9de0e5" id="r_ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int &amp;ExtraSteps)</td></tr>
<tr class="separator:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ce09c231d7ca9cfe90971a604cafce" id="r_ac5ce09c231d7ca9cfe90971a604cafce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)</td></tr>
<tr class="separator:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae138473fc11097221f02e42677663dc" id="r_aae138473fc11097221f02e42677663dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae138473fc11097221f02e42677663dc">WidenVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae138473fc11097221f02e42677663dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class.  <br /></td></tr>
<tr class="separator:aae138473fc11097221f02e42677663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94d01adfba8b1a65f781ecd925111ea" id="r_ae94d01adfba8b1a65f781ecd925111ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V)</td></tr>
<tr class="memdesc:ae94d01adfba8b1a65f781ecd925111ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction.  <br /></td></tr>
<tr class="separator:ae94d01adfba8b1a65f781ecd925111ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900" id="r_a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547dd3b2c2f8064c78de596bd957c92" id="r_a0547dd3b2c2f8064c78de596bd957c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a0547dd3b2c2f8064c78de596bd957c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670137fe83c1213c3c2e82b8144e9af3" id="r_a670137fe83c1213c3c2e82b8144e9af3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a670137fe83c1213c3c2e82b8144e9af3">isWideDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;DupLaneOp)</td></tr>
<tr class="memdesc:a670137fe83c1213c3c2e82b8144e9af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type.  <br /></td></tr>
<tr class="separator:a670137fe83c1213c3c2e82b8144e9af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebdafbae1fdc29135b25d537a89cd61" id="r_a9ebdafbae1fdc29135b25d537a89cd61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> &amp;ReverseEXT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c" id="r_a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:a195d7dc249759221f9ee792a901a462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <br /></td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14c27fea2964289d4310614a18788e5" id="r_ad14c27fea2964289d4310614a18788e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad14c27fea2964289d4310614a18788e5">isZIPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:ad14c27fea2964289d4310614a18788e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c927e76bc590a0a6f0ee9df64a7176" id="r_a38c927e76bc590a0a6f0ee9df64a7176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57aa158e655e87bc9db644d26bdcc6" id="r_a3f57aa158e655e87bc9db644d26bdcc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6419fc209e6d03e89a3bb8b3675a6" id="r_af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5254c39b86764ce2ca093701342756" id="r_a3b5254c39b86764ce2ca093701342756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:a3b5254c39b86764ce2ca093701342756"><td class="mdescLeft">&#160;</td><td class="mdescRight">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:a3b5254c39b86764ce2ca093701342756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1476240ebd4bc1b48535567993515fb" id="r_ad1476240ebd4bc1b48535567993515fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ad1476240ebd4bc1b48535567993515fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:ad1476240ebd4bc1b48535567993515fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db00b480bde7c4005a6d9091b8648d2" id="r_a5db00b480bde7c4005a6d9091b8648d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int NumInputElements, <a class="el" href="classbool.html">bool</a> &amp;DstIsLeft, int &amp;Anomaly)</td></tr>
<tr class="separator:a5db00b480bde7c4005a6d9091b8648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016f7b15a2e335153beb2421ac622ce5" id="r_a016f7b15a2e335153beb2421ac622ce5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SplitLHS)</td></tr>
<tr class="separator:a016f7b15a2e335153beb2421ac622ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b61f0543f51a5dca686a9f9f258240" id="r_a95b61f0543f51a5dca686a9f9f258240"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a95b61f0543f51a5dca686a9f9f258240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab412ed28f090cbd85f13e2dbf3a52377" id="r_ab412ed28f090cbd85f13e2dbf3a52377"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> PFEntry, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ab412ed28f090cbd85f13e2dbf3a52377"><td class="mdescLeft">&#160;</td><td class="mdescRight">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle.  <br /></td></tr>
<tr class="separator:ab412ed28f090cbd85f13e2dbf3a52377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cdd12114b2452d5dc26ab23460bb60" id="r_a07cdd12114b2452d5dc26ab23460bb60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07cdd12114b2452d5dc26ab23460bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f064ee27555e0a70ef944b728969ce9" id="r_a3f064ee27555e0a70ef944b728969ce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> EltType)</td></tr>
<tr class="separator:a3f064ee27555e0a70ef944b728969ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd62ec61571d2805d0d609d279a3e3e" id="r_a5bd62ec61571d2805d0d609d279a3e3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bd62ec61571d2805d0d609d279a3e3e">constructDup</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int Lane, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4f153e2f8d9dd1c45d089ea3c7499f" id="r_a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits)</td></tr>
<tr class="separator:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b49fd007d3e59011c1e924579f3a80" id="r_a52b49fd007d3e59011c1e924579f3a80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a52b49fd007d3e59011c1e924579f3a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed120dd6850080b309b6054efd2b142b" id="r_aed120dd6850080b309b6054efd2b142b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *LHS=nullptr)</td></tr>
<tr class="separator:aed120dd6850080b309b6054efd2b142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce50ef77513b8bd1cbeb48b4d9339d" id="r_a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *LHS=nullptr)</td></tr>
<tr class="separator:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b6b0ccb484e79d3d1558e8d9c12cd8" id="r_a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e427e6bf5d495e92fbbe9ba86e9990" id="r_a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41506ddab8a425491f9ebf969036eb84" id="r_a41506ddab8a425491f9ebf969036eb84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a41506ddab8a425491f9ebf969036eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab17595c13740973595e3e453704985a" id="r_aab17595c13740973595e3e453704985a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec, uint64_t &amp;ConstVal)</td></tr>
<tr class="separator:aab17595c13740973595e3e453704985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62766c75f88612ffa652342472e755f6" id="r_a62766c75f88612ffa652342472e755f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a62766c75f88612ffa652342472e755f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254b0db030fe653dbe78f9336bf97c39" id="r_a254b0db030fe653dbe78f9336bf97c39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a254b0db030fe653dbe78f9336bf97c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06205ea56e17027e23e321056e351c58" id="r_a06205ea56e17027e23e321056e351c58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a06205ea56e17027e23e321056e351c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa445306c81581d7e08af58dc6e82" id="r_a46baa445306c81581d7e08af58dc6e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a46baa445306c81581d7e08af58dc6e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee" id="r_a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a8488e7918427cbc59c4216e0249bc8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value.  <br /></td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34aa0262dce6014056d3d3be02682af" id="r_ad34aa0262dce6014056d3d3be02682af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isLong, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:ad34aa0262dce6014056d3d3be02682af"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation.  <br /></td></tr>
<tr class="separator:ad34aa0262dce6014056d3d3be02682af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ce20d2138535663fed2e0fcc5ec604" id="r_a03ce20d2138535663fed2e0fcc5ec604"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isNarrow, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a03ce20d2138535663fed2e0fcc5ec604"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation.  <br /></td></tr>
<tr class="separator:a03ce20d2138535663fed2e0fcc5ec604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bdf0d462d6df94d15c1763169f4cf1" id="r_a01bdf0d462d6df94d15c1763169f4cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classbool.html">bool</a> NoNans, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390c8a9d3a6ed6f269b74f7be888638" id="r_a3390c8a9d3a6ed6f269b74f7be888638"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9" id="r_a430025e146710444567fa8bd1da2d3a9"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumVecs&gt; </td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a430025e146710444567fa8bd1da2d3a9">setInfoSVEStN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, AArch64TargetLowering::IntrinsicInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;CI)</td></tr>
<tr class="memdesc:a430025e146710444567fa8bd1da2d3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics.  <br /></td></tr>
<tr class="separator:a430025e146710444567fa8bd1da2d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1749fedeab78f694e83d8e6672b40a3b" id="r_a1749fedeab78f694e83d8e6672b40a3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:a1749fedeab78f694e83d8e6672b40a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements.  <br /></td></tr>
<tr class="separator:a1749fedeab78f694e83d8e6672b40a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34998313b61266257a43201da0dd344c" id="r_a34998313b61266257a43201da0dd344c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34998313b61266257a43201da0dd344c">areExtractExts</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Ext2)</td></tr>
<tr class="memdesc:a34998313b61266257a43201da0dd344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements.  <br /></td></tr>
<tr class="separator:a34998313b61266257a43201da0dd344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae076239dfaf8887811009871f69f4b0e" id="r_ae076239dfaf8887811009871f69f4b0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae076239dfaf8887811009871f69f4b0e">isOperandOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op)</td></tr>
<tr class="memdesc:ae076239dfaf8887811009871f69f4b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op could be used with vmull_high_p64 intrinsic.  <br /></td></tr>
<tr class="separator:ae076239dfaf8887811009871f69f4b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcfd956b0c1d690e633ef4954123100" id="r_abdcfd956b0c1d690e633ef4954123100"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdcfd956b0c1d690e633ef4954123100">areOperandsOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:abdcfd956b0c1d690e633ef4954123100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic.  <br /></td></tr>
<tr class="separator:abdcfd956b0c1d690e633ef4954123100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7d7856b86905a5ce055fb23d0c9b2" id="r_aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0.  <br /></td></tr>
<tr class="separator:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8fbde7afd8f90c51d6001d0144b1c8" id="r_a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d8fbde7afd8f90c51d6001d0144b1c8">performVecReduceAddCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST)</td></tr>
<tr class="separator:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d640b8bc455b780b11162bc8c068a0" id="r_a36d640b8bc455b780b11162bc8c068a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36d640b8bc455b780b11162bc8c068a0">performABSCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a36d640b8bc455b780b11162bc8c068a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52bce44713165c831945178e1d5f696" id="r_ac52bce44713165c831945178e1d5f696"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac52bce44713165c831945178e1d5f696">performXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac52bce44713165c831945178e1d5f696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f75ea2cf217af622b3035de5299a08" id="r_a63f75ea2cf217af622b3035de5299a08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> S)</td></tr>
<tr class="separator:a63f75ea2cf217af622b3035de5299a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee5a0e7a482b24c589ce63deb090ee1" id="r_a2ee5a0e7a482b24c589ce63deb090ee1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ee5a0e7a482b24c589ce63deb090ee1">calculatePreExtendType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2ee5a0e7a482b24c589ce63deb090ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>.  <br /></td></tr>
<tr class="separator:a2ee5a0e7a482b24c589ce63deb090ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee552fbd0398a34a06c67ab69ec657af" id="r_aee552fbd0398a34a06c67ab69ec657af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee552fbd0398a34a06c67ab69ec657af">performCommonVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> VectorShuffle, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aee552fbd0398a34a06c67ab69ec657af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a dup(sext/zext) node pattern into sext/zext(dup) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <br /></td></tr>
<tr class="separator:aee552fbd0398a34a06c67ab69ec657af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e28ca1530af0a13768a0e242e5fe59" id="r_aa4e28ca1530af0a13768a0e242e5fe59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4e28ca1530af0a13768a0e242e5fe59">performMulVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Mul, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa4e28ca1530af0a13768a0e242e5fe59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <br /></td></tr>
<tr class="separator:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ab6672869d33da27a1fb4f09602dd7" id="r_a08ab6672869d33da27a1fb4f09602dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08ab6672869d33da27a1fb4f09602dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410" id="r_a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2c7cb1ec66776cd548c9ea8fdd5f0" id="r_a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7054eb07a4962c7516115555800c017" id="r_aa7054eb07a4962c7516115555800c017"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa7054eb07a4962c7516115555800c017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion.  <br /></td></tr>
<tr class="separator:aa7054eb07a4962c7516115555800c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2ff9339217d23796a7456110eb52a" id="r_a20a2ff9339217d23796a7456110eb52a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a20a2ff9339217d23796a7456110eb52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point divide by power of two into fixed-point to floating-point conversion.  <br /></td></tr>
<tr class="separator:a20a2ff9339217d23796a7456110eb52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb" id="r_a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ShiftAmount, <a class="el" href="classbool.html">bool</a> &amp;FromHi)</td></tr>
<tr class="memdesc:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An EXTR instruction is made up of two shifts, ORed together.  <br /></td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3" id="r_ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair.  <br /></td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56843b3d852a4e9f2f405861a3a570a" id="r_ad56843b3d852a4e9f2f405861a3a570a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad56843b3d852a4e9f2f405861a3a570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686271526f19f076baac6864c3fefc83" id="r_a686271526f19f076baac6864c3fefc83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a686271526f19f076baac6864c3fefc83">performORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a686271526f19f076baac6864c3fefc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec601d177f33c89713cff3857f97aa77" id="r_aec601d177f33c89713cff3857f97aa77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT)</td></tr>
<tr class="separator:aec601d177f33c89713cff3857f97aa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267cdbd87c30830568cb74844b0e489c" id="r_a267cdbd87c30830568cb74844b0e489c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a267cdbd87c30830568cb74844b0e489c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9ecc144bf0b95267b353d6ddf5b9b" id="r_a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3bcdae16fdf5e4138a9e35211c514c" id="r_a1b3bcdae16fdf5e4138a9e35211c514c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b3bcdae16fdf5e4138a9e35211c514c">performSRLCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a1b3bcdae16fdf5e4138a9e35211c514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ef005836c26e6905544ead525f1112" id="r_aa6ef005836c26e6905544ead525f1112"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6ef005836c26e6905544ead525f1112">performVectorTruncateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa6ef005836c26e6905544ead525f1112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b71e82eb6d0048dc18a58df8bc97baf" id="r_a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b71e82eb6d0048dc18a58df8bc97baf">hasPairwiseAdd</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> FullFP16)</td></tr>
<tr class="separator:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8442e71ddab42e8c87c75904cc8c0e" id="r_aea8442e71ddab42e8c87c75904cc8c0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea8442e71ddab42e8c87c75904cc8c0e">performExtractVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aea8442e71ddab42e8c87c75904cc8c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4e8ce89b104f162a8900ab94461e95" id="r_a8d4e8ce89b104f162a8900ab94461e95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d4e8ce89b104f162a8900ab94461e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aec95090eff4dcf6f51e0991ecc60e" id="r_aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2caac341848f2601e62da4fed020063" id="r_ac2caac341848f2601e62da4fed020063"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2caac341848f2601e62da4fed020063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7427237c74674e338a5baf351956f98" id="r_ae7427237c74674e338a5baf351956f98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae7427237c74674e338a5baf351956f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f95075554b414bb1d785124a656e2" id="r_a0d5f95075554b414bb1d785124a656e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d5f95075554b414bb1d785124a656e2">isSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="unionSetCCInfo.html">SetCCInfo</a>)</td></tr>
<tr class="memdesc:a0d5f95075554b414bb1d785124a656e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one.  <br /></td></tr>
<tr class="separator:a0d5f95075554b414bb1d785124a656e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16033fb6e8c75e0dccb0cda82ec1158" id="r_ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e132c04f973b024b815eaad19165f" id="r_a434e132c04f973b024b815eaad19165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a434e132c04f973b024b815eaad19165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad657d5a1d3a2813dbd073c235119c7e8" id="r_ad657d5a1d3a2813dbd073c235119c7e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad657d5a1d3a2813dbd073c235119c7e8">performUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f98b53c5b71c7bd8791e5156b340e" id="r_ad11f98b53c5b71c7bd8791e5156b340e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aff2bc20e8eb833e03b606b42bc446" id="r_a83aff2bc20e8eb833e03b606b42bc446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83aff2bc20e8eb833e03b606b42bc446">performAddSubCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83aff2bc20e8eb833e03b606b42bc446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc515df450408045fd43835105d0c6ed" id="r_adc515df450408045fd43835105d0c6ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc515df450408045fd43835105d0c6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0fb69928bec544ec83f90f26393521" id="r_aad0fb69928bec544ec83f90f26393521"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aad0fb69928bec544ec83f90f26393521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae856ed3494d62692bb06a4d96dc33f" id="r_aaae856ed3494d62692bb06a4d96dc33f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a> (<a class="el" href="classunsigned.html">unsigned</a> Mask, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaae856ed3494d62692bb06a4d96dc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8e13b821b9ba9b453c82ac0a356b82" id="r_a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293602509a91b24af2a2d56204ff5e1" id="r_a5293602509a91b24af2a2d56204ff5e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5293602509a91b24af2a2d56204ff5e1">LowerSVEIntrinsicIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5293602509a91b24af2a2d56204ff5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa6fc960b3aa12be602d53c619db3fe" id="r_a5fa6fc960b3aa12be602d53c619db3fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fa6fc960b3aa12be602d53c619db3fe">LowerSVEIntrinsicDUP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaae576935c3d68f63d9207bd5da494" id="r_a4eaae576935c3d68f63d9207bd5da494"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4eaae576935c3d68f63d9207bd5da494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f57690dd5d9df763d5b75d14bc47fd" id="r_a05f57690dd5d9df763d5b75d14bc47fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05f57690dd5d9df763d5b75d14bc47fd">tryConvertSVEWideCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab013d8b8b54d9682107b04173e54333a" id="r_ab013d8b8b54d9682107b04173e54333a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab013d8b8b54d9682107b04173e54333a">getPTest</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Pg, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>)</td></tr>
<tr class="separator:ab013d8b8b54d9682107b04173e54333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade199a6ca80a92917720916398f22963" id="r_ade199a6ca80a92917720916398f22963"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade199a6ca80a92917720916398f22963">combineSVEReductionInt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ade199a6ca80a92917720916398f22963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8762f1b4293f84b4f55ba7e2ee15924a" id="r_a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8762f1b4293f84b4f55ba7e2ee15924a">combineSVEReductionFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769d7f599c512004a3f5d71e0ef7a8ed" id="r_a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a769d7f599c512004a3f5d71e0ef7a8ed">combineSVEReductionOrderedFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d77f83e905f1443a69bcdef6f27a0af" id="r_a3d77f83e905f1443a69bcdef6f27a0af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d77f83e905f1443a69bcdef6f27a0af">convertMergedOpToPredOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> PredOpc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d77f83e905f1443a69bcdef6f27a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a8dd3a4e9b403d57b68b5cbda46e6" id="r_af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4765786a8a3de00320df895defc3250" id="r_ad4765786a8a3de00320df895defc3250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4765786a8a3de00320df895defc3250">performExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4765786a8a3de00320df895defc3250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f067c980840336e15888700870c6a" id="r_a6a7f067c980840336e15888700870c6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <a class="el" href="classunsigned.html">unsigned</a> NumVecElts)</td></tr>
<tr class="separator:a6a7f067c980840336e15888700870c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b15e3bc244c5fde8d06c39e9fc7ef6d" id="r_a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ContentTy)</td></tr>
<tr class="separator:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b49e80a5c71aff0a4a6d6a637cafe3f" id="r_a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">performLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80d9ad70fe74f3136dd25a2eee1c47" id="r_aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284" id="r_aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> Opcode&gt; </td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#aae814004d3aa90fb312b7ac62cedb284">performLD1ReplicateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aae814004d3aa90fb312b7ac62cedb284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d287a92051d679a9eb264a553c64ffd" id="r_a6d287a92051d679a9eb264a553c64ffd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d287a92051d679a9eb264a553c64ffd">performST1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d287a92051d679a9eb264a553c64ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13534e47159f35c97e261aac72664214" id="r_a13534e47159f35c97e261aac72664214"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a13534e47159f35c97e261aac72664214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670f21ebeafbaab3f4b34c8140b8dc8" id="r_a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  <br /></td></tr>
<tr class="separator:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cd060277e4cb924783db572374c66" id="r_a824cd060277e4cb924783db572374c66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a824cd060277e4cb924783db572374c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of a scalar to a vector store by scalar stores of the scalar value.  <br /></td></tr>
<tr class="separator:a824cd060277e4cb924783db572374c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbdb7f279f14b5f7ff6d7d9a2a97765" id="r_a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ed80cfde5ce9d55d55eeb139846c" id="r_a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d19ed80cfde5ce9d55d55eeb139846c">performUzpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf7e16d7027d0bbbc9d4e8bf100840" id="r_abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classbool.html">bool</a> IsLaneOp)</td></tr>
<tr class="memdesc:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R.  <br /></td></tr>
<tr class="separator:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d1ec901199f063d121240273fa137d" id="r_ac0d1ec901199f063d121240273fa137d"><td class="memItemLeft" align="right" valign="top">return DAG&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0d1ec901199f063d121240273fa137d">getNode</a> (<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d">getOpcode</a>(), <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, DAG.getVTList(<a class="el" href="ELFYAML_8cpp.html#a2a91b094e777dacc21de2a7f35da6805">MVT::Other</a>), <a class="el" href="#a85e7f80ef392221d30f654d862f64d65">Ops</a>)</td></tr>
<tr class="separator:ac0d1ec901199f063d121240273fa137d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc79d910ff0fc7b422504d298d33e27" id="r_a5cc79d910ff0fc7b422504d298d33e27"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cc79d910ff0fc7b422504d298d33e27">ReplaceBITCASTResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5cc79d910ff0fc7b422504d298d33e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be0086aa7ffce797f40ad2eefd2ec1a" id="r_a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> InterOp, <a class="el" href="classunsigned.html">unsigned</a> AcrossOp)</td></tr>
<tr class="separator:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd5aff41893fe53fb76f2a9081ece5" id="r_a08cd5aff41893fe53fb76f2a9081ece5"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08cd5aff41893fe53fb76f2a9081ece5">splitInt128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a08cd5aff41893fe53fb76f2a9081ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca815d84ffc0bd9719d54ef89a51e8e4" id="r_aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32739f322e03782811f33bc367f9bc3b" id="r_a32739f322e03782811f33bc367f9bc3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a32739f322e03782811f33bc367f9bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93ec3787ee50cae64d7e3787dc4daaa" id="r_ae93ec3787ee50cae64d7e3787dc4daaa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae93ec3787ee50cae64d7e3787dc4daaa">UseTlsOffset</a> (<a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:ae93ec3787ee50cae64d7e3787dc4daaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10930c52b74a578790352742b8139389" id="r_a10930c52b74a578790352742b8139389"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10930c52b74a578790352742b8139389">getContainerForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a10930c52b74a578790352742b8139389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a18462f9529b0e75812794eeedbb5f" id="r_a68a18462f9529b0e75812794eeedbb5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68a18462f9529b0e75812794eeedbb5f">getPredicateForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a68a18462f9529b0e75812794eeedbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f640528921c3098a4dbaeef460e2ae" id="r_a94f640528921c3098a4dbaeef460e2ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94f640528921c3098a4dbaeef460e2ae">getPredicateForScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a94f640528921c3098a4dbaeef460e2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238c0945ce9c3ba4fd71439a8c316c6" id="r_aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa238c0945ce9c3ba4fd71439a8c316c6">getPredicateForVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad979c12cf8b226899e08c1c0d8bfdf8a" id="r_ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad979c12cf8b226899e08c1c0d8bfdf8a">convertToScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb001768f7eb9930ca97753a1e39e5e0" id="r_afb001768f7eb9930ca97753a1e39e5e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb001768f7eb9930ca97753a1e39e5e0">convertFromScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:afb001768f7eb9930ca97753a1e39e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a02f6de82e3085eef9b1ad0ebe9b2d500" id="r_a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="mdescLeft">&#160;</td><td class="mdescRight">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags  <br /></td></tr>
<tr class="separator:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665697d954db3756f083f5db4cafe5dc" id="r_a665697d954db3756f083f5db4cafe5dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classbool.html">bool</a> &amp;CanNegate, <a class="el" href="classbool.html">bool</a> &amp;MustBeFirst, <a class="el" href="classbool.html">bool</a> WillNegate, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a665697d954db3756f083f5db4cafe5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.  <br /></td></tr>
<tr class="separator:a665697d954db3756f083f5db4cafe5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e5dcf7ccf9ec2b6922f24c012a08a" id="r_a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, <a class="el" href="classbool.html">bool</a> Negate, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate)</td></tr>
<tr class="memdesc:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.  <br /></td></tr>
<tr class="separator:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25c3ad8dd30f33b93e7540b8fbd27df" id="r_af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC)</td></tr>
<tr class="memdesc:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit expression as a conjunction (a series of CCMP/CFCMP ops).  <br /></td></tr>
<tr class="separator:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ab1bfc45744f3a9f8a6245e6f72ae10ac" id="r_ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1bfc45744f3a9f8a6245e6f72ae10ac">EnableAArch64ELFLocalDynamicTLSGeneration</a> (&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false))</td></tr>
<tr class="separator:ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d7a38420699a48e96b1e3b390abf80" id="r_a36d7a38420699a48e96b1e3b390abf80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36d7a38420699a48e96b1e3b390abf80">EnableOptimizeLogicalImm</a> (&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:a36d7a38420699a48e96b1e3b390abf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9930bfb993007ad032f5cc9100b2d8d" id="r_af9930bfb993007ad032f5cc9100b2d8d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9930bfb993007ad032f5cc9100b2d8d">EnableCombineMGatherIntrinsics</a> (&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>))</td></tr>
<tr class="separator:af9930bfb993007ad032f5cc9100b2d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d47ae29d47b14b759625ee38930cf" id="r_aee2d47ae29d47b14b759625ee38930cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = MVT::i32</td></tr>
<tr class="memdesc:aee2d47ae29d47b14b759625ee38930cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type used for condition codes.  <br /></td></tr>
<tr class="separator:aee2d47ae29d47b14b759625ee38930cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d78bedfca851b40bb3c1398830a932a" id="r_a9d78bedfca851b40bb3c1398830a932a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a> (<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a9d78bedfca851b40bb3c1398830a932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify <code>Addr</code> given that the top byte of it is ignored by HW during / address translation.  <br /></td></tr>
<tr class="separator:a9d78bedfca851b40bb3c1398830a932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e7f80ef392221d30f654d862f64d65" id="r_a85e7f80ef392221d30f654d862f64d65"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85e7f80ef392221d30f654d862f64d65">Ops</a> [1]</td></tr>
<tr class="separator:a85e7f80ef392221d30f654d862f64d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-lower&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00095">95</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a97de2baad077d3029a9cb8f211cf67c1" name="a97de2baad077d3029a9cb8f211cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de2baad077d3029a9cb8f211cf67c1">&#9670;&#160;</a></span>GET_REGISTER_MATCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGISTER_MATCHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07224">7224</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a3e769d29cd5e6ae3becf6fc0afec9e06" name="a3e769d29cd5e6ae3becf6fc0afec9e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e769d29cd5e6ae3becf6fc0afec9e06">&#9670;&#160;</a></span>LCALLNAME4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME4</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 2) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 4) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 8)</div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a3612a9f67cfd6294483557fe592ad037"><div class="ttname"><a href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a></div><div class="ttdeci">#define LCALLNAMES(A, B, N)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00233">llvm::AArch64TargetLowering::AArch64TargetLowering()</a>.</p>

</div>
</div>
<a id="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641" name="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">&#9670;&#160;</a></span>LCALLNAME5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME5</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 2)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 4) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 8) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 16)</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00233">llvm::AArch64TargetLowering::AArch64TargetLowering()</a>.</p>

</div>
</div>
<a id="a3612a9f67cfd6294483557fe592ad037" name="a3612a9f67cfd6294483557fe592ad037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3612a9f67cfd6294483557fe592ad037">&#9670;&#160;</a></span>LCALLNAMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAMES</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_RELAX, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_relax&quot;</span>);                                \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_REL, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_rel&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ_REL, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq_rel&quot;</span>);</div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fb469989985105371cdb192ac9a26f1" name="a8fb469989985105371cdb192ac9a26f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb469989985105371cdb192ac9a26f1">&#9670;&#160;</a></span>MAKE_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAKE_CASE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> V:                                                                      \</div>
<div class="line">    <span class="keywordflow">return</span> #V;</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01718">llvm::AArch64TargetLowering::getTargetNodeName()</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ada83aca5979cc25fd3af0d660cb50d3d" name="ada83aca5979cc25fd3af0d660cb50d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83aca5979cc25fd3af0d660cb50d3d">&#9670;&#160;</a></span>PredicateConstraint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f" name="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"></a>Upl&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0" name="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"></a>Upa&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474" name="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474"></a>Invalid&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07600">7600</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a938ec58a3fc5f05e1af0cf46d4924d96" name="a938ec58a3fc5f05e1af0cf46d4924d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938ec58a3fc5f05e1af0cf46d4924d96">&#9670;&#160;</a></span>addRequiredExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> addRequiredExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigTy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtTy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03332">3332</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03315">getExtensionTo64Bits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00177">llvm::EVT::is128BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03375">skipExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="a34998313b61266257a43201da0dd344c" name="a34998313b61266257a43201da0dd344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34998313b61266257a43201da0dd344c">&#9670;&#160;</a></span>areExtractExts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractExts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10909">10909</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l01605">llvm::PatternMatch::m_ZExtOrSExt()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10943">llvm::AArch64TargetLowering::shouldSinkOperands()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l16681">llvm::ARMTargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a1749fedeab78f694e83d8e6672b40a3b" name="a1749fedeab78f694e83d8e6672b40a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1749fedeab78f694e83d8e6672b40a3b">&#9670;&#160;</a></span>areExtractShuffleVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractShuffleVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10868">10868</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="TypeSize_8h_source.html#l00421">llvm::TypeSize::getFixedSize()</a>, <a class="el" href="Type_8cpp_source.html#l00122">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="Instructions_8cpp_source.html#l02188">llvm::ShuffleVectorInst::isExtractSubvectorMask()</a>, <a class="el" href="VE_8h_source.html#l00372">llvm::M1()</a>, <a class="el" href="PatternMatch_8h_source.html#l01508">llvm::PatternMatch::m_Shuffle()</a>, <a class="el" href="PatternMatch_8h_source.html#l00092">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10943">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="abdcfd956b0c1d690e633ef4954123100" name="abdcfd956b0c1d690e633ef4954123100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcfd956b0c1d690e633ef4954123100">&#9670;&#160;</a></span>areOperandsOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areOperandsOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10936">10936</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10925">isOperandOfVmullHighP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10943">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a2ee5a0e7a482b24c589ce63deb090ee1" name="a2ee5a0e7a482b24c589ce63deb090ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee5a0e7a482b24c589ce63deb090ee1">&#9670;&#160;</a></span>calculatePreExtendType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> calculatePreExtendType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Extend</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>. </p>
<p>In the case that <code>Extend</code> is a SIGN_EXTEND or a ZERO_EXTEND, the pre-extend type is pulled directly from the operand, while other extend operations need a bit more inspection to get this information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Extend</td><td>The SDNode from the DAG that represents the extend operation </td></tr>
    <tr><td class="paramname">DAG</td><td>The SelectionDAG hosting the <code>Extend</code> node</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The type representing the <code>Extend</code> source type, or <code><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a></code> if no valid type can be determined </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11808">11808</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00059">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00060">llvm::ISD::AssertZext</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02209">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11847">performCommonVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="a665697d954db3756f083f5db4cafe5dc" name="a665697d954db3756f083f5db4cafe5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665697d954db3756f083f5db4cafe5dc">&#9670;&#160;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CanNegate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MustBeFirst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>WillNegate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span><span class="paramdefsep"> = </span><span class="paramdefval">0</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the SETCC tests. (this means we can call <a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02440">2440</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02440">canEmitConjunction()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Depth</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02440">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02614">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea" name="a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">&#9670;&#160;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype">CallingConv::ID</td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04989">4989</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00647">llvm::AArch64CallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02776">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04994">mayTailCallThisCC()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00529">mayTailCallThisCC()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02767">mayTailCallThisCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03190">mayTailCallThisCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03211">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="a3f429073a46ec763cee3e892f2b6116e" name="a3f429073a46ec763cee3e892f2b6116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f429073a46ec763cee3e892f2b6116e">&#9670;&#160;</a></span>changeFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02128">2128</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01314">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01313">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01316">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01315">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01301">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01295">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01297">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01296">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01299">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01298">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01300">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01305">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01304">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01307">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01306">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01308">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01302">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02191">changeFPCCToANDAArch64CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02221">changeVectorFPCCToAArch64CC()</a>.</p>

</div>
</div>
<a id="aa8526c2421f7be2bffb71de4318a9fe6" name="aa8526c2421f7be2bffb71de4318a9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8526c2421f7be2bffb71de4318a9fe6">&#9670;&#160;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a DAG fp condition code to an AArch64 CC. </p>
<p>This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02191">2191</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02128">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00241">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01300">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::SETUEQ</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00243">llvm::AArch64CC::VC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a84b22e9412602b7ac342d65a53308f17" name="a84b22e9412602b7ac342d65a53308f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b22e9412602b7ac342d65a53308f17">&#9670;&#160;</a></span>changeIntCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeIntCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02100">2100</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01314">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01313">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01316">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01315">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01305">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01304">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01307">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01306">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a035894ecbe9618f59e48813449bbfc55" name="a035894ecbe9618f59e48813449bbfc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035894ecbe9618f59e48813449bbfc55">&#9670;&#160;</a></span>changeVectorFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeVectorFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions. </p>
<p>Fewer operations are available without a real NZCV register, so we have to use less efficient combinations to get the same effect. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02221">2221</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02128">changeFPCCToAArch64CC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01301">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01303">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01305">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01304">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01307">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01306">llvm::ISD::SETULT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01302">llvm::ISD::SETUO</a>.</p>

</div>
</div>
<a id="a8f8e13b821b9ba9b453c82ac0a356b82" name="a8f8e13b821b9ba9b453c82ac0a356b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8e13b821b9ba9b453c82ac0a356b82">&#9670;&#160;</a></span>combineAcrossLanesIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAcrossLanesIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13325">13325</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a8762f1b4293f84b4f55ba7e2ee15924a" name="a8762f1b4293f84b4f55ba7e2ee15924a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8762f1b4293f84b4f55ba7e2ee15924a">&#9670;&#160;</a></span>combineSVEReductionFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13497">13497</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ade199a6ca80a92917720916398f22963" name="ade199a6ca80a92917720916398f22963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade199a6ca80a92917720916398f22963">&#9670;&#160;</a></span>combineSVEReductionInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13478">13478</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00128">getPackedSVEVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a769d7f599c512004a3f5d71e0ef7a8ed" name="a769d7f599c512004a3f5d71e0ef7a8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769d7f599c512004a3f5d71e0ef7a8ed">&#9670;&#160;</a></span>combineSVEReductionOrderedFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionOrderedFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13514">13514</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00494">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a46baa445306c81581d7e08af58dc6e82" name="a46baa445306c81581d7e08af58dc6e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa445306c81581d7e08af58dc6e82">&#9670;&#160;</a></span>ConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">9460</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00152">llvm::AArch64ISD::FMOV</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00148">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00150">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00149">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09047">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09139">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09091">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09179">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09070">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09210">tryAdvSIMDModImm8()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09231">tryAdvSIMDModImmFP()</a>.</p>

</div>
</div>
<a id="a5bd62ec61571d2805d0d609d279a3e3e" name="a5bd62ec61571d2805d0d609d279a3e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd62ec61571d2805d0d609d279a3e3e">&#9670;&#160;</a></span>constructDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> constructDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08735">8735</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02013">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01125">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00487">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00196">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07940">WidenVector()</a>.</p>

</div>
</div>
<a id="afb001768f7eb9930ca97753a1e39e5e0" name="afb001768f7eb9930ca97753a1e39e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb001768f7eb9930ca97753a1e39e5e0">&#9670;&#160;</a></span>convertFromScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFromScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16839">16839</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="a3d77f83e905f1443a69bcdef6f27a0af" name="a3d77f83e905f1443a69bcdef6f27a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d77f83e905f1443a69bcdef6f27a0af">&#9670;&#160;</a></span>convertMergedOpToPredOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertMergedOpToPredOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>PredOpc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13540">13540</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01125">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::PTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad979c12cf8b226899e08c1c0d8bfdf8a" name="ad979c12cf8b226899e08c1c0d8bfdf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad979c12cf8b226899e08c1c0d8bfdf8a">&#9670;&#160;</a></span>convertToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16828">16828</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00527">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>.</p>

</div>
</div>
<a id="aca815d84ffc0bd9719d54ef89a51e8e4" name="aca815d84ffc0bd9719d54ef89a51e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca815d84ffc0bd9719d54ef89a51e8e4">&#9670;&#160;</a></span>createGPRPairNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createGPRPairNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16087">16087</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01247">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08217">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00241">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00608">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00243">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16104">ReplaceCMP_SWAP_128Results()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l09647">ReplaceCMP_SWAP_64Results()</a>.</p>

</div>
</div>
<a id="a0194fe7dca15bfabd4f391e01ba7606d" name="a0194fe7dca15bfabd4f391e01ba7606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0194fe7dca15bfabd4f391e01ba7606d">&#9670;&#160;</a></span>emitComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02286">2286</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::ADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00127">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::FCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00438">llvm::AArch64Subtarget::hasFullFP16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02270">isCMN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09085">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00126">MVT_CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08575">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a02f6de82e3085eef9b1ad0ebe9b2d500" name="a02f6de82e3085eef9b1ad0ebe9b2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6de82e3085eef9b1ad0ebe9b2d500">&#9670;&#160;</a></span>emitConditionalComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConditionalComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>CCOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Predicate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags </p>
<p>A counterexample is "or (and A B) (and C D)" which translates to not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we can only implement 1 of the inner (not) operations, but not both! Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02392">2392</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::CCMP</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::FCCMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00294">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00438">llvm::AArch64Subtarget::hasFullFP16()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09085">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00126">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="af25c3ad8dd30f33b93e7540b8fbd27df" name="af25c3ad8dd30f33b93e7540b8fbd27df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25c3ad8dd30f33b93e7540b8fbd27df">&#9670;&#160;</a></span>emitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit expression as a conjunction (a series of CCMP/CFCMP ops). </p>
<p>In some cases this is even possible with OR operations in the expression. See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02614">2614</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02440">canEmitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a588e5dcf7ccf9ec2b6922f24c012a08a" name="a588e5dcf7ccf9ec2b6922f24c012a08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e5dcf7ccf9ec2b6922f24c012a08a">&#9670;&#160;</a></span>emitConjunctionRec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunctionRec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Negate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>CCOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Predicate</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. Tries to transform the given i1 producing node <code>Val</code> to a series compare and conditional compare operations. </p><dl class="section return"><dt>Returns</dt><dd>an NZCV flags producing node and sets <code>OutCC</code> to the flags that should be tested or returns SDValue() if transformation was not possible. <code>Negate</code> is true if we want this sub-tree being negated just by changing SETCC conditions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">2502</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00250">llvm::AArch64CC::AL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02440">canEmitConjunction()</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02191">changeFPCCToANDAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02100">changeIntCCToAArch64CC()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02286">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02392">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00692">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02614">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="ad57c14466df9ca7e050fb6e324867538" name="ad57c14466df9ca7e050fb6e324867538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c14466df9ca7e050fb6e324867538">&#9670;&#160;</a></span>emitStrictFPComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitStrictFPComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSignaling</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02275">2275</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00392">llvm::AArch64ISD::STRICT_FCMP</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00393">llvm::AArch64ISD::STRICT_FCMPE</a>.</p>

</div>
</div>
<a id="a01bdf0d462d6df94d15c1763169f4cf1" name="a01bdf0d462d6df94d15c1763169f4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bdf0d462d6df94d15c1763169f4cf1">&#9670;&#160;</a></span>EmitVectorComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitVectorComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NoNans</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10174">10174</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00196">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00197">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00198">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00208">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00209">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00203">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00213">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00214">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00246">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01305">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00248">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00244">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00249">llvm::AArch64CC::LE</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00245">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00247">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00240">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09047">resolveBuildVector()</a>.</p>

</div>
</div>
<a id="a4c7c1562b50655523bd71e7f3b04d3eb" name="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c1562b50655523bd71e7f3b04d3eb">&#9670;&#160;</a></span>findEXTRHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShiftAmount</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>FromHi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>An EXTR instruction is made up of two shifts, ORed together. </p>
<p>This helper searches for and classifies those shifts. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12283">12283</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00608">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12305">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a id="aa8e7d7856b86905a5ce055fb23d0c9b2" name="aa8e7d7856b86905a5ce055fb23d0c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7d7856b86905a5ce055fb23d0c9b2">&#9670;&#160;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11635">11635</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00258">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::VASHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46662">combineXor()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11731">performXorCombine()</a>.</p>

</div>
</div>
<a id="ab412ed28f090cbd85f13e2dbf3a52377" name="ab412ed28f090cbd85f13e2dbf3a52377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab412ed28f090cbd85f13e2dbf3a52377">&#9670;&#160;</a></span>GeneratePerfectShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GeneratePerfectShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>PFEntry</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08557">8557</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00143">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00144">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00177">llvm::AArch64ISD::EXT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08557">GeneratePerfectShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07953">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07874">OP_COPY</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07876">OP_VDUP0</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07877">OP_VDUP1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07878">OP_VDUP2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07879">OP_VDUP3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07880">OP_VEXT1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07881">OP_VEXT2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07882">OP_VEXT3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07875">OP_VREV</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07887">OP_VTRNL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07888">OP_VTRNR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07883">OP_VUZPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07884">OP_VUZPR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07885">OP_VZIPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07886">OP_VZIPR</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00025">PerfectShuffleTable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00174">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00175">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00176">llvm::AArch64ISD::REV64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00172">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00170">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00171">llvm::AArch64ISD::UZP2</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07940">WidenVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00168">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::ZIP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08557">GeneratePerfectShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07958">GeneratePerfectShuffle()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08228">LowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a07cdd12114b2452d5dc26ab23460bb60" name="a07cdd12114b2452d5dc26ab23460bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cdd12114b2452d5dc26ab23460bb60">&#9670;&#160;</a></span>GenerateTBL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GenerateTBL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>ShuffleMask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08660">8660</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00272">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="af46d1ba5c3f2f00b06659c2ba7dc5c7c" name="af46d1ba5c3f2f00b06659c2ba7dc5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">&#9670;&#160;</a></span>getAArch64Cmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAArch64Cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AArch64cc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">2662</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02100">changeIntCCToAArch64CC()</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02286">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02614">emitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">getCmpOperandFoldingProfit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00449">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01666">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02270">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02252">isLegalArithImmed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01560">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01559">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00126">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01314">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01313">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01316">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01315">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01305">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01304">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01307">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01306">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01272">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13063">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="aff6d17d48a339288489d7149aeb21216" name="aff6d17d48a339288489d7149aeb21216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6d17d48a339288489d7149aeb21216">&#9670;&#160;</a></span>getAArch64XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; getAArch64XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02794">2794</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00238">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00239">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::MUL</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00571">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00570">llvm::ISD::MULHU</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00237">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00303">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00607">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00608">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00307">llvm::ISD::SSUBO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00304">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00312">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00308">llvm::ISD::USUBO</a>, <a class="el" href="InstrProf_8h_source.html#l00115">llvm::Value</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00242">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03027">LowerXALUO()</a>.</p>

</div>
</div>
<a id="a8a86d15e1fdf8466af2d669ffd5bf745" name="a8a86d15e1fdf8466af2d669ffd5bf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86d15e1fdf8466af2d669ffd5bf745">&#9670;&#160;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how profitable it is to fold a comparison's operand's shift and/or extension operations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02628">2628</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00607">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00608">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a10930c52b74a578790352742b8139389" name="a10930c52b74a578790352742b8139389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10930c52b74a578790352742b8139389">&#9670;&#160;</a></span>getContainerForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getContainerForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16719">16719</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00181">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00224">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00188">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a id="a3f064ee27555e0a70ef944b728969ce9" name="a3f064ee27555e0a70ef944b728969ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f064ee27555e0a70ef944b728969ce9">&#9670;&#160;</a></span>getDUPLANEOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getDUPLANEOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>EltType</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08722">8722</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00143">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00144">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae07d5efbe94a4af292ffa12c5e9de0e5" name="ae07d5efbe94a4af292ffa12c5e9de0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07d5efbe94a4af292ffa12c5e9de0e5">&#9670;&#160;</a></span>getEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEstimate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Operand</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtraSteps</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07453">7453</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00285">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00479">llvm::TargetLoweringBase::Unspecified</a>, <a class="el" href="MachineValueType_8h_source.html#l00139">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00153">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00154">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a4f87d8844454c664483111762bd8dab7" name="a4f87d8844454c664483111762bd8dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f87d8844454c664483111762bd8dab7">&#9670;&#160;</a></span>getExtensionTo64Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getExtensionTo64Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigVT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03315">3315</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00121">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03332">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08757">AddRequiredExtensionForVMULL()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08779">SkipLoadExtensionForVMULL()</a>.</p>

</div>
</div>
<a id="ae94d01adfba8b1a65f781ecd925111ea" name="ae94d01adfba8b1a65f781ecd925111ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94d01adfba8b1a65f781ecd925111ea">&#9670;&#160;</a></span>getExtFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getExtFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07953">7953</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08557">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07972">llvm::AArch64TargetLowering::ReconstructShuffle()</a>.</p>

</div>
</div>
<a id="ad6c14430e2e133ffba97e8704491f847" name="ad6c14430e2e133ffba97e8704491f847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c14430e2e133ffba97e8704491f847">&#9670;&#160;</a></span>getGatherScatterIndexIsExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> getGatherScatterIndexIsExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Index</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03909">3909</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00565">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a13aff93a53ab4054e4a16e471811a1e0" name="a13aff93a53ab4054e4a16e471811a1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aff93a53ab4054e4a16e471811a1e0">&#9670;&#160;</a></span>getGatherVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getGatherVecOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsScaled</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSigned</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NeedsExtend</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03841">3841</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00335">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00336">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00338">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="a62766c75f88612ffa652342472e755f6" name="a62766c75f88612ffa652342472e755f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62766c75f88612ffa652342472e755f6">&#9670;&#160;</a></span>getIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09281">9281</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, and <a class="el" href="Intrinsics_8h_source.html#l00374">llvm::Intrinsic::num_intrinsics</a>.</p>

<p class="reference">Referenced by <a class="el" href="Local_8cpp_source.html#l02865">collectBitParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05624">FindPreallocatedCall()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11783">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>, <a class="el" href="Attributor_8cpp_source.html#l00329">llvm::SubsumingPositionIterator::SubsumingPositionIterator()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13390">tryConvertSVEWideCompare()</a>.</p>

</div>
</div>
<a id="ac0d1ec901199f063d121240273fa137d" name="ac0d1ec901199f063d121240273fa137d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d1ec901199f063d121240273fa137d">&#9670;&#160;</a></span>getNode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return DAG getNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>-&gt;</td>          <td class="paramname"><span class="paramname"><em>getOpcode</em></span>(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a></td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DAG.</td>          <td class="paramname"><span class="paramname"><em>getVTList</em></span>MVT::Other, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a85e7f80ef392221d30f654d862f64d65">Ops</a></td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49236">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36356">combineX86ShufflesRecursively()</a>, <a class="el" href="GenericDomTree_8h_source.html#l00924">llvm::DominatorTreeBase&lt; NodeT, IsPostDom &gt;::dominates()</a>, <a class="el" href="MsgPackDocument_8cpp_source.html#l00030">llvm::msgpack::MapDocNode::find()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02308">llvm::PPC::get_VSPLTI_elt()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l00981">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::getBlockFreq()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l00985">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::getBlockProfileCount()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l01012">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::getFloatingBlockFreq()</a>, <a class="el" href="LazyCallGraph_8h_source.html#l01253">llvm::LazyCallGraph::Edge::getFunction()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l00999">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::isIrrLoopHeader()</a>, <a class="el" href="LegalizeDAG_8cpp_source.html#l05148">llvm::SelectionDAG::Legalize()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09158">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="ImmutableGraph_8h_source.html#l00425">llvm::GraphTraits&lt; ImmutableGraph&lt; NodeValueT, EdgeValueT &gt; * &gt;::nodes_begin()</a>, <a class="el" href="ImmutableGraph_8h_source.html#l00428">llvm::GraphTraits&lt; ImmutableGraph&lt; NodeValueT, EdgeValueT &gt; * &gt;::nodes_end()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l01399">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::print()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l01034">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::printBlockFreq()</a>, <a class="el" href="GenericDomTree_8h_source.html#l00936">llvm::DominatorTreeBase&lt; NodeT, IsPostDom &gt;::properlyDominates()</a>, <a class="el" href="SelectionDAGISel_8h_source.html#l00212">llvm::SelectionDAGISel::ReplaceUses()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02041">llvm::HvxSelector::selectShuffle()</a>, <a class="el" href="BlockFrequencyInfoImpl_8h_source.html#l01110">llvm::BlockFrequencyInfoImpl&lt; BlockT &gt;::setBlockFreq()</a>, and <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01827">willShiftRightEliminate()</a>.</p>

</div>
</div>
<a id="ad10dbef9a9ca0f0c0f10ac6c1ff581fa" name="ad10dbef9a9ca0f0c0f10ac6c1ff581fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">&#9670;&#160;</a></span>getPackedSVEVectorVT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a></td>          <td class="paramname"><span class="paramname"><em>EC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00153">153</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00181">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00188">llvm::MVT::nxv8i16</a>.</p>

</div>
</div>
<a id="a468ab481eae62623c2ef12e743b420b5" name="a468ab481eae62623c2ef12e743b420b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468ab481eae62623c2ef12e743b420b5">&#9670;&#160;</a></span>getPackedSVEVectorVT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00128">128</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00181">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00224">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00188">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13478">combineSVEReductionInt()</a>.</p>

</div>
</div>
<a id="a68a18462f9529b0e75812794eeedbb5f" name="a68a18462f9529b0e75812794eeedbb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a18462f9529b0e75812794eeedbb5f">&#9670;&#160;</a></span>getPredicateForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16744">16744</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00173">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::nxv2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00171">llvm::MVT::nxv4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00172">llvm::MVT::nxv8i1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::PTRUE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16820">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="a94f640528921c3098a4dbaeef460e2ae" name="a94f640528921c3098a4dbaeef460e2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f640528921c3098a4dbaeef460e2ae">&#9670;&#160;</a></span>getPredicateForScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16812">16812</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00102">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03533">getPTrue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16820">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="aa238c0945ce9c3ba4fd71439a8c316c6" name="aa238c0945ce9c3ba4fd71439a8c316c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa238c0945ce9c3ba4fd71439a8c316c6">&#9670;&#160;</a></span>getPredicateForVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16820">16820</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16744">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16812">getPredicateForScalableVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="aa83fc29419d3244b75d7a1d31d8d10d2" name="aa83fc29419d3244b75d7a1d31d8d10d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83fc29419d3244b75d7a1d31d8d10d2">&#9670;&#160;</a></span>getPromotedVTForPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPromotedVTForPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00168">168</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00324">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00181">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00188">llvm::MVT::nxv8i16</a>.</p>

</div>
</div>
<a id="ab013d8b8b54d9682107b04173e54333a" name="ab013d8b8b54d9682107b04173e54333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab013d8b8b54d9682107b04173e54333a">&#9670;&#160;</a></span>getPTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Pg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13454">13454</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00161">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00063">llvm::AArch64ISD::CSEL</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00932">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01259">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00307">llvm::AArch64ISD::PTEST</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a9e8f5ebe7b9c8e50171b610abef56677" name="a9e8f5ebe7b9c8e50171b610abef56677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8f5ebe7b9c8e50171b610abef56677">&#9670;&#160;</a></span>getPTrue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Pattern</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03533">3533</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00308">llvm::AArch64ISD::PTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16812">getPredicateForScalableVector()</a>.</p>

</div>
</div>
<a id="a3390c8a9d3a6ed6f269b74f7be888638" name="a3390c8a9d3a6ed6f269b74f7be888638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390c8a9d3a6ed6f269b74f7be888638">&#9670;&#160;</a></span>getReductionSDNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getReductionSDNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScalarOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10342">10342</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>.</p>

</div>
</div>
<a id="a175c70d16f03b83cc9b3dd7d09dfcc2d" name="a175c70d16f03b83cc9b3dd7d09dfcc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175c70d16f03b83cc9b3dd7d09dfcc2d">&#9670;&#160;</a></span>getScatterVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getScatterVecOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsScaled</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSigned</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NeedsExtend</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03864">3864</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00379">llvm::AArch64ISD::SST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00380">llvm::AArch64ISD::SST1_SCALED_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::SST1_SXTW_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00384">llvm::AArch64ISD::SST1_SXTW_SCALED_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00381">llvm::AArch64ISD::SST1_UXTW_PRED</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00383">llvm::AArch64ISD::SST1_UXTW_SCALED_PRED</a>.</p>

</div>
</div>
<a id="a826a885b5bd89966db69c1bd9f57d25e" name="a826a885b5bd89966db69c1bd9f57d25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826a885b5bd89966db69c1bd9f57d25e">&#9670;&#160;</a></span>getSignExtendedGatherOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getSignExtendedGatherOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03887">3887</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00341">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00335">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00336">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00338">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00350">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00344">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00345">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00347">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00349">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00346">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00348">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a2b15e3bc244c5fde8d06c39e9fc7ef6d" name="a2b15e3bc244c5fde8d06c39e9fc7ef6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">&#9670;&#160;</a></span>getSVEContainerType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getSVEContainerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>ContentTy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13873">13873</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00121">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00181">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00224">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00186">llvm::MVT::nxv2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00200">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00178">llvm::MVT::nxv2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00187">llvm::MVT::nxv4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00179">llvm::MVT::nxv4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00188">llvm::MVT::nxv8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00180">llvm::MVT::nxv8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13901">performLD1Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13981">performST1Combine()</a>.</p>

</div>
</div>
<a id="a8488e7918427cbc59c4216e0249bc8ee" name="a8488e7918427cbc59c4216e0249bc8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488e7918427cbc59c4216e0249bc8ee">&#9670;&#160;</a></span>getVShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ElementBits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10054">10054</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l01643">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l09847">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10074">isVShiftLImm()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06233">isVShiftLImm()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06247">isVShiftRImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10085">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="a7b71e82eb6d0048dc18a58df8bc97baf" name="a7b71e82eb6d0048dc18a58df8bc97baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b71e82eb6d0048dc18a58df8bc97baf">&#9670;&#160;</a></span>hasPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FullFP16</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12685">12685</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00371">llvm::ISD::FADD</a>, and <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12696">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b88feeb3710cc54997cad1540860f08" name="a7b88feeb3710cc54997cad1540860f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b88feeb3710cc54997cad1540860f08">&#9670;&#160;</a></span>isAddSubSExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03412">3412</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00692">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03400">isSignExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l08876">LowerMUL()</a>.</p>

</div>
</div>
<a id="a792e04e2a436db3281f42173654da414" name="a792e04e2a436db3281f42173654da414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e04e2a436db3281f42173654da414">&#9670;&#160;</a></span>isAddSubZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03423">3423</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00692">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03406">isZeroExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l08876">LowerMUL()</a>.</p>

</div>
</div>
<a id="aab17595c13740973595e3e453704985a" name="aab17595c13740973595e3e453704985a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab17595c13740973595e3e453704985a">&#9670;&#160;</a></span>isAllConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PotentialBVec</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>ConstVal</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09264">9264</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12614">performVectorTruncateCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09301">tryLowerToSLI()</a>.</p>

</div>
</div>
<a id="ade26f57722dfb847f2313d9674fa0cba" name="ade26f57722dfb847f2313d9674fa0cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26f57722dfb847f2313d9674fa0cba">&#9670;&#160;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02270">2270</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l09085">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02286">emitComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a016f7b15a2e335153beb2421ac622ce5" name="a016f7b15a2e335153beb2421ac622ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016f7b15a2e335153beb2421ac622ce5">&#9670;&#160;</a></span>isConcatMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConcatMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SplitLHS</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08507">8507</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08527">tryFormConcatFromShuffle()</a>.</p>

</div>
</div>
<a id="aec601d177f33c89713cff3857f97aa77" name="aec601d177f33c89713cff3857f97aa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec601d177f33c89713cff3857f97aa77">&#9670;&#160;</a></span>isConstantSplatVectorMaskForType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConstantSplatVectorMaskForType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12410">12410</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00121">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00294">llvm::MVT::SimpleTy</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00565">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="ae7427237c74674e338a5baf351956f98" name="ae7427237c74674e338a5baf351956f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7427237c74674e338a5baf351956f98">&#9670;&#160;</a></span>isEssentiallyExtractHighSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEssentiallyExtractHighSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12965">12965</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13150">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13209">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a6c49319d93381e455f0138e221896629" name="a6c49319d93381e455f0138e221896629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49319d93381e455f0138e221896629">&#9670;&#160;</a></span>isExtendedBUILD_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isExtendedBUILD_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isSigned</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03349">3349</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00485">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00461">llvm::isIntN()</a>, <a class="el" href="MathExtras_8h_source.html#l00456">llvm::isUIntN()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00919">llvm::SDNode::op_values()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03400">isSignExtended()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08718">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03406">isZeroExtended()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08728">isZeroExtended()</a>.</p>

</div>
</div>
<a id="a9ebdafbae1fdc29135b25d537a89cd61" name="a9ebdafbae1fdc29135b25d537a89cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebdafbae1fdc29135b25d537a89cd61">&#9670;&#160;</a></span>isEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ReverseEXT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08304">8304</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01525">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01631">llvm::APInt::getZExtValue()</a>, and <a class="el" href="APInt_8h_source.html#l01816">llvm::APInt::logBase2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a5db00b480bde7c4005a6d9091b8648d2" name="a5db00b480bde7c4005a6d9091b8648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db00b480bde7c4005a6d9091b8648d2">&#9670;&#160;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumInputElements</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstIsLeft</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Anomaly</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08468">8468</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0ed62699b7aa575737f0a85b362eaee2" name="a0ed62699b7aa575737f0a85b362eaee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed62699b7aa575737f0a85b362eaee2">&#9670;&#160;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>C</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02252">2252</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a2e4505ad2680dadef830f15ef8a28c16" name="a2e4505ad2680dadef830f15ef8a28c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4505ad2680dadef830f15ef8a28c16">&#9670;&#160;</a></span>isMergePassthruOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMergePassthruOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00199">199</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00310">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00311">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00312">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00313">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00314">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00098">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00099">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00114">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00100">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00101">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00102">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00110">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00109">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00105">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00106">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00108">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00115">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00112">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00111">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00116">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

</div>
</div>
<a id="ae076239dfaf8887811009871f69f4b0e" name="ae076239dfaf8887811009871f69f4b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae076239dfaf8887811009871f69f4b0e">&#9670;&#160;</a></span>isOperandOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOperandOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10925">10925</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="Constants_8h_source.html#l00133">llvm::ConstantInt::getValue()</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="PatternMatch_8h_source.html#l00101">llvm::PatternMatch::m_ConstantInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l01449">llvm::PatternMatch::m_ExtractElt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10936">areOperandsOfVmullHighP64()</a>.</p>

</div>
</div>
<a id="ad0581b9db1cc9ac63ca3c7eb944d4fd8" name="ad0581b9db1cc9ac63ca3c7eb944d4fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">&#9670;&#160;</a></span>isPackedVectorType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPackedVectorType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space. </p>
<p>For example, nxv2f16, nxv4f16 and nxv8f16 are legal types that belong to the same register class, but only nxv8f16 can be treated as a packed vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00190">190</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00422">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00676">llvm::AArch64::SVEBitsPerBlock</a>.</p>

</div>
</div>
<a id="a195d7dc249759221f9ee792a901a462c" name="a195d7dc249759221f9ee792a901a462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d7dc249759221f9ee792a901a462c">&#9670;&#160;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>
<p>(The order of the elements within each block of the vector is reversed.) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08345">8345</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0d5f95075554b414bb1d785124a656e2" name="a0d5f95075554b414bb1d785124a656e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f95075554b414bb1d785124a656e2">&#9670;&#160;</a></span>isSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SetCCInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one. </p>
<p><code><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a></code> is filled accordingly. </p><dl class="section post"><dt>Postcondition</dt><dd><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a> is meanginfull only when this function returns true. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True when Op is a kind of SET_CC operation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13007">13007</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12990">SetCCInfo::AArch64</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12984">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12978">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12983">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00063">llvm::AArch64ISD::CSEL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12989">SetCCInfo::Generic</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01560">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01559">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12976">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12977">GenericSetCCInfo::Opnd1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13050">isSetCCOrZExtSetCC()</a>.</p>

</div>
</div>
<a id="ab16033fb6e8c75e0dccb0cda82ec1158" name="ab16033fb6e8c75e0dccb0cda82ec1158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16033fb6e8c75e0dccb0cda82ec1158">&#9670;&#160;</a></span>isSetCCOrZExtSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCCOrZExtSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Info</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13050">13050</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13007">isSetCC()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13063">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="ad5ca6ec71f3b7fbe0cdf298de7dea6f3" name="ad5ca6ec71f3b7fbe0cdf298de7dea6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">&#9670;&#160;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03400">3400</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03349">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l10739">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03412">isAddSubSExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08854">isAddSubSExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08876">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">performMulCombine()</a>.</p>

</div>
</div>
<a id="a0547dd3b2c2f8064c78de596bd957c92" name="a0547dd3b2c2f8064c78de596bd957c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0547dd3b2c2f8064c78de596bd957c92">&#9670;&#160;</a></span>isSingletonEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingletonEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08198">8198</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

</div>
</div>
<a id="a63f75ea2cf217af622b3035de5299a08" name="a63f75ea2cf217af622b3035de5299a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f75ea2cf217af622b3035de5299a08">&#9670;&#160;</a></span>IsSVECntIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsSVECntIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>S</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11783">11783</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09281">getIntrinsicID()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">performMulCombine()</a>.</p>

</div>
</div>
<a id="ad1476240ebd4bc1b48535567993515fb" name="ad1476240ebd4bc1b48535567993515fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1476240ebd4bc1b48535567993515fb">&#9670;&#160;</a></span>isTRN_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRN_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08455">8455</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3f57aa158e655e87bc9db644d26bdcc6" name="a3f57aa158e655e87bc9db644d26bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f57aa158e655e87bc9db644d26bdcc6">&#9670;&#160;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08401">8401</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3b5254c39b86764ce2ca093701342756" name="a3b5254c39b86764ce2ca093701342756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5254c39b86764ce2ca093701342756">&#9670;&#160;</a></span>isUZP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;, </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08436">8436</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a38c927e76bc590a0a6f0ee9df64a7176" name="a38c927e76bc590a0a6f0ee9df64a7176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c927e76bc590a0a6f0ee9df64a7176">&#9670;&#160;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08388">8388</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad34aa0262dce6014056d3d3be02682af" name="ad34aa0262dce6014056d3d3be02682af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34aa0262dce6014056d3d3be02682af">&#9670;&#160;</a></span>isVShiftLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isLong</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation. </p>
<p>That value must be in the range: 0 &lt;= Value &lt; ElementBits for a left shift; or 0 &lt;= Value &lt;= ElementBits for a long left shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10074">10074</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10054">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l06262">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15250">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l15477">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="a03ce20d2138535663fed2e0fcc5ec604" name="a03ce20d2138535663fed2e0fcc5ec604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ce20d2138535663fed2e0fcc5ec604">&#9670;&#160;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isNarrow</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift; or </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10085">10085</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10054">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l06262">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15250">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l15477">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="a670137fe83c1213c3c2e82b8144e9af3" name="a670137fe83c1213c3c2e82b8144e9af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670137fe83c1213c3c2e82b8144e9af3">&#9670;&#160;</a></span>isWideDUPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWideDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DupLaneOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type. </p>
<p>If that is the case the function returns true and writes the value of the DUP instruction lane operand into DupLaneOp </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08231">8231</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00253">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="SmallVector_8h_source.html#l00255">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01525">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="ad72a699a06faa16c6e8dc15ed5ea2250" name="ad72a699a06faa16c6e8dc15ed5ea2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a699a06faa16c6e8dc15ed5ea2250">&#9670;&#160;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03406">3406</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03349">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03423">isAddSubZExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08865">isAddSubZExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08876">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">performMulCombine()</a>.</p>

</div>
</div>
<a id="af9d6419fc209e6d03e89a3bb8b3675a6" name="af9d6419fc209e6d03e89a3bb8b3675a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6419fc209e6d03e89a3bb8b3675a6">&#9670;&#160;</a></span>isZIP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08417">8417</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad14c27fea2964289d4310614a18788e5" name="ad14c27fea2964289d4310614a18788e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14c27fea2964289d4310614a18788e5">&#9670;&#160;</a></span>isZIPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08372">8372</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10009">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="abf668b25006ed7fd3e0b86681aa0e5e1" name="abf668b25006ed7fd3e0b86681aa0e5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf668b25006ed7fd3e0b86681aa0e5e1">&#9670;&#160;</a></span>lookThroughSignExtension()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, uint64_t &gt; lookThroughSignExtension </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06284">6284</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>.</p>

</div>
</div>
<a id="ab6c84d6babf56cd968fd59671fab96ed" name="ab6c84d6babf56cd968fd59671fab96ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c84d6babf56cd968fd59671fab96ed">&#9670;&#160;</a></span>LowerADDC_ADDE_SUBC_SUBE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDC_ADDE_SUBC_SUBE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02991">2991</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::ADCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00262">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00272">llvm::ISD::ADDE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00126">llvm::AArch64ISD::SBCS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00263">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00273">llvm::ISD::SUBE</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="SparcISelLowering_8cpp_source.html#l03010">llvm::SparcTargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a83f60ee54e55e2c04798ab7ae0cebe49" name="a83f60ee54e55e2c04798ab7ae0cebe49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f60ee54e55e2c04798ab7ae0cebe49">&#9670;&#160;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03299">3299</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::bf16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08217">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9b284b652f676b448812e5ba2f1b9c70" name="a9b284b652f676b448812e5ba2f1b9c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b284b652f676b448812e5ba2f1b9c70">&#9670;&#160;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03058">3058</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00264">llvm::AArch64ISD::PREFETCH</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l09720">llvm::ARMTargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5fa6fc960b3aa12be602d53c619db3fe" name="a5fa6fc960b3aa12be602d53c619db3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa6fc960b3aa12be602d53c619db3fe">&#9670;&#160;</a></span>LowerSVEIntrinsicDUP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicDUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13350">13350</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00314">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4eaae576935c3d68f63d9207bd5da494" name="a4eaae576935c3d68f63d9207bd5da494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eaae576935c3d68f63d9207bd5da494">&#9670;&#160;</a></span>LowerSVEIntrinsicEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13364">13364</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00177">llvm::AArch64ISD::EXT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TypeSize_8h_source.html#l00422">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TypeSize_8h_source.html#l00283">llvm::LinearPolySize&lt; ElementCount &gt;::getScalable()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00676">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a5293602509a91b24af2a2d56204ff5e1" name="a5293602509a91b24af2a2d56204ff5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5293602509a91b24af2a2d56204ff5e1">&#9670;&#160;</a></span>LowerSVEIntrinsicIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13335">13335</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00315">llvm::AArch64ISD::INDEX_VECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4110b1e3bbc8037545ca4a7440a681b1" name="a4110b1e3bbc8037545ca4a7440a681b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110b1e3bbc8037545ca4a7440a681b1">&#9670;&#160;</a></span>LowerTruncateVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04090">4090</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07120">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f" name="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&#160;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03027">3027</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00063">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02794">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::MERGE_VALUES</a>, and <a class="el" href="InstrProf_8h_source.html#l00115">llvm::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29933">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504" name="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&#160;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype">CallingConv::ID</td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04994">4994</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00237">llvm::CallingConv::AArch64_SVE_VectorCall</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04989">canGuaranteeTCO()</a>, <a class="el" href="CallingConv_8h_source.html#l00066">llvm::CallingConv::PreserveMost</a>, and <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00647">llvm::AArch64CallLowering::isEligibleForTailCallOptimization()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02776">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900" name="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&#160;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V128Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07960">7960</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08335">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a06205ea56e17027e23e321056e351c58" name="a06205ea56e17027e23e321056e351c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06205ea56e17027e23e321056e351c58">&#9670;&#160;</a></span>NormalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09429">9429</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00485">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01631">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>.</p>

</div>
</div>
<a id="a882ed852a717e7421c4dd8ede4908d92" name="a882ed852a717e7421c4dd8ede4908d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882ed852a717e7421c4dd8ede4908d92">&#9670;&#160;</a></span>optimizeLogicalImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> optimizeLogicalImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Demanded</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLO</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOpc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01450">1450</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03259">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03246">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00282">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08217">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01631">llvm::APInt::getZExtValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00275">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00486">llvm::isShiftedMask_64()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01545">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="ac5ce09c231d7ca9cfe90971a604cafce" name="ac5ce09c231d7ca9cfe90971a604cafce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ce09c231d7ca9cfe90971a604cafce">&#9670;&#160;</a></span>parsePredicateConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a> parsePredicateConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Constraint</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07606">7606</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07603">Invalid</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07602">Upa</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07601">Upl</a>.</p>

</div>
</div>
<a id="a36d640b8bc455b780b11162bc8c068a0" name="a36d640b8bc455b780b11162bc8c068a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d640b8bc455b780b11162bc8c068a0">&#9670;&#160;</a></span>performABSCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performABSCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11692">11692</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00341">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00232">llvm::AArch64ISD::SABD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00231">llvm::AArch64ISD::UABD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a83aff2bc20e8eb833e03b606b42bc446" name="a83aff2bc20e8eb833e03b606b42bc446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83aff2bc20e8eb833e03b606b42bc446">&#9670;&#160;</a></span>performAddSubCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13192">13192</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13150">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13103">performUADDVCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad11f98b53c5b71c7bd8791e5156b340e" name="ad11f98b53c5b71c7bd8791e5156b340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11f98b53c5b71c7bd8791e5156b340e">&#9670;&#160;</a></span>performAddSubLongCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubLongCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13150">13150</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00380">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12965">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13063">performSetccAddFolding()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12930">tryExtendDUPToExtractHigh()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13192">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a64b9ecc144bf0b95267b353d6ddf5b9b" name="a64b9ecc144bf0b95267b353d6ddf5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b9ecc144bf0b95267b353d6ddf5b9b">&#9670;&#160;</a></span>performANDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12526">12526</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::BICi</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00177">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00172">llvm::EVT::is64BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12437">performSVEAndCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09047">resolveBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09139">tryAdvSIMDModImm16()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09091">tryAdvSIMDModImm32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01026">llvm::MipsSETargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsISelLowering_8cpp_source.html#l01155">llvm::MipsTargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aee552fbd0398a34a06c67ab69ec657af" name="aee552fbd0398a34a06c67ab69ec657af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee552fbd0398a34a06c67ab69ec657af">&#9670;&#160;</a></span>performCommonVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCommonVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>VectorShuffle</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a dup(sext/zext) node pattern into sext/zext(dup) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11847">11847</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00059">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00060">llvm::ISD::AssertZext</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11808">calculatePreExtendType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00102">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01247">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01502">llvm::ShuffleVectorSDNode::getSplatIndex()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="TypeSize_8h_source.html#l00228">llvm::UnivariateLinearPolyBase&lt; LeafTy &gt;::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01727">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00494">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01500">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00696">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11922">performMulVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="a8d4e8ce89b104f162a8900ab94461e95" name="a8d4e8ce89b104f162a8900ab94461e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4e8ce89b104f162a8900ab94461e95">&#9670;&#160;</a></span>performConcatVectorsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performConcatVectorsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12739">12739</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01125">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00491">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00640">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01727">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MachineValueType_8h_source.html#l00339">llvm::MVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00223">llvm::AArch64ISD::SHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00227">llvm::AArch64ISD::SRHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00224">llvm::AArch64ISD::UHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00228">llvm::AArch64ISD::URHADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07940">WidenVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad4765786a8a3de00320df895defc3250" name="ad4765786a8a3de00320df895defc3250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4765786a8a3de00320df895defc3250">&#9670;&#160;</a></span>performExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13739">13739</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00407">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01086">llvm::MVT::getIntegerVT()</a>, <a class="el" href="TypeSize_8h_source.html#l00422">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00324">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00121">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00232">llvm::AArch64ISD::SABD</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13209">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00231">llvm::AArch64ISD::UABD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aea8442e71ddab42e8c87c75904cc8c0e" name="aea8442e71ddab42e8c87c75904cc8c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8442e71ddab42e8c87c75904cc8c0e">&#9670;&#160;</a></span>performExtractVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12696">12696</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01495">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00438">llvm::AArch64Subtarget::hasFullFP16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12685">hasPairwiseAdd()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20a2ff9339217d23796a7456110eb52a" name="a20a2ff9339217d23796a7456110eb52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a2ff9339217d23796a7456110eb52a">&#9670;&#160;</a></span>performFDivCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFDivCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12214">12214</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10030">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00803">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00491">llvm::MVT::getVectorElementType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00689">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7054eb07a4962c7516115555800c017" name="aa7054eb07a4962c7516115555800c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7054eb07a4962c7516115555800c017">&#9670;&#160;</a></span>performFpToIntCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFpToIntCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point multiply by power of two into floating-point to fixed-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12139">12139</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00734">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10030">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00803">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00491">llvm::MVT::getVectorElementType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v4i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af95a8dd3a4e9b403d57b68b5cbda46e6" name="af95a8dd3a4e9b403d57b68b5cbda46e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a8dd3a4e9b403d57b68b5cbda46e6">&#9670;&#160;</a></span>performIntrinsicCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">13556</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00249">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13325">combineAcrossLanesIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13497">combineSVEReductionFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13478">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13514">combineSVEReductionOrderedFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13540">convertMergedOpToPredOp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00248">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00299">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00300">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00854">llvm::ISD::FMAXIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00302">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00841">llvm::ISD::FMAXNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00301">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00853">llvm::ISD::FMINIMUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00304">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00840">llvm::ISD::FMINNUM</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01707">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09281">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13454">getPTest()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01666">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13350">LowerSVEIntrinsicDUP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13364">LowerSVEIntrinsicEXT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13335">LowerSVEIntrinsicIndex()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00247">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00219">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00241">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01312">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01314">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01313">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01316">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01315">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01317">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01305">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01304">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01307">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01306">llvm::ISD::SETULT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00086">llvm::AArch64ISD::SHL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00087">llvm::AArch64ISD::SMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00238">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00243">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00088">llvm::AArch64ISD::SMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00236">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00245">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00565">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00089">llvm::AArch64ISD::SRA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00090">llvm::AArch64ISD::SRL_PRED</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13312">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12868">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13209">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13241">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13390">tryConvertSVEWideCompare()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00220">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00242">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00093">llvm::AArch64ISD::UMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00239">llvm::AArch64ISD::UMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00244">llvm::AArch64ISD::UMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00094">llvm::AArch64ISD::UMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::UMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00246">llvm::AArch64ISD::UMINV_PRED</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a80d2c7cb1ec66776cd548c9ea8fdd5f0" name="a80d2c7cb1ec66776cd548c9ea8fdd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">&#9670;&#160;</a></span>performIntToFpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntToFpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12098">12098</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01270">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02269">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07070">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01329">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01331">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00355">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02660">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12052">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08729">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00267">llvm::AArch64ISD::SITOF</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00268">llvm::AArch64ISD::UITOF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7b49e80a5c71aff0a4a6d6a637cafe3f" name="a7b49e80a5c71aff0a4a6d6a637cafe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">&#9670;&#160;</a></span>performLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13901">13901</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00422">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06836">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13873">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01666">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::isInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00676">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aae814004d3aa90fb312b7ac62cedb284" name="aae814004d3aa90fb312b7ac62cedb284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae814004d3aa90fb312b7ac62cedb284">&#9670;&#160;</a></span>performLD1ReplicateCombine()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> Opcode&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1ReplicateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13957">13957</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06836">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00468">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00327">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00326">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, and <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aed80d9ad70fe74f3136dd25a2eee1c47" name="aed80d9ad70fe74f3136dd25a2eee1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80d9ad70fe74f3136dd25a2eee1c47">&#9670;&#160;</a></span>performLDNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLDNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13927">13927</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07265">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06836">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00468">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01272">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01241">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08ab6672869d33da27a1fb4f09602dd7" name="a08ab6672869d33da27a1fb4f09602dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ab6672869d33da27a1fb4f09602dd7">&#9670;&#160;</a></span>performMulCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">11940</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00963">llvm::APInt::ashr()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="APInt_8h_source.html#l01700">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00692">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00369">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00469">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03400">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11783">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03406">isZeroExtended()</a>, <a class="el" href="APInt_8h_source.html#l01816">llvm::APInt::logBase2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11922">performMulVectorExtendCombine()</a>, <a class="el" href="APInt_8h_source.html#l01329">llvm::APInt::sge()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l01259">llvm::APInt::sle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa4e28ca1530af0a13768a0e242e5fe59" name="aa4e28ca1530af0a13768a0e242e5fe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e28ca1530af0a13768a0e242e5fe59">&#9670;&#160;</a></span>performMulVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Mul</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11922">11922</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11847">performCommonVectorExtendCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">performMulCombine()</a>.</p>

</div>
</div>
<a id="a686271526f19f076baac6864c3fefc83" name="a686271526f19f076baac6864c3fefc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686271526f19f076baac6864c3fefc83">&#9670;&#160;</a></span>performORCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12392">12392</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00450">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00885">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12345">tryCombineToBSL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12305">tryCombineToEXTR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01026">llvm::MipsSETargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsISelLowering_8cpp_source.html#l01155">llvm::MipsTargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abdbf7e16d7027d0bbbc9d4e8bf100840" name="abdbf7e16d7027d0bbbc9d4e8bf100840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf7e16d7027d0bbbc9d4e8bf100840">&#9670;&#160;</a></span>performPostLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performPostLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsLaneOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14265">14265</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Addr</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00835">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06847">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01329">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01325">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01910">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00824">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00364">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00408">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00412">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00863">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00404">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::Vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a434e132c04f973b024b815eaad19165f" name="a434e132c04f973b024b815eaad19165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434e132c04f973b024b815eaad19165f">&#9670;&#160;</a></span>performSetccAddFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccAddFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13063">13063</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12990">SetCCInfo::AArch64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12984">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12978">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12983">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00063">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12989">SetCCInfo::Generic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00284">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00472">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12997">SetCCInfoAndKind::Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12998">SetCCInfoAndKind::IsAArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13050">isSetCCOrZExtSetCC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12976">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12977">GenericSetCCInfo::Opnd1</a>, and <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13150">performAddSubLongCombine()</a>.</p>

</div>
</div>
<a id="a1b3bcdae16fdf5e4138a9e35211c514c" name="a1b3bcdae16fdf5e4138a9e35211c514c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3bcdae16fdf5e4138a9e35211c514c">&#9670;&#160;</a></span>performSRLCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSRLCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12574">12574</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00615">llvm::ISD::BSWAP</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l00655">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02388">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00610">llvm::ISD::ROTR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, and <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01026">llvm::MipsSETargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d287a92051d679a9eb264a553c64ffd" name="a6d287a92051d679a9eb264a553c64ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d287a92051d679a9eb264a553c64ffd">&#9670;&#160;</a></span>performST1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performST1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13981">13981</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="InstrProf_8h_source.html#l00157">llvm::Data</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13873">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01666">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00468">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::ST1_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a13534e47159f35c97e261aac72664214" name="a13534e47159f35c97e261aac72664214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13534e47159f35c97e261aac72664214">&#9670;&#160;</a></span>performSTNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">14011</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="InstrProf_8h_source.html#l00157">llvm::Data</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07310">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00468">llvm::AArch64Subtarget::hasBF16()</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00217">llvm::MVT::nxv8bf16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01241">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a267cdbd87c30830568cb74844b0e489c" name="a267cdbd87c30830568cb74844b0e489c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267cdbd87c30830568cb74844b0e489c">&#9670;&#160;</a></span>performSVEAndCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVEAndCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12437">12437</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="#af9930bfb993007ad032f5cc9100b2d8d">EnableCombineMGatherIntrinsics</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00621">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00341">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00335">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00336">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00338">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00337">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00353">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00371">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00935">isConstantSplatVectorMaskForType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00324">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00322">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00288">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00289">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12526">performANDCombine()</a>.</p>

</div>
</div>
<a id="ad657d5a1d3a2813dbd073c235119c7e8" name="ad657d5a1d3a2813dbd073c235119c7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad657d5a1d3a2813dbd073c235119c7e8">&#9670;&#160;</a></span>performUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13103">13103</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00220">llvm::AArch64ISD::UADDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13192">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a6d19ed80cfde5ce9d55d55eeb139846c" name="a6d19ed80cfde5ce9d55d55eeb139846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ed80cfde5ce9d55d55eeb139846c">&#9670;&#160;</a></span>performUzpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUzpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14238">14238</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00288">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00289">llvm::AArch64ISD::UUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00170">llvm::AArch64ISD::UZP1</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d8fbde7afd8f90c51d6001d0144b1c8" name="a6d8fbde7afd8f90c51d6001d0144b1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8fbde7afd8f90c51d6001d0144b1c8">&#9670;&#160;</a></span>performVecReduceAddCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11660">11660</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01170">llvm::ISD::VECREDUCE_ADD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5c12d92b2d9e291ad311d1468da07410" name="a5c12d92b2d9e291ad311d1468da07410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12d92b2d9e291ad311d1468da07410">&#9670;&#160;</a></span>performVectorCompareAndMaskUnaryOpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12052">12052</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12098">performIntToFpCombine()</a>.</p>

</div>
</div>
<a id="aa6ef005836c26e6905544ead525f1112" name="aa6ef005836c26e6905544ead525f1112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ef005836c26e6905544ead525f1112">&#9670;&#160;</a></span>performVectorTruncateCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorTruncateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12614">12614</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="APInt_8h_source.html#l00567">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01125">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09264">isAllConstantBuildVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00223">llvm::AArch64ISD::SHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00227">llvm::AArch64ISD::SRHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00233">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00224">llvm::AArch64ISD::UHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00228">llvm::AArch64ISD::URHADD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00583">llvm::ISD::XOR</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::Xor</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac52bce44713165c831945178e1d5f696" name="ac52bce44713165c831945178e1d5f696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52bce44713165c831945178e1d5f696">&#9670;&#160;</a></span>performXorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11731">11731</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11635">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5cc79d910ff0fc7b422504d298d33e27" name="a5cc79d910ff0fc7b422504d298d33e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc79d910ff0fc7b422504d298d33e27">&#9670;&#160;</a></span>ReplaceBITCASTResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceBITCASTResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16011">16011</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::bf16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::BITCAST</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08217">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00826">Results</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a32739f322e03782811f33bc367f9bc3b" name="a32739f322e03782811f33bc367f9bc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32739f322e03782811f33bc367f9bc3b">&#9670;&#160;</a></span>ReplaceCMP_SWAP_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceCMP_SWAP_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16104">16104</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00222">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16087">createGPRPairNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00447">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08217">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08335">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07779">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00359">llvm::AArch64Subtarget::hasLSE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00241">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::Other</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00494">llvm::AArch64Subtarget::outlineAtomics()</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00826">Results</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07985">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16043">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00243">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="a4be0086aa7ffce797f40ad2eefd2ec1a" name="a4be0086aa7ffce797f40ad2eefd2ec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be0086aa7ffce797f40ad2eefd2ec1a">&#9670;&#160;</a></span>ReplaceReductionResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceReductionResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>InterOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>AcrossOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16029">16029</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09745">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00826">Results</a>, and <a class="el" href="SelectionDAG_8h_source.html#l01937">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

</div>
</div>
<a id="a824cd060277e4cb924783db572374c66" name="a824cd060277e4cb924783db572374c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cd060277e4cb924783db572374c66">&#9670;&#160;</a></span>replaceSplatVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceSplatVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </p>
<p>The load store optimizer pass will merge them to store pair stores. This has better performance than a splat of the scalar followed by a split vector store. Even if the stores are not merged it is four stores vs a dup, followed by an ext.b and two stores. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14114">14114</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02299">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00494">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00131">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02294">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13831">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14167">splitStores()</a>.</p>

</div>
</div>
<a id="a0670f21ebeafbaab3f4b34c8140b8dc8" name="a0670f21ebeafbaab3f4b34c8140b8dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670f21ebeafbaab3f4b34c8140b8dc8">&#9670;&#160;</a></span>replaceZeroVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceZeroVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </p>
<p>The load store optimizer pass will merge them to store pair stores. This should be better than a movi to create the vector zero followed by a vector store if the zero constant is not re-used, since one instructions and one register live range will be removed.</p>
<p>For example, the final generated code should be:</p>
<p>stp xzr, xzr, [x0]</p>
<p>instead of:</p>
<p>movi v0.2d, #0 str q0, [x0] </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14047">14047</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00485">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02300">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01571">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00768">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00523">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02299">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04078">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09085">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09090">llvm::isNullFPConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00152">llvm::EVT::isScalableVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02294">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13831">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14167">splitStores()</a>.</p>

</div>
</div>
<a id="a5f4f153e2f8d9dd1c45d089ea3c7499f" name="a5f4f153e2f8d9dd1c45d089ea3c7499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">&#9670;&#160;</a></span>resolveBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> resolveBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BVN</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CnstBits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UndefBits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09047">9047</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09847">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="APInt_8cpp_source.html#l00948">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10174">EmitVectorComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12526">performANDCombine()</a>.</p>

</div>
</div>
<a id="a8684d14c11c0d5069e6a55cec7e67981" name="a8684d14c11c0d5069e6a55cec7e67981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8684d14c11c0d5069e6a55cec7e67981">&#9670;&#160;</a></span>selectGatherScatterAddrMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> selectGatherScatterAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsGather</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03936">3936</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02581">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00341">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09085">llvm::isNullConstant()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00385">llvm::AArch64ISD::SST1_IMM_PRED</a>, and <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>.</p>

</div>
</div>
<a id="a430025e146710444567fa8bd1da2d3a9" name="a430025e146710444567fa8bd1da2d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430025e146710444567fa8bd1da2d3a9">&#9670;&#160;</a></span>setInfoSVEStN()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumVecs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> setInfoSVEStN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">AArch64TargetLowering::IntrinsicInfo &amp;</td>          <td class="paramname"><span class="paramname"><em>Info</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10548">10548</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="InstrTypes_8h_source.html#l01323">llvm::CallBase::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00128">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l01402">llvm::TargetLoweringBase::getMemValueType()</a>, <a class="el" href="InstrTypes_8h_source.html#l01321">llvm::CallBase::getNumArgOperands()</a>, <a class="el" href="ValueTypes_8h_source.html#l00285">llvm::EVT::getScalarType()</a>, <a class="el" href="Value_8h_source.html#l00246">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00315">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00074">llvm::EVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_VOID</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10573">llvm::AArch64TargetLowering::getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="aca66750f8ee53c16cb1f5de41009e426" name="aca66750f8ee53c16cb1f5de41009e426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca66750f8ee53c16cb1f5de41009e426">&#9670;&#160;</a></span>skipExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> skipExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03375">3375</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03332">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00485">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01086">llvm::MVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00958">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01666">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">Ops</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00678">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00948">llvm::APInt::zextOrTrunc()</a>.</p>

</div>
</div>
<a id="a08cd5aff41893fe53fb76f2a9081ece5" name="a08cd5aff41893fe53fb76f2a9081ece5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd5aff41893fe53fb76f2a9081ece5">&#9670;&#160;</a></span>splitInt128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; splitInt128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16043">16043</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00045">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00608">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00684">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16104">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0bbdb7f279f14b5f7ff6d7d9a2a97765" name="a0bbdb7f279f14b5f7ff6d7d9a2a97765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">&#9670;&#160;</a></span>splitStores()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStores </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14167">14167</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01270">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02300">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00516">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00407">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00444">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01329">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01331">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07120">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02299">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Function_8h_source.html#l00682">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00156">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02238">llvm::LSBaseSDNode::isIndexed()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00373">llvm::AArch64Subtarget::isMisaligned128StoreSlow()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01291">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14114">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14047">replaceZeroVectorStore()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>.</p>

</div>
</div>
<a id="a6a7f067c980840336e15888700870c6a" name="a6a7f067c980840336e15888700870c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f067c980840336e15888700870c6a">&#9670;&#160;</a></span>splitStoreSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStoreSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SplatVal</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumVecElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13831">13831</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01270">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02300">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00209">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01329">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01331">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07120">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00141">llvm::isa()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02294">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="MathExtras_8h_source.html#l00673">llvm::MinAlign()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14114">replaceSplatVectorStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14047">replaceZeroVectorStore()</a>.</p>

</div>
</div>
<a id="a53f96d02cdaf11793d6e4cec4462ae26" name="a53f96d02cdaf11793d6e4cec4462ae26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96d02cdaf11793d6e4cec4462ae26">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumOptimizedImms</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times immediates were optimized&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967be3ec17a5edbe4fd5b45cd2bc75e7" name="a967be3ec17a5edbe4fd5b45cd2bc75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumShiftInserts</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of <a class="el" href="AMDGPUPromoteAlloca_8cpp.html#a497dd5c4846251a4aff5e4a3a466acd8">vector</a> shift inserts&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b" name="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail calls&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce50ef77513b8bd1cbeb48b4d9339d" name="a3cce50ef77513b8bd1cbeb48b4d9339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce50ef77513b8bd1cbeb48b4d9339d">&#9670;&#160;</a></span>tryAdvSIMDModImm16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>LHS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09139">9139</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00517">llvm::AArch64_AM::encodeAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00533">llvm::AArch64_AM::encodeAdvSIMDModImmType6()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00511">llvm::AArch64_AM::isAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00527">llvm::AArch64_AM::isAdvSIMDModImmType6()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12526">performANDCombine()</a>.</p>

</div>
</div>
<a id="aed120dd6850080b309b6054efd2b142b" name="aed120dd6850080b309b6054efd2b142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed120dd6850080b309b6054efd2b142b">&#9670;&#160;</a></span>tryAdvSIMDModImm32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>LHS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09091">9091</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00456">llvm::AArch64_AM::encodeAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00471">llvm::AArch64_AM::encodeAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00486">llvm::AArch64_AM::encodeAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00501">llvm::AArch64_AM::encodeAdvSIMDModImmType4()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00451">llvm::AArch64_AM::isAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00466">llvm::AArch64_AM::isAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00481">llvm::AArch64_AM::isAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00496">llvm::AArch64_AM::isAdvSIMDModImmType4()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12526">performANDCombine()</a>.</p>

</div>
</div>
<a id="a91b6b0ccb484e79d3d1558e8d9c12cd8" name="a91b6b0ccb484e79d3d1558e8d9c12cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">&#9670;&#160;</a></span>tryAdvSIMDModImm321s()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm321s </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09179">9179</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00548">llvm::AArch64_AM::encodeAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00568">llvm::AArch64_AM::encodeAdvSIMDModImmType8()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00543">llvm::AArch64_AM::isAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00558">llvm::AArch64_AM::isAdvSIMDModImmType8()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a52b49fd007d3e59011c1e924579f3a80" name="a52b49fd007d3e59011c1e924579f3a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b49fd007d3e59011c1e924579f3a80">&#9670;&#160;</a></span>tryAdvSIMDModImm64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09070">9070</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00613">llvm::AArch64_AM::encodeAdvSIMDModImmType10()</a>, <a class="el" href="MachineValueType_8h_source.html#l00053">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00593">llvm::AArch64_AM::isAdvSIMDModImmType10()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a55e427e6bf5d495e92fbbe9ba86e9990" name="a55e427e6bf5d495e92fbbe9ba86e9990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e427e6bf5d495e92fbbe9ba86e9990">&#9670;&#160;</a></span>tryAdvSIMDModImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09210">9210</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00579">llvm::AArch64_AM::encodeAdvSIMDModImmType9()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00573">llvm::AArch64_AM::isAdvSIMDModImmType9()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a41506ddab8a425491f9ebf969036eb84" name="a41506ddab8a425491f9ebf969036eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41506ddab8a425491f9ebf969036eb84">&#9670;&#160;</a></span>tryAdvSIMDModImmFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImmFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09231">9231</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00662">llvm::AArch64_AM::encodeAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00711">llvm::AArch64_AM::encodeAdvSIMDModImmType12()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00655">llvm::AArch64_AM::isAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00705">llvm::AArch64_AM::isAdvSIMDModImmType12()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00275">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00140">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00154">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09460">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="aaae856ed3494d62692bb06a4d96dc33f" name="aaae856ed3494d62692bb06a4d96dc33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae856ed3494d62692bb06a4d96dc33f">&#9670;&#160;</a></span>tryCombineCRC32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineCRC32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13312">13312</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aa1aec95090eff4dcf6f51e0991ecc60e" name="aa1aec95090eff4dcf6f51e0991ecc60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aec95090eff4dcf6f51e0991ecc60e">&#9670;&#160;</a></span>tryCombineFixedPointConvert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineFixedPointConvert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12868">12868</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00154">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adc515df450408045fd43835105d0c6ed" name="adc515df450408045fd43835105d0c6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc515df450408045fd43835105d0c6ed">&#9670;&#160;</a></span>tryCombineLongOpWithDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineLongOpWithDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13209">13209</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00177">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03492">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12965">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12930">tryExtendDUPToExtractHigh()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13739">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aad0fb69928bec544ec83f90f26393521" name="aad0fb69928bec544ec83f90f26393521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0fb69928bec544ec83f90f26393521">&#9670;&#160;</a></span>tryCombineShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13241">13241</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00487">llvm::MVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l01643">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00803">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09847">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00187">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00188">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::UQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::URSHR_I</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::VSHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad56843b3d852a4e9f2f405861a3a570a" name="ad56843b3d852a4e9f2f405861a3a570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56843b3d852a4e9f2f405861a3a570a">&#9670;&#160;</a></span>tryCombineToBSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12345">12345</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00162">llvm::AArch64ISD::BSP</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12392">performORCombine()</a>.</p>

</div>
</div>
<a id="ade8a40121f849c1f24906dfb1a4ecfd3" name="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a40121f849c1f24906dfb1a4ecfd3">&#9670;&#160;</a></span>tryCombineToEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. </p>
<p>This function looks for the pattern: <code>(or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</code> and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12305">12305</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03486">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12283">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00333">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00582">llvm::ISD::OR</a>, and <a class="el" href="BitVector_8h_source.html#l00944">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12392">performORCombine()</a>.</p>

</div>
</div>
<a id="a05f57690dd5d9df763d5b75d14bc47fd" name="a05f57690dd5d9df763d5b75d14bc47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f57690dd5d9df763d5b75d14bc47fd">&#9670;&#160;</a></span>tryConvertSVEWideCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryConvertSVEWideCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13390">13390</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01707">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09281">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03491">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00565">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13556">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ac2caac341848f2601e62da4fed020063" name="ac2caac341848f2601e62da4fed020063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2caac341848f2601e62da4fed020063">&#9670;&#160;</a></span>tryExtendDUPToExtractHigh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryExtendDUPToExtractHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12930">12930</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00143">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00144">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00491">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00640">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00148">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00150">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00151">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00149">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00154">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::MVNIshift</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13150">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13209">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a95b61f0543f51a5dca686a9f9f258240" name="a95b61f0543f51a5dca686a9f9f258240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b61f0543f51a5dca686a9f9f258240">&#9670;&#160;</a></span>tryFormConcatFromShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryFormConcatFromShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08527">8527</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00254">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00541">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00407">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00044">llvm::MVT::i64</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08507">isConcatMask()</a>.</p>

</div>
</div>
<a id="a254b0db030fe653dbe78f9336bf97c39" name="a254b0db030fe653dbe78f9336bf97c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254b0db030fe653dbe78f9336bf97c39">&#9670;&#160;</a></span>tryLowerToSLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryLowerToSLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09301">9301</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00581">llvm::ISD::AND</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::BICi</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00530">llvm::SDNode::dump()</a>, <a class="el" href="Casting_8h_source.html#l00334">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l00655">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00667">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01109">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01121">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00345">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01551">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09264">isAllConstantBuildVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00180">llvm::AArch64ISD::VSHL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00192">llvm::AArch64ISD::VSLI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00193">llvm::AArch64ISD::VSRI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="ae93ec3787ee50cae64d7e3787dc4daaa" name="ae93ec3787ee50cae64d7e3787dc4daaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93ec3787ee50cae64d7e3787dc4daaa">&#9670;&#160;</a></span>UseTlsOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Value.html">Value</a> * UseTlsOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilder.html">IRBuilder</a>&lt;&gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>IRB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16485">16485</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02434">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01917">llvm::IRBuilderBase::CreateConstGEP1_32()</a>, <a class="el" href="IRBuilder_8h_source.html#l02202">llvm::IRBuilderBase::CreatePointerCast()</a>, <a class="el" href="Function_8cpp_source.html#l01252">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00178">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00561">llvm::IRBuilderBase::getInt8PtrTy()</a>, <a class="el" href="IRBuilder_8h_source.html#l00508">llvm::IRBuilderBase::getInt8Ty()</a>, <a class="el" href="BasicBlock_8h_source.html#l00107">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00572">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00708">llvm::Type::getPointerTo()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Offset</a>, and <a class="el" href="Intrinsics_8h_source.html#l00322">llvm::Intrinsic::thread_pointer</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16495">llvm::AArch64TargetLowering::getIRStackGuard()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16544">llvm::AArch64TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="aae138473fc11097221f02e42677663dc" name="aae138473fc11097221f02e42677663dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae138473fc11097221f02e42677663dc">&#9670;&#160;</a></span>WidenVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V64Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07940">7940</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00278">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00950">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00290">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00298">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01105">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00527">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08735">constructDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08557">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12739">performConcatVectorsCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a9d78bedfca851b40bb3c1398830a932a" name="a9d78bedfca851b40bb3c1398830a932a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d78bedfca851b40bb3c1398830a932a">&#9670;&#160;</a></span>DL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simplify <code>Addr</code> given that the top byte of it is ignored by HW during / address translation. </p>
<p>static bool performTBISimplification(SDValue Addr,
                                     TargetLowering::DAGCombinerInfo &amp;DCI,
                                     SelectionDAG &amp;DAG) { APInt DemandedMask = APInt::getLowBitsSet(64, 56); KnownBits Known; TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), !DCI.isBeforeLegalizeOps()); const TargetLowering &amp;TLI = DAG.getTargetLoweringInfo(); if (TLI.SimplifyDemandedBits(Addr, DemandedMask, Known, TLO)) { DCI.CommitTargetLoweringOpt(TLO); return true; } return false; }</p>
<p>static SDValue performSTORECombine(SDNode *N,
                                   TargetLowering::DAGCombinerInfo &amp;DCI,
                                   SelectionDAG &amp;DAG,
                                   const AArch64Subtarget *Subtarget) { if (SDValue Split = splitStores(N, DCI, DAG, Subtarget)) return Split;</p>
<p>if (Subtarget-&gt;supportsAddressTopByteIgnored() &amp;&amp; performTBISimplification(N-&gt;getOperand(2), DCI, DAG)) return SDValue(N, 0);</p>
<p>return SDValue(); }</p>
<p>static SDValue performMaskedGatherScatterCombine(SDNode *N,
                                      TargetLowering::DAGCombinerInfo &amp;DCI,
                                      SelectionDAG &amp;DAG) { MaskedGatherScatterSDNode *MGS = cast&lt;MaskedGatherScatterSDNode&gt;(N); assert(MGS &amp;&amp; "Can only combine gather load or scatter store nodes");</p>
<p>SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(MGS)</a>; SDValue Chain = MGS-&gt;getChain(); SDValue Scale = MGS-&gt;getScale(); SDValue Index = MGS-&gt;getIndex(); SDValue Mask = MGS-&gt;getMask(); SDValue BasePtr = MGS-&gt;getBasePtr(); <a class="el" href="namespacellvm_1_1ISD.html#aa30bf48cd2a89f80c9c608adcabc53e3" title="MemIndexType enum - This enum defines how to interpret MGATHER/SCATTER&#39;s index parameter when calcula...">ISD::MemIndexType</a> IndexType = MGS-&gt;getIndexType();</p>
<p>EVT IdxVT = Index.getValueType();</p>
<p>if (DCI.isBeforeLegalize()) { SVE gather/scatter requires indices of i32/i64. Promote anything smaller prior to legalisation so the result can be split if required. if ((IdxVT.getVectorElementType() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) || (IdxVT.getVectorElementType() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)) { EVT NewIdxVT = IdxVT.changeVectorElementType(MVT::i32); if (MGS-&gt;isIndexSigned()) Index = DAG.getNode(ISD::SIGN_EXTEND, DL, NewIdxVT, Index); else Index = DAG.getNode(ISD::ZERO_EXTEND, DL, NewIdxVT, Index);</p>
<p>if (auto *MGT = dyn_cast&lt;MaskedGatherSDNode&gt;(MGS)) { SDValue PassThru = MGT-&gt;getPassThru(); SDValue Ops[] = { Chain, PassThru, Mask, BasePtr, Index, Scale }; return DAG.getMaskedGather(DAG.getVTList(N-&gt;getValueType(0), <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), PassThru.getValueType(), DL, Ops, MGT-&gt;getMemOperand(), MGT-&gt;getIndexType(), MGT-&gt;getExtensionType()); } else { auto *MSC = cast&lt;MaskedScatterSDNode&gt;(MGS); SDValue Data = MSC-&gt;getValue(); SDValue Ops[] = { Chain, Data, Mask, BasePtr, Index, Scale }; return DAG.getMaskedScatter(DAG.getVTList(MVT::Other), MSC-&gt;getMemoryVT(), DL, Ops, MSC-&gt;getMemOperand(), IndexType, MSC-&gt;isTruncatingStore()); } } }</p>
<p>return SDValue(); }</p>
<p>/ Target-specific DAG combine function for NEON load/store intrinsics / to merge base address updates. static SDValue performNEONPostLDSTCombine(SDNode *N,
                                          TargetLowering::DAGCombinerInfo &amp;DCI,
                                          SelectionDAG &amp;DAG) { if (DCI.isBeforeLegalize() || DCI.isCalledByLegalizer()) return SDValue();</p>
<p>unsigned AddrOpIdx = N-&gt;getNumOperands() - 1; SDValue Addr = N-&gt;getOperand(AddrOpIdx);</p>
<p>Search for a use of the address operand that is an increment. for (SDNode::use_iterator UI = Addr.getNode()-&gt;use_begin(), UE = Addr.getNode()-&gt;use_end(); UI != UE; ++UI) { SDNode *User = *UI; if (User-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" title="Simple integer binary arithmetic operators.">ISD::ADD</a> || UI.getUse().getResNo() != Addr.getResNo()) continue;</p>
<p>Check that the add is independent of the load/store. Otherwise, folding it would create a cycle. SmallPtrSet&lt;const SDNode *, 32&gt; Visited; SmallVector&lt;const SDNode *, 16&gt; Worklist; Visited.insert(Addr.getNode()); Worklist.push_back(N); Worklist.push_back(User); if (SDNode::hasPredecessorHelper(N, Visited, Worklist) || SDNode::hasPredecessorHelper(User, Visited, Worklist)) continue;</p>
<p>Find the new opcode for the updating load/store. bool IsStore = false; bool IsLaneOp = false; bool IsDupOp = false; unsigned NewOpc = 0; unsigned NumVecs = 0; unsigned IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1))-&gt;getZExtValue(); switch (IntNo) { default: llvm_unreachable("unexpected intrinsic for Neon base update"); case Intrinsic::aarch64_neon_ld2: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">AArch64ISD::LD2post</a>; NumVecs = 2; break; case Intrinsic::aarch64_neon_ld3: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">AArch64ISD::LD3post</a>; NumVecs = 3; break; case Intrinsic::aarch64_neon_ld4: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">AArch64ISD::LD4post</a>; NumVecs = 4; break; case Intrinsic::aarch64_neon_st2: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">AArch64ISD::ST2post</a>; NumVecs = 2; IsStore = true; break; case Intrinsic::aarch64_neon_st3: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">AArch64ISD::ST3post</a>; NumVecs = 3; IsStore = true; break; case Intrinsic::aarch64_neon_st4: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">AArch64ISD::ST4post</a>; NumVecs = 4; IsStore = true; break; case Intrinsic::aarch64_neon_ld1x2: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">AArch64ISD::LD1x2post</a>; NumVecs = 2; break; case Intrinsic::aarch64_neon_ld1x3: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">AArch64ISD::LD1x3post</a>; NumVecs = 3; break; case Intrinsic::aarch64_neon_ld1x4: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">AArch64ISD::LD1x4post</a>; NumVecs = 4; break; case Intrinsic::aarch64_neon_st1x2: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">AArch64ISD::ST1x2post</a>; NumVecs = 2; IsStore = true; break; case Intrinsic::aarch64_neon_st1x3: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">AArch64ISD::ST1x3post</a>; NumVecs = 3; IsStore = true; break; case Intrinsic::aarch64_neon_st1x4: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">AArch64ISD::ST1x4post</a>; NumVecs = 4; IsStore = true; break; case Intrinsic::aarch64_neon_ld2r: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">AArch64ISD::LD2DUPpost</a>; NumVecs = 2; IsDupOp = true; break; case Intrinsic::aarch64_neon_ld3r: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">AArch64ISD::LD3DUPpost</a>; NumVecs = 3; IsDupOp = true; break; case Intrinsic::aarch64_neon_ld4r: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">AArch64ISD::LD4DUPpost</a>; NumVecs = 4; IsDupOp = true; break; case Intrinsic::aarch64_neon_ld2lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">AArch64ISD::LD2LANEpost</a>; NumVecs = 2; IsLaneOp = true; break; case Intrinsic::aarch64_neon_ld3lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">AArch64ISD::LD3LANEpost</a>; NumVecs = 3; IsLaneOp = true; break; case Intrinsic::aarch64_neon_ld4lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">AArch64ISD::LD4LANEpost</a>; NumVecs = 4; IsLaneOp = true; break; case Intrinsic::aarch64_neon_st2lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">AArch64ISD::ST2LANEpost</a>; NumVecs = 2; IsStore = true; IsLaneOp = true; break; case Intrinsic::aarch64_neon_st3lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">AArch64ISD::ST3LANEpost</a>; NumVecs = 3; IsStore = true; IsLaneOp = true; break; case Intrinsic::aarch64_neon_st4lane: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">AArch64ISD::ST4LANEpost</a>; NumVecs = 4; IsStore = true; IsLaneOp = true; break; }</p>
<p>EVT VecTy; if (IsStore) VecTy = N-&gt;getOperand(2).getValueType(); else VecTy = N-&gt;getValueType(0);</p>
<p>If the increment is a constant, it must match the memory ref size. SDValue Inc = User-&gt;getOperand(User-&gt;getOperand(0) == Addr ? 1 : 0); if (ConstantSDNode *CInc = dyn_cast&lt;ConstantSDNode&gt;(Inc.getNode())) { uint32_t IncVal = CInc-&gt;getZExtValue(); unsigned NumBytes = NumVecs * VecTy.getSizeInBits() / 8; if (IsLaneOp || IsDupOp) NumBytes /= VecTy.getVectorNumElements(); if (IncVal != NumBytes) continue; Inc = DAG.getRegister(AArch64::XZR, MVT::i64); } SmallVector&lt;SDValue, 8&gt; Ops; Ops.push_back(N-&gt;getOperand(0)); // Incoming chain Load lane and store have vector list as input. if (IsLaneOp || IsStore) for (unsigned i = 2; i &lt; AddrOpIdx; ++i) Ops.push_back(N-&gt;getOperand(i)); Ops.push_back(Addr); // Base register Ops.push_back(Inc);</p>
<p>Return Types. EVT Tys[6]; unsigned NumResultVecs = (IsStore ? 0 : NumVecs); unsigned n; for (n = 0; n &lt; NumResultVecs; ++n) Tys[n] = VecTy; Tys[n++] = <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>; // Type of write back register Tys[n] = <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>; // Type of the chain SDVTList SDTys = DAG.getVTList(makeArrayRef(Tys, NumResultVecs + 2));</p>
<p>MemIntrinsicSDNode *MemInt = cast&lt;MemIntrinsicSDNode&gt;(N); SDValue UpdN = DAG.getMemIntrinsicNode(NewOpc, SDLoc(N), SDTys, Ops, MemInt-&gt;getMemoryVT(), MemInt-&gt;getMemOperand());</p>
<p>Update the uses. std::vector&lt;SDValue&gt; NewResults; for (unsigned i = 0; i &lt; NumResultVecs; ++i) { NewResults.push_back(SDValue(UpdN.getNode(), i)); } NewResults.push_back(SDValue(UpdN.getNode(), NumResultVecs + 1)); DCI.CombineTo(N, NewResults); DCI.CombineTo(User, SDValue(UpdN.getNode(), NumResultVecs));</p>
<p>break; } return SDValue(); }</p>
<p>Checks to see if the value is the prescribed width and returns information about its extension mode. static bool checkValueWidth(SDValue V, unsigned width, ISD::LoadExtType &amp;ExtType) { ExtType = <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>; switch(V.getNode()-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>) { default: return false; case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159" title="LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...">ISD::LOAD</a>: { LoadSDNode *LoadNode = cast&lt;LoadSDNode&gt;(V.getNode()); if ((LoadNode-&gt;getMemoryVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8) || (LoadNode-&gt;getMemoryVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) { ExtType = LoadNode-&gt;getExtensionType(); return true; } return false; } case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2" title="AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero...">ISD::AssertSext</a>: { VTSDNode *TypeNode = cast&lt;VTSDNode&gt;(V.getNode()-&gt;getOperand(1)); if ((TypeNode-&gt;getVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8) || (TypeNode-&gt;getVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) { ExtType = <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>; return true; } return false; } case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>: { VTSDNode *TypeNode = cast&lt;VTSDNode&gt;(V.getNode()-&gt;getOperand(1)); if ((TypeNode-&gt;getVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8) || (TypeNode-&gt;getVT() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) { ExtType = <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>; return true; } return false; } case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>: case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac479e53ca98903b1028ec80e12fb0af8" title="TargetConstant* - Like Constant*, but the DAG does not do any folding, simplification,...">ISD::TargetConstant</a>: { return std::abs(cast&lt;ConstantSDNode&gt;(V.getNode())-&gt;getSExtValue()) &lt; 1LL &lt;&lt; (width - 1); } }</p>
<p>return true; }</p>
<p>This function does a whole lot of voodoo to determine if the tests are equivalent without and with a mask. Essentially what happens is that given a DAG resembling:</p>
<p>+----------&mdash;+ +----------&mdash;+ +----------&mdash;+ +----------&mdash;+ | Input | | AddConstant | | CompConstant| | CC | +----------&mdash;+ +----------&mdash;+ +----------&mdash;+ +----------&mdash;+ | | | | V V | +-------&mdash;+ +----------&mdash;+ +-&mdash;+ | | | ADD | |0xff| | | +----------&mdash;+ +-&mdash;+ | | | | | | V V | | +----------&mdash;+ | | | AND | | | </p><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">+----------&mdash;+   </th><th class="markdownTableHeadNone"></th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">+--&mdash;+   </td><td class="markdownTableBodyNone"></td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"></td><td class="markdownTableBodyNone"></td></tr>
</table>
<p>V V V +----------&mdash;+ | CMP | +----------&mdash;+</p>
<p>The AND node may be safely removed for some combinations of inputs. In particular we need to take into account the extension type of the Input, the exact values of AddConstant, CompConstant, and CC, along with the nominal width of the input (this can work for any width inputs, the above graph is specific to 8 bits.</p>
<p>The specific equations were worked out by generating output tables for each AArch64CC value in terms of and AddConstant (w1), CompConstant(w2). The problem was simplified by working with 4 bit inputs, which means we only needed to reason about 24 distinct bit patterns: 8 patterns unique to zero extension (8,15), 8 patterns unique to sign extensions (-8,-1), and 8 patterns present in both extensions (0,7). For every distinct set of AddConstant and CompConstants bit patterns we can consider the masked and unmasked versions to be equivalent if the result of this function is true for all 16 distinct bit patterns of for the current extension type of Input (w0).</p>
<p>sub w8, w0, w1 and w10, w8, #0x0f cmp w8, w2 cset w9, AArch64CC cmp w10, w2 cset w11, AArch64CC cmp w9, w11 cset w0, eq ret</p>
<p>Since the above function shows when the outputs are equivalent it defines when it is safe to remove the AND. Unfortunately it only runs on AArch64 and would be expensive to run during compiles. The equations below were written in a test harness that confirmed they gave equivalent outputs to the above for all inputs function, so they can be used determine if the removal is legal instead.</p>
<p>isEquivalentMaskless() is the code for testing if the AND can be removed factored out of the DAG recognition as the DAG can take several forms.</p>
<p>static bool isEquivalentMaskless(unsigned CC, unsigned width,
                                 ISD::LoadExtType ExtType, int AddConstant,
                                 int CompConstant) { By being careful about our equations and only writing the in term symbolic values and well known constants (0, 1, -1, MaxUInt) we can make them generally applicable to all bit widths. int MaxUInt = (1 &lt;&lt; width);</p>
<p>For the purposes of these comparisons sign extending the type is equivalent to zero extending the add and displacing it by half the integer width. Provided we are careful and make sure our equations are valid over the whole range we can just adjust the input and avoid writing equations for sign extended inputs. if (ExtType == <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>) AddConstant -= (1 &lt;&lt; (width-1));</p>
<p>switch(CC) { case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>: if ((AddConstant == 0) || (CompConstant == MaxUInt - 1 &amp;&amp; AddConstant &lt; 0) || (AddConstant &gt;= 0 &amp;&amp; CompConstant &lt; 0) || (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt;= 0 &amp;&amp; CompConstant &lt; AddConstant)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>: if ((AddConstant == 0) || (AddConstant &gt;= 0 &amp;&amp; CompConstant &lt;= 0) || (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt;= 0 &amp;&amp; CompConstant &lt;= AddConstant)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>: if ((AddConstant &gt;= 0 &amp;&amp; CompConstant &lt; 0) || (AddConstant &lt;= 0 &amp;&amp; CompConstant &gt;= -1 &amp;&amp; CompConstant &lt; AddConstant + MaxUInt)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>: if ((AddConstant == 0) || (AddConstant &gt; 0 &amp;&amp; CompConstant &lt;= 0) || (AddConstant &lt; 0 &amp;&amp; CompConstant &lt;= AddConstant)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>: if ((AddConstant &gt;= 0 &amp;&amp; CompConstant &lt;= 0) || (AddConstant &lt;= 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp; CompConstant &lt;= AddConstant + MaxUInt)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>: if ((AddConstant &gt; 0 &amp;&amp; CompConstant &lt; 0) || (AddConstant &lt; 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp; CompConstant &lt; AddConstant + MaxUInt) || (AddConstant &gt;= 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp; CompConstant &gt;= AddConstant) || (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt; 0 &amp;&amp; CompConstant &lt; AddConstant)) return true; break; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>: case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28af30bd33ca066862c72c3dd3bd128443d">AArch64CC::NV</a>: return true; case <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>: break; }</p>
<p>return false; }</p>
<p>static SDValue performCONDCombine(SDNode *N,
                           TargetLowering::DAGCombinerInfo &amp;DCI,
                           SelectionDAG &amp;DAG, unsigned CCIndex,
                           unsigned CmpIndex) { unsigned CC = cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(CCIndex))-&gt;getSExtValue(); SDNode *SubsNode = N-&gt;getOperand(CmpIndex).<a class="el" href="#ac0d1ec901199f063d121240273fa137d">getNode()</a>; unsigned CondOpcode = SubsNode-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>;</p>
<p>if (CondOpcode != <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>) return SDValue();</p>
<p>There is a SUBS feeding this condition. Is it fed by a mask we can use?</p>
<p>SDNode *AndNode = SubsNode-&gt;getOperand(0).<a class="el" href="#ac0d1ec901199f063d121240273fa137d">getNode()</a>; unsigned MaskBits = 0;</p>
<p>if (AndNode-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a>) return SDValue();</p>
<p>if (ConstantSDNode *CN = dyn_cast&lt;ConstantSDNode&gt;(AndNode-&gt;getOperand(1))) { uint32_t CNV = CN-&gt;getZExtValue(); if (CNV == 255) MaskBits = 8; else if (CNV == 65535) MaskBits = 16; }</p>
<p>if (!MaskBits) return SDValue();</p>
<p>SDValue AddValue = AndNode-&gt;getOperand(0);</p>
<p>if (AddValue.getOpcode() != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" title="Simple integer binary arithmetic operators.">ISD::ADD</a>) return SDValue();</p>
<p>The basic dag structure is correct, grab the inputs and validate them.</p>
<p>SDValue AddInputValue1 = AddValue.getNode()-&gt;getOperand(0); SDValue AddInputValue2 = AddValue.getNode()-&gt;getOperand(1); SDValue SubsInputValue = SubsNode-&gt;getOperand(1);</p>
<p>The mask is present and the provenance of all the values is a smaller type, lets see if the mask is superfluous.</p>
<p>if (!isa&lt;ConstantSDNode&gt;(AddInputValue2.getNode()) || !isa&lt;ConstantSDNode&gt;(SubsInputValue.getNode())) return SDValue();</p>
<p><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7" title="LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).">ISD::LoadExtType</a> ExtType;</p>
<p>if (!checkValueWidth(SubsInputValue, MaskBits, ExtType) || !checkValueWidth(AddInputValue2, MaskBits, ExtType) || !checkValueWidth(AddInputValue1, MaskBits, ExtType) ) return SDValue();</p>
<p>if(!isEquivalentMaskless(CC, MaskBits, ExtType, cast&lt;ConstantSDNode&gt;(AddInputValue2.getNode())-&gt;getSExtValue(), cast&lt;ConstantSDNode&gt;(SubsInputValue.getNode())-&gt;getSExtValue())) return SDValue();</p>
<p>The AND is not necessary, remove it.</p>
<p>SDVTList VTs = DAG.getVTList(SubsNode-&gt;getValueType(0), SubsNode-&gt;getValueType(1)); SDValue Ops[] = { AddValue, SubsNode-&gt;getOperand(1) };</p>
<p>SDValue NewValue = DAG.getNode(CondOpcode, SDLoc(SubsNode), VTs, Ops); DAG.ReplaceAllUsesWith(SubsNode, NewValue.getNode());</p>
<p>return SDValue(N, 0); }</p>
<p>Optimize compare with zero and branch. static SDValue performBRCONDCombine(SDNode *N,
                                    TargetLowering::DAGCombinerInfo &amp;DCI,
                                    SelectionDAG &amp;DAG) { MachineFunction &amp;MF = DAG.getMachineFunction(); Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z instructions will not be produced, as they are conditional branch instructions that do not set flags. if (MF.getFunction().hasFnAttribute(Attribute::SpeculativeLoadHardening)) return SDValue();</p>
<p>if (SDValue NV = performCONDCombine(N, DCI, DAG, 2, 3)) N = NV.getNode(); SDValue Chain = N-&gt;getOperand(0); SDValue Dest = N-&gt;getOperand(1); SDValue CCVal = N-&gt;getOperand(2); SDValue Cmp = N-&gt;getOperand(3);</p>
<p>assert(isa&lt;ConstantSDNode&gt;(CCVal) &amp;&amp; "Expected a ConstantSDNode here!"); unsigned CC = cast&lt;ConstantSDNode&gt;(CCVal)-&gt;getZExtValue(); if (CC != <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a> &amp;&amp; CC != <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>) return SDValue();</p>
<p>unsigned CmpOpc = Cmp.getOpcode(); if (CmpOpc != <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a> &amp;&amp; CmpOpc != <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>) return SDValue();</p>
<p>Only attempt folding if there is only one use of the flag and no use of the value. if (!Cmp-&gt;hasNUsesOfValue(0, 0) || !Cmp-&gt;hasNUsesOfValue(1, 1)) return SDValue();</p>
<p>SDValue LHS = Cmp.getOperand(0); SDValue RHS = Cmp.getOperand(1);</p>
<p>assert(LHS.getValueType() == RHS.getValueType() &amp;&amp; "Expected the value type to be the same for both operands!"); if (LHS.getValueType() != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.getValueType() != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) return SDValue();</p>
<p>if (isNullConstant(LHS)) std::swap(LHS, RHS);</p>
<p>if (!isNullConstant(RHS)) return SDValue();</p>
<p>if (LHS.getOpcode() == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997" title="Shift and rotation operations.">ISD::SHL</a> || LHS.getOpcode() == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> || LHS.getOpcode() == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>) return SDValue();</p>
<p>Fold the compare into the branch instruction. SDValue BR; if (CC == <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>) BR = DAG.getNode(AArch64ISD::CBZ, SDLoc(N), MVT::Other, Chain, LHS, Dest); else BR = DAG.getNode(AArch64ISD::CBNZ, SDLoc(N), MVT::Other, Chain, LHS, Dest);</p>
<p>Do not add new nodes to DAG combiner worklist. DCI.CombineTo(N, BR, false);</p>
<p>return SDValue(); }</p>
<p>Optimize some simple tbz/tbnz cases. Returns the new operand and bit to test as well as whether the test should be inverted. This code is required to catch these cases (as opposed to standard dag combines) because <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a> is matched during legalization. static SDValue getTestBitOperand(SDValue Op, unsigned &amp;Bit, bool &amp;Invert,
                                 SelectionDAG &amp;DAG) {</p>
<p>if (!Op-&gt;<a class="el" href="WebAssemblyRegStackify_8cpp.html#a3fe3a133bacc7200702bc7b0b13d092c">hasOneUse()</a>) return Op;</p>
<p>We don't handle undef/constant-fold cases below, as they should have already been taken care of (e.g. and of 0, test of undefined shifted bits, etc.)</p>
<p>(tbz (trunc x), b) -&gt; (tbz x, b) This case is just here to enable more of the below cases to be caught. if (Op-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3" title="TRUNCATE - Completely drop the high bits.">ISD::TRUNCATE</a> &amp;&amp; Bit &lt; Op-&gt;getValueType(0).getSizeInBits()) { return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); }</p>
<p>(tbz (any_ext x), b) -&gt; (tbz x, b) if we don't use the extended bits. if (Op-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d" title="ANY_EXTEND - Used for integer types. The high bits are undefined.">ISD::ANY_EXTEND</a> &amp;&amp; Bit &lt; Op-&gt;getOperand(0).getValueSizeInBits()) { return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); }</p>
<p>if (Op-&gt;getNumOperands() != 2) return Op;</p>
<p>auto *C = dyn_cast&lt;ConstantSDNode&gt;(Op-&gt;getOperand(1)); if (!C) return Op;</p>
<p>switch (Op-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>) { default: return Op;</p>
<p>(tbz (and x, m), b) -&gt; (tbz x, b) case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a>: if ((C-&gt;getZExtValue() &gt;&gt; Bit) &amp; 1) return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); return Op;</p>
<p>(tbz (shl x, c), b) -&gt; (tbz x, b-c) case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997" title="Shift and rotation operations.">ISD::SHL</a>: if (C-&gt;getZExtValue() &lt;= Bit &amp;&amp; (Bit - C-&gt;getZExtValue()) &lt; Op-&gt;getValueType(0).getSizeInBits()) { Bit = Bit - C-&gt;getZExtValue(); return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); } return Op;</p>
<p>(tbz (sra x, c), b) -&gt; (tbz x, b+c) or (tbz x, msb) if b+c is &gt; # bits in x case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>: Bit = Bit + C-&gt;getZExtValue(); if (Bit &gt;= Op-&gt;getValueType(0).getSizeInBits()) Bit = Op-&gt;getValueType(0).getSizeInBits() - 1; return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG);</p>
<p>(tbz (srl x, c), b) -&gt; (tbz x, b+c) case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>: if ((Bit + C-&gt;getZExtValue()) &lt; Op-&gt;getValueType(0).getSizeInBits()) { Bit = Bit + C-&gt;getZExtValue(); return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); } return Op;</p>
<p>(tbz (xor x, -1), b) -&gt; (tbnz x, b) case <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>: if ((C-&gt;getZExtValue() &gt;&gt; Bit) &amp; 1) Invert = !Invert; return getTestBitOperand(Op-&gt;getOperand(0), Bit, Invert, DAG); } }</p>
<p>Optimize test single bit zero/non-zero and branch. static SDValue performTBZCombine(SDNode *N,
                                 TargetLowering::DAGCombinerInfo &amp;DCI,
                                 SelectionDAG &amp;DAG) { unsigned Bit = cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(2))-&gt;getZExtValue(); bool Invert = false; SDValue TestSrc = N-&gt;getOperand(1); SDValue NewTestSrc = getTestBitOperand(TestSrc, Bit, Invert, DAG);</p>
<p>if (TestSrc == NewTestSrc) return SDValue();</p>
<p>unsigned NewOpc = N-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>; if (Invert) { if (NewOpc == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>) NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>; else { assert(NewOpc == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>); NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>; } }</p>
<p>SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N)</a>; return DAG.getNode(NewOpc, DL, <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, N-&gt;getOperand(0), NewTestSrc, DAG.getConstant(Bit, DL, MVT::i64), N-&gt;getOperand(3)); }</p>
<p>vselect (v1i1 setcc) -&gt; vselect (v1iXX setcc) (XX is the size of the compared operand type) FIXME: Currently the type legalizer can't handle VSELECT having v1i1 as condition. If it can legalize "VSELECT v1i1" correctly, no need to combine such VSELECT. static SDValue performVSelectCombine(SDNode *N, SelectionDAG &amp;DAG) { SDValue N0 = N-&gt;getOperand(0); EVT CCVT = N0.getValueType();</p>
<p>if (N0.getOpcode() != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a> || CCVT.getVectorNumElements() != 1 || CCVT.getVectorElementType() != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) return SDValue();</p>
<p>EVT ResVT = N-&gt;getValueType(0); EVT CmpVT = N0.getOperand(0).getValueType(); Only combine when the result type is of the same size as the compared operands. if (ResVT.getSizeInBits() != CmpVT.getSizeInBits()) return SDValue();</p>
<p>SDValue IfTrue = N-&gt;getOperand(1); SDValue IfFalse = N-&gt;getOperand(2); SDValue SetCC = DAG.getSetCC(SDLoc(N), CmpVT.changeVectorElementTypeToInteger(), N0.getOperand(0), N0.getOperand(1), cast&lt;CondCodeSDNode&gt;(N0.getOperand(2))-&gt;get()); return DAG.getNode(ISD::VSELECT, SDLoc(N), ResVT, SetCC,
                     IfTrue, IfFalse); }</p>
<p>/ A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with / the compare-mask instructions rather than going via NZCV, even if LHS and / RHS are really scalar. This replaces any scalar setcc in the above pattern / with a vector one followed by a DUP shuffle on the result. static SDValue performSelectCombine(SDNode *N,
                                    TargetLowering::DAGCombinerInfo &amp;DCI) { SelectionDAG &amp;DAG = DCI.DAG; SDValue N0 = N-&gt;getOperand(0); EVT ResVT = N-&gt;getValueType(0);</p>
<p>if (N0.getOpcode() != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a>) return SDValue();</p>
<p>Make sure the SETCC result is either i1 (initial DAG), or i32, the lowered scalar SetCCResultType. We also don't expect vectors, because we assume that selects fed by vector SETCCs are canonicalized to VSELECT. assert((N0.getValueType() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> || N0.getValueType() == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) &amp;&amp; "Scalar-SETCC feeding SELECT has unexpected result type!");</p>
<p>If NumMaskElts == 0, the comparison is larger than select result. The largest real NEON comparison is 64-bits per lane, which means the result is at most 32-bits and an illegal vector. Just bail out for now. EVT SrcVT = N0.getOperand(0).getValueType();</p>
<p>Don't try to do this optimization when the setcc itself has i1 operands. There are no legal vectors of i1, so this would be pointless. if (SrcVT == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) return SDValue();</p>
<p>int NumMaskElts = ResVT.getSizeInBits() / SrcVT.getSizeInBits(); if (!ResVT.isVector() || NumMaskElts == 0) return SDValue();</p>
<p>SrcVT = <a class="el" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15" title="Returns the EVT that represents a vector NumElements in length, where each element is of type VT.">EVT::getVectorVT</a>(*DAG.getContext(), SrcVT, NumMaskElts); EVT CCVT = SrcVT.changeVectorElementTypeToInteger();</p>
<p>Also bail out if the vector CCVT isn't the same size as ResVT. This can happen if the SETCC operand size doesn't divide the ResVT size (e.g., f64 vs v3f32). if (CCVT.getSizeInBits() != ResVT.getSizeInBits()) return SDValue();</p>
<p>Make sure we didn't create illegal types, if we're not supposed to. assert(DCI.isBeforeLegalize() || DAG.getTargetLoweringInfo().isTypeLegal(SrcVT));</p>
<p>First perform a vector comparison, where lane 0 is the one we're interested in. SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N0)</a>; SDValue LHS = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75" title="SCALAR_TO_VECTOR(VAL) - This represents the operation of loading a scalar value into element 0 of the...">ISD::SCALAR_TO_VECTOR</a>, DL, SrcVT, N0.getOperand(0)); SDValue RHS = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75" title="SCALAR_TO_VECTOR(VAL) - This represents the operation of loading a scalar value into element 0 of the...">ISD::SCALAR_TO_VECTOR</a>, DL, SrcVT, N0.getOperand(1)); SDValue SetCC = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0" title="SetCC operator - This evaluates to a true value iff the condition is true.">ISD::SETCC</a>, DL, CCVT, LHS, RHS, N0.getOperand(2));</p>
<p>Now duplicate the comparison mask we want across all other lanes. SmallVector&lt;int, 8&gt; DUPMask(CCVT.getVectorNumElements(), 0); SDValue Mask = DAG.getVectorShuffle(CCVT, DL, SetCC, SetCC, DUPMask); Mask = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7" title="BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...">ISD::BITCAST</a>, DL, ResVT.changeVectorElementTypeToInteger(), Mask);</p>
<p>return DAG.getSelect(DL, ResVT, Mask, N-&gt;getOperand(1), N-&gt;getOperand(2)); }</p>
<p>/ Get rid of unnecessary NVCASTs (that don't change the type). static SDValue performNVCASTCombine(SDNode *N) { if (N-&gt;getValueType(0) == N-&gt;getOperand(0).getValueType()) return N-&gt;getOperand(0);</p>
<p>return SDValue(); }</p>
<p>If all users of the globaladdr are of the form (globaladdr + constant), find the smallest constant, fold it into the globaladdr's offset and rewrite the globaladdr as (globaladdr + constant) - constant. static SDValue performGlobalAddressCombine(SDNode *N, SelectionDAG &amp;DAG,
                                           const AArch64Subtarget *Subtarget,
                                           const TargetMachine &amp;TM) { auto *GN = cast&lt;GlobalAddressSDNode&gt;(N); if (Subtarget-&gt;ClassifyGlobalReference(GN-&gt;getGlobal(), TM) != <a class="el" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO_NO_FLAG</a>) return SDValue();</p>
<p>uint64_t MinOffset = -1ull; for (SDNode *N : GN-&gt;uses()) { if (N-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" title="Simple integer binary arithmetic operators.">ISD::ADD</a>) return SDValue(); auto *C = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(0)); if (!C) C = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;getOperand(1)); if (!C) return SDValue(); MinOffset = std::min(MinOffset, C-&gt;getZExtValue()); } uint64_t Offset = MinOffset + GN-&gt;<a class="el" href="namespacellvm.html#a603eb2d37a31ea2c14318bedeecb8e3c">getOffset()</a>;</p>
<p>Require that the new offset is larger than the existing one. Otherwise, we can end up oscillating between two possible DAGs, for example, (add (add globaladdr + 10, -1), 1) and (add globaladdr + 9, 1). if (Offset &lt;= uint64_t(GN-&gt;<a class="el" href="namespacellvm.html#a603eb2d37a31ea2c14318bedeecb8e3c">getOffset()</a>)) return SDValue();</p>
<p>Check whether folding this offset is legal. It must not go out of bounds of the referenced object to avoid violating the code model, and must be smaller than 2^21 because this is the largest offset expressible in all object formats.</p>
<p>This check also prevents us from folding negative offsets, which will end up being treated in the same way as large positive ones. They could also cause code model violations, and aren't really common enough to matter. if (Offset &gt;= (1 &lt;&lt; 21)) return SDValue();</p>
<p>const GlobalValue *GV = GN-&gt;getGlobal(); Type *T = GV-&gt;getValueType(); if (!T-&gt;isSized() || Offset &gt; GV-&gt;<a class="el" href="BasicAliasAnalysis_8cpp.html#a1b8850f1ed44c12bc3501175a71c251c">getParent()</a>-&gt;getDataLayout().getTypeAllocSize(T)) return SDValue();</p>
<p>SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(GN)</a>; SDValue Result = DAG.getGlobalAddress(GV, DL, MVT::i64, Offset); return DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, DL, <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Result, DAG.getConstant(MinOffset, DL, MVT::i64)); }</p>
<p>Turns the vector of indices into a vector of byte offstes by scaling Offset by (BitWidth / 8). static SDValue getScaledOffsetForBitWidth(SelectionDAG &amp;DAG, SDValue Offset,
                                          SDLoc DL, unsigned BitWidth) { assert(Offset.getValueType().isScalableVector() &amp;&amp; "This method is only for scalable vectors of offsets");</p>
<p>SDValue Shift = DAG.getConstant(Log2_32(BitWidth / 8), DL, <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>); SDValue SplatShift = DAG.getNode(ISD::SPLAT_VECTOR, DL, MVT::nxv2i64, Shift);</p>
<p>return DAG.getNode(ISD::SHL, DL, MVT::nxv2i64, Offset, SplatShift); }</p>
<p>/ Check if the value of <code>OffsetInBytes</code> can be used as an immediate for / the gather load/prefetch and scatter store instructions with vector base and / immediate offset addressing mode: / / [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}] / / where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31.</p>
<p>inline static bool isValidImmForSVEVecImmAddrMode(unsigned OffsetInBytes,
                                                  unsigned ScalarSizeInBytes) { The immediate is not a multiple of the scalar size. if (OffsetInBytes % ScalarSizeInBytes) return false;</p>
<p>The immediate is out of range. if (OffsetInBytes / ScalarSizeInBytes &gt; 31) return false;</p>
<p>return true; }</p>
<p>/ Check if the value of <code>Offset</code> represents a valid immediate for the SVE / gather load/prefetch and scatter store instructiona with vector base and / immediate offset addressing mode: / / [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}] / / where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. static bool isValidImmForSVEVecImmAddrMode(SDValue Offset,
                                           unsigned ScalarSizeInBytes) { ConstantSDNode *OffsetConst = dyn_cast&lt;ConstantSDNode&gt;(Offset.getNode()); return OffsetConst &amp;&amp; isValidImmForSVEVecImmAddrMode( OffsetConst-&gt;getZExtValue(), ScalarSizeInBytes); }</p>
<p>static SDValue performScatterStoreCombine(SDNode *N, SelectionDAG &amp;DAG, unsigned Opcode, bool OnlyPackedOffsets = true) { const SDValue Src = N-&gt;getOperand(2); const EVT SrcVT = Src-&gt;getValueType(0); assert(SrcVT.isScalableVector() &amp;&amp; "Scatter stores are only possible for SVE vectors");</p>
<p>SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N)</a>; MVT SrcElVT = SrcVT.getVectorElementType().getSimpleVT();</p>
<p>Make sure that source data will fit into an SVE register if (SrcVT.getSizeInBits().getKnownMinSize() &gt; <a class="el" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a>) return SDValue();</p>
<p>For FPs, ACLE only supports <em>packed</em> single and double precision types. if (SrcElVT.isFloatingPoint()) if ((SrcVT != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) &amp;&amp; (SrcVT != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>)) return SDValue();</p>
<p>Depending on the addressing mode, this is either a pointer or a vector of pointers (that fits into one register) SDValue Base = N-&gt;getOperand(4); Depending on the addressing mode, this is either a single offset or a vector of offsets (that fits into one register) SDValue Offset = N-&gt;getOperand(5);</p>
<p>For "scalar + vector of indices", just scale the indices. This only applies to non-temporal scatters because there's no instruction that takes indicies. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">AArch64ISD::SSTNT1_INDEX_PRED</a>) { Offset = getScaledOffsetForBitWidth(DAG, Offset, DL, SrcElVT.getSizeInBits()); Opcode = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">AArch64ISD::SSTNT1_PRED</a>; }</p>
<p>In the case of non-temporal gather loads there's only one SVE instruction per data-size: "scalar + vector", i.e. stnt1{b|h|w|d} { z0.s }, p0/z, [z0.s, x0] Since we do have intrinsics that allow the arguments to be in a different order, we may need to swap them to match the spec. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">AArch64ISD::SSTNT1_PRED</a> &amp;&amp; Offset.getValueType().isVector()) std::swap(Base, Offset);</p>
<p>SST1_IMM requires that the offset is an immediate that is: a multiple of #SizeInBytes, in the range [0, 31 x #SizeInBytes], where #SizeInBytes is the size in bytes of the stored items. For immediates outside that range and non-immediate scalar offsets use SST1 or SST1_UXTW instead. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">AArch64ISD::SST1_IMM_PRED</a>) { if (!isValidImmForSVEVecImmAddrMode(Offset, SrcVT.getScalarSizeInBits() / 8)) { if (<a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> == Base.getValueType().getSimpleVT().SimpleTy) Opcode = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">AArch64ISD::SST1_UXTW_PRED</a>; else Opcode = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">AArch64ISD::SST1_PRED</a>;</p>
<p>std::swap(Base, Offset); } }</p>
<p>auto &amp;TLI = DAG.getTargetLoweringInfo(); if (!TLI.isTypeLegal(Base.getValueType())) return SDValue();</p>
<p>Some scatter store variants allow unpacked offsets, but only as nxv2i32 vectors. These are implicitly sign (sxtw) or zero (zxtw) extend to nxv2i64. Legalize accordingly. if (!OnlyPackedOffsets &amp;&amp; Offset.getValueType().getSimpleVT().SimpleTy == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>) Offset = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::nxv2i64, Offset).getValue(0);</p>
<p>if (!TLI.isTypeLegal(Offset.getValueType())) return SDValue();</p>
<p>Source value type that is representable in hardware EVT HwSrcVt = getSVEContainerType(SrcVT);</p>
<p>Keep the original type of the input data to store - this is needed to be able to select the correct instruction, e.g. ST1B, ST1H, ST1W and ST1D. For FP values we want the integer equivalent, so just use HwSrcVt. SDValue InputVT = DAG.getValueType(SrcVT); if (SrcVT.isFloatingPoint()) InputVT = DAG.getValueType(HwSrcVt);</p>
<p>SDVTList VTs = DAG.getVTList(MVT::Other); SDValue SrcNew;</p>
<p>if (Src.getValueType().isFloatingPoint()) SrcNew = DAG.getNode(ISD::BITCAST, DL, HwSrcVt, Src); else SrcNew = DAG.getNode(ISD::ANY_EXTEND, DL, HwSrcVt, Src);</p>
<p>SDValue Ops[] = {N-&gt;getOperand(0), // Chain SrcNew, N-&gt;getOperand(3), // Pg Base, Offset, InputVT};</p>
<p>return DAG.getNode(Opcode, DL, VTs, Ops); }</p>
<p>static SDValue performGatherLoadCombine(SDNode *N, SelectionDAG &amp;DAG, unsigned Opcode, bool OnlyPackedOffsets = true) { const EVT RetVT = N-&gt;getValueType(0); assert(RetVT.isScalableVector() &amp;&amp; "Gather loads are only possible for SVE vectors");</p>
<p>SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N)</a>;</p>
<p>Make sure that the loaded data will fit into an SVE register if (RetVT.getSizeInBits().getKnownMinSize() &gt; <a class="el" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a>) return SDValue();</p>
<p>Depending on the addressing mode, this is either a pointer or a vector of pointers (that fits into one register) SDValue Base = N-&gt;getOperand(3); Depending on the addressing mode, this is either a single offset or a vector of offsets (that fits into one register) SDValue Offset = N-&gt;getOperand(4);</p>
<p>For "scalar + vector of indices", just scale the indices. This only applies to non-temporal gathers because there's no instruction that takes indicies. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a>) { Offset = getScaledOffsetForBitWidth(DAG, Offset, DL, RetVT.getScalarSizeInBits()); Opcode = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">AArch64ISD::GLDNT1_MERGE_ZERO</a>; }</p>
<p>In the case of non-temporal gather loads there's only one SVE instruction per data-size: "scalar + vector", i.e. ldnt1{b|h|w|d} { z0.s }, p0/z, [z0.s, x0] Since we do have intrinsics that allow the arguments to be in a different order, we may need to swap them to match the spec. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">AArch64ISD::GLDNT1_MERGE_ZERO</a> &amp;&amp; Offset.getValueType().isVector()) std::swap(Base, Offset);</p>
<p>GLD{FF}1_IMM requires that the offset is an immediate that is: a multiple of #SizeInBytes, in the range [0, 31 x #SizeInBytes], where #SizeInBytes is the size in bytes of the loaded items. For immediates outside that range and non-immediate scalar offsets use GLD1_MERGE_ZERO or GLD1_UXTW_MERGE_ZERO instead. if (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">AArch64ISD::GLD1_IMM_MERGE_ZERO</a> || Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>) { if (!isValidImmForSVEVecImmAddrMode(Offset, RetVT.getScalarSizeInBits() / 8)) { if (<a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a> == Base.getValueType().getSimpleVT().SimpleTy) Opcode = (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">AArch64ISD::GLD1_IMM_MERGE_ZERO</a>) ? <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">AArch64ISD::GLD1_UXTW_MERGE_ZERO</a> : <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>; else Opcode = (Opcode == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">AArch64ISD::GLD1_IMM_MERGE_ZERO</a>) ? <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">AArch64ISD::GLD1_MERGE_ZERO</a> : <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">AArch64ISD::GLDFF1_MERGE_ZERO</a>;</p>
<p>std::swap(Base, Offset); } }</p>
<p>auto &amp;TLI = DAG.getTargetLoweringInfo(); if (!TLI.isTypeLegal(Base.getValueType())) return SDValue();</p>
<p>Some gather load variants allow unpacked offsets, but only as nxv2i32 vectors. These are implicitly sign (sxtw) or zero (zxtw) extend to nxv2i64. Legalize accordingly. if (!OnlyPackedOffsets &amp;&amp; Offset.getValueType().getSimpleVT().SimpleTy == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>) Offset = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::nxv2i64, Offset).getValue(0);</p>
<p>Return value type that is representable in hardware EVT HwRetVt = getSVEContainerType(RetVT);</p>
<p>Keep the original output value type around - this is needed to be able to select the correct instruction, e.g. LD1B, LD1H, LD1W and LD1D. For FP values we want the integer equivalent, so just use HwRetVT. SDValue OutVT = DAG.getValueType(RetVT); if (RetVT.isFloatingPoint()) OutVT = DAG.getValueType(HwRetVt);</p>
<p>SDVTList VTs = DAG.getVTList(HwRetVt, MVT::Other); SDValue Ops[] = {N-&gt;getOperand(0), // Chain N-&gt;getOperand(2), // Pg Base, Offset, OutVT};</p>
<p>SDValue Load = DAG.getNode(Opcode, DL, VTs, Ops); SDValue LoadChain = SDValue(Load.getNode(), 1);</p>
<p>if (RetVT.isInteger() &amp;&amp; (RetVT != HwRetVt)) Load = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3" title="TRUNCATE - Completely drop the high bits.">ISD::TRUNCATE</a>, DL, RetVT, Load.getValue(0));</p>
<p>If the original return value was FP, bitcast accordingly. Doing it here means that we can avoid adding TableGen patterns for FPs. if (RetVT.isFloatingPoint()) Load = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7" title="BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...">ISD::BITCAST</a>, DL, RetVT, Load.getValue(0));</p>
<p>return DAG.getMergeValues({Load, LoadChain}, DL); }</p>
<p>static SDValue performSignExtendInRegCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI,
                              SelectionDAG &amp;DAG) { SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N)</a>; SDValue Src = N-&gt;getOperand(0); unsigned Opc = Src-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>;</p>
<p>Sign extend of an unsigned unpack -&gt; signed unpack if (Opc == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">AArch64ISD::UUNPKHI</a> || Opc == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">AArch64ISD::UUNPKLO</a>) {</p>
<p>unsigned SOpc = Opc == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">AArch64ISD::UUNPKHI</a> ? <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">AArch64ISD::SUNPKHI</a> : <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">AArch64ISD::SUNPKLO</a>;</p>
<p>Push the sign extend to the operand of the unpack This is necessary where, for example, the operand of the unpack is another unpack: 4i32 sign_extend_inreg (4i32 uunpklo(8i16 uunpklo (16i8 opnd)), from 4i8) -&gt; 4i32 sunpklo (8i16 sign_extend_inreg(8i16 uunpklo (16i8 opnd), from 8i8) -&gt; 4i32 sunpklo(8i16 sunpklo(16i8 opnd)) SDValue ExtOp = Src-&gt;getOperand(0); auto VT = cast&lt;VTSDNode&gt;(N-&gt;getOperand(1))-&gt;getVT(); EVT EltTy = VT.getVectorElementType(); (void)EltTy;</p>
<p>assert((EltTy == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || EltTy == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || EltTy == <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) &amp;&amp; "Sign extending from an invalid type");</p>
<p>EVT ExtVT = VT.getDoubleNumVectorElementsVT(*DAG.getContext());</p>
<p>SDValue Ext = DAG.getNode(<a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e" title="SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...">ISD::SIGN_EXTEND_INREG</a>, DL, ExtOp.getValueType(), ExtOp, DAG.getValueType(ExtVT));</p>
<p>return DAG.getNode(SOpc, DL, N-&gt;getValueType(0), Ext); }</p>
<p>if (DCI.isBeforeLegalizeOps()) return SDValue();</p>
<p>if (!EnableCombineMGatherIntrinsics) return SDValue();</p>
<p>SVE load nodes (e.g. AArch64ISD::GLD1) are straightforward candidates for DAG Combine with SIGN_EXTEND_INREG. Bail out for all other nodes. unsigned NewOpc; unsigned MemVTOpNum = 4; switch (Opc) { case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">AArch64ISD::LD1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">AArch64ISD::LD1S_MERGE_ZERO</a>; MemVTOpNum = 3; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">AArch64ISD::LDNF1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">AArch64ISD::LDNF1S_MERGE_ZERO</a>; MemVTOpNum = 3; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">AArch64ISD::LDFF1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">AArch64ISD::LDFF1S_MERGE_ZERO</a>; MemVTOpNum = 3; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">AArch64ISD::GLD1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">AArch64ISD::GLD1S_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">AArch64ISD::GLD1_IMM_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">AArch64ISD::GLDFF1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">AArch64ISD::GLDFF1S_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a>; break; case <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">AArch64ISD::GLDNT1_MERGE_ZERO</a>: NewOpc = <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">AArch64ISD::GLDNT1S_MERGE_ZERO</a>; break; default: return SDValue(); }</p>
<p>EVT SignExtSrcVT = cast&lt;VTSDNode&gt;(N-&gt;getOperand(1))-&gt;getVT(); EVT SrcMemVT = cast&lt;VTSDNode&gt;(Src-&gt;getOperand(MemVTOpNum))-&gt;getVT();</p>
<p>if ((SignExtSrcVT != SrcMemVT) || !Src.<a class="el" href="WebAssemblyRegStackify_8cpp.html#a3fe3a133bacc7200702bc7b0b13d092c">hasOneUse()</a>) return SDValue();</p>
<p>EVT DstVT = N-&gt;getValueType(0); SDVTList VTs = DAG.getVTList(DstVT, MVT::Other);</p>
<p>SmallVector&lt;SDValue, 5&gt; Ops; for (unsigned I = 0; I &lt; Src-&gt;getNumOperands(); ++I) Ops.push_back(Src-&gt;getOperand(I));</p>
<p>SDValue ExtLoad = DAG.getNode(NewOpc, SDLoc(N), VTs, Ops); DCI.CombineTo(N, ExtLoad); DCI.CombineTo(Src.getNode(), ExtLoad, ExtLoad.getValue(1));</p>
<p>Return N so it doesn't get rechecked return SDValue(N, 0); }</p>
<p>/ Legalize the gather prefetch (scalar + vector addressing mode) when the / offset vector is an unpacked 32-bit scalable vector. The other cases (Offset / != nxv2i32) do not need legalization. static SDValue legalizeSVEGatherPrefetchOffsVec(SDNode *N, SelectionDAG &amp;DAG) { const unsigned OffsetPos = 4; SDValue Offset = N-&gt;getOperand(OffsetPos);</p>
<p>Not an unpacked vector, bail out. if (Offset.getValueType().getSimpleVT().SimpleTy != <a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>) return SDValue();</p>
<p>Extend the unpacked offset vector to 64-bit lanes. SDLoc <a class="el" href="#a9d78bedfca851b40bb3c1398830a932a" title="Simplify Addr given that the top byte of it is ignored by HW during / address translation.">DL(N)</a>; Offset = DAG.getNode(ISD::ANY_EXTEND, DL, MVT::nxv2i64, Offset); SmallVector&lt;SDValue, 5&gt; Ops(N-&gt;op_begin(), N-&gt;op_end()); Replace the offset operand with the 64-bit one. Ops[OffsetPos] = Offset;</p>
<p>return DAG.getNode(N-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a>, DL, DAG.getVTList(MVT::Other), Ops); }</p>
<p>/ Combines a node carrying the intrinsic / <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> into a node that uses / <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to / <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> is not a valid immediate for the / sve gather prefetch instruction with vector plus immediate addressing mode. static SDValue combineSVEPrefetchVecBaseImmOff(SDNode *N, SelectionDAG &amp;DAG,
                                               unsigned ScalarSizeInBytes) { const unsigned ImmPos = 4, OffsetPos = 3; No need to combine the node if the immediate is valid... if (isValidImmForSVEVecImmAddrMode(N-&gt;getOperand(ImmPos), ScalarSizeInBytes)) return SDValue();</p>
<p>...otherwise swap the offset base with the offset... SmallVector&lt;SDValue, 5&gt; Ops(N-&gt;op_begin(), N-&gt;op_end()); std::swap(Ops[ImmPos], Ops[OffsetPos]); ...and remap the intrinsic <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> to <code>aarch64_sve_prfb_gather_uxtw_index</code>. </p>

<p class="reference">Referenced by <a class="el" href="Operator_8cpp_source.html#l00061">llvm::GEPOperator::accumulateConstantOffset()</a>, <a class="el" href="Operator_8cpp_source.html#l00072">llvm::GEPOperator::accumulateConstantOffset()</a>, <a class="el" href="Instructions_8cpp_source.html#l01773">llvm::GetElementPtrInst::accumulateConstantOffset()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l01254">AddAlignmentAssumptions()</a>, <a class="el" href="HexagonVectorPrint_8cpp_source.html#l00096">addAsmInstr()</a>, <a class="el" href="BoundsChecking_8cpp_source.html#l00143">addBoundsChecking()</a>, <a class="el" href="Mangler_8cpp_source.html#l00094">addByteCountSuffix()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00170">addIPMSequence()</a>, <a class="el" href="LoopUtils_8cpp_source.html#l01645">llvm::addRuntimeChecks()</a>, <a class="el" href="GCMetadata_8h_source.html#l00125">llvm::GCFunctionInfo::addSafePoint()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08835">addStackMapLiveVars()</a>, <a class="el" href="IVUsers_8cpp_source.html#l00168">llvm::IVUsers::AddUsersImpl()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02717">addVSetVL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39157">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02924">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02291">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02631">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02232">adjustForSubtraction()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02434">adjustForTestUnderMask()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02302">adjustICmpTruncate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04489">adjustLoadValueTypeImpl()</a>, <a class="el" href="PtrUseVisitor_8cpp_source.html#l00033">llvm::detail::PtrUseVisitorBase::adjustOffsetForGEP()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">llvm::MipsSEInstrInfo::adjustStackPtr()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02076">adjustSubwordCmp()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02056">adjustZeroCmp()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00488">allCallersPassValidPointerForArgument()</a>, <a class="el" href="SROA_8cpp_source.html#l02326">llvm::sroa::AllocaSliceRewriter::AllocaSliceRewriter()</a>, <a class="el" href="AMDGPUMachineFunction_8cpp_source.html#l00043">llvm::AMDGPUMachineFunction::allocateLDSGlobal()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03434">llvm::HexagonTargetLowering::allowsMemoryAccess()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01721">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01712">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01729">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01705">llvm::TargetLoweringBase::allowsMemoryAccessForAlignment()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01684">llvm::TargetLoweringBase::allowsMemoryAccessForAlignment()</a>, <a class="el" href="AMDGPUAliasAnalysis_8h_source.html#l00032">llvm::AMDGPUAAResult::AMDGPUAAResult()</a>, <a class="el" href="AMDGPUAliasAnalysis_8h_source.html#l00031">llvm::AMDGPUAAResult::AMDGPUAAResult()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01008">llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00337">llvm::VNCoercion::analyzeLoadFromClobberingLoad()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00372">llvm::VNCoercion::analyzeLoadFromClobberingMemInst()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00231">llvm::VNCoercion::analyzeLoadFromClobberingStore()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00176">llvm::VNCoercion::analyzeLoadFromClobberingWrite()</a>, <a class="el" href="SimplifyLibCalls_8cpp_source.html#l00211">annotateNonNullAndDereferenceable()</a>, <a class="el" href="DebugLoc_8cpp_source.html#l00071">llvm::DebugLoc::appendInlinedAt()</a>, <a class="el" href="Loads_8cpp_source.html#l00409">AreNonOverlapSameBaseLoadAndStore()</a>, <a class="el" href="ARMParallelDSP_8cpp_source.html#l00303">AreSequentialAccesses()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11283">attachMEMCPYScratchRegs()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00413">llvm::AVRDAGToDAGISel::select&lt; AVRISD::CALL &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00453">llvm::AVRDAGToDAGISel::select&lt; ISD::BRIND &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00305">llvm::AVRDAGToDAGISel::select&lt; ISD::FrameIndex &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00357">llvm::AVRDAGToDAGISel::select&lt; ISD::LOAD &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00320">llvm::AVRDAGToDAGISel::select&lt; ISD::STORE &gt;()</a>, <a class="el" href="BasicAliasAnalysis_8h_source.html#l00073">llvm::BasicAAResult::BasicAAResult()</a>, <a class="el" href="BasicAliasAnalysis_8h_source.html#l00070">llvm::BasicAAResult::BasicAAResult()</a>, <a class="el" href="BasicAliasAnalysis_8h_source.html#l00063">llvm::BasicAAResult::BasicAAResult()</a>, <a class="el" href="BTFDebug_8cpp_source.html#l01055">llvm::BTFDebug::beginInstruction()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l02913">llvm::CodeViewDebug::beginInstruction()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01891">llvm::DwarfDebug::beginInstruction()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03071">llvm::SparcTargetLowering::bitcastConstantFPToInt()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00463">llvm::Mips16InstrInfo::BuildAddiuSpImm()</a>, <a class="el" href="SwitchLoweringUtils_8cpp_source.html#l00364">llvm::SwitchCG::SwitchLowering::buildBitTests()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00388">buildCFAOffs()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00419">llvm::X86FrameLowering::BuildCFI()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00399">buildDefCFAReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04322">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19974">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="CoroFrame_8cpp_source.html#l00727">buildFrameType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09034">buildFromShuffleMostly()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00296">buildGitPtr()</a>, <a class="el" href="SwitchLoweringUtils_8cpp_source.html#l00190">llvm::SwitchCG::SwitchLowering::buildJumpTable()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03011">llvm::TargetLowering::buildLegalVectorShuffle()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04898">buildMergeScalars()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00400">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00361">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00390">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02148">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02137">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00345">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00410">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00371">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00420">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00381">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00428">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00436">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00329">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02118">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02102">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00336">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00702">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05513">buildPCRelGlobalAddress()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11194">llvm::SITargetLowering::buildRSRC()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04882">buildScalarToVector()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00794">buildScratchExecCopy()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14883">llvm::PPCTargetLowering::BuildSDIVPow2()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01027">llvm::SIRegisterInfo::buildSGPRSpillLoadStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11153">buildSMovImm32()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00017">llvm::VNCoercion::canCoerceMustAliasedValueToLoad()</a>, <a class="el" href="SROA_8cpp_source.html#l01697">canConvertValue()</a>, <a class="el" href="IntrinsicInst_8cpp_source.html#l00269">llvm::VPIntrinsic::canIgnoreVectorLengthParam()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l03310">llvm::slpvectorizer::BoUpSLP::canMapToVector()</a>, <a class="el" href="TailRecursionElimination_8cpp_source.html#l00335">canMoveAboveCall()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44172">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36893">canonicalizeLaneShuffleWithRepeatedOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36087">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="MustExecute_8cpp_source.html#l00118">CanProveNotTakenFirstIteration()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00816">canReplaceGEPIdxWithZero()</a>, <a class="el" href="Loads_8cpp_source.html#l00546">llvm::canReplacePointersIfEqual()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00482">canRewriteGEPAsOffset()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01163">CanShareConstantPoolEntry()</a>, <a class="el" href="SimplifyLibCalls_8cpp_source.html#l00152">canTransformToMemCmp()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l01486">canUseSizedAtomicCall()</a>, <a class="el" href="LoopFlatten_8cpp_source.html#l00574">CanWidenIV()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00305">llvm::Evaluator::castCallResultIfNeeded()</a>, <a class="el" href="ARMCallingConv_8cpp_source.html#l00169">CC_ARM_AAPCS_Custom_Aggregate()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02903">CC_RISCV()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02572">CheckChildType()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00599">checkHighLaneIndex()</a>, <a class="el" href="LoopFlatten_8cpp_source.html#l00428">checkOverflow()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02562">CheckType()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02597">CheckValueType()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l00281">CleanupConstantGlobalUsers()</a>, <a class="el" href="CloneFunction_8cpp_source.html#l00453">llvm::CloneAndPruneIntoFromInst()</a>, <a class="el" href="InferAddressSpaces_8cpp_source.html#l00633">cloneConstantExprWithNewAddressSpace()</a>, <a class="el" href="FunctionComparator_8cpp_source.html#l00413">llvm::FunctionComparator::cmpTypes()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01837">CMSEPopCalleeSaves()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01777">CMSEPushCalleeSaves()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00162">llvm::VNCoercion::coerceAvailableValueToLoadType()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00067">llvm::VNCoercion::coerceAvailableValueToLoadTypeHelper()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01273">llvm::LegalizerHelper::coerceToScalar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48540">combineADC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49022">combineAdd()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02934">combineADDCARRYDiamond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48576">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">combineAddOrSubToHADDorHSUB()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16009">combineADDToADDZE()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16097">combineADDToMAT_PCREL_ADDR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43830">combineAndMaskToShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12886">CombineANDShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40460">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40111">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39563">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39495">combineBitcastToBoolVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39213">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43795">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48092">combineBrCond()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l13485">combineBVZEXTLOAD()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03025">combineCarryDiamond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42186">combineCMov()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36841">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43514">combineCompareEqual()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19391">combineConcatVectorOfCasts()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19252">combineConcatVectorOfScalars()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49236">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49715">combineExtractSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46733">combineFAndFNotToFAndn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01378">llvm::AMDGPUTargetLowering::combineFMinMaxLegacy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46837">combineFMinNumFMaxNum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46521">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48006">combineGatherScatter()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02054">combineGREVI_GORCI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43097">combineHorizOpWithShuffle()</a>, <a class="el" href="InstructionCombining_8cpp_source.html#l03951">combineInstructionsOverFunction()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00573">combineLoadToOperationType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41065">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44269">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45178">combineMaskedLoadConstantMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39894">combineMinMaxReduction()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09003">combineMinNumMaxNum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47907">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42728">combineMul()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42544">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42632">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42684">combineMulToPMULDQ()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01993">combineORToGORC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01967">combineORToGREV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46131">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39968">combinePredicateReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41889">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36712">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49900">combineScalarToVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41112">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40891">combineSelectOfTwoConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47829">combineSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42015">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47433">combineSext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47061">combineSextInRegCmov()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l05366">combineShiftAnd1ToBitTest()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42928">combineShiftLeft()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l07786">combineShiftOfShiftedLogic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42987">combineShiftRightArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43044">combineShiftRightLogical()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l08278">combineShiftToMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42877">combineShiftToPMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37959">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37770">combineShuffleOfConcatUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37734">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37691">combineShuffleToFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49065">combineSubToSubus()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13497">combineSVEReductionFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13478">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13514">combineSVEReductionOrderedFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36948">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08697">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47289">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47241">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48169">combineToFPTruncExtElt()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02543">llvm::VETargetLowering::combineTRUNCATE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46316">combineTruncate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45885">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44715">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49218">combineVectorCompare()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48111">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46040">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47685">combineVectorSizedSetCCEquality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45993">combineVectorTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45977">combineVectorTruncationWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45963">combineVectorTruncationWithPACKUS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40756">combineVSelectWithAllOnesOrZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46357">combineVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48484">combineX86AddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48078">combineX86SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35286">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36231">combineX86ShufflesConstants()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01661">CompactSwizzlableVector()</a>, <a class="el" href="Instructions_8cpp_source.html#l01280">computeAllocaDefaultAlign()</a>, <a class="el" href="MemoryBuiltins_8cpp_source.html#l00346">computeArraySize()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04464">computeConstantRangeIncludingKnownBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00254">llvm::computeKnownBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00229">llvm::computeKnownBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00244">llvm::computeKnownBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00220">llvm::computeKnownBits()</a>, <a class="el" href="InstCombiner_8h_source.html#l00456">llvm::InstCombiner::computeKnownBits()</a>, <a class="el" href="InstCombiner_8h_source.html#l00461">llvm::InstCombiner::computeKnownBits()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00460">llvm::InstCombinerImpl::computeKnownBits()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00465">llvm::InstCombinerImpl::computeKnownBits()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00030">llvm::computeLegalValueVTs()</a>, <a class="el" href="Instructions_8cpp_source.html#l01364">computeLoadStoreDefaultAlign()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l05680">llvm::slpvectorizer::BoUpSLP::computeMinimumValueSizes()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00392">llvm::ComputeNumSignBits()</a>, <a class="el" href="InstCombiner_8h_source.html#l00477">llvm::InstCombiner::ComputeNumSignBits()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00481">llvm::InstCombinerImpl::ComputeNumSignBits()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04546">computeOverflowForSignedAdd()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04997">llvm::computeOverflowForSignedAdd()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l05006">llvm::computeOverflowForSignedAdd()</a>, <a class="el" href="InstCombiner_8h_source.html#l00499">llvm::InstCombiner::computeOverflowForSignedAdd()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00504">llvm::InstCombinerImpl::computeOverflowForSignedAdd()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04491">llvm::computeOverflowForSignedMul()</a>, <a class="el" href="InstCombiner_8h_source.html#l00488">llvm::InstCombiner::computeOverflowForSignedMul()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00492">llvm::InstCombinerImpl::computeOverflowForSignedMul()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04632">llvm::computeOverflowForSignedSub()</a>, <a class="el" href="InstCombiner_8h_source.html#l00510">llvm::InstCombiner::computeOverflowForSignedSub()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00516">llvm::InstCombinerImpl::computeOverflowForSignedSub()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04533">llvm::computeOverflowForUnsignedAdd()</a>, <a class="el" href="InstCombiner_8h_source.html#l00493">llvm::InstCombiner::computeOverflowForUnsignedAdd()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00498">llvm::InstCombinerImpl::computeOverflowForUnsignedAdd()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04477">llvm::computeOverflowForUnsignedMul()</a>, <a class="el" href="InstCombiner_8h_source.html#l00482">llvm::InstCombiner::computeOverflowForUnsignedMul()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00486">llvm::InstCombinerImpl::computeOverflowForUnsignedMul()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04609">llvm::computeOverflowForUnsignedSub()</a>, <a class="el" href="InstCombiner_8h_source.html#l00504">llvm::InstCombiner::computeOverflowForUnsignedSub()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00510">llvm::InstCombinerImpl::computeOverflowForUnsignedSub()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l00709">computePointerDifference()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l02472">computePointerICmp()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l00148">ComputePTXValueVTs()</a>, <a class="el" href="IVDescriptors_8cpp_source.html#l00114">computeRecurrenceType()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l00642">llvm::JumpThreadingPass::computeValueKnownInPredecessorsImpl()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00134">llvm::computeValueLLTs()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00084">llvm::ComputeValueVTs()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00126">llvm::ComputeValueVTs()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05010">ConstantFold()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02828">constantFoldBFE()</a>, <a class="el" href="ConstantFold_8cpp_source.html#l01090">llvm::ConstantFoldBinaryInstruction()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01340">llvm::ConstantFoldBinaryOpOperands()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01351">llvm::ConstantFoldCastOperand()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01246">llvm::ConstantFoldCompareInstOperands()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01233">llvm::ConstantFoldConstant()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01239">llvm::ConstantFoldInstOperands()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01165">llvm::ConstantFoldInstruction()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l00675">llvm::ConstantFoldLoadFromConstPtr()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l00350">llvm::ConstantFoldLoadThroughBitcast()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l01272">constantFoldUser()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l00844">ConstantPropUsersOf()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00664">llvm::DwarfCompileUnit::constructLabelDIE()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05750">constructRetValue()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04768">ConvertBooleanCarryToCarryFlag()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00817">convertCalleeSaveRestoreToSPPrePostIncDec()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l04781">ConvertCarryFlagToBooleanCarry()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16839">convertFromScalableVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43767">convertIntLogicToFPLogic()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01318">convertLocVTToValVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03179">convertLocVTToValVT()</a>, <a class="el" href="LoopVectorizationLegality_8cpp_source.html#l00379">llvm::convertPointerToIntegerType()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09384">ConvertSelectToConcatVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16828">convertToScalableVector()</a>, <a class="el" href="SROA_8cpp_source.html#l01756">convertValue()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01347">convertValVTToLocVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03218">convertValVTToLocVT()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02871">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="Local_8cpp_source.html#l02557">llvm::copyMetadataForLoad()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02896">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00889">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00031">llvm::BPFInstrInfo::copyPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00812">llvm::HexagonInstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00034">llvm::LanaiInstrInfo::copyPhysReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">llvm::Mips16InstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00090">llvm::MSP430InstrInfo::copyPhysReg()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01676">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00090">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00661">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00770">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00038">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00152">llvm::Thumb2InstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00056">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03441">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00331">llvm::XCoreInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00326">copyPhysSubRegs()</a>, <a class="el" href="Local_8cpp_source.html#l02750">llvm::copyRangeMetadata()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05619">llvm::SITargetLowering::copyToM0()</a>, <a class="el" href="IRBuilder_8h_source.html#l01770">llvm::IRBuilderBase::CreateAlignedLoad()</a>, <a class="el" href="IRBuilder_8h_source.html#l01828">llvm::IRBuilderBase::CreateAlignedStore()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l01124">llvm::IRBuilderBase::CreateAlignmentAssumption()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l01137">llvm::IRBuilderBase::CreateAlignmentAssumption()</a>, <a class="el" href="IRBuilder_8h_source.html#l01691">llvm::IRBuilderBase::CreateAlloca()</a>, <a class="el" href="IRBuilder_8h_source.html#l01698">llvm::IRBuilderBase::CreateAlloca()</a>, <a class="el" href="X86LowerAMXType_8cpp_source.html#l00042">CreateAllocaInst()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00528">llvm::DIBuilder::createArrayType()</a>, <a class="el" href="IRBuilder_8h_source.html#l01842">llvm::IRBuilderBase::CreateAtomicCmpXchg()</a>, <a class="el" href="IRBuilder_8h_source.html#l01851">llvm::IRBuilderBase::CreateAtomicRMW()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l03054">llvm::InnerLoopVectorizer::createBitOrPointerCast()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00666">createCMovFP()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00115">llvm::SwiftErrorValueTracking::createEntriesInEntryBlock()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l01018">llvm::IRBuilderBase::CreateExtractInteger()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l01675">createFFSIntrinsic()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00644">createFPCmp()</a>, <a class="el" href="HardwareLoops_8cpp_source.html#l00094">createHWLoopAnalysis()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l03383">llvm::InnerLoopVectorizer::createInductionResumeValues()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02649">createLoadLR()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l01111">createLVAnalysis()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l00634">createMaskInstrs()</a>, <a class="el" href="LowerMemIntrinsics_8cpp_source.html#l00017">llvm::createMemCpyLoopKnownSize()</a>, <a class="el" href="LowerMemIntrinsics_8cpp_source.html#l00133">llvm::createMemCpyLoopUnknownSize()</a>, <a class="el" href="LowerMemIntrinsics_8cpp_source.html#l00291">createMemMoveLoop()</a>, <a class="el" href="LowerMemIntrinsics_8cpp_source.html#l00378">createMemSetLoop()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39415">createMMXBuildVector()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07324">llvm::SIInstrInfo::createPHIDestinationCopy()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01852">llvm::TargetInstrInfo::createPHIDestinationCopy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32175">createPHIsForCMOVsInSinkBB()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07108">createPHIsForSelects()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07339">llvm::SIInstrInfo::createPHISourceCopy()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01862">llvm::TargetInstrInfo::createPHISourceCopy()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l01662">createPopcntIntrinsic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39864">createPSADBW()</a>, <a class="el" href="SymbolRewriter_8cpp_source.html#l00585">llvm::createRewriteSymbolsPass()</a>, <a class="el" href="DwarfCompileUnit_8cpp_source.html#l00908">llvm::DwarfCompileUnit::createScopeChildrenDIE()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02151">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03159">llvm::LegalizerHelper::createStackTemporary()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02731">createStoreLR()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00092">createTupleImpl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09917">createVariablePermute()</a>, <a class="el" href="WebAssemblyFixFunctionBitcasts_8cpp_source.html#l00117">createWrapper()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01614">customLegalizeToWOp()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01627">customLegalizeToWOpWithSExt()</a>, <a class="el" href="DataLayout_8h_source.html#l00205">llvm::DataLayout::DataLayout()</a>, <a class="el" href="DemoteRegToStack_8cpp_source.html#l00110">llvm::DemotePHIToStack()</a>, <a class="el" href="DemoteRegToStack_8cpp_source.html#l00023">llvm::DemoteRegToStack()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l01919">despeculateCountZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44820">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46185">detectPMADDUBSW()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l01444">detectShiftUntilZeroIdiom()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44634">detectUSatPattern()</a>, <a class="el" href="DiagnosticInfo_8cpp_source.html#l00112">llvm::DiagnosticLocation::DiagnosticLocation()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01615">llvm::AsmPrinter::doFinalization()</a>, <a class="el" href="LexicalScopes_8cpp_source.html#l00306">llvm::LexicalScopes::dominates()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00105">doPromotion()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l00702">llvm::Instruction::dropLocation()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00337">llvm::AArch64FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00328">llvm::AVRFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00699">llvm::RISCVFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01391">llvm::SIFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00191">llvm::WebAssemblyFrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l03134">llvm::X86FrameLowering::eliminateCallFramePseudoInstr()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l01301">eliminateDeadStores()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l04810">eliminateDeadSwitchCases()</a>, <a class="el" href="BPFRegisterInfo_8cpp_source.html#l00056">llvm::BPFRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00192">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="LanaiRegisterInfo_8cpp_source.html#l00131">llvm::LanaiRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00154">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01368">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00254">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l01207">eliminateNoopStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08422">EltsFromConsecutiveLoads()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01342">emitAlignedDPRCS2Restores()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01169">emitAlignedDPRCS2Spills()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00258">emitAligningInstructions()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02547">emitBuildPairF64Pseudo()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00473">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00452">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="BuildLibCalls_8cpp_source.html#l01638">llvm::emitCalloc()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00146">emitCLC()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02640">emitCmp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02392">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02502">emitConjunctionRec()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00771">llvm::InstrEmitter::EmitDbgInstrRef()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00828">llvm::InstrEmitter::EmitDbgLabel()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00677">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11087">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02085">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10945">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01954">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00527">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01538">llvm::AArch64FrameLowering::emitEpilogue()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00154">llvm::AVRFrameLowering::emitEpilogue()</a>, <a class="el" href="LanaiFrameLowering_8cpp_source.html#l00178">llvm::LanaiFrameLowering::emitEpilogue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00688">llvm::MipsSEFrameLowering::emitEpilogue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00106">llvm::MSP430FrameLowering::emitEpilogue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00494">llvm::RISCVFrameLowering::emitEpilogue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01080">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00576">llvm::SystemZFrameLowering::emitEpilogue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00397">llvm::VEFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00276">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01911">llvm::X86FrameLowering::emitEpilogue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00183">llvm::VEFrameLowering::emitEpilogueInsns()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02001">llvm::AArch64TargetLowering::EmitF128CSEL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03705">llvm::emitFrameOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03606">emitFrameOffsetAdj()</a>, <a class="el" href="BuildLibCalls_8cpp_source.html#l01594">llvm::emitFWrite()</a>, <a class="el" href="Analysis_2Utils_2Local_8h_source.html#l00029">llvm::EmitGEPOffset()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02971">llvm::AsmPrinter::emitGlobalConstant()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02633">emitGlobalConstantArray()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02593">emitGlobalConstantDataSequential()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02692">emitGlobalConstantFP()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02888">emitGlobalConstantImpl()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02740">emitGlobalConstantLargeInt()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02664">emitGlobalConstantStruct()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02652">emitGlobalConstantVector()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00289">llvm::AMDGPUAsmPrinter::emitGlobalVariable()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00494">llvm::AsmPrinter::emitGlobalVariable()</a>, <a class="el" href="MipsBranchExpansion_8cpp_source.html#l00729">emitGPDisp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03374">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00360">emitIncrement()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03704">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03618">emitIndirectSrc()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l01289">llvm::ARMAsmPrinter::emitInstruction()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00656">llvm::BPFTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03808">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33782">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01997">llvm::AsmPrinter::emitJumpTableInfo()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16387">llvm::AArch64TargetLowering::emitLoadLinked()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03424">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04806">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28799">emitLockedStackOp()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00876">llvm::ARMAsmPrinter::emitMachineConstantPoolValue()</a>, <a class="el" href="BuildLibCalls_8cpp_source.html#l01618">llvm::emitMalloc()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04394">llvm::RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic()</a>, <a class="el" href="BuildLibCalls_8cpp_source.html#l01277">llvm::emitMemCpyChk()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00025">emitMemMem()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05647">emitNonHSAIntrinsicError()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47659">emitOrXorXorTree()</a>, <a class="el" href="TargetLoweringObjectFileImpl_8cpp_source.html#l00381">llvm::TargetLoweringObjectFileELF::emitPersonalityValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11221">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01026">llvm::AArch64FrameLowering::emitPrologue()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00052">llvm::AVRFrameLowering::emitPrologue()</a>, <a class="el" href="LanaiFrameLowering_8cpp_source.html#l00091">llvm::LanaiFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00040">llvm::MSP430FrameLowering::emitPrologue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00306">llvm::RISCVFrameLowering::emitPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00837">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00308">llvm::VEFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00206">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01289">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00135">llvm::VEFrameLowering::emitPrologueInsns()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02452">emitReadCycleWidePseudo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05656">emitRemovedIntrinsicError()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00077">emitSCSEpilogue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00028">emitSCSPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02594">emitSelectPseudo()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02701">emitSETCC()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02152">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02514">emitSplitF64Pseudo()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00205">llvm::X86FrameLowering::emitSPUpdate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02091">llvm::X86TargetLowering::emitStackGuardXorFP()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00481">llvm::X86FrameLowering::emitStackProbe()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16432">llvm::AArch64TargetLowering::emitStoreConditional()</a>, <a class="el" href="BuildLibCalls_8cpp_source.html#l01219">llvm::emitStrLen()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00195">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemchr()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00180">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemcmp()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00048">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="WebAssemblySelectionDAGInfo_8cpp_source.html#l00021">llvm::WebAssemblySelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="WebAssemblySelectionDAGInfo_8cpp_source.html#l00036">llvm::WebAssemblySelectionDAGInfo::EmitTargetCodeForMemmove()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00075">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="WebAssemblySelectionDAGInfo_8cpp_source.html#l00045">llvm::WebAssemblySelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00231">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrcmp()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00221">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrcpy()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00262">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrlen()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00269">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForStrnlen()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l03235">llvm::InnerLoopVectorizer::emitTransformedIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31681">emitXBegin()</a>, <a class="el" href="AsmPrinter_8h_source.html#l00508">llvm::AsmPrinter::emitXXStructor()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02221">llvm::AsmPrinter::emitXXStructorList()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l02100">llvm::DwarfDebug::endFunctionImpl()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00181">evaluateBitcastFromPtr()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00322">llvm::Evaluator::EvaluateBlock()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l08112">EvaluateExpression()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00387">evaluateGEPOffsetExpression()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l02728">EvaluateStaticConstructor()</a>, <a class="el" href="Evaluator_8h_source.html#l00040">llvm::Evaluator::Evaluator()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00720">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05283">expandDivFix()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06381">llvm::TargetLowering::expandFunnelShift()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l01047">llvm::VEInstrInfo::expandGetStackTopPseudo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09334">ExpandHorizontalBinOp()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07660">llvm::TargetLowering::expandIntMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26043">expandIntrinsicWChainHelper()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04566">expandLoadStackGuard()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04854">llvm::ARMBaseInstrInfo::expandLoadStackGuardBase()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04490">expandMOV32r1()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01869">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04508">ExpandMOVImmSExti8()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01720">llvm::AArch64InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01002">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02969">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01592">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00843">llvm::VEInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05230">ExpandPowI()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00750">expandPseudoLogM()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00810">expandPseudoVFMK()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05868">ExpandREAD_REGISTER()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06469">llvm::TargetLowering::expandROT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00613">expandSGPRCopy()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02783">expandV4F32ToV2F64()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01459">llvm::HexagonInstrInfo::expandVGatherPseudo()</a>, <a class="el" href="SROA_8cpp_source.html#l02131">extractInteger()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01295">extractLOHI()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06404">extractShiftForRotate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03287">extractSubReg()</a>, <a class="el" href="ScalarEvolutionExpander_8cpp_source.html#l00269">FactorOutConstant()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00783">fail()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00044">fail()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00038">fail()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01120">finalizeTS1AM()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09629">findArgumentCopyElisionCandidates()</a>, <a class="el" href="Loads_8cpp_source.html#l00429">llvm::FindAvailablePtrLoadStore()</a>, <a class="el" href="SwitchLoweringUtils_8cpp_source.html#l00265">llvm::SwitchCG::SwitchLowering::findBitTestClusters()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01377">llvm::MachineBasicBlock::findBranchDebugLoc()</a>, <a class="el" href="ModuleSummaryAnalysis_8cpp_source.html#l00492">findFuncPointers()</a>, <a class="el" href="LexicalScopes_8cpp_source.html#l00124">llvm::LexicalScopes::findLexicalScope()</a>, <a class="el" href="IndVarSimplify_8cpp_source.html#l00888">FindLoopCounter()</a>, <a class="el" href="StackLifetime_8cpp_source.html#l00069">findMatchingAlloca()</a>, <a class="el" href="LoopSimplify_8cpp_source.html#l00180">findPHIToPartitionLoops()</a>, <a class="el" href="CodeExtractor_8cpp_source.html#l01464">fixupDebugInfoPostExtraction()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l03600">llvm::InnerLoopVectorizer::fixupIVUsers()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l01478">fixupLineNumbers()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02168">foldAddSubBoolOfMaskedVal()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02595">foldAddSubMasked1()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02209">foldAddSubOfSignBit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04298">foldCONCAT_VECTORS()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l02416">FoldCondBranchOnPHI()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04931">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05145">llvm::SelectionDAG::foldConstantFPMath()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05042">llvm::SelectionDAG::FoldConstantVectorArithmetic()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10463">foldExtendedSignBitTest()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01835">foldMaskAndShiftToExtract()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01971">foldMaskAndShiftToScale()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l02058">foldMaskedShiftToBEXTR()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01879">foldMaskedShiftToScaledMask()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09052">foldSelectOfConstantsUsingSra()</a>, <a class="el" href="InstCombineVectorOps_8cpp_source.html#l01880">foldSelectShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20051">foldShuffleOfConcatUndefs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37813">foldShuffleOfHorizOp()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l02537">FoldTwoEntryPHINode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46648">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44525">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="JITSymbol_8cpp_source.html#l00022">llvm::JITSymbolFlags::fromGlobalValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04568">llvm::HexagonInstrInfo::genAllInsnTimingClasses()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00793">genConstMult()</a>, <a class="el" href="SIInsertSkips_8cpp_source.html#l00150">generateEndPgm()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12487">generateEquivalentSub()</a>, <a class="el" href="LoopPredication_8cpp_source.html#l00471">generateLoopLatchCheck()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08660">GenerateTBL()</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00066">llvm::MemoryLocation::get()</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00077">llvm::MemoryLocation::get()</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00037">llvm::MemoryLocation::get()</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00047">llvm::MemoryLocation::get()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02794">getAArch64XALUOOp()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19257">llvm::ARMTargetLowering::getABIAlignmentForCallingConv()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00305">llvm::MipsTargetLowering::getABIAlignmentForCallingConv()</a>, <a class="el" href="TargetLowering_8h_source.html#l01506">llvm::TargetLoweringBase::getABIAlignmentForCallingConv()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02981">getAbsolute()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06949">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06964">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07983">getAddressForMemoryInput()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00397">llvm::MipsTargetLowering::getAddrGlobal()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00410">llvm::MipsTargetLowering::getAddrGlobalLargeGOT()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00473">llvm::MipsTargetLowering::getAddrGPRel()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00378">llvm::MipsTargetLowering::getAddrLocal()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00429">llvm::MipsTargetLowering::getAddrNonPIC()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00446">llvm::MipsTargetLowering::getAddrNonPICSym64()</a>, <a class="el" href="SROA_8cpp_source.html#l01581">getAdjustedPtr()</a>, <a class="el" href="Instructions_8cpp_source.html#l00053">llvm::AllocaInst::getAllocationSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00629">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="InstCombineVectorOps_8cpp_source.html#l01765">getAlternateBinop()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01247">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="AMDGPUHSAMetadataStreamer_8cpp_source.html#l00024">getArgumentTypeAlign()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00726">getAsConstantIndexedAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05208">llvm::SelectionDAG::getAssertAlign()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l00150">getAtomicOpSize()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l00145">getAtomicOpSize()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l00135">getAtomicOpSize()</a>, <a class="el" href="AtomicExpandPass_8cpp_source.html#l00140">getAtomicOpSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11496">getAVX512TruncNode()</a>, <a class="el" href="GlobalIndirectSymbol_8h_source.html#l00072">llvm::GlobalIndirectSymbol::getBaseObject()</a>, <a class="el" href="GlobalIndirectSymbol_8h_source.html#l00067">llvm::GlobalIndirectSymbol::getBaseObject()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l06050">llvm::getBestSimplifyQuery()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00087">getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01317">llvm::SelectionDAG::getBoolConstant()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00249">getBoundedStrlen()</a>, <a class="el" href="BoundsChecking_8cpp_source.html#l00057">getBoundsCheckCond()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05665">getBuildDwordsVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00806">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01427">getBuildVectorSplat()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01679">llvm::TargetLoweringBase::getByValTypeAlignment()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02270">llvm::X86TargetLowering::getByValTypeAlignment()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00934">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="InlineCost_8cpp_source.html#l02439">llvm::getCallsiteCost()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05044">GetCaseResults()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04149">getCCResult()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02576">getCmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01341">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01346">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01332">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l03888">llvm::getConstantDataArrayInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08404">llvm::SelectionDAG::getConstantDbgValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01457">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01496">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l00432">GetConstantInt()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00540">llvm::VNCoercion::getConstantLoadValueForLoad()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00617">llvm::VNCoercion::getConstantMemInstValueForLoad()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01206">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="MSP430MCInstLower_8cpp_source.html#l00068">llvm::MSP430MCInstLower::GetConstantPoolIndexSymbol()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00481">llvm::VNCoercion::getConstantStoreValueForLoad()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00164">getCopyFromParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00326">getCopyFromPartsVector()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00476">getCopyToParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00641">getCopyToPartsVector()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00252">llvm::ARMAsmPrinter::GetCPISymbol()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l03018">llvm::AsmPrinter::GetCPISymbol()</a>, <a class="el" href="llvm_2ExecutionEngine_2ExecutionEngine_8h_source.html#l00197">llvm::ExecutionEngine::getDataLayout()</a>, <a class="el" href="GISelKnownBits_8h_source.html#l00052">llvm::GISelKnownBits::getDataLayout()</a>, <a class="el" href="InstCombiner_8h_source.html#l00370">llvm::InstCombiner::getDataLayout()</a>, <a class="el" href="Module_8h_source.html#l00240">llvm::Module::getDataLayoutStr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08538">llvm::SelectionDAG::getDbgLabel()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08394">llvm::SelectionDAG::getDbgValue()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00157">llvm::SDDbgLabel::getDebugLoc()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00117">llvm::SDDbgValue::getDebugLoc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01094">llvm::SDLoc::getDebugLoc()</a>, <a class="el" href="DemandedBits_8cpp_source.html#l00443">llvm::DemandedBits::getDemandedBits()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l01306">getEdgeValueLocal()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00559">llvm::AMDGPUSubtarget::getExplicitKernArgSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06323">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getFenceOperandTy()</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00147">llvm::MemoryLocation::getForArgument()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01227">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08414">llvm::SelectionDAG::getFrameIndexDbgValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l00355">llvm::TargetLoweringBase::getFrameIndexTy()</a>, <a class="el" href="CoroElide_8cpp_source.html#l00092">getFrameLayout()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00515">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04516">getGeneralPermuteNode()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00137">llvm::getGEPInductionOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01514">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00033">llvm::PPCFunctionInfo::getGlobalEPSymbol()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00171">llvm::AsmPrinter::getGVAlignment()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l01525">getImpl()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03599">getIndirectSGPRIdx()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04930">getIntOperandsFromRegisterString()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01440">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="IRBuilder_8h_source.html#l00566">llvm::IRBuilderBase::getIntPtrTy()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00659">llvm::MachineFunction::getJTISymbol()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l03052">llvm::AsmPrinter::GetJTSetSymbol()</a>, <a class="el" href="MSP430MCInstLower_8cpp_source.html#l00051">llvm::MSP430MCInstLower::GetJumpTableSymbol()</a>, <a class="el" href="Transforms_2Utils_2Local_8h_source.html#l00224">llvm::getKnownAlignment()</a>, <a class="el" href="InstCombineCalls_8cpp_source.html#l00665">getKnownSign()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l01524">llvm::TargetLibraryInfoImpl::getLibFunc()</a>, <a class="el" href="CodeGen_2LowLevelType_8cpp_source.html#l00021">llvm::getLLTForType()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00256">llvm::VNCoercion::getLoadLoadClobberFullWidthSize()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02192">llvm::TargetLoweringBase::getLoadMemOperandFlags()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02509">getLoadStackGuard()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00493">llvm::VNCoercion::getLoadValueForLoad()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00040">llvm::PPCFunctionInfo::getLocalEPSymbol()</a>, <a class="el" href="LoopInfo_8cpp_source.html#l00636">llvm::Loop::getLocRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01312">llvm::SelectionDAG::getLogicalNOT()</a>, <a class="el" href="LexicalScopes_8cpp_source.html#l00280">llvm::LexicalScopes::getMachineBasicBlocks()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08305">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="MemoryBuiltins_8cpp_source.html#l00418">llvm::getMallocArraySize()</a>, <a class="el" href="ExecutionEngine_8cpp_source.html#l00188">llvm::ExecutionEngine::getMangledName()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00399">getMaxPointerSize()</a>, <a class="el" href="Operator_8cpp_source.html#l00034">llvm::GEPOperator::getMaxPreservedAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05993">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05977">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06054">getMemcpyLoadsAndStores()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00609">llvm::VNCoercion::getMemInstValueForLoad()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00551">llvm::VNCoercion::getMemInstValueForLoadHelper()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06244">getMemmoveLoadsAndStores()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l00418">getMemSetPatternValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l01402">llvm::TargetLoweringBase::getMemValueType()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00197">getMinimalExtentFrom()</a>, <a class="el" href="Mangler_8cpp_source.html#l00115">llvm::Mangler::getNameWithPrefix()</a>, <a class="el" href="Mangler_8cpp_source.html#l00069">llvm::Mangler::getNameWithPrefix()</a>, <a class="el" href="Mangler_8cpp_source.html#l00074">llvm::Mangler::getNameWithPrefix()</a>, <a class="el" href="Mangler_8cpp_source.html#l00062">getNameWithPrefixImpl()</a>, <a class="el" href="Mangler_8cpp_source.html#l00033">getNameWithPrefixImpl()</a>, <a class="el" href="SROA_8cpp_source.html#l01462">getNaturalGEPRecursively()</a>, <a class="el" href="SROA_8cpp_source.html#l01538">getNaturalGEPWithOffset()</a>, <a class="el" href="SROA_8cpp_source.html#l01418">getNaturalGEPWithType()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05902">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10142">llvm::SelectionDAG::getNeutralElement()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07646">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04384">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07572">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07580">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05236">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05244">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05699">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05707">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05856">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05862">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04401">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04409">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07743">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07651">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07659">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07748">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07754">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07760">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07766">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07772">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MemoryDependenceAnalysis_8cpp_source.html#l00848">llvm::MemoryDependenceResults::getNonLocalPointerDependency()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00264">getNoopInput()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01305">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l00896">getNumBytes()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11047">llvm::AArch64TargetLowering::getNumInterleavedAccesses()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18848">llvm::ARMTargetLowering::getNumInterleavedAccesses()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00138">getObjectSize()</a>, <a class="el" href="MemoryBuiltins_8cpp_source.html#l00514">llvm::getObjectSize()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06684">getOffsetFromIndex()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l01359">getOffsetFromIndices()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l01365">getOpenCLAlignment()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02953">llvm::InnerLoopVectorizer::getOrCreateTripCount()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00026">llvm::SwiftErrorValueTracking::getOrCreateVReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00050">llvm::SwiftErrorValueTracking::getOrCreateVRegDefAt()</a>, <a class="el" href="Local_8cpp_source.html#l01320">llvm::getOrEnforceKnownAlignment()</a>, <a class="el" href="Function_8cpp_source.html#l00175">llvm::Argument::getPassPointeeByValueCopySize()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04470">getPermuteNode()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00674">llvm::MachineFunction::getPICBaseSymbol()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01774">llvm::VETargetLowering::getPICJumpTableRelocBase()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00026">llvm::PPCFunctionInfo::getPICOffsetSymbol()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28922">getPMOVMSKB()</a>, <a class="el" href="Value_8cpp_source.html#l00795">llvm::Value::getPointerAlignment()</a>, <a class="el" href="TypeMetadataUtils_8cpp_source.html#l00132">llvm::getPointerAtOffset()</a>, <a class="el" href="ValueTracking_8h_source.html#l00290">llvm::GetPointerBaseWithConstantOffset()</a>, <a class="el" href="ValueTracking_8h_source.html#l00279">llvm::GetPointerBaseWithConstantOffset()</a>, <a class="el" href="Value_8cpp_source.html#l00723">llvm::Value::getPointerDereferenceableBytes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00349">llvm::TargetLoweringBase::getPointerMemTy()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00387">getPointerSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l00342">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00887">llvm::AVRTargetLowering::getPostIndexedAddressParts()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l01756">llvm::LazyValueInfo::getPredicateAt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16744">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16812">getPredicateForScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16820">getPredicateForVector()</a>, <a class="el" href="LazyValueInfo_8cpp_source.html#l01678">getPredicateResult()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00831">llvm::AVRTargetLowering::getPreIndexedAddressParts()</a>, <a class="el" href="TargetLowering_8h_source.html#l00361">llvm::TargetLoweringBase::getProgramPointerTy()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l01243">llvm::NVPTXTargetLowering::getPrototype()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13454">getPTest()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01298">llvm::SelectionDAG::getPtrExtendInReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01292">llvm::SelectionDAG::getPtrExtOrTrunc()</a>, <a class="el" href="LoopAccessAnalysis_8cpp_source.html#l01017">llvm::getPtrStride()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03533">getPTrue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26098">getReadTimeStampCounter()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02103">llvm::SelectionDAG::getReducedAlign()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10342">getReductionSDNode()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08029">GetRegistersForValue()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01627">llvm::GetReturnInfo()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00563">llvm::CallLowering::getReturnInfo()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00900">llvm::TargetLoweringBase::getScalarShiftAmountTy()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11525">llvm::AArch64TargetLowering::getScalingFactorCost()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16852">llvm::ARMTargetLowering::getScalingFactorCost()</a>, <a class="el" href="TargetLowering_8h_source.html#l02350">llvm::TargetLoweringBase::getScalingFactorCost()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51570">llvm::X86TargetLowering::getScalingFactorCost()</a>, <a class="el" href="LanaiTargetObjectFile_8cpp_source.html#l00119">llvm::LanaiTargetObjectFile::getSectionForConstant()</a>, <a class="el" href="MipsTargetObjectFile_8cpp_source.html#l00176">llvm::MipsTargetObjectFile::getSectionForConstant()</a>, <a class="el" href="RISCVTargetObjectFile_8cpp_source.html#l00105">llvm::RISCVELFTargetObjectFile::getSectionForConstant()</a>, <a class="el" href="TargetLoweringObjectFileImpl_8cpp_source.html#l01874">llvm::TargetLoweringObjectFileCOFF::getSectionForConstant()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01127">llvm::MachineConstantPoolEntry::getSectionKind()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01102">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01114">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01085">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01814">llvm::ARMTargetLowering::getSetCCResultType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00484">llvm::RISCVTargetLowering::getSetCCResultType()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01491">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01253">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01445">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00905">llvm::TargetLoweringBase::getShiftAmountTy()</a>, <a class="el" href="InstCombineShifts_8cpp_source.html#l00594">getShiftedValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16282">getShuffleHalfVectors()</a>, <a class="el" href="AMDGPUCodeGenPrepare_8cpp_source.html#l01003">getSign32()</a>, <a class="el" href="TargetLowering_8h_source.html#l01422">llvm::TargetLoweringBase::getSimpleValueType()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01114">llvm::MachineConstantPoolEntry::getSizeInBytes()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01110">llvm::MachineConstantPoolValue::getSizeInBytes()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l05963">llvm::LoopVectorizationCostModel::getSmallestAndWidestTypes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00814">llvm::SelectionDAG::getSplatBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00831">llvm::SelectionDAG::getSplatVector()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l01185">llvm::NVPTXTargetLowering::getSqrtEstimate()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05880">llvm::TargetLowering::getSqrtInputTest()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00101">llvm::MachineLoop::getStartLoc()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00473">llvm::VNCoercion::getStoreValueForLoad()</a>, <a class="el" href="VNCoercion_8cpp_source.html#l00429">llvm::VNCoercion::getStoreValueForLoadHelper()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01234">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="PPCMCInstLower_8cpp_source.html#l00032">GetSymbolFromOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00648">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00644">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00679">llvm::SelectionDAG::getTargetConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00682">llvm::SelectionDAG::getTargetConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00676">llvm::SelectionDAG::getTargetConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08335">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00690">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08345">llvm::SelectionDAG::getTargetInsertSubreg()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00791">getTargetNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10573">llvm::AArch64TargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18365">llvm::ARMTargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01984">llvm::HexagonTargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l03435">llvm::NVPTXTargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="PPCMachineFunctionInfo_8cpp_source.html#l00047">llvm::PPCFunctionInfo::getTOCOffsetSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10129">llvm::SelectionDAG::getTokenFactor()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11876">llvm::SITargetLowering::getTypeLegalizationCost()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01825">llvm::TargetLoweringBase::getTypeLegalizationCost()</a>, <a class="el" href="SROA_8cpp_source.html#l03647">getTypePartition()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l04259">getUniformBase()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11197">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16662">llvm::AArch64TargetLowering::getVaListSizeInBits()</a>, <a class="el" href="TargetLowering_8h_source.html#l01547">llvm::TargetLoweringBase::getVaListSizeInBits()</a>, <a class="el" href="SSAUpdater_8cpp_source.html#l00098">llvm::SSAUpdater::GetValueInMiddleOfBlock()</a>, <a class="el" href="TargetLowering_8h_source.html#l01382">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l05536">llvm::slpvectorizer::BoUpSLP::getVectorElementSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01452">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l00388">llvm::TargetLoweringBase::getVectorIdxTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08426">llvm::SelectionDAG::getVRegDbgValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00955">llvm::SelectionDAG::getVScale()</a>, <a class="el" href="LoopVectorizationLegality_8cpp_source.html#l00391">llvm::getWiderType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23459">getX86XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01274">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01259">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00236">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l01380">HandleByValArgument()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00914">handleEndBlock()</a>, <a class="el" href="TargetLowering_8h_source.html#l01531">llvm::TargetLoweringBase::hasBigEndianPartOrdering()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l00376">hasIrregularType()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00265">llvm::haveNoCommonBitsSet()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22736">incDecVectorConstant()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07484">llvm::TargetLowering::IncrementMemoryAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00512">indirectCopyToAGPR()</a>, <a class="el" href="SwitchLoweringUtils_8h_source.html#l00253">llvm::SwitchCG::SwitchLowering::init()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01287">initAccumulator()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="HexagonSplitConst32AndConst64_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="HexagonVExtract_8cpp_source.html#l00064">INITIALIZE_PASS()</a>, <a class="el" href="NVPTXLowerArgs_8cpp_source.html#l00138">INITIALIZE_PASS()</a>, <a class="el" href="X86ExpandPseudo_8cpp_source.html#l00072">INITIALIZE_PASS()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05134">InitializeUniqueCases()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00945">initIRBuilder()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00346">llvm::MCRegisterInfo::InitMCRegisterInfo()</a>, <a class="el" href="InlineFunction_8cpp_source.html#l01647">llvm::InlineFunction()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01188">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00622">llvm::SystemZFrameLowering::inlineStackProbe()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00498">llvm::X86FrameLowering::inlineStackProbe()</a>, <a class="el" href="LoopAccessAnalysis_8cpp_source.html#l00191">llvm::RuntimePointerChecking::insert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00499">llvm::AArch64InstrInfo::insertBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00478">llvm::ARMBaseInstrInfo::insertBranch()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00398">llvm::AVRInstrInfo::insertBranch()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00219">llvm::BPFInstrInfo::insertBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00584">llvm::HexagonInstrInfo::insertBranch()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00660">llvm::LanaiInstrInfo::insertBranch()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00121">llvm::MipsInstrInfo::insertBranch()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00253">llvm::MSP430InstrInfo::insertBranch()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00180">llvm::NVPTXInstrInfo::insertBranch()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01473">llvm::PPCInstrInfo::insertBranch()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00733">llvm::R600InstrInfo::insertBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00377">llvm::RISCVInstrInfo::insertBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02357">llvm::SIInstrInfo::insertBranch()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00242">llvm::SparcInstrInfo::insertBranch()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00477">llvm::SystemZInstrInfo::insertBranch()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00174">llvm::WebAssemblyInstrInfo::insertBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03246">llvm::X86InstrInfo::insertBranch()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00271">llvm::XCoreInstrInfo::insertBranch()</a>, <a class="el" href="EntryExitInstrumenter_8cpp_source.html#l00022">insertCall()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00935">llvm::DIBuilder::insertDbgValueIntrinsic()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00925">llvm::DIBuilder::insertDbgValueIntrinsic()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00904">llvm::DIBuilder::insertDeclare()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00897">llvm::DIBuilder::insertDeclare()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01131">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00558">llvm::AVRInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00414">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02078">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SROA_8cpp_source.html#l02156">insertInteger()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00920">llvm::DIBuilder::insertLabel()</a>, <a class="el" href="DIBuilder_8cpp_source.html#l00913">llvm::DIBuilder::insertLabel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01144">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01562">llvm::HexagonInstrInfo::insertNoop()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00059">llvm::MipsInstrInfo::insertNoop()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01239">llvm::PPCInstrInfo::insertNoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01554">llvm::SIInstrInfo::insertNoops()</a>, <a class="el" href="AArch64A53Fix835769_8cpp_source.html#l00171">insertNopBeforeInstruction()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01497">InsertReturnAddressAuth()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00675">InsertSEH()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00656">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02472">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00567">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03342">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00510">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00449">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00531">llvm::CallLowering::insertSRetOutgoingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00479">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03314">insertSubReg()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00691">llvm::TargetInstrInfo::insertUnconditionalBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01005">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="AddressSanitizer_8cpp_source.html#l01503">instrumentMaskedLoadOrStore()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00801">IntCondCCodeToICC()</a>, <a class="el" href="AddressSanitizerCommon_8h_source.html#l00032">llvm::InterestingMemoryOperand::InterestingMemoryOperand()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l05195">llvm::LoopVectorizationCostModel::interleavedAccessCanBeWidened()</a>, <a class="el" href="IntrinsicLowering_8h_source.html#l00030">llvm::IntrinsicLowering::IntrinsicLowering()</a>, <a class="el" href="Loads_8cpp_source.html#l00032">isAligned()</a>, <a class="el" href="Local_8cpp_source.html#l01952">isBitCastSemanticsPreserving()</a>, <a class="el" href="Instructions_8cpp_source.html#l03175">llvm::CastInst::isBitOrNoopPointerCastable()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l03599">llvm::isBytewiseValue()</a>, <a class="el" href="LoopAccessAnalysis_8cpp_source.html#l01198">llvm::isConsecutiveAccess()</a>, <a class="el" href="MipsTargetObjectFile_8cpp_source.html#l00167">llvm::MipsTargetObjectFile::IsConstantInSmallSection()</a>, <a class="el" href="LanaiTargetObjectFile_8cpp_source.html#l00114">llvm::LanaiTargetObjectFile::isConstantInSmallSection()</a>, <a class="el" href="RISCVTargetObjectFile_8cpp_source.html#l00100">llvm::RISCVELFTargetObjectFile::isConstantInSmallSection()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l00297">llvm::IsConstantOffsetFromGlobal()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00774">llvm::ArgumentPromotionPass::isDenselyPacked()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00974">llvm::MachinePointerInfo::isDereferenceable()</a>, <a class="el" href="Loads_8cpp_source.html#l00236">llvm::isDereferenceableAndAlignedInLoop()</a>, <a class="el" href="Loads_8cpp_source.html#l00042">isDereferenceableAndAlignedPointer()</a>, <a class="el" href="Loads_8cpp_source.html#l00160">llvm::isDereferenceableAndAlignedPointer()</a>, <a class="el" href="Loads_8cpp_source.html#l00175">llvm::isDereferenceableAndAlignedPointer()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00159">isDereferenceableForAllocaSize()</a>, <a class="el" href="CaptureTracking_8cpp_source.html#l00059">llvm::CaptureTracker::isDereferenceableOrNull()</a>, <a class="el" href="Loads_8cpp_source.html#l00198">llvm::isDereferenceablePointer()</a>, <a class="el" href="TargetLowering_8h_source.html#l02523">llvm::TargetLoweringBase::isExtLoad()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06303">llvm::isImpliedByDomCondition()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06293">llvm::isImpliedByDomCondition()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06177">isImpliedCondAndOr()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06133">isImpliedCondICmps()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06207">llvm::isImpliedCondition()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06247">llvm::isImpliedCondition()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06058">isImpliedCondOperands()</a>, <a class="el" href="IVDescriptors_8cpp_source.html#l01150">llvm::InductionDescriptor::isInductionPHI()</a>, <a class="el" href="SROA_8cpp_source.html#l02090">isIntegerWideningViable()</a>, <a class="el" href="SROA_8cpp_source.html#l02003">isIntegerWideningViableForSlice()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00345">llvm::isKnownNegative()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00356">llvm::isKnownNonEqual()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00324">llvm::isKnownNonNegative()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00317">llvm::isKnownNonZero()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00333">llvm::isKnownPositive()</a>, <a class="el" href="InstCombiner_8h_source.html#l00466">llvm::InstCombiner::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00470">llvm::InstCombinerImpl::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00304">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="LowerTypeTests_8cpp_source.html#l00695">isKnownTypeIdMember()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11467">llvm::AArch64TargetLowering::isLegalAddressingMode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17066">llvm::ARMTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03307">llvm::HexagonTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01276">llvm::SITargetLowering::isLegalAddressingMode()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01882">llvm::XCoreTargetLowering::isLegalAddressingMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11060">llvm::AArch64TargetLowering::isLegalInterleavedAccessType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18853">llvm::ARMTargetLowering::isLegalInterleavedAccessType()</a>, <a class="el" href="CallPromotionUtils_8cpp_source.html#l00382">llvm::isLegalToPromote()</a>, <a class="el" href="LICM_8cpp_source.html#l01013">isLoadInvariantInLoop()</a>, <a class="el" href="Instructions_8cpp_source.html#l02686">llvm::CastInst::isNoopCast()</a>, <a class="el" href="Instructions_8cpp_source.html#l02656">llvm::CastInst::isNoopCast()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00215">isObjectSize()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00737">isObjectSizeLessThanOrEq()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00153">isObjectSmallerThan()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00447">isOverwrite()</a>, <a class="el" href="SystemZSubtarget_8cpp_source.html#l00083">llvm::SystemZSubtarget::isPC32DBLSymbol()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l06716">llvm::isPointerOffset()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01814">isPointerValueDeadOnEntryToFunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10755">llvm::AArch64TargetLowering::isProfitableToHoist()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15712">llvm::PPCTargetLowering::isProfitableToHoist()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l03833">isPromotedInstructionLegal()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02559">isRepeatedByteSequence()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00979">isReturnNonNull()</a>, <a class="el" href="LoopAccessAnalysis_8cpp_source.html#l01377">isSafeDependenceDistance()</a>, <a class="el" href="SROA_8cpp_source.html#l01192">isSafePHIToSpeculate()</a>, <a class="el" href="SROA_8cpp_source.html#l01327">isSafeSelectToSpeculate()</a>, <a class="el" href="InstCombineCalls_8cpp_source.html#l01814">isSafeToEliminateVarargsCast()</a>, <a class="el" href="Loads_8cpp_source.html#l00298">llvm::isSafeToLoadUnconditionally()</a>, <a class="el" href="Loads_8cpp_source.html#l00372">llvm::isSafeToLoadUnconditionally()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04360">llvm::isSafeToSpeculativelyExecute()</a>, <a class="el" href="LoopPredication_8cpp_source.html#l00436">isSafeToTruncateWideIVType()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00115">isSimpleEnoughValueToCommit()</a>, <a class="el" href="Evaluator_8cpp_source.html#l00060">isSimpleEnoughValueToCommitHelper()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l00265">IsSmallObject()</a>, <a class="el" href="TargetLowering_8h_source.html#l01178">llvm::TargetLoweringBase::isSuitableForBitTests()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l05997">isTruePredicate()</a>, <a class="el" href="CodeViewDebug_8cpp_source.html#l02909">isUsableDebugLoc()</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l03157">llvm::DILabel::isValidLocationForIntrinsic()</a>, <a class="el" href="DebugInfoMetadata_8h_source.html#l03087">llvm::DILocalVariable::isValidLocationForIntrinsic()</a>, <a class="el" href="SROA_8cpp_source.html#l01886">isVectorPromotionViable()</a>, <a class="el" href="SROA_8cpp_source.html#l01810">isVectorPromotionViableForSlice()</a>, <a class="el" href="Lint_8cpp_source.html#l00517">isZero()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04914">joinDwords()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04759">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05039">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04483">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04595">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04296">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10951">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l01051">likeBitCastFromVector()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l01395">LLVMDIBuilderInsertDeclareAtEnd()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l01386">LLVMDIBuilderInsertDeclareBefore()</a>, <a class="el" href="IR_2Core_8cpp_source.html#l01344">LLVMGetDebugLocColumn()</a>, <a class="el" href="IR_2Core_8cpp_source.html#l01274">LLVMGetDebugLocDirectory()</a>, <a class="el" href="IR_2Core_8cpp_source.html#l01298">LLVMGetDebugLocFilename()</a>, <a class="el" href="IR_2Core_8cpp_source.html#l01322">LLVMGetDebugLocLine()</a>, <a class="el" href="Remark_8cpp_source.html#l00049">LLVMRemarkDebugLocGetSourceColumn()</a>, <a class="el" href="Remark_8cpp_source.html#l00040">LLVMRemarkDebugLocGetSourceFilePath()</a>, <a class="el" href="Remark_8cpp_source.html#l00044">LLVMRemarkDebugLocGetSourceLine()</a>, <a class="el" href="Target_2Target_8cpp_source.html#l00051">LLVMSetModuleDataLayout()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">llvm::Mips16InstrInfo::loadImmediate()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01922">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03516">loadM0FromVGPR()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00124">llvm::Mips16InstrInfo::loadRegFromStack()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00319">llvm::MipsSEInstrInfo::loadRegFromStack()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01355">llvm::ARMBaseInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00159">llvm::AVRInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00147">llvm::BPFInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00958">llvm::HexagonInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00069">llvm::LanaiInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00063">llvm::MSP430InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00169">llvm::RISCVInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01498">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00434">llvm::SparcInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00877">llvm::SystemZInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00106">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00209">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00503">llvm::VEInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00381">llvm::XCoreInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01979">llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04915">loadSRsrcFromVGPR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15573">lower128BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18098">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18018">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17384">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17955">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27180">LowerABS()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01033">llvm::PPCRegisterInfo::lowerACCRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00995">llvm::PPCRegisterInfo::lowerACCSpilling()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27132">LowerADDSAT_SUBSAT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09134">LowerADDSUBCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29517">LowerADDSUBCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21698">lowerAddSubToHorizontalOp()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01921">llvm::AVRTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50981">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08300">LowerAsSplatVectorLoad()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01040">llvm::VETargetLowering::lowerATOMIC_FENCE()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01134">llvm::VETargetLowering::lowerATOMIC_SWAP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29376">lowerAtomicArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28950">LowerBITCAST()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03299">LowerBITCAST()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29227">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29182">LowerBITREVERSE_XOP()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01192">llvm::LanaiTargetLowering::LowerBlockAddress()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00866">llvm::LanaiTargetLowering::LowerBR_CC()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01640">llvm::VETargetLowering::lowerBUILD_VECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10176">LowerBUILD_VECTORAsVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09814">lowerBuildVectorToBitOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08161">LowerBuildVectorv4x32()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l01405">llvm::NVPTXTargetLowering::LowerCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03645">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02858">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01539">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00532">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00906">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01211">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00502">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00078">llvm::CallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00500">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00376">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01092">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02554">llvm::SITargetLowering::LowerCallResult()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00429">LowerCallResults()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09158">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28883">LowerCMP_SWAP()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l02364">llvm::AsmPrinter::lowerConstant()</a>, <a class="el" href="LowerConstantIntrinsics_8cpp_source.html#l00088">lowerConstantIntrinsics()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01125">llvm::LanaiTargetLowering::LowerConstantPool()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06176">LowerCTPOP()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01654">llvm::AMDGPUTargetLowering::LowerDIVREM24()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01313">lowerDSPIntr()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01017">llvm::LanaiTargetLowering::LowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01448">llvm::VETargetLowering::lowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01513">llvm::VETargetLowering::lowerEH_SJLJ_LONGJMP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01520">llvm::VETargetLowering::lowerEH_SJLJ_SETJMP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01528">llvm::VETargetLowering::lowerEH_SJLJ_SETUP_DISPATCH()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02739">llvm::VETargetLowering::lowerEXTRACT_VECTOR_ELT()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02126">llvm::SparcTargetLowering::LowerF128_LibCallArg()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02205">llvm::SparcTargetLowering::LowerF128Compare()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02423">lowerFABS32()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02460">lowerFABS64()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02318">lowerFCOPYSIGN32()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02365">lowerFCOPYSIGN64()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l02443">llvm::NVPTXTargetLowering::LowerFormalArguments()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01556">llvm::R600TargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03420">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02188">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00367">llvm::SparcTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01371">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00392">llvm::VETargetLowering::LowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00442">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00848">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00413">llvm::ARMCallLowering::lowerFormalArguments()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00416">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00325">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00576">llvm::SparcTargetLowering::LowerFormalArguments_64()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00659">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02611">llvm::AMDGPUTargetLowering::LowerFP_TO_FP16()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02710">llvm::AMDGPUTargetLowering::LowerFP_TO_SINT()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02731">llvm::AMDGPUTargetLowering::LowerFP_TO_UINT()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00336">LowerFPToInt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19750">lowerFPToIntToFP()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01075">llvm::LanaiTargetLowering::LowerFRAMEADDR()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01535">lowerFRAMEADDR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19554">LowerFunnelShift()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01297">llvm::AMDGPUTargetLowering::LowerGlobalAddress()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01158">llvm::LanaiTargetLowering::LowerGlobalAddress()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02021">llvm::SparcTargetLowering::LowerGlobalTLSAddress()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02689">lowerGR128Binary()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05503">lowerGR128ToI128()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29020">LowerHorizontalByteSum()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05492">lowerI128ToGR128()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04602">lowerICMPIntrinsic()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05845">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02783">llvm::VETargetLowering::lowerINSERT_VECTOR_ELT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19797">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11090">llvm::AArch64TargetLowering::lowerInterleavedLoad()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18904">llvm::ARMTargetLowering::lowerInterleavedLoad()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11219">llvm::AArch64TargetLowering::lowerInterleavedStore()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19056">llvm::ARMTargetLowering::lowerInterleavedStore()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02915">LowerInterruptReturn()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00708">llvm::HexagonTargetLowering::LowerINTRINSIC_VOID()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26187">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01576">llvm::VETargetLowering::lowerINTRINSIC_WO_CHAIN()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01208">llvm::LanaiTargetLowering::LowerJumpTable()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02912">LowerLabelRef()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02667">llvm::MipsTargetLowering::lowerLOAD()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01265">lowerLoadF128()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01463">lowerMSABinaryBitImmIntr()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01520">lowerMSABitClear()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01530">lowerMSABitClearImm()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01361">lowerMSACopyIntr()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02293">lowerMSALoadIntr()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01374">lowerMSASplatZExt()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02367">lowerMSAStoreIntr()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00883">llvm::LanaiTargetLowering::LowerMUL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08876">LowerMUL()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02673">lowerMUL_LOHI32()</a>, <a class="el" href="MemoryBuiltins_8cpp_source.html#l00525">llvm::lowerObjectSizeCall()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00447">llvm::R600TargetLowering::LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00659">llvm::RISCVTargetLowering::LowerOperation()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05513">llvm::SystemZTargetLowering::LowerOperationWrapper()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29292">LowerPARITY()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00685">llvm::HexagonTargetLowering::LowerPREFETCH()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03058">LowerPREFETCH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26119">LowerREADCYCLECOUNTER()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01125">llvm::AMDGPUTargetLowering::LowerReturn()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l02642">llvm::NVPTXTargetLowering::LowerReturn()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03945">llvm::RISCVTargetLowering::LowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02445">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00195">llvm::SparcTargetLowering::LowerReturn()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01753">llvm::SystemZTargetLowering::LowerReturn()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00318">llvm::VETargetLowering::LowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00274">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00376">llvm::MipsCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00206">llvm::SparcTargetLowering::LowerReturn_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00291">llvm::SparcTargetLowering::LowerReturn_64()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01052">llvm::LanaiTargetLowering::LowerRETURNADDR()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01556">lowerRETURNADDR()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08037">LowerReverse_VECTOR_SHUFFLEv16i8_v8i16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28436">LowerRotate()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02035">llvm::AMDGPUTargetLowering::LowerSDIVREM()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00983">llvm::LanaiTargetLowering::LowerSELECT_CC()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00969">llvm::LanaiTargetLowering::LowerSETCC()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06567">LowerSETCCCARRY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11884">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11828">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12444">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11967">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12128">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14961">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13551">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12595">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12230">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12673">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12321">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13325">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13826">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15793">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16062">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15896">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15757">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13851">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16448">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12822">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13007">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15704">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13423">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12167">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12652">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11600">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16686">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13169">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13497">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11293">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11779">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15187">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11235">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16659">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14149">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12980">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16322">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11405">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11432">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11557">lowerShuffleWithVPMOV()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02752">llvm::AMDGPUTargetLowering::LowerSIGN_EXTEND_INREG()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02542">llvm::AMDGPUTargetLowering::LowerSINT_TO_FP()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01322">lowerStoreF128()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13335">LowerSVEIntrinsicIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09530">lowerToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09690">LowerToHorizontalOp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01211">llvm::VETargetLowering::lowerToTLSGeneralDynamicModel()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02687">llvm::VETargetLowering::lowerToVVP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08646">LowerTruncatei1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20920">LowerTruncateVecI1()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04090">LowerTruncateVectorStore()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01980">llvm::AMDGPUTargetLowering::LowerUDIVREM()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01765">llvm::AMDGPUTargetLowering::LowerUDIVREM64()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02505">llvm::AMDGPUTargetLowering::LowerUINT_TO_FP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20144">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02882">llvm::HexagonTargetLowering::LowerUnalignedLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17611">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17155">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17735">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15231">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13966">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14050">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15957">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17812">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17270">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14241">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16723">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14337">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16843">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17449">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17875">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16941">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17557">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14465">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15024">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17040">lowerV8I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17670">lowerV8I64Shuffle()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02526">LowerVAARG()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01395">llvm::VETargetLowering::lowerVAARG()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00991">llvm::HexagonTargetLowering::LowerVACOPY()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24605">LowerVACOPY()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00924">llvm::HexagonTargetLowering::LowerVASTART()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01002">llvm::LanaiTargetLowering::LowerVASTART()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02506">LowerVASTART()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01376">llvm::VETargetLowering::lowerVASTART()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18298">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02553">lowerVECTOR_SHUFFLE_SHF()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02933">lowerVECTOR_SHUFFLE_VSHF()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08016">LowerVECTOR_SHUFFLEv8i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22030">LowerVectorAllZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27031">LowerVectorCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26949">LowerVectorCTLZInRegLUT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29131">LowerVectorCTPOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29084">LowerVectorCTPOPInRegLUT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l03212">LowerWRITE_REGISTER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23504">LowerXALUO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20741">LowerZERO_EXTEND_Mask()</a>, <a class="el" href="PatternMatch_8h_source.html#l02386">llvm::PatternMatch::m_VScale()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00128">llvm::MachineConstantPool::MachineConstantPool()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01947">llvm::SparcTargetLowering::makeAddress()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00952">llvm::VETargetLowering::makeAddress()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00210">llvm::Mips16InstrInfo::makeFrame()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01935">llvm::SparcTargetLowering::makeHiLoPair()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00941">llvm::VETargetLowering::makeHiLoPair()</a>, <a class="el" href="RewriteStatepointsForGC_8cpp_source.html#l01472">makeStatepointExplicitImpl()</a>, <a class="el" href="InstCombiner_8h_source.html#l00472">llvm::InstCombiner::MaskedValueIsZero()</a>, <a class="el" href="InstCombineInternal_8h_source.html#l00476">llvm::InstCombinerImpl::MaskedValueIsZero()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00368">llvm::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35110">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35003">matchBinaryShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06006">matchBSwapHWordOrAndAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03449">llvm::CombinerHelper::matchLoadOrCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48766">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48874">matchPMADDWD_2()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03174">llvm::CombinerHelper::matchPtrAddZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11316">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34727">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22096">MatchVectorAllZeroTest()</a>, <a class="el" href="GVN_8cpp_source.html#l00870">llvm::gvn::AvailableValue::MaterializeAdjustedValue()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00535">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00644">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01378">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00423">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00944">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09892">materializeVectorConstant()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l05232">llvm::LoopVectorizationCostModel::memoryInstructionCanBeWidened()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00723">memoryIsNotModifiedBetween()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00064">memsetStore()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l03284">mergeConditionalStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05372">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00203">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19683">narrowExtractedVectorBinOp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19814">narrowExtractedVectorLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49663">narrowExtractedVectorSelect()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07960">NarrowVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40862">narrowVectorSelect()</a>, <a class="el" href="ObjCARCAliasAnalysis_8h_source.html#l00043">llvm::objcarc::ObjCARCAAResult::ObjCARCAAResult()</a>, <a class="el" href="ObjCARCAliasAnalysis_8h_source.html#l00044">llvm::objcarc::ObjCARCAAResult::ObjCARCAAResult()</a>, <a class="el" href="DebugLoc_8h_source.html#l00106">llvm::DebugLoc::operator!=()</a>, <a class="el" href="DataLayout_8h_source.html#l00209">llvm::DataLayout::operator=()</a>, <a class="el" href="LazyValueInfo_8h_source.html#l00049">llvm::LazyValueInfo::operator=()</a>, <a class="el" href="DebugLoc_8h_source.html#l00105">llvm::DebugLoc::operator==()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l00779">OptimizeAwayTrappingUsesOfLoads()</a>, <a class="el" href="ScalarizeMaskedMemIntrin_8cpp_source.html#l00867">optimizeBlock()</a>, <a class="el" href="ScalarizeMaskedMemIntrin_8cpp_source.html#l00883">optimizeCallInst()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05739">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l01818">OptimizeExtractBits()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l00866">OptimizeGlobalAddressOfMalloc()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l03069">optimizeGlobalsInModule()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l02504">OptimizeGlobalVars()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01450">optimizeLogicalImm()</a>, <a class="el" href="SimplifyLibCalls_8cpp_source.html#l00979">optimizeMemCmpConstantSize()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l01244">OptimizeNoopCopyExpression()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01597">optimizeOnceStoredGlobal()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05838">packImageA16AddressToDwords()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00185">llvm::CallLowering::packRegs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05729">padEltsToUndef()</a>, <a class="el" href="SymbolRewriter_8cpp_source.html#l00253">llvm::SymbolRewriter::RewriteMapParser::parse()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05707">parseCachePolicy()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04611">llvm::TargetLowering::ParseConstraints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l05820">parseTexFail()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02612">llvm::SITargetLowering::passSpecialInputs()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01072">performADDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12057">PerformAddcSubcCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12090">PerformAddeSubeCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00784">performANDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11847">performCommonVectorExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15592">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03892">llvm::AMDGPUTargetLowering::PerformDAGCombine()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01820">llvm::R600TargetLowering::PerformDAGCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02079">llvm::RISCVTargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00567">performDivRemCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00845">performDSPShiftCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13739">performExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12696">performExtractVectorEltCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12214">performFDivCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12139">performFpToIntCombine()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01305">PerformHeapAllocSRoA()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13901">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13957">performLD1ReplicateCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13927">performLDNT1Combine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15221">PerformLongShiftCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00964">performMADD_MSUBCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15703">PerformMinMaxCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12800">PerformMULCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03311">llvm::AMDGPUTargetLowering::performMulCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11940">performMulCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03358">llvm::AMDGPUTargetLowering::performMulhsCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03382">llvm::AMDGPUTargetLowering::performMulhuCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11922">performMulVectorExtendCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00866">performORCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13257">PerformORCombine_i1()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13100">PerformORCombineToBFI()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04518">PerformREMCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00676">performSELECTCombine()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04713">PerformSETCCCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15477">PerformShiftCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01104">performSHLCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14648">PerformSplittingToNarrowingStores()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15566">PerformSplittingToWideningLoad()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12574">performSRLCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13981">performST1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14011">performSTNT1Combine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14755">PerformSTORECombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12437">performSVEAndCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14563">PerformTruncatingStoreCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13103">performUADDVCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14238">performUzpCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11660">performVecReduceAddCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12052">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12614">performVectorTruncateCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13561">PerformVMOVRRDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12704">PerformVMULCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12229">PerformVQDMULHCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13384">PerformXORCombine()</a>, <a class="el" href="PHITransAddr_8h_source.html#l00052">llvm::PHITransAddr::PHITransAddr()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01585">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="LLJIT_8cpp_source.html#l00909">llvm::orc::LLJITBuilderState::prepareForConstruction()</a>, <a class="el" href="InstructionCombining_8cpp_source.html#l03826">prepareICWorklistFromFunction()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01799">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01848">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01098">prepareTS1AM()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01590">llvm::MachineInstr::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00703">llvm::MIPrinter::print()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l01030">llvm::SDNode::print()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l00504">printDebugLoc()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l00525">printExtendedName()</a>, <a class="el" href="AsmPrinterInlineAsm_8cpp_source.html#l00607">llvm::AsmPrinter::PrintSpecial()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l01307">processDbgDeclares()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02834">llvm::AArch64FrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l01250">llvm::JumpThreadingPass::processImpliedCondition()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01952">processInternalGlobal()</a>, <a class="el" href="AMDGPULowerKernelAttributes_8cpp_source.html#l00063">processUse()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00868">promoteArguments()</a>, <a class="el" href="LICM_8cpp_source.html#l01944">llvm::promoteLoopAccessesToScalars()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43668">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43724">PromoteMaskArithmetic()</a>, <a class="el" href="PromoteMemoryToRegister_8cpp_source.html#l00459">promoteSingleBlockAlloca()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="TargetLowering_8h_source.html#l01159">llvm::TargetLoweringBase::rangeFitsInWord()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47982">rebuildGatherScatter()</a>, <a class="el" href="OMPIRBuilder_8cpp_source.html#l01190">redirectAllPredecessorsTo()</a>, <a class="el" href="OMPIRBuilder_8cpp_source.html#l01173">redirectTo()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l18825">reduceBuildVecToShuffleWithZero()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l05832">ReduceLoopStrength()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45136">reduceMaskedLoadToScalarLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45273">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05944">ReduceSwitchRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42474">reduceVMULWidth()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00764">llvm::RegsForValue::RegsForValue()</a>, <a class="el" href="RewriteStatepointsForGC_8cpp_source.html#l01841">relocationViaAlloca()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01124">llvm::X86InstrInfo::reMaterialize()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l00882">removeAccessedObjects()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l01290">removeBitcastsFromLoadStoreOnMinMax()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l01183">removePartiallyOverlappedStores()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01706">ReorganizeVector()</a>, <a class="el" href="Local_8cpp_source.html#l01970">llvm::replaceAllDbgUsesWith()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l05970">replaceAndRecursivelySimplifyImpl()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16011">ReplaceBITCASTResults()</a>, <a class="el" href="CoroSplit_8cpp_source.html#l00983">replaceFrameSize()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04887">ReplaceINTRINSIC_W_CHAIN()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04758">ReplaceLoadVector()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00774">llvm::AVRTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01637">llvm::RISCVTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09606">ReplaceREADCYCLECOUNTER()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00141">llvm::TargetInstrInfo::ReplaceTailWithBranchTo()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14047">replaceZeroVectorStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00496">reportIllegalCopy()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02421">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00272">llvm::AVRFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00203">llvm::MSP430FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02446">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00800">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00259">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00930">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02510">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02374">restoreCRs()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00240">llvm::Mips16InstrInfo::restoreFrame()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01256">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00134">llvm::restoreStatusRegister()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l03286">llvm::X86FrameLowering::restoreWin32EHStackPointers()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00606">rewriteGEPAsOffset()</a>, <a class="el" href="PromoteMemoryToRegister_8cpp_source.html#l00358">rewriteSingleStoreAlloca()</a>, <a class="el" href="SymbolRewriter_8h_source.html#l00124">llvm::RewriteSymbolPass::RewriteSymbolPass()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l03126">llvm::GlobalOptPass::run()</a>, <a class="el" href="IndVarSimplify_8cpp_source.html#l01923">llvm::IndVarSimplifyPass::run()</a>, <a class="el" href="InlineCost_8cpp_source.html#l02761">llvm::InlineCostAnnotationPrinterPass::run()</a>, <a class="el" href="InstSimplifyPass_8cpp_source.html#l00133">llvm::InstSimplifyPass::run()</a>, <a class="el" href="IPO_2SCCP_8cpp_source.html#l00011">llvm::IPSCCPPass::run()</a>, <a class="el" href="Lint_8cpp_source.html#l00703">llvm::LintPass::run()</a>, <a class="el" href="LoopFuse_8cpp_source.html#l01844">llvm::LoopFusePass::run()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l00295">llvm::LoopIdiomRecognizePass::run()</a>, <a class="el" href="LoopRotation_8cpp_source.html#l00046">llvm::LoopRotatePass::run()</a>, <a class="el" href="MemDerefPrinter_8cpp_source.html#l00082">llvm::MemDerefPrinterPass::run()</a>, <a class="el" href="Scalar_2SCCP_8cpp_source.html#l01763">llvm::SCCPPass::run()</a>, <a class="el" href="StraightLineStrengthReduce_8cpp_source.html#l00762">llvm::StraightLineStrengthReducePass::run()</a>, <a class="el" href="ConstantHoisting_8cpp_source.html#l00937">llvm::ConstantHoistingPass::runImpl()</a>, <a class="el" href="NaryReassociate_8cpp_source.html#l00197">llvm::NaryReassociatePass::runImpl()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l05892">llvm::SLPVectorizerPass::runImpl()</a>, <a class="el" href="ScalarizeMaskedMemIntrin_8cpp_source.html#l00831">runImpl()</a>, <a class="el" href="AggressiveInstCombine_8cpp_source.html#l00397">runImpl()</a>, <a class="el" href="Scalar_2SCCP_8cpp_source.html#l01937">llvm::runIPSCCP()</a>, <a class="el" href="Lint_8cpp_source.html#l00745">LintLegacyPass::runOnFunction()</a>, <a class="el" href="EntryExitInstrumenter_8cpp_source.html#l00067">runOnFunction()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00489">llvm::AVRDynAllocaSR::runOnMachineFunction()</a>, <a class="el" href="LeonPasses_8cpp_source.html#l00126">llvm::FixAllFDIVSQRT::runOnMachineFunction()</a>, <a class="el" href="LeonPasses_8cpp_source.html#l00039">llvm::InsertNOPLoad::runOnMachineFunction()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l03031">llvm::IRTranslator::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00411">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="Scalar_2SCCP_8cpp_source.html#l01716">runSCCP()</a>, <a class="el" href="Local_8cpp_source.html#l01785">llvm::salvageDebugInfoImpl()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00056">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21324">scalarizeBinOpOfSplats()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40362">scalarizeExtEltFP()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l18170">scalarizeExtractedBinop()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24107">scalarizeVectorStore()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00150">llvm::SDDbgLabel::SDDbgLabel()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00068">llvm::SDDbgValue::SDDbgValue()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00059">llvm::SDDbgValue::SDDbgValue()</a>, <a class="el" href="SDNodeDbgValue_8h_source.html#l00076">llvm::SDDbgValue::SDDbgValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01087">llvm::SDLoc::SDLoc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01085">llvm::SDLoc::SDLoc()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00487">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00064">llvm::AVRDAGToDAGISel::SelectAddr()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00733">llvm::HexagonDAGToDAGISel::SelectFrameIndex()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00031">selectImm()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02074">llvm::SelectionDAGISel::SelectInlineAsmMemoryOperands()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00360">llvm::HexagonDAGToDAGISel::SelectNewCircIntrinsic()</a>, <a class="el" href="XCoreTargetObjectFile_8cpp_source.html#l00108">llvm::XCoreTargetObjectFile::SelectSectionForGlobal()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00152">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00225">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00255">llvm::RISCVDAGToDAGISel::selectVLSEGFFMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00186">llvm::RISCVDAGToDAGISel::selectVLSEGMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00289">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00322">llvm::RISCVDAGToDAGISel::selectVLXSEGMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00360">llvm::RISCVDAGToDAGISel::selectVSSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00392">llvm::RISCVDAGToDAGISel::selectVSSEGMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00426">llvm::RISCVDAGToDAGISel::selectVSXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00456">llvm::RISCVDAGToDAGISel::selectVSXSEGMask()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00082">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00150">llvm::CallLowering::setArgFlags()</a>, <a class="el" href="llvm_2ExecutionEngine_2Orc_2LLJIT_8h_source.html#l00303">llvm::orc::LLJITBuilderSetters&lt; JITType, SetterImpl, State &gt;::setDataLayout()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00363">llvm::MachineIRBuilder::setDebugLoc()</a>, <a class="el" href="AMDGPUMachineFunction_8cpp_source.html#l00067">llvm::AMDGPUMachineFunction::setDynLDSAlign()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10548">setInfoSVEStN()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03579">setM0ToIndexFromSGPR()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01936">llvm::VETargetLowering::setupEntryBlockForSjLj()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05542">ShouldBuildLookupTable()</a>, <a class="el" href="TargetLowering_8h_source.html#l03987">llvm::TargetLowering::shouldSplitFunctionArgumentsAsLittleEndian()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00486">llvm::TargetLowering::ShrinkDemandedConstant()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l16083">ShrinkLoadReplaceStoreWithStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39191">signExtendBitcastSrcVector()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06786">signOutlinedFunction()</a>, <a class="el" href="Local_8cpp_source.html#l00619">simplifyAndDCEInstruction()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l03448">SimplifyCondBranchToCondBranch()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00882">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38646">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02357">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38115">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38048">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03945">simplifyDivRem()</a>, <a class="el" href="Local_8cpp_source.html#l00677">llvm::SimplifyInstructionsInBlock()</a>, <a class="el" href="LoopUnroll_8cpp_source.html#l00205">llvm::simplifyLoopAfterUnroll()</a>, <a class="el" href="LoopInstSimplify_8cpp_source.html#l00051">simplifyLoopInst()</a>, <a class="el" href="LoopSimplify_8cpp_source.html#l00489">simplifyOneLoop()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l05246">SimplifyRelativeLoad()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l01729">SinkShiftAndTruncate()</a>, <a class="el" href="CodeGen_2Analysis_8cpp_source.html#l00345">slotOnlyDiscardsData()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02279">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00232">llvm::AVRFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00793">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="MSP430FrameLowering_8cpp_source.html#l00179">llvm::MSP430FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02291">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00764">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00199">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02409">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00415">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15602">splitAndLowerShuffle()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00988">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="GlobalSplit_8cpp_source.html#l00041">splitGlobal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16043">splitInt128()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l07248">splitMergedValStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06065">SplitOpsAndApply()</a>, <a class="el" href="CoroSplit_8cpp_source.html#l01573">splitRetconCoroutine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14167">splitStores()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13831">splitStoreSplat()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01929">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09790">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01501">llvm::AMDGPUTargetLowering::splitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24073">splitVectorStore()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l00498">SRAGlobal()</a>, <a class="el" href="AMDGPURewriteOutArguments_8cpp.html#a2f7a6a0a8470615fca99fb92c9393efd">STATISTIC()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00106">llvm::Mips16InstrInfo::storeRegToStack()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00245">llvm::MipsSEInstrInfo::storeRegToStack()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00120">llvm::AVRInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00124">llvm::BPFInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00913">llvm::HexagonInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00049">llvm::LanaiInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00036">llvm::MSP430InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00134">llvm::RISCVInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01365">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00395">llvm::SparcInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00862">llvm::SystemZInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00078">llvm::Thumb1InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00166">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00455">llvm::VEInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="XCoreInstrInfo_8cpp_source.html#l00358">llvm::XCoreInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SROA_8cpp_source.html#l03609">stripAggregateTypeWrapping()</a>, <a class="el" href="Value_8h_source.html#l00705">llvm::Value::stripAndAccumulateConstantOffsets()</a>, <a class="el" href="Value_8h_source.html#l00719">llvm::Value::stripAndAccumulateInBoundsConstantOffsets()</a>, <a class="el" href="Value_8h_source.html#l00714">llvm::Value::stripAndAccumulateInBoundsConstantOffsets()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l00688">stripAndComputeConstantOffsets()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l00597">llvm::stripNonLineTableDebugInfo()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05668">SwitchToLookupTable()</a>, <a class="el" href="SimplifyCFG_8cpp_source.html#l05263">switchToSelect()</a>, <a class="el" href="TargetFolder_8h_source.html#l00043">llvm::TargetFolder::TargetFolder()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17545">llvm::ARMTargetLowering::targetShrinkDemandedConstant()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02306">llvm::RISCVTargetLowering::targetShrinkDemandedConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34202">llvm::X86TargetLowering::targetShrinkDemandedConstant()</a>, <a class="el" href="JumpThreading_8cpp_source.html#l02988">llvm::JumpThreadingPass::threadGuard()</a>, <a class="el" href="OMPIRBuilder_8cpp_source.html#l01229">llvm::OpenMPIRBuilder::tileLoops()</a>, <a class="el" href="LLVMRemarkStreamer_8cpp_source.html#l00047">toRemarkLocation()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00767">transformToIndexedCompare()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04984">TranslateX86CC()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01507">truncateVecElts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20816">truncateVectorWithPACK()</a>, <a class="el" href="AggressiveInstCombineInternal_8h_source.html#l00078">llvm::TruncInstCombine::TruncInstCombine()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02530">tryBitfieldInsertOpFromOr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02442">tryBitfieldInsertOpFromOrAndImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12868">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12345">tryCombineToBSL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12305">tryCombineToEXTR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13390">tryConvertSVEWideCompare()</a>, <a class="el" href="Local_8cpp_source.html#l01278">tryEnforceAlignment()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03130">tryFoldToZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08527">tryFormConcatFromShuffle()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09301">tryLowerToSLI()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04621">TryMULWIDECombine()</a>, <a class="el" href="AMDGPUPromoteAlloca_8cpp_source.html#l00402">tryPromoteAllocaToVector()</a>, <a class="el" href="CallPromotionUtils_8cpp_source.html#l00536">llvm::tryPromoteCall()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09973">tryToFoldExtendOfConstant()</a>, <a class="el" href="DeadStoreElimination_8cpp_source.html#l01257">tryToMergePartialOverlappingStores()</a>, <a class="el" href="InstructionCombining_8cpp_source.html#l02721">tryToMoveFreeBeforeNullTest()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01498">tryToOptimizeStoreOfMallocToGlobal()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01635">TryToShrinkGlobalToBoolean()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06244">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03269">unpackF64OnRV32DSoftABI()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03547">UnpackFromArgumentSlot()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03241">unpackFromMemLoc()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03200">unpackFromRegLoc()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00618">unpackLoadToAggregate()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00210">llvm::CallLowering::unpackRegs()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l01150">unpackStoreToAggregate()</a>, <a class="el" href="LoopUnrollRuntime_8cpp_source.html#l00572">llvm::UnrollRuntimeLoopRemainder()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l01872">unrollVectorShift()</a>, <a class="el" href="PromoteMemoryToRegister_8cpp_source.html#l00878">updateForIncomingValueLocation()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l00264">updateLoopMetadataDebugLocationsImpl()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00623">llvm::MachineBasicBlock::updateTerminator()</a>, <a class="el" href="AutoUpgrade_8cpp_source.html#l04427">llvm::UpgradeDataLayoutString()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l01549">validThroughout()</a>, <a class="el" href="Local_8cpp_source.html#l01375">valueCoversEntireFragment()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19708">vectorizeExtractedCast()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02541">llvm::InnerLoopVectorizer::vectorizeInterleaveGroup()</a>, <a class="el" href="MemorySSA_8cpp_source.html#l01959">llvm::MemorySSA::verifyOrderingDominationAndDefUses()</a>, <a class="el" href="InstCombineAddSub_8cpp_source.html#l01281">llvm::InstCombinerImpl::visitAdd()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00353">llvm::InstCombinerImpl::visitAllocaInst()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00934">llvm::InstCombinerImpl::visitLoadInst()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l01339">llvm::InstCombinerImpl::visitStoreInst()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l01321">llvm::slpvectorizer::BoUpSLP::VLOperands::VLOperands()</a>, <a class="el" href="BPFRegisterInfo_8cpp_source.html#l00044">WarnSize()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10790">widenCtPop()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l02146">llvm::InnerLoopVectorizer::widenIntOrFpInduction()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l04577">llvm::InnerLoopVectorizer::widenPHIInstruction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09812">llvm::SelectionDAG::WidenVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07940">WidenVector()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00613">widenVectorToPartType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09345">WinDBZCheckDenominator()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11159">llvm::SITargetLowering::wrapAddr64Rsrc()</a>, <a class="el" href="AsmWriter_8cpp_source.html#l01872">writeDILocation()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00177">llvm::WebAssemblyFrameLowering::writeSPToGlobal()</a>, and <a class="el" href="classllvm_1_1SwitchCG_1_1SwitchLowering.html#a0d041eb1a9bb170de682e9b028a0bd58">llvm::SwitchCG::SwitchLowering::~SwitchLowering()</a>.</p>

</div>
</div>
<a id="ab1bfc45744f3a9f8a6245e6f72ae10ac" name="ab1bfc45744f3a9f8a6245e6f72ae10ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bfc45744f3a9f8a6245e6f72ae10ac">&#9670;&#160;</a></span>EnableAArch64ELFLocalDynamicTLSGeneration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-elf-ldtls-generation&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64MCInstLower_8cpp_source.html#l00114">llvm::AArch64MCInstLower::lowerSymbolOperandELF()</a>.</p>

</div>
</div>
<a id="af9930bfb993007ad032f5cc9100b2d8d" name="af9930bfb993007ad032f5cc9100b2d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9930bfb993007ad032f5cc9100b2d8d">&#9670;&#160;</a></span>EnableCombineMGatherIntrinsics</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableCombineMGatherIntrinsics(&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-mgather-combine&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12437">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a36d7a38420699a48e96b1e3b390abf80" name="a36d7a38420699a48e96b1e3b390abf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d7a38420699a48e96b1e3b390abf80">&#9670;&#160;</a></span>EnableOptimizeLogicalImm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-logical-imm&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01545">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="aee2d47ae29d47b14b759625ee38930cf" name="aee2d47ae29d47b14b759625ee38930cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d47ae29d47b14b759625ee38930cf">&#9670;&#160;</a></span>MVT_CC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> MVT_CC = MVT::i32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value type used for condition codes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00126">126</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02286">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02392">emitConditionalComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02662">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a85e7f80ef392221d30f654d862f64d65" name="a85e7f80ef392221d30f654d862f64d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e7f80ef392221d30f654d862f64d65">&#9670;&#160;</a></span>Ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Ops[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= DAG.getConstant(Intrinsic::aarch64_sve_prfb_gather_uxtw_index, <a class="code hl_variable" href="#a9d78bedfca851b40bb3c1398830a932a">DL</a>,</div>
<div class="line">                           <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a9d78bedfca851b40bb3c1398830a932a"><div class="ttname"><a href="#a9d78bedfca851b40bb3c1398830a932a">DL</a></div><div class="ttdeci">SDLoc DL(N)</div><div class="ttdoc">Simplify Addr given that the top byte of it is ignored by HW during / address translation.</div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15586">15586</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l11633">AddCombineBUILD_VECTORToVPADDL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11814">AddCombineTo64bitMLAL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11980">AddCombineTo64bitUMAAL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11552">AddCombineToVPADD()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11580">AddCombineVUZPToVPADDL()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00931">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="Module_8cpp_source.html#l00348">llvm::Module::addModuleFlag()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00571">AddNodeIDOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00562">AddNodeIDOperands()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00480">addRegsToSet()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08835">addStackMapLiveVars()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01023">allOpsDefaultValue()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00281">llvm::AnalyzeVirtRegInBundle()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01307">llvm::DIExpression::append()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01201">llvm::DIExpression::appendOffset()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01331">llvm::DIExpression::appendToStack()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00215">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00322">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00413">llvm::AVRDAGToDAGISel::select&lt; AVRISD::CALL &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00320">llvm::AVRDAGToDAGISel::select&lt; ISD::STORE &gt;()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00613">llvm::MachineIRBuilder::buildBuildVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00629">llvm::MachineIRBuilder::buildBuildVectorTrunc()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05243">buildCallOperands()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00668">llvm::MachineIRBuilder::buildConcatVectors()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00363">llvm::VPlanSlp::buildGraph()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00567">llvm::MachineIRBuilder::buildMerge()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00578">llvm::MachineIRBuilder::buildMerge()</a>, <a class="el" href="Reassociate_8cpp_source.html#l01821">buildMultiplyTree()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l00607">llvm::DICompositeType::buildODRType()</a>, <a class="el" href="PoisonChecking_8cpp_source.html#l00090">buildOrChain()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11194">llvm::SITargetLowering::buildRSRC()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04882">buildScalarToVector()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00522">llvm::MachineIRBuilder::buildSequence()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08516">BuildVSLDOI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36087">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="InstCombineLoadStoreAlloca_8cpp_source.html#l00816">canReplaceGEPIdxWithZero()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00140">CloneNodeWithValues()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l02145">CollectAddOperandsWithScales()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05953">collectConcatOps()</a>, <a class="el" href="Reassociate_8cpp_source.html#l01767">collectMultiplyFactors()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l03488">CollectSubexprs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48992">combineAddOrSubToHADDorHSUB()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14033">CombineBaseUpdate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39563">combineBitcast()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l13258">combineBVOfConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42186">combineCMov()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19252">combineConcatVectorOfScalars()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49236">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49514">combineConcatVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40187">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50105">combineFP_EXTEND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49535">combineInsertSubvector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42632">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42684">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43987">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20175">combineShuffleOfScalars()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45354">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36948">combineTargetShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14386">CombineVLDDUP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48484">combineX86AddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35286">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36231">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36356">combineX86ShufflesRecursively()</a>, <a class="el" href="LLVMContextImpl_8h_source.html#l00198">llvm::MDNodeOpsKey::compareOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34293">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34564">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00548">llvm::ConstantExprKeyType::ConstantExprKeyType()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00555">llvm::ConstantExprKeyType::ConstantExprKeyType()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00538">llvm::ConstantExprKeyType::ConstantExprKeyType()</a>, <a class="el" href="ConstantFold_8cpp_source.html#l00836">llvm::ConstantFoldExtractElementInstruction()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01239">llvm::ConstantFoldInstOperands()</a>, <a class="el" href="ConstantFolding_8cpp_source.html#l01165">llvm::ConstantFoldInstruction()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00606">llvm::ConstantExprKeyType::create()</a>, <a class="el" href="TypeBasedAliasAnalysis_8cpp_source.html#l00541">createAccessTag()</a>, <a class="el" href="IRBuilder_8h_source.html#l01440">llvm::IRBuilderBase::CreateAnd()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00444">llvm::IRBuilderBase::CreateAssumption()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00107">llvm::MDBuilder::createCallbackEncoding()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00100">llvm::MDBuilder::createCallees()</a>, <a class="el" href="MatrixBuilder_8h_source.html#l00065">llvm::MatrixBuilder&lt; IRBuilderTy &gt;::CreateColumnMajorLoad()</a>, <a class="el" href="MatrixBuilder_8h_source.html#l00093">llvm::MatrixBuilder&lt; IRBuilderTy &gt;::CreateColumnMajorStore()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00211">llvm::IRBuilderBase::CreateElementUnorderedAtomicMemCpy()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00286">llvm::IRBuilderBase::CreateElementUnorderedAtomicMemMove()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00122">llvm::IRBuilderBase::CreateElementUnorderedAtomicMemSet()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00335">llvm::IRBuilderBase::CreateFAddReduce()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l01675">createFFSIntrinsic()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00343">llvm::IRBuilderBase::CreateFMulReduce()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01364">llvm::DIExpression::createFragmentExpression()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00059">llvm::MDBuilder::createFunctionEntryCount()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16087">createGPRPairNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09629">createGPRPairNode()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00423">llvm::IRBuilderBase::CreateInvariantStart()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00407">llvm::IRBuilderBase::CreateLifetimeEnd()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00391">llvm::IRBuilderBase::CreateLifetimeStart()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02649">createLoadLR()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00522">llvm::IRBuilderBase::CreateMaskedGather()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00470">llvm::IRBuilderBase::CreateMaskedLoad()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00553">llvm::IRBuilderBase::CreateMaskedScatter()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00491">llvm::IRBuilderBase::CreateMaskedStore()</a>, <a class="el" href="MatrixBuilder_8h_source.html#l00130">llvm::MatrixBuilder&lt; IRBuilderTy &gt;::CreateMatrixMultiply()</a>, <a class="el" href="MatrixBuilder_8h_source.html#l00114">llvm::MatrixBuilder&lt; IRBuilderTy &gt;::CreateMatrixTranspose()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00187">llvm::IRBuilderBase::CreateMemCpyInline()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00252">llvm::IRBuilderBase::CreateMemMove()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00094">llvm::IRBuilderBase::CreateMemSet()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00150">llvm::IRBuilderBase::CreateMemTransferInst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39415">createMMXBuildVector()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00810">llvm::IRBuilderBase::CreateNAryOp()</a>, <a class="el" href="IRBuilder_8h_source.html#l01466">llvm::IRBuilderBase::CreateOr()</a>, <a class="el" href="LoopIdiomRecognize_8cpp_source.html#l01662">createPopcntIntrinsic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39864">createPSADBW()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00309">llvm::MDBuilder::createPseudoProbeDesc()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02731">createStoreLR()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00210">llvm::MDBuilder::createTBAAStructTypeNode()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00244">llvm::MDBuilder::createTBAATypeNode()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00092">createTupleImpl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09917">createVariablePermute()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l05807">DbgApplyEqualValues()</a>, <a class="el" href="Operations_8cpp_source.html#l00079">llvm::describeFuzzerAggregateOps()</a>, <a class="el" href="Operations_8cpp_source.html#l00070">llvm::describeFuzzerControlFlowOps()</a>, <a class="el" href="Operations_8cpp_source.html#l00045">llvm::describeFuzzerFloatOps()</a>, <a class="el" href="Operations_8cpp_source.html#l00018">llvm::describeFuzzerIntOps()</a>, <a class="el" href="Operations_8cpp_source.html#l00075">llvm::describeFuzzerPointerOps()</a>, <a class="el" href="Operations_8cpp_source.html#l00085">llvm::describeFuzzerVectorOps()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01178">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08402">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44820">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46185">detectPMADDUBSW()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01436">llvm::HexagonDAGToDAGISel::DetectUseSxtw()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08379">llvm::SelectionDAG::doesNodeExist()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l00395">DoInitialMatch()</a>, <a class="el" href="ArgumentPromotion_8cpp_source.html#l00105">doPromotion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08422">EltsFromConsecutiveLoads()</a>, <a class="el" href="Reassociate_8cpp_source.html#l01127">EmitAddTreeOfValues()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02013">emitIntrinsicWithCC()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01993">emitIntrinsicWithCCAndChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28799">emitLockedStackOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26178">EmitMaskedTruncSStore()</a>, <a class="el" href="ARMUnwindOpAsm_8h_source.html#l00062">llvm::UnwindOpcodeAssembler::EmitRaw()</a>, <a class="el" href="X86SelectionDAGInfo_8cpp_source.html#l00189">emitRepmovs()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02701">emitSETCC()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00195">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemchr()</a>, <a class="el" href="X86SelectionDAGInfo_8cpp_source.html#l00051">llvm::X86SelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00114">llvm::AArch64SelectionDAGInfo::EmitTargetCodeForSetTag()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22204">EmitTest()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26166">EmitTruncSStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26043">expandIntrinsicWChainHelper()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08117">llvm::TargetLowering::expandMULO()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08261">llvm::TargetLowering::expandVecReduce()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08301">llvm::TargetLowering::expandVecReduceSeq()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29605">ExtendToType()</a>, <a class="el" href="Reassociate_8cpp_source.html#l01101">FindInOperandList()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04506">findZeroVectorIdx()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04262">FoldBUILD_VECTOR()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04298">foldCONCAT_VECTORS()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04931">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05042">llvm::SelectionDAG::FoldConstantVectorArithmetic()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00563">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00655">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03747">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05681">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05980">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00479">foldPatchpoint()</a>, <a class="el" href="ScalarEvolution_8h_source.html#l00523">llvm::ScalarEvolution::getAddExpr()</a>, <a class="el" href="ScalarEvolution_8h_source.html#l00529">llvm::ScalarEvolution::getAddExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l02283">llvm::ScalarEvolution::getAddExpr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01180">llvm::SITargetLowering::getAddrModeArguments()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02020">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l02074">llvm::ScalarEvolution::getAnyExtendExpr()</a>, <a class="el" href="Constants_8cpp_source.html#l03447">llvm::ConstantExpr::getAsInstruction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06825">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06797">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06763">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06785">llvm::SelectionDAG::getAtomicCmpSwap()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25912">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00806">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01427">getBuildVectorSplat()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00934">llvm::SelectionDAG::getCALLSEQ_END()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getCALLSEQ_START()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01346">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05774">getConstVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05744">getConstVector()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00326">getCopyFromPartsVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00768">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00777">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00641">getCopyToPartsVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00760">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00751">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="IRMutator_8cpp_source.html#l00084">llvm::InjectorIRStrategy::getDefaultOps()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01255">llvm::HexagonTargetLowering::GetDynamicTLSAddr()</a>, <a class="el" href="LoopStrengthReduce_8cpp_source.html#l00661">getExactSDiv()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01426">llvm::DIExpression::getExtOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07462">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25944">getGatherNode()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04516">getGeneralPermuteNode()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00596">llvm::ConstantExprKeyType::getHash()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07237">llvm::SelectionDAG::getIndexedStore()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02892">getIntOperandFromRegisterString()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04930">getIntOperandsFromRegisterString()</a>, <a class="el" href="ProfileSummary_8cpp_source.html#l00035">getKeyFPValMD()</a>, <a class="el" href="ProfileSummary_8cpp_source.html#l00045">getKeyValMD()</a>, <a class="el" href="ProfileSummary_8cpp_source.html#l00027">getKeyValMD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01944">llvm::SelectionDAG::getLabelNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06904">llvm::SelectionDAG::getLifetimeNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07021">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08298">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08245">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08223">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08230">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08237">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08267">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08291">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08274">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08282">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08251">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08259">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08305">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07358">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07265">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07405">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07310">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06863">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06847">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01171">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06836">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03494">llvm::ScalarEvolution::getMinMaxExpr()</a>, <a class="el" href="ScalarEvolution_8h_source.html#l00538">llvm::ScalarEvolution::getMulExpr()</a>, <a class="el" href="ScalarEvolution_8h_source.html#l00544">llvm::ScalarEvolution::getMulExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l02799">llvm::ScalarEvolution::getMulExpr()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05902">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07646">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07556">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07572">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07580">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05244">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05707">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05856">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05862">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04409">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07651">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07659">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07748">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07754">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07760">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07766">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07772">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08355">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08363">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00599">llvm::AArch64RegisterInfo::getOffsetOpcodes()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00561">llvm::TargetRegisterInfo::getOffsetOpcodes()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03022">llvm::MipsTargetLowering::getOpndList()</a>, <a class="el" href="Metadata_8cpp_source.html#l00881">getOrSelfReference()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l11426">llvm::SCEVAddRecExpr::getPostIncExpr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26013">getPrefetchNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06934">llvm::SelectionDAG::getPseudoProbeNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36667">getPSHUFShuffleMask()</a>, <a class="el" href="IRBuilder_8cpp_source.html#l00326">getReductionIntrinsic()</a>, <a class="el" href="TruncInstCombine_8cpp_source.html#l00049">getRelevantOperands()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25982">getScatterNode()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l01838">llvm::ScalarEvolution::getSignExtendExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03626">llvm::ScalarEvolution::getSMaxExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03631">llvm::ScalarEvolution::getSMaxExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03644">llvm::ScalarEvolution::getSMinExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03650">llvm::ScalarEvolution::getSMinExpr()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00814">llvm::SelectionDAG::getSplatBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07141">llvm::SelectionDAG::getStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07320">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06929">getTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19202">GetTLSADDR()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07192">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03635">llvm::ScalarEvolution::getUMaxExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03640">llvm::ScalarEvolution::getUMaxExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03654">llvm::ScalarEvolution::getUMinExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l03660">llvm::ScalarEvolution::getUMinExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l04093">llvm::ScalarEvolution::getUMinFromMismatchedTypes()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l04099">llvm::ScalarEvolution::getUMinFromMismatchedTypes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07550">llvm::SelectionDAG::getVAArg()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01425">llvm::SelectionDAGBuilder::getValueImpl()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01727">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="Constants_8h_source.html#l01297">llvm::ConstantExpr::getWithOperands()</a>, <a class="el" href="Constants_8cpp_source.html#l01495">llvm::ConstantExpr::getWithOperands()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l01536">llvm::ScalarEvolution::getZeroExtendExpr()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l00844">GroupByComplexity()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l00888">hasHugeExpression()</a>, <a class="el" href="ConstantRange_8cpp_source.html#l00871">llvm::ConstantRange::intrinsic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04906">llvm::SelectionDAG::isUndef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04550">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10951">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="Reassociate_8cpp_source.html#l00453">LinearizeExprTree()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01183">llvm::SelectionDAG::LLVM_ATTRIBUTE_DEPRECATED()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27180">LowerABS()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02888">LowerADDC_ADDE_SUBC_SUBE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17853">llvm::ARMTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01921">llvm::AVRTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00284">llvm::LanaiTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l02725">llvm::NVPTXTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15215">llvm::PPCTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04273">llvm::RISCVTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11351">llvm::SITargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03230">llvm::SparcTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01230">llvm::SystemZTargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04468">llvm::TargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51008">llvm::X86TargetLowering::LowerAsmOperandForConstraint()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00654">llvm::InlineAsmLowering::lowerAsmOperandForConstraint()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00721">llvm::SelectionDAGBuilder::LowerAsSTATEPOINT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29440">LowerATOMIC_STORE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10613">LowerAVXCONCAT_VECTORS()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02695">llvm::HexagonTargetLowering::LowerBUILD_VECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08762">lowerBuildVectorAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08161">LowerBuildVectorv4x32()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00377">llvm::HexagonTargetLowering::LowerCall()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03645">llvm::RISCVTargetLowering::LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02858">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01539">llvm::SystemZTargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00532">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00715">llvm::SparcTargetLowering::LowerCall_32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l01092">llvm::SparcTargetLowering::LowerCall_64()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01060">LowerCallResult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28883">LowerCMP_SWAP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10671">LowerCONCAT_VECTORSvXi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27053">LowerCTLZ()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06176">LowerCTPOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27092">LowerCTTZ()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01313">lowerDSPIntr()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01220">llvm::AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01017">llvm::LanaiTargetLowering::LowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02550">LowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01448">llvm::VETargetLowering::lowerDYNAMIC_STACKALLOC()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02733">LowerF128Load()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02021">llvm::SparcTargetLowering::LowerGlobalTLSAddress()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00416">lowerIncomingStatepointValue()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18904">llvm::ARMTargetLowering::lowerInterleavedLoad()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11219">llvm::AArch64TargetLowering::lowerInterleavedStore()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l19056">llvm::ARMTargetLowering::lowerInterleavedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26187">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="IntrinsicLowering_8cpp_source.html#l00224">llvm::IntrinsicLowering::LowerIntrinsicCall()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02667">llvm::MipsTargetLowering::lowerLOAD()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01265">lowerLoadF128()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29825">LowerMGATHER()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01374">lowerMSASplatZExt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29654">LowerMSCATTER()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05513">llvm::SystemZTargetLowering::LowerOperationWrapper()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09429">LowerPredicateStore()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08743">llvm::SelectionDAGBuilder::lowerRangeToAssertZExt()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01216">llvm::MSP430TargetLowering::LowerSELECT_CC()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01141">llvm::MSP430TargetLowering::LowerSETCC()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01235">llvm::LanaiTargetLowering::LowerSHL_PARTS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13551">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12167">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01284">llvm::LanaiTargetLowering::LowerSRL_PARTS()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00500">lowerStatepointMetaArgs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24141">LowerStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20197">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02939">LowerUMULO_SMULO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17449">lowerV4X128Shuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08228">LowerVECTOR_SHUFFLE()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02933">lowerVECTOR_SHUFFLE_VSHF()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l03212">LowerWRITE_REGISTER()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00130">llvm::TargetLowering::makeLibCall()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00246">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48766">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48874">matchPMADDWD_2()</a>, <a class="el" href="LLVMContextImpl_8h_source.html#l00190">llvm::MDNodeOpsKey::MDNodeOpsKey()</a>, <a class="el" href="LLVMContextImpl_8h_source.html#l00194">llvm::MDNodeOpsKey::MDNodeOpsKey()</a>, <a class="el" href="MDBuilder_8cpp_source.html#l00124">llvm::MDBuilder::mergeCallbackEncodings()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08116">llvm::SelectionDAG::MorphNodeTo()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l00732">moveBelowOrigChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08169">llvm::SelectionDAG::mutateStrictFPToFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34711">narrowLoadToVZLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40862">narrowVectorSelect()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09429">NormalizeBuildVector()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00575">llvm::ConstantExprKeyType::operator==()</a>, <a class="el" href="ConstantsContext_8h_source.html#l00568">llvm::ConstantExprKeyType::operator==()</a>, <a class="el" href="Reassociate_8cpp_source.html#l01229">OptimizeAndOrXor()</a>, <a class="el" href="AArch64BaseInfo_8cpp_source.html#l00133">llvm::AArch64SysReg::parseGenericRegister()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20096">partitionShuffleOfConcats()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12397">PerformADDVecReduce()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00482">performANDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13715">PerformBUILD_VECTORCombine()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14167">llvm::PPCTargetLowering::PerformDAGCombine()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01820">llvm::R600TargetLowering::PerformDAGCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03645">llvm::AMDGPUTargetLowering::performFNegCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15946">PerformHWLoopCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15250">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13901">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13957">performLD1ReplicateCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13927">performLDNT1Combine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02871">llvm::AMDGPUTargetLowering::performLoadCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14260">PerformMVEVLDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14265">performPostLD1Combine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00893">performSRACombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13981">performST1Combine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14508">PerformVDUPCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14945">PerformVECREDUCE_ADDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13621">PerformVMOVhrCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13384">PerformXORCombine()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10996">llvm::SITargetLowering::PostISelFolding()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01258">llvm::DIExpression::prepend()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01274">llvm::DIExpression::prependOpcodes()</a>, <a class="el" href="Reassociate_8cpp_source.html#l00077">PrintOps()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00737">processSDiv()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00681">processSRem()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00081">pushStackMapConstant()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01005">llvm::MachineInstr::readsWritesVirtualRegister()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47982">rebuildGatherScatter()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16104">ReplaceCMP_SWAP_128Results()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09647">ReplaceCMP_SWAP_64Results()</a>, <a class="el" href="XCoreISelDAGToDAG_8cpp_source.html#l00217">replaceInChain()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04887">ReplaceINTRINSIC_W_CHAIN()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03341">llvm::SparcTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30079">llvm::X86TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09606">ReplaceREADCYCLECOUNTER()</a>, <a class="el" href="ARMUnwindOpAsm_8h_source.html#l00037">llvm::UnwindOpcodeAssembler::Reset()</a>, <a class="el" href="Local_8cpp_source.html#l01785">llvm::salvageDebugInfoImpl()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21324">scalarizeBinOpOfSplats()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02804">llvm::SelectionDAGISel::SelectCodeCommon()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00733">llvm::HexagonDAGToDAGISel::SelectFrameIndex()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02238">llvm::HexagonDAGToDAGISel::SelectHVXDualOutput()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l00812">selectI64ImmDirect()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00464">llvm::HexagonDAGToDAGISel::SelectIndexedStore()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02074">llvm::SelectionDAGISel::SelectInlineAsmMemoryOperands()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00360">llvm::HexagonDAGToDAGISel::SelectNewCircIntrinsic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08038">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08015">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08022">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08030">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08044">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08056">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08063">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08071">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="FastISel_8cpp_source.html#l00817">llvm::FastISel::selectPatchpoint()</a>, <a class="el" href="FastISel_8cpp_source.html#l00705">llvm::FastISel::selectStackmap()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02201">llvm::HexagonDAGToDAGISel::SelectV65Gather()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02163">llvm::HexagonDAGToDAGISel::SelectV65GatherPred()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00771">llvm::HexagonDAGToDAGISel::SelectVAlign()</a>, <a class="el" href="FastISel_8cpp_source.html#l00955">llvm::FastISel::selectXRayCustomEvent()</a>, <a class="el" href="FastISel_8cpp_source.html#l00974">llvm::FastISel::selectXRayTypedEvent()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00082">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10943">llvm::AArch64TargetLowering::shouldSinkOperands()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16681">llvm::ARMTargetLowering::shouldSinkOperands()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31534">llvm::X86TargetLowering::shouldSinkOperands()</a>, <a class="el" href="ScalarEvolutionExpander_8cpp_source.html#l00342">SimplifyAddOperands()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02357">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38115">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l04849">simplifyFPOp()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l04414">llvm::SimplifyGEPInst()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l04289">SimplifyGEPInst()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l05796">llvm::SimplifyInstruction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03375">skipExtensionForVectorMULL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08803">SkipExtensionForVMULL()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00285">llvm::TargetLowering::softenSetCCOperands()</a>, <a class="el" href="ScalarEvolutionExpander_8cpp_source.html#l00371">SplitAddRecs()</a>, <a class="el" href="GlobalSplit_8cpp_source.html#l00041">splitGlobal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06065">SplitOpsAndApply()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01516">llvm::AMDGPUTargetLowering::SplitVectorLoad()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l02214">StrengthenNoWrapFlags()</a>, <a class="el" href="DebugInfo_8cpp_source.html#l00597">llvm::stripNonLineTableDebugInfo()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00743">llvm::Instruction::swapProfMetadata()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02530">tryBitfieldInsertOpFromOr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02442">tryBitfieldInsertOpFromOrAndImm()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00160">llvm::CombinerHelper::tryCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00237">llvm::CombinerHelper::tryCombineShuffleVector()</a>, <a class="el" href="GlobalOpt_8cpp_source.html#l01635">TryToShrinkGlobalToBoolean()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07944">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07924">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07930">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07937">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="AutoUpgrade_8cpp_source.html#l04411">llvm::upgradeInstructionLoopAttachment()</a>, <a class="el" href="AutoUpgrade_8cpp_source.html#l01792">llvm::UpgradeIntrinsicCall()</a>, <a class="el" href="AutoUpgrade_8cpp_source.html#l04389">upgradeLoopArgument()</a>, <a class="el" href="AutoUpgrade_8cpp_source.html#l04184">llvm::UpgradeModuleFlags()</a>, <a class="el" href="InstructionCombining_8cpp_source.html#l01852">llvm::InstCombinerImpl::visitGetElementPtrInst()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l04768">llvm::InnerLoopVectorizer::widenInstruction()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07937">widenVec()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00613">widenVectorToPartType()</a>, and <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01827">willShiftRightEliminate()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 8 2024 10:25:55 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
