INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_value.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_value
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/Max Pooling/Max Pooling.srcs/sources_1/new/max_pool_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_tb
