#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Feb 23 17:40:04 2015
# Process ID: 6176
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 779.246 ; gain = 206.730
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1943.730 ; gain = 704.227
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1988.996 ; gain = 39.359
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1988.996 ; gain = 39.359
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:01:10 ; elapsed = 00:00:58 . Memory (MB): peak = 2177.895 ; gain = 1374.777
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2431.738 ; gain = 117.449
create_clock -period 6.667 -name proc_clk [get_pins slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O]
proc_clk
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {100.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT1_JITTER {178.053} CONFIG.CLKOUT1_PHASE_ERROR {89.971} CONFIG.CLKOUT2_JITTER {112.316} CONFIG.CLKOUT2_PHASE_ERROR {89.971}] [get_ips trigger_clock_synth]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/trigger_clock_synth/trigger_clock_synth.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trigger_clock_synth'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trigger_clock_synth'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trigger_clock_synth'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'trigger_clock_synth'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trigger_clock_synth'...
reset_run trigger_clock_synth_synth_1
launch_run  trigger_clock_synth_synth_1
[Mon Feb 23 17:52:40 2015] Launched trigger_clock_synth_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/trigger_clock_synth_synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Mon Feb 23 17:53:07 2015] Launched trigger_clock_synth_synth_1, synth_1...
Run output will be captured here:
trigger_clock_synth_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/trigger_clock_synth_synth_1/runme.log
synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Mon Feb 23 17:53:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2496.027 ; gain = 0.000
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.027 ; gain = 0.000
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.027 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2528.520 ; gain = 32.492
set_false_path -through [get_pins -hier *cdc_to*]
reset_run synth_1
launch_runs impl_1
[Mon Feb 23 18:21:27 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Mon Feb 23 18:21:27 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 24 12:48:55 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 625 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2642.715 ; gain = 0.000
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-6176-PCPSB375/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2642.715 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2642.715 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2642.715 ; gain = 0.000
open_example_project -force -dir C:/Users/ZhengchengTao/Desktop [get_ips  aurora_8b10b_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'aurora_8b10b_0'...
open_example_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2643.512 ; gain = 0.797
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Tue Feb 24 13:06:28 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Tue Feb 24 13:09:35 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
reset_run impl_1
set_property LOC GTHE2_CHANNEL_X1Y14 [get_cells aurora_module_i/aurora_8b10b_0_i/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i]
WARNING: [Vivado 12-180] No cells matched 'aurora_module_i/aurora_8b10b_0_i/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i'.
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
set_property LOC GTHE2_CHANNEL_X1Y14 [get_cells slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i]
reset_run synth_1
launch_runs impl_1
[Tue Feb 24 13:16:13 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Tue Feb 24 13:16:13 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 24 13:26:05 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
save_constraints -force
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 24 14:40:38 2015...
