OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 1500000 1500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     45883
Number of terminals:      771
Number of snets:          2
Number of nets:           19264

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 389.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 909678.
[INFO DRT-0033] mcon shape region query size = 577150.
[INFO DRT-0033] met1 shape region query size = 208491.
[INFO DRT-0033] via shape region query size = 138600.
[INFO DRT-0033] met2 shape region query size = 83507.
[INFO DRT-0033] via2 shape region query size = 110880.
[INFO DRT-0033] met3 shape region query size = 83584.
[INFO DRT-0033] via3 shape region query size = 110880.
[INFO DRT-0033] met4 shape region query size = 33338.
[INFO DRT-0033] via4 shape region query size = 5513.
[INFO DRT-0033] met5 shape region query size = 5618.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3181 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14790 groups.
#scanned instances     = 45883
#unique  instances     = 389
#stdCellGenAp          = 14722
#stdCellValidPlanarAp  = 230
#stdCellValidViaAp     = 9575
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 70723
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:18, elapsed time = 00:00:58, memory = 555.36 (MB), peak = 570.39 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     200143

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 217 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 61006.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 49000.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25852.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4695.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1270.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 139.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 612.91 (MB), peak = 612.91 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88128 vertical wires in 5 frboxes and 53834 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 8844 vertical wires in 5 frboxes and 15892 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:06, memory = 1154.79 (MB), peak = 1154.79 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.15 (MB), peak = 1208.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 1510.43 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:15, memory = 1786.22 (MB).
    Completing 30% with 3507 violations.
    elapsed time = 00:00:19, memory = 1897.65 (MB).
    Completing 40% with 3507 violations.
    elapsed time = 00:00:28, memory = 1992.12 (MB).
    Completing 50% with 3507 violations.
    elapsed time = 00:00:33, memory = 2049.45 (MB).
    Completing 60% with 6813 violations.
    elapsed time = 00:00:41, memory = 2064.11 (MB).
    Completing 70% with 6813 violations.
    elapsed time = 00:00:49, memory = 2122.55 (MB).
    Completing 80% with 9583 violations.
    elapsed time = 00:00:52, memory = 2146.68 (MB).
    Completing 90% with 9583 violations.
    elapsed time = 00:01:06, memory = 2154.72 (MB).
    Completing 100% with 12440 violations.
    elapsed time = 00:01:13, memory = 2150.97 (MB).
[INFO DRT-0199]   Number of violations = 14340.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     10      0      0      0      0      0      0      1      0
Metal Spacing        7      0   2336      0    555     98      0     24      0     30
Min Hole             0      0     18      0      0      0      0      0      0      0
Recheck             63      0   1174      0    476     71      0     98      0     18
Short                3     14   7369     12   1790    149      2     20      2      0
[INFO DRT-0267] cpu time = 00:13:15, elapsed time = 00:01:18, memory = 2374.12 (MB), peak = 2374.12 (MB)
Total wire length = 2051269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 758591 um.
Total wire length on LAYER met2 = 879612 um.
Total wire length on LAYER met3 = 285898 um.
Total wire length on LAYER met4 = 122709 um.
Total wire length on LAYER met5 = 4457 um.
Total number of vias = 178628.
Up-via summary (total 178628):

-------------------------
 FR_MASTERSLICE         0
            li1     70249
           met1     96258
           met2      9359
           met3      2518
           met4       244
-------------------------
                   178628


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14340 violations.
    elapsed time = 00:00:05, memory = 2405.14 (MB).
    Completing 20% with 14340 violations.
    elapsed time = 00:00:12, memory = 2407.91 (MB).
    Completing 30% with 12530 violations.
    elapsed time = 00:00:18, memory = 2417.50 (MB).
    Completing 40% with 12530 violations.
    elapsed time = 00:00:34, memory = 2419.27 (MB).
    Completing 50% with 12530 violations.
    elapsed time = 00:00:40, memory = 2421.99 (MB).
    Completing 60% with 11068 violations.
    elapsed time = 00:00:50, memory = 2422.50 (MB).
    Completing 70% with 11068 violations.
    elapsed time = 00:00:58, memory = 2423.79 (MB).
    Completing 80% with 9391 violations.
    elapsed time = 00:01:05, memory = 2424.04 (MB).
    Completing 90% with 9391 violations.
    elapsed time = 00:01:18, memory = 2424.52 (MB).
    Completing 100% with 7266 violations.
    elapsed time = 00:01:26, memory = 2435.52 (MB).
[INFO DRT-0199]   Number of violations = 7266.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          9      0      0      0      0      0
Metal Spacing        0   1525    273     34      6     10
Short                0   4757    622     24      6      0
[INFO DRT-0267] cpu time = 00:15:28, elapsed time = 00:01:27, memory = 2439.13 (MB), peak = 2439.13 (MB)
Total wire length = 2043863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 755493 um.
Total wire length on LAYER met2 = 875879 um.
Total wire length on LAYER met3 = 285840 um.
Total wire length on LAYER met4 = 122362 um.
Total wire length on LAYER met5 = 4289 um.
Total number of vias = 178086.
Up-via summary (total 178086):

-------------------------
 FR_MASTERSLICE         0
            li1     70367
           met1     95462
           met2      9503
           met3      2531
           met4       223
-------------------------
                   178086


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7266 violations.
    elapsed time = 00:00:06, memory = 2454.70 (MB).
    Completing 20% with 7266 violations.
    elapsed time = 00:00:11, memory = 2454.70 (MB).
    Completing 30% with 7144 violations.
    elapsed time = 00:00:16, memory = 2454.70 (MB).
    Completing 40% with 7144 violations.
    elapsed time = 00:00:27, memory = 2455.73 (MB).
    Completing 50% with 7144 violations.
    elapsed time = 00:00:32, memory = 2455.73 (MB).
    Completing 60% with 6728 violations.
    elapsed time = 00:00:38, memory = 2455.73 (MB).
    Completing 70% with 6728 violations.
    elapsed time = 00:00:46, memory = 2458.05 (MB).
    Completing 80% with 6415 violations.
    elapsed time = 00:00:51, memory = 2458.05 (MB).
    Completing 90% with 6415 violations.
    elapsed time = 00:01:06, memory = 2458.05 (MB).
    Completing 100% with 5991 violations.
    elapsed time = 00:01:09, memory = 2458.05 (MB).
[INFO DRT-0199]   Number of violations = 5991.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          9      0      0      0      0      0
Metal Spacing        0   1322    208     35      3      9
Short                0   3818    559     23      5      0
[INFO DRT-0267] cpu time = 00:12:59, elapsed time = 00:01:11, memory = 2463.14 (MB), peak = 2463.14 (MB)
Total wire length = 2040858 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 754359 um.
Total wire length on LAYER met2 = 874428 um.
Total wire length on LAYER met3 = 285403 um.
Total wire length on LAYER met4 = 122409 um.
Total wire length on LAYER met5 = 4257 um.
Total number of vias = 177539.
Up-via summary (total 177539):

-------------------------
 FR_MASTERSLICE         0
            li1     70387
           met1     94918
           met2      9496
           met3      2519
           met4       219
-------------------------
                   177539


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5991 violations.
    elapsed time = 00:00:06, memory = 2463.91 (MB).
    Completing 20% with 5991 violations.
    elapsed time = 00:00:14, memory = 2464.16 (MB).
    Completing 30% with 4512 violations.
    elapsed time = 00:00:19, memory = 2477.55 (MB).
    Completing 40% with 4512 violations.
    elapsed time = 00:00:30, memory = 2491.69 (MB).
    Completing 50% with 4512 violations.
    elapsed time = 00:00:32, memory = 2491.69 (MB).
    Completing 60% with 3080 violations.
    elapsed time = 00:00:41, memory = 2470.00 (MB).
    Completing 70% with 3080 violations.
    elapsed time = 00:00:52, memory = 2470.50 (MB).
    Completing 80% with 1744 violations.
    elapsed time = 00:00:54, memory = 2470.50 (MB).
    Completing 90% with 1744 violations.
    elapsed time = 00:01:04, memory = 2470.76 (MB).
    Completing 100% with 394 violations.
    elapsed time = 00:01:16, memory = 2472.72 (MB).
[INFO DRT-0199]   Number of violations = 394.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing      101      0     41      2
Min Hole             0      0      2      0
Short              215      0     32      0
[INFO DRT-0267] cpu time = 00:12:35, elapsed time = 00:01:17, memory = 2472.72 (MB), peak = 2493.73 (MB)
Total wire length = 2041445 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 744361 um.
Total wire length on LAYER met2 = 873641 um.
Total wire length on LAYER met3 = 294935 um.
Total wire length on LAYER met4 = 124290 um.
Total wire length on LAYER met5 = 4215 um.
Total number of vias = 181663.
Up-via summary (total 181663):

-------------------------
 FR_MASTERSLICE         0
            li1     70415
           met1     96673
           met2     11611
           met3      2752
           met4       212
-------------------------
                   181663


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 394 violations.
    elapsed time = 00:00:00, memory = 2475.16 (MB).
    Completing 20% with 394 violations.
    elapsed time = 00:00:01, memory = 2475.16 (MB).
    Completing 30% with 318 violations.
    elapsed time = 00:00:02, memory = 2475.16 (MB).
    Completing 40% with 318 violations.
    elapsed time = 00:00:03, memory = 2476.97 (MB).
    Completing 50% with 318 violations.
    elapsed time = 00:00:04, memory = 2476.97 (MB).
    Completing 60% with 211 violations.
    elapsed time = 00:00:04, memory = 2476.97 (MB).
    Completing 70% with 211 violations.
    elapsed time = 00:00:05, memory = 2476.97 (MB).
    Completing 80% with 103 violations.
    elapsed time = 00:00:07, memory = 2476.97 (MB).
    Completing 90% with 103 violations.
    elapsed time = 00:00:07, memory = 2476.97 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:10, memory = 2476.97 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1
Metal Spacing        4
Short               11
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:10, memory = 2476.97 (MB), peak = 2493.73 (MB)
Total wire length = 2041374 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743963 um.
Total wire length on LAYER met2 = 873391 um.
Total wire length on LAYER met3 = 295317 um.
Total wire length on LAYER met4 = 124485 um.
Total wire length on LAYER met5 = 4215 um.
Total number of vias = 181746.
Up-via summary (total 181746):

-------------------------
 FR_MASTERSLICE         0
            li1     70416
           met1     96683
           met2     11674
           met3      2761
           met4       212
-------------------------
                   181746


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:00, memory = 2476.97 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:04, memory = 2476.97 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2476.97 (MB), peak = 2493.73 (MB)
Total wire length = 2041401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743935 um.
Total wire length on LAYER met2 = 873407 um.
Total wire length on LAYER met3 = 295356 um.
Total wire length on LAYER met4 = 124485 um.
Total wire length on LAYER met5 = 4215 um.
Total number of vias = 181755.
Up-via summary (total 181755):

-------------------------
 FR_MASTERSLICE         0
            li1     70416
           met1     96684
           met2     11682
           met3      2761
           met4       212
-------------------------
                   181755


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2477.07 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:01, memory = 2477.07 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:02, memory = 2477.07 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:03, memory = 2477.07 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:04, memory = 2477.07 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:05, memory = 2477.07 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:05, memory = 2477.07 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:05, memory = 2477.07 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:06, memory = 2477.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2477.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:07, memory = 2477.07 (MB), peak = 2493.73 (MB)
Total wire length = 2041396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743930 um.
Total wire length on LAYER met2 = 873413 um.
Total wire length on LAYER met3 = 295351 um.
Total wire length on LAYER met4 = 124485 um.
Total wire length on LAYER met5 = 4215 um.
Total number of vias = 181755.
Up-via summary (total 181755):

-------------------------
 FR_MASTERSLICE         0
            li1     70416
           met1     96684
           met2     11682
           met3      2761
           met4       212
-------------------------
                   181755


[INFO DRT-0198] Complete detail routing.
Total wire length = 2041396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 743930 um.
Total wire length on LAYER met2 = 873413 um.
Total wire length on LAYER met3 = 295351 um.
Total wire length on LAYER met4 = 124485 um.
Total wire length on LAYER met5 = 4215 um.
Total number of vias = 181755.
Up-via summary (total 181755):

-------------------------
 FR_MASTERSLICE         0
            li1     70416
           met1     96684
           met2     11682
           met3      2761
           met4       212
-------------------------
                   181755


[INFO DRT-0267] cpu time = 00:56:41, elapsed time = 00:05:37, memory = 2477.07 (MB), peak = 2493.73 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 79 antenna violations.
[INFO GRT-0015] Inserted 139 diodes.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3181 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14805 groups.
#scanned instances     = 46022
#unique  instances     = 389
#stdCellGenAp          = 14722
#stdCellValidPlanarAp  = 230
#stdCellValidViaAp     = 9575
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 70723
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:58, elapsed time = 00:01:01, memory = 2422.62 (MB), peak = 2493.73 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     204962

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 217 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 61060.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 48987.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25817.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4661.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1212.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 118.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2422.62 (MB), peak = 2493.73 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88089 vertical wires in 5 frboxes and 53766 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 8872 vertical wires in 5 frboxes and 15806 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 2500.83 (MB), peak = 2500.83 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2500.83 (MB), peak = 2500.83 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2548.86 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2573.72 (MB).
    Completing 30% with 385 violations.
    elapsed time = 00:00:07, memory = 2592.91 (MB).
    Completing 40% with 385 violations.
    elapsed time = 00:00:09, memory = 2607.65 (MB).
    Completing 50% with 385 violations.
    elapsed time = 00:00:11, memory = 2610.21 (MB).
    Completing 60% with 675 violations.
    elapsed time = 00:00:14, memory = 2659.90 (MB).
    Completing 70% with 675 violations.
    elapsed time = 00:00:17, memory = 2644.56 (MB).
    Completing 80% with 1005 violations.
    elapsed time = 00:00:19, memory = 2644.56 (MB).
    Completing 90% with 1005 violations.
    elapsed time = 00:00:23, memory = 2629.20 (MB).
    Completing 100% with 1187 violations.
    elapsed time = 00:00:26, memory = 2611.43 (MB).
[INFO DRT-0199]   Number of violations = 1461.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       43     59     76      2     10
Min Hole             1      0      0      0      0
Recheck             68    102     89      6      9
Short              333    439    208     16      0
[INFO DRT-0267] cpu time = 00:04:36, elapsed time = 00:00:28, memory = 2774.39 (MB), peak = 2774.39 (MB)
Total wire length = 2043286 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 739648 um.
Total wire length on LAYER met2 = 875858 um.
Total wire length on LAYER met3 = 298798 um.
Total wire length on LAYER met4 = 123274 um.
Total wire length on LAYER met5 = 5706 um.
Total number of vias = 182044.
Up-via summary (total 182044):

-------------------------
 FR_MASTERSLICE         0
            li1     70583
           met1     96784
           met2     11730
           met3      2731
           met4       216
-------------------------
                   182044


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1461 violations.
    elapsed time = 00:00:02, memory = 2774.39 (MB).
    Completing 20% with 1461 violations.
    elapsed time = 00:00:05, memory = 2774.39 (MB).
    Completing 30% with 1225 violations.
    elapsed time = 00:00:06, memory = 2774.39 (MB).
    Completing 40% with 1225 violations.
    elapsed time = 00:00:08, memory = 2774.39 (MB).
    Completing 50% with 1225 violations.
    elapsed time = 00:00:09, memory = 2774.05 (MB).
    Completing 60% with 988 violations.
    elapsed time = 00:00:12, memory = 2774.05 (MB).
    Completing 70% with 988 violations.
    elapsed time = 00:00:14, memory = 2774.05 (MB).
    Completing 80% with 658 violations.
    elapsed time = 00:00:17, memory = 2774.05 (MB).
    Completing 90% with 658 violations.
    elapsed time = 00:00:20, memory = 2774.05 (MB).
    Completing 100% with 412 violations.
    elapsed time = 00:00:22, memory = 2774.05 (MB).
[INFO DRT-0199]   Number of violations = 412.
Viol/Layer        met1   met2   met3   met5
Metal Spacing       26     18     32      5
Short              147    120     64      0
[INFO DRT-0267] cpu time = 00:04:08, elapsed time = 00:00:22, memory = 2776.82 (MB), peak = 2776.82 (MB)
Total wire length = 2043057 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 739628 um.
Total wire length on LAYER met2 = 875845 um.
Total wire length on LAYER met3 = 298648 um.
Total wire length on LAYER met4 = 123220 um.
Total wire length on LAYER met5 = 5714 um.
Total number of vias = 182105.
Up-via summary (total 182105):

-------------------------
 FR_MASTERSLICE         0
            li1     70586
           met1     96781
           met2     11793
           met3      2729
           met4       216
-------------------------
                   182105


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 412 violations.
    elapsed time = 00:00:00, memory = 2776.82 (MB).
    Completing 20% with 412 violations.
    elapsed time = 00:00:00, memory = 2776.82 (MB).
    Completing 30% with 384 violations.
    elapsed time = 00:00:01, memory = 2776.82 (MB).
    Completing 40% with 384 violations.
    elapsed time = 00:00:03, memory = 2791.55 (MB).
    Completing 50% with 384 violations.
    elapsed time = 00:00:03, memory = 2791.55 (MB).
    Completing 60% with 337 violations.
    elapsed time = 00:00:04, memory = 2791.55 (MB).
    Completing 70% with 337 violations.
    elapsed time = 00:00:04, memory = 2791.55 (MB).
    Completing 80% with 333 violations.
    elapsed time = 00:00:05, memory = 2791.55 (MB).
    Completing 90% with 333 violations.
    elapsed time = 00:00:06, memory = 2791.81 (MB).
    Completing 100% with 301 violations.
    elapsed time = 00:00:07, memory = 2791.81 (MB).
[INFO DRT-0199]   Number of violations = 301.
Viol/Layer        met1   met2   met3   met5
Metal Spacing       28     20     21      5
Short              105     74     48      0
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:08, memory = 2791.81 (MB), peak = 2793.81 (MB)
Total wire length = 2043019 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 739598 um.
Total wire length on LAYER met2 = 875791 um.
Total wire length on LAYER met3 = 298662 um.
Total wire length on LAYER met4 = 123256 um.
Total wire length on LAYER met5 = 5711 um.
Total number of vias = 182089.
Up-via summary (total 182089):

-------------------------
 FR_MASTERSLICE         0
            li1     70584
           met1     96770
           met2     11790
           met3      2729
           met4       216
-------------------------
                   182089


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 301 violations.
    elapsed time = 00:00:00, memory = 2791.81 (MB).
    Completing 20% with 301 violations.
    elapsed time = 00:00:00, memory = 2791.81 (MB).
    Completing 30% with 202 violations.
    elapsed time = 00:00:04, memory = 2791.81 (MB).
    Completing 40% with 202 violations.
    elapsed time = 00:00:05, memory = 2791.81 (MB).
    Completing 50% with 202 violations.
    elapsed time = 00:00:05, memory = 2791.81 (MB).
    Completing 60% with 138 violations.
    elapsed time = 00:00:08, memory = 2791.81 (MB).
    Completing 70% with 138 violations.
    elapsed time = 00:00:07, memory = 2791.81 (MB).
    Completing 80% with 63 violations.
    elapsed time = 00:00:08, memory = 2791.81 (MB).
    Completing 90% with 63 violations.
    elapsed time = 00:00:09, memory = 2791.81 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:13, memory = 2791.59 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met4   met5
Metal Spacing        0      1      5
Short                1      0      0
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:14, memory = 2791.59 (MB), peak = 2793.81 (MB)
Total wire length = 2043019 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740211 um.
Total wire length on LAYER met2 = 875694 um.
Total wire length on LAYER met3 = 298064 um.
Total wire length on LAYER met4 = 123415 um.
Total wire length on LAYER met5 = 5633 um.
Total number of vias = 182419.
Up-via summary (total 182419):

-------------------------
 FR_MASTERSLICE         0
            li1     70587
           met1     96961
           met2     11902
           met3      2751
           met4       218
-------------------------
                   182419


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:01, memory = 2791.59 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:02, memory = 2791.59 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:03, memory = 2791.59 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:05, memory = 2791.59 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:06, memory = 2791.59 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 2797.62 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:10, memory = 2834.59 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:11, memory = 2834.59 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:13, memory = 2834.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 2792.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:09, elapsed time = 00:00:20, memory = 2792.55 (MB), peak = 2836.59 (MB)
Total wire length = 2043011 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740242 um.
Total wire length on LAYER met2 = 875706 um.
Total wire length on LAYER met3 = 298073 um.
Total wire length on LAYER met4 = 123411 um.
Total wire length on LAYER met5 = 5578 um.
Total number of vias = 182413.
Up-via summary (total 182413):

-------------------------
 FR_MASTERSLICE         0
            li1     70587
           met1     96958
           met2     11902
           met3      2750
           met4       216
-------------------------
                   182413


[INFO DRT-0198] Complete detail routing.
Total wire length = 2043011 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740242 um.
Total wire length on LAYER met2 = 875706 um.
Total wire length on LAYER met3 = 298073 um.
Total wire length on LAYER met4 = 123411 um.
Total wire length on LAYER met5 = 5578 um.
Total number of vias = 182413.
Up-via summary (total 182413):

-------------------------
 FR_MASTERSLICE         0
            li1     70587
           met1     96958
           met2     11902
           met3      2750
           met4       216
-------------------------
                   182413


[INFO DRT-0267] cpu time = 00:14:17, elapsed time = 00:01:34, memory = 2792.55 (MB), peak = 2836.59 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 13 net violations.
[INFO ANT-0001] Found 24 pin violations.
[INFO GRT-0012] Found 13 antenna violations.
[INFO GRT-0015] Inserted 35 diodes.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3181 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14810 groups.
#scanned instances     = 46057
#unique  instances     = 389
#stdCellGenAp          = 14722
#stdCellValidPlanarAp  = 230
#stdCellValidViaAp     = 9575
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 70723
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:52, elapsed time = 00:01:03, memory = 2792.56 (MB), peak = 2836.59 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     204969

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 217 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 61073.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 48985.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25818.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4659.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1211.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 118.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2792.56 (MB), peak = 2836.59 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88102 vertical wires in 5 frboxes and 53762 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 8812 vertical wires in 5 frboxes and 15855 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:03, memory = 2792.85 (MB), peak = 2836.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2792.85 (MB), peak = 2836.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2792.85 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2792.85 (MB).
    Completing 30% with 112 violations.
    elapsed time = 00:00:06, memory = 2792.85 (MB).
    Completing 40% with 112 violations.
    elapsed time = 00:00:10, memory = 2792.85 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:11, memory = 2792.85 (MB).
    Completing 60% with 180 violations.
    elapsed time = 00:00:14, memory = 2793.11 (MB).
    Completing 70% with 180 violations.
    elapsed time = 00:00:17, memory = 2793.12 (MB).
    Completing 80% with 244 violations.
    elapsed time = 00:00:18, memory = 2793.14 (MB).
    Completing 90% with 244 violations.
    elapsed time = 00:00:22, memory = 2793.14 (MB).
    Completing 100% with 286 violations.
    elapsed time = 00:00:24, memory = 2793.35 (MB).
[INFO DRT-0199]   Number of violations = 351.
Viol/Layer        met1    via   met2   met3   met4   met5
Metal Spacing        4      0     16     13      1      3
Min Hole             2      0      0      0      0      0
Recheck             18      0     22     21      1      3
Short               64      1     96     80      6      0
[INFO DRT-0267] cpu time = 00:03:59, elapsed time = 00:00:24, memory = 2796.93 (MB), peak = 2836.59 (MB)
Total wire length = 2042999 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740667 um.
Total wire length on LAYER met2 = 875697 um.
Total wire length on LAYER met3 = 297997 um.
Total wire length on LAYER met4 = 123318 um.
Total wire length on LAYER met5 = 5318 um.
Total number of vias = 182432.
Up-via summary (total 182432):

-------------------------
 FR_MASTERSLICE         0
            li1     70629
           met1     96966
           met2     11886
           met3      2735
           met4       216
-------------------------
                   182432


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 351 violations.
    elapsed time = 00:00:02, memory = 2796.93 (MB).
    Completing 20% with 351 violations.
    elapsed time = 00:00:04, memory = 2796.93 (MB).
    Completing 30% with 250 violations.
    elapsed time = 00:00:06, memory = 2796.93 (MB).
    Completing 40% with 250 violations.
    elapsed time = 00:00:09, memory = 2796.93 (MB).
    Completing 50% with 250 violations.
    elapsed time = 00:00:10, memory = 2796.93 (MB).
    Completing 60% with 233 violations.
    elapsed time = 00:00:13, memory = 2796.93 (MB).
    Completing 70% with 233 violations.
    elapsed time = 00:00:15, memory = 2796.94 (MB).
    Completing 80% with 170 violations.
    elapsed time = 00:00:17, memory = 2796.94 (MB).
    Completing 90% with 170 violations.
    elapsed time = 00:00:20, memory = 2797.02 (MB).
    Completing 100% with 110 violations.
    elapsed time = 00:00:22, memory = 2797.02 (MB).
[INFO DRT-0199]   Number of violations = 110.
Viol/Layer        met1   met2   met3
Metal Spacing        9     13      6
Short               35     31     16
[INFO DRT-0267] cpu time = 00:03:44, elapsed time = 00:00:23, memory = 2797.02 (MB), peak = 2836.59 (MB)
Total wire length = 2042919 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740639 um.
Total wire length on LAYER met2 = 875686 um.
Total wire length on LAYER met3 = 297972 um.
Total wire length on LAYER met4 = 123305 um.
Total wire length on LAYER met5 = 5315 um.
Total number of vias = 182403.
Up-via summary (total 182403):

-------------------------
 FR_MASTERSLICE         0
            li1     70629
           met1     96947
           met2     11875
           met3      2736
           met4       216
-------------------------
                   182403


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 110 violations.
    elapsed time = 00:00:00, memory = 2797.02 (MB).
    Completing 20% with 110 violations.
    elapsed time = 00:00:00, memory = 2797.02 (MB).
    Completing 30% with 112 violations.
    elapsed time = 00:00:00, memory = 2797.02 (MB).
    Completing 40% with 112 violations.
    elapsed time = 00:00:00, memory = 2797.02 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:01, memory = 2797.02 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:01, memory = 2797.02 (MB).
    Completing 70% with 109 violations.
    elapsed time = 00:00:01, memory = 2797.02 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
    Completing 100% with 106 violations.
    elapsed time = 00:00:03, memory = 2797.89 (MB).
[INFO DRT-0199]   Number of violations = 106.
Viol/Layer        met1   met2   met3
Metal Spacing       13      7      5
Short               44     20     17
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:03, memory = 2797.89 (MB), peak = 2836.59 (MB)
Total wire length = 2042907 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740650 um.
Total wire length on LAYER met2 = 875667 um.
Total wire length on LAYER met3 = 297968 um.
Total wire length on LAYER met4 = 123305 um.
Total wire length on LAYER met5 = 5315 um.
Total number of vias = 182400.
Up-via summary (total 182400):

-------------------------
 FR_MASTERSLICE         0
            li1     70629
           met1     96945
           met2     11874
           met3      2736
           met4       216
-------------------------
                   182400


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 106 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 20% with 106 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 60% with 63 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:03, memory = 2797.89 (MB).
    Completing 90% with 51 violations.
    elapsed time = 00:00:03, memory = 2797.89 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 2797.89 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:03, memory = 2797.89 (MB), peak = 2836.59 (MB)
Total wire length = 2042886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740766 um.
Total wire length on LAYER met2 = 875714 um.
Total wire length on LAYER met3 = 297789 um.
Total wire length on LAYER met4 = 123304 um.
Total wire length on LAYER met5 = 5311 um.
Total number of vias = 182474.
Up-via summary (total 182474):

-------------------------
 FR_MASTERSLICE         0
            li1     70630
           met1     96985
           met2     11901
           met3      2742
           met4       216
-------------------------
                   182474


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2797.89 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 2797.89 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 2797.89 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 2797.89 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 2797.89 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 2797.89 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2797.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:02, memory = 2797.89 (MB), peak = 2836.59 (MB)
Total wire length = 2042886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740766 um.
Total wire length on LAYER met2 = 875722 um.
Total wire length on LAYER met3 = 297788 um.
Total wire length on LAYER met4 = 123297 um.
Total wire length on LAYER met5 = 5311 um.
Total number of vias = 182476.
Up-via summary (total 182476):

-------------------------
 FR_MASTERSLICE         0
            li1     70630
           met1     96985
           met2     11903
           met3      2742
           met4       216
-------------------------
                   182476


[INFO DRT-0198] Complete detail routing.
Total wire length = 2042886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740766 um.
Total wire length on LAYER met2 = 875722 um.
Total wire length on LAYER met3 = 297788 um.
Total wire length on LAYER met4 = 123297 um.
Total wire length on LAYER met5 = 5311 um.
Total number of vias = 182476.
Up-via summary (total 182476):

-------------------------
 FR_MASTERSLICE         0
            li1     70630
           met1     96985
           met2     11903
           met3      2742
           met4       216
-------------------------
                   182476


[INFO DRT-0267] cpu time = 00:08:52, elapsed time = 00:00:57, memory = 2797.89 (MB), peak = 2836.59 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3181 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 389 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14810 groups.
#scanned instances     = 46058
#unique  instances     = 389
#stdCellGenAp          = 14722
#stdCellValidPlanarAp  = 230
#stdCellValidViaAp     = 9575
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 70723
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:27, elapsed time = 00:01:02, memory = 2798.10 (MB), peak = 2836.59 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     204968

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 217 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 217 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 61073.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 48986.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25819.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4659.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1209.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 117.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2798.10 (MB), peak = 2836.59 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88101 vertical wires in 5 frboxes and 53762 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 8800 vertical wires in 5 frboxes and 15861 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:05, memory = 2798.22 (MB), peak = 2836.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2798.22 (MB), peak = 2836.59 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2798.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2798.22 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:06, memory = 2798.22 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:09, memory = 2798.32 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:10, memory = 2798.32 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:13, memory = 2798.32 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:15, memory = 2798.32 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:17, memory = 2798.32 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:18, memory = 2798.32 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:20, memory = 2798.32 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      1      0      0
Recheck              1      1      4      1
Short                4      2      9      1
[INFO DRT-0267] cpu time = 00:03:42, elapsed time = 00:00:20, memory = 2821.34 (MB), peak = 2836.59 (MB)
Total wire length = 2042892 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740817 um.
Total wire length on LAYER met2 = 875655 um.
Total wire length on LAYER met3 = 298052 um.
Total wire length on LAYER met4 = 123367 um.
Total wire length on LAYER met5 = 4999 um.
Total number of vias = 182476.
Up-via summary (total 182476):

-------------------------
 FR_MASTERSLICE         0
            li1     70629
           met1     96990
           met2     11905
           met3      2738
           met4       214
-------------------------
                   182476


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:02, memory = 2821.34 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:04, memory = 2821.34 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:06, memory = 2821.34 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:09, memory = 2821.34 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:10, memory = 2821.34 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:13, memory = 2821.34 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:15, memory = 2821.34 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:17, memory = 2821.34 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:21, memory = 2821.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:23, memory = 2821.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:46, elapsed time = 00:00:23, memory = 2821.34 (MB), peak = 2836.59 (MB)
Total wire length = 2042876 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740812 um.
Total wire length on LAYER met2 = 875654 um.
Total wire length on LAYER met3 = 298045 um.
Total wire length on LAYER met4 = 123365 um.
Total wire length on LAYER met5 = 4999 um.
Total number of vias = 182478.
Up-via summary (total 182478):

-------------------------
 FR_MASTERSLICE         0
            li1     70630
           met1     96985
           met2     11911
           met3      2738
           met4       214
-------------------------
                   182478


[INFO DRT-0198] Complete detail routing.
Total wire length = 2042876 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 740812 um.
Total wire length on LAYER met2 = 875654 um.
Total wire length on LAYER met3 = 298045 um.
Total wire length on LAYER met4 = 123365 um.
Total wire length on LAYER met5 = 4999 um.
Total number of vias = 182478.
Up-via summary (total 182478):

-------------------------
 FR_MASTERSLICE         0
            li1     70630
           met1     96985
           met2     11911
           met3      2738
           met4       214
-------------------------
                   182478


[INFO DRT-0267] cpu time = 00:07:29, elapsed time = 00:00:44, memory = 2821.34 (MB), peak = 2836.59 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 14:03.64[h:]min:sec. CPU time: user 8399.77 sys 19.98 (998%). Peak memory: 2904668KB.
