

================================================================
== Vitis HLS Report for 'xFSobel3x3_0_2_1080_1920_0_3_1_1_5_1921_3_9_false_s'
================================================================
* Date:           Mon Nov  2 13:48:30 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.218 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2088858|  2088858| 20.889 ms | 20.889 ms |  2088858|  2088858|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_448_1   |        3|        3|         1|          1|          1|     3|    yes   |
        |- read_lines         |     5769|     5769|      1923|          -|          -|     3|    no    |
        | + VITIS_LOOP_460_2  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- VITIS_LOOP_471_3   |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop           |  2081160|  2081160|      1927|          -|          -|  1080|    no    |
        | + Col_Loop          |     1924|     1924|         4|          1|          1|  1921|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 4, States = { 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 7 6 
6 --> 5 
7 --> 4 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 12 
16 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32"   --->   Operation 17 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32"   --->   Operation 18 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32"   --->   Operation 19 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_4364, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_4365, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_4368, void @empty_18, i32, i32, void @empty_14, i32, i32, void @empty_14, void @empty_14, void @empty_14, i32, i32, i32, i32, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:434]   --->   Operation 23 'alloca' 'buf_0_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (1.35ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:434]   --->   Operation 24 'alloca' 'buf_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:434]   --->   Operation 25 'alloca' 'buf_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln440 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:440]   --->   Operation 26 'specmemcore' 'specmemcore_ln440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%br_ln448 = br void %bb1066" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:448]   --->   Operation 27 'br' 'br_ln448' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.50>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%row_ind_V_0_2 = phi i2, void %arrayctor.loop2, i2 %init_row_ind, void %bb1066.split21"   --->   Operation 28 'phi' 'row_ind_V_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 29 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 30 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 31 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.51ns)   --->   "%icmp_ln882 = icmp_eq  i2 %row_ind_V_0_2, i2"   --->   Operation 33 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%init_row_ind = add i2 %row_ind_V_0_2, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:448]   --->   Operation 34 'add' 'init_row_ind' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln448 = br i1 %icmp_ln882, void %bb1066.split, void %._crit_edge910.loopexit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:448]   --->   Operation 35 'br' 'br_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:448]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:448]   --->   Operation 37 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i2 %row_ind_V_0_2"   --->   Operation 38 'zext' 'zext_ln304' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %row_ind_V_0_2, void %branch5, i2, void %bb1066.split.bb1066.split21_crit_edge, i2, void %branch4"   --->   Operation 39 'switch' 'switch_ln324' <Predicate = (!icmp_ln882)> <Delay = 0.69>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load"   --->   Operation 40 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1066.split21"   --->   Operation 41 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load"   --->   Operation 42 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1066.split21"   --->   Operation 43 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load"   --->   Operation 44 'store' 'store_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1066.split21"   --->   Operation 45 'br' 'br_ln324' <Predicate = (!icmp_ln882 & row_ind_V_0_2 != 0 & row_ind_V_0_2 != 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1066"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln882)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %row_ind_V_1_0_load"   --->   Operation 47 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%wide_trip_count = zext i13 %row_ind_V_2_0_load"   --->   Operation 48 'zext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.75ns)   --->   "%br_ln456 = br void %.lr.ph882" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 49 'br' 'br_ln456' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%init_buf = phi i64 %add_ln456, void %._crit_edge883, i64 %zext_ln538, void %._crit_edge910.loopexit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 50 'phi' 'init_buf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.48ns)   --->   "%icmp_ln882_2 = icmp_ult  i64 %init_buf, i64 %wide_trip_count"   --->   Operation 51 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %icmp_ln882_2, void %bb1063.preheader, void %.lr.ph882.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 52 'br' 'br_ln456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln456 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln456' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln456 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 54 'specloopname' 'specloopname_ln456' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i64 %init_buf"   --->   Operation 55 'trunc' 'trunc_ln324' <Predicate = (icmp_ln882_2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.75ns)   --->   "%br_ln460 = br void %bb1064" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:460]   --->   Operation 56 'br' 'br_ln460' <Predicate = (icmp_ln882_2)> <Delay = 0.75>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i13 %row_ind_V_1_0_load"   --->   Operation 57 'trunc' 'trunc_ln324_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.75ns)   --->   "%br_ln0 = br void %bb1063"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln882_2)> <Delay = 0.75>

State 5 <SV = 4> <Delay = 0.94>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty = phi i11, void %.lr.ph882.split, i11 %add_ln695, void %bb1064.split89"   --->   Operation 59 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln882_3 = icmp_eq  i11 %empty, i11"   --->   Operation 60 'icmp' 'icmp_ln882_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.94ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 62 'add' 'add_ln695' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln882_3, void %bb1064.split, void %._crit_edge883" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:460]   --->   Operation 63 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %trunc_ln324, void %branch8, i2, void %branch6, i2, void %branch7"   --->   Operation 64 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_3)> <Delay = 0.69>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1064"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln882_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 66 'specpipeline' 'specpipeline_ln453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 67 'specloopname' 'specloopname_ln453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_V' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i11 %empty"   --->   Operation 69 'zext' 'zext_ln538_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_3"   --->   Operation 70 'getelementptr' 'buf_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_3"   --->   Operation 71 'getelementptr' 'buf_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_3"   --->   Operation 72 'getelementptr' 'buf_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 73 'store' 'store_ln324' <Predicate = (trunc_ln324 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1064.split89"   --->   Operation 74 'br' 'br_ln324' <Predicate = (trunc_ln324 == 1)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_0_V_addr"   --->   Operation 75 'store' 'store_ln324' <Predicate = (trunc_ln324 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1064.split89"   --->   Operation 76 'br' 'br_ln324' <Predicate = (trunc_ln324 == 0)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V, i11 %buf_2_V_addr"   --->   Operation 77 'store' 'store_ln324' <Predicate = (trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1064.split89"   --->   Operation 78 'br' 'br_ln324' <Predicate = (trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.47>
ST_7 : Operation 79 [1/1] (1.47ns)   --->   "%add_ln456 = add i64 %init_buf, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:456]   --->   Operation 79 'add' 'add_ln456' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph882"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.35>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_46 = phi i11 %add_ln695_6, void %bb1063.split, i11, void %bb1063.preheader"   --->   Operation 81 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.85ns)   --->   "%icmp_ln882_4 = icmp_eq  i11 %empty_46, i11"   --->   Operation 83 'icmp' 'icmp_ln882_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.94ns)   --->   "%add_ln695_6 = add i11 %empty_46, i11"   --->   Operation 85 'add' 'add_ln695_6' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln471 = br i1 %icmp_ln882_4, void %bb1063.split, void %bb1062.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:471]   --->   Operation 86 'br' 'br_ln471' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%conv_i101 = zext i11 %empty_46"   --->   Operation 87 'zext' 'conv_i101' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %conv_i101"   --->   Operation 88 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1"   --->   Operation 89 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %conv_i101"   --->   Operation 90 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_2"   --->   Operation 91 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %conv_i101"   --->   Operation 92 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_2"   --->   Operation 93 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 9 <SV = 5> <Delay = 3.27>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:475]   --->   Operation 94 'specloopname' 'specloopname_ln475' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>
ST_9 : Operation 95 [1/2] (1.35ns)   --->   "%buf_0_V_load = load i11 %buf_0_V_addr_1"   --->   Operation 95 'load' 'buf_0_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 96 [1/2] (1.35ns)   --->   "%buf_1_V_load = load i11 %buf_1_V_addr_2"   --->   Operation 96 'load' 'buf_1_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 97 [1/2] (1.35ns)   --->   "%buf_2_V_load = load i11 %buf_2_V_addr_2"   --->   Operation 97 'load' 'buf_2_V_load' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 98 [1/1] (0.57ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_1"   --->   Operation 98 'mux' 'tmp' <Predicate = (!icmp_ln882_4)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp, i11 %buf_0_V_addr_1, i8 %buf_0_V_load"   --->   Operation 99 'store' 'store_ln324' <Predicate = (!icmp_ln882_4)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1063"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln882_4)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.75>
ST_10 : Operation 101 [1/1] (0.75ns)   --->   "%br_ln485 = br void %bb1062" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:485]   --->   Operation 101 'br' 'br_ln485' <Predicate = true> <Delay = 0.75>

State 11 <SV = 6> <Delay = 2.15>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%row_ind_V_1_1 = phi i13 %row_ind_V_2, void %bb1065, i13 %row_ind_V_2_0_load, void %bb1062.preheader"   --->   Operation 102 'phi' 'row_ind_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_1_1, void %bb1065, i13 %row_ind_V_1_0_load, void %bb1062.preheader"   --->   Operation 103 'phi' 'row_ind_V_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_0, void %bb1065, i13 %row_ind_V_0_0_load, void %bb1062.preheader"   --->   Operation 104 'phi' 'row_ind_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_47 = phi i11 %add_ln695_7, void %bb1065, i11, void %bb1062.preheader"   --->   Operation 105 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.85ns)   --->   "%icmp_ln485 = icmp_eq  i11 %empty_47, i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:485]   --->   Operation 106 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %bb1062.split, void %._crit_edge.loopexit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:485]   --->   Operation 107 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln156 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:156]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln156' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:156]   --->   Operation 109 'specloopname' 'specloopname_ln156' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.85ns)   --->   "%cmp_i_i326_i = icmp_ult  i11 %empty_47, i11"   --->   Operation 110 'icmp' 'cmp_i_i326_i' <Predicate = (!icmp_ln485)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.85ns)   --->   "%cmp_i_i282_i = icmp_ugt  i11 %empty_47, i11"   --->   Operation 111 'icmp' 'cmp_i_i282_i' <Predicate = (!icmp_ln485)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_47"   --->   Operation 112 'zext' 'p_cast' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%empty_48 = trunc i11 %empty_47"   --->   Operation 113 'trunc' 'empty_48' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.96ns)   --->   "%sub_i_i256_i = add i12, i12 %p_cast"   --->   Operation 114 'add' 'sub_i_i256_i' <Predicate = (!icmp_ln485)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.62ns)   --->   "%sub_i239_i = sub i2, i2 %empty_48"   --->   Operation 115 'sub' 'sub_i239_i' <Predicate = (!icmp_ln485)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.86ns)   --->   "%cmp_i_i227_i_2 = icmp_sgt  i12 %sub_i_i256_i, i12"   --->   Operation 116 'icmp' 'cmp_i_i227_i_2' <Predicate = (!icmp_ln485)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.33ns)   --->   "%spec_select971 = and i1 %cmp_i_i282_i, i1 %cmp_i_i227_i_2"   --->   Operation 117 'and' 'spec_select971' <Predicate = (!icmp_ln485)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i13 %row_ind_V_2"   --->   Operation 118 'trunc' 'trunc_ln324_2' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln324_3 = trunc i13 %row_ind_V_0"   --->   Operation 119 'trunc' 'trunc_ln324_3' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.75ns)   --->   "%br_ln197 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:197]   --->   Operation 120 'br' 'br_ln197' <Predicate = (!icmp_ln485)> <Delay = 0.75>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln508 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:508]   --->   Operation 121 'ret' 'ret_ln508' <Predicate = (icmp_ln485)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.19>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%empty_49 = phi i11, void %bb1062.split, i11 %add_ln695_8, void %bb"   --->   Operation 122 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.85ns)   --->   "%icmp_ln882_5 = icmp_eq  i11 %empty_49, i11"   --->   Operation 123 'icmp' 'icmp_ln882_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.94ns)   --->   "%add_ln695_8 = add i11 %empty_49, i11"   --->   Operation 124 'add' 'add_ln695_8' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln882_5, void %.split, void %bb1065" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:197]   --->   Operation 125 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln882 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_14"   --->   Operation 126 'specpipeline' 'specpipeline_ln882' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln882 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln882' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln882 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 128 'specloopname' 'specloopname_ln882' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.85ns)   --->   "%icmp_ln882_6 = icmp_ult  i11 %empty_49, i11"   --->   Operation 129 'icmp' 'icmp_ln882_6' <Predicate = (!icmp_ln882_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.33ns)   --->   "%and_ln203 = and i1 %cmp_i_i326_i, i1 %icmp_ln882_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:203]   --->   Operation 130 'and' 'and_ln203' <Predicate = (!icmp_ln882_5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %and_ln203, void %.split._crit_edge_ifconv, void %bb1061" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:203]   --->   Operation 131 'br' 'br_ln203' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln204 = br void %.split._crit_edge_ifconv" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:204]   --->   Operation 132 'br' 'br_ln204' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.29>
ST_13 : Operation 133 [1/1] (1.94ns)   --->   "%tmp_V_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %gaussian_mat_4364" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'tmp_V_4' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln538_4 = zext i11 %empty_49"   --->   Operation 134 'zext' 'zext_ln538_4' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_4"   --->   Operation 135 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_4"   --->   Operation 136 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_4"   --->   Operation 137 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%empty_50 = trunc i13 %row_ind_V_1_1"   --->   Operation 138 'trunc' 'empty_50' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.69ns)   --->   "%switch_ln324 = switch i2 %empty_50, void %branch11, i2, void %branch9, i2, void %branch10"   --->   Operation 139 'switch' 'switch_ln324' <Predicate = (!icmp_ln882_5 & and_ln203)> <Delay = 0.69>
ST_13 : Operation 140 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_4, i11 %buf_1_V_addr_1"   --->   Operation 140 'store' 'store_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 == 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1061101"   --->   Operation 141 'br' 'br_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 == 1)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_4, i11 %buf_0_V_addr_2"   --->   Operation 142 'store' 'store_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 == 0)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1061101"   --->   Operation 143 'br' 'br_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 == 0)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (1.35ns)   --->   "%store_ln324 = store i8 %tmp_V_4, i11 %buf_2_V_addr_1"   --->   Operation 144 'store' 'store_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 != 0 & empty_50 != 1)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1061101"   --->   Operation 145 'br' 'br_ln324' <Predicate = (!icmp_ln882_5 & and_ln203 & empty_50 != 0 & empty_50 != 1)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 1.35>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%conv_i180_i = zext i11 %empty_49"   --->   Operation 146 'zext' 'conv_i180_i' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %conv_i180_i"   --->   Operation 147 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_14 : Operation 148 [2/2] (1.35ns)   --->   "%buf_0_V_load_1 = load i11 %buf_0_V_addr_3, void %store_ln324"   --->   Operation 148 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %conv_i180_i"   --->   Operation 149 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_14 : Operation 150 [2/2] (1.35ns)   --->   "%buf_1_V_load_1 = load i11 %buf_1_V_addr_3, void %store_ln324"   --->   Operation 150 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%buf_2_V_addr_3 = getelementptr i8 %buf_2_V, i64, i64 %conv_i180_i"   --->   Operation 151 'getelementptr' 'buf_2_V_addr_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_14 : Operation 152 [2/2] (1.35ns)   --->   "%buf_2_V_load_1 = load i11 %buf_2_V_addr_3, void %store_ln324"   --->   Operation 152 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_14 : Operation 153 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_eq  i11 %empty_49, i11"   --->   Operation 153 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln882_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 7.21>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8, void %bb1062.split, i8 %src_buf_V_2_0_2, void %bb"   --->   Operation 154 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%src_buf_V_2_0_0 = phi i8, void %bb1062.split, i8 %storemerge, void %bb"   --->   Operation 155 'phi' 'src_buf_V_2_0_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%src_buf_V_1_2_3 = phi i8, void %bb1062.split, i8 %src_buf_V_1_1, void %bb"   --->   Operation 156 'phi' 'src_buf_V_1_2_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_0 = phi i8, void %bb1062.split, i8 %src_buf_V_1_0_1, void %bb"   --->   Operation 157 'phi' 'src_buf_V_1_0_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%src_buf_V_0_2_3 = phi i8, void %bb1062.split, i8 %src_buf_V_0_1, void %bb"   --->   Operation 158 'phi' 'src_buf_V_0_2_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_0 = phi i8, void %bb1062.split, i8 %src_buf_V_0_0_11, void %bb"   --->   Operation 159 'phi' 'src_buf_V_0_0_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/2] (1.35ns)   --->   "%buf_0_V_load_1 = load i11 %buf_0_V_addr_3, void %store_ln324"   --->   Operation 160 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 161 [1/2] (1.35ns)   --->   "%buf_1_V_load_1 = load i11 %buf_1_V_addr_3, void %store_ln324"   --->   Operation 161 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 162 [1/2] (1.35ns)   --->   "%buf_2_V_load_1 = load i11 %buf_2_V_addr_3, void %store_ln324"   --->   Operation 162 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.35> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_15 : Operation 163 [1/1] (0.57ns)   --->   "%src_buf_V_0_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln324_2"   --->   Operation 163 'mux' 'src_buf_V_0_2' <Predicate = (!icmp_ln882_5 & icmp_ln882_6)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.57ns)   --->   "%src_buf_V_1_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln324_3"   --->   Operation 164 'mux' 'src_buf_V_1_2' <Predicate = (!icmp_ln882_5 & icmp_ln882_6)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.57ns)   --->   "%tmp_s = mux i13 @_ssdm_op_Mux.ap_auto.3i13.i2, i13 %row_ind_V_2, i13 %row_ind_V_0, i13 %row_ind_V_1_1, i2 %sub_i239_i"   --->   Operation 165 'mux' 'tmp_s' <Predicate = (!icmp_ln882_5 & spec_select971 & icmp_ln882_6)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln324_4 = trunc i13 %tmp_s"   --->   Operation 166 'trunc' 'trunc_ln324_4' <Predicate = (!icmp_ln882_5 & spec_select971 & icmp_ln882_6)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.57ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln324_4"   --->   Operation 167 'mux' 'tmp_1' <Predicate = (!icmp_ln882_5 & spec_select971 & icmp_ln882_6)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%empty_51 = trunc i13 %row_ind_V_1_1"   --->   Operation 168 'trunc' 'empty_51' <Predicate = (!icmp_ln882_5 & !spec_select971 & icmp_ln882_6)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.57ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %empty_51"   --->   Operation 169 'mux' 'tmp_2' <Predicate = (!icmp_ln882_5 & !spec_select971 & icmp_ln882_6)> <Delay = 0.57> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node src_buf_V_2_0_2)   --->   "%empty_52 = select i1 %spec_select971, i8 %tmp_1, i8 %tmp_2"   --->   Operation 170 'select' 'empty_52' <Predicate = (!icmp_ln882_5 & icmp_ln882_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.44ns)   --->   "%src_buf_V_1_1 = select i1 %icmp_ln882_6, i8 %src_buf_V_1_2, i8 %src_buf_V_1_2_3"   --->   Operation 171 'select' 'src_buf_V_1_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.44ns)   --->   "%src_buf_V_0_1 = select i1 %icmp_ln882_6, i8 %src_buf_V_0_2, i8 %src_buf_V_0_2_3"   --->   Operation 172 'select' 'src_buf_V_0_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.44ns) (out node of the LUT)   --->   "%src_buf_V_2_0_2 = select i1 %icmp_ln882_6, i8 %empty_52, i8 %src_buf_V_2_0"   --->   Operation 173 'select' 'src_buf_V_2_0_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_0_0, i1"   --->   Operation 174 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %shl_ln"   --->   Operation 175 'zext' 'zext_ln79' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1501_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_1_1, i1"   --->   Operation 176 'bitconcatenate' 'shl_ln1501_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %shl_ln1501_1"   --->   Operation 177 'zext' 'zext_ln215' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1350 = zext i8 %src_buf_V_0_1"   --->   Operation 178 'zext' 'zext_ln1350' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1350_1 = zext i8 %src_buf_V_2_0_2"   --->   Operation 179 'zext' 'zext_ln1350_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.90ns)   --->   "%add_ln1350 = add i9 %zext_ln1350_1, i9 %zext_ln1350"   --->   Operation 180 'add' 'add_ln1350' <Predicate = (!icmp_ln882_5)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1350_2 = zext i8 %src_buf_V_0_0_0"   --->   Operation 181 'zext' 'zext_ln1350_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1350_3 = zext i8 %src_buf_V_2_0_0"   --->   Operation 182 'zext' 'zext_ln1350_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.90ns)   --->   "%add_ln1350_1 = add i9 %zext_ln1350_3, i9 %zext_ln1350_2"   --->   Operation 183 'add' 'add_ln1350_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i9 %add_ln1350"   --->   Operation 184 'zext' 'zext_ln69' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i9 %add_ln1350_1"   --->   Operation 185 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.92ns)   --->   "%sub_ln69 = sub i10 %zext_ln215, i10 %zext_ln79"   --->   Operation 186 'sub' 'sub_ln69' <Predicate = (!icmp_ln882_5)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i10 %sub_ln69"   --->   Operation 187 'sext' 'sext_ln69' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln69 = add i11 %sext_ln69, i11 %zext_ln69"   --->   Operation 188 'add' 'add_ln69' <Predicate = (!icmp_ln882_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 189 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%sub_ln69_1 = sub i11 %add_ln69, i11 %zext_ln69_1"   --->   Operation 189 'sub' 'sub_ln69_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i11 %sub_ln69_1"   --->   Operation 190 'sext' 'sext_ln79' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1501_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_0_2_3, i1"   --->   Operation 191 'bitconcatenate' 'shl_ln1501_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i9 %shl_ln1501_2"   --->   Operation 192 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1501_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_2_0, i1"   --->   Operation 193 'bitconcatenate' 'shl_ln1501_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1350_4 = zext i9 %shl_ln1501_3"   --->   Operation 194 'zext' 'zext_ln1350_4' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.90ns)   --->   "%add_ln1350_2 = add i9 %zext_ln1350_3, i9 %zext_ln1350_1"   --->   Operation 195 'add' 'add_ln1350_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.90ns)   --->   "%add_ln1350_3 = add i9 %zext_ln1350_2, i9 %zext_ln1350"   --->   Operation 196 'add' 'add_ln1350_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i9 %add_ln1350_2"   --->   Operation 197 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i9 %add_ln1350_3"   --->   Operation 198 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.92ns)   --->   "%sub_ln69_2 = sub i10 %zext_ln69_2, i10 %zext_ln69_3"   --->   Operation 199 'sub' 'sub_ln69_2' <Predicate = (!icmp_ln882_5)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i10 %sub_ln69_2"   --->   Operation 200 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln69_3 = sub i11 %sext_ln69_1, i11 %zext_ln79_1"   --->   Operation 201 'sub' 'sub_ln69_3' <Predicate = (!icmp_ln882_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 202 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln69_1 = add i11 %sub_ln69_3, i11 %zext_ln1350_4"   --->   Operation 202 'add' 'add_ln69_1' <Predicate = (!icmp_ln882_5)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i11 %add_ln69_1"   --->   Operation 203 'sext' 'sext_ln886' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.75ns)   --->   "%br_ln365 = br i1 %icmp_ln886, void %bb1038, void %bb" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_sobel.hpp:365]   --->   Operation 204 'br' 'br_ln365' <Predicate = (!icmp_ln882_5)> <Delay = 0.75>
ST_15 : Operation 205 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %gradx_mat_4365, i16 %sext_ln79" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 205 'write' 'write_ln167' <Predicate = (!icmp_ln882_5 & !icmp_ln886)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_15 : Operation 206 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P, i16 %grady_mat_4368, i16 %sext_ln886" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 206 'write' 'write_ln167' <Predicate = (!icmp_ln882_5 & !icmp_ln886)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1920> <FIFO>
ST_15 : Operation 207 [1/1] (0.75ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!icmp_ln882_5 & !icmp_ln886)> <Delay = 0.75>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%src_buf_V_1_0_1 = phi i8 %src_buf_V_1_2_3, void %bb1038, i8 %src_buf_V_1_1, void %.split._crit_edge_ifconv"   --->   Operation 208 'phi' 'src_buf_V_1_0_1' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%src_buf_V_0_0_11 = phi i8 %src_buf_V_0_2_3, void %bb1038, i8 %src_buf_V_0_1, void %.split._crit_edge_ifconv"   --->   Operation 209 'phi' 'src_buf_V_0_0_11' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %src_buf_V_2_0, void %bb1038, i8 %src_buf_V_2_0_2, void %.split._crit_edge_ifconv"   --->   Operation 210 'phi' 'storemerge' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!icmp_ln882_5)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 0.94>
ST_16 : Operation 212 [1/1] (0.94ns)   --->   "%add_ln695_7 = add i11 %empty_47, i11"   --->   Operation 212 'add' 'add_ln695_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1062"   --->   Operation 213 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gaussian_mat_4364]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gradx_mat_4365]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady_mat_4368]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_V_0_0           (alloca           ) [ 00100000000000000]
row_ind_V_1_0           (alloca           ) [ 00100000000000000]
row_ind_V_2_0           (alloca           ) [ 00100000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
buf_0_V                 (alloca           ) [ 00111111111111111]
buf_1_V                 (alloca           ) [ 00111111111111111]
buf_2_V                 (alloca           ) [ 00111111111111111]
specmemcore_ln440       (specmemcore      ) [ 00000000000000000]
br_ln448                (br               ) [ 01100000000000000]
row_ind_V_0_2           (phi              ) [ 00100000000000000]
row_ind_V_0_0_load      (load             ) [ 00011111111111111]
row_ind_V_1_0_load      (load             ) [ 00011111111111111]
row_ind_V_2_0_load      (load             ) [ 00011111111111111]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000]
icmp_ln882              (icmp             ) [ 00100000000000000]
init_row_ind            (add              ) [ 01100000000000000]
br_ln448                (br               ) [ 00000000000000000]
speclooptripcount_ln448 (speclooptripcount) [ 00000000000000000]
specloopname_ln448      (specloopname     ) [ 00000000000000000]
zext_ln304              (zext             ) [ 00000000000000000]
switch_ln324            (switch           ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
br_ln0                  (br               ) [ 01100000000000000]
zext_ln538              (zext             ) [ 00011111000000000]
wide_trip_count         (zext             ) [ 00001111000000000]
br_ln456                (br               ) [ 00011111000000000]
init_buf                (phi              ) [ 00001111000000000]
icmp_ln882_2            (icmp             ) [ 00001111110000000]
br_ln456                (br               ) [ 00000000000000000]
speclooptripcount_ln456 (speclooptripcount) [ 00000000000000000]
specloopname_ln456      (specloopname     ) [ 00000000000000000]
trunc_ln324             (trunc            ) [ 00000110000000000]
br_ln460                (br               ) [ 00001111000000000]
trunc_ln324_1           (trunc            ) [ 00000000110000000]
br_ln0                  (br               ) [ 00001111110000000]
empty                   (phi              ) [ 00000110000000000]
icmp_ln882_3            (icmp             ) [ 00001111000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
add_ln695               (add              ) [ 00001111000000000]
br_ln460                (br               ) [ 00000000000000000]
switch_ln324            (switch           ) [ 00000000000000000]
br_ln0                  (br               ) [ 00001111000000000]
specpipeline_ln453      (specpipeline     ) [ 00000000000000000]
specloopname_ln453      (specloopname     ) [ 00000000000000000]
tmp_V                   (read             ) [ 00000000000000000]
zext_ln538_3            (zext             ) [ 00000000000000000]
buf_0_V_addr            (getelementptr    ) [ 00000000000000000]
buf_1_V_addr            (getelementptr    ) [ 00000000000000000]
buf_2_V_addr            (getelementptr    ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
add_ln456               (add              ) [ 00011111000000000]
br_ln0                  (br               ) [ 00011111000000000]
empty_46                (phi              ) [ 00000000100000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000000000]
icmp_ln882_4            (icmp             ) [ 00000000110000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
add_ln695_6             (add              ) [ 00001000110000000]
br_ln471                (br               ) [ 00000000000000000]
conv_i101               (zext             ) [ 00000000000000000]
buf_0_V_addr_1          (getelementptr    ) [ 00000000110000000]
buf_1_V_addr_2          (getelementptr    ) [ 00000000110000000]
buf_2_V_addr_2          (getelementptr    ) [ 00000000110000000]
specloopname_ln475      (specloopname     ) [ 00000000000000000]
buf_0_V_load            (load             ) [ 00000000000000000]
buf_1_V_load            (load             ) [ 00000000000000000]
buf_2_V_load            (load             ) [ 00000000000000000]
tmp                     (mux              ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00001000110000000]
br_ln485                (br               ) [ 00000000001111111]
row_ind_V_1_1           (phi              ) [ 00000000001111111]
row_ind_V_0             (phi              ) [ 00000000001111111]
row_ind_V_2             (phi              ) [ 00000000001111111]
empty_47                (phi              ) [ 00000000000111111]
icmp_ln485              (icmp             ) [ 00000000000111111]
br_ln485                (br               ) [ 00000000000000000]
speclooptripcount_ln156 (speclooptripcount) [ 00000000000000000]
specloopname_ln156      (specloopname     ) [ 00000000000000000]
cmp_i_i326_i            (icmp             ) [ 00000000000011110]
cmp_i_i282_i            (icmp             ) [ 00000000000000000]
p_cast                  (zext             ) [ 00000000000000000]
empty_48                (trunc            ) [ 00000000000000000]
sub_i_i256_i            (add              ) [ 00000000000000000]
sub_i239_i              (sub              ) [ 00000000000011110]
cmp_i_i227_i_2          (icmp             ) [ 00000000000000000]
spec_select971          (and              ) [ 00000000000011110]
trunc_ln324_2           (trunc            ) [ 00000000000011110]
trunc_ln324_3           (trunc            ) [ 00000000000011110]
br_ln197                (br               ) [ 00000000000111111]
ret_ln508               (ret              ) [ 00000000000000000]
empty_49                (phi              ) [ 00000000000011100]
icmp_ln882_5            (icmp             ) [ 00000000000111111]
add_ln695_8             (add              ) [ 00000000000111111]
br_ln197                (br               ) [ 00000000000000000]
specpipeline_ln882      (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln882 (speclooptripcount) [ 00000000000000000]
specloopname_ln882      (specloopname     ) [ 00000000000000000]
icmp_ln882_6            (icmp             ) [ 00000000000011110]
and_ln203               (and              ) [ 00000000000111111]
br_ln203                (br               ) [ 00000000000000000]
br_ln204                (br               ) [ 00000000000000000]
tmp_V_4                 (read             ) [ 00000000000000000]
zext_ln538_4            (zext             ) [ 00000000000000000]
buf_0_V_addr_2          (getelementptr    ) [ 00000000000000000]
buf_1_V_addr_1          (getelementptr    ) [ 00000000000000000]
buf_2_V_addr_1          (getelementptr    ) [ 00000000000000000]
empty_50                (trunc            ) [ 00000000000111111]
switch_ln324            (switch           ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
store_ln324             (store            ) [ 00000000000000000]
br_ln324                (br               ) [ 00000000000000000]
conv_i180_i             (zext             ) [ 00000000000000000]
buf_0_V_addr_3          (getelementptr    ) [ 00000000000010010]
buf_1_V_addr_3          (getelementptr    ) [ 00000000000010010]
buf_2_V_addr_3          (getelementptr    ) [ 00000000000010010]
icmp_ln886              (icmp             ) [ 00000000000010010]
src_buf_V_2_0           (phi              ) [ 00000000000011110]
src_buf_V_2_0_0         (phi              ) [ 00000000000011110]
src_buf_V_1_2_3         (phi              ) [ 00000000000011110]
src_buf_V_1_0_0         (phi              ) [ 00000000000011110]
src_buf_V_0_2_3         (phi              ) [ 00000000000011110]
src_buf_V_0_0_0         (phi              ) [ 00000000000011110]
buf_0_V_load_1          (load             ) [ 00000000000000000]
buf_1_V_load_1          (load             ) [ 00000000000000000]
buf_2_V_load_1          (load             ) [ 00000000000000000]
src_buf_V_0_2           (mux              ) [ 00000000000000000]
src_buf_V_1_2           (mux              ) [ 00000000000000000]
tmp_s                   (mux              ) [ 00000000000000000]
trunc_ln324_4           (trunc            ) [ 00000000000000000]
tmp_1                   (mux              ) [ 00000000000000000]
empty_51                (trunc            ) [ 00000000000000000]
tmp_2                   (mux              ) [ 00000000000000000]
empty_52                (select           ) [ 00000000000000000]
src_buf_V_1_1           (select           ) [ 00000000000111111]
src_buf_V_0_1           (select           ) [ 00000000000111111]
src_buf_V_2_0_2         (select           ) [ 00000000000111111]
shl_ln                  (bitconcatenate   ) [ 00000000000000000]
zext_ln79               (zext             ) [ 00000000000000000]
shl_ln1501_1            (bitconcatenate   ) [ 00000000000000000]
zext_ln215              (zext             ) [ 00000000000000000]
zext_ln1350             (zext             ) [ 00000000000000000]
zext_ln1350_1           (zext             ) [ 00000000000000000]
add_ln1350              (add              ) [ 00000000000000000]
zext_ln1350_2           (zext             ) [ 00000000000000000]
zext_ln1350_3           (zext             ) [ 00000000000000000]
add_ln1350_1            (add              ) [ 00000000000000000]
zext_ln69               (zext             ) [ 00000000000000000]
zext_ln69_1             (zext             ) [ 00000000000000000]
sub_ln69                (sub              ) [ 00000000000000000]
sext_ln69               (sext             ) [ 00000000000000000]
add_ln69                (add              ) [ 00000000000000000]
sub_ln69_1              (sub              ) [ 00000000000000000]
sext_ln79               (sext             ) [ 00000000000000000]
shl_ln1501_2            (bitconcatenate   ) [ 00000000000000000]
zext_ln79_1             (zext             ) [ 00000000000000000]
shl_ln1501_3            (bitconcatenate   ) [ 00000000000000000]
zext_ln1350_4           (zext             ) [ 00000000000000000]
add_ln1350_2            (add              ) [ 00000000000000000]
add_ln1350_3            (add              ) [ 00000000000000000]
zext_ln69_2             (zext             ) [ 00000000000000000]
zext_ln69_3             (zext             ) [ 00000000000000000]
sub_ln69_2              (sub              ) [ 00000000000000000]
sext_ln69_1             (sext             ) [ 00000000000000000]
sub_ln69_3              (sub              ) [ 00000000000000000]
add_ln69_1              (add              ) [ 00000000000000000]
sext_ln886              (sext             ) [ 00000000000000000]
br_ln365                (br               ) [ 00000000000000000]
write_ln167             (write            ) [ 00000000000000000]
write_ln167             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000000]
src_buf_V_1_0_1         (phi              ) [ 00000000000111111]
src_buf_V_0_0_11        (phi              ) [ 00000000000111111]
storemerge              (phi              ) [ 00000000000111111]
br_ln0                  (br               ) [ 00000000000111111]
add_ln695_7             (add              ) [ 00000000001111111]
br_ln0                  (br               ) [ 00000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gaussian_mat_4364">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_mat_4364"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradx_mat_4365">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx_mat_4365"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grady_mat_4368">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady_mat_4368"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i13.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="row_ind_V_0_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_0_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_ind_V_1_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_1_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="row_ind_V_2_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_2_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_0_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_1_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_2_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 tmp_V_4/13 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln167_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/15 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln167_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/15 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf_0_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buf_1_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buf_2_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="11" slack="0"/>
<pin id="164" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
<pin id="166" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/6 buf_1_V_load/8 store_ln324/13 buf_1_V_load_1/14 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="11" slack="0"/>
<pin id="175" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
<pin id="177" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/6 buf_0_V_load/8 store_ln324/9 store_ln324/13 buf_0_V_load_1/14 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="11" slack="0"/>
<pin id="186" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/6 buf_2_V_load/8 store_ln324/13 buf_2_V_load_1/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buf_0_V_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buf_1_V_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="0"/>
<pin id="202" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_2/8 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buf_2_V_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="11" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_2/8 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf_0_V_addr_2_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_1_V_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_1/13 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buf_2_V_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_1/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buf_0_V_addr_3_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_3/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="buf_1_V_addr_3_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_3/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="buf_2_V_addr_3_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_3/14 "/>
</bind>
</comp>

<comp id="254" class="1005" name="row_ind_V_0_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="row_ind_V_0_2_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0_2/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="init_buf_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="2"/>
<pin id="267" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="init_buf (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="init_buf_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="13" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="init_buf/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="empty_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="1"/>
<pin id="277" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="empty_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="empty_46_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_46_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_46/8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="row_ind_V_1_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="row_ind_V_1_1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="13" slack="5"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1_1/11 "/>
</bind>
</comp>

<comp id="308" class="1005" name="row_ind_V_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="row_ind_V_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="13" slack="5"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0/11 "/>
</bind>
</comp>

<comp id="319" class="1005" name="row_ind_V_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_2 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="row_ind_V_2_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="13" slack="5"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_2/11 "/>
</bind>
</comp>

<comp id="331" class="1005" name="empty_47_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_47_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_47/11 "/>
</bind>
</comp>

<comp id="343" class="1005" name="empty_49_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="1"/>
<pin id="345" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_49 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="empty_49_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="11" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_49/12 "/>
</bind>
</comp>

<comp id="355" class="1005" name="src_buf_V_2_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="4"/>
<pin id="357" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="src_buf_V_2_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="4"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0/15 "/>
</bind>
</comp>

<comp id="366" class="1005" name="src_buf_V_2_0_0_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="4"/>
<pin id="368" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="src_buf_V_2_0_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="4"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0_0/15 "/>
</bind>
</comp>

<comp id="377" class="1005" name="src_buf_V_1_2_3_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="4"/>
<pin id="379" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="src_buf_V_1_2_3_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="4"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_2_3/15 "/>
</bind>
</comp>

<comp id="388" class="1005" name="src_buf_V_1_0_0_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="4"/>
<pin id="390" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="src_buf_V_1_0_0_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="4"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0_0/15 "/>
</bind>
</comp>

<comp id="399" class="1005" name="src_buf_V_0_2_3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="4"/>
<pin id="401" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_0_2_3 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="src_buf_V_0_2_3_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="4"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_2_3/15 "/>
</bind>
</comp>

<comp id="410" class="1005" name="src_buf_V_0_0_0_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="4"/>
<pin id="412" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_buf_V_0_0_0_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="4"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0_0/15 "/>
</bind>
</comp>

<comp id="421" class="1005" name="src_buf_V_1_0_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0_1 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="src_buf_V_1_0_1_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="8" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0_1/15 "/>
</bind>
</comp>

<comp id="433" class="1005" name="src_buf_V_0_0_11_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0_11 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="src_buf_V_0_0_11_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0_11/15 "/>
</bind>
</comp>

<comp id="445" class="1005" name="storemerge_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="storemerge_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="8" slack="0"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/15 "/>
</bind>
</comp>

<comp id="457" class="1004" name="row_ind_V_0_0_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="13" slack="1"/>
<pin id="459" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_0_0_load/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="row_ind_V_1_0_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="13" slack="1"/>
<pin id="462" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_1_0_load/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="row_ind_V_2_0_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="1"/>
<pin id="465" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_2_0_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln882_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="init_row_ind_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln304_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln324_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="13" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln324_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="13" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln324_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="13" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln538_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="wide_trip_count_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln882_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="13" slack="1"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln324_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln324_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="13" slack="2"/>
<pin id="514" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln882_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_3/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln695_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln538_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln456_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="2"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln456/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln882_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_4/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln695_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="11" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_6/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="conv_i101_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i101/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="0" index="3" bw="8" slack="0"/>
<pin id="564" dir="0" index="4" bw="2" slack="2"/>
<pin id="565" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln485_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln485/11 "/>
</bind>
</comp>

<comp id="577" class="1004" name="cmp_i_i326_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i326_i/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="cmp_i_i282_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="11" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i282_i/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="0"/>
<pin id="591" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="empty_48_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_48/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_i_i256_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i256_i/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sub_i239_i_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="2" slack="0"/>
<pin id="606" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i239_i/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="cmp_i_i227_i_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i227_i_2/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="spec_select971_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="spec_select971/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln324_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_2/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln324_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_3/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="icmp_ln882_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_5/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln695_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_8/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln882_6_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="0"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_6/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln203_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln538_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_4/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="empty_50_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="2"/>
<pin id="661" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="conv_i180_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="2"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i180_i/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln886_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="2"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="src_buf_V_0_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="8" slack="0"/>
<pin id="680" dir="0" index="3" bw="8" slack="0"/>
<pin id="681" dir="0" index="4" bw="2" slack="4"/>
<pin id="682" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf_V_0_2/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="src_buf_V_1_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="0"/>
<pin id="691" dir="0" index="3" bw="8" slack="0"/>
<pin id="692" dir="0" index="4" bw="2" slack="4"/>
<pin id="693" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf_V_1_2/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_s_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="0" index="1" bw="13" slack="4"/>
<pin id="701" dir="0" index="2" bw="13" slack="4"/>
<pin id="702" dir="0" index="3" bw="13" slack="4"/>
<pin id="703" dir="0" index="4" bw="2" slack="4"/>
<pin id="704" dir="1" index="5" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln324_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_4/15 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="0"/>
<pin id="715" dir="0" index="1" bw="8" slack="0"/>
<pin id="716" dir="0" index="2" bw="8" slack="0"/>
<pin id="717" dir="0" index="3" bw="8" slack="0"/>
<pin id="718" dir="0" index="4" bw="2" slack="0"/>
<pin id="719" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="empty_51_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="13" slack="4"/>
<pin id="727" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/15 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="0" index="2" bw="8" slack="0"/>
<pin id="733" dir="0" index="3" bw="8" slack="0"/>
<pin id="734" dir="0" index="4" bw="2" slack="0"/>
<pin id="735" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="empty_52_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="4"/>
<pin id="743" dir="0" index="1" bw="8" slack="0"/>
<pin id="744" dir="0" index="2" bw="8" slack="0"/>
<pin id="745" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_52/15 "/>
</bind>
</comp>

<comp id="748" class="1004" name="src_buf_V_1_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="3"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_1_1/15 "/>
</bind>
</comp>

<comp id="756" class="1004" name="src_buf_V_0_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="3"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="8" slack="0"/>
<pin id="760" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_0_1/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="src_buf_V_2_0_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="3"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_buf_V_2_0_2/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="shl_ln_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln79_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="0"/>
<pin id="782" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/15 "/>
</bind>
</comp>

<comp id="784" class="1004" name="shl_ln1501_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1501_1/15 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln215_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/15 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln1350_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350/15 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln1350_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_1/15 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln1350_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350/15 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln1350_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_2/15 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln1350_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_3/15 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln1350_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_1/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="zext_ln69_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/15 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln69_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="9" slack="0"/>
<pin id="830" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_ln69_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="0"/>
<pin id="834" dir="0" index="1" bw="9" slack="0"/>
<pin id="835" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/15 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln69_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="0"/>
<pin id="840" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/15 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln69_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="10" slack="0"/>
<pin id="844" dir="0" index="1" bw="9" slack="0"/>
<pin id="845" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/15 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sub_ln69_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="11" slack="0"/>
<pin id="850" dir="0" index="1" bw="9" slack="0"/>
<pin id="851" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_1/15 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sext_ln79_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/15 "/>
</bind>
</comp>

<comp id="859" class="1004" name="shl_ln1501_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="9" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1501_2/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln79_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="9" slack="0"/>
<pin id="869" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="shl_ln1501_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1501_3/15 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln1350_4_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="9" slack="0"/>
<pin id="881" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1350_4/15 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln1350_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_2/15 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln1350_3_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1350_3/15 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln69_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="0"/>
<pin id="897" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="zext_ln69_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="9" slack="0"/>
<pin id="901" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_3/15 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sub_ln69_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="9" slack="0"/>
<pin id="905" dir="0" index="1" bw="9" slack="0"/>
<pin id="906" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_2/15 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln69_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="0"/>
<pin id="911" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69_1/15 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sub_ln69_3_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="0"/>
<pin id="915" dir="0" index="1" bw="9" slack="0"/>
<pin id="916" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_3/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln69_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="11" slack="0"/>
<pin id="921" dir="0" index="1" bw="9" slack="0"/>
<pin id="922" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/15 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln886_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="11" slack="0"/>
<pin id="927" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/15 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln695_7_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="5"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_7/16 "/>
</bind>
</comp>

<comp id="936" class="1005" name="row_ind_V_0_0_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="13" slack="1"/>
<pin id="938" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0 "/>
</bind>
</comp>

<comp id="942" class="1005" name="row_ind_V_1_0_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="13" slack="1"/>
<pin id="944" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0 "/>
</bind>
</comp>

<comp id="948" class="1005" name="row_ind_V_2_0_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="13" slack="1"/>
<pin id="950" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0 "/>
</bind>
</comp>

<comp id="954" class="1005" name="row_ind_V_0_0_load_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="13" slack="5"/>
<pin id="956" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0_load "/>
</bind>
</comp>

<comp id="959" class="1005" name="row_ind_V_1_0_load_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="13" slack="1"/>
<pin id="961" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0_load "/>
</bind>
</comp>

<comp id="966" class="1005" name="row_ind_V_2_0_load_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="13" slack="1"/>
<pin id="968" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0_load "/>
</bind>
</comp>

<comp id="975" class="1005" name="init_row_ind_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="2" slack="0"/>
<pin id="977" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="980" class="1005" name="zext_ln538_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="1"/>
<pin id="982" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln538 "/>
</bind>
</comp>

<comp id="985" class="1005" name="wide_trip_count_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="1"/>
<pin id="987" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count "/>
</bind>
</comp>

<comp id="990" class="1005" name="icmp_ln882_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="trunc_ln324_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="2" slack="1"/>
<pin id="996" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln324 "/>
</bind>
</comp>

<comp id="998" class="1005" name="trunc_ln324_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="2" slack="2"/>
<pin id="1000" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln324_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="icmp_ln882_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="add_ln695_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="11" slack="0"/>
<pin id="1009" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add_ln456_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln456 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="icmp_ln882_4_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_4 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln695_6_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_6 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="buf_0_V_addr_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="11" slack="1"/>
<pin id="1028" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="buf_1_V_addr_2_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="11" slack="1"/>
<pin id="1034" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_2 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="buf_2_V_addr_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="11" slack="1"/>
<pin id="1039" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="icmp_ln485_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln485 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="cmp_i_i326_i_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i326_i "/>
</bind>
</comp>

<comp id="1051" class="1005" name="sub_i239_i_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="2" slack="4"/>
<pin id="1053" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="sub_i239_i "/>
</bind>
</comp>

<comp id="1056" class="1005" name="spec_select971_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="4"/>
<pin id="1058" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="spec_select971 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="trunc_ln324_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="4"/>
<pin id="1063" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln324_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="trunc_ln324_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="2" slack="4"/>
<pin id="1068" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln324_3 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln882_5_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_5 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln695_8_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln882_6_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="3"/>
<pin id="1082" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln882_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="and_ln203_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln203 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="buf_0_V_addr_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="11" slack="1"/>
<pin id="1096" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="buf_1_V_addr_3_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="11" slack="1"/>
<pin id="1101" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_3 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="buf_2_V_addr_3_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="11" slack="1"/>
<pin id="1106" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="icmp_ln886_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="src_buf_V_1_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="src_buf_V_0_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="src_buf_V_2_0_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="0"/>
<pin id="1125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="add_ln695_7_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="11" slack="1"/>
<pin id="1130" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="94" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="120" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="168"><net_src comp="146" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="178"><net_src comp="120" pin="2"/><net_sink comp="169" pin=4"/></net>

<net id="179"><net_src comp="140" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="190"><net_src comp="152" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="60" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="231"><net_src comp="212" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="274"><net_src comp="268" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="307"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="317"><net_src comp="298" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="329"><net_src comp="308" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="86" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="86" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="86" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="431"><net_src comp="381" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="425" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="436"><net_src comp="433" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="443"><net_src comp="403" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="437" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="455"><net_src comp="359" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="470"><net_src comp="258" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="258" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="36" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="258" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="478" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="268" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="268" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="519"><net_src comp="279" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="279" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="275" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="538"><net_src comp="265" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="16" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="291" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="291" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="291" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="169" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="158" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="180" pin="3"/><net_sink comp="559" pin=3"/></net>

<net id="570"><net_src comp="559" pin="5"/><net_sink comp="169" pin=4"/></net>

<net id="575"><net_src comp="335" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="335" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="335" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="74" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="335" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="335" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="589" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="36" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="593" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="597" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="78" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="583" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="323" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="311" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="347" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="80" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="347" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="347" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="50" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="343" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="662"><net_src comp="298" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="343" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="674"><net_src comp="343" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="48" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="683"><net_src comp="64" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="169" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="158" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="180" pin="3"/><net_sink comp="676" pin=3"/></net>

<net id="694"><net_src comp="64" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="169" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="158" pin="3"/><net_sink comp="687" pin=2"/></net>

<net id="697"><net_src comp="180" pin="3"/><net_sink comp="687" pin=3"/></net>

<net id="705"><net_src comp="88" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="319" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="308" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="708"><net_src comp="298" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="712"><net_src comp="698" pin="5"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="64" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="169" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="158" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="180" pin="3"/><net_sink comp="713" pin=3"/></net>

<net id="724"><net_src comp="709" pin="1"/><net_sink comp="713" pin=4"/></net>

<net id="728"><net_src comp="298" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="736"><net_src comp="64" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="169" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="158" pin="3"/><net_sink comp="729" pin=2"/></net>

<net id="739"><net_src comp="180" pin="3"/><net_sink comp="729" pin=3"/></net>

<net id="740"><net_src comp="725" pin="1"/><net_sink comp="729" pin=4"/></net>

<net id="746"><net_src comp="713" pin="5"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="729" pin="5"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="687" pin="5"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="381" pin="4"/><net_sink comp="748" pin=2"/></net>

<net id="755"><net_src comp="748" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="761"><net_src comp="676" pin="5"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="403" pin="4"/><net_sink comp="756" pin=2"/></net>

<net id="763"><net_src comp="756" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="769"><net_src comp="741" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="359" pin="4"/><net_sink comp="764" pin=2"/></net>

<net id="771"><net_src comp="764" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="777"><net_src comp="90" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="392" pin="4"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="92" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="772" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="90" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="748" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="92" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="795"><net_src comp="784" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="756" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="764" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="796" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="414" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="370" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="810" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="804" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="818" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="792" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="780" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="824" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="828" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="864"><net_src comp="90" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="403" pin="4"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="92" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="859" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="90" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="359" pin="4"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="92" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="871" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="814" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="800" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="810" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="796" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="883" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="889" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="895" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="899" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="867" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="879" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="919" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="934"><net_src comp="331" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="54" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="96" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="945"><net_src comp="100" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="951"><net_src comp="104" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="957"><net_src comp="457" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="962"><net_src comp="460" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="969"><net_src comp="463" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="978"><net_src comp="472" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="983"><net_src comp="497" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="988"><net_src comp="500" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="993"><net_src comp="503" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="508" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="512" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="1006"><net_src comp="515" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="521" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1015"><net_src comp="534" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1020"><net_src comp="540" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="546" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1029"><net_src comp="191" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1035"><net_src comp="198" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1040"><net_src comp="205" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1045"><net_src comp="571" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="577" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1054"><net_src comp="603" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="698" pin=4"/></net>

<net id="1059"><net_src comp="615" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1064"><net_src comp="621" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="676" pin=4"/></net>

<net id="1069"><net_src comp="625" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="687" pin=4"/></net>

<net id="1074"><net_src comp="629" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="635" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1083"><net_src comp="641" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1090"><net_src comp="647" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1097"><net_src comp="233" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1102"><net_src comp="240" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1107"><net_src comp="247" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1112"><net_src comp="670" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="748" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1121"><net_src comp="756" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1126"><net_src comp="764" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1131"><net_src comp="930" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradx_mat_4365 | {15 }
	Port: grady_mat_4368 | {15 }
 - Input state : 
	Port: xFSobel3x3<0, 2, 1080, 1920, 0, 3, 1, 1, 5, 1921, 3, 9, false> : gaussian_mat_4364 | {6 13 }
  - Chain level:
	State 1
		specmemcore_ln440 : 1
	State 2
		icmp_ln882 : 1
		init_row_ind : 1
		br_ln448 : 2
		zext_ln304 : 1
		switch_ln324 : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 3
	State 4
		icmp_ln882_2 : 1
		br_ln456 : 2
		trunc_ln324 : 1
	State 5
		icmp_ln882_3 : 1
		add_ln695 : 1
		br_ln460 : 2
	State 6
		buf_0_V_addr : 1
		buf_1_V_addr : 1
		buf_2_V_addr : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 7
	State 8
		icmp_ln882_4 : 1
		add_ln695_6 : 1
		br_ln471 : 2
		conv_i101 : 1
		buf_0_V_addr_1 : 2
		buf_0_V_load : 3
		buf_1_V_addr_2 : 2
		buf_1_V_load : 3
		buf_2_V_addr_2 : 2
		buf_2_V_load : 3
	State 9
		tmp : 1
		store_ln324 : 2
	State 10
	State 11
		icmp_ln485 : 1
		br_ln485 : 2
		cmp_i_i326_i : 1
		cmp_i_i282_i : 1
		p_cast : 1
		empty_48 : 1
		sub_i_i256_i : 2
		sub_i239_i : 2
		cmp_i_i227_i_2 : 3
		spec_select971 : 4
		trunc_ln324_2 : 1
		trunc_ln324_3 : 1
	State 12
		icmp_ln882_5 : 1
		add_ln695_8 : 1
		br_ln197 : 2
		icmp_ln882_6 : 1
		and_ln203 : 2
		br_ln203 : 2
	State 13
		buf_0_V_addr_2 : 1
		buf_1_V_addr_1 : 1
		buf_2_V_addr_1 : 1
		switch_ln324 : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 14
		buf_0_V_addr_3 : 1
		buf_0_V_load_1 : 2
		buf_1_V_addr_3 : 1
		buf_1_V_load_1 : 2
		buf_2_V_addr_3 : 1
		buf_2_V_load_1 : 2
	State 15
		src_buf_V_0_2 : 1
		src_buf_V_1_2 : 1
		trunc_ln324_4 : 1
		tmp_1 : 2
		tmp_2 : 1
		empty_52 : 3
		src_buf_V_1_1 : 2
		src_buf_V_0_1 : 2
		src_buf_V_2_0_2 : 4
		shl_ln : 1
		zext_ln79 : 2
		shl_ln1501_1 : 3
		zext_ln215 : 4
		zext_ln1350 : 3
		zext_ln1350_1 : 5
		add_ln1350 : 6
		zext_ln1350_2 : 1
		zext_ln1350_3 : 1
		add_ln1350_1 : 2
		zext_ln69 : 7
		zext_ln69_1 : 3
		sub_ln69 : 5
		sext_ln69 : 6
		add_ln69 : 8
		sub_ln69_1 : 9
		sext_ln79 : 10
		shl_ln1501_2 : 1
		zext_ln79_1 : 2
		shl_ln1501_3 : 1
		zext_ln1350_4 : 2
		add_ln1350_2 : 6
		add_ln1350_3 : 4
		zext_ln69_2 : 7
		zext_ln69_3 : 5
		sub_ln69_2 : 8
		sext_ln69_1 : 9
		sub_ln69_3 : 10
		add_ln69_1 : 11
		sext_ln886 : 12
		write_ln167 : 11
		write_ln167 : 13
		src_buf_V_1_0_1 : 3
		src_buf_V_0_0_11 : 3
		storemerge : 5
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    init_row_ind_fu_472   |    0    |    9    |
|          |     add_ln695_fu_521     |    0    |    18   |
|          |     add_ln456_fu_534     |    0    |    71   |
|          |    add_ln695_6_fu_546    |    0    |    18   |
|          |    sub_i_i256_i_fu_597   |    0    |    19   |
|          |    add_ln695_8_fu_635    |    0    |    18   |
|    add   |     add_ln1350_fu_804    |    0    |    15   |
|          |    add_ln1350_1_fu_818   |    0    |    15   |
|          |      add_ln69_fu_842     |    0    |    21   |
|          |    add_ln1350_2_fu_883   |    0    |    15   |
|          |    add_ln1350_3_fu_889   |    0    |    15   |
|          |     add_ln69_1_fu_919    |    0    |    21   |
|          |    add_ln695_7_fu_930    |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln882_fu_466    |    0    |    8    |
|          |    icmp_ln882_2_fu_503   |    0    |    29   |
|          |    icmp_ln882_3_fu_515   |    0    |    13   |
|          |    icmp_ln882_4_fu_540   |    0    |    13   |
|          |     icmp_ln485_fu_571    |    0    |    13   |
|   icmp   |    cmp_i_i326_i_fu_577   |    0    |    13   |
|          |    cmp_i_i282_i_fu_583   |    0    |    13   |
|          |   cmp_i_i227_i_2_fu_609  |    0    |    13   |
|          |    icmp_ln882_5_fu_629   |    0    |    13   |
|          |    icmp_ln882_6_fu_641   |    0    |    13   |
|          |     icmp_ln886_fu_670    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_559        |    0    |    15   |
|          |   src_buf_V_0_2_fu_676   |    0    |    15   |
|    mux   |   src_buf_V_1_2_fu_687   |    0    |    15   |
|          |       tmp_s_fu_698       |    0    |    15   |
|          |       tmp_1_fu_713       |    0    |    15   |
|          |       tmp_2_fu_729       |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |     sub_i239_i_fu_603    |    0    |    9    |
|          |      sub_ln69_fu_832     |    0    |    16   |
|    sub   |     sub_ln69_1_fu_848    |    0    |    21   |
|          |     sub_ln69_2_fu_903    |    0    |    16   |
|          |     sub_ln69_3_fu_913    |    0    |    21   |
|----------|--------------------------|---------|---------|
|          |      empty_52_fu_741     |    0    |    8    |
|  select  |   src_buf_V_1_1_fu_748   |    0    |    8    |
|          |   src_buf_V_0_1_fu_756   |    0    |    8    |
|          |  src_buf_V_2_0_2_fu_764  |    0    |    8    |
|----------|--------------------------|---------|---------|
|    and   |   spec_select971_fu_615  |    0    |    2    |
|          |     and_ln203_fu_647     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_120     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln167_write_fu_126 |    0    |    0    |
|          | write_ln167_write_fu_133 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln304_fu_478    |    0    |    0    |
|          |     zext_ln538_fu_497    |    0    |    0    |
|          |  wide_trip_count_fu_500  |    0    |    0    |
|          |    zext_ln538_3_fu_527   |    0    |    0    |
|          |     conv_i101_fu_552     |    0    |    0    |
|          |       p_cast_fu_589      |    0    |    0    |
|          |    zext_ln538_4_fu_652   |    0    |    0    |
|          |    conv_i180_i_fu_663    |    0    |    0    |
|          |     zext_ln79_fu_780     |    0    |    0    |
|   zext   |     zext_ln215_fu_792    |    0    |    0    |
|          |    zext_ln1350_fu_796    |    0    |    0    |
|          |   zext_ln1350_1_fu_800   |    0    |    0    |
|          |   zext_ln1350_2_fu_810   |    0    |    0    |
|          |   zext_ln1350_3_fu_814   |    0    |    0    |
|          |     zext_ln69_fu_824     |    0    |    0    |
|          |    zext_ln69_1_fu_828    |    0    |    0    |
|          |    zext_ln79_1_fu_867    |    0    |    0    |
|          |   zext_ln1350_4_fu_879   |    0    |    0    |
|          |    zext_ln69_2_fu_895    |    0    |    0    |
|          |    zext_ln69_3_fu_899    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln324_fu_508    |    0    |    0    |
|          |   trunc_ln324_1_fu_512   |    0    |    0    |
|          |      empty_48_fu_593     |    0    |    0    |
|   trunc  |   trunc_ln324_2_fu_621   |    0    |    0    |
|          |   trunc_ln324_3_fu_625   |    0    |    0    |
|          |      empty_50_fu_659     |    0    |    0    |
|          |   trunc_ln324_4_fu_709   |    0    |    0    |
|          |      empty_51_fu_725     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       shl_ln_fu_772      |    0    |    0    |
|bitconcatenate|    shl_ln1501_1_fu_784   |    0    |    0    |
|          |    shl_ln1501_2_fu_859   |    0    |    0    |
|          |    shl_ln1501_3_fu_871   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     sext_ln69_fu_838     |    0    |    0    |
|   sext   |     sext_ln79_fu_854     |    0    |    0    |
|          |    sext_ln69_1_fu_909    |    0    |    0    |
|          |     sext_ln886_fu_925    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   636   |
|----------|--------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
|buf_1_V|    1   |    0   |    0   |
|buf_2_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln456_reg_1012    |   64   |
|   add_ln695_6_reg_1021   |   11   |
|   add_ln695_7_reg_1128   |   11   |
|   add_ln695_8_reg_1075   |   11   |
|    add_ln695_reg_1007    |   11   |
|    and_ln203_reg_1087    |    1   |
|  buf_0_V_addr_1_reg_1026 |   11   |
|  buf_0_V_addr_3_reg_1094 |   11   |
|  buf_1_V_addr_2_reg_1032 |   11   |
|  buf_1_V_addr_3_reg_1099 |   11   |
|  buf_2_V_addr_2_reg_1037 |   11   |
|  buf_2_V_addr_3_reg_1104 |   11   |
|   cmp_i_i326_i_reg_1046  |    1   |
|     empty_46_reg_287     |   11   |
|     empty_47_reg_331     |   11   |
|     empty_49_reg_343     |   11   |
|       empty_reg_275      |   11   |
|    icmp_ln485_reg_1042   |    1   |
|   icmp_ln882_2_reg_990   |    1   |
|   icmp_ln882_3_reg_1003  |    1   |
|   icmp_ln882_4_reg_1017  |    1   |
|   icmp_ln882_5_reg_1071  |    1   |
|   icmp_ln882_6_reg_1080  |    1   |
|    icmp_ln886_reg_1109   |    1   |
|     init_buf_reg_265     |   64   |
|   init_row_ind_reg_975   |    2   |
|row_ind_V_0_0_load_reg_954|   13   |
|   row_ind_V_0_0_reg_936  |   13   |
|   row_ind_V_0_2_reg_254  |    2   |
|    row_ind_V_0_reg_308   |   13   |
|row_ind_V_1_0_load_reg_959|   13   |
|   row_ind_V_1_0_reg_942  |   13   |
|   row_ind_V_1_1_reg_298  |   13   |
|row_ind_V_2_0_load_reg_966|   13   |
|   row_ind_V_2_0_reg_948  |   13   |
|    row_ind_V_2_reg_319   |   13   |
|  spec_select971_reg_1056 |    1   |
|  src_buf_V_0_0_0_reg_410 |    8   |
| src_buf_V_0_0_11_reg_433 |    8   |
|  src_buf_V_0_1_reg_1118  |    8   |
|  src_buf_V_0_2_3_reg_399 |    8   |
|  src_buf_V_1_0_0_reg_388 |    8   |
|  src_buf_V_1_0_1_reg_421 |    8   |
|  src_buf_V_1_1_reg_1113  |    8   |
|  src_buf_V_1_2_3_reg_377 |    8   |
|  src_buf_V_2_0_0_reg_366 |    8   |
| src_buf_V_2_0_2_reg_1123 |    8   |
|   src_buf_V_2_0_reg_355  |    8   |
|    storemerge_reg_445    |    8   |
|    sub_i239_i_reg_1051   |    2   |
|   trunc_ln324_1_reg_998  |    2   |
|  trunc_ln324_2_reg_1061  |    2   |
|  trunc_ln324_3_reg_1066  |    2   |
|    trunc_ln324_reg_994   |    2   |
|  wide_trip_count_reg_985 |   64   |
|    zext_ln538_reg_980    |   64   |
+--------------------------+--------+
|           Total          |   647  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_169 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_169 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_169 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_180 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_180 |  p2  |   2  |   0  |    0   ||    9    |
|   empty_reg_275   |  p0  |   2  |  11  |   22   ||    9    |
|  empty_47_reg_331 |  p0  |   2  |  11  |   22   ||    9    |
|  empty_49_reg_343 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   220  || 10.5583 ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   636  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   132  |
|  Register |    -   |    -   |   647  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   647  |   768  |
+-----------+--------+--------+--------+--------+
