Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 22 10:04:39 2022
| Host         : kickassWT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BRAM_SPI_wrapper_control_sets_placed.rpt
| Design       : BRAM_SPI_wrapper
| Device       : xc7z035
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   252 |
| Unused register locations in slices containing registers |   634 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             745 |          229 |
| No           | No                    | Yes                    |             347 |          144 |
| No           | Yes                   | No                     |             226 |          101 |
| Yes          | No                    | No                     |             976 |          271 |
| Yes          | No                    | Yes                    |             562 |          150 |
| Yes          | Yes                   | No                     |            1438 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                                                                     Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_buf_reg[1]                                                                                           | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                  |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset__0                                                                                                             |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                     | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                1 |              2 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                2 |              3 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                2 |              3 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0                                                                                                                                                                                                           | BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                                                                                                                                                                                    |                1 |              3 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]    |                1 |              3 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                2 |              3 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                           |                3 |              4 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos[3]_i_2_n_0                                                                                                                                                                                                                                        | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                   | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                   |                1 |              4 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_2_n_0                                                                                                                                                                                                                                        | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_4_n_0                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rbuf_en                                                                                                                     | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                1 |              4 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_2_n_0                                                                                                                                                                                                                                        | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                               |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                               | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                               |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_a                                                                                                                                                                                                                                    |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/axi_awready0                                                                                                                                                                                                                                         | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                                                                          |                3 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                      | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_2_n_0                                                                                                                                                                                                                                        | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_be_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                                                                           |                3 |              4 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                4 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/E[0]                                                                                                                                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/proc_sys_reset_recv/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                        |                1 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/rst_cnt[3]_i_1_n_0                                                                                                                                                                                                                                        | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                1 |              5 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/counter2[4]_i_1_n_0                                                                                                                                                                                                                    | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                            | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/m_valid_i_reg_0                                                                                                                                                                                                                                    |                3 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/NO_CMD_QUEUE.cmd_cnt0                                                                                                                                       | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/proc_sys_reset_m/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                2 |              5 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/proc_sys_reset_m/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | BRAM_SPI_i/proc_sys_reset_m/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                     |                1 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                    | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/proc_sys_reset_recv/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | BRAM_SPI_i/proc_sys_reset_recv/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                  |                1 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                           | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                    | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/load_si_ptr                                                                                                                         |                2 |              7 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                           | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                                                       |                3 |              7 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/p_1_in[27]                                                                                                                                                                                                                                           | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt[7]_i_1_n_0                                                                                                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/M00_AXI_inst/E[0]                                                                                                                                                                                                                                                 | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg2[0]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_fbuf0                                                                                                                                                                                                                                                  | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/frame_cnt[7]_i_1_n_0                                                                                                                                                                                                                                      | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[11]_i_3_n_0                                                                                                                                                                                                                                                                     |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/frame_num_cnt[7]_i_1_n_0                                                                                                                                                                                                              | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                5 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                     | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_wrap_cnt                                                                                                                    |                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/wr_cnt[7]_i_1_n_0                                                                                                                                                                                                                                     | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                6 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/wr_cnt[7]_i_1_n_0                                                                                                                                                                                                                                     | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                            | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |                4 |              8 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/wr_cnt[7]_i_1_n_0                                                                                                                                                                                                                                     | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |              8 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/wr_cnt[7]_i_1_n_0                                                                                                                                                                                                                                     | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                7 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                1 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg5[19]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                  | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                 | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/p_1_in[7]                                                                                                                                                                                                                                            | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/p_1_in[15]                                                                                                                                                                                                                                           | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                2 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/p_1_in[23]                                                                                                                                                                                                                                           | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |              8 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_buf                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                3 |              9 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                        | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                4 |              9 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/read_counter[8]_i_1_n_0                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                6 |              9 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                    |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                    |                4 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                3 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                               |                4 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]    | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                       |                4 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                               |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                       |                2 |             10 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                   |                3 |             11 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             11 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |                4 |             11 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |                2 |             11 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/rst_decoder[11]_i_1_n_0                                                                                                                                                                                                               | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/xhs_out_i_1_n_0                                                                                                                                                                                                                       | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                5 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_rst_reg_n_0                                                                                                                                                                                                                                                                      |                5 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                       |                2 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                               |                3 |             12 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/dout[11]_i_1_n_0                                                                                                                                                                                                                                      | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                4 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                    |                3 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/read_decoder[11]_i_1_n_0                                                                                                                                                                                                              | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                3 |             12 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/dout[11]_i_1_n_0                                                                                                                                                                                                                                      | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                5 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_y0                                                                                                                                                                                                                                                    | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[11]_i_3_n_0                                                                                                                                                                                                                                                                     |                2 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                          |                8 |             12 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/dout[11]_i_1_n_0                                                                                                                                                                                                                                      | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                5 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[11]_i_1_n_0                                                                                                                                                                                                                                         | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[11]_i_3_n_0                                                                                                                                                                                                                                                                     |                2 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/dout[11]_i_1_n_0                                                                                                                                                                                                                                      | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |                4 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |                5 |             12 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                7 |             12 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                5 |             13 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/decoder_module/dummy_inserted_cnt[0]_i_1_n_0                                                                                                                                                                                                         | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                4 |             13 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cntr_en                                                                                                                                                         | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_rst_reg_n_0                                                                                                                                                                                                                                                                      |                4 |             13 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                5 |             14 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                8 |             15 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_addr_d1[2]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                                          |                5 |             15 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/loc_cnt                                                                                                                                                                                                                                | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                6 |             16 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                5 |             18 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                4 |             18 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                7 |             20 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/reset_r                                                                                                                                                   |                8 |             20 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                5 |             20 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                5 |             20 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                              |                6 |             20 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/in_delay_tap_in_d[19]_i_1_n_0                                                                                                                                                                                                                                                              |                4 |             21 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                          |               10 |             21 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                8 |             21 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                6 |             23 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/M00_AXI_inst/axi_awaddr[31]_i_2_n_0                                                                                                                                                                                                                               | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                6 |             23 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[11][0]                                                                                                                                            | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_rst_reg_n_0                                                                                                                                                                                                                                                                      |                4 |             24 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1_reg[11]                                                                                                                                               | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_rst_reg_n_0                                                                                                                                                                                                                                                                      |                7 |             24 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/M00_AXI_inst/wr_bcnt_reg[11][0]                                                                                                                                                                                                                                   | BRAM_SPI_i/StoreImg_0/inst/if_inst/clear                                                                                                                                                                                                                                                                                 |                6 |             25 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                              |                                                                                                                                                                                                                                                                                                                          |                7 |             26 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_rcnt_reg[7]_0                                                                                                                                           |               15 |             27 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                7 |             29 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                | BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |               10 |             30 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_addr[31]_i_1_n_0                                                                                                                                                                                                                   | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |               12 |             31 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/slv_reg_rden__0                                                                                                                                                                                                                                      | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |               32 |             32 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_wr_data_reg                                                                                                                                                                                                                        | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |                6 |             32 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/ram_rd_data_reg[31]_i_1_n_0                                                                                                                                                                                                            | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |               11 |             32 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_rst_reg_n_0                                                                                                                                                                                                                                                                      |               10 |             32 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/StoreImg_0/inst/M00_AXI_inst/E[0]                                                                                                                                                                                                                                                 | BRAM_SPI_i/StoreImg_0/inst/M00_AXI_inst/wr_data_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                           |                8 |             32 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                   | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                7 |             33 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/pos_x[11]_i_3_n_0                                                                                                                                                                                                                                                                     |               10 |             33 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                8 |             33 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                      | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |                8 |             33 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                       | BRAM_SPI_i/receiver_hw_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                               |               11 |             33 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               10 |             34 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                          |               16 |             35 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                          |                7 |             36 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/w.w_pipe/s_axi_wready                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               10 |             36 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/ch0/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |               18 |             38 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/ch1/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |               18 |             38 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/ch2/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |               17 |             38 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/receiver_hw_0/inst/recv/ch3/pos[3]_i_1_n_0                                                                                                                                                                                                                                                                    |               20 |             38 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                          |               10 |             39 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                                          |               13 |             39 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                                          |                5 |             40 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                          |                6 |             40 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               13 |             47 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                          |               11 |             47 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               11 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                          |               12 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               10 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                          | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               14 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                          |               10 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I103    |                                                                                                                                                                                                                                                                                                                          |               11 |             52 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |               18 |             59 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/I101 |                                                                                                                                                                                                                                                                                                                          |               14 |             60 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |               39 |             71 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             | BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                                                          |               11 |             88 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_main                             |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               66 |            169 |
| ~BRAM_SPI_i/clk_wiz_0/inst/clk_main                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/spi_read_data[255]_i_1_n_0                                                                                                                                                                                                             | BRAM_SPI_i/Control_0/inst/AXI_CTRL_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0                                                                                                                                                                                                                                 |               58 |            255 |
|  BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |               68 |            256 |
|  BRAM_SPI_i/clk_wiz_0/inst/clk_recv                             |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                          |              102 |            330 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                    13 |
| 3      |                     6 |
| 4      |                    19 |
| 5      |                    13 |
| 6      |                     6 |
| 7      |                     2 |
| 8      |                    80 |
| 9      |                     3 |
| 10     |                    14 |
| 11     |                     4 |
| 12     |                    18 |
| 13     |                     4 |
| 14     |                     3 |
| 15     |                     2 |
| 16+    |                    65 |
+--------+-----------------------+


