INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:34:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 buffer12/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 1.488ns (19.467%)  route 6.156ns (80.533%))
  Logic Levels:           14  (CARRY4=2 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3009, unset)         0.508     0.508    buffer12/control/clk
    SLICE_X11Y67         FDRE                                         r  buffer12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer12/control/fullReg_reg/Q
                         net (fo=51, routed)          0.506     1.230    buffer12/control/fullReg_reg_0
    SLICE_X15Y69         LUT3 (Prop_lut3_I1_O)        0.051     1.281 r  buffer12/control/result__6_carry_i_3/O
                         net (fo=5, routed)           0.443     1.724    buffer12/control/dataReg_reg[2]
    SLICE_X16Y69         LUT6 (Prop_lut6_I2_O)        0.129     1.853 r  buffer12/control/fullReg_i_6__11/O
                         net (fo=2, routed)           0.374     2.227    buffer26/dataReg_reg[0]_0
    SLICE_X16Y73         LUT6 (Prop_lut6_I2_O)        0.043     2.270 r  buffer26/fullReg_i_3__14/O
                         net (fo=8, routed)           0.731     3.001    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X32Y80         LUT4 (Prop_lut4_I1_O)        0.054     3.055 r  control_merge5/tehb/control/fullReg_i_5__13/O
                         net (fo=7, routed)           0.275     3.330    buffer52/control/control_merge5_index
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.131     3.461 r  buffer52/control/dataReg[4]_i_4__2/O
                         net (fo=15, routed)          0.247     3.707    control_merge5/tehb/control/fullReg_reg_12
    SLICE_X32Y81         LUT5 (Prop_lut5_I4_O)        0.043     3.750 f  control_merge5/tehb/control/fullReg_i_3__28/O
                         net (fo=2, routed)           0.386     4.136    control_merge6/tehb/control/fullReg_reg_17
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.043     4.179 f  control_merge6/tehb/control/dataReg[4]_i_5/O
                         net (fo=5, routed)           0.523     4.702    control_merge6/tehb/control/transmitValue_reg_6
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.048     4.750 f  control_merge6/tehb/control/fullReg_i_3__12/O
                         net (fo=17, routed)          0.455     5.205    fork30/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.126     5.331 r  fork30/control/generateBlocks[0].regblock/transmitValue_i_2__41/O
                         net (fo=5, routed)           0.242     5.573    fork27/control/generateBlocks[0].regblock/transmitValue_reg_3
    SLICE_X48Y86         LUT3 (Prop_lut3_I1_O)        0.043     5.616 f  fork27/control/generateBlocks[0].regblock/fullReg_i_2__15/O
                         net (fo=36, routed)          0.697     6.313    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.043     6.356 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=3, routed)           0.281     6.637    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_1_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.882 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.882    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.034 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/O[1]
                         net (fo=2, routed)           0.411     7.445    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[5]
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.121     7.566 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_1/O
                         net (fo=7, routed)           0.586     8.152    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_5
    SLICE_X53Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=3009, unset)         0.483    11.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X53Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X53Y104        FDRE (Setup_fdre_C_CE)      -0.194    10.953    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  2.802    




