

================================================================
== Vivado HLS Report for 'readmemA'
================================================================
* Date:           Fri Dec 25 17:01:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       Optimaized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 6.888 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       11|       11| 0.147 us | 0.147 us |   10|   10| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     62|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    175|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      88|    237|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage3_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |    and   |      0|  0|   2|           1|           1|
    |grp_fu_137_p2                      |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage8_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  62|          54|          27|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |in_strm_V_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |req_strm_V_blk_n         |   9|          2|    1|          2|
    |req_strm_V_din           |  21|          4|   32|        128|
    |tb_address0              |  50|         11|    4|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 175|         38|   43|        195|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln25_1_reg_217          |   1|   0|    1|          0|
    |icmp_ln25_2_reg_226          |   1|   0|    1|          0|
    |icmp_ln25_3_reg_235          |   1|   0|    1|          0|
    |icmp_ln25_4_reg_244          |   1|   0|    1|          0|
    |icmp_ln25_5_reg_253          |   1|   0|    1|          0|
    |icmp_ln25_6_reg_262          |   1|   0|    1|          0|
    |icmp_ln25_7_reg_271          |   1|   0|    1|          0|
    |icmp_ln25_8_reg_280          |   1|   0|    1|          0|
    |icmp_ln25_9_reg_289          |   1|   0|    1|          0|
    |icmp_ln25_reg_208            |   1|   0|    1|          0|
    |reg_143                      |  32|   0|   32|          0|
    |reg_148                      |  32|   0|   32|          0|
    |start_once_reg               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  88|   0|   88|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   readmemA   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   readmemA   | return value |
|start_out          | out |    1| ap_ctrl_hs |   readmemA   | return value |
|start_write        | out |    1| ap_ctrl_hs |   readmemA   | return value |
|req_strm_V_din     | out |   32|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_full_n  |  in |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|req_strm_V_write   | out |    1|   ap_fifo  |  req_strm_V  |    pointer   |
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %tmp to i64" [example.cpp:24]   --->   Operation 14 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tb_addr = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24" [example.cpp:24]   --->   Operation 15 'getelementptr' 'tb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%tb_load = load i32* %tb_addr, align 4" [example.cpp:24]   --->   Operation 16 'load' 'tb_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 17 [1/2] (3.25ns)   --->   "%tb_load = load i32* %tb_addr, align 4" [example.cpp:24]   --->   Operation 17 'load' 'tb_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp slt i32 %tb_load, 10" [example.cpp:25]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %3" [example.cpp:25]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%tmp_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 20 'read' 'tmp_11' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %tmp_11 to i64" [example.cpp:24]   --->   Operation 21 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tb_addr_10 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_1" [example.cpp:24]   --->   Operation 22 'getelementptr' 'tb_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%tb_load_10 = load i32* %tb_addr_10, align 4" [example.cpp:24]   --->   Operation 23 'load' 'tb_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 24 'write' <Predicate = (!icmp_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 25 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp)" [example.cpp:27]   --->   Operation 25 'write' <Predicate = (icmp_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%tb_load_10 = load i32* %tb_addr_10, align 4" [example.cpp:24]   --->   Operation 26 'load' 'tb_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln25_1 = icmp slt i32 %tb_load_10, 10" [example.cpp:25]   --->   Operation 27 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_1, label %5, label %6" [example.cpp:25]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "%tmp_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 29 'read' 'tmp_12' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i32 %tmp_12 to i64" [example.cpp:24]   --->   Operation 30 'sext' 'sext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tb_addr_11 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_2" [example.cpp:24]   --->   Operation 31 'getelementptr' 'tb_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%tb_load_11 = load i32* %tb_addr_11, align 4" [example.cpp:24]   --->   Operation 32 'load' 'tb_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 33 'write' <Predicate = (!icmp_ln25_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_11)" [example.cpp:27]   --->   Operation 34 'write' <Predicate = (icmp_ln25_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%tb_load_11 = load i32* %tb_addr_11, align 4" [example.cpp:24]   --->   Operation 35 'load' 'tb_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 36 [1/1] (2.47ns)   --->   "%icmp_ln25_2 = icmp slt i32 %tb_load_11, 10" [example.cpp:25]   --->   Operation 36 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_2, label %8, label %9" [example.cpp:25]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 38 'read' 'tmp_13' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i32 %tmp_13 to i64" [example.cpp:24]   --->   Operation 39 'sext' 'sext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tb_addr_12 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_3" [example.cpp:24]   --->   Operation 40 'getelementptr' 'tb_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%tb_load_12 = load i32* %tb_addr_12, align 4" [example.cpp:24]   --->   Operation 41 'load' 'tb_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 42 'write' <Predicate = (!icmp_ln25_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 43 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_12)" [example.cpp:27]   --->   Operation 43 'write' <Predicate = (icmp_ln25_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 44 [1/2] (3.25ns)   --->   "%tb_load_12 = load i32* %tb_addr_12, align 4" [example.cpp:24]   --->   Operation 44 'load' 'tb_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln25_3 = icmp slt i32 %tb_load_12, 10" [example.cpp:25]   --->   Operation 45 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_3, label %11, label %12" [example.cpp:25]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.63ns)   --->   "%tmp_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 47 'read' 'tmp_14' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i32 %tmp_14 to i64" [example.cpp:24]   --->   Operation 48 'sext' 'sext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tb_addr_13 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_4" [example.cpp:24]   --->   Operation 49 'getelementptr' 'tb_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (3.25ns)   --->   "%tb_load_13 = load i32* %tb_addr_13, align 4" [example.cpp:24]   --->   Operation 50 'load' 'tb_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 51 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 51 'write' <Predicate = (!icmp_ln25_3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 52 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_13)" [example.cpp:27]   --->   Operation 52 'write' <Predicate = (icmp_ln25_3)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 53 [1/2] (3.25ns)   --->   "%tb_load_13 = load i32* %tb_addr_13, align 4" [example.cpp:24]   --->   Operation 53 'load' 'tb_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln25_4 = icmp slt i32 %tb_load_13, 10" [example.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_4, label %14, label %15" [example.cpp:25]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.63ns)   --->   "%tmp_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 56 'read' 'tmp_15' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i32 %tmp_15 to i64" [example.cpp:24]   --->   Operation 57 'sext' 'sext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tb_addr_14 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_5" [example.cpp:24]   --->   Operation 58 'getelementptr' 'tb_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%tb_load_14 = load i32* %tb_addr_14, align 4" [example.cpp:24]   --->   Operation 59 'load' 'tb_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 60 'write' <Predicate = (!icmp_ln25_4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_14)" [example.cpp:27]   --->   Operation 61 'write' <Predicate = (icmp_ln25_4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 62 [1/2] (3.25ns)   --->   "%tb_load_14 = load i32* %tb_addr_14, align 4" [example.cpp:24]   --->   Operation 62 'load' 'tb_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln25_5 = icmp slt i32 %tb_load_14, 10" [example.cpp:25]   --->   Operation 63 'icmp' 'icmp_ln25_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_5, label %17, label %18" [example.cpp:25]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 65 'read' 'tmp_16' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i32 %tmp_16 to i64" [example.cpp:24]   --->   Operation 66 'sext' 'sext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tb_addr_15 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_6" [example.cpp:24]   --->   Operation 67 'getelementptr' 'tb_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (3.25ns)   --->   "%tb_load_15 = load i32* %tb_addr_15, align 4" [example.cpp:24]   --->   Operation 68 'load' 'tb_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 69 'write' <Predicate = (!icmp_ln25_5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_8 : Operation 70 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_15)" [example.cpp:27]   --->   Operation 70 'write' <Predicate = (icmp_ln25_5)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_8 : Operation 71 [1/2] (3.25ns)   --->   "%tb_load_15 = load i32* %tb_addr_15, align 4" [example.cpp:24]   --->   Operation 71 'load' 'tb_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln25_6 = icmp slt i32 %tb_load_15, 10" [example.cpp:25]   --->   Operation 72 'icmp' 'icmp_ln25_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_6, label %20, label %21" [example.cpp:25]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 74 'read' 'tmp_17' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i32 %tmp_17 to i64" [example.cpp:24]   --->   Operation 75 'sext' 'sext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tb_addr_16 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_7" [example.cpp:24]   --->   Operation 76 'getelementptr' 'tb_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (3.25ns)   --->   "%tb_load_16 = load i32* %tb_addr_16, align 4" [example.cpp:24]   --->   Operation 77 'load' 'tb_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 78 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 78 'write' <Predicate = (!icmp_ln25_6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_9 : Operation 79 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_16)" [example.cpp:27]   --->   Operation 79 'write' <Predicate = (icmp_ln25_6)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_9 : Operation 80 [1/2] (3.25ns)   --->   "%tb_load_16 = load i32* %tb_addr_16, align 4" [example.cpp:24]   --->   Operation 80 'load' 'tb_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln25_7 = icmp slt i32 %tb_load_16, 10" [example.cpp:25]   --->   Operation 81 'icmp' 'icmp_ln25_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_7, label %23, label %24" [example.cpp:25]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (3.63ns)   --->   "%tmp_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 83 'read' 'tmp_18' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i32 %tmp_18 to i64" [example.cpp:24]   --->   Operation 84 'sext' 'sext_ln24_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%tb_addr_17 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_8" [example.cpp:24]   --->   Operation 85 'getelementptr' 'tb_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (3.25ns)   --->   "%tb_load_17 = load i32* %tb_addr_17, align 4" [example.cpp:24]   --->   Operation 86 'load' 'tb_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 87 'write' <Predicate = (!icmp_ln25_7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_10 : Operation 88 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_17)" [example.cpp:27]   --->   Operation 88 'write' <Predicate = (icmp_ln25_7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_10 : Operation 89 [1/2] (3.25ns)   --->   "%tb_load_17 = load i32* %tb_addr_17, align 4" [example.cpp:24]   --->   Operation 89 'load' 'tb_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln25_8 = icmp slt i32 %tb_load_17, 10" [example.cpp:25]   --->   Operation 90 'icmp' 'icmp_ln25_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_8, label %26, label %27" [example.cpp:25]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:23]   --->   Operation 92 'read' 'tmp_19' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln24_9 = sext i32 %tmp_19 to i64" [example.cpp:24]   --->   Operation 93 'sext' 'sext_ln24_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tb_addr_18 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln24_9" [example.cpp:24]   --->   Operation 94 'getelementptr' 'tb_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%tb_load_18 = load i32* %tb_addr_18, align 4" [example.cpp:24]   --->   Operation 95 'load' 'tb_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 5.72>
ST_11 : Operation 96 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 96 'write' <Predicate = (!icmp_ln25_8)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_11 : Operation 97 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_18)" [example.cpp:27]   --->   Operation 97 'write' <Predicate = (icmp_ln25_8)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_11 : Operation 98 [1/2] (3.25ns)   --->   "%tb_load_18 = load i32* %tb_addr_18, align 4" [example.cpp:24]   --->   Operation 98 'load' 'tb_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln25_9 = icmp slt i32 %tb_load_18, 10" [example.cpp:25]   --->   Operation 99 'icmp' 'icmp_ln25_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_9, label %29, label %30" [example.cpp:25]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.63>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %req_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([10 x i32]* %tb) nounwind"   --->   Operation 103 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %tb, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:19]   --->   Operation 105 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 106 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [example.cpp:28]   --->   Operation 107 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 108 'br' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br label %4" [example.cpp:28]   --->   Operation 109 'br' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 110 'br' <Predicate = (!icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br label %7" [example.cpp:28]   --->   Operation 111 'br' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 112 'br' <Predicate = (!icmp_ln25_3)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "br label %10" [example.cpp:28]   --->   Operation 113 'br' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 114 'br' <Predicate = (!icmp_ln25_4)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %13" [example.cpp:28]   --->   Operation 115 'br' <Predicate = (icmp_ln25_4)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "br label %16"   --->   Operation 116 'br' <Predicate = (!icmp_ln25_5)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %16" [example.cpp:28]   --->   Operation 117 'br' <Predicate = (icmp_ln25_5)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 118 'br' <Predicate = (!icmp_ln25_6)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %19" [example.cpp:28]   --->   Operation 119 'br' <Predicate = (icmp_ln25_6)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 120 'br' <Predicate = (!icmp_ln25_7)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %22" [example.cpp:28]   --->   Operation 121 'br' <Predicate = (icmp_ln25_7)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 122 'br' <Predicate = (!icmp_ln25_8)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "br label %25" [example.cpp:28]   --->   Operation 123 'br' <Predicate = (icmp_ln25_8)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:31]   --->   Operation 124 'write' <Predicate = (!icmp_ln25_9)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "br label %28"   --->   Operation 125 'br' <Predicate = (!icmp_ln25_9)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp_19)" [example.cpp:27]   --->   Operation 126 'write' <Predicate = (icmp_ln25_9)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %28" [example.cpp:28]   --->   Operation 127 'br' <Predicate = (icmp_ln25_9)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [example.cpp:34]   --->   Operation 128 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ req_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (read             ) [ 0011000000000]
sext_ln24             (sext             ) [ 0000000000000]
tb_addr               (getelementptr    ) [ 0010000000000]
tb_load               (load             ) [ 0000000000000]
icmp_ln25             (icmp             ) [ 0111111111111]
br_ln25               (br               ) [ 0000000000000]
tmp_11                (read             ) [ 0001100000000]
sext_ln24_1           (sext             ) [ 0000000000000]
tb_addr_10            (getelementptr    ) [ 0001000000000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_10            (load             ) [ 0000000000000]
icmp_ln25_1           (icmp             ) [ 0110111111111]
br_ln25               (br               ) [ 0000000000000]
tmp_12                (read             ) [ 0000110000000]
sext_ln24_2           (sext             ) [ 0000000000000]
tb_addr_11            (getelementptr    ) [ 0000100000000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_11            (load             ) [ 0000000000000]
icmp_ln25_2           (icmp             ) [ 0110011111111]
br_ln25               (br               ) [ 0000000000000]
tmp_13                (read             ) [ 0000011000000]
sext_ln24_3           (sext             ) [ 0000000000000]
tb_addr_12            (getelementptr    ) [ 0000010000000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_12            (load             ) [ 0000000000000]
icmp_ln25_3           (icmp             ) [ 0110001111111]
br_ln25               (br               ) [ 0000000000000]
tmp_14                (read             ) [ 0000001100000]
sext_ln24_4           (sext             ) [ 0000000000000]
tb_addr_13            (getelementptr    ) [ 0000001000000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_13            (load             ) [ 0000000000000]
icmp_ln25_4           (icmp             ) [ 0110000111111]
br_ln25               (br               ) [ 0000000000000]
tmp_15                (read             ) [ 0000000110000]
sext_ln24_5           (sext             ) [ 0000000000000]
tb_addr_14            (getelementptr    ) [ 0000000100000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_14            (load             ) [ 0000000000000]
icmp_ln25_5           (icmp             ) [ 0110000011111]
br_ln25               (br               ) [ 0000000000000]
tmp_16                (read             ) [ 0000000011000]
sext_ln24_6           (sext             ) [ 0000000000000]
tb_addr_15            (getelementptr    ) [ 0000000010000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_15            (load             ) [ 0000000000000]
icmp_ln25_6           (icmp             ) [ 0110000001111]
br_ln25               (br               ) [ 0000000000000]
tmp_17                (read             ) [ 0000000001100]
sext_ln24_7           (sext             ) [ 0000000000000]
tb_addr_16            (getelementptr    ) [ 0000000001000]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_16            (load             ) [ 0000000000000]
icmp_ln25_7           (icmp             ) [ 0110000000111]
br_ln25               (br               ) [ 0000000000000]
tmp_18                (read             ) [ 0100000000110]
sext_ln24_8           (sext             ) [ 0000000000000]
tb_addr_17            (getelementptr    ) [ 0000000000100]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_17            (load             ) [ 0000000000000]
icmp_ln25_8           (icmp             ) [ 0110000000011]
br_ln25               (br               ) [ 0000000000000]
tmp_19                (read             ) [ 0110000000011]
sext_ln24_9           (sext             ) [ 0000000000000]
tb_addr_18            (getelementptr    ) [ 0100000000010]
write_ln31            (write            ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
tb_load_18            (load             ) [ 0000000000000]
icmp_ln25_9           (icmp             ) [ 0010000000001]
br_ln25               (br               ) [ 0000000000000]
empty                 (specinterface    ) [ 0000000000000]
empty_5               (specinterface    ) [ 0000000000000]
specstablecontent_ln0 (specstablecontent) [ 0000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specpipeline_ln19     (specpipeline     ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
write_ln31            (write            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
write_ln27            (write            ) [ 0000000000000]
br_ln28               (br               ) [ 0000000000000]
ret_ln34              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_strm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_strm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="req_strm_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_strm_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_11/2 tmp_12/3 tmp_13/4 tmp_14/5 tmp_15/6 tmp_16/7 tmp_17/8 tmp_18/9 tmp_19/10 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 write_ln27/3 write_ln31/4 write_ln27/4 write_ln31/5 write_ln27/5 write_ln31/6 write_ln27/6 write_ln31/7 write_ln27/7 write_ln31/8 write_ln27/8 write_ln31/9 write_ln27/9 write_ln31/10 write_ln27/10 write_ln31/11 write_ln27/11 write_ln31/12 write_ln27/12 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tb_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tb_load/1 tb_load_10/2 tb_load_11/3 tb_load_12/4 tb_load_13/5 tb_load_14/6 tb_load_15/7 tb_load_16/8 tb_load_17/9 tb_load_18/10 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tb_addr_10_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="32" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_10/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tb_addr_11_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_11/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tb_addr_12_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_12/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tb_addr_13_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_13/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tb_addr_14_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_14/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tb_addr_15_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_15/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tb_addr_16_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_16/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tb_addr_17_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_17/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tb_addr_18_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_18/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 icmp_ln25_1/3 icmp_ln25_2/4 icmp_ln25_3/5 icmp_ln25_4/6 icmp_ln25_5/7 icmp_ln25_6/8 icmp_ln25_7/9 icmp_ln25_8/10 icmp_ln25_9/11 "/>
</bind>
</comp>

<comp id="143" class="1005" name="reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2"/>
<pin id="145" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_12 tmp_14 tmp_16 tmp_18 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2"/>
<pin id="150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 tmp_13 tmp_15 tmp_17 tmp_19 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln24_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln24_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln24_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln24_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln24_4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln24_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln24_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln24_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln24_8_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln24_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_9/10 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tb_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln25_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tb_addr_10_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_10 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln25_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tb_addr_11_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_11 "/>
</bind>
</comp>

<comp id="226" class="1005" name="icmp_ln25_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="tb_addr_12_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_12 "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln25_3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tb_addr_13_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_13 "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln25_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tb_addr_14_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_14 "/>
</bind>
</comp>

<comp id="253" class="1005" name="icmp_ln25_5_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tb_addr_15_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_15 "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln25_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tb_addr_16_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_16 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln25_7_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tb_addr_17_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_17 "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln25_8_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_8 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tb_addr_18_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_18 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln25_9_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="141"><net_src comp="59" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="38" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="151"><net_src comp="38" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="156"><net_src comp="38" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="161"><net_src comp="38" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="166"><net_src comp="38" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="171"><net_src comp="38" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="176"><net_src comp="38" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="181"><net_src comp="38" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="186"><net_src comp="38" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="191"><net_src comp="38" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="196"><net_src comp="38" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="201"><net_src comp="38" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="206"><net_src comp="52" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="211"><net_src comp="137" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="65" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="220"><net_src comp="137" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="73" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="229"><net_src comp="137" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="81" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="238"><net_src comp="137" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="89" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="247"><net_src comp="137" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="97" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="256"><net_src comp="137" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="105" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="265"><net_src comp="137" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="113" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="274"><net_src comp="137" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="121" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="283"><net_src comp="137" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="129" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="292"><net_src comp="137" pin="2"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_strm_V | {}
	Port: req_strm_V | {3 4 5 6 7 8 9 10 11 12 }
	Port: tb | {}
 - Input state : 
	Port: readmemA : in_strm_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: readmemA : req_strm_V | {}
	Port: readmemA : tb | {1 2 3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		tb_addr : 1
		tb_load : 2
	State 2
		icmp_ln25 : 1
		br_ln25 : 2
		tb_addr_10 : 1
		tb_load_10 : 2
	State 3
		icmp_ln25_1 : 1
		br_ln25 : 2
		tb_addr_11 : 1
		tb_load_11 : 2
	State 4
		icmp_ln25_2 : 1
		br_ln25 : 2
		tb_addr_12 : 1
		tb_load_12 : 2
	State 5
		icmp_ln25_3 : 1
		br_ln25 : 2
		tb_addr_13 : 1
		tb_load_13 : 2
	State 6
		icmp_ln25_4 : 1
		br_ln25 : 2
		tb_addr_14 : 1
		tb_load_14 : 2
	State 7
		icmp_ln25_5 : 1
		br_ln25 : 2
		tb_addr_15 : 1
		tb_load_15 : 2
	State 8
		icmp_ln25_6 : 1
		br_ln25 : 2
		tb_addr_16 : 1
		tb_load_16 : 2
	State 9
		icmp_ln25_7 : 1
		br_ln25 : 2
		tb_addr_17 : 1
		tb_load_17 : 2
	State 10
		icmp_ln25_8 : 1
		br_ln25 : 2
		tb_addr_18 : 1
		tb_load_18 : 2
	State 11
		icmp_ln25_9 : 1
		br_ln25 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |     grp_fu_137     |    0    |    18   |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_38   |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_44  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  sext_ln24_fu_153  |    0    |    0    |
|          | sext_ln24_1_fu_158 |    0    |    0    |
|          | sext_ln24_2_fu_163 |    0    |    0    |
|          | sext_ln24_3_fu_168 |    0    |    0    |
|   sext   | sext_ln24_4_fu_173 |    0    |    0    |
|          | sext_ln24_5_fu_178 |    0    |    0    |
|          | sext_ln24_6_fu_183 |    0    |    0    |
|          | sext_ln24_7_fu_188 |    0    |    0    |
|          | sext_ln24_8_fu_193 |    0    |    0    |
|          | sext_ln24_9_fu_198 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    18   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|icmp_ln25_1_reg_217|    1   |
|icmp_ln25_2_reg_226|    1   |
|icmp_ln25_3_reg_235|    1   |
|icmp_ln25_4_reg_244|    1   |
|icmp_ln25_5_reg_253|    1   |
|icmp_ln25_6_reg_262|    1   |
|icmp_ln25_7_reg_271|    1   |
|icmp_ln25_8_reg_280|    1   |
|icmp_ln25_9_reg_289|    1   |
| icmp_ln25_reg_208 |    1   |
|      reg_143      |   32   |
|      reg_148      |   32   |
| tb_addr_10_reg_212|    4   |
| tb_addr_11_reg_221|    4   |
| tb_addr_12_reg_230|    4   |
| tb_addr_13_reg_239|    4   |
| tb_addr_14_reg_248|    4   |
| tb_addr_15_reg_257|    4   |
| tb_addr_16_reg_266|    4   |
| tb_addr_17_reg_275|    4   |
| tb_addr_18_reg_284|    4   |
|  tb_addr_reg_203  |    4   |
+-------------------+--------+
|       Total       |   114  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_44 |  p2  |   3  |  32  |   96   ||    15   |
| grp_access_fu_59 |  p0  |  20  |   4  |   80   ||    97   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  || 4.14775 ||   112   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   112  |
|  Register |    -   |   114  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   114  |   130  |
+-----------+--------+--------+--------+
